* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec 10 2020 17:31:43

* File Generated:     May 30 2022 08:35:59

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : this_vga_signals.mult1_un68_sum_c3_0_0_0_2
T_11_8_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g0_0
T_11_8_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_vga_signals_address_7
T_10_9_wire_logic_cluster/lc_2/out
T_10_5_sp4_v_t_41
T_7_5_sp4_h_l_10
T_8_5_lc_trk_g2_2
T_8_5_input0_0
T_8_5_wire_bram/ram/RADDR_7

End 

Net : this_vga_signals.g1_0_a2_1
T_11_8_wire_logic_cluster/lc_5/out
T_10_9_lc_trk_g0_5
T_10_9_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.mult1_un40_sum_axb1_i
T_13_9_wire_logic_cluster/lc_4/out
T_13_10_lc_trk_g1_4
T_13_10_wire_logic_cluster/lc_2/in_3

T_13_9_wire_logic_cluster/lc_4/out
T_12_10_lc_trk_g1_4
T_12_10_input_2_5
T_12_10_wire_logic_cluster/lc_5/in_2

T_13_9_wire_logic_cluster/lc_4/out
T_13_8_sp4_v_t_40
T_12_11_lc_trk_g3_0
T_12_11_wire_logic_cluster/lc_2/in_3

T_13_9_wire_logic_cluster/lc_4/out
T_13_8_sp4_v_t_40
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_7/in_1

T_13_9_wire_logic_cluster/lc_4/out
T_13_8_sp4_v_t_40
T_12_11_lc_trk_g3_0
T_12_11_wire_logic_cluster/lc_6/in_3

T_13_9_wire_logic_cluster/lc_4/out
T_12_9_lc_trk_g3_4
T_12_9_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.SUM_2_i_1_1_3
T_13_9_wire_logic_cluster/lc_0/out
T_13_9_lc_trk_g1_0
T_13_9_wire_logic_cluster/lc_4/in_3

T_13_9_wire_logic_cluster/lc_0/out
T_12_8_lc_trk_g2_0
T_12_8_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.SUM_2_i_1_1_1_3
T_13_9_wire_logic_cluster/lc_1/out
T_13_9_lc_trk_g2_1
T_13_9_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.mult1_un54_sum_axb2_i
T_13_10_wire_logic_cluster/lc_2/out
T_12_9_lc_trk_g2_2
T_12_9_input_2_6
T_12_9_wire_logic_cluster/lc_6/in_2

T_13_10_wire_logic_cluster/lc_2/out
T_12_11_lc_trk_g1_2
T_12_11_input_2_1
T_12_11_wire_logic_cluster/lc_1/in_2

T_13_10_wire_logic_cluster/lc_2/out
T_12_10_lc_trk_g3_2
T_12_10_wire_logic_cluster/lc_6/in_3

T_13_10_wire_logic_cluster/lc_2/out
T_12_9_lc_trk_g2_2
T_12_9_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.mult1_un40_sum_ac0_3_x1
T_13_10_wire_logic_cluster/lc_3/out
T_13_10_lc_trk_g1_3
T_13_10_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.mult1_un40_sum_c3_0
T_13_10_wire_logic_cluster/lc_1/out
T_12_10_lc_trk_g3_1
T_12_10_wire_logic_cluster/lc_5/in_3

T_13_10_wire_logic_cluster/lc_1/out
T_12_11_lc_trk_g1_1
T_12_11_input_2_2
T_12_11_wire_logic_cluster/lc_2/in_2

T_13_10_wire_logic_cluster/lc_1/out
T_12_10_lc_trk_g3_1
T_12_10_wire_logic_cluster/lc_1/in_3

T_13_10_wire_logic_cluster/lc_1/out
T_13_11_lc_trk_g1_1
T_13_11_wire_logic_cluster/lc_3/in_3

T_13_10_wire_logic_cluster/lc_1/out
T_13_11_lc_trk_g1_1
T_13_11_wire_logic_cluster/lc_0/in_0

T_13_10_wire_logic_cluster/lc_1/out
T_12_9_lc_trk_g2_1
T_12_9_wire_logic_cluster/lc_4/in_1

T_13_10_wire_logic_cluster/lc_1/out
T_13_8_sp4_v_t_47
T_10_8_sp4_h_l_4
T_11_8_lc_trk_g2_4
T_11_8_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.M_vcounter_q_fastZ0Z_4
T_14_8_wire_logic_cluster/lc_3/out
T_13_9_lc_trk_g1_3
T_13_9_wire_logic_cluster/lc_7/in_3

T_14_8_wire_logic_cluster/lc_3/out
T_13_9_lc_trk_g1_3
T_13_9_wire_logic_cluster/lc_1/in_3

T_14_8_wire_logic_cluster/lc_3/out
T_14_9_lc_trk_g1_3
T_14_9_input_2_0
T_14_9_wire_logic_cluster/lc_0/in_2

T_14_8_wire_logic_cluster/lc_3/out
T_13_9_lc_trk_g1_3
T_13_9_wire_logic_cluster/lc_2/in_0

End 

Net : this_vga_signals.mult1_un40_sum_ac0_3_1_N_2L1
T_13_9_wire_logic_cluster/lc_7/out
T_13_10_lc_trk_g1_7
T_13_10_wire_logic_cluster/lc_3/in_3

T_13_9_wire_logic_cluster/lc_7/out
T_13_10_lc_trk_g1_7
T_13_10_input_2_0
T_13_10_wire_logic_cluster/lc_0/in_2

End 

Net : this_vga_signals.mult1_un54_sum_ac0_3_d
T_12_11_wire_logic_cluster/lc_1/out
T_11_10_lc_trk_g2_1
T_11_10_wire_logic_cluster/lc_6/in_3

T_12_11_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g1_1
T_12_12_wire_logic_cluster/lc_7/in_3

T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_42
T_11_9_lc_trk_g3_2
T_11_9_wire_logic_cluster/lc_0/in_3

T_12_11_wire_logic_cluster/lc_1/out
T_11_10_lc_trk_g2_1
T_11_10_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.mult1_un47_sum_c3
T_12_10_wire_logic_cluster/lc_5/out
T_12_9_lc_trk_g0_5
T_12_9_wire_logic_cluster/lc_6/in_3

T_12_10_wire_logic_cluster/lc_5/out
T_12_11_lc_trk_g1_5
T_12_11_wire_logic_cluster/lc_1/in_3

T_12_10_wire_logic_cluster/lc_5/out
T_12_10_lc_trk_g1_5
T_12_10_wire_logic_cluster/lc_3/in_3

T_12_10_wire_logic_cluster/lc_5/out
T_12_11_lc_trk_g1_5
T_12_11_wire_logic_cluster/lc_0/in_0

End 

Net : this_vga_signals.mult1_un68_sum_axb1_661
T_12_9_wire_logic_cluster/lc_6/out
T_11_10_lc_trk_g0_6
T_11_10_input_2_6
T_11_10_wire_logic_cluster/lc_6/in_2

T_12_9_wire_logic_cluster/lc_6/out
T_11_9_lc_trk_g2_6
T_11_9_input_2_0
T_11_9_wire_logic_cluster/lc_0/in_2

T_12_9_wire_logic_cluster/lc_6/out
T_12_10_lc_trk_g1_6
T_12_10_wire_logic_cluster/lc_4/in_3

T_12_9_wire_logic_cluster/lc_6/out
T_11_8_lc_trk_g3_6
T_11_8_wire_logic_cluster/lc_2/in_3

T_12_9_wire_logic_cluster/lc_6/out
T_11_10_lc_trk_g1_6
T_11_10_wire_logic_cluster/lc_4/in_3

T_12_9_wire_logic_cluster/lc_6/out
T_11_10_lc_trk_g1_6
T_11_10_wire_logic_cluster/lc_5/in_0

T_12_9_wire_logic_cluster/lc_6/out
T_12_8_sp4_v_t_44
T_12_11_lc_trk_g1_4
T_12_11_wire_logic_cluster/lc_4/in_3

T_12_9_wire_logic_cluster/lc_6/out
T_11_9_lc_trk_g2_6
T_11_9_wire_logic_cluster/lc_6/in_0

T_12_9_wire_logic_cluster/lc_6/out
T_12_8_sp4_v_t_44
T_11_11_lc_trk_g3_4
T_11_11_wire_logic_cluster/lc_5/in_0

T_12_9_wire_logic_cluster/lc_6/out
T_11_9_lc_trk_g2_6
T_11_9_input_2_4
T_11_9_wire_logic_cluster/lc_4/in_2

T_12_9_wire_logic_cluster/lc_6/out
T_12_9_lc_trk_g3_6
T_12_9_wire_logic_cluster/lc_0/in_3

T_12_9_wire_logic_cluster/lc_6/out
T_11_10_lc_trk_g1_6
T_11_10_wire_logic_cluster/lc_1/in_0

T_12_9_wire_logic_cluster/lc_6/out
T_11_9_lc_trk_g3_6
T_11_9_wire_logic_cluster/lc_5/in_0

End 

Net : this_vga_signals.mult1_un61_sum_axbxc3_x1
T_11_10_wire_logic_cluster/lc_6/out
T_11_9_lc_trk_g0_6
T_11_9_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.mult1_un61_sum_axbxc3_ns
T_11_9_wire_logic_cluster/lc_1/out
T_11_8_lc_trk_g0_1
T_11_8_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.M_vcounter_q_fastZ0Z_6
T_14_9_wire_logic_cluster/lc_1/out
T_13_9_lc_trk_g3_1
T_13_9_wire_logic_cluster/lc_7/in_1

T_14_9_wire_logic_cluster/lc_1/out
T_13_9_lc_trk_g3_1
T_13_9_wire_logic_cluster/lc_1/in_1

T_14_9_wire_logic_cluster/lc_1/out
T_14_9_lc_trk_g3_1
T_14_9_wire_logic_cluster/lc_0/in_0

End 

Net : this_vga_signals.M_vcounter_q_fastZ0Z_5
T_14_10_wire_logic_cluster/lc_6/out
T_13_9_lc_trk_g3_6
T_13_9_input_2_7
T_13_9_wire_logic_cluster/lc_7/in_2

T_14_10_wire_logic_cluster/lc_6/out
T_13_9_lc_trk_g3_6
T_13_9_input_2_1
T_13_9_wire_logic_cluster/lc_1/in_2

T_14_10_wire_logic_cluster/lc_6/out
T_14_9_lc_trk_g1_6
T_14_9_wire_logic_cluster/lc_4/in_3

T_14_10_wire_logic_cluster/lc_6/out
T_14_9_lc_trk_g1_6
T_14_9_wire_logic_cluster/lc_0/in_1

T_14_10_wire_logic_cluster/lc_6/out
T_13_9_lc_trk_g3_6
T_13_9_wire_logic_cluster/lc_2/in_1

T_14_10_wire_logic_cluster/lc_6/out
T_13_10_sp4_h_l_4
T_12_10_lc_trk_g0_4
T_12_10_input_2_0
T_12_10_wire_logic_cluster/lc_0/in_2

End 

Net : this_vga_signals.mult1_un61_sum_c3
T_12_10_wire_logic_cluster/lc_3/out
T_12_6_sp4_v_t_43
T_11_8_lc_trk_g0_6
T_11_8_wire_logic_cluster/lc_3/in_3

T_12_10_wire_logic_cluster/lc_3/out
T_11_10_lc_trk_g3_3
T_11_10_input_2_4
T_11_10_wire_logic_cluster/lc_4/in_2

T_12_10_wire_logic_cluster/lc_3/out
T_11_9_lc_trk_g3_3
T_11_9_wire_logic_cluster/lc_1/in_1

T_12_10_wire_logic_cluster/lc_3/out
T_11_10_lc_trk_g3_3
T_11_10_wire_logic_cluster/lc_5/in_3

T_12_10_wire_logic_cluster/lc_3/out
T_11_9_lc_trk_g3_3
T_11_9_input_2_6
T_11_9_wire_logic_cluster/lc_6/in_2

T_12_10_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g0_3
T_12_11_wire_logic_cluster/lc_4/in_1

T_12_10_wire_logic_cluster/lc_3/out
T_12_9_lc_trk_g0_3
T_12_9_wire_logic_cluster/lc_0/in_1

T_12_10_wire_logic_cluster/lc_3/out
T_11_11_lc_trk_g1_3
T_11_11_wire_logic_cluster/lc_5/in_3

T_12_10_wire_logic_cluster/lc_3/out
T_11_9_lc_trk_g3_3
T_11_9_wire_logic_cluster/lc_2/in_0

T_12_10_wire_logic_cluster/lc_3/out
T_11_10_lc_trk_g3_3
T_11_10_wire_logic_cluster/lc_1/in_3

T_12_10_wire_logic_cluster/lc_3/out
T_10_10_sp4_h_l_3
T_10_10_lc_trk_g1_6
T_10_10_wire_logic_cluster/lc_4/in_3

T_12_10_wire_logic_cluster/lc_3/out
T_11_9_lc_trk_g3_3
T_11_9_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.g3_0
T_11_8_wire_logic_cluster/lc_3/out
T_11_8_lc_trk_g0_3
T_11_8_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.mult1_un61_sum_ac0_3_1_cascade_
T_12_10_wire_logic_cluster/lc_2/ltout
T_12_10_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.mult1_un54_sum_axbxc3_1
T_12_11_wire_logic_cluster/lc_2/out
T_12_10_lc_trk_g1_2
T_12_10_wire_logic_cluster/lc_2/in_3

T_12_11_wire_logic_cluster/lc_2/out
T_12_10_lc_trk_g1_2
T_12_10_wire_logic_cluster/lc_7/in_0

T_12_11_wire_logic_cluster/lc_2/out
T_11_10_lc_trk_g3_2
T_11_10_wire_logic_cluster/lc_6/in_1

T_12_11_wire_logic_cluster/lc_2/out
T_12_7_sp4_v_t_41
T_11_9_lc_trk_g1_4
T_11_9_wire_logic_cluster/lc_0/in_1

T_12_11_wire_logic_cluster/lc_2/out
T_11_10_lc_trk_g3_2
T_11_10_wire_logic_cluster/lc_2/in_1

T_12_11_wire_logic_cluster/lc_2/out
T_11_10_lc_trk_g3_2
T_11_10_wire_logic_cluster/lc_4/in_1

T_12_11_wire_logic_cluster/lc_2/out
T_13_10_lc_trk_g2_2
T_13_10_wire_logic_cluster/lc_5/in_3

T_12_11_wire_logic_cluster/lc_2/out
T_12_7_sp4_v_t_41
T_11_9_lc_trk_g1_4
T_11_9_wire_logic_cluster/lc_3/in_0

End 

Net : this_vga_signals.g1_0_3
T_11_9_wire_logic_cluster/lc_7/out
T_10_9_lc_trk_g3_7
T_10_9_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.g1
T_10_9_wire_logic_cluster/lc_3/out
T_10_9_lc_trk_g1_3
T_10_9_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.mult1_un82_sum_c3_0_0_cascade_
T_10_9_wire_logic_cluster/lc_1/ltout
T_10_9_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.g0_1_2
T_11_10_wire_logic_cluster/lc_4/out
T_11_9_lc_trk_g0_4
T_11_9_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.g0_0_0_a2_0
T_12_10_wire_logic_cluster/lc_7/out
T_12_7_sp4_v_t_38
T_11_8_lc_trk_g2_6
T_11_8_wire_logic_cluster/lc_3/in_1

T_12_10_wire_logic_cluster/lc_7/out
T_12_9_lc_trk_g1_7
T_12_9_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.mult1_un54_sum_0_3
T_12_12_wire_logic_cluster/lc_7/out
T_12_11_lc_trk_g1_7
T_12_11_wire_logic_cluster/lc_3/in_3

T_12_12_wire_logic_cluster/lc_7/out
T_11_11_lc_trk_g3_7
T_11_11_wire_logic_cluster/lc_5/in_1

End 

Net : this_vga_signals.mult1_un61_sum_c2_0_0_cascade_
T_12_11_wire_logic_cluster/lc_3/ltout
T_12_11_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.g0_i_x4_0_a3_2
T_12_11_wire_logic_cluster/lc_4/out
T_11_11_lc_trk_g2_4
T_11_11_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.mult1_un75_sum_c2_0_0_0
T_11_11_wire_logic_cluster/lc_7/out
T_11_8_sp4_v_t_38
T_10_9_lc_trk_g2_6
T_10_9_wire_logic_cluster/lc_2/in_0

End 

Net : this_vga_signals.M_vcounter_qZ0Z_9
T_15_10_wire_logic_cluster/lc_1/out
T_14_10_sp4_h_l_10
T_13_6_sp4_v_t_47
T_13_9_lc_trk_g0_7
T_13_9_wire_logic_cluster/lc_0/in_1

T_15_10_wire_logic_cluster/lc_1/out
T_14_10_sp4_h_l_10
T_13_10_lc_trk_g1_2
T_13_10_wire_logic_cluster/lc_3/in_0

T_15_10_wire_logic_cluster/lc_1/out
T_14_10_sp4_h_l_10
T_13_6_sp4_v_t_47
T_13_9_lc_trk_g0_7
T_13_9_wire_logic_cluster/lc_3/in_0

T_15_10_wire_logic_cluster/lc_1/out
T_14_10_sp4_h_l_10
T_13_10_lc_trk_g1_2
T_13_10_wire_logic_cluster/lc_0/in_3

T_15_10_wire_logic_cluster/lc_1/out
T_14_9_lc_trk_g2_1
T_14_9_wire_logic_cluster/lc_7/in_0

T_15_10_wire_logic_cluster/lc_1/out
T_14_10_sp4_h_l_10
T_16_10_lc_trk_g2_7
T_16_10_wire_logic_cluster/lc_0/in_3

T_15_10_wire_logic_cluster/lc_1/out
T_14_11_lc_trk_g0_1
T_14_11_wire_logic_cluster/lc_6/in_1

T_15_10_wire_logic_cluster/lc_1/out
T_14_10_sp4_h_l_10
T_16_10_lc_trk_g2_7
T_16_10_wire_logic_cluster/lc_2/in_3

T_15_10_wire_logic_cluster/lc_1/out
T_14_11_lc_trk_g0_1
T_14_11_wire_logic_cluster/lc_4/in_1

T_15_10_wire_logic_cluster/lc_1/out
T_15_10_lc_trk_g3_1
T_15_10_wire_logic_cluster/lc_1/in_1

T_15_10_wire_logic_cluster/lc_1/out
T_14_10_sp4_h_l_10
T_13_10_sp4_v_t_41
T_12_11_lc_trk_g3_1
T_12_11_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.mult1_un61_sum_axbxc3_x0_cascade_
T_11_9_wire_logic_cluster/lc_0/ltout
T_11_9_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.mult1_un54_sum_axbxc3
T_11_10_wire_logic_cluster/lc_2/out
T_11_9_lc_trk_g1_2
T_11_9_wire_logic_cluster/lc_6/in_3

T_11_10_wire_logic_cluster/lc_2/out
T_11_9_lc_trk_g1_2
T_11_9_input_2_5
T_11_9_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.mult1_un68_sum_ac0_2_cascade_
T_11_9_wire_logic_cluster/lc_6/ltout
T_11_9_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.mult1_un54_sum_ac0_3_d_0_cascade_
T_12_10_wire_logic_cluster/lc_6/ltout
T_12_10_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.mult1_un40_sum_c3_0_cascade_
T_13_10_wire_logic_cluster/lc_1/ltout
T_13_10_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.mult1_un61_sum_c3_cascade_
T_12_10_wire_logic_cluster/lc_3/ltout
T_12_10_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.N_4_0_1_0
T_12_10_wire_logic_cluster/lc_4/out
T_12_6_sp4_v_t_45
T_11_8_lc_trk_g2_0
T_11_8_wire_logic_cluster/lc_0/in_0

T_12_10_wire_logic_cluster/lc_4/out
T_12_6_sp4_v_t_45
T_11_8_lc_trk_g2_0
T_11_8_wire_logic_cluster/lc_4/in_0

End 

Net : this_vga_signals.mult1_un54_sum_ac0_3_d_0
T_12_10_wire_logic_cluster/lc_6/out
T_12_10_sp4_h_l_1
T_13_10_lc_trk_g2_1
T_13_10_wire_logic_cluster/lc_5/in_0

End 

Net : this_vga_signals.g2_0_a2_5
T_13_10_wire_logic_cluster/lc_6/out
T_13_8_sp4_v_t_41
T_10_8_sp4_h_l_10
T_11_8_lc_trk_g3_2
T_11_8_wire_logic_cluster/lc_5/in_0

End 

Net : this_vga_signals.g2_0_a2_5Z0Z_1_cascade_
T_13_10_wire_logic_cluster/lc_5/ltout
T_13_10_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.mult1_un54_sum_c3_0_0
T_12_10_wire_logic_cluster/lc_1/out
T_12_10_lc_trk_g1_1
T_12_10_wire_logic_cluster/lc_7/in_3

T_12_10_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_47
T_12_12_lc_trk_g1_2
T_12_12_wire_logic_cluster/lc_7/in_0

T_12_10_wire_logic_cluster/lc_1/out
T_11_10_lc_trk_g3_1
T_11_10_wire_logic_cluster/lc_6/in_0

T_12_10_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_47
T_12_9_lc_trk_g2_7
T_12_9_wire_logic_cluster/lc_5/in_0

T_12_10_wire_logic_cluster/lc_1/out
T_11_10_lc_trk_g3_1
T_11_10_wire_logic_cluster/lc_2/in_0

T_12_10_wire_logic_cluster/lc_1/out
T_11_9_lc_trk_g3_1
T_11_9_wire_logic_cluster/lc_0/in_0

T_12_10_wire_logic_cluster/lc_1/out
T_13_10_lc_trk_g1_1
T_13_10_wire_logic_cluster/lc_5/in_1

End 

Net : this_vga_signals.mult1_un40_sum_ac0_3_x0_cascade_
T_13_10_wire_logic_cluster/lc_0/ltout
T_13_10_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.mult1_un68_sum_ac0_2
T_11_9_wire_logic_cluster/lc_6/out
T_11_8_lc_trk_g1_6
T_11_8_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.g0_0_a2_0_0_cascade_
T_11_8_wire_logic_cluster/lc_4/ltout
T_11_8_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.mult1_un68_sum_c3_0_0_0_0_cascade_
T_11_11_wire_logic_cluster/lc_6/ltout
T_11_11_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.N_4_0_0
T_11_10_wire_logic_cluster/lc_5/out
T_11_11_lc_trk_g0_5
T_11_11_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.g3_0_1_cascade_
T_11_8_wire_logic_cluster/lc_2/ltout
T_11_8_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.M_vcounter_qZ0Z_8
T_15_10_wire_logic_cluster/lc_2/out
T_13_10_sp4_h_l_1
T_13_10_lc_trk_g0_4
T_13_10_wire_logic_cluster/lc_3/in_1

T_15_10_wire_logic_cluster/lc_2/out
T_13_10_sp4_h_l_1
T_13_10_lc_trk_g0_4
T_13_10_wire_logic_cluster/lc_0/in_0

T_15_10_wire_logic_cluster/lc_2/out
T_14_9_lc_trk_g2_2
T_14_9_wire_logic_cluster/lc_7/in_1

T_15_10_wire_logic_cluster/lc_2/out
T_15_11_lc_trk_g1_2
T_15_11_wire_logic_cluster/lc_0/in_3

T_15_10_wire_logic_cluster/lc_2/out
T_14_11_lc_trk_g0_2
T_14_11_wire_logic_cluster/lc_6/in_0

T_15_10_wire_logic_cluster/lc_2/out
T_14_11_lc_trk_g0_2
T_14_11_wire_logic_cluster/lc_1/in_3

T_15_10_wire_logic_cluster/lc_2/out
T_16_10_lc_trk_g0_2
T_16_10_wire_logic_cluster/lc_3/in_3

T_15_10_wire_logic_cluster/lc_2/out
T_15_10_lc_trk_g1_2
T_15_10_wire_logic_cluster/lc_0/in_1

T_15_10_wire_logic_cluster/lc_2/out
T_16_10_lc_trk_g0_2
T_16_10_wire_logic_cluster/lc_5/in_3

T_15_10_wire_logic_cluster/lc_2/out
T_13_10_sp4_h_l_1
T_12_10_sp4_v_t_36
T_12_11_lc_trk_g2_4
T_12_11_wire_logic_cluster/lc_7/in_1

End 

Net : this_vga_signals.M_vcounter_q_fastZ0Z_8
T_14_9_wire_logic_cluster/lc_2/out
T_14_9_sp4_h_l_9
T_13_9_lc_trk_g1_1
T_13_9_input_2_0
T_13_9_wire_logic_cluster/lc_0/in_2

T_14_9_wire_logic_cluster/lc_2/out
T_14_9_lc_trk_g3_2
T_14_9_wire_logic_cluster/lc_0/in_3

T_14_9_wire_logic_cluster/lc_2/out
T_14_9_sp4_h_l_9
T_13_9_lc_trk_g1_1
T_13_9_wire_logic_cluster/lc_3/in_3

End 

Net : this_ppu.un1_M_oam_idx_q_1_c3
T_17_20_wire_logic_cluster/lc_2/out
T_17_20_lc_trk_g3_2
T_17_20_wire_logic_cluster/lc_6/in_3

End 

Net : this_ppu.vscroll8
T_18_20_wire_logic_cluster/lc_0/out
T_17_20_lc_trk_g2_0
T_17_20_wire_logic_cluster/lc_1/in_3

T_18_20_wire_logic_cluster/lc_0/out
T_18_16_sp4_v_t_37
T_17_17_lc_trk_g2_5
T_17_17_wire_logic_cluster/lc_0/in_3

T_18_20_wire_logic_cluster/lc_0/out
T_18_20_lc_trk_g0_0
T_18_20_wire_logic_cluster/lc_5/in_1

T_18_20_wire_logic_cluster/lc_0/out
T_17_21_lc_trk_g1_0
T_17_21_wire_logic_cluster/lc_2/in_3

End 

Net : this_ppu.un1_M_vaddress_q_3_4
T_19_25_wire_logic_cluster/lc_7/out
T_19_24_sp4_v_t_46
T_19_20_sp4_v_t_39
T_19_16_sp4_v_t_47
T_19_17_lc_trk_g3_7
T_19_17_input_2_4
T_19_17_wire_logic_cluster/lc_4/in_2

End 

Net : this_ppu.un1_M_vaddress_q_3_cry_7_THRU_CO
T_19_18_wire_logic_cluster/lc_0/out
T_19_16_sp4_v_t_45
T_18_20_lc_trk_g2_0
T_18_20_wire_logic_cluster/lc_0/in_0

End 

Net : bfn_19_18_0_
T_19_18_wire_logic_cluster/carry_in_mux/cout
T_19_18_wire_logic_cluster/lc_0/in_3

End 

Net : this_ppu.un1_M_oam_idx_q_1_c1_cascade_
T_17_20_wire_logic_cluster/lc_1/ltout
T_17_20_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.N_3_cascade_
T_11_11_wire_logic_cluster/lc_5/ltout
T_11_11_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_oam_ram_read_data_20
T_25_26_wire_bram/ram/RDATA_4
T_25_25_sp12_v_t_22
T_14_25_sp12_h_l_1
T_19_25_lc_trk_g1_5
T_19_25_wire_logic_cluster/lc_7/in_1

T_25_26_wire_bram/ram/RDATA_4
T_25_22_sp4_v_t_43
T_24_24_lc_trk_g1_6
T_24_24_wire_logic_cluster/lc_4/in_1

T_25_26_wire_bram/ram/RDATA_4
T_25_22_sp4_v_t_43
T_24_23_lc_trk_g3_3
T_24_23_wire_logic_cluster/lc_1/in_1

T_25_26_wire_bram/ram/RDATA_4
T_24_25_lc_trk_g2_3
T_24_25_wire_logic_cluster/lc_4/in_1

T_25_26_wire_bram/ram/RDATA_4
T_25_22_sp4_v_t_43
T_22_22_sp4_h_l_0
T_21_18_sp4_v_t_37
T_20_19_lc_trk_g2_5
T_20_19_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_oam_ram_read_data_19
T_25_26_wire_bram/ram/RDATA_3
T_25_25_sp4_v_t_40
T_22_25_sp4_h_l_5
T_18_25_sp4_h_l_1
T_19_25_lc_trk_g3_1
T_19_25_wire_logic_cluster/lc_7/in_3

T_25_26_wire_bram/ram/RDATA_3
T_25_22_sp4_v_t_45
T_22_22_sp4_h_l_8
T_21_18_sp4_v_t_45
T_21_14_sp4_v_t_46
T_21_17_lc_trk_g1_6
T_21_17_wire_logic_cluster/lc_2/in_3

T_25_26_wire_bram/ram/RDATA_3
T_25_22_sp4_v_t_45
T_24_24_lc_trk_g0_3
T_24_24_wire_logic_cluster/lc_4/in_3

T_25_26_wire_bram/ram/RDATA_3
T_25_22_sp4_v_t_45
T_24_23_lc_trk_g3_5
T_24_23_wire_logic_cluster/lc_1/in_3

T_25_26_wire_bram/ram/RDATA_3
T_25_22_sp4_v_t_45
T_22_22_sp4_h_l_8
T_21_18_sp4_v_t_45
T_20_19_lc_trk_g3_5
T_20_19_wire_logic_cluster/lc_3/in_1

T_25_26_wire_bram/ram/RDATA_3
T_24_25_lc_trk_g3_4
T_24_25_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.SUM_2_i_1_2_3_cascade_
T_13_9_wire_logic_cluster/lc_3/ltout
T_13_9_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_oam_ram_read_data_i_19
T_21_17_wire_logic_cluster/lc_2/out
T_16_17_sp12_h_l_0
T_19_17_lc_trk_g1_0
T_19_17_input_2_3
T_19_17_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.vaddress_c3_0
T_14_9_wire_logic_cluster/lc_4/out
T_13_9_lc_trk_g3_4
T_13_9_wire_logic_cluster/lc_4/in_1

T_14_9_wire_logic_cluster/lc_4/out
T_14_8_sp4_v_t_40
T_11_8_sp4_h_l_5
T_12_8_lc_trk_g3_5
T_12_8_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_signals.M_vcounter_q_6_repZ0Z1
T_14_9_wire_logic_cluster/lc_5/out
T_14_9_lc_trk_g1_5
T_14_9_wire_logic_cluster/lc_4/in_0

T_14_9_wire_logic_cluster/lc_5/out
T_14_8_sp4_v_t_42
T_13_11_lc_trk_g3_2
T_13_11_input_2_5
T_13_11_wire_logic_cluster/lc_5/in_2

T_14_9_wire_logic_cluster/lc_5/out
T_14_9_lc_trk_g1_5
T_14_9_wire_logic_cluster/lc_7/in_3

T_14_9_wire_logic_cluster/lc_5/out
T_13_9_lc_trk_g3_5
T_13_9_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.mult1_un47_sum_c3_cascade_
T_12_10_wire_logic_cluster/lc_5/ltout
T_12_10_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.M_vcounter_q_4_repZ0Z1
T_14_9_wire_logic_cluster/lc_6/out
T_14_9_lc_trk_g3_6
T_14_9_wire_logic_cluster/lc_4/in_1

T_14_9_wire_logic_cluster/lc_6/out
T_14_8_sp4_v_t_44
T_13_11_lc_trk_g3_4
T_13_11_wire_logic_cluster/lc_5/in_0

T_14_9_wire_logic_cluster/lc_6/out
T_13_10_lc_trk_g1_6
T_13_10_wire_logic_cluster/lc_4/in_3

T_14_9_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_36
T_11_10_sp4_h_l_6
T_12_10_lc_trk_g3_6
T_12_10_wire_logic_cluster/lc_0/in_1

T_14_9_wire_logic_cluster/lc_6/out
T_14_7_sp4_v_t_41
T_11_11_sp4_h_l_9
T_12_11_lc_trk_g2_1
T_12_11_wire_logic_cluster/lc_1/in_0

T_14_9_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_36
T_11_10_sp4_h_l_6
T_12_10_lc_trk_g3_6
T_12_10_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.mult1_un40_sum_ac0_3_1_0_N_2L1
T_14_9_wire_logic_cluster/lc_0/out
T_13_10_lc_trk_g0_0
T_13_10_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_signals.M_vcounter_q_7_repZ0Z1
T_14_10_wire_logic_cluster/lc_2/out
T_13_9_lc_trk_g2_2
T_13_9_wire_logic_cluster/lc_0/in_0

T_14_10_wire_logic_cluster/lc_2/out
T_13_10_lc_trk_g3_2
T_13_10_input_2_3
T_13_10_wire_logic_cluster/lc_3/in_2

T_14_10_wire_logic_cluster/lc_2/out
T_14_9_lc_trk_g1_2
T_14_9_input_2_7
T_14_9_wire_logic_cluster/lc_7/in_2

T_14_10_wire_logic_cluster/lc_2/out
T_13_10_lc_trk_g3_2
T_13_10_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu.un1_M_oam_idx_q_1_c1
T_17_20_wire_logic_cluster/lc_1/out
T_17_20_lc_trk_g3_1
T_17_20_wire_logic_cluster/lc_0/in_0

T_17_20_wire_logic_cluster/lc_1/out
T_17_20_lc_trk_g3_1
T_17_20_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.mult1_un54_sum_c3_0_0_cascade_
T_12_10_wire_logic_cluster/lc_1/ltout
T_12_10_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.mult1_un68_sum_c3_0_0_0_cascade_
T_10_9_wire_logic_cluster/lc_0/ltout
T_10_9_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.mult1_un61_sum_axbxc3_ns_cascade_
T_11_9_wire_logic_cluster/lc_1/ltout
T_11_9_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.mult1_un68_sum_ac0_3_0_0_0
T_11_9_wire_logic_cluster/lc_2/out
T_10_9_lc_trk_g3_2
T_10_9_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.g1_0_0_1
T_12_9_wire_logic_cluster/lc_1/out
T_11_8_lc_trk_g3_1
T_11_8_wire_logic_cluster/lc_5/in_3

End 

Net : M_this_oam_ram_read_data_8
T_25_23_wire_bram/ram/RDATA_8
T_24_23_sp4_h_l_6
T_23_19_sp4_v_t_46
T_24_19_sp4_h_l_11
T_24_19_lc_trk_g1_6
T_24_19_wire_logic_cluster/lc_0/in_3

T_25_23_wire_bram/ram/RDATA_8
T_24_23_sp4_h_l_6
T_23_19_sp4_v_t_46
T_20_19_sp4_h_l_11
T_19_19_lc_trk_g1_3
T_19_19_input_2_0
T_19_19_wire_logic_cluster/lc_0/in_2

T_25_23_wire_bram/ram/RDATA_8
T_24_23_sp4_h_l_6
T_23_19_sp4_v_t_46
T_20_19_sp4_h_l_11
T_16_19_sp4_h_l_11
T_18_19_lc_trk_g2_6
T_18_19_input_2_0
T_18_19_wire_logic_cluster/lc_0/in_2

T_25_23_wire_bram/ram/RDATA_8
T_23_23_sp12_h_l_1
T_22_11_sp12_v_t_22
T_11_11_sp12_h_l_1
T_18_11_lc_trk_g0_1
T_18_11_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_ppu_sprites_addr_2
T_24_11_wire_logic_cluster/lc_3/out
T_18_11_sp12_h_l_1
T_6_11_sp12_h_l_1
T_10_11_sp4_h_l_4
T_9_11_sp4_v_t_41
T_9_7_sp4_v_t_37
T_6_7_sp4_h_l_6
T_8_7_lc_trk_g2_3
T_8_7_input0_5
T_8_7_wire_bram/ram/RADDR_2

T_24_11_wire_logic_cluster/lc_3/out
T_18_11_sp12_h_l_1
T_6_11_sp12_h_l_1
T_10_11_sp4_h_l_4
T_9_11_sp4_v_t_41
T_9_7_sp4_v_t_37
T_8_9_lc_trk_g1_0
T_8_9_input0_5
T_8_9_wire_bram/ram/RADDR_2

T_24_11_wire_logic_cluster/lc_3/out
T_18_11_sp12_h_l_1
T_6_11_sp12_h_l_1
T_10_11_sp4_h_l_4
T_9_11_sp4_v_t_41
T_8_13_lc_trk_g1_4
T_8_13_input0_5
T_8_13_wire_bram/ram/RADDR_2

T_24_11_wire_logic_cluster/lc_3/out
T_18_11_sp12_h_l_1
T_6_11_sp12_h_l_1
T_10_11_sp4_h_l_4
T_9_11_sp4_v_t_41
T_8_15_lc_trk_g1_4
T_8_15_input0_5
T_8_15_wire_bram/ram/RADDR_2

T_24_11_wire_logic_cluster/lc_3/out
T_25_10_sp4_v_t_39
T_25_14_sp4_v_t_47
T_25_18_sp4_v_t_36
T_25_19_lc_trk_g3_4
T_25_19_input0_5
T_25_19_wire_bram/ram/RADDR_2

T_24_11_wire_logic_cluster/lc_3/out
T_25_10_sp4_v_t_39
T_25_6_sp4_v_t_47
T_25_2_sp4_v_t_36
T_25_3_lc_trk_g3_4
T_25_3_input0_5
T_25_3_wire_bram/ram/RADDR_2

T_24_11_wire_logic_cluster/lc_3/out
T_25_10_sp4_v_t_39
T_25_14_sp4_v_t_47
T_25_18_sp4_v_t_36
T_25_21_lc_trk_g1_4
T_25_21_input0_5
T_25_21_wire_bram/ram/RADDR_2

T_24_11_wire_logic_cluster/lc_3/out
T_25_8_sp4_v_t_47
T_25_4_sp4_v_t_36
T_25_0_span4_vert_36
T_25_1_lc_trk_g3_4
T_25_1_input0_5
T_25_1_wire_bram/ram/RADDR_2

T_24_11_wire_logic_cluster/lc_3/out
T_18_11_sp12_h_l_1
T_6_11_sp12_h_l_1
T_8_11_lc_trk_g1_6
T_8_11_input0_5
T_8_11_wire_bram/ram/RADDR_2

T_24_11_wire_logic_cluster/lc_3/out
T_25_10_sp4_v_t_39
T_25_14_sp4_v_t_47
T_25_15_lc_trk_g2_7
T_25_15_input0_5
T_25_15_wire_bram/ram/RADDR_2

T_24_11_wire_logic_cluster/lc_3/out
T_25_10_sp4_v_t_39
T_25_6_sp4_v_t_47
T_25_7_lc_trk_g2_7
T_25_7_input0_5
T_25_7_wire_bram/ram/RADDR_2

T_24_11_wire_logic_cluster/lc_3/out
T_25_10_sp4_v_t_39
T_25_14_sp4_v_t_47
T_25_17_lc_trk_g0_7
T_25_17_input0_5
T_25_17_wire_bram/ram/RADDR_2

T_24_11_wire_logic_cluster/lc_3/out
T_25_8_sp4_v_t_47
T_25_4_sp4_v_t_36
T_25_5_lc_trk_g3_4
T_25_5_input0_5
T_25_5_wire_bram/ram/RADDR_2

T_24_11_wire_logic_cluster/lc_3/out
T_25_10_sp4_v_t_39
T_25_13_lc_trk_g0_7
T_25_13_input0_5
T_25_13_wire_bram/ram/RADDR_2

T_24_11_wire_logic_cluster/lc_3/out
T_25_8_sp4_v_t_47
T_25_9_lc_trk_g2_7
T_25_9_input0_5
T_25_9_wire_bram/ram/RADDR_2

T_24_11_wire_logic_cluster/lc_3/out
T_25_11_lc_trk_g0_3
T_25_11_input0_5
T_25_11_wire_bram/ram/RADDR_2

End 

Net : this_vga_signals.N_18_cascade_
T_12_9_wire_logic_cluster/lc_0/ltout
T_12_9_wire_logic_cluster/lc_1/in_2

End 

Net : this_ppu.un2_hscroll_cry_1
T_24_19_wire_logic_cluster/lc_1/cout
T_24_19_wire_logic_cluster/lc_2/in_3

End 

Net : this_ppu.un2_hscroll_cry_1_c_RNIEH5JZ0
T_24_19_wire_logic_cluster/lc_2/out
T_24_9_sp12_v_t_23
T_24_11_lc_trk_g2_4
T_24_11_wire_logic_cluster/lc_3/in_1

End 

Net : this_ppu.M_this_oam_ram_read_data_iZ0Z_8
T_24_19_wire_logic_cluster/lc_0/out
T_24_19_lc_trk_g0_0
T_24_19_input_2_0
T_24_19_wire_logic_cluster/lc_0/in_2

End 

Net : M_this_reset_cond_out_0
T_32_18_wire_logic_cluster/lc_4/out
T_33_17_lc_trk_g1_4
T_33_17_wire_gbuf/in

T_32_18_wire_logic_cluster/lc_4/out
T_25_18_sp12_h_l_0
T_13_18_sp12_h_l_0
T_18_18_sp4_h_l_7
T_17_14_sp4_v_t_42
T_17_16_lc_trk_g3_7
T_17_16_wire_logic_cluster/lc_5/in_3

T_32_18_wire_logic_cluster/lc_4/out
T_25_18_sp12_h_l_0
T_13_18_sp12_h_l_0
T_18_18_sp4_h_l_7
T_14_18_sp4_h_l_3
T_10_18_sp4_h_l_11
T_9_14_sp4_v_t_41
T_10_14_sp4_h_l_9
T_9_14_lc_trk_g1_1
T_9_14_wire_logic_cluster/lc_1/in_1

T_32_18_wire_logic_cluster/lc_4/out
T_25_18_sp12_h_l_0
T_13_18_sp12_h_l_0
T_18_18_sp4_h_l_7
T_14_18_sp4_h_l_3
T_10_18_sp4_h_l_11
T_9_14_sp4_v_t_41
T_10_14_sp4_h_l_9
T_9_14_lc_trk_g0_1
T_9_14_wire_logic_cluster/lc_2/in_1

T_32_18_wire_logic_cluster/lc_4/out
T_25_18_sp12_h_l_0
T_13_18_sp12_h_l_0
T_18_18_sp4_h_l_7
T_14_18_sp4_h_l_3
T_10_18_sp4_h_l_11
T_9_14_sp4_v_t_41
T_9_15_lc_trk_g3_1
T_9_15_wire_logic_cluster/lc_2/in_0

T_32_18_wire_logic_cluster/lc_4/out
T_25_18_sp12_h_l_0
T_13_18_sp12_h_l_0
T_18_18_sp4_h_l_7
T_14_18_sp4_h_l_3
T_10_18_sp4_h_l_11
T_9_14_sp4_v_t_41
T_9_15_lc_trk_g3_1
T_9_15_wire_logic_cluster/lc_0/in_0

T_32_18_wire_logic_cluster/lc_4/out
T_33_18_span12_horz_0
T_21_18_sp12_h_l_0
T_20_6_sp12_v_t_23
T_20_10_sp4_v_t_41
T_17_10_sp4_h_l_10
T_18_10_lc_trk_g2_2
T_18_10_wire_logic_cluster/lc_6/in_0

T_32_18_wire_logic_cluster/lc_4/out
T_25_18_sp12_h_l_0
T_13_18_sp12_h_l_0
T_18_18_sp4_h_l_7
T_14_18_sp4_h_l_3
T_10_18_sp4_h_l_11
T_9_14_sp4_v_t_41
T_9_15_lc_trk_g3_1
T_9_15_wire_logic_cluster/lc_5/in_3

T_32_18_wire_logic_cluster/lc_4/out
T_25_18_sp12_h_l_0
T_13_18_sp12_h_l_0
T_18_18_sp4_h_l_7
T_14_18_sp4_h_l_3
T_10_18_sp4_h_l_11
T_9_14_sp4_v_t_41
T_9_15_lc_trk_g3_1
T_9_15_wire_logic_cluster/lc_1/in_3

T_32_18_wire_logic_cluster/lc_4/out
T_25_18_sp12_h_l_0
T_13_18_sp12_h_l_0
T_18_18_sp4_h_l_7
T_14_18_sp4_h_l_3
T_10_18_sp4_h_l_11
T_9_14_sp4_v_t_41
T_9_15_lc_trk_g3_1
T_9_15_wire_logic_cluster/lc_7/in_3

T_32_18_wire_logic_cluster/lc_4/out
T_33_18_span12_horz_0
T_21_18_sp12_h_l_0
T_20_6_sp12_v_t_23
T_20_10_sp4_v_t_41
T_19_12_lc_trk_g0_4
T_19_12_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.N_852_0
T_15_8_wire_logic_cluster/lc_1/out
T_15_6_sp4_v_t_47
T_15_10_sp4_v_t_47
T_15_6_sp4_v_t_43
T_14_9_lc_trk_g3_3
T_14_9_wire_logic_cluster/lc_0/cen

T_15_8_wire_logic_cluster/lc_1/out
T_15_6_sp4_v_t_47
T_15_10_sp4_v_t_47
T_15_6_sp4_v_t_43
T_14_9_lc_trk_g3_3
T_14_9_wire_logic_cluster/lc_0/cen

T_15_8_wire_logic_cluster/lc_1/out
T_15_6_sp4_v_t_47
T_15_10_sp4_v_t_47
T_15_6_sp4_v_t_43
T_14_9_lc_trk_g3_3
T_14_9_wire_logic_cluster/lc_0/cen

T_15_8_wire_logic_cluster/lc_1/out
T_15_6_sp4_v_t_47
T_15_10_sp4_v_t_47
T_15_6_sp4_v_t_43
T_14_9_lc_trk_g3_3
T_14_9_wire_logic_cluster/lc_0/cen

T_15_8_wire_logic_cluster/lc_1/out
T_15_6_sp4_v_t_47
T_14_8_lc_trk_g2_2
T_14_8_wire_logic_cluster/lc_6/cen

T_15_8_wire_logic_cluster/lc_1/out
T_15_6_sp4_v_t_47
T_14_8_lc_trk_g2_2
T_14_8_wire_logic_cluster/lc_6/cen

T_15_8_wire_logic_cluster/lc_1/out
T_15_6_sp4_v_t_47
T_15_10_lc_trk_g0_2
T_15_10_wire_logic_cluster/lc_5/cen

T_15_8_wire_logic_cluster/lc_1/out
T_15_6_sp4_v_t_47
T_15_10_lc_trk_g0_2
T_15_10_wire_logic_cluster/lc_5/cen

T_15_8_wire_logic_cluster/lc_1/out
T_15_6_sp4_v_t_47
T_14_10_lc_trk_g2_2
T_14_10_wire_logic_cluster/lc_0/cen

T_15_8_wire_logic_cluster/lc_1/out
T_15_6_sp4_v_t_47
T_14_10_lc_trk_g2_2
T_14_10_wire_logic_cluster/lc_0/cen

T_15_8_wire_logic_cluster/lc_1/out
T_15_6_sp4_v_t_47
T_14_10_lc_trk_g2_2
T_14_10_wire_logic_cluster/lc_0/cen

T_15_8_wire_logic_cluster/lc_1/out
T_15_6_sp4_v_t_47
T_14_10_lc_trk_g2_2
T_14_10_wire_logic_cluster/lc_0/cen

T_15_8_wire_logic_cluster/lc_1/out
T_15_6_sp4_v_t_47
T_14_10_lc_trk_g2_2
T_14_10_wire_logic_cluster/lc_0/cen

T_15_8_wire_logic_cluster/lc_1/out
T_15_6_sp4_v_t_47
T_14_10_lc_trk_g2_2
T_14_10_wire_logic_cluster/lc_0/cen

End 

Net : G_425
T_16_13_wire_logic_cluster/lc_6/out
T_17_11_sp4_v_t_40
T_17_7_sp4_v_t_40
T_17_8_lc_trk_g3_0
T_17_8_wire_logic_cluster/lc_6/in_1

T_16_13_wire_logic_cluster/lc_6/out
T_17_11_sp4_v_t_40
T_14_15_sp4_h_l_10
T_10_15_sp4_h_l_10
T_11_15_lc_trk_g3_2
T_11_15_wire_logic_cluster/lc_4/in_3

T_16_13_wire_logic_cluster/lc_6/out
T_17_11_sp4_v_t_40
T_14_15_sp4_h_l_10
T_10_15_sp4_h_l_10
T_9_11_sp4_v_t_47
T_9_14_lc_trk_g0_7
T_9_14_wire_logic_cluster/lc_6/in_3

T_16_13_wire_logic_cluster/lc_6/out
T_16_11_sp4_v_t_41
T_16_7_sp4_v_t_41
T_15_8_lc_trk_g3_1
T_15_8_wire_logic_cluster/lc_1/in_1

T_16_13_wire_logic_cluster/lc_6/out
T_14_13_sp4_h_l_9
T_13_13_lc_trk_g0_1
T_13_13_wire_logic_cluster/lc_2/in_1

T_16_13_wire_logic_cluster/lc_6/out
T_14_13_sp4_h_l_9
T_13_13_sp4_v_t_38
T_12_14_lc_trk_g2_6
T_12_14_wire_logic_cluster/lc_5/in_3

T_16_13_wire_logic_cluster/lc_6/out
T_14_13_sp4_h_l_9
T_13_13_sp4_v_t_38
T_10_13_sp4_h_l_3
T_11_13_lc_trk_g3_3
T_11_13_wire_logic_cluster/lc_2/in_0

T_16_13_wire_logic_cluster/lc_6/out
T_14_13_sp4_h_l_9
T_13_13_sp4_v_t_38
T_10_13_sp4_h_l_3
T_11_13_lc_trk_g3_3
T_11_13_wire_logic_cluster/lc_4/in_0

T_16_13_wire_logic_cluster/lc_6/out
T_14_13_sp4_h_l_9
T_13_13_sp4_v_t_38
T_10_13_sp4_h_l_3
T_11_13_lc_trk_g3_3
T_11_13_wire_logic_cluster/lc_6/in_0

T_16_13_wire_logic_cluster/lc_6/out
T_14_13_sp4_h_l_9
T_13_9_sp4_v_t_44
T_10_9_sp4_h_l_3
T_10_9_lc_trk_g0_6
T_10_9_wire_logic_cluster/lc_5/in_1

T_16_13_wire_logic_cluster/lc_6/out
T_17_11_sp4_v_t_40
T_14_15_sp4_h_l_10
T_10_15_sp4_h_l_6
T_10_15_lc_trk_g1_3
T_10_15_wire_logic_cluster/lc_1/cen

T_16_13_wire_logic_cluster/lc_6/out
T_17_11_sp4_v_t_40
T_14_15_sp4_h_l_10
T_10_15_sp4_h_l_6
T_10_15_lc_trk_g1_3
T_10_15_wire_logic_cluster/lc_1/cen

T_16_13_wire_logic_cluster/lc_6/out
T_16_11_sp4_v_t_41
T_16_7_sp4_v_t_41
T_16_10_lc_trk_g1_1
T_16_10_wire_logic_cluster/lc_6/in_0

T_16_13_wire_logic_cluster/lc_6/out
T_16_11_sp4_v_t_41
T_16_7_sp4_v_t_41
T_15_9_lc_trk_g0_4
T_15_9_wire_logic_cluster/lc_0/in_0

T_16_13_wire_logic_cluster/lc_6/out
T_16_11_sp4_v_t_41
T_16_7_sp4_v_t_41
T_15_9_lc_trk_g0_4
T_15_9_wire_logic_cluster/lc_2/in_0

T_16_13_wire_logic_cluster/lc_6/out
T_16_11_sp4_v_t_41
T_16_7_sp4_v_t_41
T_15_9_lc_trk_g1_4
T_15_9_wire_logic_cluster/lc_1/in_0

T_16_13_wire_logic_cluster/lc_6/out
T_16_11_sp4_v_t_41
T_16_7_sp4_v_t_41
T_15_9_lc_trk_g1_4
T_15_9_wire_logic_cluster/lc_3/in_0

T_16_13_wire_logic_cluster/lc_6/out
T_14_13_sp4_h_l_9
T_13_9_sp4_v_t_44
T_12_13_lc_trk_g2_1
T_12_13_wire_logic_cluster/lc_2/in_3

T_16_13_wire_logic_cluster/lc_6/out
T_14_13_sp4_h_l_9
T_13_9_sp4_v_t_44
T_12_13_lc_trk_g2_1
T_12_13_wire_logic_cluster/lc_0/in_3

T_16_13_wire_logic_cluster/lc_6/out
T_7_13_sp12_h_l_0
T_11_13_lc_trk_g0_3
T_11_13_wire_logic_cluster/lc_1/in_0

T_16_13_wire_logic_cluster/lc_6/out
T_7_13_sp12_h_l_0
T_11_13_lc_trk_g0_3
T_11_13_wire_logic_cluster/lc_3/in_0

T_16_13_wire_logic_cluster/lc_6/out
T_7_13_sp12_h_l_0
T_11_13_lc_trk_g0_3
T_11_13_wire_logic_cluster/lc_5/in_0

T_16_13_wire_logic_cluster/lc_6/out
T_7_13_sp12_h_l_0
T_11_13_lc_trk_g0_3
T_11_13_wire_logic_cluster/lc_7/in_0

End 

Net : M_this_reset_cond_out_g_0
T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_13_glb2local_3
T_16_13_lc_trk_g0_7
T_16_13_wire_logic_cluster/lc_6/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_17_glb2local_1
T_18_17_lc_trk_g0_5
T_18_17_wire_logic_cluster/lc_3/in_0

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_20_glb2local_0
T_20_20_lc_trk_g0_4
T_20_20_wire_logic_cluster/lc_6/in_0

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_12_glb2local_3
T_14_12_lc_trk_g0_7
T_14_12_wire_logic_cluster/lc_6/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_32_glb2local_2
T_16_32_lc_trk_g0_6
T_16_32_wire_logic_cluster/lc_3/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_20_glb2local_0
T_20_20_lc_trk_g0_4
T_20_20_wire_logic_cluster/lc_7/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_21_glb2local_0
T_18_21_lc_trk_g0_4
T_18_21_wire_logic_cluster/lc_1/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_14_glb2local_0
T_16_14_lc_trk_g0_4
T_16_14_wire_logic_cluster/lc_3/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_14_glb2local_3
T_19_14_lc_trk_g0_7
T_19_14_wire_logic_cluster/lc_6/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_10_glb2local_3
T_16_10_lc_trk_g0_7
T_16_10_wire_logic_cluster/lc_4/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_20_glb2local_0
T_20_20_lc_trk_g0_4
T_20_20_wire_logic_cluster/lc_5/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_14_glb2local_0
T_17_14_lc_trk_g0_4
T_17_14_wire_logic_cluster/lc_2/in_0

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_19_glb2local_3
T_17_19_lc_trk_g0_7
T_17_19_wire_logic_cluster/lc_4/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_14_glb2local_0
T_17_14_lc_trk_g0_4
T_17_14_wire_logic_cluster/lc_5/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_14_glb2local_0
T_20_14_lc_trk_g0_4
T_20_14_wire_logic_cluster/lc_5/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_15_glb2local_3
T_15_15_lc_trk_g0_7
T_15_15_wire_logic_cluster/lc_0/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_17_glb2local_2
T_16_17_lc_trk_g0_6
T_16_17_wire_logic_cluster/lc_7/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_17_glb2local_0
T_17_17_lc_trk_g0_4
T_17_17_wire_logic_cluster/lc_1/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_15_glb2local_0
T_19_15_lc_trk_g0_4
T_19_15_wire_logic_cluster/lc_4/in_0

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_17_glb2local_0
T_17_17_lc_trk_g0_4
T_17_17_wire_logic_cluster/lc_0/in_0

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_21_glb2local_0
T_18_21_lc_trk_g0_4
T_18_21_wire_logic_cluster/lc_4/in_0

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_14_glb2local_0
T_16_14_lc_trk_g0_4
T_16_14_wire_logic_cluster/lc_6/in_0

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_20_glb2local_2
T_18_20_lc_trk_g0_6
T_18_20_wire_logic_cluster/lc_5/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_20_glb2local_2
T_18_20_lc_trk_g0_6
T_18_20_wire_logic_cluster/lc_1/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_13_glb2local_3
T_16_13_lc_trk_g0_7
T_16_13_wire_logic_cluster/lc_4/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_15_glb2local_3
T_17_15_lc_trk_g0_7
T_17_15_wire_logic_cluster/lc_0/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_15_glb2local_3
T_17_15_lc_trk_g0_7
T_17_15_wire_logic_cluster/lc_6/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_20_glb2local_2
T_18_20_lc_trk_g0_6
T_18_20_wire_logic_cluster/lc_7/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_19_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_24_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_24_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_17_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_24_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_24_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_25_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_14_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_14_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_25_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_25_wire_logic_cluster/lc_5/s_r

End 

Net : this_vga_signals.N_1098_g
T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_8_glb2local_0
T_15_8_lc_trk_g0_4
T_15_8_wire_logic_cluster/lc_1/in_3

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_8_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_8_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_9_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_9_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_9_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_9_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_9_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_9_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_9_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_9_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_10_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_10_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_10_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_10_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_10_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_10_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_10_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_10_wire_logic_cluster/lc_5/s_r

End 

Net : this_vga_signals.M_vcounter_q_esr_RNI67JU6Z0Z_9
T_17_8_wire_logic_cluster/lc_6/out
T_17_2_sp12_v_t_23
T_17_0_span12_vert_3
T_17_0_lc_trk_g0_3
T_17_0_wire_gbuf/in

End 

Net : M_this_ppu_vram_data_3
T_19_12_wire_logic_cluster/lc_4/out
T_19_11_lc_trk_g1_4
T_19_11_wire_logic_cluster/lc_1/in_0

T_19_12_wire_logic_cluster/lc_4/out
T_19_4_sp12_v_t_23
T_8_4_sp12_h_l_0
T_9_4_sp4_h_l_3
T_8_4_sp4_v_t_44
T_8_6_lc_trk_g2_1
T_8_6_wire_bram/ram/WDATA_3

End 

Net : this_sprites_ram.mem_DOUT_7_i_m2_ns_1_3_cascade_
T_19_12_wire_logic_cluster/lc_3/ltout
T_19_12_wire_logic_cluster/lc_4/in_2

End 

Net : this_sprites_ram.mem_mem_0_1_RNIL62PZ0Z_0
T_18_12_wire_logic_cluster/lc_0/out
T_19_12_lc_trk_g0_0
T_19_12_wire_logic_cluster/lc_3/in_1

End 

Net : this_sprites_ram.mem_out_bus0_3
T_25_3_wire_bram/ram/RDATA_11
T_26_2_sp4_v_t_41
T_26_6_sp4_v_t_37
T_23_10_sp4_h_l_5
T_19_10_sp4_h_l_8
T_18_10_sp4_v_t_45
T_18_12_lc_trk_g3_0
T_18_12_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_ppu_vram_en_0
T_19_11_wire_logic_cluster/lc_2/out
T_17_11_sp4_h_l_1
T_13_11_sp4_h_l_4
T_9_11_sp4_h_l_7
T_8_7_sp4_v_t_42
T_8_3_sp4_v_t_42
T_8_6_lc_trk_g0_2
T_8_6_wire_bram/ram/WCLKE

T_19_11_wire_logic_cluster/lc_2/out
T_18_10_lc_trk_g3_2
T_18_10_wire_logic_cluster/lc_0/in_3

T_19_11_wire_logic_cluster/lc_2/out
T_17_11_sp4_h_l_1
T_16_11_lc_trk_g1_1
T_16_11_wire_logic_cluster/lc_3/in_3

T_19_11_wire_logic_cluster/lc_2/out
T_18_11_lc_trk_g2_2
T_18_11_wire_logic_cluster/lc_1/in_3

End 

Net : this_ppu.N_156_cascade_
T_19_11_wire_logic_cluster/lc_1/ltout
T_19_11_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.g0_i_x4_1
T_11_9_wire_logic_cluster/lc_3/out
T_10_9_lc_trk_g3_3
T_10_9_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.g1_1_1
T_12_9_wire_logic_cluster/lc_5/out
T_11_9_lc_trk_g3_5
T_11_9_wire_logic_cluster/lc_3/in_3

T_12_9_wire_logic_cluster/lc_5/out
T_11_9_lc_trk_g3_5
T_11_9_wire_logic_cluster/lc_7/in_1

End 

Net : this_vga_signals.mult1_un68_sum_axb1_0
T_11_9_wire_logic_cluster/lc_5/out
T_10_9_lc_trk_g2_5
T_10_9_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.g0_i_x4_0_4
T_10_10_wire_logic_cluster/lc_4/out
T_10_9_lc_trk_g0_4
T_10_9_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_signals.mult1_un54_sum_axbxc3_cascade_
T_11_10_wire_logic_cluster/lc_2/ltout
T_11_10_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.mult1_un61_sum_c2_0
T_11_10_wire_logic_cluster/lc_3/out
T_10_10_lc_trk_g2_3
T_10_10_wire_logic_cluster/lc_4/in_1

End 

Net : this_vga_signals.g1_3
T_13_11_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g0_3
T_12_12_input_2_7
T_12_12_wire_logic_cluster/lc_7/in_2

End 

Net : M_this_oam_ram_read_data_9
T_25_23_wire_bram/ram/RDATA_9
T_24_23_sp4_h_l_4
T_23_19_sp4_v_t_41
T_24_19_sp4_h_l_9
T_24_19_lc_trk_g0_4
T_24_19_wire_logic_cluster/lc_3/in_3

T_25_23_wire_bram/ram/RDATA_9
T_24_23_sp4_h_l_4
T_23_19_sp4_v_t_41
T_20_19_sp4_h_l_4
T_19_19_lc_trk_g1_4
T_19_19_input_2_1
T_19_19_wire_logic_cluster/lc_1/in_2

T_25_23_wire_bram/ram/RDATA_9
T_24_23_sp4_h_l_4
T_23_19_sp4_v_t_41
T_20_19_sp4_h_l_4
T_16_19_sp4_h_l_0
T_18_19_lc_trk_g2_5
T_18_19_input_2_1
T_18_19_wire_logic_cluster/lc_1/in_2

End 

Net : M_this_oam_ram_read_data_i_9
T_24_19_wire_logic_cluster/lc_3/out
T_24_19_lc_trk_g2_3
T_24_19_input_2_1
T_24_19_wire_logic_cluster/lc_1/in_2

End 

Net : M_this_ppu_sprites_addr_1
T_23_19_wire_logic_cluster/lc_2/out
T_23_19_sp4_h_l_9
T_26_15_sp4_v_t_44
T_23_15_sp4_h_l_3
T_26_11_sp4_v_t_38
T_23_11_sp4_h_l_9
T_26_7_sp4_v_t_38
T_23_7_sp4_h_l_9
T_26_3_sp4_v_t_44
T_26_0_span4_vert_29
T_25_3_lc_trk_g1_5
T_25_3_input0_6
T_25_3_wire_bram/ram/RADDR_1

T_23_19_wire_logic_cluster/lc_2/out
T_23_19_sp4_h_l_9
T_26_15_sp4_v_t_44
T_23_15_sp4_h_l_3
T_26_11_sp4_v_t_38
T_23_11_sp4_h_l_9
T_26_7_sp4_v_t_38
T_23_7_sp4_h_l_9
T_26_3_sp4_v_t_44
T_26_0_span4_vert_29
T_25_1_lc_trk_g1_5
T_25_1_input0_6
T_25_1_wire_bram/ram/RADDR_1

T_23_19_wire_logic_cluster/lc_2/out
T_23_19_sp4_h_l_9
T_26_15_sp4_v_t_44
T_23_15_sp4_h_l_3
T_26_11_sp4_v_t_38
T_23_11_sp4_h_l_9
T_26_7_sp4_v_t_38
T_23_7_sp4_h_l_9
T_26_3_sp4_v_t_44
T_25_5_lc_trk_g0_2
T_25_5_input0_6
T_25_5_wire_bram/ram/RADDR_1

T_23_19_wire_logic_cluster/lc_2/out
T_23_17_sp12_v_t_23
T_12_17_sp12_h_l_0
T_13_17_sp4_h_l_3
T_12_13_sp4_v_t_45
T_9_13_sp4_h_l_8
T_8_9_sp4_v_t_36
T_8_11_lc_trk_g3_1
T_8_11_input0_6
T_8_11_wire_bram/ram/RADDR_1

T_23_19_wire_logic_cluster/lc_2/out
T_23_17_sp12_v_t_23
T_12_17_sp12_h_l_0
T_13_17_sp4_h_l_3
T_12_13_sp4_v_t_45
T_12_9_sp4_v_t_41
T_9_9_sp4_h_l_10
T_8_9_lc_trk_g0_2
T_8_9_input0_6
T_8_9_wire_bram/ram/RADDR_1

T_23_19_wire_logic_cluster/lc_2/out
T_23_19_sp4_h_l_9
T_26_15_sp4_v_t_44
T_23_15_sp4_h_l_3
T_26_11_sp4_v_t_38
T_23_11_sp4_h_l_9
T_26_7_sp4_v_t_38
T_23_7_sp4_h_l_9
T_25_7_lc_trk_g2_4
T_25_7_input0_6
T_25_7_wire_bram/ram/RADDR_1

T_23_19_wire_logic_cluster/lc_2/out
T_23_19_sp4_h_l_9
T_26_15_sp4_v_t_44
T_23_15_sp4_h_l_3
T_19_15_sp4_h_l_11
T_15_15_sp4_h_l_7
T_11_15_sp4_h_l_3
T_7_15_sp4_h_l_11
T_8_15_lc_trk_g3_3
T_8_15_input0_6
T_8_15_wire_bram/ram/RADDR_1

T_23_19_wire_logic_cluster/lc_2/out
T_23_17_sp12_v_t_23
T_12_17_sp12_h_l_0
T_13_17_sp4_h_l_3
T_12_13_sp4_v_t_45
T_9_13_sp4_h_l_8
T_8_13_lc_trk_g0_0
T_8_13_input0_6
T_8_13_wire_bram/ram/RADDR_1

T_23_19_wire_logic_cluster/lc_2/out
T_23_19_sp4_h_l_9
T_26_15_sp4_v_t_44
T_23_15_sp4_h_l_3
T_26_11_sp4_v_t_38
T_23_11_sp4_h_l_9
T_26_7_sp4_v_t_38
T_25_9_lc_trk_g1_3
T_25_9_input0_6
T_25_9_wire_bram/ram/RADDR_1

T_23_19_wire_logic_cluster/lc_2/out
T_23_19_sp4_h_l_9
T_26_15_sp4_v_t_44
T_23_15_sp4_h_l_3
T_26_11_sp4_v_t_38
T_23_11_sp4_h_l_9
T_25_11_lc_trk_g2_4
T_25_11_input0_6
T_25_11_wire_bram/ram/RADDR_1

T_23_19_wire_logic_cluster/lc_2/out
T_18_19_sp12_h_l_0
T_17_7_sp12_v_t_23
T_6_7_sp12_h_l_0
T_8_7_lc_trk_g1_7
T_8_7_input0_6
T_8_7_wire_bram/ram/RADDR_1

T_23_19_wire_logic_cluster/lc_2/out
T_23_19_sp4_h_l_9
T_26_15_sp4_v_t_44
T_23_15_sp4_h_l_3
T_26_11_sp4_v_t_38
T_25_13_lc_trk_g1_3
T_25_13_input0_6
T_25_13_wire_bram/ram/RADDR_1

T_23_19_wire_logic_cluster/lc_2/out
T_23_19_sp4_h_l_9
T_26_15_sp4_v_t_44
T_23_15_sp4_h_l_3
T_25_15_lc_trk_g2_6
T_25_15_input0_6
T_25_15_wire_bram/ram/RADDR_1

T_23_19_wire_logic_cluster/lc_2/out
T_23_19_sp4_h_l_9
T_26_15_sp4_v_t_44
T_25_17_lc_trk_g0_2
T_25_17_input0_6
T_25_17_wire_bram/ram/RADDR_1

T_23_19_wire_logic_cluster/lc_2/out
T_23_19_sp4_h_l_9
T_26_19_sp4_v_t_39
T_25_21_lc_trk_g0_2
T_25_21_input0_6
T_25_21_wire_bram/ram/RADDR_1

T_23_19_wire_logic_cluster/lc_2/out
T_23_19_sp4_h_l_9
T_25_19_lc_trk_g2_4
T_25_19_input0_6
T_25_19_wire_bram/ram/RADDR_1

End 

Net : this_vga_signals.g2_0_a2_2
T_12_11_wire_logic_cluster/lc_0/out
T_13_10_lc_trk_g3_0
T_13_10_wire_logic_cluster/lc_6/in_3

End 

Net : this_ppu.un2_hscroll_cry_0
T_24_19_wire_logic_cluster/lc_0/cout
T_24_19_wire_logic_cluster/lc_1/in_3

Net : this_ppu.un2_hscroll_cry_0_c_RNICE4JZ0
T_24_19_wire_logic_cluster/lc_1/out
T_23_19_lc_trk_g2_1
T_23_19_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.N_1_3_1_cascade_
T_13_9_wire_logic_cluster/lc_2/ltout
T_13_9_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.g2
T_13_11_wire_logic_cluster/lc_0/out
T_12_11_lc_trk_g2_0
T_12_11_wire_logic_cluster/lc_6/in_0

End 

Net : this_vga_signals.g0_i_x4_0_a3_0
T_12_11_wire_logic_cluster/lc_6/out
T_12_11_lc_trk_g2_6
T_12_11_wire_logic_cluster/lc_4/in_0

End 

Net : this_vga_signals.M_vcounter_q_fastZ0Z_7
T_14_8_wire_logic_cluster/lc_6/out
T_13_9_lc_trk_g1_6
T_13_9_wire_logic_cluster/lc_2/in_3

End 

Net : M_this_oam_ram_read_data_21
T_25_26_wire_bram/ram/RDATA_5
T_25_22_sp4_v_t_41
T_24_24_lc_trk_g0_4
T_24_24_wire_logic_cluster/lc_4/in_0

T_25_26_wire_bram/ram/RDATA_5
T_25_22_sp4_v_t_41
T_24_23_lc_trk_g3_1
T_24_23_wire_logic_cluster/lc_2/in_0

T_25_26_wire_bram/ram/RDATA_5
T_24_25_lc_trk_g2_2
T_24_25_wire_logic_cluster/lc_4/in_0

T_25_26_wire_bram/ram/RDATA_5
T_25_22_sp4_v_t_41
T_22_22_sp4_h_l_4
T_21_18_sp4_v_t_41
T_20_19_lc_trk_g3_1
T_20_19_wire_logic_cluster/lc_5/in_1

End 

Net : this_ppu.un1_M_vaddress_q_3_5
T_24_24_wire_logic_cluster/lc_4/out
T_24_23_sp4_v_t_40
T_21_23_sp4_h_l_5
T_20_19_sp4_v_t_40
T_20_15_sp4_v_t_40
T_19_17_lc_trk_g0_5
T_19_17_input_2_5
T_19_17_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.g3_0_cascade_
T_11_8_wire_logic_cluster/lc_3/ltout
T_11_8_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.vaddress_6
T_13_11_wire_logic_cluster/lc_5/out
T_13_10_lc_trk_g1_5
T_13_10_wire_logic_cluster/lc_2/in_0

T_13_11_wire_logic_cluster/lc_5/out
T_12_10_lc_trk_g2_5
T_12_10_wire_logic_cluster/lc_5/in_0

T_13_11_wire_logic_cluster/lc_5/out
T_12_11_lc_trk_g2_5
T_12_11_wire_logic_cluster/lc_2/in_1

T_13_11_wire_logic_cluster/lc_5/out
T_12_10_lc_trk_g2_5
T_12_10_wire_logic_cluster/lc_1/in_0

T_13_11_wire_logic_cluster/lc_5/out
T_14_9_sp4_v_t_38
T_11_9_sp4_h_l_9
T_12_9_lc_trk_g3_1
T_12_9_input_2_4
T_12_9_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.M_vcounter_qZ0Z_5
T_14_10_wire_logic_cluster/lc_1/out
T_14_8_sp4_v_t_47
T_13_11_lc_trk_g3_7
T_13_11_wire_logic_cluster/lc_5/in_3

T_14_10_wire_logic_cluster/lc_1/out
T_13_10_lc_trk_g3_1
T_13_10_wire_logic_cluster/lc_4/in_0

T_14_10_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g3_1
T_15_11_wire_logic_cluster/lc_0/in_0

T_14_10_wire_logic_cluster/lc_1/out
T_10_10_sp12_h_l_1
T_16_10_lc_trk_g0_6
T_16_10_wire_logic_cluster/lc_1/in_3

T_14_10_wire_logic_cluster/lc_1/out
T_10_10_sp12_h_l_1
T_11_10_lc_trk_g1_5
T_11_10_wire_logic_cluster/lc_7/in_3

T_14_10_wire_logic_cluster/lc_1/out
T_14_8_sp4_v_t_47
T_11_8_sp4_h_l_10
T_10_8_sp4_v_t_47
T_10_9_lc_trk_g2_7
T_10_9_wire_logic_cluster/lc_4/in_3

T_14_10_wire_logic_cluster/lc_1/out
T_14_8_sp4_v_t_47
T_13_11_lc_trk_g3_7
T_13_11_wire_logic_cluster/lc_3/in_1

T_14_10_wire_logic_cluster/lc_1/out
T_13_10_sp4_h_l_10
T_12_10_lc_trk_g0_2
T_12_10_wire_logic_cluster/lc_6/in_0

T_14_10_wire_logic_cluster/lc_1/out
T_13_10_sp4_h_l_10
T_12_6_sp4_v_t_38
T_12_9_lc_trk_g0_6
T_12_9_wire_logic_cluster/lc_3/in_3

T_14_10_wire_logic_cluster/lc_1/out
T_14_11_lc_trk_g1_1
T_14_11_wire_logic_cluster/lc_2/in_0

T_14_10_wire_logic_cluster/lc_1/out
T_13_11_lc_trk_g0_1
T_13_11_wire_logic_cluster/lc_0/in_1

T_14_10_wire_logic_cluster/lc_1/out
T_13_10_sp4_h_l_10
T_12_6_sp4_v_t_38
T_12_9_lc_trk_g0_6
T_12_9_wire_logic_cluster/lc_4/in_0

T_14_10_wire_logic_cluster/lc_1/out
T_13_10_sp4_h_l_10
T_12_10_sp4_v_t_47
T_12_11_lc_trk_g2_7
T_12_11_wire_logic_cluster/lc_0/in_3

T_14_10_wire_logic_cluster/lc_1/out
T_13_10_sp4_h_l_10
T_12_10_sp4_v_t_47
T_12_11_lc_trk_g2_7
T_12_11_wire_logic_cluster/lc_6/in_1

T_14_10_wire_logic_cluster/lc_1/out
T_14_11_lc_trk_g1_1
T_14_11_wire_logic_cluster/lc_3/in_3

T_14_10_wire_logic_cluster/lc_1/out
T_13_10_sp4_h_l_10
T_12_6_sp4_v_t_47
T_11_9_lc_trk_g3_7
T_11_9_wire_logic_cluster/lc_4/in_0

T_14_10_wire_logic_cluster/lc_1/out
T_15_9_lc_trk_g3_1
T_15_9_wire_logic_cluster/lc_5/in_1

T_14_10_wire_logic_cluster/lc_1/out
T_13_10_sp4_h_l_10
T_12_10_sp4_v_t_47
T_12_11_lc_trk_g2_7
T_12_11_wire_logic_cluster/lc_7/in_0

End 

Net : this_vga_signals.if_m8_0_a3_1_1_1
T_14_9_wire_logic_cluster/lc_7/out
T_14_6_sp4_v_t_38
T_11_10_sp4_h_l_3
T_12_10_lc_trk_g3_3
T_12_10_wire_logic_cluster/lc_0/in_0

End 

Net : this_vga_signals.if_N_5_cascade_
T_12_10_wire_logic_cluster/lc_0/ltout
T_12_10_wire_logic_cluster/lc_1/in_2

End 

Net : this_ppu.un1_M_oam_idx_q_1_c3_cascade_
T_17_20_wire_logic_cluster/lc_2/ltout
T_17_20_wire_logic_cluster/lc_3/in_2

End 

Net : this_ppu.M_this_oam_ram_read_data_i_16
T_24_16_wire_logic_cluster/lc_0/out
T_24_16_lc_trk_g0_0
T_24_16_input_2_0
T_24_16_wire_logic_cluster/lc_0/in_2

End 

Net : this_ppu.un2_vscroll_cry_1
T_24_16_wire_logic_cluster/lc_1/cout
T_24_16_wire_logic_cluster/lc_2/in_3

End 

Net : this_ppu.un2_vscroll_cry_1_c_RNIBU6OZ0
T_24_16_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_41
T_24_13_lc_trk_g2_1
T_24_13_wire_logic_cluster/lc_6/in_1

End 

Net : M_this_oam_ram_read_data_16
T_25_26_wire_bram/ram/RDATA_0
T_25_23_sp4_v_t_38
T_25_19_sp4_v_t_46
T_25_15_sp4_v_t_42
T_24_16_lc_trk_g3_2
T_24_16_wire_logic_cluster/lc_0/in_3

T_25_26_wire_bram/ram/RDATA_0
T_25_23_sp4_v_t_38
T_22_23_sp4_h_l_9
T_21_19_sp4_v_t_39
T_18_19_sp4_h_l_2
T_20_19_lc_trk_g3_7
T_20_19_input_2_0
T_20_19_wire_logic_cluster/lc_0/in_2

T_25_26_wire_bram/ram/RDATA_0
T_23_26_sp12_h_l_1
T_22_14_sp12_v_t_22
T_22_17_sp4_v_t_42
T_19_17_sp4_h_l_1
T_19_17_lc_trk_g0_4
T_19_17_input_2_0
T_19_17_wire_logic_cluster/lc_0/in_2

T_25_26_wire_bram/ram/RDATA_0
T_25_24_sp4_v_t_43
T_25_20_sp4_v_t_39
T_25_16_sp4_v_t_40
T_22_16_sp4_h_l_5
T_23_16_lc_trk_g2_5
T_23_16_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_ppu_sprites_addr_5
T_24_13_wire_logic_cluster/lc_6/out
T_23_13_sp12_h_l_0
T_11_13_sp12_h_l_0
T_10_13_sp4_h_l_1
T_9_9_sp4_v_t_36
T_9_5_sp4_v_t_44
T_8_7_lc_trk_g0_2
T_8_7_input0_2
T_8_7_wire_bram/ram/RADDR_5

T_24_13_wire_logic_cluster/lc_6/out
T_23_13_sp12_h_l_0
T_11_13_sp12_h_l_0
T_10_13_sp4_h_l_1
T_9_9_sp4_v_t_36
T_6_9_sp4_h_l_1
T_8_9_lc_trk_g2_4
T_8_9_input0_2
T_8_9_wire_bram/ram/RADDR_5

T_24_13_wire_logic_cluster/lc_6/out
T_23_13_sp12_h_l_0
T_11_13_sp12_h_l_0
T_10_13_sp4_h_l_1
T_9_9_sp4_v_t_36
T_8_11_lc_trk_g1_1
T_8_11_input0_2
T_8_11_wire_bram/ram/RADDR_5

T_24_13_wire_logic_cluster/lc_6/out
T_23_13_sp12_h_l_0
T_11_13_sp12_h_l_0
T_10_13_sp4_h_l_1
T_9_13_sp4_v_t_42
T_8_15_lc_trk_g1_7
T_8_15_input0_2
T_8_15_wire_bram/ram/RADDR_5

T_24_13_wire_logic_cluster/lc_6/out
T_25_12_sp4_v_t_45
T_25_8_sp4_v_t_41
T_25_4_sp4_v_t_41
T_25_0_span4_vert_41
T_25_1_lc_trk_g3_1
T_25_1_input0_2
T_25_1_wire_bram/ram/RADDR_5

T_24_13_wire_logic_cluster/lc_6/out
T_25_12_sp4_v_t_45
T_25_16_sp4_v_t_41
T_25_20_sp4_v_t_42
T_25_21_lc_trk_g2_2
T_25_21_input0_2
T_25_21_wire_bram/ram/RADDR_5

T_24_13_wire_logic_cluster/lc_6/out
T_25_12_sp4_v_t_45
T_25_8_sp4_v_t_41
T_25_4_sp4_v_t_41
T_25_5_lc_trk_g3_1
T_25_5_input0_2
T_25_5_wire_bram/ram/RADDR_5

T_24_13_wire_logic_cluster/lc_6/out
T_25_10_sp4_v_t_37
T_25_6_sp4_v_t_38
T_25_2_sp4_v_t_43
T_25_3_lc_trk_g3_3
T_25_3_input0_2
T_25_3_wire_bram/ram/RADDR_5

T_24_13_wire_logic_cluster/lc_6/out
T_15_13_sp12_h_l_0
T_3_13_sp12_h_l_0
T_8_13_lc_trk_g0_4
T_8_13_input0_2
T_8_13_wire_bram/ram/RADDR_5

T_24_13_wire_logic_cluster/lc_6/out
T_25_12_sp4_v_t_45
T_25_16_sp4_v_t_41
T_25_17_lc_trk_g3_1
T_25_17_input0_2
T_25_17_wire_bram/ram/RADDR_5

T_24_13_wire_logic_cluster/lc_6/out
T_25_12_sp4_v_t_45
T_25_8_sp4_v_t_41
T_25_9_lc_trk_g3_1
T_25_9_input0_2
T_25_9_wire_bram/ram/RADDR_5

T_24_13_wire_logic_cluster/lc_6/out
T_25_12_sp4_v_t_45
T_25_16_sp4_v_t_41
T_25_19_lc_trk_g1_1
T_25_19_input0_2
T_25_19_wire_bram/ram/RADDR_5

T_24_13_wire_logic_cluster/lc_6/out
T_25_10_sp4_v_t_37
T_25_6_sp4_v_t_38
T_25_7_lc_trk_g2_6
T_25_7_input0_2
T_25_7_wire_bram/ram/RADDR_5

T_24_13_wire_logic_cluster/lc_6/out
T_25_10_sp4_v_t_37
T_25_11_lc_trk_g3_5
T_25_11_input0_2
T_25_11_wire_bram/ram/RADDR_5

T_24_13_wire_logic_cluster/lc_6/out
T_25_12_sp4_v_t_45
T_25_15_lc_trk_g1_5
T_25_15_input0_2
T_25_15_wire_bram/ram/RADDR_5

T_24_13_wire_logic_cluster/lc_6/out
T_25_13_lc_trk_g0_6
T_25_13_input0_2
T_25_13_wire_bram/ram/RADDR_5

End 

Net : this_sprites_ram.mem_mem_3_1_RNIRI8PZ0Z_0
T_19_12_wire_logic_cluster/lc_1/out
T_19_12_lc_trk_g2_1
T_19_12_wire_logic_cluster/lc_4/in_1

End 

Net : this_sprites_ram.mem_out_bus7_3
T_25_21_wire_bram/ram/RDATA_11
T_25_20_sp4_v_t_40
T_22_20_sp4_h_l_11
T_21_16_sp4_v_t_41
T_21_12_sp4_v_t_41
T_18_12_sp4_h_l_4
T_19_12_lc_trk_g3_4
T_19_12_wire_logic_cluster/lc_1/in_0

End 

Net : bfn_20_20_0_
T_20_20_wire_logic_cluster/carry_in_mux/cout
T_20_20_wire_logic_cluster/lc_0/in_3

End 

Net : this_ppu.vscroll8_1
T_19_20_wire_logic_cluster/lc_0/out
T_18_20_lc_trk_g3_0
T_18_20_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu.un1_M_vaddress_q_cry_7_THRU_CO
T_20_20_wire_logic_cluster/lc_0/out
T_19_20_lc_trk_g2_0
T_19_20_input_2_0
T_19_20_wire_logic_cluster/lc_0/in_2

End 

Net : this_vga_signals.g0_i_x4_0_1
T_11_9_wire_logic_cluster/lc_4/out
T_10_10_lc_trk_g0_4
T_10_10_wire_logic_cluster/lc_4/in_0

End 

Net : this_sprites_ram.mem_DOUT_7_i_m2_ns_1_1_cascade_
T_20_10_wire_logic_cluster/lc_3/ltout
T_20_10_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_ppu_vram_data_1
T_20_10_wire_logic_cluster/lc_4/out
T_19_11_lc_trk_g0_4
T_19_11_wire_logic_cluster/lc_1/in_3

T_20_10_wire_logic_cluster/lc_4/out
T_21_10_sp12_h_l_0
T_9_10_sp12_h_l_0
T_8_0_span12_vert_19
T_8_6_lc_trk_g3_0
T_8_6_wire_bram/ram/WDATA_1

End 

Net : this_sprites_ram.mem_out_bus4_1
T_8_13_wire_bram/ram/RDATA_11
T_8_5_sp12_v_t_23
T_9_17_sp12_h_l_0
T_20_5_sp12_v_t_23
T_20_9_lc_trk_g3_0
T_20_9_wire_logic_cluster/lc_4/in_1

End 

Net : this_sprites_ram.mem_mem_0_0_RNIJ62PZ0Z_0
T_20_9_wire_logic_cluster/lc_4/out
T_20_10_lc_trk_g0_4
T_20_10_wire_logic_cluster/lc_3/in_3

End 

Net : this_sprites_ram.mem_out_bus4_3
T_8_15_wire_bram/ram/RDATA_11
T_9_15_sp12_h_l_0
T_16_15_sp4_h_l_9
T_19_11_sp4_v_t_44
T_18_12_lc_trk_g3_4
T_18_12_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu.un1_M_vaddress_q_3_7
T_24_23_wire_logic_cluster/lc_2/out
T_24_20_sp4_v_t_44
T_21_20_sp4_h_l_3
T_20_16_sp4_v_t_38
T_19_17_lc_trk_g2_6
T_19_17_wire_logic_cluster/lc_7/in_1

End 

Net : this_ppu.un1_oam_data_c2_cascade_
T_24_23_wire_logic_cluster/lc_1/ltout
T_24_23_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_ppu_vram_data_0_cascade_
T_19_11_wire_logic_cluster/lc_0/ltout
T_19_11_wire_logic_cluster/lc_1/in_2

End 

Net : this_sprites_ram.mem_mem_2_0_RNINE6PZ0
T_23_11_wire_logic_cluster/lc_7/out
T_13_11_sp12_h_l_1
T_19_11_lc_trk_g0_6
T_19_11_wire_logic_cluster/lc_5/in_3

End 

Net : this_sprites_ram.mem_DOUT_7_i_m2_ns_1_0
T_19_11_wire_logic_cluster/lc_5/out
T_19_11_lc_trk_g2_5
T_19_11_wire_logic_cluster/lc_0/in_3

End 

Net : this_sprites_ram.mem_out_bus6_0
T_25_16_wire_bram/ram/RDATA_3
T_25_15_sp4_v_t_40
T_25_11_sp4_v_t_40
T_22_11_sp4_h_l_5
T_23_11_lc_trk_g3_5
T_23_11_wire_logic_cluster/lc_7/in_1

End 

Net : this_vga_signals.M_hcounter_d7_0
T_12_14_wire_logic_cluster/lc_3/out
T_6_14_sp12_h_l_1
T_17_2_sp12_v_t_22
T_17_8_lc_trk_g2_5
T_17_8_wire_logic_cluster/lc_6/in_3

T_12_14_wire_logic_cluster/lc_3/out
T_12_13_sp4_v_t_38
T_12_9_sp4_v_t_43
T_13_9_sp4_h_l_11
T_15_9_lc_trk_g2_6
T_15_9_input_2_0
T_15_9_wire_logic_cluster/lc_0/in_2

T_12_14_wire_logic_cluster/lc_3/out
T_6_14_sp12_h_l_1
T_17_2_sp12_v_t_22
T_17_10_lc_trk_g2_1
T_17_10_wire_logic_cluster/lc_6/in_3

T_12_14_wire_logic_cluster/lc_3/out
T_10_14_sp4_h_l_3
T_9_14_lc_trk_g1_3
T_9_14_wire_logic_cluster/lc_5/in_3

T_12_14_wire_logic_cluster/lc_3/out
T_12_13_sp4_v_t_38
T_12_9_sp4_v_t_43
T_13_9_sp4_h_l_11
T_16_9_sp4_v_t_46
T_16_12_lc_trk_g1_6
T_16_12_wire_logic_cluster/lc_4/in_3

T_12_14_wire_logic_cluster/lc_3/out
T_11_15_lc_trk_g1_3
T_11_15_wire_logic_cluster/lc_3/in_3

T_12_14_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g2_3
T_13_13_wire_logic_cluster/lc_2/in_3

T_12_14_wire_logic_cluster/lc_3/out
T_12_13_sp4_v_t_38
T_12_9_sp4_v_t_43
T_9_9_sp4_h_l_0
T_10_9_lc_trk_g2_0
T_10_9_wire_logic_cluster/lc_5/in_3

T_12_14_wire_logic_cluster/lc_3/out
T_12_13_sp4_v_t_38
T_12_9_sp4_v_t_43
T_13_9_sp4_h_l_11
T_15_9_lc_trk_g3_6
T_15_9_wire_logic_cluster/lc_0/in_3

T_12_14_wire_logic_cluster/lc_3/out
T_12_11_sp4_v_t_46
T_9_15_sp4_h_l_4
T_10_15_lc_trk_g3_4
T_10_15_wire_logic_cluster/lc_1/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_11_sp4_v_t_46
T_9_15_sp4_h_l_4
T_10_15_lc_trk_g3_4
T_10_15_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.M_hcounter_d7lto7_1
T_12_14_wire_logic_cluster/lc_0/out
T_12_14_lc_trk_g1_0
T_12_14_wire_logic_cluster/lc_3/in_0

End 

Net : this_vga_signals.M_hcounter_qZ0Z_5
T_11_13_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g2_4
T_12_14_wire_logic_cluster/lc_0/in_0

T_11_13_wire_logic_cluster/lc_4/out
T_11_12_lc_trk_g0_4
T_11_12_wire_logic_cluster/lc_1/in_1

T_11_13_wire_logic_cluster/lc_4/out
T_11_12_lc_trk_g0_4
T_11_12_wire_logic_cluster/lc_5/in_1

T_11_13_wire_logic_cluster/lc_4/out
T_10_12_lc_trk_g3_4
T_10_12_wire_logic_cluster/lc_4/in_3

T_11_13_wire_logic_cluster/lc_4/out
T_11_12_lc_trk_g0_4
T_11_12_input_2_4
T_11_12_wire_logic_cluster/lc_4/in_2

T_11_13_wire_logic_cluster/lc_4/out
T_10_12_lc_trk_g3_4
T_10_12_wire_logic_cluster/lc_5/in_0

T_11_13_wire_logic_cluster/lc_4/out
T_11_11_sp4_v_t_37
T_8_11_sp4_h_l_0
T_9_11_lc_trk_g2_0
T_9_11_input_2_0
T_9_11_wire_logic_cluster/lc_0/in_2

T_11_13_wire_logic_cluster/lc_4/out
T_10_12_lc_trk_g3_4
T_10_12_wire_logic_cluster/lc_6/in_3

T_11_13_wire_logic_cluster/lc_4/out
T_11_9_sp4_v_t_45
T_11_11_lc_trk_g3_0
T_11_11_wire_logic_cluster/lc_0/in_3

T_11_13_wire_logic_cluster/lc_4/out
T_10_13_lc_trk_g2_4
T_10_13_input_2_6
T_10_13_wire_logic_cluster/lc_6/in_2

T_11_13_wire_logic_cluster/lc_4/out
T_10_13_lc_trk_g2_4
T_10_13_wire_logic_cluster/lc_5/in_3

T_11_13_wire_logic_cluster/lc_4/out
T_10_13_sp4_h_l_0
T_9_13_lc_trk_g0_0
T_9_13_input_2_6
T_9_13_wire_logic_cluster/lc_6/in_2

T_11_13_wire_logic_cluster/lc_4/out
T_10_13_sp4_h_l_0
T_9_13_lc_trk_g1_0
T_9_13_wire_logic_cluster/lc_0/in_1

T_11_13_wire_logic_cluster/lc_4/out
T_11_12_lc_trk_g0_4
T_11_12_wire_logic_cluster/lc_3/in_1

T_11_13_wire_logic_cluster/lc_4/out
T_10_12_lc_trk_g3_4
T_10_12_wire_logic_cluster/lc_7/in_0

T_11_13_wire_logic_cluster/lc_4/out
T_11_11_sp4_v_t_37
T_8_11_sp4_h_l_0
T_10_11_lc_trk_g3_5
T_10_11_input_2_0
T_10_11_wire_logic_cluster/lc_0/in_2

T_11_13_wire_logic_cluster/lc_4/out
T_11_11_sp4_v_t_37
T_11_15_lc_trk_g1_0
T_11_15_wire_logic_cluster/lc_7/in_0

T_11_13_wire_logic_cluster/lc_4/out
T_10_13_lc_trk_g2_4
T_10_13_wire_logic_cluster/lc_7/in_3

T_11_13_wire_logic_cluster/lc_4/out
T_10_13_sp4_h_l_0
T_9_9_sp4_v_t_37
T_9_12_lc_trk_g1_5
T_9_12_input_2_6
T_9_12_wire_logic_cluster/lc_6/in_2

T_11_13_wire_logic_cluster/lc_4/out
T_10_13_sp4_h_l_0
T_9_9_sp4_v_t_37
T_9_12_lc_trk_g1_5
T_9_12_wire_logic_cluster/lc_3/in_3

T_11_13_wire_logic_cluster/lc_4/out
T_10_13_sp4_h_l_0
T_9_9_sp4_v_t_37
T_9_12_lc_trk_g1_5
T_9_12_wire_logic_cluster/lc_4/in_0

T_11_13_wire_logic_cluster/lc_4/out
T_11_9_sp4_v_t_45
T_11_11_lc_trk_g3_0
T_11_11_input_2_3
T_11_11_wire_logic_cluster/lc_3/in_2

T_11_13_wire_logic_cluster/lc_4/out
T_10_12_lc_trk_g3_4
T_10_12_wire_logic_cluster/lc_0/in_1

T_11_13_wire_logic_cluster/lc_4/out
T_11_13_lc_trk_g3_4
T_11_13_wire_logic_cluster/lc_4/in_1

T_11_13_wire_logic_cluster/lc_4/out
T_12_12_sp4_v_t_41
T_12_15_lc_trk_g0_1
T_12_15_wire_logic_cluster/lc_6/in_1

T_11_13_wire_logic_cluster/lc_4/out
T_12_12_sp4_v_t_41
T_12_15_lc_trk_g0_1
T_12_15_input_2_3
T_12_15_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_oam_ram_read_data_17
T_25_26_wire_bram/ram/RDATA_1
T_25_23_sp4_v_t_36
T_22_23_sp4_h_l_1
T_21_19_sp4_v_t_36
T_18_19_sp4_h_l_1
T_20_19_lc_trk_g3_4
T_20_19_input_2_1
T_20_19_wire_logic_cluster/lc_1/in_2

T_25_26_wire_bram/ram/RDATA_1
T_25_23_sp4_v_t_36
T_24_24_lc_trk_g2_4
T_24_24_wire_logic_cluster/lc_0/in_0

T_25_26_wire_bram/ram/RDATA_1
T_25_25_sp4_v_t_44
T_22_25_sp4_h_l_9
T_21_21_sp4_v_t_39
T_21_17_sp4_v_t_47
T_18_17_sp4_h_l_10
T_19_17_lc_trk_g3_2
T_19_17_input_2_1
T_19_17_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.g0_2_0_a2
T_11_10_wire_logic_cluster/lc_1/out
T_10_9_lc_trk_g3_1
T_10_9_wire_logic_cluster/lc_0/in_0

End 

Net : this_ppu.un2_vscroll_cry_0
T_24_16_wire_logic_cluster/lc_0/cout
T_24_16_wire_logic_cluster/lc_1/in_3

Net : M_this_ppu_sprites_addr_4
T_24_15_wire_logic_cluster/lc_6/out
T_23_15_sp12_h_l_0
T_11_15_sp12_h_l_0
T_10_15_sp4_h_l_1
T_9_11_sp4_v_t_36
T_9_7_sp4_v_t_36
T_6_7_sp4_h_l_1
T_8_7_lc_trk_g3_4
T_8_7_input0_3
T_8_7_wire_bram/ram/RADDR_4

T_24_15_wire_logic_cluster/lc_6/out
T_23_15_sp12_h_l_0
T_11_15_sp12_h_l_0
T_10_15_sp4_h_l_1
T_9_11_sp4_v_t_36
T_9_7_sp4_v_t_36
T_8_9_lc_trk_g0_1
T_8_9_input0_3
T_8_9_wire_bram/ram/RADDR_4

T_24_15_wire_logic_cluster/lc_6/out
T_23_15_sp12_h_l_0
T_11_15_sp12_h_l_0
T_10_15_sp4_h_l_1
T_9_11_sp4_v_t_36
T_6_11_sp4_h_l_1
T_8_11_lc_trk_g3_4
T_8_11_input0_3
T_8_11_wire_bram/ram/RADDR_4

T_24_15_wire_logic_cluster/lc_6/out
T_23_15_sp12_h_l_0
T_11_15_sp12_h_l_0
T_10_15_sp4_h_l_1
T_9_11_sp4_v_t_36
T_8_13_lc_trk_g0_1
T_8_13_input0_3
T_8_13_wire_bram/ram/RADDR_4

T_24_15_wire_logic_cluster/lc_6/out
T_15_15_sp12_h_l_0
T_3_15_sp12_h_l_0
T_8_15_sp4_h_l_7
T_8_15_lc_trk_g1_2
T_8_15_input0_3
T_8_15_wire_bram/ram/RADDR_4

T_24_15_wire_logic_cluster/lc_6/out
T_25_13_sp4_v_t_40
T_25_9_sp4_v_t_36
T_25_5_sp4_v_t_41
T_25_1_sp4_v_t_42
T_25_3_lc_trk_g2_7
T_25_3_input0_3
T_25_3_wire_bram/ram/RADDR_4

T_24_15_wire_logic_cluster/lc_6/out
T_25_12_sp4_v_t_37
T_25_8_sp4_v_t_38
T_25_4_sp4_v_t_43
T_25_0_span4_vert_43
T_25_1_lc_trk_g2_3
T_25_1_input0_3
T_25_1_wire_bram/ram/RADDR_4

T_24_15_wire_logic_cluster/lc_6/out
T_25_13_sp4_v_t_40
T_25_9_sp4_v_t_36
T_25_5_sp4_v_t_41
T_25_7_lc_trk_g3_4
T_25_7_input0_3
T_25_7_wire_bram/ram/RADDR_4

T_24_15_wire_logic_cluster/lc_6/out
T_25_12_sp4_v_t_37
T_25_8_sp4_v_t_38
T_25_4_sp4_v_t_43
T_25_5_lc_trk_g2_3
T_25_5_input0_3
T_25_5_wire_bram/ram/RADDR_4

T_24_15_wire_logic_cluster/lc_6/out
T_25_13_sp4_v_t_40
T_25_9_sp4_v_t_36
T_25_11_lc_trk_g2_1
T_25_11_input0_3
T_25_11_wire_bram/ram/RADDR_4

T_24_15_wire_logic_cluster/lc_6/out
T_25_13_sp4_v_t_40
T_25_17_sp4_v_t_36
T_25_19_lc_trk_g2_1
T_25_19_input0_3
T_25_19_wire_bram/ram/RADDR_4

T_24_15_wire_logic_cluster/lc_6/out
T_25_13_sp4_v_t_40
T_25_17_sp4_v_t_36
T_25_21_lc_trk_g0_1
T_25_21_input0_3
T_25_21_wire_bram/ram/RADDR_4

T_24_15_wire_logic_cluster/lc_6/out
T_25_12_sp4_v_t_37
T_25_8_sp4_v_t_38
T_25_9_lc_trk_g3_6
T_25_9_input0_3
T_25_9_wire_bram/ram/RADDR_4

T_24_15_wire_logic_cluster/lc_6/out
T_25_12_sp4_v_t_37
T_25_13_lc_trk_g2_5
T_25_13_input0_3
T_25_13_wire_bram/ram/RADDR_4

T_24_15_wire_logic_cluster/lc_6/out
T_25_13_sp4_v_t_40
T_25_17_lc_trk_g0_5
T_25_17_input0_3
T_25_17_wire_bram/ram/RADDR_4

T_24_15_wire_logic_cluster/lc_6/out
T_25_15_lc_trk_g1_6
T_25_15_input0_3
T_25_15_wire_bram/ram/RADDR_4

End 

Net : this_ppu.un2_vscroll_cry_0_c_RNI9R5OZ0
T_24_16_wire_logic_cluster/lc_1/out
T_24_15_lc_trk_g0_1
T_24_15_wire_logic_cluster/lc_6/in_1

End 

Net : this_sprites_ram.mem_mem_2_1_RNIPE6PZ0Z_0
T_19_11_wire_logic_cluster/lc_3/out
T_19_12_lc_trk_g1_3
T_19_12_wire_logic_cluster/lc_3/in_3

End 

Net : this_sprites_ram.mem_out_bus6_3
T_25_17_wire_bram/ram/RDATA_11
T_25_15_sp4_v_t_37
T_22_15_sp4_h_l_0
T_21_11_sp4_v_t_37
T_18_11_sp4_h_l_6
T_19_11_lc_trk_g2_6
T_19_11_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.M_hcounter_qZ0Z_6
T_11_13_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g2_5
T_12_14_wire_logic_cluster/lc_0/in_1

T_11_13_wire_logic_cluster/lc_5/out
T_11_12_lc_trk_g1_5
T_11_12_wire_logic_cluster/lc_1/in_3

T_11_13_wire_logic_cluster/lc_5/out
T_10_13_lc_trk_g2_5
T_10_13_wire_logic_cluster/lc_2/in_1

T_11_13_wire_logic_cluster/lc_5/out
T_10_13_lc_trk_g2_5
T_10_13_wire_logic_cluster/lc_4/in_1

T_11_13_wire_logic_cluster/lc_5/out
T_11_12_lc_trk_g1_5
T_11_12_wire_logic_cluster/lc_5/in_3

T_11_13_wire_logic_cluster/lc_5/out
T_10_13_lc_trk_g2_5
T_10_13_wire_logic_cluster/lc_0/in_1

T_11_13_wire_logic_cluster/lc_5/out
T_11_12_lc_trk_g1_5
T_11_12_wire_logic_cluster/lc_4/in_0

T_11_13_wire_logic_cluster/lc_5/out
T_10_13_lc_trk_g2_5
T_10_13_wire_logic_cluster/lc_3/in_0

T_11_13_wire_logic_cluster/lc_5/out
T_10_12_lc_trk_g3_5
T_10_12_wire_logic_cluster/lc_5/in_3

T_11_13_wire_logic_cluster/lc_5/out
T_11_11_sp4_v_t_39
T_8_11_sp4_h_l_2
T_9_11_lc_trk_g3_2
T_9_11_wire_logic_cluster/lc_0/in_3

T_11_13_wire_logic_cluster/lc_5/out
T_10_13_lc_trk_g2_5
T_10_13_wire_logic_cluster/lc_6/in_3

T_11_13_wire_logic_cluster/lc_5/out
T_10_13_sp4_h_l_2
T_9_13_lc_trk_g1_2
T_9_13_wire_logic_cluster/lc_6/in_3

T_11_13_wire_logic_cluster/lc_5/out
T_11_12_lc_trk_g1_5
T_11_12_wire_logic_cluster/lc_3/in_3

T_11_13_wire_logic_cluster/lc_5/out
T_10_12_lc_trk_g3_5
T_10_12_wire_logic_cluster/lc_7/in_3

T_11_13_wire_logic_cluster/lc_5/out
T_10_14_lc_trk_g0_5
T_10_14_input_2_1
T_10_14_wire_logic_cluster/lc_1/in_2

T_11_13_wire_logic_cluster/lc_5/out
T_11_11_sp4_v_t_39
T_11_15_lc_trk_g0_2
T_11_15_input_2_6
T_11_15_wire_logic_cluster/lc_6/in_2

T_11_13_wire_logic_cluster/lc_5/out
T_11_12_lc_trk_g1_5
T_11_12_wire_logic_cluster/lc_0/in_0

T_11_13_wire_logic_cluster/lc_5/out
T_10_13_lc_trk_g2_5
T_10_13_wire_logic_cluster/lc_7/in_0

T_11_13_wire_logic_cluster/lc_5/out
T_11_11_sp4_v_t_39
T_11_15_lc_trk_g0_2
T_11_15_wire_logic_cluster/lc_7/in_3

T_11_13_wire_logic_cluster/lc_5/out
T_10_13_sp4_h_l_2
T_9_9_sp4_v_t_39
T_9_12_lc_trk_g0_7
T_9_12_wire_logic_cluster/lc_3/in_0

T_11_13_wire_logic_cluster/lc_5/out
T_10_13_sp4_h_l_2
T_9_9_sp4_v_t_39
T_9_12_lc_trk_g0_7
T_9_12_wire_logic_cluster/lc_6/in_3

T_11_13_wire_logic_cluster/lc_5/out
T_10_12_lc_trk_g3_5
T_10_12_wire_logic_cluster/lc_0/in_0

T_11_13_wire_logic_cluster/lc_5/out
T_11_9_sp4_v_t_47
T_11_11_lc_trk_g2_2
T_11_11_wire_logic_cluster/lc_3/in_3

T_11_13_wire_logic_cluster/lc_5/out
T_10_13_sp4_h_l_2
T_9_9_sp4_v_t_39
T_9_5_sp4_v_t_40
T_9_8_lc_trk_g0_0
T_9_8_wire_logic_cluster/lc_5/in_1

T_11_13_wire_logic_cluster/lc_5/out
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_5/in_1

T_11_13_wire_logic_cluster/lc_5/out
T_11_11_sp4_v_t_39
T_11_15_lc_trk_g0_2
T_11_15_wire_logic_cluster/lc_1/in_3

T_11_13_wire_logic_cluster/lc_5/out
T_12_12_sp4_v_t_43
T_12_15_lc_trk_g1_3
T_12_15_wire_logic_cluster/lc_3/in_3

End 

Net : this_sprites_ram.mem_out_bus0_1
T_25_1_wire_bram/ram/RDATA_11
T_25_0_span4_vert_24
T_25_3_sp4_v_t_45
T_22_7_sp4_h_l_8
T_21_7_sp4_v_t_45
T_20_9_lc_trk_g0_3
T_20_9_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.M_hcounter_qZ0Z_7
T_11_13_wire_logic_cluster/lc_6/out
T_12_14_lc_trk_g3_6
T_12_14_wire_logic_cluster/lc_0/in_3

T_11_13_wire_logic_cluster/lc_6/out
T_10_13_lc_trk_g2_6
T_10_13_wire_logic_cluster/lc_2/in_0

T_11_13_wire_logic_cluster/lc_6/out
T_10_13_lc_trk_g2_6
T_10_13_wire_logic_cluster/lc_4/in_0

T_11_13_wire_logic_cluster/lc_6/out
T_10_13_lc_trk_g2_6
T_10_13_wire_logic_cluster/lc_1/in_3

T_11_13_wire_logic_cluster/lc_6/out
T_10_13_lc_trk_g2_6
T_10_13_wire_logic_cluster/lc_0/in_0

T_11_13_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_44
T_11_15_lc_trk_g1_4
T_11_15_wire_logic_cluster/lc_2/in_3

T_11_13_wire_logic_cluster/lc_6/out
T_10_13_sp4_h_l_4
T_9_13_lc_trk_g0_4
T_9_13_wire_logic_cluster/lc_5/in_3

T_11_13_wire_logic_cluster/lc_6/out
T_10_14_lc_trk_g0_6
T_10_14_wire_logic_cluster/lc_1/in_3

T_11_13_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_44
T_11_15_lc_trk_g1_4
T_11_15_wire_logic_cluster/lc_6/in_3

T_11_13_wire_logic_cluster/lc_6/out
T_10_13_sp4_h_l_4
T_9_9_sp4_v_t_41
T_10_9_sp4_h_l_9
T_9_9_lc_trk_g1_1
T_9_9_wire_logic_cluster/lc_3/in_3

T_11_13_wire_logic_cluster/lc_6/out
T_11_13_lc_trk_g1_6
T_11_13_wire_logic_cluster/lc_6/in_1

T_11_13_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_44
T_11_15_lc_trk_g1_4
T_11_15_input_2_1
T_11_15_wire_logic_cluster/lc_1/in_2

T_11_13_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_44
T_10_16_lc_trk_g2_1
T_10_16_input_2_1
T_10_16_wire_logic_cluster/lc_1/in_2

T_11_13_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_44
T_11_16_sp4_v_t_40
T_10_17_lc_trk_g3_0
T_10_17_wire_logic_cluster/lc_6/in_3

End 

Net : this_ppu.un1_M_haddress_q_3_c5
T_18_10_wire_logic_cluster/lc_1/out
T_17_10_lc_trk_g3_1
T_17_10_wire_logic_cluster/lc_1/in_3

T_18_10_wire_logic_cluster/lc_1/out
T_18_9_lc_trk_g1_1
T_18_9_wire_logic_cluster/lc_7/in_3

T_18_10_wire_logic_cluster/lc_1/out
T_17_9_lc_trk_g3_1
T_17_9_wire_logic_cluster/lc_1/in_3

End 

Net : this_ppu.un1_M_haddress_q_3_c2_cascade_
T_18_10_wire_logic_cluster/lc_0/ltout
T_18_10_wire_logic_cluster/lc_1/in_2

End 

Net : M_this_ppu_vram_data_2
T_20_11_wire_logic_cluster/lc_3/out
T_19_11_lc_trk_g3_3
T_19_11_wire_logic_cluster/lc_1/in_1

T_20_11_wire_logic_cluster/lc_3/out
T_20_10_sp12_v_t_22
T_9_10_sp12_h_l_1
T_8_0_span12_vert_18
T_8_6_lc_trk_g3_1
T_8_6_wire_bram/ram/WDATA_2

End 

Net : M_this_oam_ram_read_data_i_17
T_24_24_wire_logic_cluster/lc_0/out
T_24_12_sp12_v_t_23
T_24_16_lc_trk_g3_0
T_24_16_input_2_1
T_24_16_wire_logic_cluster/lc_1/in_2

End 

Net : this_sprites_ram.mem_out_bus7_2
T_25_22_wire_bram/ram/RDATA_3
T_25_18_sp4_v_t_45
T_22_18_sp4_h_l_2
T_21_14_sp4_v_t_42
T_21_10_sp4_v_t_38
T_20_11_lc_trk_g2_6
T_20_11_wire_logic_cluster/lc_0/in_0

End 

Net : this_sprites_ram.mem_mem_3_1_RNIRI8PZ0
T_20_11_wire_logic_cluster/lc_0/out
T_20_11_lc_trk_g0_0
T_20_11_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.vaddress_5
T_13_10_wire_logic_cluster/lc_4/out
T_13_10_lc_trk_g3_4
T_13_10_wire_logic_cluster/lc_2/in_1

T_13_10_wire_logic_cluster/lc_4/out
T_12_10_lc_trk_g2_4
T_12_10_wire_logic_cluster/lc_5/in_1

T_13_10_wire_logic_cluster/lc_4/out
T_12_11_lc_trk_g0_4
T_12_11_wire_logic_cluster/lc_2/in_0

T_13_10_wire_logic_cluster/lc_4/out
T_12_10_lc_trk_g2_4
T_12_10_wire_logic_cluster/lc_1/in_1

T_13_10_wire_logic_cluster/lc_4/out
T_12_9_lc_trk_g2_4
T_12_9_wire_logic_cluster/lc_6/in_0

T_13_10_wire_logic_cluster/lc_4/out
T_12_11_lc_trk_g0_4
T_12_11_wire_logic_cluster/lc_1/in_1

T_13_10_wire_logic_cluster/lc_4/out
T_12_10_lc_trk_g2_4
T_12_10_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.mult1_un61_sum_axbxc3_2_2
T_11_12_wire_logic_cluster/lc_6/out
T_10_12_lc_trk_g2_6
T_10_12_wire_logic_cluster/lc_6/in_0

End 

Net : this_vga_signals.mult1_un68_sum_axb1
T_10_11_wire_logic_cluster/lc_6/out
T_10_8_sp4_v_t_36
T_10_10_lc_trk_g2_1
T_10_10_wire_logic_cluster/lc_0/in_3

T_10_11_wire_logic_cluster/lc_6/out
T_10_8_sp4_v_t_36
T_10_10_lc_trk_g2_1
T_10_10_wire_logic_cluster/lc_1/in_0

T_10_11_wire_logic_cluster/lc_6/out
T_10_8_sp4_v_t_36
T_7_8_sp4_h_l_7
T_9_8_lc_trk_g3_2
T_9_8_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.mult1_un61_sum_axbxc3_a0_0
T_11_12_wire_logic_cluster/lc_1/out
T_11_12_lc_trk_g3_1
T_11_12_wire_logic_cluster/lc_6/in_0

End 

Net : this_vga_signals.mult1_un61_sum_axbxc3_2
T_10_12_wire_logic_cluster/lc_6/out
T_10_11_lc_trk_g1_6
T_10_11_wire_logic_cluster/lc_6/in_3

T_10_12_wire_logic_cluster/lc_6/out
T_10_12_lc_trk_g3_6
T_10_12_wire_logic_cluster/lc_2/in_3

T_10_12_wire_logic_cluster/lc_6/out
T_9_13_lc_trk_g1_6
T_9_13_wire_logic_cluster/lc_2/in_3

T_10_12_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g2_6
T_9_11_wire_logic_cluster/lc_1/in_3

T_10_12_wire_logic_cluster/lc_6/out
T_9_12_lc_trk_g3_6
T_9_12_wire_logic_cluster/lc_5/in_0

T_10_12_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g2_6
T_9_11_wire_logic_cluster/lc_7/in_3

T_10_12_wire_logic_cluster/lc_6/out
T_9_12_lc_trk_g3_6
T_9_12_wire_logic_cluster/lc_0/in_3

T_10_12_wire_logic_cluster/lc_6/out
T_10_12_lc_trk_g3_6
T_10_12_wire_logic_cluster/lc_1/in_0

T_10_12_wire_logic_cluster/lc_6/out
T_10_11_sp4_v_t_44
T_10_14_lc_trk_g1_4
T_10_14_wire_logic_cluster/lc_0/in_3

T_10_12_wire_logic_cluster/lc_6/out
T_9_12_lc_trk_g3_6
T_9_12_wire_logic_cluster/lc_7/in_0

T_10_12_wire_logic_cluster/lc_6/out
T_10_9_sp4_v_t_36
T_10_10_lc_trk_g2_4
T_10_10_wire_logic_cluster/lc_7/in_3

T_10_12_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g2_6
T_9_11_wire_logic_cluster/lc_6/in_0

T_10_12_wire_logic_cluster/lc_6/out
T_10_11_lc_trk_g1_6
T_10_11_wire_logic_cluster/lc_7/in_0

T_10_12_wire_logic_cluster/lc_6/out
T_10_11_sp4_v_t_44
T_10_7_sp4_v_t_40
T_9_10_lc_trk_g3_0
T_9_10_wire_logic_cluster/lc_0/in_3

T_10_12_wire_logic_cluster/lc_6/out
T_10_9_sp4_v_t_36
T_10_5_sp4_v_t_36
T_9_6_lc_trk_g2_4
T_9_6_wire_logic_cluster/lc_7/in_3

End 

Net : M_this_vga_signals_address_1
T_9_7_wire_logic_cluster/lc_4/out
T_9_3_sp4_v_t_45
T_8_5_lc_trk_g2_0
T_8_5_input0_6
T_8_5_wire_bram/ram/RADDR_1

End 

Net : this_vga_signals.SUM_3
T_10_13_wire_logic_cluster/lc_2/out
T_11_12_lc_trk_g3_2
T_11_12_wire_logic_cluster/lc_6/in_1

T_10_13_wire_logic_cluster/lc_2/out
T_11_12_lc_trk_g3_2
T_11_12_wire_logic_cluster/lc_4/in_1

T_10_13_wire_logic_cluster/lc_2/out
T_10_12_lc_trk_g0_2
T_10_12_wire_logic_cluster/lc_5/in_1

T_10_13_wire_logic_cluster/lc_2/out
T_10_13_lc_trk_g0_2
T_10_13_wire_logic_cluster/lc_6/in_0

T_10_13_wire_logic_cluster/lc_2/out
T_10_9_sp4_v_t_41
T_9_11_lc_trk_g0_4
T_9_11_wire_logic_cluster/lc_0/in_0

T_10_13_wire_logic_cluster/lc_2/out
T_11_12_lc_trk_g3_2
T_11_12_input_2_3
T_11_12_wire_logic_cluster/lc_3/in_2

T_10_13_wire_logic_cluster/lc_2/out
T_10_12_lc_trk_g0_2
T_10_12_wire_logic_cluster/lc_7/in_1

T_10_13_wire_logic_cluster/lc_2/out
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_6/in_0

T_10_13_wire_logic_cluster/lc_2/out
T_11_12_lc_trk_g3_2
T_11_12_wire_logic_cluster/lc_0/in_1

T_10_13_wire_logic_cluster/lc_2/out
T_11_10_sp4_v_t_45
T_11_11_lc_trk_g2_5
T_11_11_wire_logic_cluster/lc_3/in_0

T_10_13_wire_logic_cluster/lc_2/out
T_10_12_lc_trk_g0_2
T_10_12_input_2_0
T_10_12_wire_logic_cluster/lc_0/in_2

T_10_13_wire_logic_cluster/lc_2/out
T_9_12_lc_trk_g2_2
T_9_12_wire_logic_cluster/lc_6/in_0

End 

Net : this_vga_signals.if_m2_0
T_10_10_wire_logic_cluster/lc_0/out
T_10_10_sp4_h_l_5
T_9_10_lc_trk_g0_5
T_9_10_wire_logic_cluster/lc_6/in_3

T_10_10_wire_logic_cluster/lc_0/out
T_10_10_sp4_h_l_5
T_9_10_lc_trk_g0_5
T_9_10_wire_logic_cluster/lc_3/in_0

End 

Net : this_vga_signals.mult1_un82_sum_axbxc3_1
T_9_10_wire_logic_cluster/lc_6/out
T_9_4_sp12_v_t_23
T_9_7_lc_trk_g2_3
T_9_7_wire_logic_cluster/lc_4/in_1

End 

Net : this_sprites_ram.mem_out_bus2_0
T_25_10_wire_bram/ram/RDATA_3
T_24_10_sp4_h_l_0
T_23_10_sp4_v_t_43
T_23_11_lc_trk_g3_3
T_23_11_wire_logic_cluster/lc_7/in_3

End 

Net : M_this_vga_signals_address_0
T_9_10_wire_logic_cluster/lc_2/out
T_9_7_sp4_v_t_44
T_9_3_sp4_v_t_44
T_8_5_lc_trk_g2_1
T_8_5_input0_7
T_8_5_wire_bram/ram/RADDR_0

End 

Net : this_vga_signals.mult1_un82_sum_axbxc3_1_0
T_9_10_wire_logic_cluster/lc_3/out
T_9_10_lc_trk_g0_3
T_9_10_wire_logic_cluster/lc_2/in_1

End 

Net : this_sprites_ram.mem_mem_0_0_RNIJ62PZ0_cascade_
T_19_11_wire_logic_cluster/lc_4/ltout
T_19_11_wire_logic_cluster/lc_5/in_2

End 

Net : this_sprites_ram.mem_out_bus0_0
T_25_2_wire_bram/ram/RDATA_3
T_24_2_sp4_h_l_0
T_23_2_sp4_v_t_43
T_23_6_sp4_v_t_44
T_20_10_sp4_h_l_2
T_19_10_sp4_v_t_39
T_19_11_lc_trk_g2_7
T_19_11_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals_un4_haddress_if_generate_plus_mult1_un68_sum_axbxc3_3
T_10_11_wire_logic_cluster/lc_0/out
T_10_10_lc_trk_g0_0
T_10_10_input_2_0
T_10_10_wire_logic_cluster/lc_0/in_2

T_10_11_wire_logic_cluster/lc_0/out
T_10_10_lc_trk_g0_0
T_10_10_input_2_6
T_10_10_wire_logic_cluster/lc_6/in_2

T_10_11_wire_logic_cluster/lc_0/out
T_10_10_lc_trk_g0_0
T_10_10_wire_logic_cluster/lc_5/in_1

T_10_11_wire_logic_cluster/lc_0/out
T_9_11_lc_trk_g3_0
T_9_11_wire_logic_cluster/lc_2/in_3

T_10_11_wire_logic_cluster/lc_0/out
T_10_10_lc_trk_g0_0
T_10_10_wire_logic_cluster/lc_1/in_1

T_10_11_wire_logic_cluster/lc_0/out
T_9_11_lc_trk_g3_0
T_9_11_wire_logic_cluster/lc_3/in_0

T_10_11_wire_logic_cluster/lc_0/out
T_9_10_lc_trk_g2_0
T_9_10_wire_logic_cluster/lc_7/in_1

End 

Net : this_vga_signals.mult1_un61_sum_axbxc3_2_cascade_
T_10_12_wire_logic_cluster/lc_6/ltout
T_10_12_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.mult1_un68_sum_axbxc3_3_1
T_10_12_wire_logic_cluster/lc_7/out
T_10_11_lc_trk_g0_7
T_10_11_wire_logic_cluster/lc_0/in_3

T_10_12_wire_logic_cluster/lc_7/out
T_10_12_lc_trk_g1_7
T_10_12_wire_logic_cluster/lc_3/in_3

T_10_12_wire_logic_cluster/lc_7/out
T_9_13_lc_trk_g1_7
T_9_13_wire_logic_cluster/lc_3/in_3

T_10_12_wire_logic_cluster/lc_7/out
T_10_11_lc_trk_g0_7
T_10_11_wire_logic_cluster/lc_5/in_0

T_10_12_wire_logic_cluster/lc_7/out
T_10_11_lc_trk_g0_7
T_10_11_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.M_hcounter_qZ0Z_8
T_11_13_wire_logic_cluster/lc_7/out
T_10_13_lc_trk_g3_7
T_10_13_input_2_2
T_10_13_wire_logic_cluster/lc_2/in_2

T_11_13_wire_logic_cluster/lc_7/out
T_10_13_lc_trk_g3_7
T_10_13_input_2_4
T_10_13_wire_logic_cluster/lc_4/in_2

T_11_13_wire_logic_cluster/lc_7/out
T_10_13_lc_trk_g3_7
T_10_13_wire_logic_cluster/lc_1/in_1

T_11_13_wire_logic_cluster/lc_7/out
T_12_14_lc_trk_g3_7
T_12_14_wire_logic_cluster/lc_3/in_3

T_11_13_wire_logic_cluster/lc_7/out
T_10_13_lc_trk_g3_7
T_10_13_input_2_0
T_10_13_wire_logic_cluster/lc_0/in_2

T_11_13_wire_logic_cluster/lc_7/out
T_11_12_sp4_v_t_46
T_11_15_lc_trk_g1_6
T_11_15_wire_logic_cluster/lc_2/in_1

T_11_13_wire_logic_cluster/lc_7/out
T_10_14_lc_trk_g1_7
T_10_14_wire_logic_cluster/lc_1/in_1

T_11_13_wire_logic_cluster/lc_7/out
T_10_13_sp4_h_l_6
T_9_13_lc_trk_g0_6
T_9_13_wire_logic_cluster/lc_5/in_1

T_11_13_wire_logic_cluster/lc_7/out
T_11_12_sp4_v_t_46
T_11_15_lc_trk_g1_6
T_11_15_wire_logic_cluster/lc_6/in_1

T_11_13_wire_logic_cluster/lc_7/out
T_10_13_sp4_h_l_6
T_9_9_sp4_v_t_46
T_10_9_sp4_h_l_11
T_9_9_lc_trk_g1_3
T_9_9_wire_logic_cluster/lc_3/in_1

T_11_13_wire_logic_cluster/lc_7/out
T_10_13_sp4_h_l_6
T_9_9_sp4_v_t_46
T_10_9_sp4_h_l_11
T_9_9_lc_trk_g1_3
T_9_9_wire_logic_cluster/lc_1/in_3

T_11_13_wire_logic_cluster/lc_7/out
T_11_13_lc_trk_g3_7
T_11_13_wire_logic_cluster/lc_7/in_1

T_11_13_wire_logic_cluster/lc_7/out
T_11_12_sp4_v_t_46
T_11_15_lc_trk_g1_6
T_11_15_wire_logic_cluster/lc_1/in_0

T_11_13_wire_logic_cluster/lc_7/out
T_11_12_sp4_v_t_46
T_11_16_sp4_v_t_42
T_10_17_lc_trk_g3_2
T_10_17_wire_logic_cluster/lc_6/in_1

End 

Net : this_sprites_ram.mem_out_bus2_3
T_8_7_wire_bram/ram/RDATA_11
T_8_0_span12_vert_20
T_9_11_sp12_h_l_0
T_19_11_lc_trk_g1_7
T_19_11_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.M_vcounter_qZ0Z_7
T_14_10_wire_logic_cluster/lc_3/out
T_13_9_lc_trk_g3_3
T_13_9_wire_logic_cluster/lc_4/in_0

T_14_10_wire_logic_cluster/lc_3/out
T_15_11_lc_trk_g2_3
T_15_11_wire_logic_cluster/lc_0/in_1

T_14_10_wire_logic_cluster/lc_3/out
T_14_11_lc_trk_g1_3
T_14_11_input_2_6
T_14_11_wire_logic_cluster/lc_6/in_2

T_14_10_wire_logic_cluster/lc_3/out
T_14_10_sp4_h_l_11
T_13_6_sp4_v_t_41
T_12_8_lc_trk_g1_4
T_12_8_wire_logic_cluster/lc_1/in_0

T_14_10_wire_logic_cluster/lc_3/out
T_14_11_lc_trk_g1_3
T_14_11_wire_logic_cluster/lc_1/in_1

T_14_10_wire_logic_cluster/lc_3/out
T_14_10_sp4_h_l_11
T_16_10_lc_trk_g2_6
T_16_10_wire_logic_cluster/lc_3/in_1

T_14_10_wire_logic_cluster/lc_3/out
T_15_9_lc_trk_g3_3
T_15_9_wire_logic_cluster/lc_7/in_1

T_14_10_wire_logic_cluster/lc_3/out
T_14_10_sp4_h_l_11
T_16_10_lc_trk_g2_6
T_16_10_wire_logic_cluster/lc_5/in_1

T_14_10_wire_logic_cluster/lc_3/out
T_14_10_sp4_h_l_11
T_13_10_sp4_v_t_40
T_12_12_lc_trk_g0_5
T_12_12_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_oam_ram_read_data_18
T_25_26_wire_bram/ram/RDATA_2
T_25_19_sp12_v_t_22
T_14_19_sp12_h_l_1
T_20_19_sp4_h_l_6
T_19_15_sp4_v_t_46
T_19_17_lc_trk_g3_3
T_19_17_input_2_2
T_19_17_wire_logic_cluster/lc_2/in_2

T_25_26_wire_bram/ram/RDATA_2
T_25_19_sp12_v_t_22
T_14_19_sp12_h_l_1
T_20_19_lc_trk_g0_6
T_20_19_input_2_2
T_20_19_wire_logic_cluster/lc_2/in_2

T_25_26_wire_bram/ram/RDATA_2
T_25_26_sp12_h_l_1
T_24_14_sp12_v_t_22
T_24_16_lc_trk_g2_5
T_24_16_wire_logic_cluster/lc_2/in_1

End 

Net : this_sprites_ram.mem_out_bus2_2
T_8_8_wire_bram/ram/RDATA_3
T_9_8_sp12_h_l_0
T_20_8_sp12_v_t_23
T_20_11_lc_trk_g3_3
T_20_11_wire_logic_cluster/lc_7/in_3

End 

Net : this_sprites_ram.mem_mem_2_1_RNIPE6PZ0
T_20_11_wire_logic_cluster/lc_7/out
T_20_11_lc_trk_g2_7
T_20_11_wire_logic_cluster/lc_2/in_3

End 

Net : this_sprites_ram.mem_DOUT_7_i_m2_ns_1_2_cascade_
T_20_11_wire_logic_cluster/lc_2/ltout
T_20_11_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.M_vcounter_d8
T_16_10_wire_logic_cluster/lc_0/out
T_17_7_sp4_v_t_41
T_17_8_lc_trk_g3_1
T_17_8_wire_logic_cluster/lc_6/in_0

T_16_10_wire_logic_cluster/lc_0/out
T_17_10_lc_trk_g1_0
T_17_10_wire_logic_cluster/lc_6/in_1

End 

Net : this_sprites_ram.mem_out_bus3_3
T_8_11_wire_bram/ram/RDATA_11
T_9_11_sp4_h_l_8
T_13_11_sp4_h_l_8
T_17_11_sp4_h_l_4
T_20_11_sp4_v_t_41
T_19_12_lc_trk_g3_1
T_19_12_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_signals.M_vcounter_d7lto8_1
T_15_11_wire_logic_cluster/lc_0/out
T_16_9_sp4_v_t_44
T_16_10_lc_trk_g2_4
T_16_10_input_2_0
T_16_10_wire_logic_cluster/lc_0/in_2

End 

Net : this_vga_signals.M_hcounter_q_esr_RNI3L021_2Z0Z_9
T_10_13_wire_logic_cluster/lc_4/out
T_11_12_lc_trk_g3_4
T_11_12_wire_logic_cluster/lc_6/in_3

T_10_13_wire_logic_cluster/lc_4/out
T_11_12_lc_trk_g3_4
T_11_12_wire_logic_cluster/lc_4/in_3

T_10_13_wire_logic_cluster/lc_4/out
T_10_13_lc_trk_g1_4
T_10_13_wire_logic_cluster/lc_6/in_1

T_10_13_wire_logic_cluster/lc_4/out
T_10_9_sp4_v_t_45
T_9_11_lc_trk_g0_3
T_9_11_wire_logic_cluster/lc_0/in_1

T_10_13_wire_logic_cluster/lc_4/out
T_11_12_lc_trk_g3_4
T_11_12_wire_logic_cluster/lc_3/in_0

T_10_13_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g3_4
T_9_13_wire_logic_cluster/lc_6/in_1

T_10_13_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g3_4
T_9_13_wire_logic_cluster/lc_0/in_3

T_10_13_wire_logic_cluster/lc_4/out
T_11_12_lc_trk_g3_4
T_11_12_wire_logic_cluster/lc_0/in_3

T_10_13_wire_logic_cluster/lc_4/out
T_11_9_sp4_v_t_44
T_11_11_lc_trk_g3_1
T_11_11_wire_logic_cluster/lc_3/in_1

T_10_13_wire_logic_cluster/lc_4/out
T_10_12_lc_trk_g1_4
T_10_12_wire_logic_cluster/lc_0/in_3

T_10_13_wire_logic_cluster/lc_4/out
T_9_12_lc_trk_g3_4
T_9_12_wire_logic_cluster/lc_6/in_1

End 

Net : this_sprites_ram.mem_mem_3_0_RNIPI8PZ0Z_0
T_20_9_wire_logic_cluster/lc_7/out
T_20_10_lc_trk_g0_7
T_20_10_wire_logic_cluster/lc_4/in_1

End 

Net : this_sprites_ram.mem_out_bus7_1
T_25_19_wire_bram/ram/RDATA_11
T_25_15_sp4_v_t_45
T_22_15_sp4_h_l_8
T_21_11_sp4_v_t_36
T_21_7_sp4_v_t_44
T_20_9_lc_trk_g2_1
T_20_9_wire_logic_cluster/lc_7/in_0

End 

Net : this_sprites_ram.mem_out_bus3_2
T_8_12_wire_bram/ram/RDATA_3
T_9_12_sp12_h_l_0
T_18_12_sp4_h_l_11
T_21_8_sp4_v_t_40
T_20_11_lc_trk_g3_0
T_20_11_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_oam_ram_read_data_23
T_25_26_wire_bram/ram/RDATA_7
T_25_22_sp4_v_t_37
T_24_23_lc_trk_g2_5
T_24_23_wire_logic_cluster/lc_2/in_1

T_25_26_wire_bram/ram/RDATA_7
T_25_22_sp4_v_t_37
T_26_22_sp4_h_l_5
T_22_22_sp4_h_l_5
T_21_18_sp4_v_t_40
T_20_19_lc_trk_g3_0
T_20_19_input_2_7
T_20_19_wire_logic_cluster/lc_7/in_2

End 

Net : this_sprites_ram.mem_out_bus1_3
T_25_7_wire_bram/ram/RDATA_11
T_24_7_sp4_h_l_0
T_23_7_sp4_v_t_37
T_20_11_sp4_h_l_0
T_19_11_sp4_v_t_43
T_19_12_lc_trk_g3_3
T_19_12_wire_logic_cluster/lc_7/in_1

End 

Net : this_sprites_ram.mem_mem_1_1_RNINA4PZ0Z_0
T_19_12_wire_logic_cluster/lc_7/out
T_19_12_lc_trk_g2_7
T_19_12_wire_logic_cluster/lc_4/in_3

End 

Net : this_ppu.un1_M_haddress_q_3_c2
T_18_10_wire_logic_cluster/lc_0/out
T_18_11_lc_trk_g1_0
T_18_11_wire_logic_cluster/lc_7/in_0

T_18_10_wire_logic_cluster/lc_0/out
T_18_11_lc_trk_g1_0
T_18_11_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.M_hcounter_qZ0Z_9
T_11_14_wire_logic_cluster/lc_0/out
T_10_13_lc_trk_g3_0
T_10_13_wire_logic_cluster/lc_2/in_3

T_11_14_wire_logic_cluster/lc_0/out
T_10_13_lc_trk_g3_0
T_10_13_wire_logic_cluster/lc_4/in_3

T_11_14_wire_logic_cluster/lc_0/out
T_10_13_lc_trk_g3_0
T_10_13_wire_logic_cluster/lc_1/in_0

T_11_14_wire_logic_cluster/lc_0/out
T_12_14_lc_trk_g0_0
T_12_14_wire_logic_cluster/lc_3/in_1

T_11_14_wire_logic_cluster/lc_0/out
T_10_13_lc_trk_g3_0
T_10_13_wire_logic_cluster/lc_0/in_3

T_11_14_wire_logic_cluster/lc_0/out
T_11_14_sp4_h_l_5
T_10_10_sp4_v_t_40
T_9_13_lc_trk_g3_0
T_9_13_wire_logic_cluster/lc_5/in_0

T_11_14_wire_logic_cluster/lc_0/out
T_11_15_lc_trk_g0_0
T_11_15_wire_logic_cluster/lc_2/in_0

T_11_14_wire_logic_cluster/lc_0/out
T_10_14_lc_trk_g3_0
T_10_14_wire_logic_cluster/lc_1/in_0

T_11_14_wire_logic_cluster/lc_0/out
T_11_15_lc_trk_g0_0
T_11_15_wire_logic_cluster/lc_6/in_0

T_11_14_wire_logic_cluster/lc_0/out
T_11_14_sp4_h_l_5
T_10_10_sp4_v_t_40
T_10_6_sp4_v_t_40
T_9_9_lc_trk_g3_0
T_9_9_wire_logic_cluster/lc_3/in_0

T_11_14_wire_logic_cluster/lc_0/out
T_11_14_sp4_h_l_5
T_10_10_sp4_v_t_40
T_10_6_sp4_v_t_40
T_9_9_lc_trk_g3_0
T_9_9_wire_logic_cluster/lc_1/in_0

T_11_14_wire_logic_cluster/lc_0/out
T_11_14_sp4_h_l_5
T_11_14_lc_trk_g1_0
T_11_14_wire_logic_cluster/lc_0/in_1

T_11_14_wire_logic_cluster/lc_0/out
T_11_12_sp4_v_t_45
T_10_16_lc_trk_g2_0
T_10_16_wire_logic_cluster/lc_1/in_3

T_11_14_wire_logic_cluster/lc_0/out
T_11_14_sp4_h_l_5
T_10_14_sp4_v_t_40
T_10_17_lc_trk_g0_0
T_10_17_wire_logic_cluster/lc_6/in_0

End 

Net : this_sprites_ram.mem_out_bus6_1
T_25_15_wire_bram/ram/RDATA_11
T_25_14_sp4_v_t_40
T_25_10_sp4_v_t_45
T_22_10_sp4_h_l_2
T_21_10_lc_trk_g1_2
T_21_10_wire_logic_cluster/lc_6/in_1

End 

Net : this_sprites_ram.mem_out_bus6_2
T_25_18_wire_bram/ram/RDATA_3
T_25_14_sp4_v_t_45
T_22_14_sp4_h_l_8
T_21_10_sp4_v_t_45
T_20_11_lc_trk_g3_5
T_20_11_wire_logic_cluster/lc_7/in_1

End 

Net : this_vga_signals.M_hcounter_d7lt7_0_cascade_
T_12_14_wire_logic_cluster/lc_2/ltout
T_12_14_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.M_hcounter_qZ0Z_1
T_12_13_wire_logic_cluster/lc_0/out
T_12_11_sp4_v_t_45
T_12_14_lc_trk_g1_5
T_12_14_wire_logic_cluster/lc_2/in_0

T_12_13_wire_logic_cluster/lc_0/out
T_13_12_lc_trk_g3_0
T_13_12_wire_logic_cluster/lc_4/in_1

T_12_13_wire_logic_cluster/lc_0/out
T_11_12_lc_trk_g2_0
T_11_12_wire_logic_cluster/lc_7/in_1

T_12_13_wire_logic_cluster/lc_0/out
T_13_11_sp4_v_t_44
T_10_11_sp4_h_l_3
T_10_11_lc_trk_g0_6
T_10_11_wire_logic_cluster/lc_4/in_0

T_12_13_wire_logic_cluster/lc_0/out
T_11_13_lc_trk_g2_0
T_11_13_input_2_0
T_11_13_wire_logic_cluster/lc_0/in_2

T_12_13_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g0_0
T_12_13_wire_logic_cluster/lc_0/in_0

T_12_13_wire_logic_cluster/lc_0/out
T_12_11_sp4_v_t_45
T_12_14_lc_trk_g1_5
T_12_14_wire_logic_cluster/lc_7/in_3

T_12_13_wire_logic_cluster/lc_0/out
T_12_11_sp4_v_t_45
T_12_15_lc_trk_g1_0
T_12_15_wire_logic_cluster/lc_6/in_3

End 

Net : this_sprites_ram.mem_mem_2_0_RNINE6PZ0Z_0
T_21_10_wire_logic_cluster/lc_6/out
T_20_10_lc_trk_g2_6
T_20_10_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.M_vcounter_qZ0Z_6
T_14_10_wire_logic_cluster/lc_4/out
T_15_11_lc_trk_g2_4
T_15_11_input_2_0
T_15_11_wire_logic_cluster/lc_0/in_2

T_14_10_wire_logic_cluster/lc_4/out
T_15_10_sp4_h_l_8
T_16_10_lc_trk_g3_0
T_16_10_input_2_1
T_16_10_wire_logic_cluster/lc_1/in_2

T_14_10_wire_logic_cluster/lc_4/out
T_12_10_sp4_h_l_5
T_11_10_lc_trk_g0_5
T_11_10_wire_logic_cluster/lc_7/in_0

T_14_10_wire_logic_cluster/lc_4/out
T_14_11_lc_trk_g1_4
T_14_11_wire_logic_cluster/lc_6/in_3

T_14_10_wire_logic_cluster/lc_4/out
T_14_9_sp4_v_t_40
T_11_9_sp4_h_l_11
T_12_9_lc_trk_g3_3
T_12_9_wire_logic_cluster/lc_3/in_1

T_14_10_wire_logic_cluster/lc_4/out
T_13_11_lc_trk_g1_4
T_13_11_input_2_3
T_13_11_wire_logic_cluster/lc_3/in_2

T_14_10_wire_logic_cluster/lc_4/out
T_14_11_lc_trk_g1_4
T_14_11_wire_logic_cluster/lc_2/in_1

T_14_10_wire_logic_cluster/lc_4/out
T_13_11_lc_trk_g0_4
T_13_11_input_2_0
T_13_11_wire_logic_cluster/lc_0/in_2

T_14_10_wire_logic_cluster/lc_4/out
T_15_9_lc_trk_g3_4
T_15_9_wire_logic_cluster/lc_6/in_1

T_14_10_wire_logic_cluster/lc_4/out
T_14_8_sp4_v_t_37
T_11_12_sp4_h_l_5
T_12_12_lc_trk_g3_5
T_12_12_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.un2_hsynclto3_0_cascade_
T_12_14_wire_logic_cluster/lc_1/ltout
T_12_14_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.M_hcounter_qZ0Z_2
T_11_13_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_1/in_3

T_11_13_wire_logic_cluster/lc_1/out
T_10_13_sp4_h_l_10
T_13_9_sp4_v_t_47
T_13_12_lc_trk_g0_7
T_13_12_wire_logic_cluster/lc_4/in_3

T_11_13_wire_logic_cluster/lc_1/out
T_10_13_lc_trk_g3_1
T_10_13_wire_logic_cluster/lc_7/in_1

T_11_13_wire_logic_cluster/lc_1/out
T_10_13_sp4_h_l_10
T_9_9_sp4_v_t_47
T_9_12_lc_trk_g1_7
T_9_12_wire_logic_cluster/lc_1/in_1

T_11_13_wire_logic_cluster/lc_1/out
T_10_13_sp4_h_l_10
T_9_9_sp4_v_t_47
T_9_11_lc_trk_g2_2
T_9_11_wire_logic_cluster/lc_5/in_1

T_11_13_wire_logic_cluster/lc_1/out
T_11_10_sp4_v_t_42
T_8_10_sp4_h_l_1
T_10_10_lc_trk_g3_4
T_10_10_wire_logic_cluster/lc_6/in_3

T_11_13_wire_logic_cluster/lc_1/out
T_11_9_sp4_v_t_39
T_10_11_lc_trk_g1_2
T_10_11_wire_logic_cluster/lc_1/in_0

T_11_13_wire_logic_cluster/lc_1/out
T_11_12_lc_trk_g1_1
T_11_12_wire_logic_cluster/lc_7/in_3

T_11_13_wire_logic_cluster/lc_1/out
T_11_10_sp4_v_t_42
T_8_10_sp4_h_l_1
T_9_10_lc_trk_g3_1
T_9_10_input_2_6
T_9_10_wire_logic_cluster/lc_6/in_2

T_11_13_wire_logic_cluster/lc_1/out
T_11_10_sp4_v_t_42
T_8_10_sp4_h_l_1
T_9_10_lc_trk_g3_1
T_9_10_wire_logic_cluster/lc_3/in_1

T_11_13_wire_logic_cluster/lc_1/out
T_11_10_sp4_v_t_42
T_8_10_sp4_h_l_1
T_9_10_lc_trk_g3_1
T_9_10_wire_logic_cluster/lc_0/in_0

T_11_13_wire_logic_cluster/lc_1/out
T_11_10_sp4_v_t_42
T_8_10_sp4_h_l_7
T_10_10_lc_trk_g2_2
T_10_10_wire_logic_cluster/lc_2/in_0

T_11_13_wire_logic_cluster/lc_1/out
T_10_13_sp4_h_l_10
T_9_9_sp4_v_t_47
T_9_10_lc_trk_g2_7
T_9_10_wire_logic_cluster/lc_1/in_0

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_lc_trk_g3_1
T_11_13_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_signals.M_hcounter_qZ0Z_3
T_11_13_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g2_2
T_12_14_wire_logic_cluster/lc_1/in_1

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_10_9_sp4_v_t_39
T_9_11_lc_trk_g1_2
T_9_11_wire_logic_cluster/lc_1/in_0

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_10_9_sp4_v_t_39
T_9_11_lc_trk_g1_2
T_9_11_wire_logic_cluster/lc_7/in_0

T_11_13_wire_logic_cluster/lc_2/out
T_9_13_sp4_h_l_1
T_9_13_lc_trk_g1_4
T_9_13_wire_logic_cluster/lc_2/in_1

T_11_13_wire_logic_cluster/lc_2/out
T_11_12_sp4_v_t_36
T_8_12_sp4_h_l_1
T_9_12_lc_trk_g3_1
T_9_12_wire_logic_cluster/lc_0/in_0

T_11_13_wire_logic_cluster/lc_2/out
T_10_12_lc_trk_g2_2
T_10_12_input_2_2
T_10_12_wire_logic_cluster/lc_2/in_2

T_11_13_wire_logic_cluster/lc_2/out
T_10_13_lc_trk_g3_2
T_10_13_input_2_7
T_10_13_wire_logic_cluster/lc_7/in_2

T_11_13_wire_logic_cluster/lc_2/out
T_10_12_lc_trk_g3_2
T_10_12_wire_logic_cluster/lc_3/in_0

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_10_9_sp4_v_t_39
T_10_11_lc_trk_g2_2
T_10_11_wire_logic_cluster/lc_5/in_1

T_11_13_wire_logic_cluster/lc_2/out
T_11_12_sp4_v_t_36
T_11_8_sp4_v_t_36
T_10_10_lc_trk_g0_1
T_10_10_wire_logic_cluster/lc_0/in_1

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_10_9_sp4_v_t_39
T_10_11_lc_trk_g2_2
T_10_11_wire_logic_cluster/lc_1/in_3

T_11_13_wire_logic_cluster/lc_2/out
T_11_12_sp4_v_t_36
T_11_8_sp4_v_t_36
T_10_10_lc_trk_g0_1
T_10_10_wire_logic_cluster/lc_6/in_1

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_10_9_sp4_v_t_39
T_9_11_lc_trk_g1_2
T_9_11_wire_logic_cluster/lc_5/in_0

T_11_13_wire_logic_cluster/lc_2/out
T_11_12_sp4_v_t_36
T_8_12_sp4_h_l_1
T_9_12_lc_trk_g3_1
T_9_12_wire_logic_cluster/lc_7/in_3

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_10_9_sp4_v_t_39
T_9_11_lc_trk_g1_2
T_9_11_wire_logic_cluster/lc_2/in_1

T_11_13_wire_logic_cluster/lc_2/out
T_10_12_lc_trk_g2_2
T_10_12_wire_logic_cluster/lc_1/in_1

T_11_13_wire_logic_cluster/lc_2/out
T_11_12_sp4_v_t_36
T_11_8_sp4_v_t_36
T_10_10_lc_trk_g0_1
T_10_10_wire_logic_cluster/lc_7/in_0

T_11_13_wire_logic_cluster/lc_2/out
T_9_13_sp4_h_l_1
T_9_13_lc_trk_g1_4
T_9_13_wire_logic_cluster/lc_4/in_3

T_11_13_wire_logic_cluster/lc_2/out
T_11_12_sp4_v_t_36
T_11_8_sp4_v_t_36
T_10_10_lc_trk_g0_1
T_10_10_input_2_1
T_10_10_wire_logic_cluster/lc_1/in_2

T_11_13_wire_logic_cluster/lc_2/out
T_10_14_lc_trk_g0_2
T_10_14_wire_logic_cluster/lc_0/in_0

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_11_13_lc_trk_g1_4
T_11_13_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.mult1_un82_sum_c3
T_9_8_wire_logic_cluster/lc_6/out
T_9_7_lc_trk_g1_6
T_9_7_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.d_N_3_1_i
T_10_10_wire_logic_cluster/lc_6/out
T_10_8_sp4_v_t_41
T_7_8_sp4_h_l_4
T_9_8_lc_trk_g2_1
T_9_8_wire_logic_cluster/lc_6/in_1

End 

Net : this_vga_signals.mult1_un68_sum_axb1_661_cascade_
T_12_9_wire_logic_cluster/lc_6/ltout
T_12_9_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.g0_2_0_a2_1
T_12_9_wire_logic_cluster/lc_7/out
T_11_9_lc_trk_g2_7
T_11_9_wire_logic_cluster/lc_2/in_3

End 

Net : M_this_oam_ram_read_data_22
T_25_26_wire_bram/ram/RDATA_6
T_25_22_sp4_v_t_39
T_24_23_lc_trk_g2_7
T_24_23_wire_logic_cluster/lc_2/in_3

T_25_26_wire_bram/ram/RDATA_6
T_24_25_lc_trk_g3_1
T_24_25_input_2_4
T_24_25_wire_logic_cluster/lc_4/in_2

T_25_26_wire_bram/ram/RDATA_6
T_21_26_sp12_h_l_1
T_20_14_sp12_v_t_22
T_20_19_lc_trk_g3_6
T_20_19_wire_logic_cluster/lc_6/in_1

End 

Net : this_sprites_ram.mem_mem_1_0_RNILA4PZ0Z_0
T_24_10_wire_logic_cluster/lc_0/out
T_24_10_sp4_h_l_5
T_20_10_sp4_h_l_1
T_20_10_lc_trk_g1_4
T_20_10_wire_logic_cluster/lc_4/in_3

End 

Net : this_sprites_ram.mem_out_bus1_1
T_25_5_wire_bram/ram/RDATA_11
T_25_4_sp4_v_t_40
T_25_8_sp4_v_t_45
T_24_10_lc_trk_g0_3
T_24_10_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.mult1_un82_sum_axbxc3_1_0_0_1
T_9_12_wire_logic_cluster/lc_2/out
T_10_11_lc_trk_g3_2
T_10_11_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.g1_0_1_0_0_cascade_
T_9_10_wire_logic_cluster/lc_1/ltout
T_9_10_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.mult1_un68_sum_c3_0_1_cascade_
T_10_12_wire_logic_cluster/lc_2/ltout
T_10_12_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.g1_0_1_0
T_10_12_wire_logic_cluster/lc_3/out
T_9_12_lc_trk_g2_3
T_9_12_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.mult1_un89_sum_c3_1_0_0_1
T_10_11_wire_logic_cluster/lc_4/out
T_9_10_lc_trk_g2_4
T_9_10_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.N_6_cascade_
T_12_9_wire_logic_cluster/lc_4/ltout
T_12_9_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.mult1_un75_sum_axbxc3_0_0_0_0
T_9_13_wire_logic_cluster/lc_3/out
T_9_12_lc_trk_g0_3
T_9_12_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.g0_5_1_cascade_
T_9_13_wire_logic_cluster/lc_2/ltout
T_9_13_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals_un4_haddress_if_generate_plus_mult1_un75_sum_axbxc3_0_0
T_10_10_wire_logic_cluster/lc_5/out
T_9_10_lc_trk_g2_5
T_9_10_wire_logic_cluster/lc_6/in_1

T_10_10_wire_logic_cluster/lc_5/out
T_9_10_lc_trk_g2_5
T_9_10_input_2_3
T_9_10_wire_logic_cluster/lc_3/in_2

T_10_10_wire_logic_cluster/lc_5/out
T_10_10_lc_trk_g2_5
T_10_10_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals_un4_haddress_if_generate_plus_mult1_un68_sum_c3_0
T_9_11_wire_logic_cluster/lc_1/out
T_10_10_lc_trk_g3_1
T_10_10_wire_logic_cluster/lc_0/in_0

T_9_11_wire_logic_cluster/lc_1/out
T_10_11_lc_trk_g1_1
T_10_11_wire_logic_cluster/lc_5/in_3

T_9_11_wire_logic_cluster/lc_1/out
T_10_10_lc_trk_g3_1
T_10_10_wire_logic_cluster/lc_6/in_0

T_9_11_wire_logic_cluster/lc_1/out
T_9_11_lc_trk_g3_1
T_9_11_wire_logic_cluster/lc_5/in_3

T_9_11_wire_logic_cluster/lc_1/out
T_10_10_lc_trk_g3_1
T_10_10_wire_logic_cluster/lc_5/in_3

T_9_11_wire_logic_cluster/lc_1/out
T_10_11_lc_trk_g1_1
T_10_11_wire_logic_cluster/lc_2/in_0

T_9_11_wire_logic_cluster/lc_1/out
T_10_10_lc_trk_g3_1
T_10_10_wire_logic_cluster/lc_1/in_3

T_9_11_wire_logic_cluster/lc_1/out
T_9_10_lc_trk_g1_1
T_9_10_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.mult1_un47_sum_c3_0_0
T_11_8_wire_logic_cluster/lc_7/out
T_11_6_sp4_v_t_43
T_8_10_sp4_h_l_6
T_10_10_lc_trk_g3_3
T_10_10_input_2_4
T_10_10_wire_logic_cluster/lc_4/in_2

End 

Net : this_ppu.un1_M_vaddress_q_3_6
T_24_25_wire_logic_cluster/lc_4/out
T_24_17_sp12_v_t_23
T_13_17_sp12_h_l_0
T_19_17_lc_trk_g1_7
T_19_17_input_2_6
T_19_17_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.mult1_un61_sum_axbxc3_2_3_cascade_
T_10_12_wire_logic_cluster/lc_5/ltout
T_10_12_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.mult1_un82_sum_c3_0_0_0_cascade_
T_10_11_wire_logic_cluster/lc_3/ltout
T_10_11_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.mult1_un61_sum_axbxc3_2_3_1_0_cascade_
T_10_12_wire_logic_cluster/lc_4/ltout
T_10_12_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.N_4_2
T_10_11_wire_logic_cluster/lc_5/out
T_10_11_lc_trk_g1_5
T_10_11_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.N_234
T_10_13_wire_logic_cluster/lc_1/out
T_10_12_lc_trk_g0_1
T_10_12_wire_logic_cluster/lc_4/in_1

T_10_13_wire_logic_cluster/lc_1/out
T_10_11_sp4_v_t_47
T_10_7_sp4_v_t_36
T_9_8_lc_trk_g2_4
T_9_8_wire_logic_cluster/lc_5/in_3

End 

Net : this_sprites_ram.mem_out_bus2_1
T_25_9_wire_bram/ram/RDATA_11
T_23_9_sp4_h_l_5
T_22_9_sp4_v_t_46
T_21_10_lc_trk_g3_6
T_21_10_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.N_3_2_0_1
T_9_12_wire_logic_cluster/lc_5/out
T_9_12_lc_trk_g3_5
T_9_12_wire_logic_cluster/lc_2/in_0

End 

Net : this_vga_signals.M_vcounter_qZ0Z_1
T_15_9_wire_logic_cluster/lc_1/out
T_16_9_lc_trk_g1_1
T_16_9_wire_logic_cluster/lc_4/in_0

T_15_9_wire_logic_cluster/lc_1/out
T_11_9_sp12_h_l_1
T_12_9_lc_trk_g1_5
T_12_9_wire_logic_cluster/lc_1/in_1

T_15_9_wire_logic_cluster/lc_1/out
T_11_9_sp12_h_l_1
T_11_9_sp4_h_l_0
T_10_9_lc_trk_g1_0
T_10_9_input_2_3
T_10_9_wire_logic_cluster/lc_3/in_2

T_15_9_wire_logic_cluster/lc_1/out
T_15_7_sp4_v_t_47
T_12_11_sp4_h_l_10
T_11_11_lc_trk_g0_2
T_11_11_wire_logic_cluster/lc_7/in_1

T_15_9_wire_logic_cluster/lc_1/out
T_11_9_sp12_h_l_1
T_11_9_sp4_h_l_0
T_10_9_lc_trk_g1_0
T_10_9_wire_logic_cluster/lc_1/in_0

T_15_9_wire_logic_cluster/lc_1/out
T_15_9_lc_trk_g1_1
T_15_9_wire_logic_cluster/lc_1/in_1

T_15_9_wire_logic_cluster/lc_1/out
T_11_9_sp12_h_l_1
T_13_9_sp4_h_l_2
T_12_9_sp4_v_t_39
T_12_12_lc_trk_g0_7
T_12_12_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.M_vcounter_d7lt8_0
T_16_9_wire_logic_cluster/lc_4/out
T_16_10_lc_trk_g1_4
T_16_10_wire_logic_cluster/lc_0/in_1

T_16_9_wire_logic_cluster/lc_4/out
T_16_10_lc_trk_g1_4
T_16_10_wire_logic_cluster/lc_1/in_0

End 

Net : this_sprites_ram.mem_out_bus7_0
T_25_20_wire_bram/ram/RDATA_3
T_25_12_sp12_v_t_23
T_25_10_sp4_v_t_47
T_22_10_sp4_h_l_4
T_18_10_sp4_h_l_4
T_18_10_lc_trk_g0_1
T_18_10_wire_logic_cluster/lc_5/in_0

End 

Net : this_sprites_ram.mem_mem_3_0_RNIPI8PZ0
T_18_10_wire_logic_cluster/lc_5/out
T_19_11_lc_trk_g3_5
T_19_11_wire_logic_cluster/lc_0/in_0

End 

Net : M_this_map_ram_read_data_1
T_8_26_wire_bram/ram/RDATA_5
T_9_23_sp4_v_t_45
T_10_23_sp4_h_l_8
T_14_23_sp4_h_l_11
T_17_19_sp4_v_t_46
T_17_15_sp4_v_t_39
T_17_17_lc_trk_g2_2
T_17_17_wire_logic_cluster/lc_5/in_1

End 

Net : this_vga_signals.M_vcounter_qZ0Z_0
T_15_9_wire_logic_cluster/lc_0/out
T_16_9_lc_trk_g1_0
T_16_9_wire_logic_cluster/lc_4/in_1

T_15_9_wire_logic_cluster/lc_0/out
T_15_9_sp4_h_l_5
T_11_9_sp4_h_l_1
T_10_9_lc_trk_g0_1
T_10_9_wire_logic_cluster/lc_3/in_0

T_15_9_wire_logic_cluster/lc_0/out
T_15_9_sp4_h_l_5
T_15_9_lc_trk_g1_0
T_15_9_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_ppu_sprites_addr_7
T_17_17_wire_logic_cluster/lc_5/out
T_17_17_sp12_h_l_1
T_23_17_sp4_h_l_6
T_26_13_sp4_v_t_37
T_23_13_sp4_h_l_0
T_26_9_sp4_v_t_37
T_23_9_sp4_h_l_0
T_26_5_sp4_v_t_43
T_23_5_sp4_h_l_0
T_26_1_sp4_v_t_43
T_23_1_sp4_h_l_0
T_25_1_lc_trk_g3_5
T_25_1_input0_0
T_25_1_wire_bram/ram/RADDR_7

T_17_17_wire_logic_cluster/lc_5/out
T_17_17_sp12_h_l_1
T_23_17_sp4_h_l_6
T_26_13_sp4_v_t_37
T_23_13_sp4_h_l_0
T_26_9_sp4_v_t_37
T_23_9_sp4_h_l_0
T_26_5_sp4_v_t_43
T_23_5_sp4_h_l_0
T_26_1_sp4_v_t_43
T_25_3_lc_trk_g0_6
T_25_3_input0_0
T_25_3_wire_bram/ram/RADDR_7

T_17_17_wire_logic_cluster/lc_5/out
T_17_17_sp12_h_l_1
T_23_17_sp4_h_l_6
T_26_13_sp4_v_t_37
T_23_13_sp4_h_l_0
T_26_9_sp4_v_t_37
T_23_9_sp4_h_l_0
T_26_5_sp4_v_t_43
T_23_5_sp4_h_l_0
T_25_5_lc_trk_g3_5
T_25_5_input0_0
T_25_5_wire_bram/ram/RADDR_7

T_17_17_wire_logic_cluster/lc_5/out
T_17_17_sp12_h_l_1
T_23_17_sp4_h_l_6
T_26_13_sp4_v_t_37
T_23_13_sp4_h_l_0
T_26_9_sp4_v_t_37
T_23_9_sp4_h_l_0
T_26_5_sp4_v_t_43
T_25_7_lc_trk_g0_6
T_25_7_input0_0
T_25_7_wire_bram/ram/RADDR_7

T_17_17_wire_logic_cluster/lc_5/out
T_17_17_sp12_h_l_1
T_23_17_sp4_h_l_6
T_26_13_sp4_v_t_37
T_23_13_sp4_h_l_0
T_26_9_sp4_v_t_37
T_23_9_sp4_h_l_0
T_25_9_lc_trk_g3_5
T_25_9_input0_0
T_25_9_wire_bram/ram/RADDR_7

T_17_17_wire_logic_cluster/lc_5/out
T_17_17_sp12_h_l_1
T_23_17_sp4_h_l_6
T_26_13_sp4_v_t_37
T_23_13_sp4_h_l_0
T_26_9_sp4_v_t_37
T_25_11_lc_trk_g0_0
T_25_11_input0_0
T_25_11_wire_bram/ram/RADDR_7

T_17_17_wire_logic_cluster/lc_5/out
T_17_17_sp12_h_l_1
T_23_17_sp4_h_l_6
T_26_13_sp4_v_t_37
T_23_13_sp4_h_l_0
T_25_13_lc_trk_g3_5
T_25_13_input0_0
T_25_13_wire_bram/ram/RADDR_7

T_17_17_wire_logic_cluster/lc_5/out
T_17_17_sp12_h_l_1
T_27_17_sp4_h_l_10
T_26_17_sp4_v_t_47
T_23_21_sp4_h_l_3
T_25_21_lc_trk_g2_6
T_25_21_input0_0
T_25_21_wire_bram/ram/RADDR_7

T_17_17_wire_logic_cluster/lc_5/out
T_17_17_sp12_h_l_1
T_23_17_sp4_h_l_6
T_26_13_sp4_v_t_37
T_25_15_lc_trk_g0_0
T_25_15_input0_0
T_25_15_wire_bram/ram/RADDR_7

T_17_17_wire_logic_cluster/lc_5/out
T_17_17_sp12_h_l_1
T_27_17_sp4_h_l_10
T_26_17_sp4_v_t_47
T_25_19_lc_trk_g2_2
T_25_19_input0_0
T_25_19_wire_bram/ram/RADDR_7

T_17_17_wire_logic_cluster/lc_5/out
T_9_17_sp12_h_l_1
T_8_5_sp12_v_t_22
T_8_15_lc_trk_g3_5
T_8_15_input0_0
T_8_15_wire_bram/ram/RADDR_7

T_17_17_wire_logic_cluster/lc_5/out
T_9_17_sp12_h_l_1
T_8_5_sp12_v_t_22
T_8_13_lc_trk_g3_1
T_8_13_input0_0
T_8_13_wire_bram/ram/RADDR_7

T_17_17_wire_logic_cluster/lc_5/out
T_9_17_sp12_h_l_1
T_8_5_sp12_v_t_22
T_8_11_lc_trk_g3_5
T_8_11_input0_0
T_8_11_wire_bram/ram/RADDR_7

T_17_17_wire_logic_cluster/lc_5/out
T_9_17_sp12_h_l_1
T_8_5_sp12_v_t_22
T_8_9_lc_trk_g3_1
T_8_9_input0_0
T_8_9_wire_bram/ram/RADDR_7

T_17_17_wire_logic_cluster/lc_5/out
T_9_17_sp12_h_l_1
T_8_5_sp12_v_t_22
T_8_7_lc_trk_g3_5
T_8_7_input0_0
T_8_7_wire_bram/ram/RADDR_7

T_17_17_wire_logic_cluster/lc_5/out
T_17_17_sp12_h_l_1
T_23_17_sp4_h_l_6
T_25_17_lc_trk_g3_3
T_25_17_input0_0
T_25_17_wire_bram/ram/RADDR_7

End 

Net : this_sprites_ram.mem_out_bus5_3
T_25_13_wire_bram/ram/RDATA_11
T_25_12_sp4_v_t_40
T_22_12_sp4_h_l_5
T_18_12_sp4_h_l_8
T_19_12_lc_trk_g3_0
T_19_12_wire_logic_cluster/lc_7/in_0

End 

Net : this_vga_signals.M_vcounter_qZ0Z_2
T_15_9_wire_logic_cluster/lc_2/out
T_16_9_lc_trk_g0_2
T_16_9_input_2_4
T_16_9_wire_logic_cluster/lc_4/in_2

T_15_9_wire_logic_cluster/lc_2/out
T_13_9_sp4_h_l_1
T_12_9_sp4_v_t_42
T_12_11_lc_trk_g3_7
T_12_11_input_2_0
T_12_11_wire_logic_cluster/lc_0/in_2

T_15_9_wire_logic_cluster/lc_2/out
T_15_8_sp4_v_t_36
T_12_8_sp4_h_l_7
T_11_8_lc_trk_g0_7
T_11_8_wire_logic_cluster/lc_3/in_0

T_15_9_wire_logic_cluster/lc_2/out
T_13_9_sp4_h_l_1
T_9_9_sp4_h_l_4
T_11_9_lc_trk_g2_1
T_11_9_wire_logic_cluster/lc_4/in_3

T_15_9_wire_logic_cluster/lc_2/out
T_13_9_sp4_h_l_1
T_9_9_sp4_h_l_4
T_11_9_lc_trk_g2_1
T_11_9_wire_logic_cluster/lc_7/in_0

T_15_9_wire_logic_cluster/lc_2/out
T_13_9_sp4_h_l_1
T_12_9_sp4_v_t_42
T_11_11_lc_trk_g1_7
T_11_11_wire_logic_cluster/lc_6/in_0

T_15_9_wire_logic_cluster/lc_2/out
T_13_9_sp4_h_l_1
T_12_9_lc_trk_g0_1
T_12_9_wire_logic_cluster/lc_1/in_0

T_15_9_wire_logic_cluster/lc_2/out
T_13_9_sp4_h_l_1
T_12_9_sp4_v_t_42
T_11_11_lc_trk_g0_7
T_11_11_wire_logic_cluster/lc_7/in_0

T_15_9_wire_logic_cluster/lc_2/out
T_13_9_sp4_h_l_1
T_9_9_sp4_h_l_4
T_10_9_lc_trk_g2_4
T_10_9_input_2_0
T_10_9_wire_logic_cluster/lc_0/in_2

T_15_9_wire_logic_cluster/lc_2/out
T_15_9_lc_trk_g1_2
T_15_9_wire_logic_cluster/lc_2/in_1

T_15_9_wire_logic_cluster/lc_2/out
T_13_9_sp4_h_l_1
T_12_9_sp4_v_t_42
T_12_12_lc_trk_g0_2
T_12_12_input_2_2
T_12_12_wire_logic_cluster/lc_2/in_2

T_15_9_wire_logic_cluster/lc_2/out
T_13_9_sp4_h_l_1
T_12_9_sp4_v_t_42
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_0/in_0

End 

Net : this_vga_signals.if_i4_mux
T_9_11_wire_logic_cluster/lc_2/out
T_9_7_sp4_v_t_41
T_9_8_lc_trk_g3_1
T_9_8_wire_logic_cluster/lc_6/in_0

End 

Net : this_sprites_ram.mem_out_bus4_0
T_8_14_wire_bram/ram/RDATA_3
T_9_14_sp12_h_l_0
T_16_14_sp4_h_l_9
T_19_10_sp4_v_t_38
T_19_11_lc_trk_g3_6
T_19_11_wire_logic_cluster/lc_4/in_1

End 

Net : this_vga_signals.g1_0
T_11_11_wire_logic_cluster/lc_0/out
T_10_12_lc_trk_g0_0
T_10_12_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.mult1_un54_sum_c3_0_1
T_11_12_wire_logic_cluster/lc_4/out
T_11_11_lc_trk_g0_4
T_11_11_wire_logic_cluster/lc_0/in_0

End 

Net : this_vga_signals.M_hcounter_qZ0Z_0
T_12_13_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g1_2
T_12_14_wire_logic_cluster/lc_2/in_1

T_12_13_wire_logic_cluster/lc_2/out
T_12_11_sp12_v_t_23
T_0_11_span12_horz_0
T_10_11_lc_trk_g1_4
T_10_11_wire_logic_cluster/lc_4/in_1

T_12_13_wire_logic_cluster/lc_2/out
T_11_13_lc_trk_g3_2
T_11_13_wire_logic_cluster/lc_0/in_1

T_12_13_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g3_2
T_12_13_wire_logic_cluster/lc_2/in_1

T_12_13_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g3_2
T_12_13_wire_logic_cluster/lc_0/in_1

T_12_13_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g1_2
T_12_14_wire_logic_cluster/lc_7/in_0

End 

Net : this_vga_signals.M_vcounter_qZ0Z_3
T_15_9_wire_logic_cluster/lc_3/out
T_16_9_lc_trk_g0_3
T_16_9_wire_logic_cluster/lc_4/in_3

T_15_9_wire_logic_cluster/lc_3/out
T_15_6_sp4_v_t_46
T_12_10_sp4_h_l_11
T_12_10_lc_trk_g0_6
T_12_10_wire_logic_cluster/lc_2/in_0

T_15_9_wire_logic_cluster/lc_3/out
T_13_9_sp4_h_l_3
T_12_9_sp4_v_t_38
T_12_11_lc_trk_g2_3
T_12_11_wire_logic_cluster/lc_0/in_1

T_15_9_wire_logic_cluster/lc_3/out
T_15_6_sp4_v_t_46
T_12_10_sp4_h_l_11
T_12_10_lc_trk_g0_6
T_12_10_wire_logic_cluster/lc_4/in_0

T_15_9_wire_logic_cluster/lc_3/out
T_13_9_sp4_h_l_3
T_12_5_sp4_v_t_45
T_11_8_lc_trk_g3_5
T_11_8_wire_logic_cluster/lc_2/in_0

T_15_9_wire_logic_cluster/lc_3/out
T_13_9_sp4_h_l_3
T_12_9_sp4_v_t_38
T_11_10_lc_trk_g2_6
T_11_10_wire_logic_cluster/lc_4/in_0

T_15_9_wire_logic_cluster/lc_3/out
T_13_9_sp4_h_l_3
T_12_9_sp4_v_t_38
T_12_11_lc_trk_g3_3
T_12_11_wire_logic_cluster/lc_3/in_1

T_15_9_wire_logic_cluster/lc_3/out
T_13_9_sp4_h_l_3
T_12_9_sp4_v_t_38
T_11_10_lc_trk_g2_6
T_11_10_wire_logic_cluster/lc_5/in_1

T_15_9_wire_logic_cluster/lc_3/out
T_15_6_sp4_v_t_46
T_12_10_sp4_h_l_11
T_13_10_lc_trk_g3_3
T_13_10_wire_logic_cluster/lc_6/in_0

T_15_9_wire_logic_cluster/lc_3/out
T_13_9_sp4_h_l_3
T_12_9_sp4_v_t_38
T_11_10_lc_trk_g2_6
T_11_10_wire_logic_cluster/lc_3/in_1

T_15_9_wire_logic_cluster/lc_3/out
T_9_9_sp12_h_l_1
T_11_9_lc_trk_g1_6
T_11_9_wire_logic_cluster/lc_6/in_1

T_15_9_wire_logic_cluster/lc_3/out
T_13_9_sp4_h_l_3
T_12_9_lc_trk_g1_3
T_12_9_wire_logic_cluster/lc_7/in_1

T_15_9_wire_logic_cluster/lc_3/out
T_13_9_sp4_h_l_3
T_12_5_sp4_v_t_45
T_11_8_lc_trk_g3_5
T_11_8_input_2_0
T_11_8_wire_logic_cluster/lc_0/in_2

T_15_9_wire_logic_cluster/lc_3/out
T_13_9_sp4_h_l_3
T_12_9_lc_trk_g1_3
T_12_9_wire_logic_cluster/lc_0/in_0

T_15_9_wire_logic_cluster/lc_3/out
T_13_9_sp4_h_l_3
T_12_9_sp4_v_t_38
T_11_11_lc_trk_g0_3
T_11_11_wire_logic_cluster/lc_6/in_1

T_15_9_wire_logic_cluster/lc_3/out
T_13_9_sp4_h_l_3
T_12_9_sp4_v_t_38
T_11_10_lc_trk_g2_6
T_11_10_wire_logic_cluster/lc_1/in_1

T_15_9_wire_logic_cluster/lc_3/out
T_13_9_sp4_h_l_3
T_12_5_sp4_v_t_45
T_11_9_lc_trk_g2_0
T_11_9_wire_logic_cluster/lc_5/in_1

T_15_9_wire_logic_cluster/lc_3/out
T_9_9_sp12_h_l_1
T_11_9_lc_trk_g1_6
T_11_9_wire_logic_cluster/lc_2/in_1

T_15_9_wire_logic_cluster/lc_3/out
T_15_9_lc_trk_g1_3
T_15_9_wire_logic_cluster/lc_3/in_1

T_15_9_wire_logic_cluster/lc_3/out
T_13_9_sp4_h_l_3
T_12_9_sp4_v_t_38
T_12_12_lc_trk_g1_6
T_12_12_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.if_m2_1
T_10_10_wire_logic_cluster/lc_1/out
T_9_10_lc_trk_g2_1
T_9_10_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.g1_1_0_0_0_cascade_
T_9_10_wire_logic_cluster/lc_0/ltout
T_9_10_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals_un4_haddress_if_generate_plus_mult1_un75_sum_axbxc3_0
T_9_11_wire_logic_cluster/lc_7/out
T_10_10_lc_trk_g2_7
T_10_10_wire_logic_cluster/lc_5/in_0

T_9_11_wire_logic_cluster/lc_7/out
T_9_10_lc_trk_g1_7
T_9_10_wire_logic_cluster/lc_6/in_0

T_9_11_wire_logic_cluster/lc_7/out
T_9_6_sp12_v_t_22
T_9_8_lc_trk_g3_5
T_9_8_input_2_6
T_9_8_wire_logic_cluster/lc_6/in_2

T_9_11_wire_logic_cluster/lc_7/out
T_9_10_lc_trk_g1_7
T_9_10_wire_logic_cluster/lc_3/in_3

End 

Net : this_sprites_ram.mem_out_bus3_1
T_8_9_wire_bram/ram/RDATA_11
T_9_9_sp12_h_l_0
T_18_9_sp4_h_l_11
T_20_9_lc_trk_g2_6
T_20_9_wire_logic_cluster/lc_7/in_1

End 

Net : this_vga_signals.g1_0_2
T_9_11_wire_logic_cluster/lc_4/out
T_9_10_lc_trk_g1_4
T_9_10_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.mult1_un82_sum_c3_0_cascade_
T_9_11_wire_logic_cluster/lc_3/ltout
T_9_11_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.g0_1
T_9_11_wire_logic_cluster/lc_5/out
T_9_11_lc_trk_g1_5
T_9_11_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.M_hcounter_qZ0Z_4
T_11_13_wire_logic_cluster/lc_3/out
T_12_14_lc_trk_g2_3
T_12_14_wire_logic_cluster/lc_2/in_3

T_11_13_wire_logic_cluster/lc_3/out
T_11_12_lc_trk_g0_3
T_11_12_wire_logic_cluster/lc_5/in_0

T_11_13_wire_logic_cluster/lc_3/out
T_10_12_lc_trk_g3_3
T_10_12_wire_logic_cluster/lc_4/in_0

T_11_13_wire_logic_cluster/lc_3/out
T_10_13_lc_trk_g3_3
T_10_13_wire_logic_cluster/lc_3/in_3

T_11_13_wire_logic_cluster/lc_3/out
T_5_13_sp12_h_l_1
T_9_13_lc_trk_g0_2
T_9_13_wire_logic_cluster/lc_0/in_0

T_11_13_wire_logic_cluster/lc_3/out
T_11_10_sp4_v_t_46
T_11_11_lc_trk_g3_6
T_11_11_wire_logic_cluster/lc_0/in_1

T_11_13_wire_logic_cluster/lc_3/out
T_10_13_lc_trk_g3_3
T_10_13_wire_logic_cluster/lc_5/in_1

T_11_13_wire_logic_cluster/lc_3/out
T_11_13_sp4_h_l_11
T_10_9_sp4_v_t_46
T_10_11_lc_trk_g3_3
T_10_11_wire_logic_cluster/lc_6/in_0

T_11_13_wire_logic_cluster/lc_3/out
T_11_13_sp4_h_l_11
T_10_9_sp4_v_t_46
T_9_11_lc_trk_g0_0
T_9_11_wire_logic_cluster/lc_1/in_1

T_11_13_wire_logic_cluster/lc_3/out
T_11_13_sp4_h_l_11
T_10_9_sp4_v_t_46
T_10_11_lc_trk_g3_3
T_10_11_wire_logic_cluster/lc_0/in_0

T_11_13_wire_logic_cluster/lc_3/out
T_5_13_sp12_h_l_1
T_9_13_lc_trk_g0_2
T_9_13_wire_logic_cluster/lc_2/in_0

T_11_13_wire_logic_cluster/lc_3/out
T_11_12_sp4_v_t_38
T_8_12_sp4_h_l_3
T_9_12_lc_trk_g3_3
T_9_12_wire_logic_cluster/lc_5/in_3

T_11_13_wire_logic_cluster/lc_3/out
T_11_13_sp4_h_l_11
T_10_9_sp4_v_t_46
T_9_11_lc_trk_g0_0
T_9_11_wire_logic_cluster/lc_7/in_1

T_11_13_wire_logic_cluster/lc_3/out
T_10_12_lc_trk_g3_3
T_10_12_wire_logic_cluster/lc_2/in_0

T_11_13_wire_logic_cluster/lc_3/out
T_11_12_sp4_v_t_38
T_8_12_sp4_h_l_3
T_9_12_lc_trk_g3_3
T_9_12_input_2_0
T_9_12_wire_logic_cluster/lc_0/in_2

T_11_13_wire_logic_cluster/lc_3/out
T_11_12_sp4_v_t_38
T_8_12_sp4_h_l_9
T_9_12_lc_trk_g2_1
T_9_12_wire_logic_cluster/lc_4/in_3

T_11_13_wire_logic_cluster/lc_3/out
T_11_12_sp4_v_t_38
T_8_12_sp4_h_l_3
T_9_12_lc_trk_g3_3
T_9_12_wire_logic_cluster/lc_7/in_1

T_11_13_wire_logic_cluster/lc_3/out
T_5_13_sp12_h_l_1
T_9_13_lc_trk_g0_2
T_9_13_wire_logic_cluster/lc_4/in_0

T_11_13_wire_logic_cluster/lc_3/out
T_10_12_lc_trk_g3_3
T_10_12_wire_logic_cluster/lc_1/in_3

T_11_13_wire_logic_cluster/lc_3/out
T_11_13_sp4_h_l_11
T_10_9_sp4_v_t_46
T_10_10_lc_trk_g2_6
T_10_10_wire_logic_cluster/lc_7/in_1

T_11_13_wire_logic_cluster/lc_3/out
T_10_14_lc_trk_g0_3
T_10_14_wire_logic_cluster/lc_0/in_1

T_11_13_wire_logic_cluster/lc_3/out
T_11_13_lc_trk_g1_3
T_11_13_wire_logic_cluster/lc_3/in_1

T_11_13_wire_logic_cluster/lc_3/out
T_5_13_sp12_h_l_1
T_9_13_sp4_h_l_4
T_12_13_sp4_v_t_44
T_12_15_lc_trk_g3_1
T_12_15_input_2_6
T_12_15_wire_logic_cluster/lc_6/in_2

T_11_13_wire_logic_cluster/lc_3/out
T_5_13_sp12_h_l_1
T_9_13_sp4_h_l_4
T_12_13_sp4_v_t_44
T_12_15_lc_trk_g3_1
T_12_15_wire_logic_cluster/lc_3/in_1

End 

Net : this_sprites_ram.mem_out_bus1_0
T_25_6_wire_bram/ram/RDATA_3
T_25_5_sp4_v_t_40
T_22_9_sp4_h_l_10
T_21_9_sp4_v_t_41
T_21_11_lc_trk_g2_4
T_21_11_wire_logic_cluster/lc_5/in_3

End 

Net : this_sprites_ram.mem_mem_1_0_RNILA4PZ0
T_21_11_wire_logic_cluster/lc_5/out
T_20_11_sp4_h_l_2
T_19_11_lc_trk_g1_2
T_19_11_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_ppu_sprites_addr_10
T_24_17_wire_logic_cluster/lc_1/out
T_24_15_sp4_v_t_47
T_21_15_sp4_h_l_4
T_17_15_sp4_h_l_7
T_13_15_sp4_h_l_7
T_9_15_sp4_h_l_7
T_8_11_sp4_v_t_42
T_8_7_sp4_v_t_38
T_9_7_sp4_h_l_8
T_8_7_lc_trk_g1_0
T_8_7_input2_5
T_8_7_wire_bram/ram/RADDR_10

T_24_17_wire_logic_cluster/lc_1/out
T_24_15_sp4_v_t_47
T_21_15_sp4_h_l_4
T_17_15_sp4_h_l_7
T_13_15_sp4_h_l_7
T_9_15_sp4_h_l_7
T_8_11_sp4_v_t_42
T_8_7_sp4_v_t_38
T_8_9_lc_trk_g2_3
T_8_9_input2_5
T_8_9_wire_bram/ram/RADDR_10

T_24_17_wire_logic_cluster/lc_1/out
T_24_15_sp4_v_t_47
T_21_15_sp4_h_l_4
T_17_15_sp4_h_l_7
T_13_15_sp4_h_l_7
T_9_15_sp4_h_l_7
T_8_11_sp4_v_t_42
T_8_13_lc_trk_g2_7
T_8_13_input2_5
T_8_13_wire_bram/ram/RADDR_10

T_24_17_wire_logic_cluster/lc_1/out
T_24_15_sp4_v_t_47
T_21_15_sp4_h_l_4
T_17_15_sp4_h_l_7
T_13_15_sp4_h_l_7
T_12_11_sp4_v_t_37
T_9_11_sp4_h_l_0
T_8_11_lc_trk_g1_0
T_8_11_input2_5
T_8_11_wire_bram/ram/RADDR_10

T_24_17_wire_logic_cluster/lc_1/out
T_25_14_sp4_v_t_43
T_25_10_sp4_v_t_44
T_25_6_sp4_v_t_37
T_25_2_sp4_v_t_45
T_25_0_span4_vert_21
T_25_1_lc_trk_g0_5
T_25_1_input2_5
T_25_1_wire_bram/ram/RADDR_10

T_24_17_wire_logic_cluster/lc_1/out
T_24_15_sp4_v_t_47
T_21_15_sp4_h_l_4
T_17_15_sp4_h_l_7
T_13_15_sp4_h_l_7
T_9_15_sp4_h_l_7
T_8_15_lc_trk_g0_7
T_8_15_input2_5
T_8_15_wire_bram/ram/RADDR_10

T_24_17_wire_logic_cluster/lc_1/out
T_25_14_sp4_v_t_43
T_25_10_sp4_v_t_44
T_25_6_sp4_v_t_37
T_25_2_sp4_v_t_45
T_25_5_lc_trk_g0_5
T_25_5_input2_5
T_25_5_wire_bram/ram/RADDR_10

T_24_17_wire_logic_cluster/lc_1/out
T_25_14_sp4_v_t_43
T_25_10_sp4_v_t_44
T_25_6_sp4_v_t_37
T_25_2_sp4_v_t_45
T_25_3_lc_trk_g2_5
T_25_3_input2_5
T_25_3_wire_bram/ram/RADDR_10

T_24_17_wire_logic_cluster/lc_1/out
T_25_14_sp4_v_t_43
T_25_10_sp4_v_t_44
T_25_6_sp4_v_t_44
T_25_9_lc_trk_g1_4
T_25_9_input2_5
T_25_9_wire_bram/ram/RADDR_10

T_24_17_wire_logic_cluster/lc_1/out
T_25_14_sp4_v_t_43
T_25_10_sp4_v_t_44
T_25_6_sp4_v_t_37
T_25_7_lc_trk_g2_5
T_25_7_input2_5
T_25_7_wire_bram/ram/RADDR_10

T_24_17_wire_logic_cluster/lc_1/out
T_25_14_sp4_v_t_43
T_25_18_sp4_v_t_39
T_25_19_lc_trk_g2_7
T_25_19_input2_5
T_25_19_wire_bram/ram/RADDR_10

T_24_17_wire_logic_cluster/lc_1/out
T_25_14_sp4_v_t_43
T_25_10_sp4_v_t_44
T_25_13_lc_trk_g1_4
T_25_13_input2_5
T_25_13_wire_bram/ram/RADDR_10

T_24_17_wire_logic_cluster/lc_1/out
T_25_14_sp4_v_t_43
T_25_18_sp4_v_t_39
T_25_21_lc_trk_g0_7
T_25_21_input2_5
T_25_21_wire_bram/ram/RADDR_10

T_24_17_wire_logic_cluster/lc_1/out
T_25_14_sp4_v_t_43
T_25_10_sp4_v_t_44
T_25_11_lc_trk_g3_4
T_25_11_input2_5
T_25_11_wire_bram/ram/RADDR_10

T_24_17_wire_logic_cluster/lc_1/out
T_25_14_sp4_v_t_43
T_25_15_lc_trk_g2_3
T_25_15_input2_5
T_25_15_wire_bram/ram/RADDR_10

T_24_17_wire_logic_cluster/lc_1/out
T_25_17_lc_trk_g0_1
T_25_17_input2_5
T_25_17_wire_bram/ram/RADDR_10

End 

Net : M_this_map_ram_read_data_4
T_8_28_wire_bram/ram/RDATA_1
T_8_22_sp12_v_t_23
T_9_22_sp12_h_l_0
T_18_22_sp4_h_l_11
T_22_22_sp4_h_l_11
T_25_18_sp4_v_t_46
T_25_14_sp4_v_t_46
T_24_17_lc_trk_g3_6
T_24_17_wire_logic_cluster/lc_1/in_0

End 

Net : this_sprites_ram.mem_out_bus4_2
T_8_16_wire_bram/ram/RDATA_3
T_9_16_sp12_h_l_0
T_20_4_sp12_v_t_23
T_20_11_lc_trk_g2_3
T_20_11_wire_logic_cluster/lc_1/in_0

End 

Net : this_sprites_ram.mem_mem_0_1_RNIL62PZ0_cascade_
T_20_11_wire_logic_cluster/lc_1/ltout
T_20_11_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.mult1_un61_sum_axbxc3_0_0_tz_cascade_
T_11_12_wire_logic_cluster/lc_5/ltout
T_11_12_wire_logic_cluster/lc_6/in_2

End 

Net : this_sprites_ram.mem_out_bus0_2
T_25_4_wire_bram/ram/RDATA_3
T_25_3_sp4_v_t_40
T_22_7_sp4_h_l_5
T_21_7_sp4_v_t_40
T_20_11_lc_trk_g1_5
T_20_11_wire_logic_cluster/lc_1/in_3

End 

Net : this_sprites_ram.mem_out_bus5_2
T_25_14_wire_bram/ram/RDATA_3
T_23_14_sp4_h_l_5
T_22_10_sp4_v_t_47
T_21_11_lc_trk_g3_7
T_21_11_wire_logic_cluster/lc_2/in_0

End 

Net : this_sprites_ram.mem_mem_1_1_RNINA4PZ0
T_21_11_wire_logic_cluster/lc_2/out
T_20_11_lc_trk_g2_2
T_20_11_wire_logic_cluster/lc_3/in_3

End 

Net : M_this_oam_ram_read_data_6
T_25_24_wire_bram/ram/RDATA_6
T_25_22_sp4_v_t_47
T_22_22_sp4_h_l_10
T_24_22_lc_trk_g3_7
T_24_22_wire_logic_cluster/lc_6/in_0

T_25_24_wire_bram/ram/RDATA_6
T_21_24_sp12_h_l_1
T_20_12_sp12_v_t_22
T_20_0_span12_vert_22
T_20_10_lc_trk_g2_5
T_20_10_wire_logic_cluster/lc_2/in_3

End 

Net : this_ppu.un9lto7Z0Z_4
T_24_22_wire_logic_cluster/lc_6/out
T_24_20_sp4_v_t_41
T_21_20_sp4_h_l_4
T_17_20_sp4_h_l_4
T_19_20_lc_trk_g3_1
T_19_20_wire_logic_cluster/lc_0/in_0

End 

Net : M_this_oam_ram_read_data_2
T_25_24_wire_bram/ram/RDATA_2
T_25_23_sp4_v_t_42
T_22_23_sp4_h_l_7
T_24_23_lc_trk_g3_2
T_24_23_wire_logic_cluster/lc_7/in_0

T_25_24_wire_bram/ram/RDATA_2
T_25_17_sp12_v_t_22
T_14_17_sp12_h_l_1
T_17_17_lc_trk_g0_1
T_17_17_wire_logic_cluster/lc_4/in_1

End 

Net : this_ppu.un9lto7Z0Z_5
T_24_23_wire_logic_cluster/lc_7/out
T_24_20_sp4_v_t_38
T_21_20_sp4_h_l_9
T_17_20_sp4_h_l_0
T_19_20_lc_trk_g2_5
T_19_20_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.g1_2_0_cascade_
T_10_11_wire_logic_cluster/lc_2/ltout
T_10_11_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_oam_ram_read_data_11
T_25_23_wire_bram/ram/RDATA_11
T_24_23_sp4_h_l_0
T_23_19_sp4_v_t_40
T_22_20_lc_trk_g3_0
T_22_20_wire_logic_cluster/lc_6/in_3

T_25_23_wire_bram/ram/RDATA_11
T_24_23_sp4_h_l_0
T_23_19_sp4_v_t_40
T_20_19_sp4_h_l_5
T_21_19_lc_trk_g2_5
T_21_19_wire_logic_cluster/lc_2/in_3

T_25_23_wire_bram/ram/RDATA_11
T_24_23_sp4_h_l_0
T_20_23_sp4_h_l_8
T_19_19_sp4_v_t_36
T_18_20_lc_trk_g2_4
T_18_20_wire_logic_cluster/lc_3/in_3

T_25_23_wire_bram/ram/RDATA_11
T_24_23_sp4_h_l_0
T_20_23_sp4_h_l_8
T_19_19_sp4_v_t_36
T_18_20_lc_trk_g2_4
T_18_20_wire_logic_cluster/lc_6/in_0

T_25_23_wire_bram/ram/RDATA_11
T_24_23_sp4_h_l_0
T_23_19_sp4_v_t_40
T_20_19_sp4_h_l_5
T_19_19_lc_trk_g1_5
T_19_19_wire_logic_cluster/lc_3/in_1

T_25_23_wire_bram/ram/RDATA_11
T_24_22_lc_trk_g3_4
T_24_22_wire_logic_cluster/lc_2/in_3

End 

Net : this_ppu.un1_oam_data_1_c2
T_22_20_wire_logic_cluster/lc_6/out
T_21_19_lc_trk_g3_6
T_21_19_wire_logic_cluster/lc_6/in_3

End 

Net : this_ppu.un1_M_haddress_q_2_7
T_21_19_wire_logic_cluster/lc_6/out
T_19_19_sp4_h_l_9
T_18_19_lc_trk_g1_1
T_18_19_wire_logic_cluster/lc_7/in_1

End 

Net : bfn_18_20_0_
T_18_20_wire_logic_cluster/carry_in_mux/cout
T_18_20_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_vga_signals_line_clk_0
T_16_10_wire_logic_cluster/lc_3/out
T_15_11_lc_trk_g1_3
T_15_11_wire_logic_cluster/lc_3/in_3

T_16_10_wire_logic_cluster/lc_3/out
T_16_9_sp4_v_t_38
T_15_12_lc_trk_g2_6
T_15_12_wire_logic_cluster/lc_2/in_0

T_16_10_wire_logic_cluster/lc_3/out
T_16_9_sp4_v_t_38
T_15_12_lc_trk_g2_6
T_15_12_wire_logic_cluster/lc_0/in_0

T_16_10_wire_logic_cluster/lc_3/out
T_16_9_sp4_v_t_38
T_17_13_sp4_h_l_3
T_20_13_sp4_v_t_38
T_19_16_lc_trk_g2_6
T_19_16_wire_logic_cluster/lc_3/in_1

T_16_10_wire_logic_cluster/lc_3/out
T_16_9_sp4_v_t_38
T_15_12_lc_trk_g2_6
T_15_12_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.un4_lvisibility_1
T_16_10_wire_logic_cluster/lc_1/out
T_16_10_lc_trk_g0_1
T_16_10_wire_logic_cluster/lc_3/in_0

T_16_10_wire_logic_cluster/lc_1/out
T_16_10_lc_trk_g0_1
T_16_10_wire_logic_cluster/lc_5/in_0

End 

Net : this_vga_signals.N_6_0_cascade_
T_9_12_wire_logic_cluster/lc_1/ltout
T_9_12_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.g1_7_cascade_
T_9_12_wire_logic_cluster/lc_0/ltout
T_9_12_wire_logic_cluster/lc_1/in_2

End 

Net : this_ppu.N_132_0
T_15_11_wire_logic_cluster/lc_3/out
T_15_10_sp4_v_t_38
T_16_14_sp4_h_l_3
T_19_14_sp4_v_t_38
T_18_17_lc_trk_g2_6
T_18_17_wire_logic_cluster/lc_3/in_3

T_15_11_wire_logic_cluster/lc_3/out
T_15_10_sp4_v_t_38
T_16_14_sp4_h_l_3
T_19_14_sp4_v_t_38
T_18_17_lc_trk_g2_6
T_18_17_wire_logic_cluster/lc_6/in_0

T_15_11_wire_logic_cluster/lc_3/out
T_16_11_sp4_h_l_6
T_19_11_sp4_v_t_46
T_19_12_lc_trk_g3_6
T_19_12_wire_logic_cluster/lc_2/in_3

T_15_11_wire_logic_cluster/lc_3/out
T_15_10_sp4_v_t_38
T_14_13_lc_trk_g2_6
T_14_13_wire_logic_cluster/lc_7/in_1

T_15_11_wire_logic_cluster/lc_3/out
T_15_10_sp4_v_t_38
T_16_14_sp4_h_l_3
T_19_14_sp4_v_t_38
T_19_16_lc_trk_g2_3
T_19_16_wire_logic_cluster/lc_2/in_1

T_15_11_wire_logic_cluster/lc_3/out
T_15_10_sp4_v_t_38
T_16_14_sp4_h_l_3
T_19_14_sp4_v_t_38
T_19_16_lc_trk_g2_3
T_19_16_wire_logic_cluster/lc_4/in_3

T_15_11_wire_logic_cluster/lc_3/out
T_15_10_sp4_v_t_38
T_15_14_lc_trk_g1_3
T_15_14_wire_logic_cluster/lc_7/in_3

T_15_11_wire_logic_cluster/lc_3/out
T_14_12_lc_trk_g1_3
T_14_12_wire_logic_cluster/lc_7/in_3

End 

Net : this_ppu.M_state_q_RNILG0GDZ0Z_0
T_18_17_wire_logic_cluster/lc_3/out
T_18_16_sp4_v_t_38
T_19_16_sp4_h_l_8
T_15_16_sp4_h_l_4
T_18_16_sp4_v_t_41
T_18_18_lc_trk_g2_4
T_18_18_wire_logic_cluster/lc_5/s_r

T_18_17_wire_logic_cluster/lc_3/out
T_18_16_sp4_v_t_38
T_19_16_sp4_h_l_8
T_15_16_sp4_h_l_4
T_18_16_sp4_v_t_41
T_18_18_lc_trk_g2_4
T_18_18_wire_logic_cluster/lc_5/s_r

T_18_17_wire_logic_cluster/lc_3/out
T_18_16_sp4_v_t_38
T_19_16_sp4_h_l_8
T_15_16_sp4_h_l_4
T_18_16_sp4_v_t_41
T_18_18_lc_trk_g2_4
T_18_18_wire_logic_cluster/lc_5/s_r

T_18_17_wire_logic_cluster/lc_3/out
T_18_16_sp4_v_t_38
T_19_16_sp4_h_l_8
T_19_16_lc_trk_g1_5
T_19_16_wire_logic_cluster/lc_5/s_r

T_18_17_wire_logic_cluster/lc_3/out
T_18_16_sp4_v_t_38
T_19_16_sp4_h_l_8
T_19_16_lc_trk_g1_5
T_19_16_wire_logic_cluster/lc_5/s_r

T_18_17_wire_logic_cluster/lc_3/out
T_18_16_sp4_v_t_38
T_19_16_sp4_h_l_8
T_19_16_lc_trk_g1_5
T_19_16_wire_logic_cluster/lc_5/s_r

T_18_17_wire_logic_cluster/lc_3/out
T_18_16_sp4_v_t_38
T_19_16_sp4_h_l_8
T_19_16_lc_trk_g1_5
T_19_16_wire_logic_cluster/lc_5/s_r

T_18_17_wire_logic_cluster/lc_3/out
T_18_16_sp4_v_t_38
T_19_16_sp4_h_l_8
T_19_16_lc_trk_g1_5
T_19_16_wire_logic_cluster/lc_5/s_r

End 

Net : this_sprites_ram.mem_out_bus1_2
T_25_8_wire_bram/ram/RDATA_3
T_25_7_sp4_v_t_40
T_22_11_sp4_h_l_10
T_21_11_lc_trk_g1_2
T_21_11_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.mult1_un75_sum_axbxc3_cascade_
T_10_10_wire_logic_cluster/lc_2/ltout
T_10_10_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_vga_signals_address_2
T_10_10_wire_logic_cluster/lc_3/out
T_10_9_sp4_v_t_38
T_10_5_sp4_v_t_38
T_7_5_sp4_h_l_3
T_8_5_lc_trk_g2_3
T_8_5_input0_5
T_8_5_wire_bram/ram/RADDR_2

End 

Net : M_this_map_ram_read_data_0
T_8_26_wire_bram/ram/RDATA_1
T_8_20_sp12_v_t_23
T_9_32_sp12_h_l_0
T_20_20_sp12_v_t_23
T_20_18_sp4_v_t_47
T_20_14_sp4_v_t_36
T_20_10_sp4_v_t_36
T_20_11_lc_trk_g2_4
T_20_11_wire_logic_cluster/lc_4/in_0

End 

Net : M_this_ppu_sprites_addr_6
T_20_11_wire_logic_cluster/lc_4/out
T_20_3_sp12_v_t_23
T_21_15_sp12_h_l_0
T_22_15_sp4_h_l_3
T_25_15_sp4_v_t_38
T_25_19_sp4_v_t_38
T_25_21_lc_trk_g2_3
T_25_21_input0_1
T_25_21_wire_bram/ram/RADDR_6

T_20_11_wire_logic_cluster/lc_4/out
T_20_3_sp12_v_t_23
T_21_15_sp12_h_l_0
T_22_15_sp4_h_l_3
T_25_15_sp4_v_t_38
T_25_19_lc_trk_g0_3
T_25_19_input0_1
T_25_19_wire_bram/ram/RADDR_6

T_20_11_wire_logic_cluster/lc_4/out
T_20_3_sp12_v_t_23
T_21_3_sp12_h_l_0
T_26_3_sp4_h_l_7
T_25_0_span4_vert_31
T_25_1_lc_trk_g2_7
T_25_1_input0_1
T_25_1_wire_bram/ram/RADDR_6

T_20_11_wire_logic_cluster/lc_4/out
T_20_3_sp12_v_t_23
T_9_3_sp12_h_l_0
T_8_3_sp12_v_t_23
T_8_13_lc_trk_g3_4
T_8_13_input0_1
T_8_13_wire_bram/ram/RADDR_6

T_20_11_wire_logic_cluster/lc_4/out
T_20_3_sp12_v_t_23
T_9_3_sp12_h_l_0
T_8_3_sp12_v_t_23
T_8_9_lc_trk_g3_4
T_8_9_input0_1
T_8_9_wire_bram/ram/RADDR_6

T_20_11_wire_logic_cluster/lc_4/out
T_20_3_sp12_v_t_23
T_9_3_sp12_h_l_0
T_8_3_sp12_v_t_23
T_8_15_lc_trk_g3_0
T_8_15_input0_1
T_8_15_wire_bram/ram/RADDR_6

T_20_11_wire_logic_cluster/lc_4/out
T_20_3_sp12_v_t_23
T_9_3_sp12_h_l_0
T_8_3_sp12_v_t_23
T_8_7_lc_trk_g3_0
T_8_7_input0_1
T_8_7_wire_bram/ram/RADDR_6

T_20_11_wire_logic_cluster/lc_4/out
T_20_9_sp4_v_t_37
T_21_13_sp4_h_l_6
T_24_13_sp4_v_t_43
T_25_17_sp4_h_l_6
T_25_17_lc_trk_g0_3
T_25_17_input0_1
T_25_17_wire_bram/ram/RADDR_6

T_20_11_wire_logic_cluster/lc_4/out
T_20_9_sp4_v_t_37
T_21_9_sp4_h_l_5
T_24_5_sp4_v_t_40
T_25_5_sp4_h_l_5
T_25_5_lc_trk_g1_0
T_25_5_input0_1
T_25_5_wire_bram/ram/RADDR_6

T_20_11_wire_logic_cluster/lc_4/out
T_13_11_sp12_h_l_0
T_12_11_sp4_h_l_1
T_8_11_sp4_h_l_1
T_8_11_lc_trk_g1_4
T_8_11_input0_1
T_8_11_wire_bram/ram/RADDR_6

T_20_11_wire_logic_cluster/lc_4/out
T_21_11_sp4_h_l_8
T_24_7_sp4_v_t_45
T_25_7_sp4_h_l_1
T_25_7_lc_trk_g1_4
T_25_7_input0_1
T_25_7_wire_bram/ram/RADDR_6

T_20_11_wire_logic_cluster/lc_4/out
T_20_3_sp12_v_t_23
T_21_15_sp12_h_l_0
T_25_15_lc_trk_g0_3
T_25_15_input0_1
T_25_15_wire_bram/ram/RADDR_6

T_20_11_wire_logic_cluster/lc_4/out
T_20_3_sp12_v_t_23
T_21_3_sp12_h_l_0
T_25_3_lc_trk_g0_3
T_25_3_input0_1
T_25_3_wire_bram/ram/RADDR_6

T_20_11_wire_logic_cluster/lc_4/out
T_20_9_sp4_v_t_37
T_21_13_sp4_h_l_6
T_25_13_sp4_h_l_6
T_25_13_lc_trk_g0_3
T_25_13_input0_1
T_25_13_wire_bram/ram/RADDR_6

T_20_11_wire_logic_cluster/lc_4/out
T_20_9_sp4_v_t_37
T_21_9_sp4_h_l_5
T_25_9_sp4_h_l_5
T_25_9_lc_trk_g1_0
T_25_9_input0_1
T_25_9_wire_bram/ram/RADDR_6

T_20_11_wire_logic_cluster/lc_4/out
T_21_11_sp4_h_l_8
T_25_11_sp4_h_l_4
T_25_11_lc_trk_g0_1
T_25_11_input0_1
T_25_11_wire_bram/ram/RADDR_6

End 

Net : M_this_oam_ram_read_data_1
T_25_24_wire_bram/ram/RDATA_1
T_25_21_sp4_v_t_36
T_22_21_sp4_h_l_1
T_21_17_sp4_v_t_43
T_18_17_sp4_h_l_0
T_17_17_lc_trk_g1_0
T_17_17_input_2_5
T_17_17_wire_logic_cluster/lc_5/in_2

T_25_24_wire_bram/ram/RDATA_1
T_24_23_lc_trk_g2_6
T_24_23_wire_logic_cluster/lc_7/in_1

End 

Net : M_this_oam_ram_read_data_12
T_25_23_wire_bram/ram/RDATA_12
T_25_20_sp4_v_t_46
T_22_20_sp4_h_l_5
T_22_20_lc_trk_g1_0
T_22_20_wire_logic_cluster/lc_6/in_1

T_25_23_wire_bram/ram/RDATA_12
T_25_20_sp4_v_t_46
T_22_20_sp4_h_l_5
T_18_20_sp4_h_l_1
T_18_20_lc_trk_g0_4
T_18_20_wire_logic_cluster/lc_3/in_1

T_25_23_wire_bram/ram/RDATA_12
T_25_20_sp4_v_t_46
T_22_20_sp4_h_l_5
T_18_20_sp4_h_l_1
T_18_20_lc_trk_g0_4
T_18_20_input_2_6
T_18_20_wire_logic_cluster/lc_6/in_2

T_25_23_wire_bram/ram/RDATA_12
T_25_19_sp4_v_t_43
T_22_19_sp4_h_l_6
T_18_19_sp4_h_l_9
T_19_19_lc_trk_g2_1
T_19_19_wire_logic_cluster/lc_4/in_1

T_25_23_wire_bram/ram/RDATA_12
T_24_22_lc_trk_g2_3
T_24_22_wire_logic_cluster/lc_2/in_1

End 

Net : this_sprites_ram.mem_out_bus5_1
T_25_11_wire_bram/ram/RDATA_11
T_24_10_lc_trk_g2_4
T_24_10_wire_logic_cluster/lc_0/in_0

End 

Net : this_vga_signals.mult1_un40_sum_axb1_i_0
T_12_8_wire_logic_cluster/lc_1/out
T_11_8_lc_trk_g2_1
T_11_8_wire_logic_cluster/lc_7/in_0

End 

Net : this_vga_signals.if_i4_mux_cascade_
T_9_11_wire_logic_cluster/lc_2/ltout
T_9_11_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_oam_ram_read_data_i_11
T_21_19_wire_logic_cluster/lc_2/out
T_19_19_sp4_h_l_1
T_18_19_lc_trk_g0_1
T_18_19_input_2_3
T_18_19_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_ppu_sprites_addr_3
T_22_15_wire_logic_cluster/lc_3/out
T_16_15_sp12_h_l_1
T_4_15_sp12_h_l_1
T_6_15_sp4_h_l_2
T_9_11_sp4_v_t_39
T_9_7_sp4_v_t_40
T_6_7_sp4_h_l_11
T_8_7_lc_trk_g2_6
T_8_7_input0_4
T_8_7_wire_bram/ram/RADDR_3

T_22_15_wire_logic_cluster/lc_3/out
T_23_15_sp4_h_l_6
T_26_11_sp4_v_t_37
T_23_11_sp4_h_l_6
T_26_7_sp4_v_t_43
T_23_7_sp4_h_l_0
T_26_3_sp4_v_t_37
T_26_0_span4_vert_27
T_25_3_lc_trk_g1_3
T_25_3_input0_4
T_25_3_wire_bram/ram/RADDR_3

T_22_15_wire_logic_cluster/lc_3/out
T_23_15_sp4_h_l_6
T_26_11_sp4_v_t_37
T_23_11_sp4_h_l_6
T_26_7_sp4_v_t_43
T_23_7_sp4_h_l_0
T_26_3_sp4_v_t_37
T_26_0_span4_vert_27
T_25_1_lc_trk_g1_3
T_25_1_input0_4
T_25_1_wire_bram/ram/RADDR_3

T_22_15_wire_logic_cluster/lc_3/out
T_16_15_sp12_h_l_1
T_4_15_sp12_h_l_1
T_6_15_sp4_h_l_2
T_9_11_sp4_v_t_39
T_9_7_sp4_v_t_40
T_8_9_lc_trk_g1_5
T_8_9_input0_4
T_8_9_wire_bram/ram/RADDR_3

T_22_15_wire_logic_cluster/lc_3/out
T_16_15_sp12_h_l_1
T_4_15_sp12_h_l_1
T_6_15_sp4_h_l_2
T_9_11_sp4_v_t_39
T_6_11_sp4_h_l_2
T_8_11_lc_trk_g3_7
T_8_11_input0_4
T_8_11_wire_bram/ram/RADDR_3

T_22_15_wire_logic_cluster/lc_3/out
T_23_15_sp4_h_l_6
T_26_11_sp4_v_t_37
T_23_11_sp4_h_l_6
T_26_7_sp4_v_t_43
T_23_7_sp4_h_l_0
T_26_3_sp4_v_t_37
T_25_5_lc_trk_g0_0
T_25_5_input0_4
T_25_5_wire_bram/ram/RADDR_3

T_22_15_wire_logic_cluster/lc_3/out
T_16_15_sp12_h_l_1
T_4_15_sp12_h_l_1
T_6_15_sp4_h_l_2
T_9_11_sp4_v_t_39
T_8_13_lc_trk_g0_2
T_8_13_input0_4
T_8_13_wire_bram/ram/RADDR_3

T_22_15_wire_logic_cluster/lc_3/out
T_23_15_sp4_h_l_6
T_26_11_sp4_v_t_37
T_23_11_sp4_h_l_6
T_26_7_sp4_v_t_43
T_23_7_sp4_h_l_0
T_25_7_lc_trk_g3_5
T_25_7_input0_4
T_25_7_wire_bram/ram/RADDR_3

T_22_15_wire_logic_cluster/lc_3/out
T_23_15_sp4_h_l_6
T_26_11_sp4_v_t_37
T_23_11_sp4_h_l_6
T_26_7_sp4_v_t_43
T_25_9_lc_trk_g0_6
T_25_9_input0_4
T_25_9_wire_bram/ram/RADDR_3

T_22_15_wire_logic_cluster/lc_3/out
T_23_15_sp4_h_l_6
T_26_15_sp4_v_t_43
T_26_19_sp4_v_t_43
T_25_21_lc_trk_g0_6
T_25_21_input0_4
T_25_21_wire_bram/ram/RADDR_3

T_22_15_wire_logic_cluster/lc_3/out
T_23_15_sp4_h_l_6
T_26_11_sp4_v_t_37
T_23_11_sp4_h_l_6
T_25_11_lc_trk_g3_3
T_25_11_input0_4
T_25_11_wire_bram/ram/RADDR_3

T_22_15_wire_logic_cluster/lc_3/out
T_23_15_sp4_h_l_6
T_26_15_sp4_v_t_43
T_23_19_sp4_h_l_6
T_25_19_lc_trk_g3_3
T_25_19_input0_4
T_25_19_wire_bram/ram/RADDR_3

T_22_15_wire_logic_cluster/lc_3/out
T_16_15_sp12_h_l_1
T_4_15_sp12_h_l_1
T_8_15_lc_trk_g0_2
T_8_15_input0_4
T_8_15_wire_bram/ram/RADDR_3

T_22_15_wire_logic_cluster/lc_3/out
T_23_15_sp4_h_l_6
T_26_11_sp4_v_t_37
T_25_13_lc_trk_g0_0
T_25_13_input0_4
T_25_13_wire_bram/ram/RADDR_3

T_22_15_wire_logic_cluster/lc_3/out
T_23_15_sp4_h_l_6
T_26_15_sp4_v_t_43
T_25_17_lc_trk_g0_6
T_25_17_input0_4
T_25_17_wire_bram/ram/RADDR_3

T_22_15_wire_logic_cluster/lc_3/out
T_23_15_sp4_h_l_6
T_25_15_lc_trk_g3_3
T_25_15_input0_4
T_25_15_wire_bram/ram/RADDR_3

End 

Net : this_ppu.un2_vscroll_axb_0
T_23_16_wire_logic_cluster/lc_0/out
T_22_15_lc_trk_g3_0
T_22_15_wire_logic_cluster/lc_3/in_0

End 

Net : M_this_ppu_vram_data_0
T_19_11_wire_logic_cluster/lc_0/out
T_20_9_sp4_v_t_44
T_17_9_sp4_h_l_9
T_13_9_sp4_h_l_0
T_9_9_sp4_h_l_3
T_8_5_sp4_v_t_38
T_8_6_lc_trk_g2_6
T_8_6_wire_bram/ram/WDATA_0

End 

Net : bfn_19_20_0_
T_19_20_wire_logic_cluster/carry_in_mux/cout
T_19_20_wire_logic_cluster/lc_0/in_3

End 

Net : this_ppu.N_156
T_19_11_wire_logic_cluster/lc_1/out
T_15_11_sp12_h_l_1
T_16_11_lc_trk_g1_5
T_16_11_wire_logic_cluster/lc_7/in_1

T_19_11_wire_logic_cluster/lc_1/out
T_19_12_lc_trk_g0_1
T_19_12_wire_logic_cluster/lc_5/in_0

T_19_11_wire_logic_cluster/lc_1/out
T_18_10_lc_trk_g2_1
T_18_10_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.g1_1_0
T_10_12_wire_logic_cluster/lc_1/out
T_10_11_lc_trk_g0_1
T_10_11_wire_logic_cluster/lc_3/in_0

End 

Net : this_sprites_ram.mem_out_bus5_0
T_25_12_wire_bram/ram/RDATA_3
T_23_12_sp4_h_l_5
T_22_8_sp4_v_t_40
T_21_11_lc_trk_g3_0
T_21_11_input_2_5
T_21_11_wire_logic_cluster/lc_5/in_2

End 

Net : this_sprites_ram.mem_out_bus3_0
T_8_10_wire_bram/ram/RDATA_3
T_0_10_span12_horz_0
T_13_10_sp12_h_l_0
T_18_10_lc_trk_g0_4
T_18_10_wire_logic_cluster/lc_5/in_1

End 

Net : this_vga_signals.SUM_2_i_1_2_3
T_13_9_wire_logic_cluster/lc_3/out
T_12_8_lc_trk_g2_3
T_12_8_input_2_1
T_12_8_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.N_6_1_0
T_10_13_wire_logic_cluster/lc_0/out
T_10_12_lc_trk_g1_0
T_10_12_wire_logic_cluster/lc_6/in_1

End 

Net : this_ppu.un1_M_haddress_q_2_4
T_18_20_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_46
T_18_19_lc_trk_g3_3
T_18_19_input_2_4
T_18_19_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.M_vcounter_qZ0Z_4
T_14_10_wire_logic_cluster/lc_0/out
T_14_10_sp4_h_l_5
T_16_10_lc_trk_g2_0
T_16_10_wire_logic_cluster/lc_0/in_0

T_14_10_wire_logic_cluster/lc_0/out
T_14_10_sp4_h_l_5
T_13_6_sp4_v_t_40
T_12_9_lc_trk_g3_0
T_12_9_wire_logic_cluster/lc_6/in_1

T_14_10_wire_logic_cluster/lc_0/out
T_14_10_sp4_h_l_5
T_10_10_sp4_h_l_8
T_11_10_lc_trk_g2_0
T_11_10_wire_logic_cluster/lc_7/in_1

T_14_10_wire_logic_cluster/lc_0/out
T_14_10_sp4_h_l_5
T_16_10_lc_trk_g2_0
T_16_10_wire_logic_cluster/lc_1/in_1

T_14_10_wire_logic_cluster/lc_0/out
T_14_10_sp4_h_l_5
T_10_10_sp4_h_l_1
T_12_10_lc_trk_g3_4
T_12_10_wire_logic_cluster/lc_6/in_1

T_14_10_wire_logic_cluster/lc_0/out
T_11_10_sp12_h_l_0
T_10_0_span12_vert_19
T_10_9_lc_trk_g2_3
T_10_9_wire_logic_cluster/lc_4/in_1

T_14_10_wire_logic_cluster/lc_0/out
T_14_10_sp4_h_l_5
T_10_10_sp4_h_l_1
T_12_10_lc_trk_g3_4
T_12_10_wire_logic_cluster/lc_3/in_0

T_14_10_wire_logic_cluster/lc_0/out
T_14_10_sp4_h_l_5
T_13_6_sp4_v_t_40
T_12_9_lc_trk_g3_0
T_12_9_wire_logic_cluster/lc_3/in_0

T_14_10_wire_logic_cluster/lc_0/out
T_13_11_lc_trk_g1_0
T_13_11_wire_logic_cluster/lc_3/in_0

T_14_10_wire_logic_cluster/lc_0/out
T_13_11_lc_trk_g1_0
T_13_11_wire_logic_cluster/lc_0/in_3

T_14_10_wire_logic_cluster/lc_0/out
T_14_11_lc_trk_g1_0
T_14_11_wire_logic_cluster/lc_2/in_3

T_14_10_wire_logic_cluster/lc_0/out
T_14_10_sp4_h_l_5
T_10_10_sp4_h_l_8
T_13_6_sp4_v_t_45
T_12_9_lc_trk_g3_5
T_12_9_wire_logic_cluster/lc_5/in_1

T_14_10_wire_logic_cluster/lc_0/out
T_14_11_lc_trk_g1_0
T_14_11_wire_logic_cluster/lc_3/in_0

T_14_10_wire_logic_cluster/lc_0/out
T_14_10_sp4_h_l_5
T_10_10_sp4_h_l_1
T_12_10_lc_trk_g3_4
T_12_10_wire_logic_cluster/lc_4/in_1

T_14_10_wire_logic_cluster/lc_0/out
T_14_10_sp4_h_l_5
T_10_10_sp4_h_l_8
T_13_6_sp4_v_t_45
T_12_9_lc_trk_g3_5
T_12_9_wire_logic_cluster/lc_7/in_3

T_14_10_wire_logic_cluster/lc_0/out
T_14_10_sp4_h_l_5
T_13_10_sp4_v_t_46
T_12_11_lc_trk_g3_6
T_12_11_wire_logic_cluster/lc_3/in_0

T_14_10_wire_logic_cluster/lc_0/out
T_11_10_sp12_h_l_0
T_11_10_lc_trk_g0_3
T_11_10_input_2_5
T_11_10_wire_logic_cluster/lc_5/in_2

T_14_10_wire_logic_cluster/lc_0/out
T_14_10_sp4_h_l_5
T_10_10_sp4_h_l_8
T_11_10_lc_trk_g2_0
T_11_10_wire_logic_cluster/lc_3/in_3

T_14_10_wire_logic_cluster/lc_0/out
T_14_10_sp4_h_l_5
T_13_10_lc_trk_g0_5
T_13_10_wire_logic_cluster/lc_6/in_1

T_14_10_wire_logic_cluster/lc_0/out
T_13_10_sp4_h_l_8
T_12_6_sp4_v_t_36
T_11_9_lc_trk_g2_4
T_11_9_wire_logic_cluster/lc_3/in_1

T_14_10_wire_logic_cluster/lc_0/out
T_11_10_sp12_h_l_0
T_11_10_lc_trk_g0_3
T_11_10_input_2_1
T_11_10_wire_logic_cluster/lc_1/in_2

T_14_10_wire_logic_cluster/lc_0/out
T_15_9_lc_trk_g3_0
T_15_9_wire_logic_cluster/lc_4/in_1

T_14_10_wire_logic_cluster/lc_0/out
T_14_10_sp4_h_l_5
T_13_10_sp4_v_t_46
T_12_11_lc_trk_g3_6
T_12_11_input_2_7
T_12_11_wire_logic_cluster/lc_7/in_2

T_14_10_wire_logic_cluster/lc_0/out
T_14_10_sp4_h_l_5
T_13_10_sp4_v_t_46
T_12_12_lc_trk_g0_0
T_12_12_wire_logic_cluster/lc_2/in_0

End 

Net : M_this_oam_ram_read_data_5
T_25_24_wire_bram/ram/RDATA_5
T_25_20_sp4_v_t_41
T_24_22_lc_trk_g1_4
T_24_22_wire_logic_cluster/lc_6/in_1

T_25_24_wire_bram/ram/RDATA_5
T_25_20_sp4_v_t_41
T_22_20_sp4_h_l_4
T_18_20_sp4_h_l_0
T_20_20_lc_trk_g2_5
T_20_20_wire_logic_cluster/lc_2/in_3

End 

Net : this_pixel_clk_M_counter_q_i_1
T_16_13_wire_logic_cluster/lc_4/out
T_16_13_lc_trk_g0_4
T_16_13_wire_logic_cluster/lc_6/in_0

T_16_13_wire_logic_cluster/lc_4/out
T_16_13_lc_trk_g0_4
T_16_13_wire_logic_cluster/lc_4/in_0

End 

Net : M_this_oam_ram_read_data_7
T_25_24_wire_bram/ram/RDATA_7
T_25_20_sp4_v_t_37
T_24_22_lc_trk_g0_0
T_24_22_input_2_6
T_24_22_wire_logic_cluster/lc_6/in_2

T_25_24_wire_bram/ram/RDATA_7
T_22_24_sp12_h_l_0
T_21_12_sp12_v_t_23
T_10_12_sp12_h_l_0
T_17_12_sp4_h_l_9
T_20_8_sp4_v_t_44
T_19_11_lc_trk_g3_4
T_19_11_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.mult1_un68_sum_c3_0_0
T_10_14_wire_logic_cluster/lc_0/out
T_10_10_sp4_v_t_37
T_9_11_lc_trk_g2_5
T_9_11_wire_logic_cluster/lc_4/in_1

End 

Net : this_vga_signals.mult1_un61_sum_axb1_1
T_10_13_wire_logic_cluster/lc_6/out
T_10_12_lc_trk_g1_6
T_10_12_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.mult1_un61_sum_axb1
T_9_11_wire_logic_cluster/lc_0/out
T_9_11_lc_trk_g1_0
T_9_11_input_2_7
T_9_11_wire_logic_cluster/lc_7/in_2

End 

Net : this_pixel_clk_M_counter_q_0
T_15_14_wire_logic_cluster/lc_0/out
T_16_13_lc_trk_g3_0
T_16_13_wire_logic_cluster/lc_6/in_1

T_15_14_wire_logic_cluster/lc_0/out
T_16_13_lc_trk_g3_0
T_16_13_wire_logic_cluster/lc_4/in_1

T_15_14_wire_logic_cluster/lc_0/out
T_15_14_lc_trk_g1_0
T_15_14_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_ppu_vram_addr_7
T_19_16_wire_logic_cluster/lc_3/out
T_19_17_lc_trk_g0_3
T_19_17_wire_logic_cluster/lc_0/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_sp4_h_l_11
T_23_16_sp4_h_l_7
T_24_16_lc_trk_g2_7
T_24_16_wire_logic_cluster/lc_0/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_sp4_h_l_11
T_23_16_sp4_h_l_7
T_23_16_lc_trk_g1_2
T_23_16_wire_logic_cluster/lc_0/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_sp4_h_l_11
T_22_12_sp4_v_t_46
T_22_15_lc_trk_g0_6
T_22_15_wire_logic_cluster/lc_3/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_19_7_sp12_v_t_22
T_19_6_sp4_v_t_46
T_16_6_sp4_h_l_11
T_12_6_sp4_h_l_11
T_8_6_sp4_h_l_2
T_8_6_lc_trk_g1_7
T_8_6_input0_0
T_8_6_wire_bram/ram/WADDR_7

T_19_16_wire_logic_cluster/lc_3/out
T_18_17_lc_trk_g0_3
T_18_17_wire_logic_cluster/lc_6/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_lc_trk_g1_3
T_19_16_wire_logic_cluster/lc_2/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_lc_trk_g1_3
T_19_16_wire_logic_cluster/lc_4/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_lc_trk_g1_3
T_19_16_wire_logic_cluster/lc_3/in_3

End 

Net : M_this_oam_ram_read_data_10
T_25_23_wire_bram/ram/RDATA_10
T_25_19_sp4_v_t_47
T_22_19_sp4_h_l_4
T_24_19_lc_trk_g2_1
T_24_19_wire_logic_cluster/lc_2/in_1

T_25_23_wire_bram/ram/RDATA_10
T_25_19_sp4_v_t_47
T_22_19_sp4_h_l_4
T_18_19_sp4_h_l_0
T_19_19_lc_trk_g2_0
T_19_19_input_2_2
T_19_19_wire_logic_cluster/lc_2/in_2

T_25_23_wire_bram/ram/RDATA_10
T_25_19_sp4_v_t_47
T_22_19_sp4_h_l_4
T_18_19_sp4_h_l_0
T_18_19_lc_trk_g0_5
T_18_19_wire_logic_cluster/lc_2/in_1

End 

Net : this_ppu.M_this_ppu_vram_addr_i_7
T_19_17_wire_logic_cluster/lc_0/out
T_20_15_sp4_v_t_44
T_20_19_lc_trk_g0_1
T_20_19_wire_logic_cluster/lc_0/in_1

T_19_17_wire_logic_cluster/lc_0/out
T_19_17_lc_trk_g3_0
T_19_17_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_oam_ram_read_data_4
T_25_24_wire_bram/ram/RDATA_4
T_25_21_sp4_v_t_46
T_24_22_lc_trk_g3_6
T_24_22_wire_logic_cluster/lc_6/in_3

T_25_24_wire_bram/ram/RDATA_4
T_25_20_sp4_v_t_43
T_25_16_sp4_v_t_43
T_24_17_lc_trk_g3_3
T_24_17_wire_logic_cluster/lc_1/in_3

End 

Net : this_ppu.un1_M_haddress_q_2_5
T_18_20_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_41
T_18_19_lc_trk_g2_1
T_18_19_input_2_5
T_18_19_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_ppu_vram_addr_0
T_16_11_wire_logic_cluster/lc_7/out
T_16_11_sp4_h_l_3
T_19_11_sp4_v_t_45
T_19_15_sp4_v_t_41
T_20_19_sp4_h_l_10
T_24_19_sp4_h_l_6
T_24_19_lc_trk_g0_3
T_24_19_wire_logic_cluster/lc_0/in_1

T_16_11_wire_logic_cluster/lc_7/out
T_16_11_sp4_h_l_3
T_19_11_sp4_v_t_45
T_19_15_sp4_v_t_41
T_18_19_lc_trk_g1_4
T_18_19_wire_logic_cluster/lc_0/in_3

T_16_11_wire_logic_cluster/lc_7/out
T_16_11_sp4_h_l_3
T_18_11_lc_trk_g3_6
T_18_11_wire_logic_cluster/lc_4/in_3

T_16_11_wire_logic_cluster/lc_7/out
T_16_11_sp4_h_l_3
T_18_11_lc_trk_g3_6
T_18_11_wire_logic_cluster/lc_5/in_0

T_16_11_wire_logic_cluster/lc_7/out
T_16_11_sp4_h_l_3
T_19_7_sp4_v_t_44
T_18_10_lc_trk_g3_4
T_18_10_wire_logic_cluster/lc_0/in_1

T_16_11_wire_logic_cluster/lc_7/out
T_16_6_sp12_v_t_22
T_5_6_sp12_h_l_1
T_8_6_lc_trk_g0_1
T_8_6_input0_7
T_8_6_wire_bram/ram/WADDR_0

T_16_11_wire_logic_cluster/lc_7/out
T_16_11_sp4_h_l_3
T_18_11_lc_trk_g3_6
T_18_11_wire_logic_cluster/lc_1/in_0

T_16_11_wire_logic_cluster/lc_7/out
T_16_11_sp4_h_l_3
T_16_11_lc_trk_g0_6
T_16_11_wire_logic_cluster/lc_3/in_1

T_16_11_wire_logic_cluster/lc_7/out
T_16_11_sp4_h_l_3
T_16_11_lc_trk_g0_6
T_16_11_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.if_m2_1_cascade_
T_10_10_wire_logic_cluster/lc_1/ltout
T_10_10_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.mult1_un54_sum_c3_0
T_11_12_wire_logic_cluster/lc_3/out
T_10_11_lc_trk_g2_3
T_10_11_wire_logic_cluster/lc_0/in_1

T_11_12_wire_logic_cluster/lc_3/out
T_11_12_sp4_h_l_11
T_10_8_sp4_v_t_46
T_10_4_sp4_v_t_39
T_9_6_lc_trk_g1_2
T_9_6_wire_logic_cluster/lc_6/in_3

End 

Net : this_ppu.M_vaddress_q_i_1
T_19_17_wire_logic_cluster/lc_1/out
T_20_15_sp4_v_t_46
T_20_19_lc_trk_g1_3
T_20_19_wire_logic_cluster/lc_1/in_1

T_19_17_wire_logic_cluster/lc_1/out
T_19_17_lc_trk_g3_1
T_19_17_wire_logic_cluster/lc_1/in_1

End 

Net : this_ppu.M_vaddress_qZ0Z_1
T_19_16_wire_logic_cluster/lc_2/out
T_19_17_lc_trk_g0_2
T_19_17_wire_logic_cluster/lc_1/in_3

T_19_16_wire_logic_cluster/lc_2/out
T_14_16_sp12_h_l_0
T_24_16_lc_trk_g1_7
T_24_16_wire_logic_cluster/lc_1/in_1

T_19_16_wire_logic_cluster/lc_2/out
T_14_16_sp12_h_l_0
T_21_16_sp4_h_l_9
T_24_12_sp4_v_t_44
T_24_15_lc_trk_g1_4
T_24_15_wire_logic_cluster/lc_6/in_3

T_19_16_wire_logic_cluster/lc_2/out
T_18_17_lc_trk_g1_2
T_18_17_wire_logic_cluster/lc_6/in_1

T_19_16_wire_logic_cluster/lc_2/out
T_19_16_lc_trk_g2_2
T_19_16_input_2_4
T_19_16_wire_logic_cluster/lc_4/in_2

T_19_16_wire_logic_cluster/lc_2/out
T_19_16_lc_trk_g2_2
T_19_16_input_2_2
T_19_16_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_oam_ram_read_data_13
T_25_23_wire_bram/ram/RDATA_13
T_25_20_sp4_v_t_44
T_22_20_sp4_h_l_9
T_18_20_sp4_h_l_9
T_18_20_lc_trk_g1_4
T_18_20_wire_logic_cluster/lc_6/in_3

T_25_23_wire_bram/ram/RDATA_13
T_25_19_sp4_v_t_41
T_22_19_sp4_h_l_10
T_18_19_sp4_h_l_10
T_19_19_lc_trk_g2_2
T_19_19_wire_logic_cluster/lc_5/in_1

T_25_23_wire_bram/ram/RDATA_13
T_24_22_lc_trk_g2_2
T_24_22_wire_logic_cluster/lc_2/in_0

T_25_23_wire_bram/ram/RDATA_13
T_25_19_sp4_v_t_41
T_22_19_sp4_h_l_10
T_21_19_lc_trk_g1_2
T_21_19_wire_logic_cluster/lc_6/in_1

End 

Net : M_this_ppu_sprites_addr_8
T_17_17_wire_logic_cluster/lc_4/out
T_18_17_sp12_h_l_0
T_23_17_sp4_h_l_7
T_26_13_sp4_v_t_42
T_23_13_sp4_h_l_1
T_26_9_sp4_v_t_42
T_23_9_sp4_h_l_1
T_26_5_sp4_v_t_42
T_25_7_lc_trk_g0_7
T_25_7_input2_7
T_25_7_wire_bram/ram/RADDR_8

T_17_17_wire_logic_cluster/lc_4/out
T_18_17_sp12_h_l_0
T_17_5_sp12_v_t_23
T_18_5_sp12_h_l_0
T_27_5_sp4_h_l_11
T_26_1_sp4_v_t_41
T_26_0_span4_vert_0
T_25_1_lc_trk_g1_0
T_25_1_input2_7
T_25_1_wire_bram/ram/RADDR_8

T_17_17_wire_logic_cluster/lc_4/out
T_18_17_sp12_h_l_0
T_17_5_sp12_v_t_23
T_18_5_sp12_h_l_0
T_27_5_sp4_h_l_11
T_26_1_sp4_v_t_41
T_25_3_lc_trk_g1_4
T_25_3_input2_7
T_25_3_wire_bram/ram/RADDR_8

T_17_17_wire_logic_cluster/lc_4/out
T_10_17_sp12_h_l_0
T_9_17_sp4_h_l_1
T_8_13_sp4_v_t_43
T_9_13_sp4_h_l_11
T_8_9_sp4_v_t_46
T_8_5_sp4_v_t_39
T_8_7_lc_trk_g3_2
T_8_7_input2_7
T_8_7_wire_bram/ram/RADDR_8

T_17_17_wire_logic_cluster/lc_4/out
T_18_17_sp12_h_l_0
T_23_17_sp4_h_l_7
T_26_13_sp4_v_t_42
T_23_13_sp4_h_l_1
T_26_9_sp4_v_t_42
T_23_9_sp4_h_l_1
T_25_9_lc_trk_g3_4
T_25_9_input2_7
T_25_9_wire_bram/ram/RADDR_8

T_17_17_wire_logic_cluster/lc_4/out
T_18_17_sp12_h_l_0
T_17_5_sp12_v_t_23
T_18_5_sp12_h_l_0
T_25_5_sp4_h_l_9
T_25_5_lc_trk_g1_4
T_25_5_input2_7
T_25_5_wire_bram/ram/RADDR_8

T_17_17_wire_logic_cluster/lc_4/out
T_18_17_sp12_h_l_0
T_23_17_sp4_h_l_7
T_26_13_sp4_v_t_42
T_23_13_sp4_h_l_1
T_26_9_sp4_v_t_42
T_25_11_lc_trk_g0_7
T_25_11_input2_7
T_25_11_wire_bram/ram/RADDR_8

T_17_17_wire_logic_cluster/lc_4/out
T_10_17_sp12_h_l_0
T_9_17_sp4_h_l_1
T_8_13_sp4_v_t_43
T_9_13_sp4_h_l_11
T_8_9_sp4_v_t_46
T_8_11_lc_trk_g2_3
T_8_11_input2_7
T_8_11_wire_bram/ram/RADDR_8

T_17_17_wire_logic_cluster/lc_4/out
T_18_17_sp12_h_l_0
T_23_17_sp4_h_l_7
T_26_13_sp4_v_t_42
T_23_13_sp4_h_l_1
T_25_13_lc_trk_g3_4
T_25_13_input2_7
T_25_13_wire_bram/ram/RADDR_8

T_17_17_wire_logic_cluster/lc_4/out
T_10_17_sp12_h_l_0
T_9_17_sp4_h_l_1
T_8_13_sp4_v_t_43
T_9_13_sp4_h_l_11
T_8_13_lc_trk_g0_3
T_8_13_input2_7
T_8_13_wire_bram/ram/RADDR_8

T_17_17_wire_logic_cluster/lc_4/out
T_18_17_sp12_h_l_0
T_23_17_sp4_h_l_7
T_26_13_sp4_v_t_42
T_25_15_lc_trk_g0_7
T_25_15_input2_7
T_25_15_wire_bram/ram/RADDR_8

T_17_17_wire_logic_cluster/lc_4/out
T_18_17_sp12_h_l_0
T_23_17_sp4_h_l_7
T_26_17_sp4_v_t_37
T_25_19_lc_trk_g1_0
T_25_19_input2_7
T_25_19_wire_bram/ram/RADDR_8

T_17_17_wire_logic_cluster/lc_4/out
T_10_17_sp12_h_l_0
T_9_17_sp4_h_l_1
T_8_13_sp4_v_t_43
T_8_15_lc_trk_g3_6
T_8_15_input2_7
T_8_15_wire_bram/ram/RADDR_8

T_17_17_wire_logic_cluster/lc_4/out
T_18_17_sp12_h_l_0
T_23_17_sp4_h_l_7
T_26_17_sp4_v_t_37
T_25_21_lc_trk_g1_0
T_25_21_input2_7
T_25_21_wire_bram/ram/RADDR_8

T_17_17_wire_logic_cluster/lc_4/out
T_17_9_sp12_v_t_23
T_6_9_sp12_h_l_0
T_8_9_lc_trk_g0_7
T_8_9_input2_7
T_8_9_wire_bram/ram/RADDR_8

T_17_17_wire_logic_cluster/lc_4/out
T_18_17_sp12_h_l_0
T_25_17_lc_trk_g1_0
T_25_17_input2_7
T_25_17_wire_bram/ram/RADDR_8

End 

Net : M_this_map_ram_read_data_2
T_8_25_wire_bram/ram/RDATA_9
T_8_19_sp12_v_t_23
T_9_19_sp12_h_l_0
T_14_19_sp4_h_l_7
T_17_15_sp4_v_t_42
T_17_17_lc_trk_g3_7
T_17_17_wire_logic_cluster/lc_4/in_0

End 

Net : M_this_ppu_vram_addr_1
T_16_11_wire_logic_cluster/lc_3/out
T_16_11_sp4_h_l_11
T_19_11_sp4_v_t_41
T_19_15_sp4_v_t_42
T_20_19_sp4_h_l_7
T_24_19_sp4_h_l_3
T_24_19_lc_trk_g0_6
T_24_19_wire_logic_cluster/lc_1/in_1

T_16_11_wire_logic_cluster/lc_3/out
T_16_11_sp4_h_l_11
T_19_11_sp4_v_t_41
T_19_15_sp4_v_t_42
T_18_19_lc_trk_g1_7
T_18_19_wire_logic_cluster/lc_1/in_3

T_16_11_wire_logic_cluster/lc_3/out
T_16_11_sp4_h_l_11
T_19_11_sp4_v_t_41
T_19_15_sp4_v_t_42
T_20_19_sp4_h_l_7
T_24_19_sp4_h_l_3
T_23_19_lc_trk_g0_3
T_23_19_wire_logic_cluster/lc_2/in_3

T_16_11_wire_logic_cluster/lc_3/out
T_16_11_sp4_h_l_11
T_19_11_sp4_v_t_41
T_19_7_sp4_v_t_41
T_18_10_lc_trk_g3_1
T_18_10_wire_logic_cluster/lc_0/in_0

T_16_11_wire_logic_cluster/lc_3/out
T_10_11_sp12_h_l_1
T_9_0_span12_vert_21
T_9_4_sp4_v_t_40
T_8_6_lc_trk_g1_5
T_8_6_input0_6
T_8_6_wire_bram/ram/WADDR_1

T_16_11_wire_logic_cluster/lc_3/out
T_16_11_sp4_h_l_11
T_18_11_lc_trk_g2_6
T_18_11_wire_logic_cluster/lc_1/in_1

T_16_11_wire_logic_cluster/lc_3/out
T_16_11_lc_trk_g0_3
T_16_11_wire_logic_cluster/lc_3/in_0

End 

Net : this_vga_signals.g0_0
T_9_13_wire_logic_cluster/lc_0/out
T_9_13_lc_trk_g2_0
T_9_13_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.g0_6_1
T_10_13_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g3_3
T_9_13_input_2_0
T_9_13_wire_logic_cluster/lc_0/in_2

End 

Net : this_vga_signals.SUM_3_cascade_
T_10_13_wire_logic_cluster/lc_2/ltout
T_10_13_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.g1_1
T_9_12_wire_logic_cluster/lc_7/out
T_9_11_lc_trk_g1_7
T_9_11_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals_un4_haddress_if_generate_plus_mult1_un68_sum_c3_0_cascade_
T_9_11_wire_logic_cluster/lc_1/ltout
T_9_11_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.g0_i_x4_3_0
T_10_11_wire_logic_cluster/lc_7/out
T_9_10_lc_trk_g3_7
T_9_10_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_signals.mult1_un68_sum_c3_0_1
T_10_12_wire_logic_cluster/lc_2/out
T_10_11_lc_trk_g0_2
T_10_11_wire_logic_cluster/lc_7/in_1

End 

Net : this_vga_signals.g1_7
T_9_12_wire_logic_cluster/lc_0/out
T_10_11_lc_trk_g2_0
T_10_11_wire_logic_cluster/lc_7/in_3

End 

Net : this_ppu.M_vaddress_qZ0Z_2
T_19_16_wire_logic_cluster/lc_4/out
T_19_17_lc_trk_g1_4
T_19_17_wire_logic_cluster/lc_2/in_3

T_19_16_wire_logic_cluster/lc_4/out
T_20_16_sp12_h_l_0
T_24_16_lc_trk_g1_3
T_24_16_wire_logic_cluster/lc_2/in_0

T_19_16_wire_logic_cluster/lc_4/out
T_20_16_sp12_h_l_0
T_21_16_sp4_h_l_3
T_24_12_sp4_v_t_38
T_24_13_lc_trk_g3_6
T_24_13_wire_logic_cluster/lc_6/in_3

T_19_16_wire_logic_cluster/lc_4/out
T_18_17_lc_trk_g0_4
T_18_17_wire_logic_cluster/lc_7/in_3

T_19_16_wire_logic_cluster/lc_4/out
T_19_16_lc_trk_g3_4
T_19_16_wire_logic_cluster/lc_7/in_0

T_19_16_wire_logic_cluster/lc_4/out
T_19_16_lc_trk_g3_4
T_19_16_wire_logic_cluster/lc_4/in_1

T_19_16_wire_logic_cluster/lc_4/out
T_19_16_lc_trk_g3_4
T_19_16_wire_logic_cluster/lc_6/in_3

End 

Net : this_ppu.M_vaddress_q_i_2
T_19_17_wire_logic_cluster/lc_2/out
T_20_16_sp4_v_t_37
T_20_19_lc_trk_g0_5
T_20_19_wire_logic_cluster/lc_2/in_1

T_19_17_wire_logic_cluster/lc_2/out
T_19_17_lc_trk_g1_2
T_19_17_wire_logic_cluster/lc_2/in_1

End 

Net : this_ppu.M_this_ppu_vram_addr_i_0
T_18_19_wire_logic_cluster/lc_0/out
T_19_19_lc_trk_g1_0
T_19_19_wire_logic_cluster/lc_0/in_1

T_18_19_wire_logic_cluster/lc_0/out
T_18_19_lc_trk_g3_0
T_18_19_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.vaddress_0_6
T_11_10_wire_logic_cluster/lc_7/out
T_12_9_sp4_v_t_47
T_12_11_lc_trk_g2_2
T_12_11_input_2_6
T_12_11_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_oam_ram_read_data_3
T_25_24_wire_bram/ram/RDATA_3
T_24_23_lc_trk_g3_4
T_24_23_input_2_7
T_24_23_wire_logic_cluster/lc_7/in_2

T_25_24_wire_bram/ram/RDATA_3
T_25_20_sp4_v_t_45
T_24_21_lc_trk_g3_5
T_24_21_wire_logic_cluster/lc_4/in_0

End 

Net : this_vga_signals.mult1_un61_sum_axb1_cascade_
T_9_11_wire_logic_cluster/lc_0/ltout
T_9_11_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.mult1_un61_sum_axb1_2
T_9_13_wire_logic_cluster/lc_6/out
T_9_13_lc_trk_g3_6
T_9_13_wire_logic_cluster/lc_3/in_0

T_9_13_wire_logic_cluster/lc_6/out
T_9_12_lc_trk_g0_6
T_9_12_wire_logic_cluster/lc_1/in_3

End 

Net : this_ppu.M_this_ppu_vram_addr_i_1
T_18_19_wire_logic_cluster/lc_1/out
T_19_19_lc_trk_g1_1
T_19_19_wire_logic_cluster/lc_1/in_1

T_18_19_wire_logic_cluster/lc_1/out
T_18_19_lc_trk_g3_1
T_18_19_wire_logic_cluster/lc_1/in_1

End 

Net : M_this_map_ram_read_data_3
T_8_25_wire_bram/ram/RDATA_13
T_9_21_sp4_v_t_40
T_10_21_sp4_h_l_10
T_14_21_sp4_h_l_10
T_18_21_sp4_h_l_10
T_22_21_sp4_h_l_10
T_24_21_lc_trk_g2_7
T_24_21_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_ppu_sprites_addr_9
T_24_21_wire_logic_cluster/lc_4/out
T_24_19_sp4_v_t_37
T_24_15_sp4_v_t_38
T_21_15_sp4_h_l_3
T_17_15_sp4_h_l_3
T_13_15_sp4_h_l_6
T_12_11_sp4_v_t_43
T_12_7_sp4_v_t_43
T_9_7_sp4_h_l_0
T_8_7_lc_trk_g0_0
T_8_7_input2_6
T_8_7_wire_bram/ram/RADDR_9

T_24_21_wire_logic_cluster/lc_4/out
T_25_21_sp4_h_l_8
T_24_17_sp4_v_t_36
T_24_13_sp4_v_t_44
T_24_9_sp4_v_t_40
T_24_5_sp4_v_t_36
T_24_1_sp4_v_t_41
T_25_1_sp4_h_l_4
T_25_1_lc_trk_g1_1
T_25_1_input2_6
T_25_1_wire_bram/ram/RADDR_9

T_24_21_wire_logic_cluster/lc_4/out
T_24_19_sp4_v_t_37
T_24_15_sp4_v_t_38
T_21_15_sp4_h_l_3
T_17_15_sp4_h_l_3
T_13_15_sp4_h_l_6
T_9_15_sp4_h_l_6
T_8_11_sp4_v_t_43
T_8_13_lc_trk_g2_6
T_8_13_input2_6
T_8_13_wire_bram/ram/RADDR_9

T_24_21_wire_logic_cluster/lc_4/out
T_24_19_sp4_v_t_37
T_24_15_sp4_v_t_38
T_21_15_sp4_h_l_3
T_17_15_sp4_h_l_3
T_13_15_sp4_h_l_6
T_12_11_sp4_v_t_43
T_9_11_sp4_h_l_6
T_8_11_lc_trk_g0_6
T_8_11_input2_6
T_8_11_wire_bram/ram/RADDR_9

T_24_21_wire_logic_cluster/lc_4/out
T_25_21_sp4_h_l_8
T_24_17_sp4_v_t_36
T_24_13_sp4_v_t_44
T_24_9_sp4_v_t_40
T_24_5_sp4_v_t_36
T_25_5_sp4_h_l_1
T_25_5_lc_trk_g0_4
T_25_5_input2_6
T_25_5_wire_bram/ram/RADDR_9

T_24_21_wire_logic_cluster/lc_4/out
T_24_19_sp4_v_t_37
T_24_15_sp4_v_t_38
T_24_11_sp4_v_t_38
T_24_7_sp4_v_t_46
T_24_3_sp4_v_t_46
T_25_3_sp4_h_l_4
T_25_3_lc_trk_g1_1
T_25_3_input2_6
T_25_3_wire_bram/ram/RADDR_9

T_24_21_wire_logic_cluster/lc_4/out
T_24_19_sp4_v_t_37
T_24_15_sp4_v_t_38
T_21_15_sp4_h_l_3
T_17_15_sp4_h_l_3
T_13_15_sp4_h_l_6
T_9_15_sp4_h_l_9
T_8_15_lc_trk_g1_1
T_8_15_input2_6
T_8_15_wire_bram/ram/RADDR_9

T_24_21_wire_logic_cluster/lc_4/out
T_25_21_sp4_h_l_8
T_24_17_sp4_v_t_36
T_24_13_sp4_v_t_44
T_24_9_sp4_v_t_40
T_25_9_sp4_h_l_10
T_25_9_lc_trk_g1_7
T_25_9_input2_6
T_25_9_wire_bram/ram/RADDR_9

T_24_21_wire_logic_cluster/lc_4/out
T_24_19_sp4_v_t_37
T_24_15_sp4_v_t_38
T_24_11_sp4_v_t_38
T_24_7_sp4_v_t_46
T_25_7_sp4_h_l_4
T_25_7_lc_trk_g1_1
T_25_7_input2_6
T_25_7_wire_bram/ram/RADDR_9

T_24_21_wire_logic_cluster/lc_4/out
T_17_21_sp12_h_l_0
T_16_9_sp12_v_t_23
T_5_9_sp12_h_l_0
T_8_9_lc_trk_g0_0
T_8_9_input2_6
T_8_9_wire_bram/ram/RADDR_9

T_24_21_wire_logic_cluster/lc_4/out
T_25_21_sp4_h_l_8
T_24_17_sp4_v_t_36
T_24_13_sp4_v_t_44
T_25_13_sp4_h_l_2
T_25_13_lc_trk_g1_7
T_25_13_input2_6
T_25_13_wire_bram/ram/RADDR_9

T_24_21_wire_logic_cluster/lc_4/out
T_24_19_sp4_v_t_37
T_24_15_sp4_v_t_38
T_24_11_sp4_v_t_38
T_25_11_sp4_h_l_3
T_25_11_lc_trk_g0_6
T_25_11_input2_6
T_25_11_wire_bram/ram/RADDR_9

T_24_21_wire_logic_cluster/lc_4/out
T_25_21_sp4_h_l_8
T_24_17_sp4_v_t_36
T_25_17_sp4_h_l_1
T_25_17_lc_trk_g0_4
T_25_17_input2_6
T_25_17_wire_bram/ram/RADDR_9

T_24_21_wire_logic_cluster/lc_4/out
T_24_19_sp4_v_t_37
T_24_15_sp4_v_t_38
T_25_15_sp4_h_l_3
T_25_15_lc_trk_g0_6
T_25_15_input2_6
T_25_15_wire_bram/ram/RADDR_9

T_24_21_wire_logic_cluster/lc_4/out
T_24_19_sp4_v_t_37
T_25_19_sp4_h_l_0
T_25_19_lc_trk_g1_5
T_25_19_input2_6
T_25_19_wire_bram/ram/RADDR_9

T_24_21_wire_logic_cluster/lc_4/out
T_25_21_lc_trk_g0_4
T_25_21_input2_6
T_25_21_wire_bram/ram/RADDR_9

End 

Net : this_sprites_ram.mem_radregZ0Z_13
T_19_11_wire_logic_cluster/lc_6/out
T_18_11_sp4_h_l_4
T_22_11_sp4_h_l_0
T_25_7_sp4_v_t_37
T_24_10_lc_trk_g2_5
T_24_10_wire_logic_cluster/lc_0/in_3

T_19_11_wire_logic_cluster/lc_6/out
T_18_11_sp4_h_l_4
T_22_11_sp4_h_l_0
T_23_11_lc_trk_g3_0
T_23_11_wire_logic_cluster/lc_7/in_0

T_19_11_wire_logic_cluster/lc_6/out
T_18_11_sp4_h_l_4
T_21_7_sp4_v_t_47
T_21_10_lc_trk_g1_7
T_21_10_wire_logic_cluster/lc_6/in_0

T_19_11_wire_logic_cluster/lc_6/out
T_20_8_sp4_v_t_37
T_20_9_lc_trk_g3_5
T_20_9_wire_logic_cluster/lc_4/in_0

T_19_11_wire_logic_cluster/lc_6/out
T_18_11_sp4_h_l_4
T_22_11_sp4_h_l_0
T_21_11_lc_trk_g1_0
T_21_11_wire_logic_cluster/lc_2/in_3

T_19_11_wire_logic_cluster/lc_6/out
T_18_12_lc_trk_g0_6
T_18_12_wire_logic_cluster/lc_0/in_0

T_19_11_wire_logic_cluster/lc_6/out
T_18_11_sp4_h_l_4
T_22_11_sp4_h_l_0
T_21_11_lc_trk_g1_0
T_21_11_wire_logic_cluster/lc_5/in_0

T_19_11_wire_logic_cluster/lc_6/out
T_19_11_lc_trk_g1_6
T_19_11_wire_logic_cluster/lc_3/in_0

T_19_11_wire_logic_cluster/lc_6/out
T_20_11_lc_trk_g1_6
T_20_11_wire_logic_cluster/lc_7/in_0

T_19_11_wire_logic_cluster/lc_6/out
T_20_8_sp4_v_t_37
T_20_9_lc_trk_g3_5
T_20_9_wire_logic_cluster/lc_7/in_3

T_19_11_wire_logic_cluster/lc_6/out
T_19_12_lc_trk_g0_6
T_19_12_wire_logic_cluster/lc_1/in_3

T_19_11_wire_logic_cluster/lc_6/out
T_20_11_lc_trk_g1_6
T_20_11_wire_logic_cluster/lc_0/in_3

T_19_11_wire_logic_cluster/lc_6/out
T_18_11_sp4_h_l_4
T_19_11_lc_trk_g2_4
T_19_11_wire_logic_cluster/lc_4/in_0

T_19_11_wire_logic_cluster/lc_6/out
T_19_12_lc_trk_g0_6
T_19_12_wire_logic_cluster/lc_7/in_3

T_19_11_wire_logic_cluster/lc_6/out
T_20_11_lc_trk_g1_6
T_20_11_input_2_1
T_20_11_wire_logic_cluster/lc_1/in_2

T_19_11_wire_logic_cluster/lc_6/out
T_18_10_lc_trk_g2_6
T_18_10_wire_logic_cluster/lc_5/in_3

End 

Net : M_this_ppu_map_addr_5
T_19_16_wire_logic_cluster/lc_6/out
T_19_17_lc_trk_g0_6
T_19_17_wire_logic_cluster/lc_3/in_3

T_19_16_wire_logic_cluster/lc_6/out
T_10_16_sp12_h_l_0
T_9_16_sp12_v_t_23
T_9_28_sp12_v_t_23
T_9_26_sp4_v_t_47
T_8_27_lc_trk_g3_7
T_8_27_input0_2
T_8_27_wire_bram/ram/RADDR_5
T_8_25_upADDR_5
T_8_25_wire_bram/ram/RADDR_5

T_19_16_wire_logic_cluster/lc_6/out
T_10_16_sp12_h_l_0
T_9_16_sp12_v_t_23
T_9_28_sp12_v_t_23
T_9_26_sp4_v_t_47
T_8_27_lc_trk_g3_7
T_8_27_input0_2
T_8_27_wire_bram/ram/RADDR_5

T_19_16_wire_logic_cluster/lc_6/out
T_18_17_lc_trk_g0_6
T_18_17_wire_logic_cluster/lc_7/in_1

T_19_16_wire_logic_cluster/lc_6/out
T_19_16_lc_trk_g3_6
T_19_16_wire_logic_cluster/lc_6/in_1

T_19_16_wire_logic_cluster/lc_6/out
T_19_16_lc_trk_g3_6
T_19_16_input_2_7
T_19_16_wire_logic_cluster/lc_7/in_2

End 

Net : M_this_oam_ram_read_data_0
T_25_24_wire_bram/ram/RDATA_0
T_24_23_lc_trk_g3_7
T_24_23_wire_logic_cluster/lc_7/in_3

T_25_24_wire_bram/ram/RDATA_0
T_25_21_sp4_v_t_38
T_22_21_sp4_h_l_9
T_21_17_sp4_v_t_39
T_21_13_sp4_v_t_40
T_21_9_sp4_v_t_40
T_20_11_lc_trk_g0_5
T_20_11_wire_logic_cluster/lc_4/in_3

End 

Net : this_ppu.M_this_ppu_map_addr_i_5
T_19_17_wire_logic_cluster/lc_3/out
T_20_16_sp4_v_t_39
T_20_19_lc_trk_g0_7
T_20_19_input_2_3
T_20_19_wire_logic_cluster/lc_3/in_2

T_19_17_wire_logic_cluster/lc_3/out
T_19_17_lc_trk_g1_3
T_19_17_wire_logic_cluster/lc_3/in_1

End 

Net : this_ppu.un1_M_vaddress_q_2_c2
T_18_17_wire_logic_cluster/lc_6/out
T_19_15_sp4_v_t_40
T_19_16_lc_trk_g2_0
T_19_16_wire_logic_cluster/lc_6/in_0

T_18_17_wire_logic_cluster/lc_6/out
T_19_15_sp4_v_t_40
T_19_16_lc_trk_g2_0
T_19_16_wire_logic_cluster/lc_7/in_1

End 

Net : this_vga_signals.line_clk_1_cascade_
T_16_10_wire_logic_cluster/lc_2/ltout
T_16_10_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.M_lcounter_qZ0Z_0
T_10_9_wire_logic_cluster/lc_5/out
T_9_9_sp4_h_l_2
T_13_9_sp4_h_l_10
T_16_9_sp4_v_t_47
T_16_10_lc_trk_g3_7
T_16_10_wire_logic_cluster/lc_2/in_0

T_10_9_wire_logic_cluster/lc_5/out
T_9_9_sp4_h_l_2
T_13_9_sp4_h_l_10
T_16_9_sp4_v_t_47
T_16_12_lc_trk_g0_7
T_16_12_wire_logic_cluster/lc_4/in_1

T_10_9_wire_logic_cluster/lc_5/out
T_11_9_sp4_h_l_10
T_10_9_lc_trk_g1_2
T_10_9_wire_logic_cluster/lc_5/in_0

End 

Net : this_ppu.un1_M_vaddress_q_2_c2_cascade_
T_18_17_wire_logic_cluster/lc_6/ltout
T_18_17_wire_logic_cluster/lc_7/in_2

End 

Net : this_ppu.un1_M_vaddress_q_2_c5
T_18_17_wire_logic_cluster/lc_7/out
T_18_18_lc_trk_g1_7
T_18_18_wire_logic_cluster/lc_4/in_0

T_18_17_wire_logic_cluster/lc_7/out
T_18_18_lc_trk_g1_7
T_18_18_wire_logic_cluster/lc_6/in_0

T_18_17_wire_logic_cluster/lc_7/out
T_18_18_lc_trk_g1_7
T_18_18_wire_logic_cluster/lc_5/in_1

End 

Net : this_vga_signals.M_hcounter_q_RNIO08E8Z0Z_3
T_10_10_wire_logic_cluster/lc_7/out
T_10_10_lc_trk_g0_7
T_10_10_wire_logic_cluster/lc_2/in_1

End 

Net : this_ppu.un1_M_haddress_q_2_6
T_24_22_wire_logic_cluster/lc_2/out
T_19_22_sp12_h_l_0
T_18_10_sp12_v_t_23
T_18_19_lc_trk_g3_7
T_18_19_input_2_6
T_18_19_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.vaddress_ac0_9_0_a0_0
T_14_11_wire_logic_cluster/lc_6/out
T_14_11_lc_trk_g2_6
T_14_11_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.vvisibility
T_14_11_wire_logic_cluster/lc_4/out
T_14_9_sp4_v_t_37
T_11_9_sp4_h_l_6
T_7_9_sp4_h_l_2
T_9_9_lc_trk_g2_7
T_9_9_input_2_3
T_9_9_wire_logic_cluster/lc_3/in_2

T_14_11_wire_logic_cluster/lc_4/out
T_14_9_sp4_v_t_37
T_11_9_sp4_h_l_6
T_7_9_sp4_h_l_2
T_6_9_sp4_v_t_39
T_5_11_lc_trk_g0_2
T_5_11_wire_logic_cluster/lc_7/in_3

T_14_11_wire_logic_cluster/lc_4/out
T_7_11_sp12_h_l_0
T_6_11_sp12_v_t_23
T_6_23_sp12_v_t_23
T_6_25_sp4_v_t_43
T_5_29_lc_trk_g1_6
T_5_29_wire_logic_cluster/lc_3/in_0

End 

Net : M_this_vga_ramdac_en_0
T_9_9_wire_logic_cluster/lc_3/out
T_10_6_sp4_v_t_47
T_10_10_lc_trk_g0_2
T_10_10_wire_logic_cluster/lc_3/in_3

T_9_9_wire_logic_cluster/lc_3/out
T_9_8_sp4_v_t_38
T_9_10_lc_trk_g2_3
T_9_10_wire_logic_cluster/lc_7/in_0

T_9_9_wire_logic_cluster/lc_3/out
T_9_10_lc_trk_g1_3
T_9_10_wire_logic_cluster/lc_2/in_0

T_9_9_wire_logic_cluster/lc_3/out
T_9_8_lc_trk_g0_3
T_9_8_wire_logic_cluster/lc_5/in_0

T_9_9_wire_logic_cluster/lc_3/out
T_9_6_sp4_v_t_46
T_9_7_lc_trk_g2_6
T_9_7_wire_logic_cluster/lc_4/in_0

T_9_9_wire_logic_cluster/lc_3/out
T_10_9_lc_trk_g0_3
T_10_9_wire_logic_cluster/lc_2/in_1

T_9_9_wire_logic_cluster/lc_3/out
T_9_5_sp4_v_t_43
T_9_6_lc_trk_g2_3
T_9_6_wire_logic_cluster/lc_7/in_0

T_9_9_wire_logic_cluster/lc_3/out
T_9_5_sp4_v_t_43
T_9_6_lc_trk_g2_3
T_9_6_wire_logic_cluster/lc_6/in_1

T_9_9_wire_logic_cluster/lc_3/out
T_9_8_sp12_v_t_22
T_9_14_lc_trk_g2_5
T_9_14_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals_vvisibility_1_cascade_
T_14_11_wire_logic_cluster/lc_3/ltout
T_14_11_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_ppu_map_addr_6
T_19_16_wire_logic_cluster/lc_7/out
T_19_17_lc_trk_g0_7
T_19_17_wire_logic_cluster/lc_4/in_3

T_19_16_wire_logic_cluster/lc_7/out
T_18_17_lc_trk_g0_7
T_18_17_wire_logic_cluster/lc_7/in_0

T_19_16_wire_logic_cluster/lc_7/out
T_9_16_sp12_h_l_1
T_8_16_sp12_v_t_22
T_8_27_lc_trk_g3_2
T_8_27_input0_1
T_8_27_wire_bram/ram/RADDR_6
T_8_25_upADDR_6
T_8_25_wire_bram/ram/RADDR_6

T_19_16_wire_logic_cluster/lc_7/out
T_9_16_sp12_h_l_1
T_8_16_sp12_v_t_22
T_8_27_lc_trk_g3_2
T_8_27_input0_1
T_8_27_wire_bram/ram/RADDR_6

T_19_16_wire_logic_cluster/lc_7/out
T_19_16_lc_trk_g1_7
T_19_16_wire_logic_cluster/lc_7/in_3

End 

Net : this_ppu.M_this_ppu_map_addr_i_6
T_19_17_wire_logic_cluster/lc_4/out
T_20_16_sp4_v_t_41
T_20_19_lc_trk_g1_1
T_20_19_input_2_4
T_20_19_wire_logic_cluster/lc_4/in_2

T_19_17_wire_logic_cluster/lc_4/out
T_19_17_lc_trk_g3_4
T_19_17_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_oam_ram_read_data_14
T_25_23_wire_bram/ram/RDATA_14
T_24_22_lc_trk_g3_1
T_24_22_input_2_2
T_24_22_wire_logic_cluster/lc_2/in_2

T_25_23_wire_bram/ram/RDATA_14
T_25_19_sp4_v_t_39
T_22_19_sp4_h_l_2
T_21_19_lc_trk_g0_2
T_21_19_wire_logic_cluster/lc_6/in_0

T_25_23_wire_bram/ram/RDATA_14
T_25_19_sp4_v_t_39
T_22_19_sp4_h_l_2
T_18_19_sp4_h_l_5
T_19_19_lc_trk_g3_5
T_19_19_input_2_6
T_19_19_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.g1_4_0
T_9_11_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g3_6
T_9_11_wire_logic_cluster/lc_4/in_3

End 

Net : M_this_oam_ram_read_data_15
T_25_23_wire_bram/ram/RDATA_15
T_25_19_sp4_v_t_37
T_22_19_sp4_h_l_0
T_21_19_lc_trk_g0_0
T_21_19_input_2_6
T_21_19_wire_logic_cluster/lc_6/in_2

T_25_23_wire_bram/ram/RDATA_15
T_25_19_sp4_v_t_37
T_22_19_sp4_h_l_0
T_18_19_sp4_h_l_8
T_19_19_lc_trk_g3_0
T_19_19_input_2_7
T_19_19_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.vaddress_1_5
T_10_9_wire_logic_cluster/lc_4/out
T_11_8_lc_trk_g3_4
T_11_8_input_2_7
T_11_8_wire_logic_cluster/lc_7/in_2

End 

Net : M_this_ppu_map_addr_7
T_18_18_wire_logic_cluster/lc_4/out
T_19_17_lc_trk_g2_4
T_19_17_wire_logic_cluster/lc_5/in_3

T_18_18_wire_logic_cluster/lc_4/out
T_11_18_sp12_h_l_0
T_10_18_sp4_h_l_1
T_9_18_sp4_v_t_36
T_9_22_sp4_v_t_36
T_9_26_sp4_v_t_41
T_8_27_lc_trk_g3_1
T_8_27_input0_0
T_8_27_wire_bram/ram/RADDR_7
T_8_25_upADDR_7
T_8_25_wire_bram/ram/RADDR_7

T_18_18_wire_logic_cluster/lc_4/out
T_11_18_sp12_h_l_0
T_10_18_sp4_h_l_1
T_9_18_sp4_v_t_36
T_9_22_sp4_v_t_36
T_9_26_sp4_v_t_41
T_8_27_lc_trk_g3_1
T_8_27_input0_0
T_8_27_wire_bram/ram/RADDR_7

T_18_18_wire_logic_cluster/lc_4/out
T_18_18_lc_trk_g1_4
T_18_18_wire_logic_cluster/lc_5/in_0

T_18_18_wire_logic_cluster/lc_4/out
T_18_18_lc_trk_g1_4
T_18_18_wire_logic_cluster/lc_4/in_3

T_18_18_wire_logic_cluster/lc_4/out
T_18_18_lc_trk_g1_4
T_18_18_wire_logic_cluster/lc_6/in_3

End 

Net : this_ppu.M_this_ppu_map_addr_i_7
T_19_17_wire_logic_cluster/lc_5/out
T_20_16_sp4_v_t_43
T_20_19_lc_trk_g0_3
T_20_19_input_2_5
T_20_19_wire_logic_cluster/lc_5/in_2

T_19_17_wire_logic_cluster/lc_5/out
T_19_17_lc_trk_g1_5
T_19_17_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_ppu_map_addr_0
T_18_11_wire_logic_cluster/lc_6/out
T_18_5_sp12_v_t_23
T_18_17_sp12_v_t_23
T_18_19_lc_trk_g2_4
T_18_19_wire_logic_cluster/lc_3/in_3

T_18_11_wire_logic_cluster/lc_6/out
T_18_5_sp12_v_t_23
T_7_17_sp12_h_l_0
T_6_17_sp12_v_t_23
T_6_23_sp4_v_t_39
T_7_27_sp4_h_l_8
T_8_27_lc_trk_g3_0
T_8_27_input0_7
T_8_27_wire_bram/ram/RADDR_0
T_8_25_upADDR_0
T_8_25_wire_bram/ram/RADDR_0

T_18_11_wire_logic_cluster/lc_6/out
T_18_5_sp12_v_t_23
T_7_17_sp12_h_l_0
T_6_17_sp12_v_t_23
T_6_23_sp4_v_t_39
T_7_27_sp4_h_l_8
T_8_27_lc_trk_g3_0
T_8_27_input0_7
T_8_27_wire_bram/ram/RADDR_0

T_18_11_wire_logic_cluster/lc_6/out
T_18_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_6_5_sp4_h_l_1
T_9_5_sp4_v_t_36
T_8_6_lc_trk_g2_4
T_8_6_input0_4
T_8_6_wire_bram/ram/WADDR_3

T_18_11_wire_logic_cluster/lc_6/out
T_18_10_lc_trk_g0_6
T_18_10_wire_logic_cluster/lc_1/in_1

T_18_11_wire_logic_cluster/lc_6/out
T_18_11_lc_trk_g0_6
T_18_11_wire_logic_cluster/lc_6/in_0

T_18_11_wire_logic_cluster/lc_6/out
T_18_11_lc_trk_g0_6
T_18_11_wire_logic_cluster/lc_7/in_3

End 

Net : this_ppu.M_this_ppu_map_addr_i_0
T_18_19_wire_logic_cluster/lc_3/out
T_19_19_lc_trk_g0_3
T_19_19_input_2_3
T_19_19_wire_logic_cluster/lc_3/in_2

T_18_19_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g1_3
T_18_19_wire_logic_cluster/lc_3/in_1

End 

Net : M_this_ppu_vram_addr_2
T_18_11_wire_logic_cluster/lc_1/out
T_14_11_sp12_h_l_1
T_25_11_sp12_v_t_22
T_25_18_sp4_v_t_38
T_24_19_lc_trk_g2_6
T_24_19_wire_logic_cluster/lc_2/in_0

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp12_v_t_22
T_18_19_lc_trk_g3_2
T_18_19_wire_logic_cluster/lc_2/in_3

T_18_11_wire_logic_cluster/lc_1/out
T_14_11_sp12_h_l_1
T_24_11_lc_trk_g0_6
T_24_11_wire_logic_cluster/lc_3/in_3

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp12_v_t_22
T_7_8_sp12_h_l_1
T_9_8_sp4_h_l_2
T_8_4_sp4_v_t_42
T_8_6_lc_trk_g2_7
T_8_6_input0_5
T_8_6_wire_bram/ram/WADDR_2

T_18_11_wire_logic_cluster/lc_1/out
T_18_10_lc_trk_g1_1
T_18_10_wire_logic_cluster/lc_1/in_3

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_lc_trk_g2_1
T_18_11_wire_logic_cluster/lc_6/in_1

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_lc_trk_g2_1
T_18_11_input_2_1
T_18_11_wire_logic_cluster/lc_1/in_2

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_lc_trk_g2_1
T_18_11_input_2_7
T_18_11_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.N_5_0_0
T_11_12_wire_logic_cluster/lc_0/out
T_10_11_lc_trk_g3_0
T_10_11_input_2_5
T_10_11_wire_logic_cluster/lc_5/in_2

T_11_12_wire_logic_cluster/lc_0/out
T_11_11_lc_trk_g1_0
T_11_11_wire_logic_cluster/lc_4/in_3

T_11_12_wire_logic_cluster/lc_0/out
T_10_11_lc_trk_g3_0
T_10_11_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.M_hcounter_q_esr_RNI3L021_2Z0Z_9_cascade_
T_10_13_wire_logic_cluster/lc_4/ltout
T_10_13_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.g0_2_1
T_10_13_wire_logic_cluster/lc_5/out
T_11_12_lc_trk_g3_5
T_11_12_input_2_0
T_11_12_wire_logic_cluster/lc_0/in_2

End 

Net : G_463
T_9_15_wire_logic_cluster/lc_4/out
T_9_15_lc_trk_g1_4
T_9_15_wire_logic_cluster/lc_1/in_0

T_9_15_wire_logic_cluster/lc_4/out
T_9_15_lc_trk_g1_4
T_9_15_wire_logic_cluster/lc_7/in_0

T_9_15_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g0_4
T_9_14_wire_logic_cluster/lc_2/in_0

T_9_15_wire_logic_cluster/lc_4/out
T_9_15_lc_trk_g1_4
T_9_15_wire_logic_cluster/lc_2/in_3

T_9_15_wire_logic_cluster/lc_4/out
T_9_15_lc_trk_g1_4
T_9_15_wire_logic_cluster/lc_0/in_3

T_9_15_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g0_4
T_9_14_wire_logic_cluster/lc_1/in_3

End 

Net : M_this_ppu_map_addr_8
T_18_18_wire_logic_cluster/lc_6/out
T_19_17_lc_trk_g3_6
T_19_17_wire_logic_cluster/lc_6/in_3

T_18_18_wire_logic_cluster/lc_6/out
T_9_18_sp12_h_l_0
T_8_18_sp12_v_t_23
T_8_27_lc_trk_g2_7
T_8_27_input2_7
T_8_27_wire_bram/ram/RADDR_8
T_8_25_upADDR_8
T_8_25_wire_bram/ram/RADDR_8

T_18_18_wire_logic_cluster/lc_6/out
T_9_18_sp12_h_l_0
T_8_18_sp12_v_t_23
T_8_27_lc_trk_g2_7
T_8_27_input2_7
T_8_27_wire_bram/ram/RADDR_8

T_18_18_wire_logic_cluster/lc_6/out
T_18_18_lc_trk_g3_6
T_18_18_wire_logic_cluster/lc_6/in_1

T_18_18_wire_logic_cluster/lc_6/out
T_18_18_lc_trk_g3_6
T_18_18_input_2_5
T_18_18_wire_logic_cluster/lc_5/in_2

End 

Net : this_ppu.M_this_ppu_map_addr_i_8
T_19_17_wire_logic_cluster/lc_6/out
T_20_16_sp4_v_t_45
T_20_19_lc_trk_g1_5
T_20_19_input_2_6
T_20_19_wire_logic_cluster/lc_6/in_2

T_19_17_wire_logic_cluster/lc_6/out
T_19_17_lc_trk_g1_6
T_19_17_wire_logic_cluster/lc_6/in_1

End 

Net : N_2_0
T_9_14_wire_logic_cluster/lc_6/out
T_9_15_lc_trk_g1_6
T_9_15_wire_logic_cluster/lc_4/in_3

T_9_14_wire_logic_cluster/lc_6/out
T_9_15_lc_trk_g1_6
T_9_15_wire_logic_cluster/lc_6/in_3

End 

Net : N_3_0
T_11_15_wire_logic_cluster/lc_4/out
T_10_15_sp4_h_l_0
T_9_15_lc_trk_g1_0
T_9_15_wire_logic_cluster/lc_4/in_1

T_11_15_wire_logic_cluster/lc_4/out
T_10_15_sp4_h_l_0
T_9_15_lc_trk_g1_0
T_9_15_wire_logic_cluster/lc_6/in_1

End 

Net : M_this_vga_signals_address_3
T_9_10_wire_logic_cluster/lc_7/out
T_9_8_sp4_v_t_43
T_9_4_sp4_v_t_43
T_8_5_lc_trk_g3_3
T_8_5_input0_4
T_8_5_wire_bram/ram/RADDR_3

End 

Net : this_vga_signals.M_this_sprites_address_d_0_sqmuxa_2
T_20_16_wire_logic_cluster/lc_5/out
T_20_15_lc_trk_g1_5
T_20_15_wire_logic_cluster/lc_4/in_0

T_20_16_wire_logic_cluster/lc_5/out
T_21_16_sp4_h_l_10
T_22_16_lc_trk_g3_2
T_22_16_wire_logic_cluster/lc_0/in_3

T_20_16_wire_logic_cluster/lc_5/out
T_20_15_lc_trk_g1_5
T_20_15_wire_logic_cluster/lc_7/in_3

T_20_16_wire_logic_cluster/lc_5/out
T_20_15_sp4_v_t_42
T_21_15_sp4_h_l_7
T_23_15_lc_trk_g2_2
T_23_15_wire_logic_cluster/lc_7/in_3

T_20_16_wire_logic_cluster/lc_5/out
T_20_15_lc_trk_g1_5
T_20_15_wire_logic_cluster/lc_0/in_0

End 

Net : N_23_0
T_20_15_wire_logic_cluster/lc_4/out
T_19_15_sp4_h_l_0
T_22_11_sp4_v_t_37
T_21_12_lc_trk_g2_5
T_21_12_wire_logic_cluster/lc_2/in_3

T_20_15_wire_logic_cluster/lc_4/out
T_19_15_sp4_h_l_0
T_18_11_sp4_v_t_40
T_18_12_lc_trk_g2_0
T_18_12_wire_logic_cluster/lc_5/in_3

T_20_15_wire_logic_cluster/lc_4/out
T_21_15_sp4_h_l_8
T_17_15_sp4_h_l_4
T_16_15_lc_trk_g0_4
T_16_15_wire_logic_cluster/lc_7/in_3

T_20_15_wire_logic_cluster/lc_4/out
T_21_15_sp4_h_l_8
T_17_15_sp4_h_l_4
T_16_15_lc_trk_g0_4
T_16_15_wire_logic_cluster/lc_3/in_3

T_20_15_wire_logic_cluster/lc_4/out
T_21_15_sp4_h_l_8
T_24_11_sp4_v_t_39
T_24_13_lc_trk_g2_2
T_24_13_wire_logic_cluster/lc_3/in_3

T_20_15_wire_logic_cluster/lc_4/out
T_21_15_sp4_h_l_8
T_24_11_sp4_v_t_39
T_24_12_lc_trk_g3_7
T_24_12_wire_logic_cluster/lc_3/in_3

T_20_15_wire_logic_cluster/lc_4/out
T_21_15_sp4_h_l_8
T_25_15_sp4_h_l_4
T_24_15_lc_trk_g0_4
T_24_15_wire_logic_cluster/lc_3/in_3

T_20_15_wire_logic_cluster/lc_4/out
T_21_15_sp4_h_l_8
T_24_15_sp4_v_t_36
T_24_17_lc_trk_g3_1
T_24_17_wire_logic_cluster/lc_3/in_3

End 

Net : this_sprites_ram.mem_WE_14
T_21_12_wire_logic_cluster/lc_2/out
T_21_8_sp4_v_t_41
T_22_8_sp4_h_l_9
T_25_4_sp4_v_t_38
T_25_0_span4_vert_46
T_25_2_lc_trk_g3_3
T_25_2_wire_bram/ram/WCLKE

T_21_12_wire_logic_cluster/lc_2/out
T_21_8_sp4_v_t_41
T_22_8_sp4_h_l_9
T_25_4_sp4_v_t_44
T_26_4_sp4_h_l_2
T_25_4_lc_trk_g0_2
T_25_4_wire_bram/ram/WCLKE

End 

Net : M_this_delay_clk_out_0
T_20_18_wire_logic_cluster/lc_5/out
T_20_17_lc_trk_g1_5
T_20_17_wire_logic_cluster/lc_5/in_3

T_20_18_wire_logic_cluster/lc_5/out
T_20_17_lc_trk_g1_5
T_20_17_wire_logic_cluster/lc_1/in_3

T_20_18_wire_logic_cluster/lc_5/out
T_20_17_lc_trk_g1_5
T_20_17_wire_logic_cluster/lc_3/in_3

T_20_18_wire_logic_cluster/lc_5/out
T_20_17_lc_trk_g1_5
T_20_17_wire_logic_cluster/lc_7/in_3

End 

Net : this_ppu.M_this_ppu_map_addr_i_1
T_18_19_wire_logic_cluster/lc_4/out
T_19_19_lc_trk_g0_4
T_19_19_input_2_4
T_19_19_wire_logic_cluster/lc_4/in_2

T_18_19_wire_logic_cluster/lc_4/out
T_18_19_lc_trk_g3_4
T_18_19_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_ppu_map_addr_1
T_18_11_wire_logic_cluster/lc_7/out
T_18_6_sp12_v_t_22
T_18_18_sp12_v_t_22
T_18_19_lc_trk_g3_6
T_18_19_wire_logic_cluster/lc_4/in_3

T_18_11_wire_logic_cluster/lc_7/out
T_18_6_sp12_v_t_22
T_7_18_sp12_h_l_1
T_6_18_sp12_v_t_22
T_6_23_sp4_v_t_40
T_7_27_sp4_h_l_11
T_8_27_lc_trk_g3_3
T_8_27_input0_6
T_8_27_wire_bram/ram/RADDR_1
T_8_25_upADDR_1
T_8_25_wire_bram/ram/RADDR_1

T_18_11_wire_logic_cluster/lc_7/out
T_18_6_sp12_v_t_22
T_7_18_sp12_h_l_1
T_6_18_sp12_v_t_22
T_6_23_sp4_v_t_40
T_7_27_sp4_h_l_11
T_8_27_lc_trk_g3_3
T_8_27_input0_6
T_8_27_wire_bram/ram/RADDR_1

T_18_11_wire_logic_cluster/lc_7/out
T_18_10_lc_trk_g0_7
T_18_10_wire_logic_cluster/lc_1/in_0

T_18_11_wire_logic_cluster/lc_7/out
T_18_6_sp12_v_t_22
T_7_6_sp12_h_l_1
T_8_6_lc_trk_g0_5
T_8_6_input0_3
T_8_6_wire_bram/ram/WADDR_4

T_18_11_wire_logic_cluster/lc_7/out
T_18_11_lc_trk_g3_7
T_18_11_wire_logic_cluster/lc_7/in_1

End 

Net : N_87_0
T_20_17_wire_logic_cluster/lc_5/out
T_20_16_lc_trk_g1_5
T_20_16_wire_logic_cluster/lc_5/in_3

T_20_17_wire_logic_cluster/lc_5/out
T_20_15_sp4_v_t_39
T_17_19_sp4_h_l_2
T_16_19_lc_trk_g1_2
T_16_19_wire_logic_cluster/lc_0/in_3

T_20_17_wire_logic_cluster/lc_5/out
T_20_13_sp4_v_t_47
T_20_14_lc_trk_g3_7
T_20_14_wire_logic_cluster/lc_7/in_3

T_20_17_wire_logic_cluster/lc_5/out
T_20_18_lc_trk_g0_5
T_20_18_wire_logic_cluster/lc_2/in_3

T_20_17_wire_logic_cluster/lc_5/out
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_5/in_3

T_20_17_wire_logic_cluster/lc_5/out
T_20_16_lc_trk_g1_5
T_20_16_wire_logic_cluster/lc_3/in_3

T_20_17_wire_logic_cluster/lc_5/out
T_12_17_sp12_h_l_1
T_16_17_lc_trk_g0_2
T_16_17_wire_logic_cluster/lc_1/in_3

T_20_17_wire_logic_cluster/lc_5/out
T_20_16_lc_trk_g1_5
T_20_16_wire_logic_cluster/lc_0/in_0

T_20_17_wire_logic_cluster/lc_5/out
T_20_16_lc_trk_g1_5
T_20_16_wire_logic_cluster/lc_7/in_3

T_20_17_wire_logic_cluster/lc_5/out
T_18_17_sp4_h_l_7
T_17_13_sp4_v_t_37
T_16_14_lc_trk_g2_5
T_16_14_wire_logic_cluster/lc_3/in_0

T_20_17_wire_logic_cluster/lc_5/out
T_20_13_sp4_v_t_47
T_20_15_lc_trk_g2_2
T_20_15_wire_logic_cluster/lc_3/in_3

T_20_17_wire_logic_cluster/lc_5/out
T_20_16_sp4_v_t_42
T_20_20_lc_trk_g0_7
T_20_20_wire_logic_cluster/lc_4/in_3

T_20_17_wire_logic_cluster/lc_5/out
T_20_15_sp4_v_t_39
T_17_15_sp4_h_l_2
T_16_15_lc_trk_g1_2
T_16_15_wire_logic_cluster/lc_6/in_1

T_20_17_wire_logic_cluster/lc_5/out
T_20_15_sp4_v_t_39
T_21_15_sp4_h_l_2
T_23_15_lc_trk_g3_7
T_23_15_wire_logic_cluster/lc_5/in_3

T_20_17_wire_logic_cluster/lc_5/out
T_20_15_sp4_v_t_39
T_21_15_sp4_h_l_2
T_24_11_sp4_v_t_45
T_23_14_lc_trk_g3_5
T_23_14_wire_logic_cluster/lc_3/in_3

T_20_17_wire_logic_cluster/lc_5/out
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_0/in_0

T_20_17_wire_logic_cluster/lc_5/out
T_20_16_sp4_v_t_42
T_20_12_sp4_v_t_47
T_20_13_lc_trk_g2_7
T_20_13_wire_logic_cluster/lc_1/in_0

T_20_17_wire_logic_cluster/lc_5/out
T_20_13_sp4_v_t_47
T_20_14_lc_trk_g3_7
T_20_14_wire_logic_cluster/lc_5/in_1

T_20_17_wire_logic_cluster/lc_5/out
T_20_16_sp4_v_t_42
T_20_12_sp4_v_t_47
T_20_13_lc_trk_g2_7
T_20_13_wire_logic_cluster/lc_4/in_3

T_20_17_wire_logic_cluster/lc_5/out
T_20_15_sp4_v_t_39
T_21_15_sp4_h_l_2
T_22_15_lc_trk_g3_2
T_22_15_wire_logic_cluster/lc_6/in_3

T_20_17_wire_logic_cluster/lc_5/out
T_20_15_sp4_v_t_39
T_21_15_sp4_h_l_2
T_22_15_lc_trk_g3_2
T_22_15_wire_logic_cluster/lc_2/in_3

T_20_17_wire_logic_cluster/lc_5/out
T_20_13_sp4_v_t_47
T_21_13_sp4_h_l_3
T_22_13_lc_trk_g3_3
T_22_13_wire_logic_cluster/lc_5/in_3

T_20_17_wire_logic_cluster/lc_5/out
T_20_13_sp4_v_t_47
T_21_13_sp4_h_l_3
T_22_13_lc_trk_g3_3
T_22_13_wire_logic_cluster/lc_7/in_1

T_20_17_wire_logic_cluster/lc_5/out
T_12_17_sp12_h_l_1
T_16_17_lc_trk_g0_2
T_16_17_wire_logic_cluster/lc_7/in_1

T_20_17_wire_logic_cluster/lc_5/out
T_20_16_sp4_v_t_42
T_17_16_sp4_h_l_7
T_18_16_lc_trk_g3_7
T_18_16_wire_logic_cluster/lc_7/in_3

T_20_17_wire_logic_cluster/lc_5/out
T_12_17_sp12_h_l_1
T_17_17_lc_trk_g1_5
T_17_17_wire_logic_cluster/lc_1/in_1

T_20_17_wire_logic_cluster/lc_5/out
T_20_13_sp4_v_t_47
T_19_14_lc_trk_g3_7
T_19_14_wire_logic_cluster/lc_7/in_3

T_20_17_wire_logic_cluster/lc_5/out
T_20_13_sp4_v_t_47
T_21_13_sp4_h_l_3
T_23_13_lc_trk_g2_6
T_23_13_wire_logic_cluster/lc_3/in_3

T_20_17_wire_logic_cluster/lc_5/out
T_20_15_sp4_v_t_39
T_21_15_sp4_h_l_2
T_21_15_lc_trk_g0_7
T_21_15_wire_logic_cluster/lc_4/in_3

T_20_17_wire_logic_cluster/lc_5/out
T_20_15_sp4_v_t_39
T_21_15_sp4_h_l_2
T_21_15_lc_trk_g0_7
T_21_15_wire_logic_cluster/lc_6/in_3

T_20_17_wire_logic_cluster/lc_5/out
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_3/in_3

T_20_17_wire_logic_cluster/lc_5/out
T_18_17_sp4_h_l_7
T_17_13_sp4_v_t_37
T_16_14_lc_trk_g2_5
T_16_14_wire_logic_cluster/lc_6/in_1

T_20_17_wire_logic_cluster/lc_5/out
T_20_13_sp4_v_t_47
T_19_15_lc_trk_g0_1
T_19_15_wire_logic_cluster/lc_4/in_1

T_20_17_wire_logic_cluster/lc_5/out
T_20_13_sp4_v_t_47
T_17_13_sp4_h_l_10
T_16_13_lc_trk_g0_2
T_16_13_wire_logic_cluster/lc_1/in_3

End 

Net : this_sprites_ram.mem_WE_8
T_18_12_wire_logic_cluster/lc_5/out
T_17_12_sp4_h_l_2
T_13_12_sp4_h_l_10
T_9_12_sp4_h_l_10
T_8_8_sp4_v_t_47
T_8_10_lc_trk_g2_2
T_8_10_wire_bram/ram/WCLKE

T_18_12_wire_logic_cluster/lc_5/out
T_17_12_sp4_h_l_2
T_13_12_sp4_h_l_10
T_9_12_sp4_h_l_10
T_8_12_lc_trk_g0_2
T_8_12_wire_bram/ram/WCLKE

End 

Net : this_vga_signals.g0_i_x4_0_0
T_11_11_wire_logic_cluster/lc_4/out
T_10_11_lc_trk_g3_4
T_10_11_input_2_7
T_10_11_wire_logic_cluster/lc_7/in_2

End 

Net : M_this_ppu_sprites_addr_0
T_18_11_wire_logic_cluster/lc_5/out
T_18_9_sp4_v_t_39
T_19_9_sp4_h_l_7
T_22_5_sp4_v_t_42
T_23_5_sp4_h_l_7
T_26_1_sp4_v_t_36
T_26_0_span4_vert_9
T_25_1_lc_trk_g2_1
T_25_1_input0_7
T_25_1_wire_bram/ram/RADDR_0

T_18_11_wire_logic_cluster/lc_5/out
T_18_9_sp4_v_t_39
T_19_13_sp4_h_l_2
T_23_13_sp4_h_l_5
T_26_13_sp4_v_t_47
T_26_17_sp4_v_t_43
T_25_19_lc_trk_g1_6
T_25_19_input0_7
T_25_19_wire_bram/ram/RADDR_0

T_18_11_wire_logic_cluster/lc_5/out
T_18_9_sp4_v_t_39
T_19_9_sp4_h_l_7
T_22_5_sp4_v_t_42
T_23_5_sp4_h_l_7
T_26_1_sp4_v_t_36
T_25_3_lc_trk_g0_1
T_25_3_input0_7
T_25_3_wire_bram/ram/RADDR_0

T_18_11_wire_logic_cluster/lc_5/out
T_18_9_sp4_v_t_39
T_19_13_sp4_h_l_2
T_23_13_sp4_h_l_5
T_26_13_sp4_v_t_47
T_26_17_sp4_v_t_43
T_25_21_lc_trk_g1_6
T_25_21_input0_7
T_25_21_wire_bram/ram/RADDR_0

T_18_11_wire_logic_cluster/lc_5/out
T_18_9_sp4_v_t_39
T_19_13_sp4_h_l_2
T_23_13_sp4_h_l_5
T_26_13_sp4_v_t_47
T_23_17_sp4_h_l_3
T_25_17_lc_trk_g3_6
T_25_17_input0_7
T_25_17_wire_bram/ram/RADDR_0

T_18_11_wire_logic_cluster/lc_5/out
T_18_9_sp4_v_t_39
T_19_13_sp4_h_l_2
T_23_13_sp4_h_l_5
T_26_13_sp4_v_t_47
T_25_15_lc_trk_g0_1
T_25_15_input0_7
T_25_15_wire_bram/ram/RADDR_0

T_18_11_wire_logic_cluster/lc_5/out
T_18_9_sp4_v_t_39
T_19_9_sp4_h_l_7
T_23_9_sp4_h_l_7
T_26_5_sp4_v_t_36
T_25_7_lc_trk_g0_1
T_25_7_input0_7
T_25_7_wire_bram/ram/RADDR_0

T_18_11_wire_logic_cluster/lc_5/out
T_17_11_sp4_h_l_2
T_13_11_sp4_h_l_5
T_9_11_sp4_h_l_5
T_8_11_sp4_v_t_46
T_8_13_lc_trk_g2_3
T_8_13_input0_7
T_8_13_wire_bram/ram/RADDR_0

T_18_11_wire_logic_cluster/lc_5/out
T_17_11_sp4_h_l_2
T_13_11_sp4_h_l_5
T_9_11_sp4_h_l_5
T_8_7_sp4_v_t_40
T_8_9_lc_trk_g2_5
T_8_9_input0_7
T_8_9_wire_bram/ram/RADDR_0

T_18_11_wire_logic_cluster/lc_5/out
T_18_9_sp4_v_t_39
T_19_9_sp4_h_l_7
T_22_5_sp4_v_t_42
T_23_5_sp4_h_l_7
T_25_5_lc_trk_g3_2
T_25_5_input0_7
T_25_5_wire_bram/ram/RADDR_0

T_18_11_wire_logic_cluster/lc_5/out
T_17_11_sp4_h_l_2
T_13_11_sp4_h_l_5
T_9_11_sp4_h_l_5
T_8_11_sp4_v_t_46
T_8_15_lc_trk_g0_3
T_8_15_input0_7
T_8_15_wire_bram/ram/RADDR_0

T_18_11_wire_logic_cluster/lc_5/out
T_17_11_sp4_h_l_2
T_13_11_sp4_h_l_5
T_12_7_sp4_v_t_47
T_9_7_sp4_h_l_4
T_8_7_lc_trk_g1_4
T_8_7_input0_7
T_8_7_wire_bram/ram/RADDR_0

T_18_11_wire_logic_cluster/lc_5/out
T_17_11_sp4_h_l_2
T_21_11_sp4_h_l_5
T_25_11_sp4_h_l_8
T_25_11_lc_trk_g0_5
T_25_11_input0_7
T_25_11_wire_bram/ram/RADDR_0

T_18_11_wire_logic_cluster/lc_5/out
T_18_9_sp4_v_t_39
T_19_13_sp4_h_l_2
T_23_13_sp4_h_l_5
T_25_13_lc_trk_g3_0
T_25_13_input0_7
T_25_13_wire_bram/ram/RADDR_0

T_18_11_wire_logic_cluster/lc_5/out
T_18_9_sp4_v_t_39
T_19_9_sp4_h_l_7
T_23_9_sp4_h_l_7
T_25_9_lc_trk_g3_2
T_25_9_input0_7
T_25_9_wire_bram/ram/RADDR_0

T_18_11_wire_logic_cluster/lc_5/out
T_17_11_sp4_h_l_2
T_13_11_sp4_h_l_5
T_9_11_sp4_h_l_5
T_8_11_lc_trk_g0_5
T_8_11_input0_7
T_8_11_wire_bram/ram/RADDR_0

End 

Net : this_vga_signals.un6_vvisibilitylto8_0_cascade_
T_14_11_wire_logic_cluster/lc_1/ltout
T_14_11_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.un6_vvisibilitylt9_0_cascade_
T_14_11_wire_logic_cluster/lc_2/ltout
T_14_11_wire_logic_cluster/lc_3/in_2

End 

Net : this_ppu.un2_hscroll_axb_0_cascade_
T_18_11_wire_logic_cluster/lc_4/ltout
T_18_11_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_ppu_map_addr_9
T_18_18_wire_logic_cluster/lc_5/out
T_19_17_lc_trk_g3_5
T_19_17_wire_logic_cluster/lc_7/in_3

T_18_18_wire_logic_cluster/lc_5/out
T_10_18_sp12_h_l_1
T_9_18_sp12_v_t_22
T_9_23_sp4_v_t_40
T_8_27_lc_trk_g1_5
T_8_27_input2_6
T_8_27_wire_bram/ram/RADDR_9
T_8_25_upADDR_9
T_8_25_wire_bram/ram/RADDR_9

T_18_18_wire_logic_cluster/lc_5/out
T_10_18_sp12_h_l_1
T_9_18_sp12_v_t_22
T_9_23_sp4_v_t_40
T_8_27_lc_trk_g1_5
T_8_27_input2_6
T_8_27_wire_bram/ram/RADDR_9

T_18_18_wire_logic_cluster/lc_5/out
T_18_18_lc_trk_g1_5
T_18_18_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.vaddress_1_6
T_12_9_wire_logic_cluster/lc_3/out
T_11_8_lc_trk_g3_3
T_11_8_wire_logic_cluster/lc_7/in_1

End 

Net : this_start_data_delay_M_last_q
T_20_17_wire_logic_cluster/lc_7/out
T_20_17_lc_trk_g1_7
T_20_17_wire_logic_cluster/lc_5/in_1

T_20_17_wire_logic_cluster/lc_7/out
T_20_17_lc_trk_g1_7
T_20_17_wire_logic_cluster/lc_1/in_1

T_20_17_wire_logic_cluster/lc_7/out
T_20_17_lc_trk_g1_7
T_20_17_wire_logic_cluster/lc_3/in_1

T_20_17_wire_logic_cluster/lc_7/out
T_19_17_sp4_h_l_6
T_18_13_sp4_v_t_43
T_17_14_lc_trk_g3_3
T_17_14_wire_logic_cluster/lc_5/in_1

End 

Net : this_ppu.M_this_ppu_map_addr_i_9
T_19_17_wire_logic_cluster/lc_7/out
T_20_16_sp4_v_t_47
T_20_19_lc_trk_g1_7
T_20_19_wire_logic_cluster/lc_7/in_1

T_19_17_wire_logic_cluster/lc_7/out
T_19_17_lc_trk_g2_7
T_19_17_input_2_7
T_19_17_wire_logic_cluster/lc_7/in_2

End 

Net : this_sprites_ram.mem_WE_10
T_16_15_wire_logic_cluster/lc_7/out
T_16_12_sp4_v_t_38
T_13_12_sp4_h_l_3
T_12_8_sp4_v_t_38
T_9_8_sp4_h_l_3
T_8_8_lc_trk_g1_3
T_8_8_wire_bram/ram/WCLKE

T_16_15_wire_logic_cluster/lc_7/out
T_14_15_sp12_h_l_1
T_25_3_sp12_v_t_22
T_25_10_lc_trk_g2_2
T_25_10_wire_bram/ram/WCLKE

End 

Net : this_sprites_ram.mem_WE_6
T_16_15_wire_logic_cluster/lc_3/out
T_16_12_sp4_v_t_46
T_13_16_sp4_h_l_11
T_9_16_sp4_h_l_11
T_8_12_sp4_v_t_46
T_8_14_lc_trk_g3_3
T_8_14_wire_bram/ram/WCLKE

T_16_15_wire_logic_cluster/lc_3/out
T_16_12_sp4_v_t_46
T_13_16_sp4_h_l_11
T_9_16_sp4_h_l_11
T_8_16_lc_trk_g1_3
T_8_16_wire_bram/ram/WCLKE

End 

Net : this_vga_signals.mult1_un61_sum_axb1_0
T_11_15_wire_logic_cluster/lc_7/out
T_10_14_lc_trk_g3_7
T_10_14_input_2_0
T_10_14_wire_logic_cluster/lc_0/in_2

End 

Net : this_vga_signals.g1_2
T_11_15_wire_logic_cluster/lc_2/out
T_11_15_lc_trk_g2_2
T_11_15_wire_logic_cluster/lc_7/in_1

End 

Net : this_ppu.M_this_ppu_map_addr_i_2
T_18_19_wire_logic_cluster/lc_5/out
T_19_19_lc_trk_g0_5
T_19_19_input_2_5
T_19_19_wire_logic_cluster/lc_5/in_2

T_18_19_wire_logic_cluster/lc_5/out
T_18_19_lc_trk_g1_5
T_18_19_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_ppu_map_addr_2
T_17_10_wire_logic_cluster/lc_1/out
T_17_7_sp12_v_t_22
T_18_19_sp12_h_l_1
T_18_19_lc_trk_g0_2
T_18_19_wire_logic_cluster/lc_5/in_3

T_17_10_wire_logic_cluster/lc_1/out
T_13_10_sp12_h_l_1
T_12_10_sp12_v_t_22
T_12_19_sp4_v_t_36
T_12_23_sp4_v_t_36
T_9_27_sp4_h_l_6
T_8_27_lc_trk_g1_6
T_8_27_input0_5
T_8_27_wire_bram/ram/RADDR_2
T_8_25_upADDR_2
T_8_25_wire_bram/ram/RADDR_2

T_17_10_wire_logic_cluster/lc_1/out
T_13_10_sp12_h_l_1
T_12_10_sp12_v_t_22
T_12_19_sp4_v_t_36
T_12_23_sp4_v_t_36
T_9_27_sp4_h_l_6
T_8_27_lc_trk_g1_6
T_8_27_input0_5
T_8_27_wire_bram/ram/RADDR_2

T_17_10_wire_logic_cluster/lc_1/out
T_13_10_sp12_h_l_1
T_13_10_sp4_h_l_0
T_12_6_sp4_v_t_37
T_9_6_sp4_h_l_6
T_8_6_lc_trk_g0_6
T_8_6_input0_2
T_8_6_wire_bram/ram/WADDR_5

T_17_10_wire_logic_cluster/lc_1/out
T_17_10_lc_trk_g1_1
T_17_10_wire_logic_cluster/lc_1/in_1

T_17_10_wire_logic_cluster/lc_1/out
T_17_9_lc_trk_g1_1
T_17_9_wire_logic_cluster/lc_1/in_1

T_17_10_wire_logic_cluster/lc_1/out
T_18_9_lc_trk_g3_1
T_18_9_wire_logic_cluster/lc_7/in_1

End 

Net : M_this_ppu_map_addr_3
T_18_9_wire_logic_cluster/lc_7/out
T_18_4_sp12_v_t_22
T_18_16_sp12_v_t_22
T_18_19_lc_trk_g2_2
T_18_19_wire_logic_cluster/lc_6/in_0

T_18_9_wire_logic_cluster/lc_7/out
T_18_4_sp12_v_t_22
T_18_16_sp12_v_t_22
T_7_28_sp12_h_l_1
T_9_28_sp4_h_l_2
T_8_24_sp4_v_t_39
T_8_27_lc_trk_g1_7
T_8_27_input0_4
T_8_27_wire_bram/ram/RADDR_3
T_8_25_upADDR_3
T_8_25_wire_bram/ram/RADDR_3

T_18_9_wire_logic_cluster/lc_7/out
T_18_4_sp12_v_t_22
T_18_16_sp12_v_t_22
T_7_28_sp12_h_l_1
T_9_28_sp4_h_l_2
T_8_24_sp4_v_t_39
T_8_27_lc_trk_g1_7
T_8_27_input0_4
T_8_27_wire_bram/ram/RADDR_3

T_18_9_wire_logic_cluster/lc_7/out
T_8_9_sp12_h_l_1
T_10_9_sp4_h_l_2
T_9_5_sp4_v_t_42
T_8_6_lc_trk_g3_2
T_8_6_input0_1
T_8_6_wire_bram/ram/WADDR_6

T_18_9_wire_logic_cluster/lc_7/out
T_18_9_lc_trk_g2_7
T_18_9_wire_logic_cluster/lc_7/in_0

T_18_9_wire_logic_cluster/lc_7/out
T_17_9_lc_trk_g2_7
T_17_9_wire_logic_cluster/lc_1/in_0

End 

Net : this_ppu.M_this_ppu_map_addr_i_3
T_18_19_wire_logic_cluster/lc_6/out
T_19_19_lc_trk_g1_6
T_19_19_wire_logic_cluster/lc_6/in_1

T_18_19_wire_logic_cluster/lc_6/out
T_18_19_lc_trk_g1_6
T_18_19_wire_logic_cluster/lc_6/in_1

End 

Net : this_ppu.M_this_ppu_vram_addr_i_2
T_18_19_wire_logic_cluster/lc_2/out
T_19_19_lc_trk_g1_2
T_19_19_wire_logic_cluster/lc_2/in_1

T_18_19_wire_logic_cluster/lc_2/out
T_19_19_sp4_h_l_4
T_18_19_lc_trk_g0_4
T_18_19_input_2_2
T_18_19_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_sprites_address_q_RNO_1Z0Z_11
T_21_14_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_46
T_20_12_lc_trk_g3_6
T_20_12_wire_logic_cluster/lc_6/in_1

End 

Net : un1_M_this_sprites_address_q_cry_10
T_21_14_wire_logic_cluster/lc_2/cout
T_21_14_wire_logic_cluster/lc_3/in_3

Net : N_443_i
T_20_14_wire_logic_cluster/lc_7/out
T_21_13_lc_trk_g3_7
T_21_13_input_2_0
T_21_13_wire_logic_cluster/lc_0/in_2

T_20_14_wire_logic_cluster/lc_7/out
T_21_13_lc_trk_g2_7
T_21_13_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.N_485
T_19_14_wire_logic_cluster/lc_3/out
T_20_14_lc_trk_g0_3
T_20_14_wire_logic_cluster/lc_7/in_0

End 

Net : M_this_state_qZ0Z_3
T_16_15_wire_logic_cluster/lc_0/out
T_16_15_sp4_h_l_5
T_19_11_sp4_v_t_40
T_19_14_lc_trk_g0_0
T_19_14_wire_logic_cluster/lc_3/in_1

T_16_15_wire_logic_cluster/lc_0/out
T_13_15_sp12_h_l_0
T_20_15_lc_trk_g1_0
T_20_15_input_2_5
T_20_15_wire_logic_cluster/lc_5/in_2

T_16_15_wire_logic_cluster/lc_0/out
T_16_12_sp4_v_t_40
T_17_16_sp4_h_l_11
T_21_16_sp4_h_l_2
T_21_16_lc_trk_g1_7
T_21_16_wire_logic_cluster/lc_5/in_1

T_16_15_wire_logic_cluster/lc_0/out
T_13_15_sp12_h_l_0
T_19_15_lc_trk_g1_7
T_19_15_wire_logic_cluster/lc_0/in_0

T_16_15_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g3_0
T_16_15_wire_logic_cluster/lc_2/in_1

T_16_15_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g3_0
T_16_15_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.if_m2
T_13_12_wire_logic_cluster/lc_4/out
T_13_11_sp4_v_t_40
T_10_11_sp4_h_l_11
T_9_11_lc_trk_g1_3
T_9_11_wire_logic_cluster/lc_2/in_0

End 

Net : M_this_state_qZ0Z_4
T_16_15_wire_logic_cluster/lc_5/out
T_16_14_sp4_v_t_42
T_17_14_sp4_h_l_0
T_19_14_lc_trk_g3_5
T_19_14_wire_logic_cluster/lc_3/in_3

T_16_15_wire_logic_cluster/lc_5/out
T_17_15_sp4_h_l_10
T_19_15_lc_trk_g2_7
T_19_15_wire_logic_cluster/lc_6/in_3

T_16_15_wire_logic_cluster/lc_5/out
T_17_15_sp4_h_l_10
T_20_15_sp4_v_t_47
T_20_16_lc_trk_g3_7
T_20_16_wire_logic_cluster/lc_3/in_1

T_16_15_wire_logic_cluster/lc_5/out
T_17_15_sp4_h_l_10
T_20_15_sp4_v_t_47
T_20_16_lc_trk_g2_7
T_20_16_wire_logic_cluster/lc_0/in_1

T_16_15_wire_logic_cluster/lc_5/out
T_16_13_sp4_v_t_39
T_17_13_sp4_h_l_7
T_21_13_sp4_h_l_10
T_22_13_lc_trk_g3_2
T_22_13_wire_logic_cluster/lc_7/in_0

T_16_15_wire_logic_cluster/lc_5/out
T_17_15_sp4_h_l_10
T_19_15_lc_trk_g2_7
T_19_15_wire_logic_cluster/lc_4/in_3

T_16_15_wire_logic_cluster/lc_5/out
T_16_14_sp4_v_t_42
T_17_14_sp4_h_l_0
T_18_14_lc_trk_g2_0
T_18_14_wire_logic_cluster/lc_5/in_3

T_16_15_wire_logic_cluster/lc_5/out
T_17_15_sp4_h_l_10
T_19_15_lc_trk_g2_7
T_19_15_wire_logic_cluster/lc_5/in_0

T_16_15_wire_logic_cluster/lc_5/out
T_16_15_lc_trk_g1_5
T_16_15_wire_logic_cluster/lc_5/in_3

End 

Net : N_383_0
T_16_16_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_44
T_18_14_sp4_h_l_9
T_20_14_lc_trk_g2_4
T_20_14_wire_logic_cluster/lc_7/in_1

T_16_16_wire_logic_cluster/lc_0/out
T_13_16_sp12_h_l_0
T_20_16_lc_trk_g1_0
T_20_16_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_44
T_18_14_sp4_h_l_9
T_21_14_sp4_v_t_44
T_20_15_lc_trk_g3_4
T_20_15_wire_logic_cluster/lc_3/in_0

T_16_16_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g1_0
T_16_15_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_13_16_sp12_h_l_0
T_21_16_lc_trk_g0_3
T_21_16_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_44
T_18_14_sp4_h_l_9
T_21_10_sp4_v_t_44
T_20_13_lc_trk_g3_4
T_20_13_wire_logic_cluster/lc_4/in_1

T_16_16_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_44
T_18_14_sp4_h_l_9
T_21_10_sp4_v_t_44
T_20_13_lc_trk_g3_4
T_20_13_input_2_1
T_20_13_wire_logic_cluster/lc_1/in_2

T_16_16_wire_logic_cluster/lc_0/out
T_13_16_sp12_h_l_0
T_20_16_sp4_h_l_9
T_23_12_sp4_v_t_44
T_23_13_lc_trk_g2_4
T_23_13_wire_logic_cluster/lc_0/in_0

T_16_16_wire_logic_cluster/lc_0/out
T_13_16_sp12_h_l_0
T_20_16_sp4_h_l_9
T_23_12_sp4_v_t_44
T_23_13_lc_trk_g2_4
T_23_13_wire_logic_cluster/lc_4/in_0

T_16_16_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_44
T_18_14_sp4_h_l_9
T_21_14_sp4_v_t_44
T_21_15_lc_trk_g3_4
T_21_15_wire_logic_cluster/lc_4/in_1

T_16_16_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_44
T_18_14_sp4_h_l_9
T_21_14_sp4_v_t_44
T_21_15_lc_trk_g2_4
T_21_15_input_2_6
T_21_15_wire_logic_cluster/lc_6/in_2

T_16_16_wire_logic_cluster/lc_0/out
T_13_16_sp12_h_l_0
T_20_16_sp4_h_l_9
T_23_12_sp4_v_t_44
T_23_13_lc_trk_g2_4
T_23_13_wire_logic_cluster/lc_7/in_1

T_16_16_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_44
T_18_14_sp4_h_l_9
T_21_14_sp4_v_t_44
T_21_15_lc_trk_g3_4
T_21_15_wire_logic_cluster/lc_7/in_0

T_16_16_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_44
T_18_14_sp4_h_l_9
T_22_14_sp4_h_l_0
T_22_14_lc_trk_g0_5
T_22_14_wire_logic_cluster/lc_3/in_0

T_16_16_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_44
T_18_14_sp4_h_l_9
T_21_14_sp4_v_t_44
T_21_15_lc_trk_g2_4
T_21_15_wire_logic_cluster/lc_5/in_1

T_16_16_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_44
T_18_14_sp4_h_l_9
T_21_14_sp4_v_t_44
T_21_15_lc_trk_g2_4
T_21_15_input_2_0
T_21_15_wire_logic_cluster/lc_0/in_2

T_16_16_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_44
T_18_14_sp4_h_l_9
T_22_14_sp4_h_l_5
T_21_14_lc_trk_g0_5
T_21_14_input_2_5
T_21_14_wire_logic_cluster/lc_5/in_2

T_16_16_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_44
T_18_14_sp4_h_l_9
T_21_10_sp4_v_t_44
T_20_12_lc_trk_g2_1
T_20_12_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_44
T_18_14_sp4_h_l_9
T_21_10_sp4_v_t_44
T_20_12_lc_trk_g2_1
T_20_12_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_44
T_18_14_sp4_h_l_9
T_22_14_sp4_h_l_0
T_24_14_lc_trk_g3_5
T_24_14_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_44
T_18_14_sp4_h_l_9
T_22_14_sp4_h_l_0
T_22_14_lc_trk_g0_5
T_22_14_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_44
T_18_14_sp4_h_l_9
T_22_14_sp4_h_l_0
T_22_14_lc_trk_g0_5
T_22_14_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g0_0
T_17_16_input_2_0
T_17_16_wire_logic_cluster/lc_0/in_2

End 

Net : M_this_state_qZ0Z_1
T_16_16_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g3_2
T_16_16_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_2/out
T_17_15_sp4_v_t_37
T_18_15_sp4_h_l_5
T_20_15_lc_trk_g3_0
T_20_15_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_2/out
T_11_16_sp12_h_l_0
T_20_16_lc_trk_g0_4
T_20_16_wire_logic_cluster/lc_7/in_1

T_16_16_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g3_2
T_16_16_wire_logic_cluster/lc_2/in_3

End 

Net : this_ppu.M_this_ppu_map_addr_i_4
T_18_19_wire_logic_cluster/lc_7/out
T_19_19_lc_trk_g1_7
T_19_19_wire_logic_cluster/lc_7/in_1

T_18_19_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g2_7
T_18_19_input_2_7
T_18_19_wire_logic_cluster/lc_7/in_2

End 

Net : M_this_ppu_map_addr_4
T_17_9_wire_logic_cluster/lc_1/out
T_18_7_sp4_v_t_46
T_18_11_sp4_v_t_46
T_18_15_sp4_v_t_42
T_18_19_lc_trk_g0_7
T_18_19_wire_logic_cluster/lc_7/in_0

T_17_9_wire_logic_cluster/lc_1/out
T_17_6_sp12_v_t_22
T_6_18_sp12_h_l_1
T_5_18_sp12_v_t_22
T_5_23_sp4_v_t_40
T_6_27_sp4_h_l_11
T_8_27_lc_trk_g3_6
T_8_27_input0_3
T_8_27_wire_bram/ram/RADDR_4
T_8_25_upADDR_4
T_8_25_wire_bram/ram/RADDR_4

T_17_9_wire_logic_cluster/lc_1/out
T_17_6_sp12_v_t_22
T_6_18_sp12_h_l_1
T_5_18_sp12_v_t_22
T_5_23_sp4_v_t_40
T_6_27_sp4_h_l_11
T_8_27_lc_trk_g3_6
T_8_27_input0_3
T_8_27_wire_bram/ram/RADDR_4

T_17_9_wire_logic_cluster/lc_1/out
T_17_9_lc_trk_g2_1
T_17_9_input_2_1
T_17_9_wire_logic_cluster/lc_1/in_2

End 

Net : M_this_vga_signals_address_6
T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_9_3_sp4_v_t_38
T_8_5_lc_trk_g0_3
T_8_5_input0_1
T_8_5_wire_bram/ram/RADDR_6

End 

Net : this_vga_signals.g1_2_1
T_9_13_wire_logic_cluster/lc_5/out
T_9_12_lc_trk_g0_5
T_9_12_input_2_3
T_9_12_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.g1_0_0
T_9_12_wire_logic_cluster/lc_4/out
T_9_10_sp4_v_t_37
T_9_11_lc_trk_g3_5
T_9_11_wire_logic_cluster/lc_4/in_0

End 

Net : this_vga_signals.mult1_un54_sum_c3_0_0_0_cascade_
T_9_12_wire_logic_cluster/lc_3/ltout
T_9_12_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_state_qZ0Z_2
T_15_16_wire_logic_cluster/lc_5/out
T_16_16_lc_trk_g0_5
T_16_16_wire_logic_cluster/lc_0/in_1

T_15_16_wire_logic_cluster/lc_5/out
T_16_15_sp4_v_t_43
T_17_15_sp4_h_l_6
T_19_15_lc_trk_g2_3
T_19_15_wire_logic_cluster/lc_0/in_3

T_15_16_wire_logic_cluster/lc_5/out
T_15_16_sp12_h_l_1
T_20_16_lc_trk_g0_5
T_20_16_wire_logic_cluster/lc_7/in_0

T_15_16_wire_logic_cluster/lc_5/out
T_16_15_sp4_v_t_43
T_17_15_sp4_h_l_6
T_21_15_sp4_h_l_6
T_20_15_lc_trk_g0_6
T_20_15_wire_logic_cluster/lc_3/in_1

T_15_16_wire_logic_cluster/lc_5/out
T_16_15_sp4_v_t_43
T_17_15_sp4_h_l_6
T_21_15_sp4_h_l_6
T_23_15_lc_trk_g3_3
T_23_15_wire_logic_cluster/lc_5/in_1

T_15_16_wire_logic_cluster/lc_5/out
T_16_15_sp4_v_t_43
T_17_15_sp4_h_l_6
T_21_15_sp4_h_l_6
T_24_11_sp4_v_t_43
T_23_14_lc_trk_g3_3
T_23_14_wire_logic_cluster/lc_3/in_1

T_15_16_wire_logic_cluster/lc_5/out
T_15_16_sp12_h_l_1
T_19_16_sp4_h_l_4
T_22_12_sp4_v_t_41
T_22_13_lc_trk_g3_1
T_22_13_wire_logic_cluster/lc_5/in_1

T_15_16_wire_logic_cluster/lc_5/out
T_15_16_sp12_h_l_1
T_21_16_lc_trk_g0_6
T_21_16_input_2_0
T_21_16_wire_logic_cluster/lc_0/in_2

T_15_16_wire_logic_cluster/lc_5/out
T_16_15_sp4_v_t_43
T_17_15_sp4_h_l_6
T_20_11_sp4_v_t_43
T_20_13_lc_trk_g2_6
T_20_13_wire_logic_cluster/lc_4/in_0

T_15_16_wire_logic_cluster/lc_5/out
T_16_15_sp4_v_t_43
T_17_15_sp4_h_l_6
T_21_15_sp4_h_l_6
T_22_15_lc_trk_g3_6
T_22_15_wire_logic_cluster/lc_6/in_1

T_15_16_wire_logic_cluster/lc_5/out
T_16_15_sp4_v_t_43
T_17_15_sp4_h_l_6
T_21_15_sp4_h_l_6
T_22_15_lc_trk_g3_6
T_22_15_wire_logic_cluster/lc_2/in_1

T_15_16_wire_logic_cluster/lc_5/out
T_16_15_sp4_v_t_43
T_17_15_sp4_h_l_6
T_20_11_sp4_v_t_43
T_20_13_lc_trk_g2_6
T_20_13_wire_logic_cluster/lc_1/in_3

T_15_16_wire_logic_cluster/lc_5/out
T_16_15_sp4_v_t_43
T_17_15_sp4_h_l_6
T_21_15_sp4_h_l_6
T_24_11_sp4_v_t_43
T_23_13_lc_trk_g0_6
T_23_13_wire_logic_cluster/lc_3/in_1

T_15_16_wire_logic_cluster/lc_5/out
T_15_16_sp12_h_l_1
T_21_16_lc_trk_g1_6
T_21_16_wire_logic_cluster/lc_3/in_0

T_15_16_wire_logic_cluster/lc_5/out
T_15_16_sp12_h_l_1
T_18_16_lc_trk_g0_1
T_18_16_input_2_7
T_18_16_wire_logic_cluster/lc_7/in_2

T_15_16_wire_logic_cluster/lc_5/out
T_16_15_sp4_v_t_43
T_17_15_sp4_h_l_6
T_21_15_sp4_h_l_6
T_21_15_lc_trk_g1_3
T_21_15_wire_logic_cluster/lc_4/in_0

T_15_16_wire_logic_cluster/lc_5/out
T_16_15_sp4_v_t_43
T_17_15_sp4_h_l_6
T_21_15_sp4_h_l_6
T_21_15_lc_trk_g1_3
T_21_15_wire_logic_cluster/lc_6/in_0

T_15_16_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g1_5
T_15_16_wire_logic_cluster/lc_5/in_3

End 

Net : this_ppu.N_150
T_19_12_wire_logic_cluster/lc_2/out
T_19_12_lc_trk_g2_2
T_19_12_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_state_qZ0Z_8
T_16_14_wire_logic_cluster/lc_6/out
T_17_12_sp4_v_t_40
T_18_16_sp4_h_l_11
T_20_16_lc_trk_g2_6
T_20_16_wire_logic_cluster/lc_5/in_1

T_16_14_wire_logic_cluster/lc_6/out
T_15_14_sp12_h_l_0
T_19_14_lc_trk_g0_3
T_19_14_wire_logic_cluster/lc_3/in_0

T_16_14_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_44
T_17_13_sp4_h_l_9
T_19_13_lc_trk_g2_4
T_19_13_wire_logic_cluster/lc_1/in_3

T_16_14_wire_logic_cluster/lc_6/out
T_15_14_sp12_h_l_0
T_20_14_lc_trk_g1_4
T_20_14_wire_logic_cluster/lc_6/in_3

T_16_14_wire_logic_cluster/lc_6/out
T_16_14_lc_trk_g3_6
T_16_14_wire_logic_cluster/lc_6/in_3

End 

Net : M_this_sprites_address_q_RNO_1Z0Z_10
T_21_14_wire_logic_cluster/lc_2/out
T_21_11_sp4_v_t_44
T_20_12_lc_trk_g3_4
T_20_12_wire_logic_cluster/lc_4/in_1

End 

Net : un1_M_this_sprites_address_q_cry_9
T_21_14_wire_logic_cluster/lc_1/cout
T_21_14_wire_logic_cluster/lc_2/in_3

Net : M_this_state_q_RNI373A1Z0Z_8
T_19_13_wire_logic_cluster/lc_1/out
T_19_11_sp4_v_t_47
T_19_15_lc_trk_g1_2
T_19_15_wire_logic_cluster/lc_1/in_0

End 

Net : port_dmab_c
T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_18_17_lc_trk_g2_2
T_18_17_wire_logic_cluster/lc_3/in_1

T_19_15_wire_logic_cluster/lc_1/out
T_19_15_sp4_h_l_7
T_18_15_sp4_v_t_36
T_17_19_lc_trk_g1_1
T_17_19_wire_logic_cluster/lc_6/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_19_15_sp4_h_l_7
T_15_15_sp4_h_l_3
T_11_15_sp4_h_l_6
T_7_15_sp4_h_l_6
T_6_11_sp4_v_t_43
T_3_11_sp4_h_l_6
T_5_11_lc_trk_g3_3
T_5_11_wire_logic_cluster/lc_7/in_1

T_19_15_wire_logic_cluster/lc_1/out
T_15_15_sp12_h_l_1
T_3_15_sp12_h_l_1
T_2_15_sp12_v_t_22
T_2_16_sp4_v_t_44
T_1_20_lc_trk_g2_1
T_1_20_wire_logic_cluster/lc_3/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_19_4_sp12_v_t_22
T_8_4_sp12_h_l_1
T_0_4_span12_horz_10
T_0_4_lc_trk_g1_2
T_0_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_122_0
T_20_17_wire_logic_cluster/lc_3/out
T_21_16_sp4_v_t_39
T_22_20_sp4_h_l_8
T_25_20_sp4_v_t_36
T_24_23_lc_trk_g2_4
T_24_23_wire_logic_cluster/lc_6/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_23_17_sp4_v_t_41
T_23_21_sp4_v_t_41
T_22_23_lc_trk_g0_4
T_22_23_wire_logic_cluster/lc_2/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_23_17_sp4_v_t_41
T_23_21_sp4_v_t_41
T_22_23_lc_trk_g0_4
T_22_23_wire_logic_cluster/lc_4/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_23_17_sp4_v_t_41
T_23_21_sp4_v_t_41
T_23_23_lc_trk_g2_4
T_23_23_wire_logic_cluster/lc_2/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_21_16_sp4_v_t_39
T_21_20_sp4_v_t_39
T_21_22_lc_trk_g2_2
T_21_22_wire_logic_cluster/lc_2/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_23_17_sp4_v_t_41
T_23_21_sp4_v_t_41
T_22_23_lc_trk_g0_4
T_22_23_wire_logic_cluster/lc_0/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_23_17_sp4_v_t_41
T_23_21_sp4_v_t_42
T_22_25_lc_trk_g1_7
T_22_25_wire_logic_cluster/lc_0/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_23_17_sp4_v_t_41
T_23_21_sp4_v_t_41
T_23_24_lc_trk_g0_1
T_23_24_wire_logic_cluster/lc_2/in_1

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_23_17_sp4_v_t_41
T_23_21_sp4_v_t_42
T_22_25_lc_trk_g1_7
T_22_25_wire_logic_cluster/lc_2/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_23_17_sp4_v_t_41
T_23_21_sp4_v_t_42
T_23_25_lc_trk_g0_7
T_23_25_wire_logic_cluster/lc_3/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_23_17_sp4_v_t_41
T_23_21_sp4_v_t_42
T_23_22_lc_trk_g3_2
T_23_22_wire_logic_cluster/lc_7/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_23_17_sp4_v_t_41
T_23_21_sp4_v_t_42
T_23_22_lc_trk_g3_2
T_23_22_wire_logic_cluster/lc_5/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_21_16_sp4_v_t_39
T_22_20_sp4_h_l_8
T_25_20_sp4_v_t_36
T_24_22_lc_trk_g0_1
T_24_22_wire_logic_cluster/lc_4/in_1

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_23_17_sp4_v_t_41
T_23_21_sp4_v_t_41
T_23_23_lc_trk_g2_4
T_23_23_wire_logic_cluster/lc_7/in_1

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_23_17_sp4_v_t_41
T_23_21_sp4_v_t_41
T_23_23_lc_trk_g2_4
T_23_23_wire_logic_cluster/lc_1/in_1

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_23_17_sp4_v_t_41
T_23_21_sp4_v_t_41
T_22_23_lc_trk_g0_4
T_22_23_wire_logic_cluster/lc_7/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_23_17_sp4_v_t_41
T_23_21_sp4_v_t_42
T_23_25_lc_trk_g0_7
T_23_25_wire_logic_cluster/lc_2/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_21_16_sp4_v_t_39
T_20_20_lc_trk_g1_2
T_20_20_wire_logic_cluster/lc_7/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_21_16_sp4_v_t_39
T_20_20_lc_trk_g1_2
T_20_20_wire_logic_cluster/lc_6/in_1

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_23_17_sp4_v_t_41
T_23_21_sp4_v_t_41
T_23_23_lc_trk_g2_4
T_23_23_wire_logic_cluster/lc_6/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_21_16_sp4_v_t_39
T_22_20_sp4_h_l_8
T_24_20_lc_trk_g3_5
T_24_20_wire_logic_cluster/lc_2/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_21_16_sp4_v_t_39
T_21_20_sp4_v_t_39
T_21_24_lc_trk_g0_2
T_21_24_wire_logic_cluster/lc_6/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_21_16_sp4_v_t_39
T_21_20_sp4_v_t_39
T_22_24_sp4_h_l_8
T_24_24_lc_trk_g2_5
T_24_24_wire_logic_cluster/lc_3/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_21_16_sp4_v_t_39
T_21_20_sp4_v_t_39
T_22_24_sp4_h_l_8
T_24_24_lc_trk_g2_5
T_24_24_wire_logic_cluster/lc_5/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_23_17_sp4_v_t_41
T_23_21_sp4_v_t_41
T_24_25_sp4_h_l_4
T_24_25_lc_trk_g1_1
T_24_25_wire_logic_cluster/lc_0/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_23_17_sp4_v_t_41
T_23_21_sp4_v_t_41
T_24_25_sp4_h_l_4
T_24_25_lc_trk_g1_1
T_24_25_wire_logic_cluster/lc_2/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_21_16_sp4_v_t_39
T_22_20_sp4_h_l_8
T_22_20_lc_trk_g0_5
T_22_20_wire_logic_cluster/lc_5/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_23_17_sp4_v_t_41
T_23_21_sp4_v_t_42
T_23_25_lc_trk_g0_7
T_23_25_wire_logic_cluster/lc_6/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_23_17_sp4_v_t_41
T_23_21_sp4_v_t_41
T_24_25_sp4_h_l_4
T_24_25_lc_trk_g1_1
T_24_25_wire_logic_cluster/lc_7/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_23_17_sp4_v_t_41
T_23_21_sp4_v_t_41
T_24_25_sp4_h_l_4
T_24_25_lc_trk_g1_1
T_24_25_wire_logic_cluster/lc_1/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_21_16_sp4_v_t_39
T_20_20_lc_trk_g1_2
T_20_20_input_2_5
T_20_20_wire_logic_cluster/lc_5/in_2

T_20_17_wire_logic_cluster/lc_3/out
T_21_16_sp4_v_t_39
T_22_20_sp4_h_l_8
T_24_20_lc_trk_g3_5
T_24_20_wire_logic_cluster/lc_6/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_21_16_sp4_v_t_39
T_22_20_sp4_h_l_8
T_25_20_sp4_v_t_36
T_24_23_lc_trk_g2_4
T_24_23_wire_logic_cluster/lc_4/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_21_16_sp4_v_t_39
T_22_20_sp4_h_l_8
T_25_20_sp4_v_t_36
T_24_23_lc_trk_g2_4
T_24_23_wire_logic_cluster/lc_0/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_21_16_sp4_v_t_39
T_22_20_sp4_h_l_8
T_25_20_sp4_v_t_36
T_24_22_lc_trk_g0_1
T_24_22_wire_logic_cluster/lc_0/in_1

T_20_17_wire_logic_cluster/lc_3/out
T_21_16_sp4_v_t_39
T_22_20_sp4_h_l_8
T_25_20_sp4_v_t_36
T_24_23_lc_trk_g2_4
T_24_23_wire_logic_cluster/lc_3/in_1

T_20_17_wire_logic_cluster/lc_3/out
T_21_16_sp4_v_t_39
T_21_20_sp4_v_t_39
T_21_21_lc_trk_g2_7
T_21_21_wire_logic_cluster/lc_1/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_23_17_sp4_v_t_41
T_22_21_lc_trk_g1_4
T_22_21_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_state_qZ0Z_13
T_19_14_wire_logic_cluster/lc_0/out
T_18_14_sp4_h_l_8
T_21_14_sp4_v_t_36
T_21_18_sp4_v_t_44
T_21_14_sp4_v_t_40
T_20_17_lc_trk_g3_0
T_20_17_wire_logic_cluster/lc_3/in_0

T_19_14_wire_logic_cluster/lc_0/out
T_19_13_lc_trk_g0_0
T_19_13_input_2_0
T_19_13_wire_logic_cluster/lc_0/in_2

T_19_14_wire_logic_cluster/lc_0/out
T_18_14_sp4_h_l_8
T_21_14_sp4_v_t_36
T_20_18_lc_trk_g1_1
T_20_18_input_2_2
T_20_18_wire_logic_cluster/lc_2/in_2

T_19_14_wire_logic_cluster/lc_0/out
T_20_15_lc_trk_g2_0
T_20_15_wire_logic_cluster/lc_5/in_3

T_19_14_wire_logic_cluster/lc_0/out
T_18_14_sp4_h_l_8
T_21_14_sp4_v_t_36
T_21_18_sp4_v_t_44
T_20_20_lc_trk_g2_1
T_20_20_wire_logic_cluster/lc_4/in_1

T_19_14_wire_logic_cluster/lc_0/out
T_19_14_lc_trk_g1_0
T_19_14_wire_logic_cluster/lc_7/in_0

T_19_14_wire_logic_cluster/lc_0/out
T_19_14_lc_trk_g1_0
T_19_14_wire_logic_cluster/lc_0/in_3

T_19_14_wire_logic_cluster/lc_0/out
T_19_14_lc_trk_g1_0
T_19_14_wire_logic_cluster/lc_2/in_3

End 

Net : N_123_0
T_24_23_wire_logic_cluster/lc_6/out
T_23_23_sp4_h_l_4
T_27_23_sp4_h_l_0
T_26_23_sp4_v_t_43
T_25_26_lc_trk_g3_3
T_25_26_wire_bram/ram/WCLKE

T_24_23_wire_logic_cluster/lc_6/out
T_24_20_sp4_v_t_36
T_25_24_sp4_h_l_7
T_25_24_lc_trk_g0_2
T_25_24_wire_bram/ram/WCLKE

End 

Net : un1_M_this_sprites_address_q_cry_11
T_21_14_wire_logic_cluster/lc_3/cout
T_21_14_wire_logic_cluster/lc_4/in_3

Net : M_this_sprites_address_q_RNO_0Z0Z_12
T_21_14_wire_logic_cluster/lc_4/out
T_21_15_lc_trk_g1_4
T_21_15_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_state_q_RNI6Q0SZ0Z_5
T_19_15_wire_logic_cluster/lc_6/out
T_18_15_sp4_h_l_4
T_19_15_lc_trk_g2_4
T_19_15_wire_logic_cluster/lc_1/in_1

End 

Net : M_this_state_qZ0Z_5
T_15_15_wire_logic_cluster/lc_1/out
T_16_15_sp4_h_l_2
T_20_15_sp4_h_l_5
T_19_15_lc_trk_g1_5
T_19_15_wire_logic_cluster/lc_6/in_0

T_15_15_wire_logic_cluster/lc_1/out
T_16_15_sp4_h_l_2
T_20_15_sp4_h_l_10
T_20_15_lc_trk_g1_7
T_20_15_wire_logic_cluster/lc_5/in_1

T_15_15_wire_logic_cluster/lc_1/out
T_15_4_sp12_v_t_22
T_16_16_sp12_h_l_1
T_20_16_lc_trk_g1_2
T_20_16_wire_logic_cluster/lc_3/in_0

T_15_15_wire_logic_cluster/lc_1/out
T_16_13_sp4_v_t_46
T_16_17_lc_trk_g1_3
T_16_17_wire_logic_cluster/lc_1/in_1

T_15_15_wire_logic_cluster/lc_1/out
T_16_15_lc_trk_g1_1
T_16_15_input_2_6
T_16_15_wire_logic_cluster/lc_6/in_2

T_15_15_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g3_1
T_15_15_wire_logic_cluster/lc_1/in_3

End 

Net : M_this_state_qZ0Z_11
T_16_16_wire_logic_cluster/lc_7/out
T_16_13_sp4_v_t_38
T_17_13_sp4_h_l_8
T_19_13_lc_trk_g3_5
T_19_13_wire_logic_cluster/lc_1/in_1

T_16_16_wire_logic_cluster/lc_7/out
T_17_15_sp4_v_t_47
T_18_15_sp4_h_l_3
T_20_15_lc_trk_g3_6
T_20_15_wire_logic_cluster/lc_5/in_0

T_16_16_wire_logic_cluster/lc_7/out
T_17_15_sp4_v_t_47
T_18_15_sp4_h_l_3
T_21_15_sp4_v_t_38
T_20_18_lc_trk_g2_6
T_20_18_wire_logic_cluster/lc_2/in_0

T_16_16_wire_logic_cluster/lc_7/out
T_17_15_sp4_v_t_47
T_16_19_lc_trk_g2_2
T_16_19_wire_logic_cluster/lc_0/in_0

T_16_16_wire_logic_cluster/lc_7/out
T_16_17_lc_trk_g0_7
T_16_17_wire_logic_cluster/lc_7/in_0

T_16_16_wire_logic_cluster/lc_7/out
T_16_13_sp4_v_t_38
T_17_13_sp4_h_l_8
T_16_13_lc_trk_g0_0
T_16_13_wire_logic_cluster/lc_1/in_1

T_16_16_wire_logic_cluster/lc_7/out
T_16_16_lc_trk_g2_7
T_16_16_wire_logic_cluster/lc_7/in_0

End 

Net : M_this_state_qZ0Z_6
T_16_16_wire_logic_cluster/lc_4/out
T_17_16_sp4_h_l_8
T_20_12_sp4_v_t_45
T_19_15_lc_trk_g3_5
T_19_15_input_2_6
T_19_15_wire_logic_cluster/lc_6/in_2

T_16_16_wire_logic_cluster/lc_4/out
T_17_16_sp4_h_l_8
T_20_12_sp4_v_t_45
T_19_15_lc_trk_g3_5
T_19_15_input_2_0
T_19_15_wire_logic_cluster/lc_0/in_2

T_16_16_wire_logic_cluster/lc_4/out
T_17_16_sp4_h_l_8
T_21_16_sp4_h_l_11
T_20_16_lc_trk_g0_3
T_20_16_input_2_3
T_20_16_wire_logic_cluster/lc_3/in_2

T_16_16_wire_logic_cluster/lc_4/out
T_17_16_sp4_h_l_8
T_20_16_sp4_v_t_36
T_20_17_lc_trk_g3_4
T_20_17_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_17_16_sp4_h_l_8
T_20_12_sp4_v_t_45
T_19_14_lc_trk_g2_0
T_19_14_input_2_2
T_19_14_wire_logic_cluster/lc_2/in_2

T_16_16_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g1_4
T_16_16_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_state_qZ0Z_10
T_16_13_wire_logic_cluster/lc_1/out
T_17_13_sp4_h_l_2
T_19_13_lc_trk_g2_7
T_19_13_wire_logic_cluster/lc_0/in_3

T_16_13_wire_logic_cluster/lc_1/out
T_16_11_sp4_v_t_47
T_15_15_lc_trk_g2_2
T_15_15_wire_logic_cluster/lc_6/in_0

T_16_13_wire_logic_cluster/lc_1/out
T_16_11_sp4_v_t_47
T_16_15_lc_trk_g0_2
T_16_15_wire_logic_cluster/lc_6/in_0

T_16_13_wire_logic_cluster/lc_1/out
T_16_10_sp12_v_t_22
T_16_16_lc_trk_g3_5
T_16_16_wire_logic_cluster/lc_7/in_1

End 

Net : M_this_state_q_RNIH92SZ0Z_10_cascade_
T_19_13_wire_logic_cluster/lc_0/ltout
T_19_13_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.M_lcounter_qZ0Z_1
T_16_10_wire_logic_cluster/lc_6/out
T_16_10_lc_trk_g3_6
T_16_10_wire_logic_cluster/lc_2/in_1

T_16_10_wire_logic_cluster/lc_6/out
T_17_10_lc_trk_g0_6
T_17_10_wire_logic_cluster/lc_6/in_0

T_16_10_wire_logic_cluster/lc_6/out
T_16_10_lc_trk_g3_6
T_16_10_wire_logic_cluster/lc_6/in_3

End 

Net : this_sprites_ram.mem_WE_4
T_24_12_wire_logic_cluster/lc_3/out
T_22_12_sp4_h_l_3
T_25_12_sp4_v_t_38
T_25_14_lc_trk_g3_3
T_25_14_wire_bram/ram/WCLKE

T_24_12_wire_logic_cluster/lc_3/out
T_25_12_lc_trk_g1_3
T_25_12_wire_bram/ram/WCLKE

End 

Net : this_sprites_ram.mem_WE_12
T_24_13_wire_logic_cluster/lc_3/out
T_25_9_sp4_v_t_42
T_25_5_sp4_v_t_42
T_25_8_lc_trk_g0_2
T_25_8_wire_bram/ram/WCLKE

T_24_13_wire_logic_cluster/lc_3/out
T_25_9_sp4_v_t_42
T_25_5_sp4_v_t_42
T_25_6_lc_trk_g2_2
T_25_6_wire_bram/ram/WCLKE

End 

Net : this_vga_signals.g0_i_x4_2_0_0_1_cascade_
T_11_11_wire_logic_cluster/lc_3/ltout
T_11_11_wire_logic_cluster/lc_4/in_2

End 

Net : port_dmab_ac0_1_4
T_20_15_wire_logic_cluster/lc_6/out
T_19_15_lc_trk_g2_6
T_19_15_wire_logic_cluster/lc_1/in_3

End 

Net : port_dmab_ac0_1_3_cascade_
T_20_15_wire_logic_cluster/lc_5/ltout
T_20_15_wire_logic_cluster/lc_6/in_2

End 

Net : un1_M_this_map_address_q_cry_8
T_7_25_wire_logic_cluster/lc_0/cout
T_7_25_wire_logic_cluster/lc_1/in_3

End 

Net : M_this_state_d_0_sqmuxa_1
T_16_19_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_45
T_13_21_sp4_h_l_8
T_9_21_sp4_h_l_4
T_8_21_sp4_v_t_47
T_7_24_lc_trk_g3_7
T_7_24_input_2_0
T_7_24_wire_logic_cluster/lc_0/in_2

T_16_19_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_45
T_16_21_sp4_v_t_41
T_13_25_sp4_h_l_4
T_12_25_sp4_v_t_41
T_11_27_lc_trk_g0_4
T_11_27_wire_logic_cluster/lc_5/in_3

T_16_19_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_45
T_16_21_sp4_v_t_41
T_13_25_sp4_h_l_4
T_9_25_sp4_h_l_0
T_9_25_lc_trk_g1_5
T_9_25_wire_logic_cluster/lc_5/in_3

T_16_19_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_45
T_16_21_sp4_v_t_41
T_13_25_sp4_h_l_4
T_12_25_lc_trk_g1_4
T_12_25_wire_logic_cluster/lc_6/in_3

T_16_19_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_45
T_16_21_sp4_v_t_41
T_15_25_lc_trk_g1_4
T_15_25_wire_logic_cluster/lc_0/in_3

T_16_19_wire_logic_cluster/lc_0/out
T_16_15_sp12_v_t_23
T_16_25_lc_trk_g3_4
T_16_25_wire_logic_cluster/lc_0/in_3

T_16_19_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_45
T_16_21_sp4_v_t_41
T_13_25_sp4_h_l_4
T_9_25_sp4_h_l_0
T_9_25_lc_trk_g1_5
T_9_25_wire_logic_cluster/lc_3/in_3

T_16_19_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_45
T_16_21_sp4_v_t_41
T_15_25_lc_trk_g1_4
T_15_25_wire_logic_cluster/lc_6/in_3

T_16_19_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_45
T_13_21_sp4_h_l_8
T_9_21_sp4_h_l_4
T_8_21_sp4_v_t_47
T_8_25_sp4_v_t_43
T_8_26_lc_trk_g3_3
T_8_26_wire_bram/ram/WCLKE

T_16_19_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_45
T_13_21_sp4_h_l_8
T_9_21_sp4_h_l_4
T_8_21_sp4_v_t_47
T_8_25_sp4_v_t_43
T_8_28_lc_trk_g1_3
T_8_28_wire_bram/ram/WCLKE

T_16_19_wire_logic_cluster/lc_0/out
T_16_15_sp12_v_t_23
T_5_27_sp12_h_l_0
T_9_27_lc_trk_g1_3
T_9_27_wire_logic_cluster/lc_3/in_3

T_16_19_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_45
T_16_21_sp4_v_t_41
T_13_25_sp4_h_l_4
T_9_25_sp4_h_l_0
T_8_21_sp4_v_t_40
T_7_24_lc_trk_g3_0
T_7_24_wire_logic_cluster/lc_0/in_3

End 

Net : this_ppu.M_state_qZ0Z_7
T_18_21_wire_logic_cluster/lc_4/out
T_11_21_sp12_h_l_0
T_22_9_sp12_v_t_23
T_22_15_sp4_v_t_39
T_23_19_sp4_h_l_2
T_23_19_lc_trk_g1_7
T_23_19_wire_logic_cluster/lc_2/in_0

T_18_21_wire_logic_cluster/lc_4/out
T_19_17_sp4_v_t_44
T_16_17_sp4_h_l_3
T_17_17_lc_trk_g2_3
T_17_17_wire_logic_cluster/lc_5/in_0

T_18_21_wire_logic_cluster/lc_4/out
T_11_21_sp12_h_l_0
T_22_9_sp12_v_t_23
T_22_15_sp4_v_t_39
T_23_15_sp4_h_l_7
T_24_15_lc_trk_g3_7
T_24_15_wire_logic_cluster/lc_6/in_0

T_18_21_wire_logic_cluster/lc_4/out
T_18_13_sp12_v_t_23
T_18_11_sp4_v_t_47
T_19_11_sp4_h_l_10
T_23_11_sp4_h_l_10
T_24_11_lc_trk_g3_2
T_24_11_wire_logic_cluster/lc_3/in_0

T_18_21_wire_logic_cluster/lc_4/out
T_19_17_sp4_v_t_44
T_20_17_sp4_h_l_9
T_24_17_sp4_h_l_9
T_24_17_lc_trk_g0_4
T_24_17_wire_logic_cluster/lc_1/in_1

T_18_21_wire_logic_cluster/lc_4/out
T_11_21_sp12_h_l_0
T_22_9_sp12_v_t_23
T_22_15_lc_trk_g2_4
T_22_15_wire_logic_cluster/lc_3/in_1

T_18_21_wire_logic_cluster/lc_4/out
T_18_13_sp12_v_t_23
T_18_11_sp4_v_t_47
T_19_11_sp4_h_l_10
T_20_11_lc_trk_g3_2
T_20_11_wire_logic_cluster/lc_4/in_1

T_18_21_wire_logic_cluster/lc_4/out
T_18_13_sp12_v_t_23
T_19_13_sp12_h_l_0
T_24_13_lc_trk_g0_4
T_24_13_wire_logic_cluster/lc_6/in_0

T_18_21_wire_logic_cluster/lc_4/out
T_19_17_sp4_v_t_44
T_16_17_sp4_h_l_3
T_17_17_lc_trk_g2_3
T_17_17_wire_logic_cluster/lc_4/in_3

T_18_21_wire_logic_cluster/lc_4/out
T_19_17_sp4_v_t_44
T_19_13_sp4_v_t_40
T_19_9_sp4_v_t_36
T_19_11_lc_trk_g2_1
T_19_11_wire_logic_cluster/lc_2/in_1

T_18_21_wire_logic_cluster/lc_4/out
T_19_21_sp12_h_l_0
T_24_21_lc_trk_g1_4
T_24_21_wire_logic_cluster/lc_4/in_3

T_18_21_wire_logic_cluster/lc_4/out
T_19_17_sp4_v_t_44
T_19_13_sp4_v_t_40
T_19_9_sp4_v_t_36
T_18_11_lc_trk_g1_1
T_18_11_wire_logic_cluster/lc_5/in_3

T_18_21_wire_logic_cluster/lc_4/out
T_19_17_sp4_v_t_44
T_19_13_sp4_v_t_40
T_19_9_sp4_v_t_45
T_19_12_lc_trk_g1_5
T_19_12_wire_logic_cluster/lc_2/in_0

T_18_21_wire_logic_cluster/lc_4/out
T_18_13_sp12_v_t_23
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_21_9_sp4_v_t_36
T_20_10_lc_trk_g2_4
T_20_10_wire_logic_cluster/lc_2/in_0

T_18_21_wire_logic_cluster/lc_4/out
T_18_13_sp12_v_t_23
T_18_11_sp4_v_t_47
T_15_11_sp4_h_l_4
T_16_11_lc_trk_g3_4
T_16_11_input_2_7
T_16_11_wire_logic_cluster/lc_7/in_2

T_18_21_wire_logic_cluster/lc_4/out
T_19_17_sp4_v_t_44
T_19_13_sp4_v_t_40
T_19_9_sp4_v_t_36
T_19_11_lc_trk_g2_1
T_19_11_wire_logic_cluster/lc_6/in_1

T_18_21_wire_logic_cluster/lc_4/out
T_18_20_sp4_v_t_40
T_19_20_sp4_h_l_10
T_20_20_lc_trk_g3_2
T_20_20_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.SUM_3_0_0
T_10_14_wire_logic_cluster/lc_1/out
T_10_10_sp4_v_t_39
T_9_12_lc_trk_g0_2
T_9_12_wire_logic_cluster/lc_3/in_1

T_10_14_wire_logic_cluster/lc_1/out
T_10_10_sp4_v_t_39
T_9_11_lc_trk_g2_7
T_9_11_wire_logic_cluster/lc_6/in_3

End 

Net : this_sprites_ram.mem_WE_0
T_24_15_wire_logic_cluster/lc_3/out
T_25_14_sp4_v_t_39
T_25_18_sp4_v_t_47
T_25_20_lc_trk_g2_2
T_25_20_wire_bram/ram/WCLKE

T_24_15_wire_logic_cluster/lc_3/out
T_25_14_sp4_v_t_39
T_25_18_sp4_v_t_47
T_25_22_lc_trk_g0_2
T_25_22_wire_bram/ram/WCLKE

End 

Net : M_this_map_ram_write_data_4
T_11_27_wire_logic_cluster/lc_5/out
T_10_27_sp4_h_l_2
T_9_27_sp4_v_t_39
T_8_28_lc_trk_g2_7
T_8_28_wire_bram/ram/WDATA_1

End 

Net : M_this_vga_signals_address_4
T_9_6_wire_logic_cluster/lc_7/out
T_8_5_lc_trk_g2_7
T_8_5_input0_3
T_8_5_wire_bram/ram/RADDR_4

End 

Net : this_sprites_ram.mem_radregZ0Z_11
T_20_20_wire_logic_cluster/lc_2/out
T_20_10_sp12_v_t_23
T_20_10_sp4_v_t_45
T_19_12_lc_trk_g0_3
T_19_12_wire_logic_cluster/lc_3/in_0

T_20_20_wire_logic_cluster/lc_2/out
T_20_10_sp12_v_t_23
T_20_8_sp4_v_t_47
T_20_10_lc_trk_g3_2
T_20_10_wire_logic_cluster/lc_3/in_0

T_20_20_wire_logic_cluster/lc_2/out
T_20_10_sp12_v_t_23
T_20_8_sp4_v_t_47
T_19_11_lc_trk_g3_7
T_19_11_wire_logic_cluster/lc_5/in_1

T_20_20_wire_logic_cluster/lc_2/out
T_20_10_sp12_v_t_23
T_20_10_sp4_v_t_45
T_19_12_lc_trk_g2_0
T_19_12_wire_logic_cluster/lc_4/in_0

T_20_20_wire_logic_cluster/lc_2/out
T_20_10_sp12_v_t_23
T_20_10_sp4_v_t_45
T_20_11_lc_trk_g2_5
T_20_11_wire_logic_cluster/lc_3/in_0

T_20_20_wire_logic_cluster/lc_2/out
T_20_10_sp12_v_t_23
T_20_8_sp4_v_t_47
T_20_10_lc_trk_g2_2
T_20_10_wire_logic_cluster/lc_4/in_0

T_20_20_wire_logic_cluster/lc_2/out
T_20_10_sp12_v_t_23
T_20_11_lc_trk_g3_7
T_20_11_wire_logic_cluster/lc_2/in_0

T_20_20_wire_logic_cluster/lc_2/out
T_20_10_sp12_v_t_23
T_20_8_sp4_v_t_47
T_19_11_lc_trk_g3_7
T_19_11_input_2_0
T_19_11_wire_logic_cluster/lc_0/in_2

End 

Net : G_463_cascade_
T_9_15_wire_logic_cluster/lc_4/ltout
T_9_15_wire_logic_cluster/lc_5/in_2

End 

Net : this_ppu.M_count_q_RNO_0Z0Z_7
T_14_13_wire_logic_cluster/lc_7/out
T_15_14_lc_trk_g3_7
T_15_14_wire_logic_cluster/lc_7/in_1

End 

Net : M_this_vga_signals_address_5
T_9_6_wire_logic_cluster/lc_6/out
T_8_5_lc_trk_g2_6
T_8_5_input0_2
T_8_5_wire_bram/ram/RADDR_5

End 

Net : this_vga_signals.N_852_1
T_12_14_wire_logic_cluster/lc_5/out
T_12_12_sp4_v_t_39
T_11_14_lc_trk_g0_2
T_11_14_wire_logic_cluster/lc_3/cen

End 

Net : this_vga_signals.N_1098_1
T_13_13_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g0_2
T_12_14_wire_logic_cluster/lc_5/in_1

T_13_13_wire_logic_cluster/lc_2/out
T_14_10_sp4_v_t_45
T_11_14_sp4_h_l_8
T_11_14_lc_trk_g1_5
T_11_14_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_2/out
T_13_12_sp4_v_t_36
T_12_13_lc_trk_g2_4
T_12_13_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_2/out
T_13_12_sp4_v_t_36
T_12_13_lc_trk_g2_4
T_12_13_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_1
T_11_13_lc_trk_g0_4
T_11_13_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_1
T_11_13_lc_trk_g0_4
T_11_13_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_1
T_11_13_lc_trk_g0_4
T_11_13_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_1
T_11_13_lc_trk_g0_4
T_11_13_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_1
T_11_13_lc_trk_g0_4
T_11_13_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_1
T_11_13_lc_trk_g0_4
T_11_13_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_1
T_11_13_lc_trk_g0_4
T_11_13_wire_logic_cluster/lc_5/s_r

End 

Net : this_vga_signals.mult1_un61_sum_axb1_3_0_cascade_
T_10_12_wire_logic_cluster/lc_0/ltout
T_10_12_wire_logic_cluster/lc_1/in_2

End 

Net : M_this_map_ram_write_data_5
T_9_25_wire_logic_cluster/lc_5/out
T_9_24_sp4_v_t_42
T_6_28_sp4_h_l_0
T_8_28_lc_trk_g2_5
T_8_28_wire_bram/ram/WDATA_5

End 

Net : bfn_7_25_0_
T_7_25_wire_logic_cluster/carry_in_mux/cout
T_7_25_wire_logic_cluster/lc_0/in_3

Net : bfn_15_10_0_
T_15_10_wire_logic_cluster/carry_in_mux/cout
T_15_10_wire_logic_cluster/lc_0/in_3

Net : this_vga_signals.un1_M_vcounter_q_cry_7_c_RNIRHSHZ0
T_15_10_wire_logic_cluster/lc_0/out
T_15_10_lc_trk_g1_0
T_15_10_wire_logic_cluster/lc_2/in_3

T_15_10_wire_logic_cluster/lc_0/out
T_14_9_lc_trk_g3_0
T_14_9_wire_logic_cluster/lc_2/in_3

End 

Net : this_ppu.M_state_qZ0Z_6
T_18_10_wire_logic_cluster/lc_6/out
T_18_7_sp4_v_t_36
T_18_11_sp4_v_t_36
T_18_15_sp4_v_t_44
T_19_19_sp4_h_l_3
T_23_19_sp4_h_l_11
T_23_19_lc_trk_g0_6
T_23_19_input_2_2
T_23_19_wire_logic_cluster/lc_2/in_2

T_18_10_wire_logic_cluster/lc_6/out
T_18_7_sp4_v_t_36
T_18_11_sp4_v_t_36
T_18_15_sp4_v_t_44
T_17_17_lc_trk_g0_2
T_17_17_wire_logic_cluster/lc_5/in_3

T_18_10_wire_logic_cluster/lc_6/out
T_18_9_sp4_v_t_44
T_19_13_sp4_h_l_3
T_22_13_sp4_v_t_38
T_22_17_sp4_v_t_43
T_23_21_sp4_h_l_6
T_24_21_lc_trk_g2_6
T_24_21_input_2_4
T_24_21_wire_logic_cluster/lc_4/in_2

T_18_10_wire_logic_cluster/lc_6/out
T_18_9_sp4_v_t_44
T_19_13_sp4_h_l_3
T_22_13_sp4_v_t_38
T_23_17_sp4_h_l_9
T_24_17_lc_trk_g2_1
T_24_17_input_2_1
T_24_17_wire_logic_cluster/lc_1/in_2

T_18_10_wire_logic_cluster/lc_6/out
T_18_7_sp4_v_t_36
T_18_11_sp4_v_t_36
T_19_15_sp4_h_l_1
T_23_15_sp4_h_l_4
T_24_15_lc_trk_g2_4
T_24_15_input_2_6
T_24_15_wire_logic_cluster/lc_6/in_2

T_18_10_wire_logic_cluster/lc_6/out
T_18_7_sp4_v_t_36
T_18_11_sp4_v_t_36
T_19_11_sp4_h_l_1
T_23_11_sp4_h_l_4
T_24_11_lc_trk_g3_4
T_24_11_input_2_3
T_24_11_wire_logic_cluster/lc_3/in_2

T_18_10_wire_logic_cluster/lc_6/out
T_18_7_sp4_v_t_36
T_18_11_sp4_v_t_36
T_18_15_sp4_v_t_44
T_17_17_lc_trk_g0_2
T_17_17_input_2_4
T_17_17_wire_logic_cluster/lc_4/in_2

T_18_10_wire_logic_cluster/lc_6/out
T_18_9_sp4_v_t_44
T_19_13_sp4_h_l_3
T_22_13_sp4_v_t_38
T_22_15_lc_trk_g2_3
T_22_15_input_2_3
T_22_15_wire_logic_cluster/lc_3/in_2

T_18_10_wire_logic_cluster/lc_6/out
T_18_7_sp4_v_t_36
T_18_11_sp4_v_t_36
T_19_11_sp4_h_l_1
T_20_11_lc_trk_g3_1
T_20_11_input_2_4
T_20_11_wire_logic_cluster/lc_4/in_2

T_18_10_wire_logic_cluster/lc_6/out
T_18_9_sp4_v_t_44
T_19_13_sp4_h_l_3
T_23_13_sp4_h_l_11
T_24_13_lc_trk_g3_3
T_24_13_input_2_6
T_24_13_wire_logic_cluster/lc_6/in_2

T_18_10_wire_logic_cluster/lc_6/out
T_18_9_sp4_v_t_44
T_18_11_lc_trk_g3_1
T_18_11_wire_logic_cluster/lc_5/in_1

T_18_10_wire_logic_cluster/lc_6/out
T_18_10_sp4_h_l_1
T_21_10_sp4_v_t_43
T_21_14_sp4_v_t_43
T_21_18_sp4_v_t_39
T_20_20_lc_trk_g0_2
T_20_20_wire_logic_cluster/lc_2/in_0

T_18_10_wire_logic_cluster/lc_6/out
T_18_7_sp4_v_t_36
T_18_11_sp4_v_t_36
T_18_15_sp4_v_t_44
T_18_19_sp4_v_t_44
T_18_21_lc_trk_g2_1
T_18_21_wire_logic_cluster/lc_4/in_3

T_18_10_wire_logic_cluster/lc_6/out
T_19_8_sp4_v_t_40
T_19_11_lc_trk_g0_0
T_19_11_wire_logic_cluster/lc_6/in_0

T_18_10_wire_logic_cluster/lc_6/out
T_18_10_sp4_h_l_1
T_20_10_lc_trk_g3_4
T_20_10_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.SUM_3_0_cascade_
T_11_15_wire_logic_cluster/lc_6/ltout
T_11_15_wire_logic_cluster/lc_7/in_2

End 

Net : M_this_state_qZ0Z_9
T_20_14_wire_logic_cluster/lc_6/out
T_19_13_lc_trk_g2_6
T_19_13_wire_logic_cluster/lc_0/in_0

T_20_14_wire_logic_cluster/lc_6/out
T_20_13_sp4_v_t_44
T_20_17_sp4_v_t_40
T_20_18_lc_trk_g3_0
T_20_18_wire_logic_cluster/lc_2/in_1

T_20_14_wire_logic_cluster/lc_6/out
T_20_13_sp4_v_t_44
T_20_15_lc_trk_g3_1
T_20_15_wire_logic_cluster/lc_6/in_0

T_20_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_45
T_21_16_lc_trk_g0_5
T_21_16_wire_logic_cluster/lc_5/in_0

T_20_14_wire_logic_cluster/lc_6/out
T_20_14_lc_trk_g1_6
T_20_14_input_2_7
T_20_14_wire_logic_cluster/lc_7/in_2

T_20_14_wire_logic_cluster/lc_6/out
T_20_15_lc_trk_g1_6
T_20_15_wire_logic_cluster/lc_4/in_3

T_20_14_wire_logic_cluster/lc_6/out
T_19_15_lc_trk_g0_6
T_19_15_wire_logic_cluster/lc_3/in_3

T_20_14_wire_logic_cluster/lc_6/out
T_19_15_lc_trk_g0_6
T_19_15_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_state_qZ0Z_12
T_19_14_wire_logic_cluster/lc_2/out
T_19_13_lc_trk_g1_2
T_19_13_wire_logic_cluster/lc_0/in_1

T_19_14_wire_logic_cluster/lc_2/out
T_17_14_sp4_h_l_1
T_16_14_sp4_v_t_36
T_15_15_lc_trk_g2_4
T_15_15_input_2_6
T_15_15_wire_logic_cluster/lc_6/in_2

T_19_14_wire_logic_cluster/lc_2/out
T_19_15_lc_trk_g0_2
T_19_15_wire_logic_cluster/lc_7/in_1

T_19_14_wire_logic_cluster/lc_2/out
T_19_14_lc_trk_g2_2
T_19_14_wire_logic_cluster/lc_7/in_1

End 

Net : un1_M_this_sprites_address_q_cry_4
T_21_13_wire_logic_cluster/lc_4/cout
T_21_13_wire_logic_cluster/lc_5/in_3

Net : M_this_sprites_address_q_RNO_0Z0Z_5
T_21_13_wire_logic_cluster/lc_5/out
T_22_13_sp4_h_l_10
T_25_13_sp4_v_t_47
T_24_14_lc_trk_g3_7
T_24_14_wire_logic_cluster/lc_5/in_1

End 

Net : un1_M_this_external_address_q_cry_14
T_28_22_wire_logic_cluster/lc_6/cout
T_28_22_wire_logic_cluster/lc_7/in_3

End 

Net : un1_M_this_state_q_9_0_i
T_20_18_wire_logic_cluster/lc_2/out
T_21_17_sp4_v_t_37
T_22_21_sp4_h_l_6
T_26_21_sp4_h_l_2
T_28_21_lc_trk_g3_7
T_28_21_input_2_0
T_28_21_wire_logic_cluster/lc_0/in_2

T_20_18_wire_logic_cluster/lc_2/out
T_21_17_sp4_v_t_37
T_22_21_sp4_h_l_6
T_26_21_sp4_h_l_2
T_28_21_lc_trk_g2_7
T_28_21_wire_logic_cluster/lc_0/in_3

End 

Net : N_34_0
T_22_23_wire_logic_cluster/lc_2/out
T_22_22_sp4_v_t_36
T_23_22_sp4_h_l_1
T_26_22_sp4_v_t_43
T_25_25_lc_trk_g3_3
T_25_25_wire_bram/ram/WDATA_10

End 

Net : this_vga_signals_vvisibility_1
T_14_11_wire_logic_cluster/lc_3/out
T_14_10_sp4_v_t_38
T_15_14_sp4_h_l_3
T_18_14_sp4_v_t_38
T_18_17_lc_trk_g1_6
T_18_17_input_2_3
T_18_17_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_6_c_RNIPERHZ0
T_15_9_wire_logic_cluster/lc_7/out
T_14_10_lc_trk_g0_7
T_14_10_wire_logic_cluster/lc_3/in_0

T_15_9_wire_logic_cluster/lc_7/out
T_14_10_lc_trk_g0_7
T_14_10_wire_logic_cluster/lc_2/in_3

T_15_9_wire_logic_cluster/lc_7/out
T_14_8_lc_trk_g2_7
T_14_8_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_6
T_15_9_wire_logic_cluster/lc_6/cout
T_15_9_wire_logic_cluster/lc_7/in_3

Net : this_sprites_ram.mem_radregZ0Z_12
T_20_10_wire_logic_cluster/lc_2/out
T_20_6_sp4_v_t_41
T_20_10_sp4_v_t_37
T_19_12_lc_trk_g1_0
T_19_12_input_2_3
T_19_12_wire_logic_cluster/lc_3/in_2

T_20_10_wire_logic_cluster/lc_2/out
T_20_9_sp4_v_t_36
T_19_11_lc_trk_g0_1
T_19_11_wire_logic_cluster/lc_5/in_0

T_20_10_wire_logic_cluster/lc_2/out
T_20_11_lc_trk_g1_2
T_20_11_wire_logic_cluster/lc_2/in_1

T_20_10_wire_logic_cluster/lc_2/out
T_20_10_lc_trk_g1_2
T_20_10_input_2_3
T_20_10_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_sprites_ram_write_data_iv_i_i_1
T_22_16_wire_logic_cluster/lc_0/out
T_19_16_sp12_h_l_0
T_7_16_sp12_h_l_0
T_10_16_sp4_h_l_5
T_9_12_sp4_v_t_40
T_9_8_sp4_v_t_40
T_8_9_lc_trk_g3_0
T_8_9_wire_bram/ram/WDATA_11

T_22_16_wire_logic_cluster/lc_0/out
T_19_16_sp12_h_l_0
T_7_16_sp12_h_l_0
T_10_16_sp4_h_l_5
T_9_12_sp4_v_t_40
T_8_13_lc_trk_g3_0
T_8_13_wire_bram/ram/WDATA_11

T_22_16_wire_logic_cluster/lc_0/out
T_23_16_sp4_h_l_0
T_26_12_sp4_v_t_37
T_26_8_sp4_v_t_37
T_26_4_sp4_v_t_37
T_26_0_span4_vert_37
T_25_1_lc_trk_g2_5
T_25_1_wire_bram/ram/WDATA_11

T_22_16_wire_logic_cluster/lc_0/out
T_23_16_sp4_h_l_0
T_26_12_sp4_v_t_37
T_26_8_sp4_v_t_37
T_26_4_sp4_v_t_37
T_25_5_lc_trk_g2_5
T_25_5_wire_bram/ram/WDATA_11

T_22_16_wire_logic_cluster/lc_0/out
T_23_16_sp4_h_l_0
T_26_12_sp4_v_t_37
T_26_8_sp4_v_t_37
T_25_11_lc_trk_g2_5
T_25_11_wire_bram/ram/WDATA_11

T_22_16_wire_logic_cluster/lc_0/out
T_23_16_sp4_h_l_0
T_26_12_sp4_v_t_37
T_26_8_sp4_v_t_37
T_25_9_lc_trk_g2_5
T_25_9_wire_bram/ram/WDATA_11

T_22_16_wire_logic_cluster/lc_0/out
T_23_16_sp4_h_l_0
T_26_12_sp4_v_t_37
T_25_15_lc_trk_g2_5
T_25_15_wire_bram/ram/WDATA_11

T_22_16_wire_logic_cluster/lc_0/out
T_23_16_sp4_h_l_0
T_26_16_sp4_v_t_40
T_25_19_lc_trk_g3_0
T_25_19_wire_bram/ram/WDATA_11

End 

Net : un1_M_this_sprites_address_q_cry_8
T_21_14_wire_logic_cluster/lc_0/cout
T_21_14_wire_logic_cluster/lc_1/in_3

Net : bfn_21_14_0_
T_21_14_wire_logic_cluster/carry_in_mux/cout
T_21_14_wire_logic_cluster/lc_0/in_3

Net : M_this_sprites_address_q_RNO_1Z0Z_8
T_21_14_wire_logic_cluster/lc_0/out
T_21_15_lc_trk_g0_0
T_21_15_wire_logic_cluster/lc_7/in_1

End 

Net : M_this_sprites_address_q_RNO_1Z0Z_9
T_21_14_wire_logic_cluster/lc_1/out
T_22_14_lc_trk_g1_1
T_22_14_wire_logic_cluster/lc_3/in_3

End 

Net : un1_M_this_external_address_q_cry_13
T_28_22_wire_logic_cluster/lc_5/cout
T_28_22_wire_logic_cluster/lc_6/in_3

Net : this_vga_signals.mult1_un61_sum_axb1_3_cascade_
T_9_12_wire_logic_cluster/lc_6/ltout
T_9_12_wire_logic_cluster/lc_7/in_2

End 

Net : M_this_map_ram_write_data_1
T_12_25_wire_logic_cluster/lc_6/out
T_12_22_sp4_v_t_36
T_9_26_sp4_h_l_6
T_8_26_lc_trk_g1_6
T_8_26_wire_bram/ram/WDATA_5

End 

Net : M_this_sprites_address_q_RNO_1Z0Z_7
T_21_13_wire_logic_cluster/lc_7/out
T_21_12_sp4_v_t_46
T_21_15_lc_trk_g0_6
T_21_15_wire_logic_cluster/lc_5/in_3

End 

Net : un1_M_this_map_address_q_cry_6
T_7_24_wire_logic_cluster/lc_6/cout
T_7_24_wire_logic_cluster/lc_7/in_3

Net : un1_M_this_sprites_address_q_cry_6
T_21_13_wire_logic_cluster/lc_6/cout
T_21_13_wire_logic_cluster/lc_7/in_3

Net : M_this_map_ram_write_data_3
T_15_25_wire_logic_cluster/lc_0/out
T_12_25_sp12_h_l_0
T_0_25_span12_horz_3
T_8_25_lc_trk_g0_3
T_8_25_wire_bram/ram/WDATA_13

End 

Net : un1_M_this_external_address_q_cry_12
T_28_22_wire_logic_cluster/lc_4/cout
T_28_22_wire_logic_cluster/lc_5/in_3

Net : this_vga_signals.un1_M_hcounter_d7_1_0
T_17_10_wire_logic_cluster/lc_6/out
T_15_10_sp4_h_l_9
T_11_10_sp4_h_l_9
T_10_6_sp4_v_t_44
T_10_9_lc_trk_g1_4
T_10_9_input_2_5
T_10_9_wire_logic_cluster/lc_5/in_2

T_17_10_wire_logic_cluster/lc_6/out
T_15_10_sp4_h_l_9
T_16_10_lc_trk_g3_1
T_16_10_input_2_6
T_16_10_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_4
T_15_9_wire_logic_cluster/lc_4/cout
T_15_9_wire_logic_cluster/lc_5/in_3

Net : this_vga_signals.un1_M_vcounter_q_cry_4_c_RNIL8PHZ0
T_15_9_wire_logic_cluster/lc_5/out
T_14_10_lc_trk_g1_5
T_14_10_wire_logic_cluster/lc_6/in_0

T_15_9_wire_logic_cluster/lc_5/out
T_14_10_lc_trk_g1_5
T_14_10_wire_logic_cluster/lc_1/in_3

End 

Net : N_744_0
T_22_23_wire_logic_cluster/lc_4/out
T_23_23_sp4_h_l_8
T_26_23_sp4_v_t_45
T_25_24_lc_trk_g3_5
T_25_24_wire_bram/ram/WDATA_4

End 

Net : N_32_0
T_23_23_wire_logic_cluster/lc_2/out
T_23_23_sp4_h_l_9
T_26_23_sp4_v_t_44
T_25_25_lc_trk_g2_1
T_25_25_wire_bram/ram/WDATA_11

End 

Net : this_vga_signals.g1_2_0_0
T_10_13_wire_logic_cluster/lc_7/out
T_10_11_sp4_v_t_43
T_7_11_sp4_h_l_6
T_9_11_lc_trk_g2_3
T_9_11_wire_logic_cluster/lc_6/in_1

End 

Net : M_this_state_qZ0Z_7
T_19_15_wire_logic_cluster/lc_5/out
T_19_15_lc_trk_g2_5
T_19_15_wire_logic_cluster/lc_6/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_lc_trk_g0_5
T_20_15_wire_logic_cluster/lc_6/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_19_15_lc_trk_g2_5
T_19_15_wire_logic_cluster/lc_0/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_11_15_sp12_h_l_1
T_15_15_lc_trk_g1_2
T_15_15_wire_logic_cluster/lc_6/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_19_14_sp4_v_t_42
T_16_14_sp4_h_l_7
T_16_14_lc_trk_g0_2
T_16_14_wire_logic_cluster/lc_5/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_19_15_lc_trk_g2_5
T_19_15_wire_logic_cluster/lc_3/in_0

End 

Net : un1_M_this_map_address_q_cry_5
T_7_24_wire_logic_cluster/lc_5/cout
T_7_24_wire_logic_cluster/lc_6/in_3

Net : un1_M_this_sprites_address_q_cry_5
T_21_13_wire_logic_cluster/lc_5/cout
T_21_13_wire_logic_cluster/lc_6/in_3

Net : this_vga_signals.un1_M_vcounter_q_cry_5
T_15_9_wire_logic_cluster/lc_5/cout
T_15_9_wire_logic_cluster/lc_6/in_3

Net : M_this_sprites_address_q_RNO_0Z0Z_6
T_21_13_wire_logic_cluster/lc_6/out
T_21_13_sp4_h_l_1
T_23_13_lc_trk_g3_4
T_23_13_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_5_c_RNINBQHZ0
T_15_9_wire_logic_cluster/lc_6/out
T_14_9_lc_trk_g2_6
T_14_9_wire_logic_cluster/lc_5/in_3

T_15_9_wire_logic_cluster/lc_6/out
T_14_9_lc_trk_g2_6
T_14_9_wire_logic_cluster/lc_1/in_3

T_15_9_wire_logic_cluster/lc_6/out
T_14_10_lc_trk_g1_6
T_14_10_wire_logic_cluster/lc_4/in_3

End 

Net : N_746_0
T_21_22_wire_logic_cluster/lc_2/out
T_19_22_sp4_h_l_1
T_23_22_sp4_h_l_4
T_26_22_sp4_v_t_41
T_25_24_lc_trk_g0_4
T_25_24_wire_bram/ram/WDATA_2

End 

Net : N_40_0
T_22_25_wire_logic_cluster/lc_2/out
T_22_22_sp4_v_t_44
T_23_26_sp4_h_l_3
T_25_26_lc_trk_g2_6
T_25_26_wire_bram/ram/WDATA_6

End 

Net : N_42_0
T_23_25_wire_logic_cluster/lc_3/out
T_23_22_sp4_v_t_46
T_24_26_sp4_h_l_5
T_25_26_lc_trk_g3_5
T_25_26_wire_bram/ram/WDATA_4

End 

Net : N_44_0
T_23_24_wire_logic_cluster/lc_2/out
T_23_24_sp4_h_l_9
T_26_24_sp4_v_t_39
T_25_26_lc_trk_g1_2
T_25_26_wire_bram/ram/WDATA_1

End 

Net : N_738_0
T_22_25_wire_logic_cluster/lc_0/out
T_22_22_sp4_v_t_40
T_23_26_sp4_h_l_5
T_25_26_lc_trk_g2_0
T_25_26_wire_bram/ram/WDATA_0

End 

Net : N_742_0
T_22_23_wire_logic_cluster/lc_0/out
T_23_20_sp4_v_t_41
T_24_24_sp4_h_l_10
T_25_24_lc_trk_g2_2
T_25_24_wire_bram/ram/WDATA_6

End 

Net : N_739_0
T_23_22_wire_logic_cluster/lc_7/out
T_23_19_sp4_v_t_38
T_24_23_sp4_h_l_9
T_25_23_lc_trk_g3_1
T_25_23_wire_bram/ram/WDATA_14

End 

Net : N_745_0
T_23_22_wire_logic_cluster/lc_5/out
T_23_20_sp4_v_t_39
T_24_24_sp4_h_l_2
T_25_24_lc_trk_g3_2
T_25_24_wire_bram/ram/WDATA_3

End 

Net : N_15
T_20_15_wire_logic_cluster/lc_7/out
T_10_15_sp12_h_l_1
T_9_15_sp12_v_t_22
T_9_14_sp4_v_t_46
T_9_10_sp4_v_t_46
T_9_6_sp4_v_t_42
T_8_8_lc_trk_g0_7
T_8_8_wire_bram/ram/WDATA_3

T_20_15_wire_logic_cluster/lc_7/out
T_10_15_sp12_h_l_1
T_9_15_sp12_v_t_22
T_9_14_sp4_v_t_46
T_9_10_sp4_v_t_46
T_8_12_lc_trk_g2_3
T_8_12_wire_bram/ram/WDATA_3

T_20_15_wire_logic_cluster/lc_7/out
T_20_12_sp4_v_t_38
T_21_12_sp4_h_l_8
T_24_8_sp4_v_t_45
T_24_4_sp4_v_t_45
T_25_4_sp4_h_l_8
T_25_4_lc_trk_g0_5
T_25_4_wire_bram/ram/WDATA_3

T_20_15_wire_logic_cluster/lc_7/out
T_10_15_sp12_h_l_1
T_9_15_sp12_v_t_22
T_9_14_sp4_v_t_46
T_8_16_lc_trk_g2_3
T_8_16_wire_bram/ram/WDATA_3

T_20_15_wire_logic_cluster/lc_7/out
T_20_14_sp4_v_t_46
T_21_18_sp4_h_l_5
T_24_18_sp4_v_t_47
T_25_22_sp4_h_l_10
T_25_22_lc_trk_g0_7
T_25_22_wire_bram/ram/WDATA_3

T_20_15_wire_logic_cluster/lc_7/out
T_20_12_sp4_v_t_38
T_21_12_sp4_h_l_8
T_24_8_sp4_v_t_45
T_25_8_sp4_h_l_1
T_25_8_lc_trk_g1_4
T_25_8_wire_bram/ram/WDATA_3

T_20_15_wire_logic_cluster/lc_7/out
T_20_14_sp4_v_t_46
T_21_14_sp4_h_l_4
T_25_14_sp4_h_l_0
T_25_14_lc_trk_g0_5
T_25_14_wire_bram/ram/WDATA_3

T_20_15_wire_logic_cluster/lc_7/out
T_20_14_sp4_v_t_46
T_21_18_sp4_h_l_5
T_25_18_sp4_h_l_1
T_25_18_lc_trk_g1_4
T_25_18_wire_bram/ram/WDATA_3

End 

Net : this_vga_signals.un1_M_this_state_q_3_0_i_0_0
T_21_16_wire_logic_cluster/lc_5/out
T_20_15_lc_trk_g2_5
T_20_15_wire_logic_cluster/lc_7/in_0

T_21_16_wire_logic_cluster/lc_5/out
T_22_16_lc_trk_g0_5
T_22_16_wire_logic_cluster/lc_0/in_1

T_21_16_wire_logic_cluster/lc_5/out
T_22_15_sp4_v_t_43
T_23_15_sp4_h_l_11
T_23_15_lc_trk_g0_6
T_23_15_wire_logic_cluster/lc_7/in_1

T_21_16_wire_logic_cluster/lc_5/out
T_20_15_lc_trk_g2_5
T_20_15_wire_logic_cluster/lc_0/in_3

End 

Net : un1_M_this_external_address_q_cry_11
T_28_22_wire_logic_cluster/lc_3/cout
T_28_22_wire_logic_cluster/lc_4/in_3

Net : M_this_sprites_ram_write_data_iv_i_i_3
T_23_15_wire_logic_cluster/lc_7/out
T_21_15_sp12_h_l_1
T_20_3_sp12_v_t_22
T_21_3_sp12_h_l_1
T_25_3_lc_trk_g1_2
T_25_3_wire_bram/ram/WDATA_11

T_23_15_wire_logic_cluster/lc_7/out
T_21_15_sp12_h_l_1
T_9_15_sp12_h_l_1
T_8_3_sp12_v_t_22
T_8_11_lc_trk_g2_1
T_8_11_wire_bram/ram/WDATA_11

T_23_15_wire_logic_cluster/lc_7/out
T_21_15_sp12_h_l_1
T_9_15_sp12_h_l_1
T_8_3_sp12_v_t_22
T_8_7_lc_trk_g2_1
T_8_7_wire_bram/ram/WDATA_11

T_23_15_wire_logic_cluster/lc_7/out
T_22_15_sp4_h_l_6
T_25_11_sp4_v_t_43
T_25_7_sp4_v_t_43
T_26_7_sp4_h_l_11
T_25_7_lc_trk_g0_3
T_25_7_wire_bram/ram/WDATA_11

T_23_15_wire_logic_cluster/lc_7/out
T_23_13_sp4_v_t_43
T_23_17_sp4_v_t_44
T_24_21_sp4_h_l_9
T_25_21_lc_trk_g2_1
T_25_21_wire_bram/ram/WDATA_11

T_23_15_wire_logic_cluster/lc_7/out
T_21_15_sp12_h_l_1
T_9_15_sp12_h_l_1
T_8_15_lc_trk_g0_1
T_8_15_wire_bram/ram/WDATA_11

T_23_15_wire_logic_cluster/lc_7/out
T_23_13_sp4_v_t_43
T_24_13_sp4_h_l_11
T_25_13_lc_trk_g2_3
T_25_13_wire_bram/ram/WDATA_11

T_23_15_wire_logic_cluster/lc_7/out
T_23_13_sp4_v_t_43
T_24_17_sp4_h_l_0
T_25_17_lc_trk_g3_0
T_25_17_wire_bram/ram/WDATA_11

End 

Net : M_this_map_ram_write_data_7
T_16_25_wire_logic_cluster/lc_0/out
T_16_23_sp4_v_t_45
T_13_27_sp4_h_l_8
T_9_27_sp4_h_l_8
T_8_27_lc_trk_g1_0
T_8_27_wire_bram/ram/WDATA_13

End 

Net : N_743_0
T_23_23_wire_logic_cluster/lc_1/out
T_23_20_sp4_v_t_42
T_24_24_sp4_h_l_1
T_25_24_lc_trk_g2_1
T_25_24_wire_bram/ram/WDATA_5

End 

Net : N_748_0
T_23_23_wire_logic_cluster/lc_7/out
T_23_20_sp4_v_t_38
T_24_24_sp4_h_l_3
T_25_24_lc_trk_g3_3
T_25_24_wire_bram/ram/WDATA_0

End 

Net : M_this_oam_ram_write_data_19
T_24_22_wire_logic_cluster/lc_4/out
T_23_22_sp4_h_l_0
T_26_22_sp4_v_t_37
T_25_26_lc_trk_g1_0
T_25_26_wire_bram/ram/WDATA_3

End 

Net : un1_M_this_sprites_address_q_cry_0
T_21_13_wire_logic_cluster/lc_0/cout
T_21_13_wire_logic_cluster/lc_1/in_3

Net : un1_M_this_sprites_address_q_cry_0_THRU_CO
T_21_13_wire_logic_cluster/lc_1/out
T_22_13_lc_trk_g1_1
T_22_13_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.M_this_sprites_address_q_3_bmZ0Z_1
T_22_13_wire_logic_cluster/lc_7/out
T_23_13_lc_trk_g1_7
T_23_13_wire_logic_cluster/lc_7/in_3

End 

Net : this_sprites_ram.mem_WE_2
T_24_17_wire_logic_cluster/lc_3/out
T_25_18_lc_trk_g3_3
T_25_18_wire_bram/ram/WCLKE

T_24_17_wire_logic_cluster/lc_3/out
T_25_16_lc_trk_g3_3
T_25_16_wire_bram/ram/WCLKE

End 

Net : un1_M_this_map_address_q_cry_4
T_7_24_wire_logic_cluster/lc_4/cout
T_7_24_wire_logic_cluster/lc_5/in_3

Net : this_vga_signals.M_pcounter_q_3_0_cascade_
T_9_14_wire_logic_cluster/lc_5/ltout
T_9_14_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_oam_ram_write_data_23
T_23_25_wire_logic_cluster/lc_2/out
T_23_22_sp4_v_t_44
T_24_26_sp4_h_l_9
T_25_26_lc_trk_g2_1
T_25_26_wire_bram/ram/WDATA_7

End 

Net : N_56_0
T_22_23_wire_logic_cluster/lc_7/out
T_22_20_sp4_v_t_38
T_23_24_sp4_h_l_3
T_25_24_lc_trk_g3_6
T_25_24_wire_bram/ram/WDATA_7

End 

Net : un1_M_this_external_address_q_cry_10
T_28_22_wire_logic_cluster/lc_2/cout
T_28_22_wire_logic_cluster/lc_3/in_3

Net : this_vga_signals.CO0
T_16_12_wire_logic_cluster/lc_4/out
T_17_8_sp4_v_t_44
T_16_10_lc_trk_g2_1
T_16_10_wire_logic_cluster/lc_6/in_1

End 

Net : un1_M_this_sprites_address_q_cry_12
T_21_14_wire_logic_cluster/lc_4/cout
T_21_14_wire_logic_cluster/lc_5/in_3

End 

Net : N_1190_0
T_20_20_wire_logic_cluster/lc_6/out
T_19_20_sp4_h_l_4
T_22_16_sp4_v_t_47
T_22_20_sp4_v_t_43
T_21_23_lc_trk_g3_3
T_21_23_wire_logic_cluster/lc_6/cen

T_20_20_wire_logic_cluster/lc_6/out
T_19_20_sp4_h_l_4
T_22_16_sp4_v_t_47
T_22_20_sp4_v_t_43
T_21_23_lc_trk_g3_3
T_21_23_wire_logic_cluster/lc_6/cen

T_20_20_wire_logic_cluster/lc_6/out
T_19_20_sp4_h_l_4
T_22_16_sp4_v_t_47
T_22_20_sp4_v_t_43
T_21_23_lc_trk_g3_3
T_21_23_wire_logic_cluster/lc_6/cen

T_20_20_wire_logic_cluster/lc_6/out
T_19_20_sp4_h_l_4
T_22_16_sp4_v_t_47
T_22_20_sp4_v_t_43
T_21_23_lc_trk_g3_3
T_21_23_wire_logic_cluster/lc_6/cen

T_20_20_wire_logic_cluster/lc_6/out
T_19_20_sp4_h_l_4
T_22_16_sp4_v_t_47
T_22_20_sp4_v_t_47
T_22_22_lc_trk_g2_2
T_22_22_wire_logic_cluster/lc_6/cen

T_20_20_wire_logic_cluster/lc_6/out
T_19_20_sp4_h_l_4
T_22_16_sp4_v_t_47
T_22_20_sp4_v_t_47
T_22_22_lc_trk_g2_2
T_22_22_wire_logic_cluster/lc_6/cen

T_20_20_wire_logic_cluster/lc_6/out
T_19_20_sp4_h_l_4
T_22_16_sp4_v_t_47
T_21_20_lc_trk_g2_2
T_21_20_wire_logic_cluster/lc_0/cen

T_20_20_wire_logic_cluster/lc_6/out
T_19_20_sp4_h_l_4
T_22_16_sp4_v_t_47
T_21_20_lc_trk_g2_2
T_21_20_wire_logic_cluster/lc_0/cen

End 

Net : N_1182_0
T_20_20_wire_logic_cluster/lc_7/out
T_20_20_sp4_h_l_3
T_24_20_sp4_h_l_6
T_23_20_sp4_v_t_43
T_23_21_lc_trk_g3_3
T_23_21_wire_logic_cluster/lc_0/cen

T_20_20_wire_logic_cluster/lc_7/out
T_20_20_sp4_h_l_3
T_24_20_sp4_h_l_6
T_23_20_sp4_v_t_43
T_23_21_lc_trk_g3_3
T_23_21_wire_logic_cluster/lc_0/cen

T_20_20_wire_logic_cluster/lc_7/out
T_20_20_sp4_h_l_3
T_24_20_sp4_h_l_11
T_23_20_lc_trk_g1_3
T_23_20_wire_logic_cluster/lc_1/cen

T_20_20_wire_logic_cluster/lc_7/out
T_20_20_sp4_h_l_3
T_24_20_sp4_h_l_11
T_23_20_lc_trk_g1_3
T_23_20_wire_logic_cluster/lc_1/cen

T_20_20_wire_logic_cluster/lc_7/out
T_20_20_sp4_h_l_3
T_24_20_sp4_h_l_11
T_23_20_lc_trk_g1_3
T_23_20_wire_logic_cluster/lc_1/cen

T_20_20_wire_logic_cluster/lc_7/out
T_20_20_sp4_h_l_3
T_24_20_sp4_h_l_11
T_23_20_lc_trk_g1_3
T_23_20_wire_logic_cluster/lc_1/cen

T_20_20_wire_logic_cluster/lc_7/out
T_20_20_sp4_h_l_3
T_24_20_sp4_h_l_11
T_23_20_lc_trk_g1_3
T_23_20_wire_logic_cluster/lc_1/cen

T_20_20_wire_logic_cluster/lc_7/out
T_20_19_sp4_v_t_46
T_21_19_sp4_h_l_11
T_22_19_lc_trk_g3_3
T_22_19_wire_logic_cluster/lc_0/cen

End 

Net : M_this_map_ram_write_data_0
T_9_25_wire_logic_cluster/lc_3/out
T_8_26_lc_trk_g0_3
T_8_26_wire_bram/ram/WDATA_1

End 

Net : N_848
T_17_15_wire_logic_cluster/lc_4/out
T_17_14_lc_trk_g1_4
T_17_14_wire_logic_cluster/lc_1/in_0

T_17_15_wire_logic_cluster/lc_4/out
T_17_16_lc_trk_g1_4
T_17_16_wire_logic_cluster/lc_4/in_3

T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_8
T_19_15_lc_trk_g2_0
T_19_15_wire_logic_cluster/lc_7/in_3

T_17_15_wire_logic_cluster/lc_4/out
T_17_14_lc_trk_g1_4
T_17_14_wire_logic_cluster/lc_5/in_0

T_17_15_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g3_4
T_16_15_wire_logic_cluster/lc_6/in_3

T_17_15_wire_logic_cluster/lc_4/out
T_16_14_lc_trk_g2_4
T_16_14_wire_logic_cluster/lc_5/in_3

T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_8
T_19_15_lc_trk_g2_0
T_19_15_wire_logic_cluster/lc_5/in_3

T_17_15_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g0_4
T_16_16_wire_logic_cluster/lc_7/in_3

End 

Net : this_ppu.M_this_state_q_srsts_i_a2_7Z0Z_8
T_19_15_wire_logic_cluster/lc_2/out
T_17_15_sp4_h_l_1
T_17_15_lc_trk_g1_4
T_17_15_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_data_count_qZ0Z_5
T_17_13_wire_logic_cluster/lc_5/out
T_17_11_sp4_v_t_39
T_18_15_sp4_h_l_2
T_19_15_lc_trk_g3_2
T_19_15_wire_logic_cluster/lc_2/in_1

T_17_13_wire_logic_cluster/lc_5/out
T_17_11_sp4_v_t_39
T_18_15_sp4_h_l_2
T_18_15_lc_trk_g0_7
T_18_15_input_2_5
T_18_15_wire_logic_cluster/lc_5/in_2

T_17_13_wire_logic_cluster/lc_5/out
T_17_13_lc_trk_g1_5
T_17_13_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.N_153_0_cascade_
T_17_14_wire_logic_cluster/lc_1/ltout
T_17_14_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_data_count_qlde_i_i
T_17_14_wire_logic_cluster/lc_2/out
T_17_4_sp12_v_t_23
T_17_11_lc_trk_g3_3
T_17_11_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_2/out
T_17_14_lc_trk_g2_2
T_17_14_wire_logic_cluster/lc_6/cen

T_17_14_wire_logic_cluster/lc_2/out
T_17_14_lc_trk_g2_2
T_17_14_wire_logic_cluster/lc_6/cen

T_17_14_wire_logic_cluster/lc_2/out
T_17_13_lc_trk_g0_2
T_17_13_wire_logic_cluster/lc_4/cen

T_17_14_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g0_2
T_17_15_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g0_2
T_17_15_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g0_2
T_17_15_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g0_2
T_17_15_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_2/out
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_3/cen

T_17_14_wire_logic_cluster/lc_2/out
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_3/cen

T_17_14_wire_logic_cluster/lc_2/out
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_3/cen

T_17_14_wire_logic_cluster/lc_2/out
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_3/cen

T_17_14_wire_logic_cluster/lc_2/out
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_3/cen

T_17_14_wire_logic_cluster/lc_2/out
T_18_13_lc_trk_g2_2
T_18_13_wire_logic_cluster/lc_7/cen

End 

Net : N_17
T_20_15_wire_logic_cluster/lc_0/out
T_20_11_sp12_v_t_23
T_9_23_sp12_h_l_0
T_8_11_sp12_v_t_23
T_8_9_sp4_v_t_47
T_8_10_lc_trk_g2_7
T_8_10_wire_bram/ram/WDATA_3

T_20_15_wire_logic_cluster/lc_0/out
T_21_13_sp4_v_t_44
T_22_13_sp4_h_l_2
T_25_9_sp4_v_t_39
T_25_5_sp4_v_t_39
T_25_1_sp4_v_t_39
T_25_2_lc_trk_g2_7
T_25_2_wire_bram/ram/WDATA_3

T_20_15_wire_logic_cluster/lc_0/out
T_20_11_sp12_v_t_23
T_9_23_sp12_h_l_0
T_8_11_sp12_v_t_23
T_8_14_lc_trk_g2_3
T_8_14_wire_bram/ram/WDATA_3

T_20_15_wire_logic_cluster/lc_0/out
T_21_13_sp4_v_t_44
T_22_13_sp4_h_l_2
T_25_9_sp4_v_t_39
T_25_5_sp4_v_t_39
T_25_6_lc_trk_g2_7
T_25_6_wire_bram/ram/WDATA_3

T_20_15_wire_logic_cluster/lc_0/out
T_20_12_sp4_v_t_40
T_21_16_sp4_h_l_5
T_24_12_sp4_v_t_40
T_25_12_sp4_h_l_10
T_25_12_lc_trk_g0_7
T_25_12_wire_bram/ram/WDATA_3

T_20_15_wire_logic_cluster/lc_0/out
T_20_12_sp4_v_t_40
T_21_16_sp4_h_l_5
T_24_16_sp4_v_t_40
T_25_20_sp4_h_l_11
T_25_20_lc_trk_g1_6
T_25_20_wire_bram/ram/WDATA_3

T_20_15_wire_logic_cluster/lc_0/out
T_21_13_sp4_v_t_44
T_22_13_sp4_h_l_2
T_25_9_sp4_v_t_39
T_25_10_lc_trk_g2_7
T_25_10_wire_bram/ram/WDATA_3

T_20_15_wire_logic_cluster/lc_0/out
T_20_12_sp4_v_t_40
T_21_16_sp4_h_l_5
T_25_16_sp4_h_l_8
T_25_16_lc_trk_g0_5
T_25_16_wire_bram/ram/WDATA_3

End 

Net : un1_M_this_map_address_q_cry_3
T_7_24_wire_logic_cluster/lc_3/cout
T_7_24_wire_logic_cluster/lc_4/in_3

Net : M_this_sprites_address_q_RNO_0Z0Z_4
T_21_13_wire_logic_cluster/lc_4/out
T_22_13_sp4_h_l_8
T_23_13_lc_trk_g3_0
T_23_13_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.M_pcounter_q_3_1_cascade_
T_11_15_wire_logic_cluster/lc_3/ltout
T_11_15_wire_logic_cluster/lc_4/in_2

End 

Net : un1_M_this_sprites_address_q_cry_3
T_21_13_wire_logic_cluster/lc_3/cout
T_21_13_wire_logic_cluster/lc_4/in_3

Net : this_vga_signals.un1_M_vcounter_q_cry_3
T_15_9_wire_logic_cluster/lc_3/cout
T_15_9_wire_logic_cluster/lc_4/in_3

Net : this_vga_signals.un1_M_vcounter_q_cry_3_c_RNIJ5OHZ0
T_15_9_wire_logic_cluster/lc_4/out
T_14_9_lc_trk_g3_4
T_14_9_wire_logic_cluster/lc_6/in_3

T_15_9_wire_logic_cluster/lc_4/out
T_14_10_lc_trk_g1_4
T_14_10_wire_logic_cluster/lc_0/in_3

T_15_9_wire_logic_cluster/lc_4/out
T_14_8_lc_trk_g2_4
T_14_8_wire_logic_cluster/lc_3/in_3

End 

Net : M_this_sprites_address_q_RNO_0Z0Z_0
T_21_13_wire_logic_cluster/lc_0/out
T_22_13_sp4_h_l_0
T_18_13_sp4_h_l_0
T_17_13_sp4_v_t_43
T_17_16_lc_trk_g1_3
T_17_16_wire_logic_cluster/lc_0/in_0

End 

Net : un1_M_this_external_address_q_cry_9
T_28_22_wire_logic_cluster/lc_1/cout
T_28_22_wire_logic_cluster/lc_2/in_3

Net : M_this_map_ram_write_data_2
T_15_25_wire_logic_cluster/lc_6/out
T_6_25_sp12_h_l_0
T_8_25_lc_trk_g0_7
T_8_25_wire_bram/ram/WDATA_9

End 

Net : M_this_oam_ram_write_data_11
T_23_23_wire_logic_cluster/lc_6/out
T_23_23_sp4_h_l_1
T_25_23_lc_trk_g3_4
T_25_23_wire_bram/ram/WDATA_11

End 

Net : this_vga_signals_un21_i_a3_1_1_cascade_
T_19_15_wire_logic_cluster/lc_0/ltout
T_19_15_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_8
T_15_10_wire_logic_cluster/lc_0/cout
T_15_10_wire_logic_cluster/lc_1/in_3

End 

Net : N_747_0
T_24_20_wire_logic_cluster/lc_2/out
T_25_17_sp4_v_t_45
T_25_21_sp4_v_t_41
T_25_24_lc_trk_g0_1
T_25_24_wire_bram/ram/WDATA_1

End 

Net : N_38_0
T_24_24_wire_logic_cluster/lc_5/out
T_25_23_sp4_v_t_43
T_25_25_lc_trk_g2_6
T_25_25_wire_bram/ram/WDATA_8

End 

Net : M_this_oam_ram_write_data_28
T_21_24_wire_logic_cluster/lc_6/out
T_22_21_sp4_v_t_37
T_23_25_sp4_h_l_0
T_25_25_lc_trk_g3_5
T_25_25_wire_bram/ram/WDATA_12

End 

Net : N_737_0
T_24_25_wire_logic_cluster/lc_2/out
T_25_25_lc_trk_g1_2
T_25_25_wire_bram/ram/WDATA_9

End 

Net : M_this_oam_ram_write_data_31
T_24_25_wire_logic_cluster/lc_0/out
T_25_25_lc_trk_g1_0
T_25_25_wire_bram/ram/WDATA_15

End 

Net : M_this_oam_ram_write_data_18
T_24_24_wire_logic_cluster/lc_3/out
T_25_23_sp4_v_t_39
T_25_26_lc_trk_g1_7
T_25_26_wire_bram/ram/WDATA_2

End 

Net : un1_M_this_map_address_q_cry_2
T_7_24_wire_logic_cluster/lc_2/cout
T_7_24_wire_logic_cluster/lc_3/in_3

Net : this_ppu.N_1195_0
T_15_12_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g0_2
T_15_13_wire_logic_cluster/lc_2/in_0

T_15_12_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g0_2
T_15_13_wire_logic_cluster/lc_4/in_0

T_15_12_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g0_2
T_15_13_wire_logic_cluster/lc_1/in_3

T_15_12_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g0_2
T_15_13_wire_logic_cluster/lc_7/in_3

T_15_12_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g0_2
T_15_13_wire_logic_cluster/lc_3/in_3

End 

Net : un1_M_this_external_address_q_cry_8
T_28_22_wire_logic_cluster/lc_0/cout
T_28_22_wire_logic_cluster/lc_1/in_3

Net : this_vga_signals.M_this_state_q_srsts_0_0_a2_0_2_0
T_17_16_wire_logic_cluster/lc_5/out
T_17_17_lc_trk_g0_5
T_17_17_wire_logic_cluster/lc_2/in_3

End 

Net : N_54_0
T_22_20_wire_logic_cluster/lc_5/out
T_22_19_sp4_v_t_42
T_23_23_sp4_h_l_7
T_25_23_lc_trk_g2_2
T_25_23_wire_bram/ram/WDATA_8

End 

Net : this_vga_signals.N_154_cascade_
T_17_16_wire_logic_cluster/lc_4/ltout
T_17_16_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.N_62_cascade_
T_17_17_wire_logic_cluster/lc_2/ltout
T_17_17_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.N_85
T_15_15_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g0_0
T_16_15_wire_logic_cluster/lc_0/in_0

T_15_15_wire_logic_cluster/lc_0/out
T_15_16_lc_trk_g0_0
T_15_16_wire_logic_cluster/lc_5/in_1

T_15_15_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g0_0
T_16_15_wire_logic_cluster/lc_5/in_1

T_15_15_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g3_0
T_16_16_wire_logic_cluster/lc_2/in_1

T_15_15_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g3_0
T_16_16_wire_logic_cluster/lc_4/in_3

End 

Net : N_84
T_17_17_wire_logic_cluster/lc_6/out
T_17_15_sp4_v_t_41
T_14_15_sp4_h_l_4
T_15_15_lc_trk_g3_4
T_15_15_wire_logic_cluster/lc_0/in_1

T_17_17_wire_logic_cluster/lc_6/out
T_16_17_sp4_h_l_4
T_15_17_lc_trk_g0_4
T_15_17_wire_logic_cluster/lc_1/in_3

End 

Net : M_this_oam_ram_write_data_30
T_23_25_wire_logic_cluster/lc_6/out
T_23_25_sp4_h_l_1
T_25_25_lc_trk_g2_4
T_25_25_wire_bram/ram/WDATA_14

End 

Net : this_vga_signals.M_this_state_q_srsts_0_0_a2_1_0Z0Z_0
T_20_17_wire_logic_cluster/lc_2/out
T_15_17_sp12_h_l_0
T_17_17_lc_trk_g0_7
T_17_17_wire_logic_cluster/lc_6/in_3

T_20_17_wire_logic_cluster/lc_2/out
T_15_17_sp12_h_l_0
T_17_17_lc_trk_g0_7
T_17_17_wire_logic_cluster/lc_2/in_1

End 

Net : N_775_0_cascade_
T_20_17_wire_logic_cluster/lc_1/ltout
T_20_17_wire_logic_cluster/lc_2/in_2

End 

Net : N_749_0
T_20_16_wire_logic_cluster/lc_3/out
T_20_15_sp4_v_t_38
T_21_19_sp4_h_l_9
T_25_19_sp4_h_l_5
T_28_19_sp4_v_t_40
T_28_22_lc_trk_g1_0
T_28_22_wire_logic_cluster/lc_0/in_1

T_20_16_wire_logic_cluster/lc_3/out
T_20_15_sp4_v_t_38
T_21_19_sp4_h_l_9
T_25_19_sp4_h_l_5
T_28_19_sp4_v_t_47
T_28_22_lc_trk_g1_7
T_28_22_wire_logic_cluster/lc_1/in_1

T_20_16_wire_logic_cluster/lc_3/out
T_20_15_sp4_v_t_38
T_21_19_sp4_h_l_9
T_25_19_sp4_h_l_5
T_28_19_sp4_v_t_40
T_28_22_lc_trk_g1_0
T_28_22_wire_logic_cluster/lc_2/in_1

T_20_16_wire_logic_cluster/lc_3/out
T_18_16_sp4_h_l_3
T_17_12_sp4_v_t_38
T_17_14_lc_trk_g2_3
T_17_14_wire_logic_cluster/lc_2/in_1

T_20_16_wire_logic_cluster/lc_3/out
T_20_15_sp4_v_t_38
T_21_19_sp4_h_l_9
T_25_19_sp4_h_l_5
T_28_19_sp4_v_t_47
T_28_22_lc_trk_g1_7
T_28_22_wire_logic_cluster/lc_3/in_1

T_20_16_wire_logic_cluster/lc_3/out
T_20_15_sp4_v_t_38
T_21_19_sp4_h_l_9
T_25_19_sp4_h_l_5
T_28_19_sp4_v_t_40
T_28_22_lc_trk_g1_0
T_28_22_wire_logic_cluster/lc_4/in_1

T_20_16_wire_logic_cluster/lc_3/out
T_20_15_sp4_v_t_38
T_21_19_sp4_h_l_9
T_25_19_sp4_h_l_5
T_28_19_sp4_v_t_47
T_28_22_lc_trk_g1_7
T_28_22_wire_logic_cluster/lc_5/in_1

T_20_16_wire_logic_cluster/lc_3/out
T_20_15_sp4_v_t_38
T_21_19_sp4_h_l_9
T_25_19_sp4_h_l_5
T_28_19_sp4_v_t_40
T_28_22_lc_trk_g1_0
T_28_22_wire_logic_cluster/lc_6/in_1

T_20_16_wire_logic_cluster/lc_3/out
T_20_15_sp4_v_t_38
T_21_19_sp4_h_l_9
T_25_19_sp4_h_l_5
T_28_19_sp4_v_t_40
T_28_21_lc_trk_g3_5
T_28_21_wire_logic_cluster/lc_0/in_0

T_20_16_wire_logic_cluster/lc_3/out
T_20_15_sp4_v_t_38
T_21_19_sp4_h_l_9
T_25_19_sp4_h_l_5
T_28_19_sp4_v_t_40
T_28_21_lc_trk_g3_5
T_28_21_wire_logic_cluster/lc_2/in_0

T_20_16_wire_logic_cluster/lc_3/out
T_20_15_sp4_v_t_38
T_21_19_sp4_h_l_9
T_25_19_sp4_h_l_5
T_28_19_sp4_v_t_40
T_28_21_lc_trk_g3_5
T_28_21_wire_logic_cluster/lc_4/in_0

T_20_16_wire_logic_cluster/lc_3/out
T_20_15_sp4_v_t_38
T_21_19_sp4_h_l_9
T_25_19_sp4_h_l_5
T_28_19_sp4_v_t_40
T_28_21_lc_trk_g3_5
T_28_21_wire_logic_cluster/lc_6/in_0

T_20_16_wire_logic_cluster/lc_3/out
T_20_15_sp4_v_t_38
T_21_19_sp4_h_l_9
T_25_19_sp4_h_l_5
T_28_19_sp4_v_t_47
T_28_21_lc_trk_g3_2
T_28_21_wire_logic_cluster/lc_7/in_0

T_20_16_wire_logic_cluster/lc_3/out
T_20_15_sp4_v_t_38
T_21_19_sp4_h_l_9
T_25_19_sp4_h_l_5
T_28_19_sp4_v_t_47
T_28_21_lc_trk_g3_2
T_28_21_wire_logic_cluster/lc_1/in_0

T_20_16_wire_logic_cluster/lc_3/out
T_20_15_sp4_v_t_38
T_21_19_sp4_h_l_9
T_25_19_sp4_h_l_5
T_28_19_sp4_v_t_47
T_28_21_lc_trk_g3_2
T_28_21_wire_logic_cluster/lc_3/in_0

T_20_16_wire_logic_cluster/lc_3/out
T_20_15_sp4_v_t_38
T_21_19_sp4_h_l_9
T_25_19_sp4_h_l_5
T_28_19_sp4_v_t_47
T_28_21_lc_trk_g3_2
T_28_21_wire_logic_cluster/lc_5/in_0

T_20_16_wire_logic_cluster/lc_3/out
T_20_15_sp4_v_t_38
T_21_19_sp4_h_l_9
T_25_19_sp4_h_l_5
T_28_19_sp4_v_t_47
T_28_22_lc_trk_g1_7
T_28_22_wire_logic_cluster/lc_7/in_1

End 

Net : this_ppu.un16_0
T_15_12_wire_logic_cluster/lc_0/out
T_15_12_lc_trk_g0_0
T_15_12_wire_logic_cluster/lc_3/in_1

T_15_12_wire_logic_cluster/lc_0/out
T_15_13_lc_trk_g0_0
T_15_13_wire_logic_cluster/lc_1/in_1

T_15_12_wire_logic_cluster/lc_0/out
T_15_13_lc_trk_g0_0
T_15_13_wire_logic_cluster/lc_7/in_1

T_15_12_wire_logic_cluster/lc_0/out
T_15_13_lc_trk_g0_0
T_15_13_wire_logic_cluster/lc_3/in_1

T_15_12_wire_logic_cluster/lc_0/out
T_15_13_lc_trk_g0_0
T_15_13_input_2_2
T_15_13_wire_logic_cluster/lc_2/in_2

T_15_12_wire_logic_cluster/lc_0/out
T_15_13_lc_trk_g0_0
T_15_13_input_2_4
T_15_13_wire_logic_cluster/lc_4/in_2

End 

Net : N_2_0_cascade_
T_9_14_wire_logic_cluster/lc_6/ltout
T_9_14_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.g1_0_1_cascade_
T_10_11_wire_logic_cluster/lc_1/ltout
T_10_11_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_oam_ram_write_data_21
T_24_25_wire_logic_cluster/lc_7/out
T_25_26_lc_trk_g2_7
T_25_26_wire_bram/ram/WDATA_5

End 

Net : N_736_0
T_24_25_wire_logic_cluster/lc_1/out
T_25_25_lc_trk_g0_1
T_25_25_wire_bram/ram/WDATA_13

End 

Net : M_this_map_ram_write_data_6
T_9_27_wire_logic_cluster/lc_3/out
T_8_27_lc_trk_g2_3
T_8_27_wire_bram/ram/WDATA_9

End 

Net : un1_M_this_map_address_q_cry_1
T_7_24_wire_logic_cluster/lc_1/cout
T_7_24_wire_logic_cluster/lc_2/in_3

Net : bfn_28_22_0_
T_28_22_wire_logic_cluster/carry_in_mux/cout
T_28_22_wire_logic_cluster/lc_0/in_3

Net : N_1174_0
T_20_20_wire_logic_cluster/lc_5/out
T_20_19_sp4_v_t_42
T_20_23_sp4_v_t_47
T_20_25_lc_trk_g2_2
T_20_25_wire_logic_cluster/lc_1/cen

T_20_20_wire_logic_cluster/lc_5/out
T_20_19_sp4_v_t_42
T_20_23_sp4_v_t_47
T_20_25_lc_trk_g2_2
T_20_25_wire_logic_cluster/lc_1/cen

T_20_20_wire_logic_cluster/lc_5/out
T_21_19_sp4_v_t_43
T_21_23_sp4_v_t_39
T_21_25_lc_trk_g2_2
T_21_25_wire_logic_cluster/lc_6/cen

T_20_20_wire_logic_cluster/lc_5/out
T_19_20_sp4_h_l_2
T_22_20_sp4_v_t_39
T_22_24_lc_trk_g0_2
T_22_24_wire_logic_cluster/lc_2/cen

T_20_20_wire_logic_cluster/lc_5/out
T_19_20_sp4_h_l_2
T_22_20_sp4_v_t_39
T_22_24_lc_trk_g0_2
T_22_24_wire_logic_cluster/lc_2/cen

T_20_20_wire_logic_cluster/lc_5/out
T_21_20_sp4_h_l_10
T_24_20_sp4_v_t_47
T_23_24_lc_trk_g2_2
T_23_24_wire_logic_cluster/lc_4/cen

T_20_20_wire_logic_cluster/lc_5/out
T_21_20_sp4_h_l_10
T_24_20_sp4_v_t_47
T_23_24_lc_trk_g2_2
T_23_24_wire_logic_cluster/lc_4/cen

T_20_20_wire_logic_cluster/lc_5/out
T_20_18_sp4_v_t_39
T_21_18_sp4_h_l_7
T_23_18_lc_trk_g2_2
T_23_18_wire_logic_cluster/lc_0/cen

End 

Net : this_vga_signals.N_93_0
T_19_15_wire_logic_cluster/lc_7/out
T_19_14_lc_trk_g1_7
T_19_14_wire_logic_cluster/lc_2/in_0

T_19_15_wire_logic_cluster/lc_7/out
T_19_14_lc_trk_g1_7
T_19_14_wire_logic_cluster/lc_0/in_0

End 

Net : M_this_sprites_address_q_RNO_0Z0Z_3
T_21_13_wire_logic_cluster/lc_3/out
T_22_14_lc_trk_g2_3
T_22_14_wire_logic_cluster/lc_6/in_1

End 

Net : un1_M_this_sprites_address_q_cry_2
T_21_13_wire_logic_cluster/lc_2/cout
T_21_13_wire_logic_cluster/lc_3/in_3

Net : N_686_i
T_17_14_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_47
T_17_11_lc_trk_g2_7
T_17_11_wire_logic_cluster/lc_6/in_1

T_17_14_wire_logic_cluster/lc_5/out
T_18_14_lc_trk_g0_5
T_18_14_wire_logic_cluster/lc_5/in_0

T_17_14_wire_logic_cluster/lc_5/out
T_18_14_lc_trk_g0_5
T_18_14_wire_logic_cluster/lc_1/in_0

T_17_14_wire_logic_cluster/lc_5/out
T_17_13_lc_trk_g0_5
T_17_13_wire_logic_cluster/lc_5/in_0

T_17_14_wire_logic_cluster/lc_5/out
T_18_14_lc_trk_g0_5
T_18_14_wire_logic_cluster/lc_7/in_0

T_17_14_wire_logic_cluster/lc_5/out
T_17_15_lc_trk_g1_5
T_17_15_wire_logic_cluster/lc_0/in_0

T_17_14_wire_logic_cluster/lc_5/out
T_17_15_lc_trk_g1_5
T_17_15_wire_logic_cluster/lc_6/in_0

T_17_14_wire_logic_cluster/lc_5/out
T_18_14_lc_trk_g0_5
T_18_14_wire_logic_cluster/lc_4/in_1

T_17_14_wire_logic_cluster/lc_5/out
T_17_15_lc_trk_g1_5
T_17_15_wire_logic_cluster/lc_7/in_1

T_17_14_wire_logic_cluster/lc_5/out
T_18_14_lc_trk_g0_5
T_18_14_wire_logic_cluster/lc_2/in_1

T_17_14_wire_logic_cluster/lc_5/out
T_18_13_lc_trk_g3_5
T_18_13_wire_logic_cluster/lc_5/in_1

T_17_14_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g2_5
T_17_14_wire_logic_cluster/lc_4/in_3

T_17_14_wire_logic_cluster/lc_5/out
T_17_15_lc_trk_g1_5
T_17_15_wire_logic_cluster/lc_5/in_3

End 

Net : un1_M_this_map_address_q_cry_0
T_7_24_wire_logic_cluster/lc_0/cout
T_7_24_wire_logic_cluster/lc_1/in_3

Net : N_164
T_16_17_wire_logic_cluster/lc_1/out
T_16_14_sp12_v_t_22
T_5_26_sp12_h_l_1
T_9_26_sp4_h_l_4
T_8_22_sp4_v_t_44
T_7_24_lc_trk_g0_2
T_7_24_wire_logic_cluster/lc_0/in_0

T_16_17_wire_logic_cluster/lc_1/out
T_16_14_sp12_v_t_22
T_5_26_sp12_h_l_1
T_9_26_sp4_h_l_4
T_8_22_sp4_v_t_44
T_7_24_lc_trk_g2_1
T_7_24_wire_logic_cluster/lc_1/in_0

T_16_17_wire_logic_cluster/lc_1/out
T_16_14_sp12_v_t_22
T_5_26_sp12_h_l_1
T_9_26_sp4_h_l_4
T_8_22_sp4_v_t_44
T_7_24_lc_trk_g0_2
T_7_24_wire_logic_cluster/lc_2/in_0

T_16_17_wire_logic_cluster/lc_1/out
T_16_14_sp12_v_t_22
T_5_26_sp12_h_l_1
T_9_26_sp4_h_l_4
T_8_22_sp4_v_t_44
T_7_24_lc_trk_g2_1
T_7_24_wire_logic_cluster/lc_3/in_0

T_16_17_wire_logic_cluster/lc_1/out
T_16_14_sp12_v_t_22
T_5_26_sp12_h_l_1
T_9_26_sp4_h_l_4
T_8_22_sp4_v_t_44
T_7_24_lc_trk_g0_2
T_7_24_wire_logic_cluster/lc_4/in_0

T_16_17_wire_logic_cluster/lc_1/out
T_16_14_sp12_v_t_22
T_5_26_sp12_h_l_1
T_9_26_sp4_h_l_4
T_8_22_sp4_v_t_44
T_7_24_lc_trk_g2_1
T_7_24_wire_logic_cluster/lc_5/in_0

T_16_17_wire_logic_cluster/lc_1/out
T_16_14_sp12_v_t_22
T_5_26_sp12_h_l_1
T_9_26_sp4_h_l_4
T_8_22_sp4_v_t_44
T_7_24_lc_trk_g0_2
T_7_24_wire_logic_cluster/lc_6/in_0

T_16_17_wire_logic_cluster/lc_1/out
T_16_14_sp12_v_t_22
T_5_26_sp12_h_l_1
T_9_26_sp4_h_l_4
T_8_22_sp4_v_t_44
T_7_24_lc_trk_g2_1
T_7_24_wire_logic_cluster/lc_7/in_0

T_16_17_wire_logic_cluster/lc_1/out
T_16_14_sp12_v_t_22
T_5_26_sp12_h_l_1
T_9_26_sp4_h_l_4
T_8_22_sp4_v_t_41
T_7_25_lc_trk_g3_1
T_7_25_wire_logic_cluster/lc_0/in_0

T_16_17_wire_logic_cluster/lc_1/out
T_16_14_sp12_v_t_22
T_5_26_sp12_h_l_1
T_9_26_sp4_h_l_4
T_8_22_sp4_v_t_41
T_7_25_lc_trk_g3_1
T_7_25_wire_logic_cluster/lc_1/in_1

T_16_17_wire_logic_cluster/lc_1/out
T_17_14_sp4_v_t_43
T_17_15_lc_trk_g3_3
T_17_15_input_2_0
T_17_15_wire_logic_cluster/lc_0/in_2

End 

Net : this_ppu.M_count_qZ0Z_0
T_14_12_wire_logic_cluster/lc_7/out
T_15_13_lc_trk_g2_7
T_15_13_wire_logic_cluster/lc_0/in_3

T_14_12_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g0_7
T_14_13_wire_logic_cluster/lc_0/in_1

T_14_12_wire_logic_cluster/lc_7/out
T_14_12_lc_trk_g2_7
T_14_12_wire_logic_cluster/lc_7/in_0

End 

Net : this_ppu.M_count_d_0_sqmuxa_1_7
T_15_13_wire_logic_cluster/lc_6/out
T_6_13_sp12_h_l_0
T_17_13_sp12_v_t_23
T_17_19_lc_trk_g3_4
T_17_19_wire_logic_cluster/lc_4/in_1

T_15_13_wire_logic_cluster/lc_6/out
T_6_13_sp12_h_l_0
T_17_13_sp12_v_t_23
T_17_20_lc_trk_g3_3
T_17_20_wire_logic_cluster/lc_5/in_3

T_15_13_wire_logic_cluster/lc_6/out
T_14_12_lc_trk_g3_6
T_14_12_wire_logic_cluster/lc_6/in_1

T_15_13_wire_logic_cluster/lc_6/out
T_15_14_lc_trk_g1_6
T_15_14_wire_logic_cluster/lc_7/in_0

End 

Net : this_ppu.N_1156_0
T_17_19_wire_logic_cluster/lc_4/out
T_17_18_sp4_v_t_40
T_17_21_lc_trk_g0_0
T_17_21_wire_logic_cluster/lc_2/in_0

T_17_19_wire_logic_cluster/lc_4/out
T_17_20_lc_trk_g0_4
T_17_20_wire_logic_cluster/lc_6/in_0

T_17_19_wire_logic_cluster/lc_4/out
T_17_20_lc_trk_g0_4
T_17_20_wire_logic_cluster/lc_7/in_1

T_17_19_wire_logic_cluster/lc_4/out
T_17_20_lc_trk_g0_4
T_17_20_wire_logic_cluster/lc_3/in_3

T_17_19_wire_logic_cluster/lc_4/out
T_17_20_lc_trk_g1_4
T_17_20_wire_logic_cluster/lc_0/in_3

End 

Net : this_ppu.M_count_d_1_sqmuxa_1_i_a2_3
T_15_13_wire_logic_cluster/lc_0/out
T_15_13_lc_trk_g1_0
T_15_13_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.M_this_state_q_srsts_i_i_1Z0Z_10
T_16_15_wire_logic_cluster/lc_6/out
T_16_12_sp4_v_t_36
T_16_13_lc_trk_g3_4
T_16_13_wire_logic_cluster/lc_1/in_0

End 

Net : this_ppu.M_count_qZ0Z_7
T_15_14_wire_logic_cluster/lc_7/out
T_15_13_lc_trk_g0_7
T_15_13_wire_logic_cluster/lc_0/in_1

T_15_14_wire_logic_cluster/lc_7/out
T_15_11_sp4_v_t_38
T_14_13_lc_trk_g0_3
T_14_13_input_2_7
T_14_13_wire_logic_cluster/lc_7/in_2

End 

Net : M_this_vram_read_data_2
T_8_6_wire_bram/ram/RDATA_2
T_7_6_sp4_h_l_2
T_10_6_sp4_v_t_42
T_9_9_lc_trk_g3_2
T_9_9_wire_logic_cluster/lc_4/in_1

T_8_6_wire_bram/ram/RDATA_2
T_7_6_sp4_h_l_2
T_10_6_sp4_v_t_42
T_9_9_lc_trk_g3_2
T_9_9_wire_logic_cluster/lc_5/in_0

T_8_6_wire_bram/ram/RDATA_2
T_7_6_sp4_h_l_2
T_10_6_sp4_v_t_42
T_9_9_lc_trk_g3_2
T_9_9_wire_logic_cluster/lc_0/in_1

T_8_6_wire_bram/ram/RDATA_2
T_9_7_lc_trk_g3_5
T_9_7_wire_logic_cluster/lc_3/in_1

T_8_6_wire_bram/ram/RDATA_2
T_9_7_lc_trk_g3_5
T_9_7_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_ramdac.i2_mux_0
T_9_9_wire_logic_cluster/lc_4/out
T_10_9_sp12_h_l_0
T_9_9_sp12_v_t_23
T_9_15_lc_trk_g3_4
T_9_15_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_oam_ram_write_data_15
T_24_23_wire_logic_cluster/lc_4/out
T_25_23_lc_trk_g1_4
T_25_23_wire_bram/ram/WDATA_15

End 

Net : N_741_0
T_24_23_wire_logic_cluster/lc_0/out
T_25_23_lc_trk_g1_0
T_25_23_wire_bram/ram/WDATA_9

End 

Net : M_this_oam_ram_write_data_10
T_24_20_wire_logic_cluster/lc_6/out
T_25_19_sp4_v_t_45
T_25_23_lc_trk_g0_0
T_25_23_wire_bram/ram/WDATA_10

End 

Net : this_ppu.M_last_q
T_16_10_wire_logic_cluster/lc_5/out
T_15_11_lc_trk_g0_5
T_15_11_wire_logic_cluster/lc_3/in_0

T_16_10_wire_logic_cluster/lc_5/out
T_16_10_lc_trk_g1_5
T_16_10_wire_logic_cluster/lc_4/in_0

T_16_10_wire_logic_cluster/lc_5/out
T_16_8_sp4_v_t_39
T_13_12_sp4_h_l_2
T_15_12_lc_trk_g3_7
T_15_12_input_2_2
T_15_12_wire_logic_cluster/lc_2/in_2

T_16_10_wire_logic_cluster/lc_5/out
T_16_8_sp4_v_t_39
T_15_12_lc_trk_g1_2
T_15_12_wire_logic_cluster/lc_0/in_1

T_16_10_wire_logic_cluster/lc_5/out
T_8_10_sp12_h_l_1
T_19_10_sp12_v_t_22
T_19_16_lc_trk_g2_5
T_19_16_input_2_3
T_19_16_wire_logic_cluster/lc_3/in_2

T_16_10_wire_logic_cluster/lc_5/out
T_16_8_sp4_v_t_39
T_15_12_lc_trk_g1_2
T_15_12_wire_logic_cluster/lc_5/in_0

End 

Net : M_this_sprites_address_q_RNO_0Z0Z_2
T_21_13_wire_logic_cluster/lc_2/out
T_22_14_lc_trk_g3_2
T_22_14_wire_logic_cluster/lc_0/in_1

End 

Net : un1_M_this_sprites_address_q_cry_1
T_21_13_wire_logic_cluster/lc_1/cout
T_21_13_wire_logic_cluster/lc_2/in_3

Net : M_this_data_count_qZ0Z_2
T_17_11_wire_logic_cluster/lc_6/out
T_17_10_sp4_v_t_44
T_17_14_lc_trk_g0_1
T_17_14_wire_logic_cluster/lc_3/in_0

T_17_11_wire_logic_cluster/lc_6/out
T_15_11_sp4_h_l_9
T_18_11_sp4_v_t_39
T_18_15_lc_trk_g1_2
T_18_15_wire_logic_cluster/lc_2/in_1

T_17_11_wire_logic_cluster/lc_6/out
T_17_11_lc_trk_g3_6
T_17_11_wire_logic_cluster/lc_6/in_3

End 

Net : this_ppu.M_this_state_q_srsts_i_a2_9Z0Z_8
T_17_14_wire_logic_cluster/lc_3/out
T_17_15_lc_trk_g1_3
T_17_15_wire_logic_cluster/lc_4/in_0

End 

Net : N_740_0
T_24_22_wire_logic_cluster/lc_0/out
T_25_23_lc_trk_g2_0
T_25_23_wire_bram/ram/WDATA_12

End 

Net : M_this_oam_ram_write_data_13
T_24_23_wire_logic_cluster/lc_3/out
T_25_23_lc_trk_g0_3
T_25_23_wire_bram/ram/WDATA_13

End 

Net : this_ppu.M_state_qZ0Z_0
T_15_12_wire_logic_cluster/lc_5/out
T_15_11_lc_trk_g1_5
T_15_11_wire_logic_cluster/lc_3/in_1

T_15_12_wire_logic_cluster/lc_5/out
T_16_8_sp4_v_t_46
T_16_10_lc_trk_g2_3
T_16_10_wire_logic_cluster/lc_4/in_1

T_15_12_wire_logic_cluster/lc_5/out
T_15_12_lc_trk_g2_5
T_15_12_wire_logic_cluster/lc_2/in_1

T_15_12_wire_logic_cluster/lc_5/out
T_15_12_lc_trk_g2_5
T_15_12_wire_logic_cluster/lc_0/in_3

T_15_12_wire_logic_cluster/lc_5/out
T_16_12_sp4_h_l_10
T_19_12_sp4_v_t_38
T_19_16_lc_trk_g0_3
T_19_16_wire_logic_cluster/lc_3/in_0

T_15_12_wire_logic_cluster/lc_5/out
T_15_12_lc_trk_g2_5
T_15_12_input_2_5
T_15_12_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_sprites_address_qc_0_0
T_21_12_wire_logic_cluster/lc_1/out
T_20_12_lc_trk_g3_1
T_20_12_wire_logic_cluster/lc_4/in_0

End 

Net : N_809
T_20_16_wire_logic_cluster/lc_0/out
T_20_12_sp4_v_t_37
T_21_12_sp4_h_l_0
T_21_12_lc_trk_g1_5
T_21_12_wire_logic_cluster/lc_1/in_3

T_20_16_wire_logic_cluster/lc_0/out
T_20_14_sp4_v_t_45
T_21_14_sp4_h_l_1
T_20_14_lc_trk_g0_1
T_20_14_wire_logic_cluster/lc_2/in_1

T_20_16_wire_logic_cluster/lc_0/out
T_20_12_sp4_v_t_37
T_20_13_lc_trk_g2_5
T_20_13_wire_logic_cluster/lc_2/in_3

T_20_16_wire_logic_cluster/lc_0/out
T_20_14_sp4_v_t_45
T_21_14_sp4_h_l_1
T_24_10_sp4_v_t_42
T_24_14_lc_trk_g0_7
T_24_14_wire_logic_cluster/lc_5/in_0

T_20_16_wire_logic_cluster/lc_0/out
T_21_16_lc_trk_g1_0
T_21_16_wire_logic_cluster/lc_6/in_3

T_20_16_wire_logic_cluster/lc_0/out
T_20_14_sp4_v_t_45
T_21_14_sp4_h_l_1
T_24_10_sp4_v_t_42
T_23_13_lc_trk_g3_2
T_23_13_wire_logic_cluster/lc_0/in_1

T_20_16_wire_logic_cluster/lc_0/out
T_20_14_sp4_v_t_45
T_21_14_sp4_h_l_1
T_24_10_sp4_v_t_42
T_23_13_lc_trk_g3_2
T_23_13_wire_logic_cluster/lc_4/in_1

T_20_16_wire_logic_cluster/lc_0/out
T_20_14_sp4_v_t_45
T_21_14_sp4_h_l_1
T_22_14_lc_trk_g2_1
T_22_14_wire_logic_cluster/lc_2/in_3

T_20_16_wire_logic_cluster/lc_0/out
T_20_14_sp4_v_t_45
T_21_14_sp4_h_l_1
T_22_14_lc_trk_g3_1
T_22_14_wire_logic_cluster/lc_0/in_0

T_20_16_wire_logic_cluster/lc_0/out
T_20_14_sp4_v_t_45
T_21_14_sp4_h_l_1
T_22_14_lc_trk_g3_1
T_22_14_wire_logic_cluster/lc_6/in_0

T_20_16_wire_logic_cluster/lc_0/out
T_17_16_sp12_h_l_0
T_17_16_lc_trk_g0_3
T_17_16_wire_logic_cluster/lc_0/in_1

T_20_16_wire_logic_cluster/lc_0/out
T_21_15_lc_trk_g2_0
T_21_15_wire_logic_cluster/lc_0/in_0

End 

Net : M_this_data_count_qZ0Z_8
T_18_14_wire_logic_cluster/lc_7/out
T_19_15_lc_trk_g3_7
T_19_15_wire_logic_cluster/lc_2/in_0

T_18_14_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_46
T_18_16_lc_trk_g1_6
T_18_16_wire_logic_cluster/lc_0/in_1

T_18_14_wire_logic_cluster/lc_7/out
T_18_14_lc_trk_g1_7
T_18_14_wire_logic_cluster/lc_7/in_3

End 

Net : M_this_vram_read_data_1
T_8_6_wire_bram/ram/RDATA_1
T_8_5_sp4_v_t_44
T_9_9_sp4_h_l_9
T_9_9_lc_trk_g1_4
T_9_9_wire_logic_cluster/lc_4/in_3

T_8_6_wire_bram/ram/RDATA_1
T_8_5_sp4_v_t_44
T_9_9_sp4_h_l_9
T_9_9_lc_trk_g1_4
T_9_9_input_2_5
T_9_9_wire_logic_cluster/lc_5/in_2

T_8_6_wire_bram/ram/RDATA_1
T_8_4_sp4_v_t_41
T_9_8_sp4_h_l_4
T_9_8_lc_trk_g1_1
T_9_8_wire_logic_cluster/lc_1/in_1

T_8_6_wire_bram/ram/RDATA_1
T_8_5_sp4_v_t_44
T_9_9_sp4_h_l_9
T_9_9_lc_trk_g1_4
T_9_9_wire_logic_cluster/lc_0/in_3

T_8_6_wire_bram/ram/RDATA_1
T_9_7_lc_trk_g3_6
T_9_7_wire_logic_cluster/lc_3/in_0

T_8_6_wire_bram/ram/RDATA_1
T_9_7_lc_trk_g3_6
T_9_7_wire_logic_cluster/lc_1/in_0

End 

Net : M_this_sprites_address_qc_2_1
T_20_14_wire_logic_cluster/lc_2/out
T_21_14_lc_trk_g0_2
T_21_14_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_vga_signals_line_clk_0_cascade_
T_16_10_wire_logic_cluster/lc_3/ltout
T_16_10_wire_logic_cluster/lc_4/in_2

End 

Net : N_3_0_cascade_
T_11_15_wire_logic_cluster/lc_4/ltout
T_11_15_wire_logic_cluster/lc_5/in_2

End 

Net : this_ppu.M_state_q_RNIGL6V4Z0Z_0
T_16_10_wire_logic_cluster/lc_4/out
T_15_10_sp4_h_l_0
T_18_10_sp4_v_t_37
T_18_11_lc_trk_g3_5
T_18_11_wire_logic_cluster/lc_5/s_r

T_16_10_wire_logic_cluster/lc_4/out
T_15_10_sp4_h_l_0
T_18_10_sp4_v_t_37
T_18_11_lc_trk_g3_5
T_18_11_wire_logic_cluster/lc_5/s_r

T_16_10_wire_logic_cluster/lc_4/out
T_15_10_sp4_h_l_0
T_18_10_sp4_v_t_37
T_18_11_lc_trk_g3_5
T_18_11_wire_logic_cluster/lc_5/s_r

T_16_10_wire_logic_cluster/lc_4/out
T_15_10_sp4_h_l_0
T_18_6_sp4_v_t_37
T_18_9_lc_trk_g1_5
T_18_9_wire_logic_cluster/lc_5/s_r

T_16_10_wire_logic_cluster/lc_4/out
T_16_11_lc_trk_g0_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_16_10_wire_logic_cluster/lc_4/out
T_16_11_lc_trk_g0_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_16_10_wire_logic_cluster/lc_4/out
T_17_10_lc_trk_g0_4
T_17_10_wire_logic_cluster/lc_5/s_r

T_16_10_wire_logic_cluster/lc_4/out
T_17_9_lc_trk_g2_4
T_17_9_wire_logic_cluster/lc_5/s_r

End 

Net : un1_M_this_external_address_q_cry_6
T_28_21_wire_logic_cluster/lc_6/cout
T_28_21_wire_logic_cluster/lc_7/in_3

Net : M_this_data_count_qZ0Z_9
T_18_14_wire_logic_cluster/lc_2/out
T_19_15_lc_trk_g2_2
T_19_15_input_2_2
T_19_15_wire_logic_cluster/lc_2/in_2

T_18_14_wire_logic_cluster/lc_2/out
T_18_13_sp4_v_t_36
T_18_16_lc_trk_g1_4
T_18_16_input_2_1
T_18_16_wire_logic_cluster/lc_1/in_2

T_18_14_wire_logic_cluster/lc_2/out
T_18_14_lc_trk_g3_2
T_18_14_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.if_N_6_0
T_11_12_wire_logic_cluster/lc_7/out
T_10_11_lc_trk_g3_7
T_10_11_wire_logic_cluster/lc_3/in_1

End 

Net : N_126
T_20_15_wire_logic_cluster/lc_3/out
T_20_14_lc_trk_g1_3
T_20_14_input_2_2
T_20_14_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_ramdac.i2_mux
T_9_9_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_42
T_9_12_sp4_v_t_42
T_9_15_lc_trk_g1_2
T_9_15_wire_logic_cluster/lc_2/in_1

End 

Net : this_ppu.N_148
T_17_20_wire_logic_cluster/lc_5/out
T_18_20_lc_trk_g0_5
T_18_20_wire_logic_cluster/lc_5/in_0

End 

Net : this_vga_signals.N_154
T_17_16_wire_logic_cluster/lc_4/out
T_17_17_lc_trk_g1_4
T_17_17_wire_logic_cluster/lc_3/in_0

End 

Net : this_vga_signals.g1_0_0_0
T_9_13_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_45
T_9_10_lc_trk_g3_5
T_9_10_input_2_0
T_9_10_wire_logic_cluster/lc_0/in_2

End 

Net : M_this_data_count_qZ0Z_4
T_18_14_wire_logic_cluster/lc_1/out
T_19_15_lc_trk_g2_1
T_19_15_wire_logic_cluster/lc_2/in_3

T_18_14_wire_logic_cluster/lc_1/out
T_18_15_lc_trk_g0_1
T_18_15_wire_logic_cluster/lc_4/in_1

T_18_14_wire_logic_cluster/lc_1/out
T_18_14_lc_trk_g3_1
T_18_14_wire_logic_cluster/lc_1/in_3

End 

Net : un1_M_this_external_address_q_cry_5
T_28_21_wire_logic_cluster/lc_5/cout
T_28_21_wire_logic_cluster/lc_6/in_3

Net : M_this_vram_read_data_0
T_8_6_wire_bram/ram/RDATA_0
T_9_5_sp4_v_t_47
T_9_9_lc_trk_g0_2
T_9_9_wire_logic_cluster/lc_4/in_0

T_8_6_wire_bram/ram/RDATA_0
T_9_5_sp4_v_t_47
T_9_9_lc_trk_g0_2
T_9_9_wire_logic_cluster/lc_5/in_1

T_8_6_wire_bram/ram/RDATA_0
T_9_5_sp4_v_t_47
T_9_8_lc_trk_g1_7
T_9_8_wire_logic_cluster/lc_1/in_3

T_8_6_wire_bram/ram/RDATA_0
T_9_7_lc_trk_g3_7
T_9_7_wire_logic_cluster/lc_3/in_3

T_8_6_wire_bram/ram/RDATA_0
T_9_5_sp4_v_t_47
T_9_9_lc_trk_g0_2
T_9_9_wire_logic_cluster/lc_0/in_0

T_8_6_wire_bram/ram/RDATA_0
T_9_7_lc_trk_g3_7
T_9_7_wire_logic_cluster/lc_1/in_3

End 

Net : M_this_data_count_q_cry_12
T_18_16_wire_logic_cluster/lc_4/cout
T_18_16_wire_logic_cluster/lc_5/in_3

End 

Net : M_this_data_count_q_s_13
T_18_16_wire_logic_cluster/lc_5/out
T_18_12_sp4_v_t_47
T_18_14_lc_trk_g2_2
T_18_14_wire_logic_cluster/lc_5/in_1

End 

Net : this_vga_signals.N_124_0
T_15_15_wire_logic_cluster/lc_6/out
T_15_12_sp4_v_t_36
T_16_16_sp4_h_l_1
T_17_16_lc_trk_g2_1
T_17_16_wire_logic_cluster/lc_4/in_1

T_15_15_wire_logic_cluster/lc_6/out
T_15_14_sp4_v_t_44
T_16_14_sp4_h_l_2
T_17_14_lc_trk_g3_2
T_17_14_wire_logic_cluster/lc_2/in_3

End 

Net : M_this_vram_read_data_3
T_8_6_wire_bram/ram/RDATA_3
T_9_5_sp4_v_t_41
T_9_9_lc_trk_g0_4
T_9_9_input_2_4
T_9_9_wire_logic_cluster/lc_4/in_2

T_8_6_wire_bram/ram/RDATA_3
T_8_4_sp4_v_t_37
T_9_8_sp4_h_l_0
T_9_8_lc_trk_g0_5
T_9_8_wire_logic_cluster/lc_1/in_0

T_8_6_wire_bram/ram/RDATA_3
T_9_5_sp4_v_t_41
T_9_9_lc_trk_g0_4
T_9_9_wire_logic_cluster/lc_5/in_3

T_8_6_wire_bram/ram/RDATA_3
T_9_7_lc_trk_g3_4
T_9_7_input_2_3
T_9_7_wire_logic_cluster/lc_3/in_2

T_8_6_wire_bram/ram/RDATA_3
T_9_5_sp4_v_t_41
T_9_9_lc_trk_g0_4
T_9_9_input_2_0
T_9_9_wire_logic_cluster/lc_0/in_2

T_8_6_wire_bram/ram/RDATA_3
T_9_7_lc_trk_g3_4
T_9_7_input_2_1
T_9_7_wire_logic_cluster/lc_1/in_2

End 

Net : M_this_sprites_address_qc_0_0_0
T_20_13_wire_logic_cluster/lc_2/out
T_20_12_lc_trk_g0_2
T_20_12_wire_logic_cluster/lc_6/in_0

End 

Net : M_this_map_ram_read_data_7
T_8_27_wire_bram/ram/RDATA_13
T_8_25_sp12_v_t_23
T_9_25_sp12_h_l_0
T_20_13_sp12_v_t_23
T_20_13_sp4_v_t_45
T_20_9_sp4_v_t_45
T_19_11_lc_trk_g2_0
T_19_11_input_2_6
T_19_11_wire_logic_cluster/lc_6/in_2

End 

Net : this_ppu.M_state_qZ0Z_5
T_17_17_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_45
T_17_11_sp4_v_t_46
T_18_11_sp4_h_l_11
T_19_11_lc_trk_g2_3
T_19_11_wire_logic_cluster/lc_2/in_3

T_17_17_wire_logic_cluster/lc_0/out
T_17_17_sp4_h_l_5
T_20_13_sp4_v_t_46
T_20_9_sp4_v_t_42
T_19_12_lc_trk_g3_2
T_19_12_wire_logic_cluster/lc_2/in_1

T_17_17_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_45
T_17_11_sp4_v_t_46
T_14_11_sp4_h_l_5
T_16_11_lc_trk_g3_0
T_16_11_wire_logic_cluster/lc_7/in_0

T_17_17_wire_logic_cluster/lc_0/out
T_17_17_sp4_h_l_5
T_20_13_sp4_v_t_46
T_20_9_sp4_v_t_42
T_19_12_lc_trk_g3_2
T_19_12_input_2_5
T_19_12_wire_logic_cluster/lc_5/in_2

T_17_17_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_40
T_17_10_sp4_v_t_45
T_18_10_sp4_h_l_8
T_18_10_lc_trk_g1_5
T_18_10_input_2_6
T_18_10_wire_logic_cluster/lc_6/in_2

End 

Net : this_ppu.N_1195_0_1
T_14_12_wire_logic_cluster/lc_6/out
T_15_12_lc_trk_g1_6
T_15_12_wire_logic_cluster/lc_2/in_3

T_14_12_wire_logic_cluster/lc_6/out
T_15_12_lc_trk_g0_6
T_15_12_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_sprites_address_qZ0Z_0
T_17_16_wire_logic_cluster/lc_0/out
T_18_13_sp4_v_t_41
T_19_13_sp4_h_l_9
T_21_13_lc_trk_g3_4
T_21_13_wire_logic_cluster/lc_0/in_1

T_17_16_wire_logic_cluster/lc_0/out
T_18_13_sp4_v_t_41
T_19_13_sp4_h_l_9
T_23_13_sp4_h_l_9
T_26_13_sp4_v_t_44
T_26_17_sp4_v_t_44
T_26_21_sp4_v_t_44
T_25_22_lc_trk_g3_4
T_25_22_input0_7
T_25_22_wire_bram/ram/WADDR_0

T_17_16_wire_logic_cluster/lc_0/out
T_18_13_sp4_v_t_41
T_19_13_sp4_h_l_9
T_23_13_sp4_h_l_9
T_26_9_sp4_v_t_44
T_26_5_sp4_v_t_44
T_26_1_sp4_v_t_44
T_25_4_lc_trk_g3_4
T_25_4_input0_7
T_25_4_wire_bram/ram/WADDR_0

T_17_16_wire_logic_cluster/lc_0/out
T_18_13_sp4_v_t_41
T_19_13_sp4_h_l_9
T_23_13_sp4_h_l_9
T_26_9_sp4_v_t_44
T_26_5_sp4_v_t_44
T_26_1_sp4_v_t_44
T_25_2_lc_trk_g3_4
T_25_2_input0_7
T_25_2_wire_bram/ram/WADDR_0

T_17_16_wire_logic_cluster/lc_0/out
T_18_13_sp4_v_t_41
T_19_13_sp4_h_l_9
T_23_13_sp4_h_l_9
T_26_13_sp4_v_t_44
T_26_17_sp4_v_t_44
T_25_18_lc_trk_g3_4
T_25_18_input0_7
T_25_18_wire_bram/ram/WADDR_0

T_17_16_wire_logic_cluster/lc_0/out
T_18_13_sp4_v_t_41
T_19_13_sp4_h_l_9
T_23_13_sp4_h_l_9
T_26_13_sp4_v_t_44
T_26_17_sp4_v_t_44
T_25_20_lc_trk_g3_4
T_25_20_input0_7
T_25_20_wire_bram/ram/WADDR_0

T_17_16_wire_logic_cluster/lc_0/out
T_18_13_sp4_v_t_41
T_19_13_sp4_h_l_9
T_23_13_sp4_h_l_9
T_26_9_sp4_v_t_44
T_26_5_sp4_v_t_44
T_25_8_lc_trk_g3_4
T_25_8_input0_7
T_25_8_wire_bram/ram/WADDR_0

T_17_16_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_45
T_14_14_sp4_h_l_8
T_10_14_sp4_h_l_4
T_9_10_sp4_v_t_44
T_9_6_sp4_v_t_37
T_8_8_lc_trk_g1_0
T_8_8_input0_7
T_8_8_wire_bram/ram/WADDR_0

T_17_16_wire_logic_cluster/lc_0/out
T_18_13_sp4_v_t_41
T_19_13_sp4_h_l_9
T_23_13_sp4_h_l_9
T_26_9_sp4_v_t_44
T_26_5_sp4_v_t_44
T_25_6_lc_trk_g3_4
T_25_6_input0_7
T_25_6_wire_bram/ram/WADDR_0

T_17_16_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_45
T_14_14_sp4_h_l_8
T_10_14_sp4_h_l_4
T_9_10_sp4_v_t_44
T_6_10_sp4_h_l_9
T_8_10_lc_trk_g3_4
T_8_10_input0_7
T_8_10_wire_bram/ram/WADDR_0

T_17_16_wire_logic_cluster/lc_0/out
T_18_13_sp4_v_t_41
T_19_13_sp4_h_l_9
T_23_13_sp4_h_l_9
T_26_13_sp4_v_t_44
T_25_16_lc_trk_g3_4
T_25_16_input0_7
T_25_16_wire_bram/ram/WADDR_0

T_17_16_wire_logic_cluster/lc_0/out
T_18_13_sp4_v_t_41
T_19_13_sp4_h_l_9
T_23_13_sp4_h_l_9
T_26_13_sp4_v_t_44
T_25_14_lc_trk_g3_4
T_25_14_input0_7
T_25_14_wire_bram/ram/WADDR_0

T_17_16_wire_logic_cluster/lc_0/out
T_18_13_sp4_v_t_41
T_19_13_sp4_h_l_9
T_23_13_sp4_h_l_9
T_26_9_sp4_v_t_44
T_25_12_lc_trk_g3_4
T_25_12_input0_7
T_25_12_wire_bram/ram/WADDR_0

T_17_16_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_45
T_14_14_sp4_h_l_8
T_10_14_sp4_h_l_4
T_9_10_sp4_v_t_44
T_8_12_lc_trk_g2_1
T_8_12_input0_7
T_8_12_wire_bram/ram/WADDR_0

T_17_16_wire_logic_cluster/lc_0/out
T_18_13_sp4_v_t_41
T_19_13_sp4_h_l_9
T_23_13_sp4_h_l_9
T_26_9_sp4_v_t_44
T_25_10_lc_trk_g3_4
T_25_10_input0_7
T_25_10_wire_bram/ram/WADDR_0

T_17_16_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_45
T_14_14_sp4_h_l_8
T_10_14_sp4_h_l_4
T_6_14_sp4_h_l_7
T_8_14_lc_trk_g3_2
T_8_14_input0_7
T_8_14_wire_bram/ram/WADDR_0

T_17_16_wire_logic_cluster/lc_0/out
T_18_16_lc_trk_g1_0
T_18_16_wire_logic_cluster/lc_7/in_0

T_17_16_wire_logic_cluster/lc_0/out
T_16_16_sp4_h_l_8
T_12_16_sp4_h_l_11
T_8_16_sp4_h_l_7
T_8_16_lc_trk_g1_2
T_8_16_input0_7
T_8_16_wire_bram/ram/WADDR_0

End 

Net : un1_M_this_external_address_q_cry_4
T_28_21_wire_logic_cluster/lc_4/cout
T_28_21_wire_logic_cluster/lc_5/in_3

Net : this_vga_ramdac.N_24_mux
T_9_8_wire_logic_cluster/lc_1/out
T_9_5_sp12_v_t_22
T_9_14_lc_trk_g3_6
T_9_14_wire_logic_cluster/lc_1/in_0

End 

Net : M_this_data_count_qZ0Z_1
T_17_14_wire_logic_cluster/lc_6/out
T_17_14_lc_trk_g2_6
T_17_14_wire_logic_cluster/lc_3/in_1

T_17_14_wire_logic_cluster/lc_6/out
T_18_15_lc_trk_g3_6
T_18_15_input_2_1
T_18_15_wire_logic_cluster/lc_1/in_2

T_17_14_wire_logic_cluster/lc_6/out
T_17_14_lc_trk_g2_6
T_17_14_wire_logic_cluster/lc_6/in_0

End 

Net : this_ppu.N_1195_0_cascade_
T_15_12_wire_logic_cluster/lc_2/ltout
T_15_12_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_data_count_qZ0Z_3
T_18_13_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g0_5
T_17_14_input_2_3
T_17_14_wire_logic_cluster/lc_3/in_2

T_18_13_wire_logic_cluster/lc_5/out
T_19_11_sp4_v_t_38
T_16_15_sp4_h_l_8
T_18_15_lc_trk_g2_5
T_18_15_input_2_3
T_18_15_wire_logic_cluster/lc_3/in_2

T_18_13_wire_logic_cluster/lc_5/out
T_18_13_lc_trk_g1_5
T_18_13_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_ramdac.m6
T_9_9_wire_logic_cluster/lc_0/out
T_9_5_sp12_v_t_23
T_9_15_lc_trk_g2_4
T_9_15_wire_logic_cluster/lc_5/in_1

End 

Net : this_vga_signals.N_85_cascade_
T_15_15_wire_logic_cluster/lc_0/ltout
T_15_15_wire_logic_cluster/lc_1/in_2

End 

Net : N_813
T_20_16_wire_logic_cluster/lc_7/out
T_21_15_sp4_v_t_47
T_21_11_sp4_v_t_47
T_21_12_lc_trk_g3_7
T_21_12_wire_logic_cluster/lc_1/in_1

T_20_16_wire_logic_cluster/lc_7/out
T_20_14_sp4_v_t_43
T_21_14_sp4_h_l_6
T_20_14_lc_trk_g0_6
T_20_14_wire_logic_cluster/lc_2/in_0

T_20_16_wire_logic_cluster/lc_7/out
T_20_11_sp12_v_t_22
T_20_13_lc_trk_g3_5
T_20_13_wire_logic_cluster/lc_2/in_0

T_20_16_wire_logic_cluster/lc_7/out
T_21_16_lc_trk_g0_7
T_21_16_wire_logic_cluster/lc_6/in_1

T_20_16_wire_logic_cluster/lc_7/out
T_20_14_sp4_v_t_43
T_21_14_sp4_h_l_6
T_22_14_lc_trk_g3_6
T_22_14_wire_logic_cluster/lc_2/in_1

T_20_16_wire_logic_cluster/lc_7/out
T_20_16_lc_trk_g1_7
T_20_16_wire_logic_cluster/lc_1/in_3

End 

Net : M_this_data_count_q_cry_10
T_18_16_wire_logic_cluster/lc_2/cout
T_18_16_wire_logic_cluster/lc_3/in_3

Net : this_ppu.M_count_qZ0Z_5
T_15_13_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g3_2
T_15_13_wire_logic_cluster/lc_5/in_0

T_15_13_wire_logic_cluster/lc_2/out
T_14_13_lc_trk_g2_2
T_14_13_wire_logic_cluster/lc_5/in_1

T_15_13_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g3_2
T_15_13_wire_logic_cluster/lc_2/in_3

End 

Net : M_this_data_count_q_cry_10_THRU_CO
T_18_16_wire_logic_cluster/lc_3/out
T_18_12_sp4_v_t_43
T_18_14_lc_trk_g2_6
T_18_14_wire_logic_cluster/lc_4/in_0

End 

Net : GB_BUFFER_M_this_reset_cond_out_g_0_THRU_CO
T_16_32_wire_logic_cluster/lc_3/out
T_16_33_lc_trk_g0_3
T_16_33_wire_gbuf/in

End 

Net : this_ppu.M_count_d_1_sqmuxa_1_i_a2_4_cascade_
T_15_13_wire_logic_cluster/lc_5/ltout
T_15_13_wire_logic_cluster/lc_6/in_2

End 

Net : N_515_g
T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_14_wire_logic_cluster/lc_5/s_r

End 

Net : this_ppu.M_count_qZ0Z_4
T_15_13_wire_logic_cluster/lc_3/out
T_15_13_lc_trk_g3_3
T_15_13_wire_logic_cluster/lc_5/in_1

T_15_13_wire_logic_cluster/lc_3/out
T_14_13_lc_trk_g2_3
T_14_13_wire_logic_cluster/lc_4/in_1

T_15_13_wire_logic_cluster/lc_3/out
T_15_13_lc_trk_g2_3
T_15_13_input_2_3
T_15_13_wire_logic_cluster/lc_3/in_2

End 

Net : un1_M_this_external_address_q_cry_3
T_28_21_wire_logic_cluster/lc_3/cout
T_28_21_wire_logic_cluster/lc_4/in_3

Net : M_this_data_count_qZ0Z_0
T_17_14_wire_logic_cluster/lc_4/out
T_17_14_lc_trk_g2_4
T_17_14_wire_logic_cluster/lc_3/in_3

T_17_14_wire_logic_cluster/lc_4/out
T_18_15_lc_trk_g3_4
T_18_15_wire_logic_cluster/lc_0/in_1

T_17_14_wire_logic_cluster/lc_4/out
T_17_14_lc_trk_g2_4
T_17_14_wire_logic_cluster/lc_4/in_0

End 

Net : M_this_data_count_qZ0Z_6
T_17_15_wire_logic_cluster/lc_6/out
T_17_15_lc_trk_g2_6
T_17_15_wire_logic_cluster/lc_1/in_3

T_17_15_wire_logic_cluster/lc_6/out
T_18_15_lc_trk_g1_6
T_18_15_wire_logic_cluster/lc_6/in_1

End 

Net : this_ppu.M_this_state_q_srsts_i_a2_6Z0Z_8
T_17_15_wire_logic_cluster/lc_1/out
T_17_15_lc_trk_g2_1
T_17_15_wire_logic_cluster/lc_4/in_3

End 

Net : this_ppu.M_count_qZ0Z_6
T_15_13_wire_logic_cluster/lc_4/out
T_15_13_lc_trk_g3_4
T_15_13_input_2_5
T_15_13_wire_logic_cluster/lc_5/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_14_13_lc_trk_g3_4
T_14_13_wire_logic_cluster/lc_6/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_15_13_lc_trk_g3_4
T_15_13_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_2
T_15_9_wire_logic_cluster/lc_2/cout
T_15_9_wire_logic_cluster/lc_3/in_3

Net : M_this_data_count_qZ0Z_7
T_17_15_wire_logic_cluster/lc_7/out
T_17_15_lc_trk_g1_7
T_17_15_wire_logic_cluster/lc_1/in_1

T_17_15_wire_logic_cluster/lc_7/out
T_16_15_sp4_h_l_6
T_18_15_lc_trk_g2_3
T_18_15_input_2_7
T_18_15_wire_logic_cluster/lc_7/in_2

T_17_15_wire_logic_cluster/lc_7/out
T_17_15_lc_trk_g1_7
T_17_15_wire_logic_cluster/lc_7/in_3

End 

Net : this_ppu.M_count_qZ0Z_2
T_15_12_wire_logic_cluster/lc_3/out
T_15_13_lc_trk_g1_3
T_15_13_wire_logic_cluster/lc_5/in_3

T_15_12_wire_logic_cluster/lc_3/out
T_14_13_lc_trk_g1_3
T_14_13_input_2_2
T_14_13_wire_logic_cluster/lc_2/in_2

T_15_12_wire_logic_cluster/lc_3/out
T_15_12_lc_trk_g0_3
T_15_12_wire_logic_cluster/lc_3/in_0

End 

Net : this_vga_signals.M_this_state_q_srsts_0_0_a2_1_0
T_17_17_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g3_1
T_17_17_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.N_97
T_16_15_wire_logic_cluster/lc_2/out
T_14_15_sp4_h_l_1
T_17_15_sp4_v_t_36
T_17_17_lc_trk_g2_1
T_17_17_wire_logic_cluster/lc_1/in_0

T_16_15_wire_logic_cluster/lc_2/out
T_17_16_lc_trk_g2_2
T_17_16_wire_logic_cluster/lc_5/in_1

End 

Net : this_ppu.N_144
T_18_21_wire_logic_cluster/lc_1/out
T_18_10_sp12_v_t_22
T_18_9_sp4_v_t_46
T_18_10_lc_trk_g3_6
T_18_10_wire_logic_cluster/lc_6/in_1

End 

Net : this_vga_ramdac.m16
T_9_7_wire_logic_cluster/lc_3/out
T_9_0_span12_vert_18
T_9_10_sp12_v_t_22
T_9_15_lc_trk_g2_6
T_9_15_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_signals.N_83
T_16_14_wire_logic_cluster/lc_3/out
T_17_14_sp4_h_l_6
T_16_14_sp4_v_t_37
T_15_16_lc_trk_g1_0
T_15_16_wire_logic_cluster/lc_5/in_0

T_16_14_wire_logic_cluster/lc_3/out
T_16_13_sp12_v_t_22
T_16_16_lc_trk_g2_2
T_16_16_wire_logic_cluster/lc_2/in_0

T_16_14_wire_logic_cluster/lc_3/out
T_16_13_sp12_v_t_22
T_16_16_lc_trk_g2_2
T_16_16_wire_logic_cluster/lc_4/in_0

T_16_14_wire_logic_cluster/lc_3/out
T_17_14_sp4_h_l_6
T_19_14_lc_trk_g3_3
T_19_14_input_2_0
T_19_14_wire_logic_cluster/lc_0/in_2

T_16_14_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g0_3
T_16_15_wire_logic_cluster/lc_5/in_0

T_16_14_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g0_3
T_16_15_wire_logic_cluster/lc_0/in_1

T_16_14_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g1_3
T_15_15_wire_logic_cluster/lc_1/in_1

End 

Net : un1_M_this_external_address_q_cry_2
T_28_21_wire_logic_cluster/lc_2/cout
T_28_21_wire_logic_cluster/lc_3/in_3

Net : this_vga_signals.un1_M_vcounter_q_cry_1
T_15_9_wire_logic_cluster/lc_1/cout
T_15_9_wire_logic_cluster/lc_2/in_3

Net : this_vga_signals.N_219
T_9_9_wire_logic_cluster/lc_1/out
T_9_8_lc_trk_g0_1
T_9_8_input_2_5
T_9_8_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_sprites_address_qc_9_0
T_21_16_wire_logic_cluster/lc_6/out
T_21_15_lc_trk_g1_6
T_21_15_wire_logic_cluster/lc_5/in_0

End 

Net : M_this_sprites_address_qZ0Z_12
T_21_15_wire_logic_cluster/lc_0/out
T_18_15_sp12_h_l_0
T_6_15_sp12_h_l_0
T_16_15_lc_trk_g1_7
T_16_15_wire_logic_cluster/lc_7/in_1

T_21_15_wire_logic_cluster/lc_0/out
T_18_15_sp12_h_l_0
T_6_15_sp12_h_l_0
T_16_15_lc_trk_g1_7
T_16_15_wire_logic_cluster/lc_3/in_1

T_21_15_wire_logic_cluster/lc_0/out
T_21_12_sp4_v_t_40
T_18_12_sp4_h_l_5
T_18_12_lc_trk_g1_0
T_18_12_wire_logic_cluster/lc_5/in_0

T_21_15_wire_logic_cluster/lc_0/out
T_22_11_sp4_v_t_36
T_21_12_lc_trk_g2_4
T_21_12_wire_logic_cluster/lc_2/in_0

T_21_15_wire_logic_cluster/lc_0/out
T_21_15_sp4_h_l_5
T_24_11_sp4_v_t_40
T_24_12_lc_trk_g3_0
T_24_12_wire_logic_cluster/lc_3/in_0

T_21_15_wire_logic_cluster/lc_0/out
T_21_15_sp4_h_l_5
T_24_11_sp4_v_t_40
T_24_13_lc_trk_g3_5
T_24_13_wire_logic_cluster/lc_3/in_1

T_21_15_wire_logic_cluster/lc_0/out
T_18_15_sp12_h_l_0
T_24_15_lc_trk_g1_7
T_24_15_wire_logic_cluster/lc_3/in_1

T_21_15_wire_logic_cluster/lc_0/out
T_21_15_sp4_h_l_5
T_24_15_sp4_v_t_40
T_24_17_lc_trk_g3_5
T_24_17_wire_logic_cluster/lc_3/in_1

T_21_15_wire_logic_cluster/lc_0/out
T_21_14_lc_trk_g1_0
T_21_14_wire_logic_cluster/lc_4/in_1

T_21_15_wire_logic_cluster/lc_0/out
T_21_16_lc_trk_g0_0
T_21_16_wire_logic_cluster/lc_3/in_1

End 

Net : M_this_data_count_q_cry_8_THRU_CO
T_18_16_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_43
T_18_14_lc_trk_g3_3
T_18_14_wire_logic_cluster/lc_2/in_0

End 

Net : M_this_data_count_q_cry_8
T_18_16_wire_logic_cluster/lc_0/cout
T_18_16_wire_logic_cluster/lc_1/in_3

Net : un1_M_this_external_address_q_cry_1
T_28_21_wire_logic_cluster/lc_1/cout
T_28_21_wire_logic_cluster/lc_2/in_3

Net : M_this_sprites_address_qZ0Z_13
T_21_14_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_42
T_18_13_sp4_h_l_7
T_17_13_sp4_v_t_42
T_16_15_lc_trk_g0_7
T_16_15_input_2_7
T_16_15_wire_logic_cluster/lc_7/in_2

T_21_14_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_42
T_18_13_sp4_h_l_7
T_17_13_sp4_v_t_42
T_16_15_lc_trk_g0_7
T_16_15_input_2_3
T_16_15_wire_logic_cluster/lc_3/in_2

T_21_14_wire_logic_cluster/lc_5/out
T_22_12_sp4_v_t_38
T_19_12_sp4_h_l_9
T_18_12_lc_trk_g0_1
T_18_12_input_2_5
T_18_12_wire_logic_cluster/lc_5/in_2

T_21_14_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_42
T_22_13_sp4_h_l_7
T_25_13_sp4_v_t_37
T_24_15_lc_trk_g1_0
T_24_15_input_2_3
T_24_15_wire_logic_cluster/lc_3/in_2

T_21_14_wire_logic_cluster/lc_5/out
T_21_10_sp4_v_t_47
T_21_12_lc_trk_g2_2
T_21_12_input_2_2
T_21_12_wire_logic_cluster/lc_2/in_2

T_21_14_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_42
T_22_13_sp4_h_l_7
T_24_13_lc_trk_g3_2
T_24_13_input_2_3
T_24_13_wire_logic_cluster/lc_3/in_2

T_21_14_wire_logic_cluster/lc_5/out
T_22_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_24_12_lc_trk_g2_3
T_24_12_input_2_3
T_24_12_wire_logic_cluster/lc_3/in_2

T_21_14_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_42
T_22_13_sp4_h_l_7
T_25_13_sp4_v_t_37
T_24_17_lc_trk_g1_0
T_24_17_input_2_3
T_24_17_wire_logic_cluster/lc_3/in_2

T_21_14_wire_logic_cluster/lc_5/out
T_20_14_lc_trk_g2_5
T_20_14_wire_logic_cluster/lc_2/in_3

T_21_14_wire_logic_cluster/lc_5/out
T_21_14_lc_trk_g2_5
T_21_14_wire_logic_cluster/lc_5/in_0

End 

Net : N_775_0
T_20_17_wire_logic_cluster/lc_1/out
T_20_14_sp4_v_t_42
T_17_14_sp4_h_l_7
T_17_14_lc_trk_g0_2
T_17_14_wire_logic_cluster/lc_1/in_3

T_20_17_wire_logic_cluster/lc_1/out
T_20_14_sp4_v_t_42
T_17_14_sp4_h_l_7
T_19_14_lc_trk_g3_2
T_19_14_wire_logic_cluster/lc_6/in_1

T_20_17_wire_logic_cluster/lc_1/out
T_16_17_sp12_h_l_1
T_16_17_lc_trk_g1_2
T_16_17_input_2_7
T_16_17_wire_logic_cluster/lc_7/in_2

T_20_17_wire_logic_cluster/lc_1/out
T_21_15_sp4_v_t_46
T_18_15_sp4_h_l_11
T_19_15_lc_trk_g3_3
T_19_15_wire_logic_cluster/lc_3/in_1

T_20_17_wire_logic_cluster/lc_1/out
T_20_14_sp4_v_t_42
T_17_14_sp4_h_l_7
T_16_14_lc_trk_g0_7
T_16_14_wire_logic_cluster/lc_5/in_0

T_20_17_wire_logic_cluster/lc_1/out
T_20_14_sp4_v_t_42
T_17_14_sp4_h_l_7
T_19_14_lc_trk_g3_2
T_19_14_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.N_94_0
T_19_14_wire_logic_cluster/lc_6/out
T_19_13_sp4_v_t_44
T_16_13_sp4_h_l_9
T_16_13_lc_trk_g1_4
T_16_13_input_2_1
T_16_13_wire_logic_cluster/lc_1/in_2

End 

Net : M_this_data_count_q_cry_11_THRU_CO
T_18_16_wire_logic_cluster/lc_4/out
T_17_15_lc_trk_g2_4
T_17_15_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_data_count_q_cry_11
T_18_16_wire_logic_cluster/lc_3/cout
T_18_16_wire_logic_cluster/lc_4/in_3

Net : M_this_sprites_address_qZ0Z_1
T_23_13_wire_logic_cluster/lc_7/out
T_22_13_sp4_h_l_6
T_21_13_lc_trk_g0_6
T_21_13_wire_logic_cluster/lc_1/in_1

T_23_13_wire_logic_cluster/lc_7/out
T_23_12_sp4_v_t_46
T_23_15_lc_trk_g1_6
T_23_15_wire_logic_cluster/lc_5/in_0

T_23_13_wire_logic_cluster/lc_7/out
T_21_13_sp12_h_l_1
T_9_13_sp12_h_l_1
T_8_13_sp12_v_t_22
T_8_14_lc_trk_g2_6
T_8_14_input0_6
T_8_14_wire_bram/ram/WADDR_1

T_23_13_wire_logic_cluster/lc_7/out
T_21_13_sp12_h_l_1
T_9_13_sp12_h_l_1
T_8_1_sp12_v_t_22
T_8_12_lc_trk_g2_2
T_8_12_input0_6
T_8_12_wire_bram/ram/WADDR_1

T_23_13_wire_logic_cluster/lc_7/out
T_21_13_sp12_h_l_1
T_9_13_sp12_h_l_1
T_8_13_sp12_v_t_22
T_8_16_lc_trk_g2_2
T_8_16_input0_6
T_8_16_wire_bram/ram/WADDR_1

T_23_13_wire_logic_cluster/lc_7/out
T_21_13_sp12_h_l_1
T_9_13_sp12_h_l_1
T_8_1_sp12_v_t_22
T_8_10_lc_trk_g2_6
T_8_10_input0_6
T_8_10_wire_bram/ram/WADDR_1

T_23_13_wire_logic_cluster/lc_7/out
T_21_13_sp12_h_l_1
T_9_13_sp12_h_l_1
T_8_1_sp12_v_t_22
T_8_8_lc_trk_g2_2
T_8_8_input0_6
T_8_8_wire_bram/ram/WADDR_1

T_23_13_wire_logic_cluster/lc_7/out
T_22_13_sp4_h_l_6
T_25_13_sp4_v_t_46
T_25_17_sp4_v_t_39
T_25_21_sp4_v_t_40
T_25_22_lc_trk_g2_0
T_25_22_input0_6
T_25_22_wire_bram/ram/WADDR_1

T_23_13_wire_logic_cluster/lc_7/out
T_22_13_sp4_h_l_6
T_25_9_sp4_v_t_43
T_25_5_sp4_v_t_43
T_25_1_sp4_v_t_43
T_25_4_lc_trk_g1_3
T_25_4_input0_6
T_25_4_wire_bram/ram/WADDR_1

T_23_13_wire_logic_cluster/lc_7/out
T_22_13_sp4_h_l_6
T_25_9_sp4_v_t_43
T_25_5_sp4_v_t_43
T_25_1_sp4_v_t_44
T_25_2_lc_trk_g2_4
T_25_2_input0_6
T_25_2_wire_bram/ram/WADDR_1

T_23_13_wire_logic_cluster/lc_7/out
T_22_13_sp4_h_l_6
T_25_13_sp4_v_t_46
T_25_17_sp4_v_t_39
T_25_18_lc_trk_g3_7
T_25_18_input0_6
T_25_18_wire_bram/ram/WADDR_1

T_23_13_wire_logic_cluster/lc_7/out
T_22_13_sp4_h_l_6
T_25_13_sp4_v_t_46
T_25_17_sp4_v_t_39
T_25_20_lc_trk_g1_7
T_25_20_input0_6
T_25_20_wire_bram/ram/WADDR_1

T_23_13_wire_logic_cluster/lc_7/out
T_22_13_sp4_h_l_6
T_25_9_sp4_v_t_43
T_25_5_sp4_v_t_43
T_25_8_lc_trk_g1_3
T_25_8_input0_6
T_25_8_wire_bram/ram/WADDR_1

T_23_13_wire_logic_cluster/lc_7/out
T_22_13_sp4_h_l_6
T_25_9_sp4_v_t_43
T_25_5_sp4_v_t_43
T_25_6_lc_trk_g3_3
T_25_6_input0_6
T_25_6_wire_bram/ram/WADDR_1

T_23_13_wire_logic_cluster/lc_7/out
T_22_13_lc_trk_g2_7
T_22_13_input_2_7
T_22_13_wire_logic_cluster/lc_7/in_2

T_23_13_wire_logic_cluster/lc_7/out
T_22_13_sp4_h_l_6
T_25_13_sp4_v_t_46
T_25_14_lc_trk_g2_6
T_25_14_input0_6
T_25_14_wire_bram/ram/WADDR_1

T_23_13_wire_logic_cluster/lc_7/out
T_22_13_sp4_h_l_6
T_25_13_sp4_v_t_46
T_25_16_lc_trk_g0_6
T_25_16_input0_6
T_25_16_wire_bram/ram/WADDR_1

T_23_13_wire_logic_cluster/lc_7/out
T_22_13_sp4_h_l_6
T_25_9_sp4_v_t_43
T_25_10_lc_trk_g3_3
T_25_10_input0_6
T_25_10_wire_bram/ram/WADDR_1

T_23_13_wire_logic_cluster/lc_7/out
T_23_12_sp4_v_t_46
T_24_12_sp4_h_l_11
T_25_12_lc_trk_g3_3
T_25_12_input0_6
T_25_12_wire_bram/ram/WADDR_1

End 

Net : M_this_sprites_address_qc_11_0_cascade_
T_22_14_wire_logic_cluster/lc_2/ltout
T_22_14_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_0
T_15_9_wire_logic_cluster/lc_0/cout
T_15_9_wire_logic_cluster/lc_1/in_3

Net : this_ppu.M_count_qZ0Z_3
T_15_13_wire_logic_cluster/lc_7/out
T_15_13_lc_trk_g3_7
T_15_13_wire_logic_cluster/lc_6/in_0

T_15_13_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g2_7
T_14_13_input_2_3
T_14_13_wire_logic_cluster/lc_3/in_2

T_15_13_wire_logic_cluster/lc_7/out
T_14_13_sp4_h_l_6
T_15_13_lc_trk_g3_6
T_15_13_wire_logic_cluster/lc_7/in_0

End 

Net : this_ppu.M_count_qZ0Z_1
T_15_13_wire_logic_cluster/lc_1/out
T_15_13_lc_trk_g2_1
T_15_13_wire_logic_cluster/lc_6/in_1

T_15_13_wire_logic_cluster/lc_1/out
T_14_13_lc_trk_g3_1
T_14_13_wire_logic_cluster/lc_1/in_1

T_15_13_wire_logic_cluster/lc_1/out
T_15_13_lc_trk_g2_1
T_15_13_wire_logic_cluster/lc_1/in_0

End 

Net : un1_M_this_external_address_q_cry_0
T_28_21_wire_logic_cluster/lc_0/cout
T_28_21_wire_logic_cluster/lc_1/in_3

Net : N_686_i_cascade_
T_17_14_wire_logic_cluster/lc_5/ltout
T_17_14_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_data_count_q_cry_7_THRU_CO
T_18_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_36
T_18_14_lc_trk_g1_1
T_18_14_wire_logic_cluster/lc_7/in_1

End 

Net : bfn_18_16_0_
T_18_16_wire_logic_cluster/carry_in_mux/cout
T_18_16_wire_logic_cluster/lc_0/in_3

Net : M_this_ppu_oam_addr_2
T_17_20_wire_logic_cluster/lc_0/out
T_17_18_sp4_v_t_45
T_17_21_lc_trk_g0_5
T_17_21_wire_logic_cluster/lc_3/in_0

T_17_20_wire_logic_cluster/lc_0/out
T_14_20_sp12_h_l_0
T_25_20_sp12_v_t_23
T_25_25_lc_trk_g2_7
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2

T_17_20_wire_logic_cluster/lc_0/out
T_17_20_lc_trk_g3_0
T_17_20_wire_logic_cluster/lc_2/in_1

T_17_20_wire_logic_cluster/lc_0/out
T_14_20_sp12_h_l_0
T_25_20_sp12_v_t_23
T_25_25_lc_trk_g2_7
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2

T_17_20_wire_logic_cluster/lc_0/out
T_17_20_lc_trk_g0_0
T_17_20_input_2_0
T_17_20_wire_logic_cluster/lc_0/in_2

End 

Net : this_ppu.N_144_4
T_17_21_wire_logic_cluster/lc_3/out
T_18_21_lc_trk_g1_3
T_18_21_wire_logic_cluster/lc_1/in_1

T_17_21_wire_logic_cluster/lc_3/out
T_18_20_lc_trk_g3_3
T_18_20_wire_logic_cluster/lc_7/in_1

End 

Net : un1_M_this_oam_address_q_c4
T_20_21_wire_logic_cluster/lc_0/out
T_21_21_lc_trk_g0_0
T_21_21_wire_logic_cluster/lc_3/in_1

T_20_21_wire_logic_cluster/lc_0/out
T_19_21_lc_trk_g3_0
T_19_21_wire_logic_cluster/lc_6/in_3

End 

Net : un1_M_this_oam_address_q_c2
T_20_20_wire_logic_cluster/lc_4/out
T_20_21_lc_trk_g1_4
T_20_21_wire_logic_cluster/lc_0/in_3

T_20_20_wire_logic_cluster/lc_4/out
T_19_20_sp4_h_l_0
T_22_20_sp4_v_t_40
T_22_21_lc_trk_g2_0
T_22_21_wire_logic_cluster/lc_5/in_3

T_20_20_wire_logic_cluster/lc_4/out
T_21_21_lc_trk_g3_4
T_21_21_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.N_152_0_cascade_
T_16_14_wire_logic_cluster/lc_5/ltout
T_16_14_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_sprites_address_qZ0Z_5
T_24_14_wire_logic_cluster/lc_5/out
T_24_13_sp4_v_t_42
T_21_13_sp4_h_l_7
T_21_13_lc_trk_g0_2
T_21_13_wire_logic_cluster/lc_5/in_1

T_24_14_wire_logic_cluster/lc_5/out
T_16_14_sp12_h_l_1
T_4_14_sp12_h_l_1
T_10_14_sp4_h_l_6
T_9_10_sp4_v_t_43
T_9_6_sp4_v_t_39
T_8_8_lc_trk_g0_2
T_8_8_input0_2
T_8_8_wire_bram/ram/WADDR_5

T_24_14_wire_logic_cluster/lc_5/out
T_16_14_sp12_h_l_1
T_4_14_sp12_h_l_1
T_10_14_sp4_h_l_6
T_9_10_sp4_v_t_43
T_6_10_sp4_h_l_6
T_8_10_lc_trk_g3_3
T_8_10_input0_2
T_8_10_wire_bram/ram/WADDR_5

T_24_14_wire_logic_cluster/lc_5/out
T_16_14_sp12_h_l_1
T_4_14_sp12_h_l_1
T_10_14_sp4_h_l_6
T_9_14_sp4_v_t_43
T_8_16_lc_trk_g0_6
T_8_16_input0_2
T_8_16_wire_bram/ram/WADDR_5

T_24_14_wire_logic_cluster/lc_5/out
T_16_14_sp12_h_l_1
T_4_14_sp12_h_l_1
T_10_14_sp4_h_l_6
T_9_10_sp4_v_t_43
T_8_12_lc_trk_g0_6
T_8_12_input0_2
T_8_12_wire_bram/ram/WADDR_5

T_24_14_wire_logic_cluster/lc_5/out
T_25_13_sp4_v_t_43
T_25_9_sp4_v_t_44
T_25_5_sp4_v_t_44
T_25_1_sp4_v_t_37
T_25_4_lc_trk_g1_5
T_25_4_input0_2
T_25_4_wire_bram/ram/WADDR_5

T_24_14_wire_logic_cluster/lc_5/out
T_25_13_sp4_v_t_43
T_25_9_sp4_v_t_44
T_25_5_sp4_v_t_44
T_25_1_sp4_v_t_37
T_25_2_lc_trk_g3_5
T_25_2_input0_2
T_25_2_wire_bram/ram/WADDR_5

T_24_14_wire_logic_cluster/lc_5/out
T_23_14_lc_trk_g2_5
T_23_14_wire_logic_cluster/lc_3/in_0

T_24_14_wire_logic_cluster/lc_5/out
T_25_13_sp4_v_t_43
T_25_17_sp4_v_t_44
T_25_21_sp4_v_t_44
T_25_22_lc_trk_g2_4
T_25_22_input0_2
T_25_22_wire_bram/ram/WADDR_5

T_24_14_wire_logic_cluster/lc_5/out
T_25_13_sp4_v_t_43
T_25_9_sp4_v_t_44
T_25_5_sp4_v_t_44
T_25_8_lc_trk_g0_4
T_25_8_input0_2
T_25_8_wire_bram/ram/WADDR_5

T_24_14_wire_logic_cluster/lc_5/out
T_25_13_sp4_v_t_43
T_25_9_sp4_v_t_44
T_25_5_sp4_v_t_44
T_25_6_lc_trk_g2_4
T_25_6_input0_2
T_25_6_wire_bram/ram/WADDR_5

T_24_14_wire_logic_cluster/lc_5/out
T_16_14_sp12_h_l_1
T_4_14_sp12_h_l_1
T_8_14_lc_trk_g0_2
T_8_14_input0_2
T_8_14_wire_bram/ram/WADDR_5

T_24_14_wire_logic_cluster/lc_5/out
T_25_13_sp4_v_t_43
T_25_9_sp4_v_t_44
T_25_12_lc_trk_g0_4
T_25_12_input0_2
T_25_12_wire_bram/ram/WADDR_5

T_24_14_wire_logic_cluster/lc_5/out
T_25_13_sp4_v_t_43
T_25_17_sp4_v_t_44
T_25_18_lc_trk_g2_4
T_25_18_input0_2
T_25_18_wire_bram/ram/WADDR_5

T_24_14_wire_logic_cluster/lc_5/out
T_25_13_sp4_v_t_43
T_25_9_sp4_v_t_44
T_25_10_lc_trk_g2_4
T_25_10_input0_2
T_25_10_wire_bram/ram/WADDR_5

T_24_14_wire_logic_cluster/lc_5/out
T_25_13_sp4_v_t_43
T_25_17_sp4_v_t_44
T_25_20_lc_trk_g0_4
T_25_20_input0_2
T_25_20_wire_bram/ram/WADDR_5

T_24_14_wire_logic_cluster/lc_5/out
T_25_13_sp4_v_t_43
T_25_16_lc_trk_g1_3
T_25_16_input0_2
T_25_16_wire_bram/ram/WADDR_5

T_24_14_wire_logic_cluster/lc_5/out
T_25_14_lc_trk_g1_5
T_25_14_input0_2
T_25_14_wire_bram/ram/WADDR_5

End 

Net : M_this_sprites_address_qZ0Z_11
T_20_12_wire_logic_cluster/lc_6/out
T_19_12_sp12_h_l_0
T_26_12_sp4_h_l_9
T_25_12_sp4_v_t_44
T_24_13_lc_trk_g3_4
T_24_13_wire_logic_cluster/lc_3/in_0

T_20_12_wire_logic_cluster/lc_6/out
T_19_12_sp12_h_l_0
T_26_12_sp4_h_l_9
T_25_12_sp4_v_t_44
T_24_15_lc_trk_g3_4
T_24_15_wire_logic_cluster/lc_3/in_0

T_20_12_wire_logic_cluster/lc_6/out
T_20_11_sp4_v_t_44
T_17_15_sp4_h_l_9
T_16_15_lc_trk_g0_1
T_16_15_wire_logic_cluster/lc_7/in_0

T_20_12_wire_logic_cluster/lc_6/out
T_20_11_sp4_v_t_44
T_17_15_sp4_h_l_9
T_16_15_lc_trk_g0_1
T_16_15_wire_logic_cluster/lc_3/in_0

T_20_12_wire_logic_cluster/lc_6/out
T_19_12_sp12_h_l_0
T_26_12_sp4_h_l_9
T_25_12_sp4_v_t_44
T_25_16_sp4_v_t_37
T_24_17_lc_trk_g2_5
T_24_17_wire_logic_cluster/lc_3/in_0

T_20_12_wire_logic_cluster/lc_6/out
T_19_12_sp4_h_l_4
T_18_12_lc_trk_g0_4
T_18_12_wire_logic_cluster/lc_5/in_1

T_20_12_wire_logic_cluster/lc_6/out
T_21_12_lc_trk_g1_6
T_21_12_wire_logic_cluster/lc_2/in_1

T_20_12_wire_logic_cluster/lc_6/out
T_19_12_sp12_h_l_0
T_24_12_lc_trk_g0_4
T_24_12_wire_logic_cluster/lc_3/in_1

T_20_12_wire_logic_cluster/lc_6/out
T_21_11_sp4_v_t_45
T_21_14_lc_trk_g1_5
T_21_14_wire_logic_cluster/lc_3/in_1

T_20_12_wire_logic_cluster/lc_6/out
T_20_13_lc_trk_g1_6
T_20_13_wire_logic_cluster/lc_2/in_1

End 

Net : M_this_sprites_address_qZ0Z_4
T_23_13_wire_logic_cluster/lc_0/out
T_20_13_sp12_h_l_0
T_21_13_lc_trk_g1_4
T_21_13_wire_logic_cluster/lc_4/in_1

T_23_13_wire_logic_cluster/lc_0/out
T_20_13_sp12_h_l_0
T_27_13_sp4_h_l_9
T_26_9_sp4_v_t_39
T_26_13_sp4_v_t_39
T_26_17_sp4_v_t_39
T_26_21_sp4_v_t_39
T_25_22_lc_trk_g2_7
T_25_22_input0_3
T_25_22_wire_bram/ram/WADDR_4

T_23_13_wire_logic_cluster/lc_0/out
T_20_13_sp12_h_l_0
T_8_13_sp12_h_l_0
T_9_13_sp4_h_l_3
T_8_9_sp4_v_t_45
T_8_5_sp4_v_t_45
T_8_8_lc_trk_g0_5
T_8_8_input0_3
T_8_8_wire_bram/ram/WADDR_4

T_23_13_wire_logic_cluster/lc_0/out
T_20_13_sp12_h_l_0
T_27_13_sp4_h_l_9
T_26_9_sp4_v_t_39
T_26_13_sp4_v_t_39
T_26_17_sp4_v_t_39
T_25_18_lc_trk_g2_7
T_25_18_input0_3
T_25_18_wire_bram/ram/WADDR_4

T_23_13_wire_logic_cluster/lc_0/out
T_20_13_sp12_h_l_0
T_27_13_sp4_h_l_9
T_26_9_sp4_v_t_39
T_26_13_sp4_v_t_39
T_26_17_sp4_v_t_39
T_25_20_lc_trk_g2_7
T_25_20_input0_3
T_25_20_wire_bram/ram/WADDR_4

T_23_13_wire_logic_cluster/lc_0/out
T_20_13_sp12_h_l_0
T_27_13_sp4_h_l_9
T_26_9_sp4_v_t_39
T_26_5_sp4_v_t_40
T_26_1_sp4_v_t_40
T_25_4_lc_trk_g3_0
T_25_4_input0_3
T_25_4_wire_bram/ram/WADDR_4

T_23_13_wire_logic_cluster/lc_0/out
T_20_13_sp12_h_l_0
T_27_13_sp4_h_l_9
T_26_9_sp4_v_t_39
T_26_5_sp4_v_t_40
T_26_1_sp4_v_t_40
T_25_2_lc_trk_g3_0
T_25_2_input0_3
T_25_2_wire_bram/ram/WADDR_4

T_23_13_wire_logic_cluster/lc_0/out
T_20_13_sp12_h_l_0
T_8_13_sp12_h_l_0
T_9_13_sp4_h_l_3
T_8_13_sp4_v_t_38
T_8_14_lc_trk_g3_6
T_8_14_input0_3
T_8_14_wire_bram/ram/WADDR_4

T_23_13_wire_logic_cluster/lc_0/out
T_20_13_sp12_h_l_0
T_8_13_sp12_h_l_0
T_9_13_sp4_h_l_3
T_8_9_sp4_v_t_38
T_8_12_lc_trk_g1_6
T_8_12_input0_3
T_8_12_wire_bram/ram/WADDR_4

T_23_13_wire_logic_cluster/lc_0/out
T_20_13_sp12_h_l_0
T_8_13_sp12_h_l_0
T_9_13_sp4_h_l_3
T_8_13_sp4_v_t_38
T_8_16_lc_trk_g1_6
T_8_16_input0_3
T_8_16_wire_bram/ram/WADDR_4

T_23_13_wire_logic_cluster/lc_0/out
T_20_13_sp12_h_l_0
T_8_13_sp12_h_l_0
T_9_13_sp4_h_l_3
T_8_9_sp4_v_t_45
T_8_10_lc_trk_g2_5
T_8_10_input0_3
T_8_10_wire_bram/ram/WADDR_4

T_23_13_wire_logic_cluster/lc_0/out
T_20_13_sp12_h_l_0
T_27_13_sp4_h_l_9
T_26_9_sp4_v_t_39
T_26_13_sp4_v_t_39
T_25_16_lc_trk_g2_7
T_25_16_input0_3
T_25_16_wire_bram/ram/WADDR_4

T_23_13_wire_logic_cluster/lc_0/out
T_20_13_sp12_h_l_0
T_27_13_sp4_h_l_9
T_26_9_sp4_v_t_39
T_26_5_sp4_v_t_40
T_25_8_lc_trk_g3_0
T_25_8_input0_3
T_25_8_wire_bram/ram/WADDR_4

T_23_13_wire_logic_cluster/lc_0/out
T_20_13_sp12_h_l_0
T_27_13_sp4_h_l_9
T_26_9_sp4_v_t_39
T_26_5_sp4_v_t_40
T_25_6_lc_trk_g3_0
T_25_6_input0_3
T_25_6_wire_bram/ram/WADDR_4

T_23_13_wire_logic_cluster/lc_0/out
T_20_13_sp12_h_l_0
T_27_13_sp4_h_l_9
T_26_9_sp4_v_t_39
T_25_12_lc_trk_g2_7
T_25_12_input0_3
T_25_12_wire_bram/ram/WADDR_4

T_23_13_wire_logic_cluster/lc_0/out
T_22_13_lc_trk_g3_0
T_22_13_wire_logic_cluster/lc_5/in_0

T_23_13_wire_logic_cluster/lc_0/out
T_23_10_sp4_v_t_40
T_24_14_sp4_h_l_11
T_25_14_lc_trk_g2_3
T_25_14_input0_3
T_25_14_wire_bram/ram/WADDR_4

T_23_13_wire_logic_cluster/lc_0/out
T_23_10_sp4_v_t_40
T_24_10_sp4_h_l_10
T_25_10_lc_trk_g3_2
T_25_10_input0_3
T_25_10_wire_bram/ram/WADDR_4

End 

Net : M_this_data_count_q_s_10
T_18_16_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g3_2
T_17_15_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_data_count_q_cry_9
T_18_16_wire_logic_cluster/lc_1/cout
T_18_16_wire_logic_cluster/lc_2/in_3

Net : M_this_map_ram_read_data_5
T_8_28_wire_bram/ram/RDATA_5
T_9_24_sp4_v_t_40
T_10_24_sp4_h_l_10
T_14_24_sp4_h_l_1
T_17_20_sp4_v_t_36
T_18_20_sp4_h_l_6
T_20_20_lc_trk_g3_3
T_20_20_input_2_2
T_20_20_wire_logic_cluster/lc_2/in_2

End 

Net : N_773_0
T_20_14_wire_logic_cluster/lc_5/out
T_19_14_sp4_h_l_2
T_18_14_lc_trk_g1_2
T_18_14_input_2_5
T_18_14_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.M_this_state_q_srsts_i_i_0Z0Z_12
T_19_14_wire_logic_cluster/lc_7/out
T_19_14_lc_trk_g2_7
T_19_14_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.N_94_0_cascade_
T_19_14_wire_logic_cluster/lc_6/ltout
T_19_14_wire_logic_cluster/lc_7/in_2

End 

Net : M_this_data_count_qZ0Z_12
T_17_15_wire_logic_cluster/lc_5/out
T_17_15_lc_trk_g2_5
T_17_15_wire_logic_cluster/lc_3/in_0

T_17_15_wire_logic_cluster/lc_5/out
T_18_16_lc_trk_g2_5
T_18_16_wire_logic_cluster/lc_4/in_1

T_17_15_wire_logic_cluster/lc_5/out
T_17_15_lc_trk_g2_5
T_17_15_wire_logic_cluster/lc_5/in_0

End 

Net : this_ppu.M_this_state_q_srsts_i_a2_8Z0Z_8_cascade_
T_17_15_wire_logic_cluster/lc_3/ltout
T_17_15_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_ramdac.m19
T_9_7_wire_logic_cluster/lc_1/out
T_9_4_sp12_v_t_22
T_9_15_lc_trk_g2_2
T_9_15_wire_logic_cluster/lc_7/in_1

End 

Net : N_799
T_21_16_wire_logic_cluster/lc_0/out
T_20_16_sp4_h_l_8
T_23_12_sp4_v_t_45
T_22_14_lc_trk_g2_0
T_22_14_wire_logic_cluster/lc_3/in_1

End 

Net : M_this_data_count_qZ0Z_11
T_18_14_wire_logic_cluster/lc_4/out
T_17_15_lc_trk_g0_4
T_17_15_wire_logic_cluster/lc_3/in_1

T_18_14_wire_logic_cluster/lc_4/out
T_18_6_sp12_v_t_23
T_18_16_lc_trk_g3_4
T_18_16_input_2_3
T_18_16_wire_logic_cluster/lc_3/in_2

T_18_14_wire_logic_cluster/lc_4/out
T_18_14_lc_trk_g1_4
T_18_14_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.M_pcounter_qZ0Z_0
T_10_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_5
T_11_15_lc_trk_g3_5
T_11_15_wire_logic_cluster/lc_3/in_1

T_10_15_wire_logic_cluster/lc_0/out
T_9_14_lc_trk_g3_0
T_9_14_wire_logic_cluster/lc_6/in_1

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_lc_trk_g2_0
T_10_15_wire_logic_cluster/lc_1/in_3

End 

Net : M_this_data_count_qZ0Z_13
T_18_14_wire_logic_cluster/lc_5/out
T_17_15_lc_trk_g0_5
T_17_15_input_2_3
T_17_15_wire_logic_cluster/lc_3/in_2

T_18_14_wire_logic_cluster/lc_5/out
T_18_13_sp4_v_t_42
T_18_16_lc_trk_g0_2
T_18_16_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_map_ram_read_data_6
T_8_27_wire_bram/ram/RDATA_9
T_8_21_sp12_v_t_23
T_9_21_sp12_h_l_0
T_20_9_sp12_v_t_23
T_20_10_lc_trk_g3_7
T_20_10_input_2_2
T_20_10_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.M_pcounter_q_i_3_1
T_11_15_wire_logic_cluster/lc_5/out
T_11_14_sp4_v_t_42
T_8_14_sp4_h_l_7
T_9_14_lc_trk_g2_7
T_9_14_wire_logic_cluster/lc_5/in_0

T_11_15_wire_logic_cluster/lc_5/out
T_11_15_lc_trk_g0_5
T_11_15_wire_logic_cluster/lc_3/in_0

T_11_15_wire_logic_cluster/lc_5/out
T_10_15_lc_trk_g3_5
T_10_15_wire_logic_cluster/lc_0/in_0

T_11_15_wire_logic_cluster/lc_5/out
T_10_15_lc_trk_g3_5
T_10_15_wire_logic_cluster/lc_1/in_1

End 

Net : M_this_data_count_qZ0Z_10
T_17_15_wire_logic_cluster/lc_0/out
T_17_15_lc_trk_g2_0
T_17_15_wire_logic_cluster/lc_3/in_3

T_17_15_wire_logic_cluster/lc_0/out
T_18_16_lc_trk_g3_0
T_18_16_wire_logic_cluster/lc_2/in_1

End 

Net : M_this_data_count_q_cry_4
T_18_15_wire_logic_cluster/lc_4/cout
T_18_15_wire_logic_cluster/lc_5/in_3

Net : M_this_data_count_q_cry_4_THRU_CO
T_18_15_wire_logic_cluster/lc_5/out
T_18_13_sp4_v_t_39
T_15_13_sp4_h_l_8
T_17_13_lc_trk_g3_5
T_17_13_wire_logic_cluster/lc_5/in_1

End 

Net : this_vga_signals.M_this_sprites_address_q_3_amZ0Z_1
T_23_15_wire_logic_cluster/lc_5/out
T_24_11_sp4_v_t_46
T_23_13_lc_trk_g2_3
T_23_13_wire_logic_cluster/lc_7/in_0

End 

Net : N_795
T_20_13_wire_logic_cluster/lc_4/out
T_20_12_lc_trk_g0_4
T_20_12_input_2_4
T_20_12_wire_logic_cluster/lc_4/in_2

End 

Net : N_792
T_20_13_wire_logic_cluster/lc_1/out
T_20_12_lc_trk_g1_1
T_20_12_input_2_6
T_20_12_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_sprites_address_qZ0Z_2
T_22_14_wire_logic_cluster/lc_0/out
T_21_13_lc_trk_g3_0
T_21_13_wire_logic_cluster/lc_2/in_1

T_22_14_wire_logic_cluster/lc_0/out
T_19_14_sp12_h_l_0
T_7_14_sp12_h_l_0
T_10_14_sp4_h_l_5
T_9_10_sp4_v_t_40
T_9_6_sp4_v_t_45
T_8_8_lc_trk_g0_3
T_8_8_input0_5
T_8_8_wire_bram/ram/WADDR_2

T_22_14_wire_logic_cluster/lc_0/out
T_19_14_sp12_h_l_0
T_7_14_sp12_h_l_0
T_10_14_sp4_h_l_5
T_9_10_sp4_v_t_40
T_6_10_sp4_h_l_11
T_8_10_lc_trk_g3_6
T_8_10_input0_5
T_8_10_wire_bram/ram/WADDR_2

T_22_14_wire_logic_cluster/lc_0/out
T_23_14_sp4_h_l_0
T_26_10_sp4_v_t_37
T_23_10_sp4_h_l_6
T_26_6_sp4_v_t_43
T_23_6_sp4_h_l_6
T_26_2_sp4_v_t_37
T_25_4_lc_trk_g1_0
T_25_4_input0_5
T_25_4_wire_bram/ram/WADDR_2

T_22_14_wire_logic_cluster/lc_0/out
T_19_14_sp12_h_l_0
T_7_14_sp12_h_l_0
T_10_14_sp4_h_l_5
T_9_14_sp4_v_t_40
T_8_16_lc_trk_g0_5
T_8_16_input0_5
T_8_16_wire_bram/ram/WADDR_2

T_22_14_wire_logic_cluster/lc_0/out
T_19_14_sp12_h_l_0
T_7_14_sp12_h_l_0
T_10_14_sp4_h_l_5
T_9_10_sp4_v_t_40
T_8_12_lc_trk_g0_5
T_8_12_input0_5
T_8_12_wire_bram/ram/WADDR_2

T_22_14_wire_logic_cluster/lc_0/out
T_23_14_sp4_h_l_0
T_26_10_sp4_v_t_37
T_23_10_sp4_h_l_6
T_26_6_sp4_v_t_43
T_23_6_sp4_h_l_6
T_25_6_lc_trk_g2_3
T_25_6_input0_5
T_25_6_wire_bram/ram/WADDR_2

T_22_14_wire_logic_cluster/lc_0/out
T_23_14_sp4_h_l_0
T_26_10_sp4_v_t_37
T_23_10_sp4_h_l_6
T_26_6_sp4_v_t_43
T_25_8_lc_trk_g1_6
T_25_8_input0_5
T_25_8_wire_bram/ram/WADDR_2

T_22_14_wire_logic_cluster/lc_0/out
T_22_15_lc_trk_g0_0
T_22_15_wire_logic_cluster/lc_6/in_0

T_22_14_wire_logic_cluster/lc_0/out
T_23_14_sp4_h_l_0
T_26_14_sp4_v_t_37
T_26_18_sp4_v_t_45
T_25_20_lc_trk_g0_3
T_25_20_input0_5
T_25_20_wire_bram/ram/WADDR_2

T_22_14_wire_logic_cluster/lc_0/out
T_23_14_sp4_h_l_0
T_26_14_sp4_v_t_37
T_26_18_sp4_v_t_37
T_25_22_lc_trk_g1_0
T_25_22_input0_5
T_25_22_wire_bram/ram/WADDR_2

T_22_14_wire_logic_cluster/lc_0/out
T_19_14_sp12_h_l_0
T_7_14_sp12_h_l_0
T_8_14_lc_trk_g1_4
T_8_14_input0_5
T_8_14_wire_bram/ram/WADDR_2

T_22_14_wire_logic_cluster/lc_0/out
T_23_14_sp4_h_l_0
T_26_10_sp4_v_t_37
T_23_10_sp4_h_l_6
T_25_10_lc_trk_g2_3
T_25_10_input0_5
T_25_10_wire_bram/ram/WADDR_2

T_22_14_wire_logic_cluster/lc_0/out
T_22_2_sp12_v_t_23
T_23_2_sp12_h_l_0
T_25_2_lc_trk_g0_7
T_25_2_input0_5
T_25_2_wire_bram/ram/WADDR_2

T_22_14_wire_logic_cluster/lc_0/out
T_23_14_sp4_h_l_0
T_26_14_sp4_v_t_37
T_25_16_lc_trk_g1_0
T_25_16_input0_5
T_25_16_wire_bram/ram/WADDR_2

T_22_14_wire_logic_cluster/lc_0/out
T_23_14_sp4_h_l_0
T_26_10_sp4_v_t_37
T_25_12_lc_trk_g1_0
T_25_12_input0_5
T_25_12_wire_bram/ram/WADDR_2

T_22_14_wire_logic_cluster/lc_0/out
T_23_14_sp4_h_l_0
T_26_14_sp4_v_t_37
T_25_18_lc_trk_g1_0
T_25_18_input0_5
T_25_18_wire_bram/ram/WADDR_2

T_22_14_wire_logic_cluster/lc_0/out
T_23_14_sp4_h_l_0
T_25_14_lc_trk_g2_5
T_25_14_input0_5
T_25_14_wire_bram/ram/WADDR_2

End 

Net : N_595
T_23_14_wire_logic_cluster/lc_3/out
T_24_14_lc_trk_g0_3
T_24_14_input_2_5
T_24_14_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_oam_address_qZ0Z_0
T_21_21_wire_logic_cluster/lc_1/out
T_21_19_sp4_v_t_47
T_22_23_sp4_h_l_4
T_24_23_lc_trk_g2_1
T_24_23_wire_logic_cluster/lc_6/in_3

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_sp4_h_l_7
T_24_21_sp4_v_t_42
T_21_25_sp4_h_l_7
T_24_21_sp4_v_t_36
T_23_22_lc_trk_g2_4
T_23_22_wire_logic_cluster/lc_7/in_3

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_sp4_h_l_7
T_24_21_sp4_v_t_42
T_21_25_sp4_h_l_7
T_24_21_sp4_v_t_36
T_23_22_lc_trk_g2_4
T_23_22_wire_logic_cluster/lc_5/in_3

T_21_21_wire_logic_cluster/lc_1/out
T_21_19_sp4_v_t_47
T_22_23_sp4_h_l_4
T_22_23_lc_trk_g0_1
T_22_23_wire_logic_cluster/lc_2/in_1

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_sp4_h_l_7
T_24_21_sp4_v_t_42
T_21_25_sp4_h_l_7
T_22_25_lc_trk_g2_7
T_22_25_wire_logic_cluster/lc_0/in_3

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_sp4_h_l_7
T_24_21_sp4_v_t_42
T_21_25_sp4_h_l_7
T_22_25_lc_trk_g2_7
T_22_25_wire_logic_cluster/lc_2/in_3

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_sp4_h_l_7
T_24_21_sp4_v_t_37
T_24_22_lc_trk_g3_5
T_24_22_wire_logic_cluster/lc_4/in_0

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_sp4_h_l_7
T_24_21_sp4_v_t_42
T_21_25_sp4_h_l_7
T_24_21_sp4_v_t_36
T_24_25_lc_trk_g0_1
T_24_25_wire_logic_cluster/lc_7/in_0

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_sp4_h_l_7
T_24_21_sp4_v_t_42
T_21_25_sp4_h_l_7
T_24_21_sp4_v_t_36
T_24_25_lc_trk_g0_1
T_24_25_wire_logic_cluster/lc_1/in_0

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_sp4_h_l_7
T_24_21_sp4_v_t_42
T_23_25_lc_trk_g1_7
T_23_25_wire_logic_cluster/lc_2/in_0

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_sp4_h_l_7
T_24_21_sp4_v_t_37
T_23_23_lc_trk_g1_0
T_23_23_wire_logic_cluster/lc_7/in_0

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_sp4_h_l_7
T_24_21_sp4_v_t_37
T_23_23_lc_trk_g1_0
T_23_23_wire_logic_cluster/lc_1/in_0

T_21_21_wire_logic_cluster/lc_1/out
T_21_19_sp4_v_t_47
T_22_23_sp4_h_l_4
T_22_23_lc_trk_g0_1
T_22_23_wire_logic_cluster/lc_4/in_1

T_21_21_wire_logic_cluster/lc_1/out
T_21_19_sp4_v_t_47
T_22_23_sp4_h_l_4
T_22_23_lc_trk_g0_1
T_22_23_wire_logic_cluster/lc_7/in_0

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_sp4_h_l_7
T_24_17_sp4_v_t_42
T_24_20_lc_trk_g1_2
T_24_20_wire_logic_cluster/lc_2/in_3

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_sp4_h_l_7
T_24_21_sp4_v_t_37
T_23_24_lc_trk_g2_5
T_23_24_wire_logic_cluster/lc_2/in_3

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_sp4_h_l_7
T_24_21_sp4_v_t_37
T_23_23_lc_trk_g1_0
T_23_23_wire_logic_cluster/lc_2/in_3

T_21_21_wire_logic_cluster/lc_1/out
T_21_19_sp4_v_t_47
T_22_23_sp4_h_l_4
T_22_23_lc_trk_g0_1
T_22_23_wire_logic_cluster/lc_0/in_1

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_sp4_h_l_7
T_24_21_sp4_v_t_42
T_23_25_lc_trk_g1_7
T_23_25_wire_logic_cluster/lc_3/in_3

T_21_21_wire_logic_cluster/lc_1/out
T_20_20_lc_trk_g3_1
T_20_20_wire_logic_cluster/lc_4/in_0

T_21_21_wire_logic_cluster/lc_1/out
T_20_20_lc_trk_g3_1
T_20_20_input_2_6
T_20_20_wire_logic_cluster/lc_6/in_2

T_21_21_wire_logic_cluster/lc_1/out
T_20_20_lc_trk_g3_1
T_20_20_wire_logic_cluster/lc_7/in_1

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_sp4_h_l_7
T_24_21_sp4_v_t_42
T_23_25_lc_trk_g1_7
T_23_25_wire_logic_cluster/lc_6/in_0

T_21_21_wire_logic_cluster/lc_1/out
T_21_18_sp12_v_t_22
T_21_24_lc_trk_g2_5
T_21_24_wire_logic_cluster/lc_6/in_3

T_21_21_wire_logic_cluster/lc_1/out
T_21_22_lc_trk_g0_1
T_21_22_wire_logic_cluster/lc_2/in_1

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_sp4_h_l_7
T_24_17_sp4_v_t_42
T_24_20_lc_trk_g1_2
T_24_20_wire_logic_cluster/lc_6/in_3

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_sp4_h_l_7
T_24_21_sp4_v_t_42
T_24_24_lc_trk_g0_2
T_24_24_wire_logic_cluster/lc_3/in_3

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_sp4_h_l_7
T_24_21_sp4_v_t_42
T_24_24_lc_trk_g0_2
T_24_24_wire_logic_cluster/lc_5/in_3

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_sp4_h_l_7
T_24_21_sp4_v_t_37
T_23_23_lc_trk_g1_0
T_23_23_wire_logic_cluster/lc_6/in_3

T_21_21_wire_logic_cluster/lc_1/out
T_20_20_lc_trk_g3_1
T_20_20_wire_logic_cluster/lc_5/in_1

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_sp4_h_l_7
T_24_21_sp4_v_t_37
T_24_22_lc_trk_g3_5
T_24_22_wire_logic_cluster/lc_0/in_0

T_21_21_wire_logic_cluster/lc_1/out
T_21_19_sp4_v_t_47
T_22_23_sp4_h_l_4
T_24_23_lc_trk_g2_1
T_24_23_wire_logic_cluster/lc_3/in_0

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_sp4_h_l_7
T_24_21_sp4_v_t_42
T_24_25_lc_trk_g0_7
T_24_25_wire_logic_cluster/lc_0/in_3

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_sp4_h_l_7
T_24_21_sp4_v_t_42
T_24_25_lc_trk_g0_7
T_24_25_wire_logic_cluster/lc_2/in_3

T_21_21_wire_logic_cluster/lc_1/out
T_22_20_lc_trk_g3_1
T_22_20_wire_logic_cluster/lc_5/in_3

T_21_21_wire_logic_cluster/lc_1/out
T_21_19_sp4_v_t_47
T_22_23_sp4_h_l_4
T_24_23_lc_trk_g2_1
T_24_23_wire_logic_cluster/lc_4/in_3

T_21_21_wire_logic_cluster/lc_1/out
T_21_19_sp4_v_t_47
T_22_23_sp4_h_l_4
T_24_23_lc_trk_g2_1
T_24_23_wire_logic_cluster/lc_0/in_3

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_sp4_h_l_7
T_21_21_lc_trk_g0_2
T_21_21_wire_logic_cluster/lc_1/in_3

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_sp4_h_l_7
T_22_21_lc_trk_g2_7
T_22_21_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_ppu_oam_addr_1
T_17_20_wire_logic_cluster/lc_7/out
T_17_21_lc_trk_g1_7
T_17_21_wire_logic_cluster/lc_3/in_1

T_17_20_wire_logic_cluster/lc_7/out
T_15_20_sp12_h_l_1
T_26_20_sp12_v_t_22
T_26_23_sp4_v_t_42
T_25_25_lc_trk_g1_7
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1

T_17_20_wire_logic_cluster/lc_7/out
T_15_20_sp12_h_l_1
T_26_20_sp12_v_t_22
T_26_23_sp4_v_t_42
T_25_25_lc_trk_g1_7
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1

T_17_20_wire_logic_cluster/lc_7/out
T_17_20_lc_trk_g2_7
T_17_20_wire_logic_cluster/lc_2/in_3

T_17_20_wire_logic_cluster/lc_7/out
T_17_20_lc_trk_g2_7
T_17_20_wire_logic_cluster/lc_7/in_0

T_17_20_wire_logic_cluster/lc_7/out
T_17_20_lc_trk_g2_7
T_17_20_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu.M_oam_idx_qZ0Z_4
T_17_20_wire_logic_cluster/lc_6/out
T_17_21_lc_trk_g1_6
T_17_21_input_2_3
T_17_21_wire_logic_cluster/lc_3/in_2

T_17_20_wire_logic_cluster/lc_6/out
T_17_20_lc_trk_g3_6
T_17_20_wire_logic_cluster/lc_6/in_1

End 

Net : M_this_oam_address_qZ0Z_1
T_22_21_wire_logic_cluster/lc_0/out
T_23_19_sp4_v_t_44
T_24_23_sp4_h_l_3
T_24_23_lc_trk_g1_6
T_24_23_wire_logic_cluster/lc_6/in_1

T_22_21_wire_logic_cluster/lc_0/out
T_21_21_sp4_h_l_8
T_20_17_sp4_v_t_45
T_20_20_lc_trk_g1_5
T_20_20_input_2_4
T_20_20_wire_logic_cluster/lc_4/in_2

T_22_21_wire_logic_cluster/lc_0/out
T_21_21_sp4_h_l_8
T_20_17_sp4_v_t_45
T_20_20_lc_trk_g0_5
T_20_20_input_2_7
T_20_20_wire_logic_cluster/lc_7/in_2

T_22_21_wire_logic_cluster/lc_0/out
T_21_21_sp4_h_l_8
T_20_17_sp4_v_t_45
T_20_20_lc_trk_g0_5
T_20_20_wire_logic_cluster/lc_6/in_3

T_22_21_wire_logic_cluster/lc_0/out
T_21_21_sp4_h_l_8
T_20_17_sp4_v_t_45
T_20_20_lc_trk_g0_5
T_20_20_wire_logic_cluster/lc_5/in_0

T_22_21_wire_logic_cluster/lc_0/out
T_21_21_sp4_h_l_8
T_24_21_sp4_v_t_45
T_23_24_lc_trk_g3_5
T_23_24_wire_logic_cluster/lc_2/in_0

T_22_21_wire_logic_cluster/lc_0/out
T_21_21_sp4_h_l_8
T_24_17_sp4_v_t_45
T_24_20_lc_trk_g0_5
T_24_20_wire_logic_cluster/lc_2/in_1

T_22_21_wire_logic_cluster/lc_0/out
T_21_21_sp4_h_l_8
T_24_21_sp4_v_t_45
T_23_23_lc_trk_g0_3
T_23_23_wire_logic_cluster/lc_2/in_1

T_22_21_wire_logic_cluster/lc_0/out
T_22_21_sp4_h_l_5
T_21_21_sp4_v_t_40
T_21_24_lc_trk_g1_0
T_21_24_wire_logic_cluster/lc_6/in_1

T_22_21_wire_logic_cluster/lc_0/out
T_21_21_sp4_h_l_8
T_24_21_sp4_v_t_45
T_23_25_lc_trk_g2_0
T_23_25_wire_logic_cluster/lc_3/in_1

T_22_21_wire_logic_cluster/lc_0/out
T_21_21_sp4_h_l_8
T_24_21_sp4_v_t_45
T_23_25_lc_trk_g2_0
T_23_25_input_2_2
T_23_25_wire_logic_cluster/lc_2/in_2

T_22_21_wire_logic_cluster/lc_0/out
T_21_21_sp4_h_l_8
T_24_21_sp4_v_t_45
T_24_22_lc_trk_g2_5
T_24_22_wire_logic_cluster/lc_4/in_3

T_22_21_wire_logic_cluster/lc_0/out
T_23_19_sp4_v_t_44
T_22_23_lc_trk_g2_1
T_22_23_wire_logic_cluster/lc_2/in_3

T_22_21_wire_logic_cluster/lc_0/out
T_21_21_sp4_h_l_8
T_24_21_sp4_v_t_45
T_23_23_lc_trk_g2_0
T_23_23_wire_logic_cluster/lc_7/in_3

T_22_21_wire_logic_cluster/lc_0/out
T_21_21_sp4_h_l_8
T_24_21_sp4_v_t_45
T_23_23_lc_trk_g2_0
T_23_23_wire_logic_cluster/lc_1/in_3

T_22_21_wire_logic_cluster/lc_0/out
T_22_17_sp12_v_t_23
T_22_25_lc_trk_g3_0
T_22_25_wire_logic_cluster/lc_0/in_1

T_22_21_wire_logic_cluster/lc_0/out
T_22_17_sp12_v_t_23
T_22_25_lc_trk_g3_0
T_22_25_wire_logic_cluster/lc_2/in_1

T_22_21_wire_logic_cluster/lc_0/out
T_21_21_sp4_h_l_8
T_24_17_sp4_v_t_45
T_24_20_lc_trk_g0_5
T_24_20_wire_logic_cluster/lc_6/in_1

T_22_21_wire_logic_cluster/lc_0/out
T_21_21_sp4_h_l_8
T_24_21_sp4_v_t_45
T_23_23_lc_trk_g0_3
T_23_23_wire_logic_cluster/lc_6/in_1

T_22_21_wire_logic_cluster/lc_0/out
T_21_21_sp4_h_l_8
T_24_21_sp4_v_t_45
T_24_24_lc_trk_g1_5
T_24_24_wire_logic_cluster/lc_3/in_1

T_22_21_wire_logic_cluster/lc_0/out
T_21_21_sp4_h_l_8
T_24_21_sp4_v_t_45
T_24_24_lc_trk_g1_5
T_24_24_wire_logic_cluster/lc_5/in_1

T_22_21_wire_logic_cluster/lc_0/out
T_21_21_sp4_h_l_8
T_24_21_sp4_v_t_45
T_23_25_lc_trk_g2_0
T_23_25_input_2_6
T_23_25_wire_logic_cluster/lc_6/in_2

T_22_21_wire_logic_cluster/lc_0/out
T_23_19_sp4_v_t_44
T_22_23_lc_trk_g2_1
T_22_23_input_2_7
T_22_23_wire_logic_cluster/lc_7/in_2

T_22_21_wire_logic_cluster/lc_0/out
T_23_19_sp4_v_t_44
T_22_23_lc_trk_g2_1
T_22_23_wire_logic_cluster/lc_4/in_3

T_22_21_wire_logic_cluster/lc_0/out
T_23_19_sp4_v_t_44
T_22_23_lc_trk_g2_1
T_22_23_wire_logic_cluster/lc_0/in_3

T_22_21_wire_logic_cluster/lc_0/out
T_21_22_lc_trk_g1_0
T_21_22_wire_logic_cluster/lc_2/in_3

T_22_21_wire_logic_cluster/lc_0/out
T_21_21_sp4_h_l_8
T_24_21_sp4_v_t_45
T_24_25_lc_trk_g1_0
T_24_25_wire_logic_cluster/lc_0/in_1

T_22_21_wire_logic_cluster/lc_0/out
T_21_21_sp4_h_l_8
T_24_21_sp4_v_t_45
T_24_25_lc_trk_g0_0
T_24_25_wire_logic_cluster/lc_7/in_1

T_22_21_wire_logic_cluster/lc_0/out
T_21_21_sp4_h_l_8
T_24_21_sp4_v_t_45
T_24_25_lc_trk_g1_0
T_24_25_wire_logic_cluster/lc_2/in_1

T_22_21_wire_logic_cluster/lc_0/out
T_21_21_sp4_h_l_8
T_24_21_sp4_v_t_45
T_24_25_lc_trk_g0_0
T_24_25_wire_logic_cluster/lc_1/in_1

T_22_21_wire_logic_cluster/lc_0/out
T_23_19_sp4_v_t_44
T_24_23_sp4_h_l_3
T_24_23_lc_trk_g1_6
T_24_23_wire_logic_cluster/lc_4/in_1

T_22_21_wire_logic_cluster/lc_0/out
T_23_19_sp4_v_t_44
T_24_23_sp4_h_l_3
T_24_23_lc_trk_g1_6
T_24_23_wire_logic_cluster/lc_0/in_1

T_22_21_wire_logic_cluster/lc_0/out
T_22_20_lc_trk_g0_0
T_22_20_wire_logic_cluster/lc_5/in_1

T_22_21_wire_logic_cluster/lc_0/out
T_23_22_lc_trk_g2_0
T_23_22_wire_logic_cluster/lc_7/in_1

T_22_21_wire_logic_cluster/lc_0/out
T_23_22_lc_trk_g2_0
T_23_22_wire_logic_cluster/lc_5/in_1

T_22_21_wire_logic_cluster/lc_0/out
T_21_21_sp4_h_l_8
T_24_21_sp4_v_t_45
T_24_22_lc_trk_g2_5
T_24_22_wire_logic_cluster/lc_0/in_3

T_22_21_wire_logic_cluster/lc_0/out
T_21_21_sp4_h_l_8
T_24_21_sp4_v_t_45
T_24_23_lc_trk_g2_0
T_24_23_wire_logic_cluster/lc_3/in_3

T_22_21_wire_logic_cluster/lc_0/out
T_22_21_sp4_h_l_5
T_22_21_lc_trk_g0_0
T_22_21_input_2_0
T_22_21_wire_logic_cluster/lc_0/in_2

End 

Net : M_this_sprites_address_qZ0Z_3
T_22_14_wire_logic_cluster/lc_6/out
T_21_13_lc_trk_g2_6
T_21_13_wire_logic_cluster/lc_3/in_1

T_22_14_wire_logic_cluster/lc_6/out
T_13_14_sp12_h_l_0
T_14_14_sp4_h_l_3
T_10_14_sp4_h_l_11
T_9_10_sp4_v_t_41
T_9_6_sp4_v_t_41
T_8_8_lc_trk_g0_4
T_8_8_input0_4
T_8_8_wire_bram/ram/WADDR_3

T_22_14_wire_logic_cluster/lc_6/out
T_13_14_sp12_h_l_0
T_14_14_sp4_h_l_3
T_10_14_sp4_h_l_11
T_9_10_sp4_v_t_41
T_9_14_sp4_v_t_37
T_8_16_lc_trk_g0_0
T_8_16_input0_4
T_8_16_wire_bram/ram/WADDR_3

T_22_14_wire_logic_cluster/lc_6/out
T_13_14_sp12_h_l_0
T_14_14_sp4_h_l_3
T_10_14_sp4_h_l_11
T_9_10_sp4_v_t_41
T_6_10_sp4_h_l_10
T_8_10_lc_trk_g3_7
T_8_10_input0_4
T_8_10_wire_bram/ram/WADDR_3

T_22_14_wire_logic_cluster/lc_6/out
T_13_14_sp12_h_l_0
T_24_2_sp12_v_t_23
T_24_4_sp4_v_t_43
T_25_4_sp4_h_l_11
T_25_4_lc_trk_g0_6
T_25_4_input0_4
T_25_4_wire_bram/ram/WADDR_3

T_22_14_wire_logic_cluster/lc_6/out
T_13_14_sp12_h_l_0
T_14_14_sp4_h_l_3
T_10_14_sp4_h_l_11
T_9_10_sp4_v_t_41
T_8_12_lc_trk_g0_4
T_8_12_input0_4
T_8_12_wire_bram/ram/WADDR_3

T_22_14_wire_logic_cluster/lc_6/out
T_13_14_sp12_h_l_0
T_14_14_sp4_h_l_3
T_10_14_sp4_h_l_11
T_6_14_sp4_h_l_2
T_8_14_lc_trk_g3_7
T_8_14_input0_4
T_8_14_wire_bram/ram/WADDR_3

T_22_14_wire_logic_cluster/lc_6/out
T_22_13_sp4_v_t_44
T_22_15_lc_trk_g3_1
T_22_15_wire_logic_cluster/lc_2/in_0

T_22_14_wire_logic_cluster/lc_6/out
T_13_14_sp12_h_l_0
T_24_2_sp12_v_t_23
T_25_2_sp12_h_l_0
T_25_2_lc_trk_g1_3
T_25_2_input0_4
T_25_2_wire_bram/ram/WADDR_3

T_22_14_wire_logic_cluster/lc_6/out
T_22_8_sp12_v_t_23
T_23_20_sp12_h_l_0
T_24_20_sp4_h_l_3
T_25_20_lc_trk_g3_3
T_25_20_input0_4
T_25_20_wire_bram/ram/WADDR_3

T_22_14_wire_logic_cluster/lc_6/out
T_22_8_sp12_v_t_23
T_22_6_sp4_v_t_47
T_23_6_sp4_h_l_10
T_25_6_lc_trk_g3_7
T_25_6_input0_4
T_25_6_wire_bram/ram/WADDR_3

T_22_14_wire_logic_cluster/lc_6/out
T_22_8_sp12_v_t_23
T_22_6_sp4_v_t_47
T_23_10_sp4_h_l_4
T_25_10_lc_trk_g3_1
T_25_10_input0_4
T_25_10_wire_bram/ram/WADDR_3

T_22_14_wire_logic_cluster/lc_6/out
T_22_14_sp4_h_l_1
T_25_14_sp4_v_t_36
T_25_18_sp4_v_t_44
T_25_22_lc_trk_g1_1
T_25_22_input0_4
T_25_22_wire_bram/ram/WADDR_3

T_22_14_wire_logic_cluster/lc_6/out
T_22_8_sp12_v_t_23
T_23_8_sp12_h_l_0
T_25_8_lc_trk_g1_7
T_25_8_input0_4
T_25_8_wire_bram/ram/WADDR_3

T_22_14_wire_logic_cluster/lc_6/out
T_22_14_sp4_h_l_1
T_25_14_sp4_v_t_36
T_25_18_lc_trk_g1_1
T_25_18_input0_4
T_25_18_wire_bram/ram/WADDR_3

T_22_14_wire_logic_cluster/lc_6/out
T_22_14_sp4_h_l_1
T_25_14_sp4_v_t_36
T_25_16_lc_trk_g3_1
T_25_16_input0_4
T_25_16_wire_bram/ram/WADDR_3

T_22_14_wire_logic_cluster/lc_6/out
T_22_14_sp4_h_l_1
T_25_10_sp4_v_t_36
T_25_12_lc_trk_g3_1
T_25_12_input0_4
T_25_12_wire_bram/ram/WADDR_3

T_22_14_wire_logic_cluster/lc_6/out
T_22_14_sp4_h_l_1
T_25_10_sp4_v_t_36
T_25_14_lc_trk_g1_1
T_25_14_input0_4
T_25_14_wire_bram/ram/WADDR_3

End 

Net : M_this_sprites_address_qc_10_0
T_20_16_wire_logic_cluster/lc_1/out
T_21_15_lc_trk_g3_1
T_21_15_wire_logic_cluster/lc_7/in_3

End 

Net : M_this_sprites_address_qZ0Z_6
T_23_13_wire_logic_cluster/lc_4/out
T_21_13_sp4_h_l_5
T_21_13_lc_trk_g1_0
T_21_13_wire_logic_cluster/lc_6/in_1

T_23_13_wire_logic_cluster/lc_4/out
T_24_13_sp12_h_l_0
T_27_13_sp4_h_l_5
T_26_13_sp4_v_t_46
T_26_9_sp4_v_t_46
T_26_5_sp4_v_t_46
T_26_1_sp4_v_t_39
T_25_4_lc_trk_g2_7
T_25_4_input0_1
T_25_4_wire_bram/ram/WADDR_6

T_23_13_wire_logic_cluster/lc_4/out
T_24_13_sp12_h_l_0
T_27_13_sp4_h_l_5
T_26_13_sp4_v_t_46
T_26_9_sp4_v_t_46
T_26_5_sp4_v_t_46
T_26_1_sp4_v_t_42
T_25_2_lc_trk_g3_2
T_25_2_input0_1
T_25_2_wire_bram/ram/WADDR_6

T_23_13_wire_logic_cluster/lc_4/out
T_16_13_sp12_h_l_0
T_4_13_sp12_h_l_0
T_9_13_sp4_h_l_7
T_8_9_sp4_v_t_42
T_8_5_sp4_v_t_42
T_8_8_lc_trk_g1_2
T_8_8_input0_1
T_8_8_wire_bram/ram/WADDR_6

T_23_13_wire_logic_cluster/lc_4/out
T_24_13_sp12_h_l_0
T_27_13_sp4_h_l_5
T_26_13_sp4_v_t_46
T_26_9_sp4_v_t_46
T_26_5_sp4_v_t_46
T_25_8_lc_trk_g3_6
T_25_8_input0_1
T_25_8_wire_bram/ram/WADDR_6

T_23_13_wire_logic_cluster/lc_4/out
T_24_13_sp12_h_l_0
T_27_13_sp4_h_l_5
T_26_13_sp4_v_t_46
T_26_17_sp4_v_t_46
T_26_21_sp4_v_t_46
T_25_22_lc_trk_g3_6
T_25_22_input0_1
T_25_22_wire_bram/ram/WADDR_6

T_23_13_wire_logic_cluster/lc_4/out
T_24_13_sp12_h_l_0
T_27_13_sp4_h_l_5
T_26_13_sp4_v_t_46
T_26_9_sp4_v_t_46
T_26_5_sp4_v_t_46
T_25_6_lc_trk_g3_6
T_25_6_input0_1
T_25_6_wire_bram/ram/WADDR_6

T_23_13_wire_logic_cluster/lc_4/out
T_16_13_sp12_h_l_0
T_4_13_sp12_h_l_0
T_9_13_sp4_h_l_7
T_8_13_sp4_v_t_36
T_8_14_lc_trk_g3_4
T_8_14_input0_1
T_8_14_wire_bram/ram/WADDR_6

T_23_13_wire_logic_cluster/lc_4/out
T_16_13_sp12_h_l_0
T_4_13_sp12_h_l_0
T_9_13_sp4_h_l_7
T_8_9_sp4_v_t_42
T_8_12_lc_trk_g1_2
T_8_12_input0_1
T_8_12_wire_bram/ram/WADDR_6

T_23_13_wire_logic_cluster/lc_4/out
T_16_13_sp12_h_l_0
T_4_13_sp12_h_l_0
T_9_13_sp4_h_l_7
T_8_13_sp4_v_t_36
T_8_16_lc_trk_g1_4
T_8_16_input0_1
T_8_16_wire_bram/ram/WADDR_6

T_23_13_wire_logic_cluster/lc_4/out
T_16_13_sp12_h_l_0
T_4_13_sp12_h_l_0
T_9_13_sp4_h_l_7
T_8_9_sp4_v_t_42
T_8_10_lc_trk_g3_2
T_8_10_input0_1
T_8_10_wire_bram/ram/WADDR_6

T_23_13_wire_logic_cluster/lc_4/out
T_24_13_sp12_h_l_0
T_27_13_sp4_h_l_5
T_26_13_sp4_v_t_46
T_26_9_sp4_v_t_46
T_25_12_lc_trk_g3_6
T_25_12_input0_1
T_25_12_wire_bram/ram/WADDR_6

T_23_13_wire_logic_cluster/lc_4/out
T_24_13_sp12_h_l_0
T_27_13_sp4_h_l_5
T_26_13_sp4_v_t_46
T_26_9_sp4_v_t_46
T_25_10_lc_trk_g3_6
T_25_10_input0_1
T_25_10_wire_bram/ram/WADDR_6

T_23_13_wire_logic_cluster/lc_4/out
T_24_13_sp12_h_l_0
T_27_13_sp4_h_l_5
T_26_13_sp4_v_t_46
T_26_17_sp4_v_t_46
T_25_18_lc_trk_g3_6
T_25_18_input0_1
T_25_18_wire_bram/ram/WADDR_6

T_23_13_wire_logic_cluster/lc_4/out
T_24_13_sp12_h_l_0
T_27_13_sp4_h_l_5
T_26_13_sp4_v_t_46
T_26_17_sp4_v_t_46
T_25_20_lc_trk_g3_6
T_25_20_input0_1
T_25_20_wire_bram/ram/WADDR_6

T_23_13_wire_logic_cluster/lc_4/out
T_24_13_sp12_h_l_0
T_27_13_sp4_h_l_5
T_26_13_sp4_v_t_46
T_25_14_lc_trk_g3_6
T_25_14_input0_1
T_25_14_wire_bram/ram/WADDR_6

T_23_13_wire_logic_cluster/lc_4/out
T_24_13_sp12_h_l_0
T_27_13_sp4_h_l_5
T_26_13_sp4_v_t_46
T_25_16_lc_trk_g3_6
T_25_16_input0_1
T_25_16_wire_bram/ram/WADDR_6

T_23_13_wire_logic_cluster/lc_4/out
T_23_13_lc_trk_g1_4
T_23_13_wire_logic_cluster/lc_3/in_0

End 

Net : N_163
T_20_17_wire_logic_cluster/lc_6/out
T_20_17_sp4_h_l_1
T_19_17_sp4_v_t_42
T_20_21_sp4_h_l_1
T_21_21_lc_trk_g3_1
T_21_21_wire_logic_cluster/lc_4/in_0

T_20_17_wire_logic_cluster/lc_6/out
T_20_17_sp4_h_l_1
T_19_17_sp4_v_t_42
T_20_21_sp4_h_l_1
T_21_21_lc_trk_g3_1
T_21_21_wire_logic_cluster/lc_1/in_1

T_20_17_wire_logic_cluster/lc_6/out
T_20_17_sp4_h_l_1
T_19_17_sp4_v_t_42
T_20_21_sp4_h_l_1
T_21_21_lc_trk_g3_1
T_21_21_wire_logic_cluster/lc_3/in_3

T_20_17_wire_logic_cluster/lc_6/out
T_20_17_sp4_h_l_1
T_23_17_sp4_v_t_36
T_22_21_lc_trk_g1_1
T_22_21_wire_logic_cluster/lc_0/in_0

T_20_17_wire_logic_cluster/lc_6/out
T_20_17_sp4_h_l_1
T_19_17_sp4_v_t_42
T_19_21_lc_trk_g0_7
T_19_21_wire_logic_cluster/lc_6/in_1

T_20_17_wire_logic_cluster/lc_6/out
T_20_17_sp4_h_l_1
T_23_17_sp4_v_t_36
T_22_21_lc_trk_g1_1
T_22_21_wire_logic_cluster/lc_5/in_1

T_20_17_wire_logic_cluster/lc_6/out
T_18_17_sp4_h_l_9
T_17_13_sp4_v_t_39
T_17_15_lc_trk_g2_2
T_17_15_input_2_6
T_17_15_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_ppu_oam_addr_0
T_17_21_wire_logic_cluster/lc_2/out
T_17_21_lc_trk_g0_2
T_17_21_wire_logic_cluster/lc_3/in_3

T_17_21_wire_logic_cluster/lc_2/out
T_17_20_lc_trk_g0_2
T_17_20_wire_logic_cluster/lc_1/in_1

T_17_21_wire_logic_cluster/lc_2/out
T_18_21_sp4_h_l_4
T_22_21_sp4_h_l_7
T_25_21_sp4_v_t_42
T_25_25_lc_trk_g0_7
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0

T_17_21_wire_logic_cluster/lc_2/out
T_18_21_sp4_h_l_4
T_22_21_sp4_h_l_7
T_25_21_sp4_v_t_42
T_25_25_lc_trk_g0_7
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0

T_17_21_wire_logic_cluster/lc_2/out
T_17_21_lc_trk_g0_2
T_17_21_input_2_2
T_17_21_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.M_pcounter_qZ0Z_1
T_10_15_wire_logic_cluster/lc_1/out
T_11_15_lc_trk_g0_1
T_11_15_input_2_3
T_11_15_wire_logic_cluster/lc_3/in_2

T_10_15_wire_logic_cluster/lc_1/out
T_11_15_lc_trk_g0_1
T_11_15_wire_logic_cluster/lc_4/in_1

T_10_15_wire_logic_cluster/lc_1/out
T_10_15_lc_trk_g2_1
T_10_15_input_2_1
T_10_15_wire_logic_cluster/lc_1/in_2

End 

Net : N_809_cascade_
T_20_16_wire_logic_cluster/lc_0/ltout
T_20_16_wire_logic_cluster/lc_1/in_2

End 

Net : M_this_data_count_q_cry_6_THRU_CO
T_18_15_wire_logic_cluster/lc_7/out
T_17_15_lc_trk_g2_7
T_17_15_wire_logic_cluster/lc_7/in_0

End 

Net : M_this_sprites_address_qZ0Z_7
T_21_15_wire_logic_cluster/lc_5/out
T_22_11_sp4_v_t_46
T_21_13_lc_trk_g0_0
T_21_13_wire_logic_cluster/lc_7/in_1

T_21_15_wire_logic_cluster/lc_5/out
T_21_8_sp12_v_t_22
T_10_8_sp12_h_l_1
T_10_8_sp4_h_l_0
T_9_8_sp4_v_t_37
T_9_12_sp4_v_t_45
T_6_12_sp4_h_l_2
T_8_12_lc_trk_g3_7
T_8_12_input0_0
T_8_12_wire_bram/ram/WADDR_7

T_21_15_wire_logic_cluster/lc_5/out
T_21_8_sp12_v_t_22
T_10_8_sp12_h_l_1
T_10_8_sp4_h_l_0
T_9_8_sp4_v_t_37
T_9_12_sp4_v_t_45
T_8_16_lc_trk_g2_0
T_8_16_input0_0
T_8_16_wire_bram/ram/WADDR_7

T_21_15_wire_logic_cluster/lc_5/out
T_21_8_sp12_v_t_22
T_10_8_sp12_h_l_1
T_10_8_sp4_h_l_0
T_9_8_sp4_v_t_37
T_9_12_sp4_v_t_45
T_8_14_lc_trk_g2_0
T_8_14_input0_0
T_8_14_wire_bram/ram/WADDR_7

T_21_15_wire_logic_cluster/lc_5/out
T_21_8_sp12_v_t_22
T_10_8_sp12_h_l_1
T_10_8_sp4_h_l_0
T_9_8_sp4_v_t_37
T_8_10_lc_trk_g0_0
T_8_10_input0_0
T_8_10_wire_bram/ram/WADDR_7

T_21_15_wire_logic_cluster/lc_5/out
T_21_8_sp12_v_t_22
T_10_8_sp12_h_l_1
T_10_8_sp4_h_l_0
T_6_8_sp4_h_l_3
T_8_8_lc_trk_g2_6
T_8_8_input0_0
T_8_8_wire_bram/ram/WADDR_7

T_21_15_wire_logic_cluster/lc_5/out
T_13_15_sp12_h_l_1
T_24_3_sp12_v_t_22
T_24_2_sp4_v_t_46
T_25_2_sp4_h_l_11
T_25_2_lc_trk_g0_6
T_25_2_input0_0
T_25_2_wire_bram/ram/WADDR_7

T_21_15_wire_logic_cluster/lc_5/out
T_13_15_sp12_h_l_1
T_24_3_sp12_v_t_22
T_24_2_sp4_v_t_46
T_25_6_sp4_h_l_11
T_25_6_lc_trk_g0_6
T_25_6_input0_0
T_25_6_wire_bram/ram/WADDR_7

T_21_15_wire_logic_cluster/lc_5/out
T_22_11_sp4_v_t_46
T_22_7_sp4_v_t_46
T_23_7_sp4_h_l_4
T_26_3_sp4_v_t_41
T_25_4_lc_trk_g3_1
T_25_4_input0_0
T_25_4_wire_bram/ram/WADDR_7

T_21_15_wire_logic_cluster/lc_5/out
T_21_16_lc_trk_g1_5
T_21_16_wire_logic_cluster/lc_6/in_0

T_21_15_wire_logic_cluster/lc_5/out
T_21_8_sp12_v_t_22
T_22_20_sp12_h_l_1
T_25_20_lc_trk_g1_1
T_25_20_input0_0
T_25_20_wire_bram/ram/WADDR_7

T_21_15_wire_logic_cluster/lc_5/out
T_22_14_sp4_v_t_43
T_22_10_sp4_v_t_39
T_23_10_sp4_h_l_2
T_25_10_lc_trk_g3_7
T_25_10_input0_0
T_25_10_wire_bram/ram/WADDR_7

T_21_15_wire_logic_cluster/lc_5/out
T_22_14_sp4_v_t_43
T_22_18_sp4_v_t_43
T_23_22_sp4_h_l_6
T_25_22_lc_trk_g3_3
T_25_22_input0_0
T_25_22_wire_bram/ram/WADDR_7

T_21_15_wire_logic_cluster/lc_5/out
T_21_8_sp12_v_t_22
T_22_8_sp12_h_l_1
T_25_8_lc_trk_g1_1
T_25_8_input0_0
T_25_8_wire_bram/ram/WADDR_7

T_21_15_wire_logic_cluster/lc_5/out
T_22_15_sp4_h_l_10
T_25_15_sp4_v_t_47
T_25_16_lc_trk_g3_7
T_25_16_input0_0
T_25_16_wire_bram/ram/WADDR_7

T_21_15_wire_logic_cluster/lc_5/out
T_22_15_sp4_h_l_10
T_25_11_sp4_v_t_47
T_25_14_lc_trk_g1_7
T_25_14_input0_0
T_25_14_wire_bram/ram/WADDR_7

T_21_15_wire_logic_cluster/lc_5/out
T_22_15_sp4_h_l_10
T_25_15_sp4_v_t_47
T_25_18_lc_trk_g1_7
T_25_18_input0_0
T_25_18_wire_bram/ram/WADDR_7

T_21_15_wire_logic_cluster/lc_5/out
T_22_15_sp4_h_l_10
T_25_11_sp4_v_t_47
T_25_12_lc_trk_g3_7
T_25_12_input0_0
T_25_12_wire_bram/ram/WADDR_7

End 

Net : led_c_1
T_17_17_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g0_3
T_17_17_wire_logic_cluster/lc_6/in_1

T_17_17_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g0_3
T_17_17_input_2_1
T_17_17_wire_logic_cluster/lc_1/in_2

T_17_17_wire_logic_cluster/lc_3/out
T_17_16_sp12_v_t_22
T_17_4_sp12_v_t_22
T_18_4_sp12_h_l_1
T_30_4_sp12_h_l_1
T_33_4_lc_trk_g1_6
T_33_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : M_this_data_count_q_cry_6
T_18_15_wire_logic_cluster/lc_6/cout
T_18_15_wire_logic_cluster/lc_7/in_3

Net : this_vga_signals.M_this_state_q_srsts_i_1Z0Z_11
T_16_17_wire_logic_cluster/lc_7/out
T_16_16_lc_trk_g0_7
T_16_16_input_2_7
T_16_16_wire_logic_cluster/lc_7/in_2

End 

Net : N_103
T_22_15_wire_logic_cluster/lc_6/out
T_22_14_lc_trk_g0_6
T_22_14_input_2_0
T_22_14_wire_logic_cluster/lc_0/in_2

End 

Net : N_102
T_22_13_wire_logic_cluster/lc_5/out
T_23_13_lc_trk_g1_5
T_23_13_input_2_0
T_23_13_wire_logic_cluster/lc_0/in_2

End 

Net : N_50
T_22_15_wire_logic_cluster/lc_2/out
T_22_14_lc_trk_g0_2
T_22_14_input_2_6
T_22_14_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_data_count_q_cry_2_THRU_CO
T_18_15_wire_logic_cluster/lc_3/out
T_18_12_sp4_v_t_46
T_18_13_lc_trk_g3_6
T_18_13_wire_logic_cluster/lc_5/in_0

End 

Net : M_this_data_count_q_cry_2
T_18_15_wire_logic_cluster/lc_2/cout
T_18_15_wire_logic_cluster/lc_3/in_3

Net : M_this_sprites_address_qZ0Z_10
T_20_12_wire_logic_cluster/lc_4/out
T_21_12_sp12_h_l_0
T_26_12_sp4_h_l_7
T_25_12_sp4_v_t_36
T_25_8_sp4_v_t_44
T_26_8_sp4_h_l_9
T_25_4_sp4_v_t_39
T_25_0_span4_vert_40
T_25_2_lc_trk_g2_5
T_25_2_input2_5
T_25_2_wire_bram/ram/WADDR_10

T_20_12_wire_logic_cluster/lc_4/out
T_21_12_sp12_h_l_0
T_26_12_sp4_h_l_7
T_25_12_sp4_v_t_36
T_25_8_sp4_v_t_44
T_26_8_sp4_h_l_9
T_25_4_sp4_v_t_39
T_26_4_sp4_h_l_7
T_25_4_lc_trk_g0_7
T_25_4_input2_5
T_25_4_wire_bram/ram/WADDR_10

T_20_12_wire_logic_cluster/lc_4/out
T_21_12_sp12_h_l_0
T_26_12_sp4_h_l_7
T_25_12_sp4_v_t_36
T_25_8_sp4_v_t_44
T_26_8_sp4_h_l_9
T_25_4_sp4_v_t_39
T_25_6_lc_trk_g3_2
T_25_6_input2_5
T_25_6_wire_bram/ram/WADDR_10

T_20_12_wire_logic_cluster/lc_4/out
T_21_12_sp12_h_l_0
T_26_12_sp4_h_l_7
T_25_12_sp4_v_t_36
T_25_16_sp4_v_t_44
T_26_20_sp4_h_l_3
T_25_20_sp4_v_t_38
T_25_22_lc_trk_g2_3
T_25_22_input2_5
T_25_22_wire_bram/ram/WADDR_10

T_20_12_wire_logic_cluster/lc_4/out
T_21_11_sp4_v_t_41
T_21_14_lc_trk_g0_1
T_21_14_wire_logic_cluster/lc_2/in_1

T_20_12_wire_logic_cluster/lc_4/out
T_21_12_sp12_h_l_0
T_26_12_sp4_h_l_7
T_25_12_sp4_v_t_36
T_25_8_sp4_v_t_44
T_26_8_sp4_h_l_9
T_25_8_lc_trk_g0_1
T_25_8_input2_5
T_25_8_wire_bram/ram/WADDR_10

T_20_12_wire_logic_cluster/lc_4/out
T_13_12_sp12_h_l_0
T_14_12_sp4_h_l_3
T_10_12_sp4_h_l_3
T_9_8_sp4_v_t_45
T_6_8_sp4_h_l_8
T_8_8_lc_trk_g2_5
T_8_8_input2_5
T_8_8_wire_bram/ram/WADDR_10

T_20_12_wire_logic_cluster/lc_4/out
T_21_12_sp12_h_l_0
T_26_12_sp4_h_l_7
T_25_12_sp4_v_t_36
T_25_8_sp4_v_t_44
T_25_10_lc_trk_g2_1
T_25_10_input2_5
T_25_10_wire_bram/ram/WADDR_10

T_20_12_wire_logic_cluster/lc_4/out
T_21_12_sp12_h_l_0
T_26_12_sp4_h_l_7
T_25_12_sp4_v_t_36
T_25_16_sp4_v_t_44
T_25_18_lc_trk_g2_1
T_25_18_input2_5
T_25_18_wire_bram/ram/WADDR_10

T_20_12_wire_logic_cluster/lc_4/out
T_21_12_sp12_h_l_0
T_26_12_sp4_h_l_7
T_25_12_sp4_v_t_36
T_25_16_sp4_v_t_44
T_25_20_lc_trk_g0_1
T_25_20_input2_5
T_25_20_wire_bram/ram/WADDR_10

T_20_12_wire_logic_cluster/lc_4/out
T_13_12_sp12_h_l_0
T_14_12_sp4_h_l_3
T_10_12_sp4_h_l_3
T_9_12_sp4_v_t_44
T_8_14_lc_trk_g2_1
T_8_14_input2_5
T_8_14_wire_bram/ram/WADDR_10

T_20_12_wire_logic_cluster/lc_4/out
T_13_12_sp12_h_l_0
T_14_12_sp4_h_l_3
T_10_12_sp4_h_l_3
T_9_8_sp4_v_t_45
T_8_10_lc_trk_g0_3
T_8_10_input2_5
T_8_10_wire_bram/ram/WADDR_10

T_20_12_wire_logic_cluster/lc_4/out
T_13_12_sp12_h_l_0
T_14_12_sp4_h_l_3
T_10_12_sp4_h_l_3
T_9_12_sp4_v_t_44
T_8_16_lc_trk_g2_1
T_8_16_input2_5
T_8_16_wire_bram/ram/WADDR_10

T_20_12_wire_logic_cluster/lc_4/out
T_21_12_sp12_h_l_0
T_26_12_sp4_h_l_7
T_25_12_sp4_v_t_36
T_25_14_lc_trk_g2_1
T_25_14_input2_5
T_25_14_wire_bram/ram/WADDR_10

T_20_12_wire_logic_cluster/lc_4/out
T_21_12_sp12_h_l_0
T_26_12_sp4_h_l_7
T_25_12_sp4_v_t_36
T_25_16_lc_trk_g0_1
T_25_16_input2_5
T_25_16_wire_bram/ram/WADDR_10

T_20_12_wire_logic_cluster/lc_4/out
T_21_12_lc_trk_g1_4
T_21_12_wire_logic_cluster/lc_1/in_0

T_20_12_wire_logic_cluster/lc_4/out
T_13_12_sp12_h_l_0
T_0_12_span12_horz_0
T_8_12_lc_trk_g1_0
T_8_12_input2_5
T_8_12_wire_bram/ram/WADDR_10

T_20_12_wire_logic_cluster/lc_4/out
T_21_12_sp12_h_l_0
T_25_12_lc_trk_g0_3
T_25_12_input2_5
T_25_12_wire_bram/ram/WADDR_10

End 

Net : M_this_data_count_q_cry_5
T_18_15_wire_logic_cluster/lc_5/cout
T_18_15_wire_logic_cluster/lc_6/in_3

Net : M_this_data_count_q_s_6
T_18_15_wire_logic_cluster/lc_6/out
T_17_15_lc_trk_g3_6
T_17_15_wire_logic_cluster/lc_6/in_1

End 

Net : this_ppu.M_state_qZ0Z_1
T_19_12_wire_logic_cluster/lc_5/out
T_11_12_sp12_h_l_1
T_14_12_lc_trk_g1_1
T_14_12_wire_logic_cluster/lc_6/in_0

T_19_12_wire_logic_cluster/lc_5/out
T_19_11_sp4_v_t_42
T_19_15_sp4_v_t_47
T_16_19_sp4_h_l_10
T_17_19_lc_trk_g2_2
T_17_19_wire_logic_cluster/lc_4/in_0

T_19_12_wire_logic_cluster/lc_5/out
T_18_12_sp4_h_l_2
T_17_12_sp4_v_t_39
T_17_16_sp4_v_t_40
T_17_20_lc_trk_g1_5
T_17_20_wire_logic_cluster/lc_5/in_1

T_19_12_wire_logic_cluster/lc_5/out
T_19_11_sp4_v_t_42
T_16_11_sp4_h_l_1
T_15_11_sp4_v_t_36
T_14_13_lc_trk_g0_1
T_14_13_wire_logic_cluster/lc_7/in_0

T_19_12_wire_logic_cluster/lc_5/out
T_11_12_sp12_h_l_1
T_15_12_lc_trk_g0_2
T_15_12_input_2_0
T_15_12_wire_logic_cluster/lc_0/in_2

T_19_12_wire_logic_cluster/lc_5/out
T_18_12_sp4_h_l_2
T_17_12_sp4_v_t_39
T_17_16_sp4_v_t_40
T_18_20_sp4_h_l_11
T_18_20_lc_trk_g1_6
T_18_20_input_2_5
T_18_20_wire_logic_cluster/lc_5/in_2

T_19_12_wire_logic_cluster/lc_5/out
T_19_11_sp4_v_t_42
T_16_11_sp4_h_l_1
T_15_11_sp4_v_t_36
T_15_14_lc_trk_g1_4
T_15_14_input_2_7
T_15_14_wire_logic_cluster/lc_7/in_2

T_19_12_wire_logic_cluster/lc_5/out
T_11_12_sp12_h_l_1
T_14_12_lc_trk_g1_1
T_14_12_wire_logic_cluster/lc_7/in_1

End 

Net : N_49
T_18_16_wire_logic_cluster/lc_7/out
T_17_16_lc_trk_g2_7
T_17_16_wire_logic_cluster/lc_0/in_3

End 

Net : N_87_0_cascade_
T_20_17_wire_logic_cluster/lc_5/ltout
T_20_17_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.M_pcounter_q_i_3_0
T_9_14_wire_logic_cluster/lc_7/out
T_9_14_lc_trk_g1_7
T_9_14_wire_logic_cluster/lc_5/in_1

T_9_14_wire_logic_cluster/lc_7/out
T_10_15_lc_trk_g2_7
T_10_15_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_external_address_qZ0Z_0
T_28_21_wire_logic_cluster/lc_0/out
T_28_21_lc_trk_g1_0
T_28_21_wire_logic_cluster/lc_0/in_1

T_28_21_wire_logic_cluster/lc_0/out
T_28_17_sp12_v_t_23
T_17_29_sp12_h_l_0
T_18_29_sp4_h_l_3
T_17_29_sp4_v_t_38
T_17_33_lc_trk_g1_3
T_17_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : this_vga_signals.M_this_state_q_srsts_i_a3_0_7_cascade_
T_19_15_wire_logic_cluster/lc_3/ltout
T_19_15_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.M_this_state_q_srsts_i_0Z0Z_7_cascade_
T_19_15_wire_logic_cluster/lc_4/ltout
T_19_15_wire_logic_cluster/lc_5/in_2

End 

Net : N_807_cascade_
T_21_15_wire_logic_cluster/lc_4/ltout
T_21_15_wire_logic_cluster/lc_5/in_2

End 

Net : N_803_cascade_
T_21_15_wire_logic_cluster/lc_6/ltout
T_21_15_wire_logic_cluster/lc_7/in_2

End 

Net : M_this_data_count_q_cry_1_THRU_CO
T_18_15_wire_logic_cluster/lc_2/out
T_18_11_sp4_v_t_41
T_15_11_sp4_h_l_10
T_17_11_lc_trk_g3_7
T_17_11_wire_logic_cluster/lc_6/in_0

End 

Net : M_this_data_count_q_cry_1
T_18_15_wire_logic_cluster/lc_1/cout
T_18_15_wire_logic_cluster/lc_2/in_3

Net : M_this_data_count_q_cry_3
T_18_15_wire_logic_cluster/lc_3/cout
T_18_15_wire_logic_cluster/lc_4/in_3

Net : M_this_data_count_q_cry_3_THRU_CO
T_18_15_wire_logic_cluster/lc_4/out
T_18_14_lc_trk_g0_4
T_18_14_wire_logic_cluster/lc_1/in_1

End 

Net : this_ppu.N_1195_0_1_cascade_
T_14_12_wire_logic_cluster/lc_6/ltout
T_14_12_wire_logic_cluster/lc_7/in_2

End 

Net : M_this_external_address_qZ0Z_1
T_28_21_wire_logic_cluster/lc_1/out
T_28_21_lc_trk_g3_1
T_28_21_wire_logic_cluster/lc_1/in_1

T_28_21_wire_logic_cluster/lc_1/out
T_27_21_sp4_h_l_10
T_26_21_sp4_v_t_47
T_26_25_sp4_v_t_43
T_26_29_sp4_v_t_39
T_26_33_lc_trk_g0_2
T_26_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : this_ppu.un1_M_count_q_1_cry_6_s1
T_14_13_wire_logic_cluster/lc_6/cout
T_14_13_wire_logic_cluster/lc_7/in_3

End 

Net : M_this_sprites_address_qZ0Z_8
T_21_15_wire_logic_cluster/lc_7/out
T_22_12_sp4_v_t_39
T_23_12_sp4_h_l_7
T_26_8_sp4_v_t_36
T_23_8_sp4_h_l_7
T_26_4_sp4_v_t_36
T_23_4_sp4_h_l_7
T_26_0_span4_vert_36
T_25_2_lc_trk_g0_1
T_25_2_input2_7
T_25_2_wire_bram/ram/WADDR_8

T_21_15_wire_logic_cluster/lc_7/out
T_19_15_sp12_h_l_1
T_7_15_sp12_h_l_1
T_9_15_sp4_h_l_2
T_8_11_sp4_v_t_39
T_8_7_sp4_v_t_39
T_8_10_lc_trk_g0_7
T_8_10_input2_7
T_8_10_wire_bram/ram/WADDR_8

T_21_15_wire_logic_cluster/lc_7/out
T_19_15_sp12_h_l_1
T_7_15_sp12_h_l_1
T_9_15_sp4_h_l_2
T_8_11_sp4_v_t_39
T_8_7_sp4_v_t_39
T_8_8_lc_trk_g2_7
T_8_8_input2_7
T_8_8_wire_bram/ram/WADDR_8

T_21_15_wire_logic_cluster/lc_7/out
T_21_14_lc_trk_g0_7
T_21_14_wire_logic_cluster/lc_0/in_1

T_21_15_wire_logic_cluster/lc_7/out
T_22_12_sp4_v_t_39
T_23_12_sp4_h_l_7
T_26_8_sp4_v_t_36
T_23_8_sp4_h_l_7
T_26_4_sp4_v_t_36
T_23_4_sp4_h_l_7
T_25_4_lc_trk_g3_2
T_25_4_input2_7
T_25_4_wire_bram/ram/WADDR_8

T_21_15_wire_logic_cluster/lc_7/out
T_19_15_sp12_h_l_1
T_7_15_sp12_h_l_1
T_9_15_sp4_h_l_2
T_8_15_sp4_v_t_45
T_8_16_lc_trk_g2_5
T_8_16_input2_7
T_8_16_wire_bram/ram/WADDR_8

T_21_15_wire_logic_cluster/lc_7/out
T_19_15_sp12_h_l_1
T_7_15_sp12_h_l_1
T_9_15_sp4_h_l_2
T_8_11_sp4_v_t_39
T_8_14_lc_trk_g0_7
T_8_14_input2_7
T_8_14_wire_bram/ram/WADDR_8

T_21_15_wire_logic_cluster/lc_7/out
T_19_15_sp12_h_l_1
T_7_15_sp12_h_l_1
T_9_15_sp4_h_l_2
T_8_11_sp4_v_t_39
T_8_12_lc_trk_g2_7
T_8_12_input2_7
T_8_12_wire_bram/ram/WADDR_8

T_21_15_wire_logic_cluster/lc_7/out
T_22_12_sp4_v_t_39
T_23_12_sp4_h_l_7
T_26_8_sp4_v_t_36
T_23_8_sp4_h_l_7
T_26_4_sp4_v_t_36
T_25_6_lc_trk_g0_1
T_25_6_input2_7
T_25_6_wire_bram/ram/WADDR_8

T_21_15_wire_logic_cluster/lc_7/out
T_22_12_sp4_v_t_39
T_23_16_sp4_h_l_8
T_26_16_sp4_v_t_36
T_26_20_sp4_v_t_44
T_25_22_lc_trk_g2_1
T_25_22_input2_7
T_25_22_wire_bram/ram/WADDR_8

T_21_15_wire_logic_cluster/lc_7/out
T_22_12_sp4_v_t_39
T_23_16_sp4_h_l_8
T_26_16_sp4_v_t_36
T_23_20_sp4_h_l_6
T_25_20_lc_trk_g2_3
T_25_20_input2_7
T_25_20_wire_bram/ram/WADDR_8

T_21_15_wire_logic_cluster/lc_7/out
T_22_12_sp4_v_t_39
T_23_12_sp4_h_l_7
T_26_8_sp4_v_t_36
T_23_8_sp4_h_l_7
T_25_8_lc_trk_g3_2
T_25_8_input2_7
T_25_8_wire_bram/ram/WADDR_8

T_21_15_wire_logic_cluster/lc_7/out
T_20_16_lc_trk_g0_7
T_20_16_wire_logic_cluster/lc_1/in_0

T_21_15_wire_logic_cluster/lc_7/out
T_22_12_sp4_v_t_39
T_23_16_sp4_h_l_8
T_26_12_sp4_v_t_39
T_25_14_lc_trk_g1_2
T_25_14_input2_7
T_25_14_wire_bram/ram/WADDR_8

T_21_15_wire_logic_cluster/lc_7/out
T_22_12_sp4_v_t_39
T_23_16_sp4_h_l_8
T_26_16_sp4_v_t_36
T_25_18_lc_trk_g0_1
T_25_18_input2_7
T_25_18_wire_bram/ram/WADDR_8

T_21_15_wire_logic_cluster/lc_7/out
T_22_12_sp4_v_t_39
T_23_12_sp4_h_l_7
T_26_8_sp4_v_t_36
T_25_10_lc_trk_g0_1
T_25_10_input2_7
T_25_10_wire_bram/ram/WADDR_8

T_21_15_wire_logic_cluster/lc_7/out
T_22_12_sp4_v_t_39
T_23_16_sp4_h_l_8
T_25_16_lc_trk_g2_5
T_25_16_input2_7
T_25_16_wire_bram/ram/WADDR_8

T_21_15_wire_logic_cluster/lc_7/out
T_22_12_sp4_v_t_39
T_23_12_sp4_h_l_7
T_25_12_lc_trk_g3_2
T_25_12_input2_7
T_25_12_wire_bram/ram/WADDR_8

End 

Net : N_773_0_cascade_
T_20_14_wire_logic_cluster/lc_5/ltout
T_20_14_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_data_tmp_qZ0Z_19
T_23_18_wire_logic_cluster/lc_3/out
T_24_17_sp4_v_t_39
T_24_21_sp4_v_t_40
T_24_22_lc_trk_g2_0
T_24_22_input_2_4
T_24_22_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_external_address_qZ0Z_2
T_28_21_wire_logic_cluster/lc_2/out
T_28_21_lc_trk_g1_2
T_28_21_wire_logic_cluster/lc_2/in_1

T_28_21_wire_logic_cluster/lc_2/out
T_23_21_sp12_h_l_0
T_22_21_sp12_v_t_23
T_22_33_lc_trk_g1_0
T_22_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : M_this_data_tmp_qZ0Z_2
T_21_20_wire_logic_cluster/lc_1/out
T_21_18_sp4_v_t_47
T_21_22_lc_trk_g0_2
T_21_22_input_2_2
T_21_22_wire_logic_cluster/lc_2/in_2

End 

Net : this_ppu.un1_M_count_q_1_cry_5_s1_THRU_CO
T_14_13_wire_logic_cluster/lc_6/out
T_15_13_lc_trk_g1_6
T_15_13_wire_logic_cluster/lc_4/in_1

End 

Net : this_ppu.un1_M_count_q_1_cry_5_s1
T_14_13_wire_logic_cluster/lc_5/cout
T_14_13_wire_logic_cluster/lc_6/in_3

Net : this_vga_signals.line_clk_1
T_16_10_wire_logic_cluster/lc_2/out
T_16_10_lc_trk_g3_2
T_16_10_input_2_5
T_16_10_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_external_address_qZ0Z_3
T_28_21_wire_logic_cluster/lc_3/out
T_28_21_lc_trk_g1_3
T_28_21_wire_logic_cluster/lc_3/in_1

T_28_21_wire_logic_cluster/lc_3/out
T_29_20_sp4_v_t_39
T_29_24_sp4_v_t_40
T_30_28_sp4_h_l_5
T_33_28_lc_trk_g0_0
T_33_28_wire_io_cluster/io_0/D_OUT_0

End 

Net : M_this_ppu_oam_addr_3
T_17_20_wire_logic_cluster/lc_3/out
T_18_21_lc_trk_g2_3
T_18_21_wire_logic_cluster/lc_1/in_0

T_17_20_wire_logic_cluster/lc_3/out
T_17_19_sp4_v_t_38
T_18_23_sp4_h_l_3
T_22_23_sp4_h_l_3
T_25_23_sp4_v_t_45
T_25_25_lc_trk_g2_0
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3

T_17_20_wire_logic_cluster/lc_3/out
T_17_19_sp4_v_t_38
T_18_23_sp4_h_l_3
T_22_23_sp4_h_l_3
T_25_23_sp4_v_t_45
T_25_25_lc_trk_g2_0
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3

T_17_20_wire_logic_cluster/lc_3/out
T_18_20_lc_trk_g0_3
T_18_20_wire_logic_cluster/lc_7/in_0

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_lc_trk_g1_3
T_17_20_wire_logic_cluster/lc_3/in_1

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_lc_trk_g1_3
T_17_20_input_2_6
T_17_20_wire_logic_cluster/lc_6/in_2

End 

Net : this_ppu.un1_M_count_q_1_cry_4_s1
T_14_13_wire_logic_cluster/lc_4/cout
T_14_13_wire_logic_cluster/lc_5/in_3

Net : this_ppu.un1_M_count_q_1_cry_4_s1_THRU_CO
T_14_13_wire_logic_cluster/lc_5/out
T_15_13_lc_trk_g0_5
T_15_13_wire_logic_cluster/lc_2/in_1

End 

Net : N_101_cascade_
T_23_13_wire_logic_cluster/lc_3/ltout
T_23_13_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_data_tmp_qZ0Z_1
T_21_20_wire_logic_cluster/lc_6/out
T_20_20_sp12_h_l_0
T_24_20_lc_trk_g1_3
T_24_20_input_2_2
T_24_20_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_sprites_address_qZ0Z_9
T_22_14_wire_logic_cluster/lc_3/out
T_21_14_lc_trk_g3_3
T_21_14_wire_logic_cluster/lc_1/in_1

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_sp4_h_l_11
T_18_14_sp4_h_l_2
T_14_14_sp4_h_l_5
T_10_14_sp4_h_l_1
T_9_10_sp4_v_t_36
T_9_6_sp4_v_t_36
T_8_8_lc_trk_g1_1
T_8_8_input2_6
T_8_8_wire_bram/ram/WADDR_9

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_sp4_h_l_11
T_18_14_sp4_h_l_2
T_14_14_sp4_h_l_5
T_10_14_sp4_h_l_1
T_9_10_sp4_v_t_36
T_6_10_sp4_h_l_1
T_8_10_lc_trk_g2_4
T_8_10_input2_6
T_8_10_wire_bram/ram/WADDR_9

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_sp4_h_l_11
T_18_14_sp4_h_l_2
T_14_14_sp4_h_l_5
T_10_14_sp4_h_l_1
T_9_14_sp4_v_t_42
T_8_16_lc_trk_g1_7
T_8_16_input2_6
T_8_16_wire_bram/ram/WADDR_9

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_sp4_h_l_11
T_18_14_sp4_h_l_2
T_14_14_sp4_h_l_5
T_10_14_sp4_h_l_1
T_9_10_sp4_v_t_36
T_8_12_lc_trk_g1_1
T_8_12_input2_6
T_8_12_wire_bram/ram/WADDR_9

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_sp4_h_l_11
T_25_10_sp4_v_t_40
T_25_6_sp4_v_t_45
T_25_2_sp4_v_t_46
T_25_0_span4_vert_15
T_25_2_lc_trk_g0_2
T_25_2_input2_6
T_25_2_wire_bram/ram/WADDR_9

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_sp4_h_l_11
T_18_14_sp4_h_l_2
T_14_14_sp4_h_l_5
T_10_14_sp4_h_l_1
T_6_14_sp4_h_l_9
T_8_14_lc_trk_g2_4
T_8_14_input2_6
T_8_14_wire_bram/ram/WADDR_9

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_sp4_h_l_11
T_25_10_sp4_v_t_40
T_25_6_sp4_v_t_45
T_25_2_sp4_v_t_46
T_25_4_lc_trk_g3_3
T_25_4_input2_6
T_25_4_wire_bram/ram/WADDR_9

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_sp4_h_l_11
T_25_10_sp4_v_t_40
T_25_6_sp4_v_t_45
T_26_6_sp4_h_l_8
T_25_6_lc_trk_g0_0
T_25_6_input2_6
T_25_6_wire_bram/ram/WADDR_9

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_sp4_h_l_11
T_25_14_sp4_v_t_41
T_25_18_sp4_v_t_37
T_25_20_lc_trk_g2_0
T_25_20_input2_6
T_25_20_wire_bram/ram/WADDR_9

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_sp4_h_l_11
T_25_14_sp4_v_t_41
T_25_18_sp4_v_t_37
T_25_22_lc_trk_g0_0
T_25_22_input2_6
T_25_22_wire_bram/ram/WADDR_9

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_sp4_h_l_11
T_25_10_sp4_v_t_40
T_25_6_sp4_v_t_45
T_25_8_lc_trk_g2_0
T_25_8_input2_6
T_25_8_wire_bram/ram/WADDR_9

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_sp4_h_l_11
T_25_10_sp4_v_t_40
T_26_10_sp4_h_l_10
T_25_10_lc_trk_g0_2
T_25_10_input2_6
T_25_10_wire_bram/ram/WADDR_9

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_sp4_h_l_11
T_25_14_sp4_v_t_41
T_25_16_lc_trk_g2_4
T_25_16_input2_6
T_25_16_wire_bram/ram/WADDR_9

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_sp4_h_l_11
T_25_10_sp4_v_t_40
T_25_12_lc_trk_g3_5
T_25_12_input2_6
T_25_12_wire_bram/ram/WADDR_9

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_sp4_h_l_11
T_25_14_sp4_v_t_41
T_25_18_lc_trk_g0_4
T_25_18_input2_6
T_25_18_wire_bram/ram/WADDR_9

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_sp4_h_l_11
T_26_14_sp4_h_l_2
T_25_14_lc_trk_g0_2
T_25_14_input2_6
T_25_14_wire_bram/ram/WADDR_9

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_lc_trk_g1_3
T_22_14_wire_logic_cluster/lc_2/in_0

End 

Net : this_ppu.M_state_qZ0Z_2
T_18_20_wire_logic_cluster/lc_5/out
T_18_21_lc_trk_g0_5
T_18_21_input_2_1
T_18_21_wire_logic_cluster/lc_1/in_2

T_18_20_wire_logic_cluster/lc_5/out
T_18_20_lc_trk_g2_5
T_18_20_input_2_7
T_18_20_wire_logic_cluster/lc_7/in_2

End 

Net : this_ppu.un1_M_count_q_1_cry_3_s1
T_14_13_wire_logic_cluster/lc_3/cout
T_14_13_wire_logic_cluster/lc_4/in_3

Net : this_ppu.un1_M_count_q_1_cry_3_s1_THRU_CO
T_14_13_wire_logic_cluster/lc_4/out
T_15_13_lc_trk_g1_4
T_15_13_wire_logic_cluster/lc_3/in_0

End 

Net : M_this_external_address_qZ0Z_4
T_28_21_wire_logic_cluster/lc_4/out
T_28_21_lc_trk_g3_4
T_28_21_wire_logic_cluster/lc_4/in_1

T_28_21_wire_logic_cluster/lc_4/out
T_29_19_sp4_v_t_36
T_30_23_sp4_h_l_7
T_33_23_lc_trk_g1_2
T_33_23_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_602
T_21_16_wire_logic_cluster/lc_3/out
T_21_15_lc_trk_g0_3
T_21_15_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_data_tmp_qZ0Z_23
T_20_25_wire_logic_cluster/lc_1/out
T_21_25_sp4_h_l_2
T_23_25_lc_trk_g2_7
T_23_25_wire_logic_cluster/lc_2/in_1

End 

Net : M_this_data_tmp_qZ0Z_7
T_21_23_wire_logic_cluster/lc_7/out
T_21_23_sp4_h_l_3
T_22_23_lc_trk_g3_3
T_22_23_wire_logic_cluster/lc_7/in_1

End 

Net : M_this_data_tmp_qZ0Z_0
T_21_23_wire_logic_cluster/lc_1/out
T_21_23_sp4_h_l_7
T_23_23_lc_trk_g3_2
T_23_23_input_2_7
T_23_23_wire_logic_cluster/lc_7/in_2

End 

Net : M_this_data_tmp_qZ0Z_14
T_23_20_wire_logic_cluster/lc_4/out
T_23_18_sp4_v_t_37
T_23_22_lc_trk_g1_0
T_23_22_input_2_7
T_23_22_wire_logic_cluster/lc_7/in_2

End 

Net : M_this_data_tmp_qZ0Z_5
T_21_23_wire_logic_cluster/lc_0/out
T_22_23_sp4_h_l_0
T_23_23_lc_trk_g3_0
T_23_23_input_2_1
T_23_23_wire_logic_cluster/lc_1/in_2

End 

Net : M_this_data_tmp_qZ0Z_18
T_20_25_wire_logic_cluster/lc_6/out
T_21_24_sp4_v_t_45
T_22_24_sp4_h_l_1
T_24_24_lc_trk_g3_4
T_24_24_input_2_3
T_24_24_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_data_tmp_qZ0Z_15
T_22_19_wire_logic_cluster/lc_2/out
T_22_19_sp4_h_l_9
T_26_19_sp4_h_l_5
T_25_19_sp4_v_t_40
T_24_23_lc_trk_g1_5
T_24_23_input_2_4
T_24_23_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_external_address_qZ0Z_5
T_28_21_wire_logic_cluster/lc_5/out
T_28_21_lc_trk_g1_5
T_28_21_wire_logic_cluster/lc_5/in_1

T_28_21_wire_logic_cluster/lc_5/out
T_28_21_sp12_h_l_1
T_33_21_lc_trk_g0_2
T_33_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : this_ppu.un1_M_count_q_1_cry_2_s1_THRU_CO
T_14_13_wire_logic_cluster/lc_3/out
T_15_13_lc_trk_g0_3
T_15_13_input_2_7
T_15_13_wire_logic_cluster/lc_7/in_2

End 

Net : this_ppu.un1_M_count_q_1_cry_2_s1
T_14_13_wire_logic_cluster/lc_2/cout
T_14_13_wire_logic_cluster/lc_3/in_3

Net : M_this_external_address_qZ0Z_6
T_28_21_wire_logic_cluster/lc_6/out
T_28_21_lc_trk_g1_6
T_28_21_wire_logic_cluster/lc_6/in_1

T_28_21_wire_logic_cluster/lc_6/out
T_28_21_sp4_h_l_1
T_31_17_sp4_v_t_36
T_32_17_sp4_h_l_1
T_33_17_lc_trk_g0_4
T_33_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : M_this_map_address_qZ0Z_0
T_7_24_wire_logic_cluster/lc_0/out
T_7_24_lc_trk_g1_0
T_7_24_wire_logic_cluster/lc_0/in_1

T_7_24_wire_logic_cluster/lc_0/out
T_8_21_sp4_v_t_41
T_8_25_sp4_v_t_37
T_8_28_lc_trk_g0_5
T_8_28_input0_7
T_8_28_wire_bram/ram/WADDR_0
T_8_26_upADDR_0
T_8_26_wire_bram/ram/WADDR_0

T_7_24_wire_logic_cluster/lc_0/out
T_8_21_sp4_v_t_41
T_8_25_sp4_v_t_37
T_8_28_lc_trk_g0_5
T_8_28_input0_7
T_8_28_wire_bram/ram/WADDR_0

End 

Net : bfn_11_14_0_
T_11_14_wire_logic_cluster/carry_in_mux/cout
T_11_14_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_oam_address_qZ0Z_2
T_22_21_wire_logic_cluster/lc_5/out
T_14_21_sp12_h_l_1
T_20_21_lc_trk_g1_6
T_20_21_wire_logic_cluster/lc_0/in_1

T_22_21_wire_logic_cluster/lc_5/out
T_14_21_sp12_h_l_1
T_25_21_sp12_v_t_22
T_25_26_lc_trk_g3_6
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0

T_22_21_wire_logic_cluster/lc_5/out
T_14_21_sp12_h_l_1
T_25_21_sp12_v_t_22
T_25_26_lc_trk_g3_6
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0

T_22_21_wire_logic_cluster/lc_5/out
T_22_21_lc_trk_g2_5
T_22_21_wire_logic_cluster/lc_5/in_0

T_22_21_wire_logic_cluster/lc_5/out
T_21_21_lc_trk_g2_5
T_21_21_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_external_address_qZ0Z_7
T_28_21_wire_logic_cluster/lc_7/out
T_28_21_lc_trk_g1_7
T_28_21_wire_logic_cluster/lc_7/in_1

T_28_21_wire_logic_cluster/lc_7/out
T_28_16_sp12_v_t_22
T_28_4_sp12_v_t_22
T_28_5_sp4_v_t_44
T_29_5_sp4_h_l_9
T_33_5_span4_horz_9
T_33_5_lc_trk_g0_1
T_33_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : M_this_map_address_qZ0Z_1
T_7_24_wire_logic_cluster/lc_1/out
T_7_24_lc_trk_g3_1
T_7_24_wire_logic_cluster/lc_1/in_1

T_7_24_wire_logic_cluster/lc_1/out
T_6_24_sp4_h_l_10
T_9_24_sp4_v_t_47
T_8_28_lc_trk_g2_2
T_8_28_input0_6
T_8_28_wire_bram/ram/WADDR_1
T_8_26_upADDR_1
T_8_26_wire_bram/ram/WADDR_1

T_7_24_wire_logic_cluster/lc_1/out
T_6_24_sp4_h_l_10
T_9_24_sp4_v_t_47
T_8_28_lc_trk_g2_2
T_8_28_input0_6
T_8_28_wire_bram/ram/WADDR_1

End 

Net : M_this_data_tmp_qZ0Z_4
T_21_23_wire_logic_cluster/lc_3/out
T_22_23_lc_trk_g1_3
T_22_23_input_2_4
T_22_23_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_data_tmp_qZ0Z_11
T_23_21_wire_logic_cluster/lc_4/out
T_23_20_sp4_v_t_40
T_23_23_lc_trk_g0_0
T_23_23_input_2_6
T_23_23_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_data_tmp_qZ0Z_12
T_23_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_1
T_24_20_sp4_v_t_43
T_24_22_lc_trk_g2_6
T_24_22_input_2_0
T_24_22_wire_logic_cluster/lc_0/in_2

End 

Net : M_this_data_tmp_qZ0Z_17
T_23_24_wire_logic_cluster/lc_3/out
T_23_24_lc_trk_g1_3
T_23_24_input_2_2
T_23_24_wire_logic_cluster/lc_2/in_2

End 

Net : this_ppu.un1_M_count_q_1_cry_1_s1
T_14_13_wire_logic_cluster/lc_1/cout
T_14_13_wire_logic_cluster/lc_2/in_3

Net : this_ppu.un1_M_count_q_1_cry_1_s1_THRU_CO
T_14_13_wire_logic_cluster/lc_2/out
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_3/in_3

End 

Net : this_ppu.un1_M_count_q_1_cry_0_s1
T_14_13_wire_logic_cluster/lc_0/cout
T_14_13_wire_logic_cluster/lc_1/in_3

Net : this_ppu.un1_M_count_q_1_cry_0_s1_THRU_CO
T_14_13_wire_logic_cluster/lc_1/out
T_15_13_lc_trk_g0_1
T_15_13_input_2_1
T_15_13_wire_logic_cluster/lc_1/in_2

End 

Net : M_this_data_tmp_qZ0Z_6
T_22_22_wire_logic_cluster/lc_0/out
T_22_23_lc_trk_g0_0
T_22_23_input_2_0
T_22_23_wire_logic_cluster/lc_0/in_2

End 

Net : M_this_data_tmp_qZ0Z_8
T_23_20_wire_logic_cluster/lc_6/out
T_22_20_lc_trk_g3_6
T_22_20_input_2_5
T_22_20_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_data_tmp_qZ0Z_3
T_22_22_wire_logic_cluster/lc_4/out
T_23_22_lc_trk_g1_4
T_23_22_input_2_5
T_23_22_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_data_tmp_qZ0Z_20
T_23_24_wire_logic_cluster/lc_6/out
T_23_25_lc_trk_g1_6
T_23_25_input_2_3
T_23_25_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_data_tmp_qZ0Z_22
T_22_24_wire_logic_cluster/lc_5/out
T_22_25_lc_trk_g1_5
T_22_25_input_2_2
T_22_25_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_data_tmp_qZ0Z_16
T_22_24_wire_logic_cluster/lc_1/out
T_22_25_lc_trk_g1_1
T_22_25_input_2_0
T_22_25_wire_logic_cluster/lc_0/in_2

End 

Net : M_this_map_address_qZ0Z_2
T_7_24_wire_logic_cluster/lc_2/out
T_7_24_lc_trk_g1_2
T_7_24_wire_logic_cluster/lc_2/in_1

T_7_24_wire_logic_cluster/lc_2/out
T_5_24_sp4_h_l_1
T_8_24_sp4_v_t_43
T_8_28_lc_trk_g1_6
T_8_28_input0_5
T_8_28_wire_bram/ram/WADDR_2
T_8_26_upADDR_2
T_8_26_wire_bram/ram/WADDR_2

T_7_24_wire_logic_cluster/lc_2/out
T_5_24_sp4_h_l_1
T_8_24_sp4_v_t_43
T_8_28_lc_trk_g1_6
T_8_28_input0_5
T_8_28_wire_bram/ram/WADDR_2

End 

Net : M_this_oam_address_qZ0Z_4
T_19_21_wire_logic_cluster/lc_6/out
T_19_18_sp4_v_t_36
T_19_22_sp4_v_t_44
T_20_26_sp4_h_l_3
T_24_26_sp4_h_l_11
T_25_26_lc_trk_g2_3
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2

T_19_21_wire_logic_cluster/lc_6/out
T_19_18_sp4_v_t_36
T_19_22_sp4_v_t_44
T_20_26_sp4_h_l_3
T_24_26_sp4_h_l_11
T_25_26_lc_trk_g2_3
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2

T_19_21_wire_logic_cluster/lc_6/out
T_18_21_sp12_h_l_0
T_21_21_lc_trk_g1_0
T_21_21_wire_logic_cluster/lc_3/in_0

T_19_21_wire_logic_cluster/lc_6/out
T_19_21_lc_trk_g2_6
T_19_21_wire_logic_cluster/lc_6/in_0

End 

Net : M_this_data_count_q_cry_0_THRU_CO
T_18_15_wire_logic_cluster/lc_1/out
T_17_14_lc_trk_g2_1
T_17_14_wire_logic_cluster/lc_6/in_3

End 

Net : M_this_data_count_q_cry_0
T_18_15_wire_logic_cluster/lc_0/cout
T_18_15_wire_logic_cluster/lc_1/in_3

Net : this_vga_signals.un1_M_hcounter_d_cry_7
T_11_13_wire_logic_cluster/lc_6/cout
T_11_13_wire_logic_cluster/lc_7/in_3

Net : this_ppu.M_state_qZ0Z_3
T_18_20_wire_logic_cluster/lc_1/out
T_17_20_lc_trk_g2_1
T_17_20_wire_logic_cluster/lc_1/in_0

T_18_20_wire_logic_cluster/lc_1/out
T_17_20_lc_trk_g2_1
T_17_20_wire_logic_cluster/lc_5/in_0

T_18_20_wire_logic_cluster/lc_1/out
T_18_16_sp4_v_t_39
T_17_17_lc_trk_g2_7
T_17_17_wire_logic_cluster/lc_0/in_1

T_18_20_wire_logic_cluster/lc_1/out
T_17_21_lc_trk_g0_1
T_17_21_wire_logic_cluster/lc_2/in_1

End 

Net : M_this_map_address_qZ0Z_3
T_7_24_wire_logic_cluster/lc_3/out
T_7_24_lc_trk_g1_3
T_7_24_wire_logic_cluster/lc_3/in_1

T_7_24_wire_logic_cluster/lc_3/out
T_5_24_sp4_h_l_3
T_8_24_sp4_v_t_45
T_8_28_lc_trk_g0_0
T_8_28_input0_4
T_8_28_wire_bram/ram/WADDR_3
T_8_26_upADDR_3
T_8_26_wire_bram/ram/WADDR_3

T_7_24_wire_logic_cluster/lc_3/out
T_5_24_sp4_h_l_3
T_8_24_sp4_v_t_45
T_8_28_lc_trk_g0_0
T_8_28_input0_4
T_8_28_wire_bram/ram/WADDR_3

End 

Net : M_this_external_address_qZ0Z_8
T_28_22_wire_logic_cluster/lc_0/out
T_28_22_lc_trk_g0_0
T_28_22_input_2_0
T_28_22_wire_logic_cluster/lc_0/in_2

T_28_22_wire_logic_cluster/lc_0/out
T_28_18_sp12_v_t_23
T_17_18_sp12_h_l_0
T_16_18_sp12_v_t_23
T_16_26_sp4_v_t_37
T_16_30_sp4_v_t_37
T_16_33_lc_trk_g0_5
T_16_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : this_vga_signals.un1_M_hcounter_d_cry_6
T_11_13_wire_logic_cluster/lc_5/cout
T_11_13_wire_logic_cluster/lc_6/in_3

Net : M_this_vga_signals_pixel_clk_0_0
T_9_15_wire_logic_cluster/lc_6/out
T_9_15_lc_trk_g0_6
T_9_15_wire_logic_cluster/lc_4/in_0

End 

Net : M_this_map_address_qZ0Z_4
T_7_24_wire_logic_cluster/lc_4/out
T_7_24_lc_trk_g3_4
T_7_24_wire_logic_cluster/lc_4/in_1

T_7_24_wire_logic_cluster/lc_4/out
T_6_24_sp4_h_l_0
T_9_24_sp4_v_t_37
T_8_28_lc_trk_g1_0
T_8_28_input0_3
T_8_28_wire_bram/ram/WADDR_4
T_8_26_upADDR_4
T_8_26_wire_bram/ram/WADDR_4

T_7_24_wire_logic_cluster/lc_4/out
T_6_24_sp4_h_l_0
T_9_24_sp4_v_t_37
T_8_28_lc_trk_g1_0
T_8_28_input0_3
T_8_28_wire_bram/ram/WADDR_4

End 

Net : M_this_data_tmp_qZ0Z_13
T_23_20_wire_logic_cluster/lc_3/out
T_24_19_sp4_v_t_39
T_24_23_lc_trk_g1_2
T_24_23_input_2_3
T_24_23_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_data_tmp_qZ0Z_21
T_21_25_wire_logic_cluster/lc_4/out
T_22_25_sp4_h_l_8
T_24_25_lc_trk_g2_5
T_24_25_input_2_7
T_24_25_wire_logic_cluster/lc_7/in_2

End 

Net : M_this_data_tmp_qZ0Z_9
T_23_21_wire_logic_cluster/lc_1/out
T_24_19_sp4_v_t_46
T_24_23_lc_trk_g1_3
T_24_23_input_2_0
T_24_23_wire_logic_cluster/lc_0/in_2

End 

Net : M_this_data_tmp_qZ0Z_10
T_23_20_wire_logic_cluster/lc_0/out
T_24_20_lc_trk_g0_0
T_24_20_input_2_6
T_24_20_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_oam_address_qZ0Z_3
T_21_21_wire_logic_cluster/lc_4/out
T_20_21_lc_trk_g2_4
T_20_21_wire_logic_cluster/lc_0/in_0

T_21_21_wire_logic_cluster/lc_4/out
T_14_21_sp12_h_l_0
T_25_21_sp12_v_t_23
T_25_26_lc_trk_g3_7
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1

T_21_21_wire_logic_cluster/lc_4/out
T_14_21_sp12_h_l_0
T_25_21_sp12_v_t_23
T_25_26_lc_trk_g3_7
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1

T_21_21_wire_logic_cluster/lc_4/out
T_21_21_lc_trk_g0_4
T_21_21_input_2_4
T_21_21_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_oam_address_qZ0Z_5
T_21_21_wire_logic_cluster/lc_3/out
T_21_20_sp4_v_t_38
T_22_24_sp4_h_l_9
T_25_24_sp4_v_t_39
T_25_26_lc_trk_g2_2
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3

T_21_21_wire_logic_cluster/lc_3/out
T_21_20_sp4_v_t_38
T_22_24_sp4_h_l_9
T_25_24_sp4_v_t_39
T_25_26_lc_trk_g2_2
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3

T_21_21_wire_logic_cluster/lc_3/out
T_21_21_lc_trk_g0_3
T_21_21_input_2_3
T_21_21_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_external_address_qZ0Z_9
T_28_22_wire_logic_cluster/lc_1/out
T_28_22_lc_trk_g2_1
T_28_22_input_2_1
T_28_22_wire_logic_cluster/lc_1/in_2

T_28_22_wire_logic_cluster/lc_1/out
T_28_19_sp12_v_t_22
T_28_26_sp4_v_t_38
T_28_30_sp4_v_t_43
T_24_33_span4_horz_r_3
T_25_33_lc_trk_g1_7
T_25_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : this_vga_signals.un1_M_hcounter_d_cry_5
T_11_13_wire_logic_cluster/lc_4/cout
T_11_13_wire_logic_cluster/lc_5/in_3

Net : M_this_substate_qZ0
T_15_17_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g0_1
T_15_16_wire_logic_cluster/lc_0/in_1

T_15_17_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g0_1
T_15_16_wire_logic_cluster/lc_4/in_1

T_15_17_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g0_1
T_15_17_wire_logic_cluster/lc_1/in_0

End 

Net : this_vga_signals_M_this_state_q_srsts_0_1_i_a2_0_0_1
T_15_16_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g0_0
T_15_17_wire_logic_cluster/lc_1/in_1

T_15_16_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g0_0
T_16_16_input_2_2
T_16_16_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_map_address_qZ0Z_5
T_7_24_wire_logic_cluster/lc_5/out
T_7_24_lc_trk_g1_5
T_7_24_wire_logic_cluster/lc_5/in_1

T_7_24_wire_logic_cluster/lc_5/out
T_5_24_sp4_h_l_7
T_8_24_sp4_v_t_42
T_8_28_lc_trk_g1_7
T_8_28_input0_2
T_8_28_wire_bram/ram/WADDR_5
T_8_26_upADDR_5
T_8_26_wire_bram/ram/WADDR_5

T_7_24_wire_logic_cluster/lc_5/out
T_5_24_sp4_h_l_7
T_8_24_sp4_v_t_42
T_8_28_lc_trk_g1_7
T_8_28_input0_2
T_8_28_wire_bram/ram/WADDR_5

End 

Net : M_this_external_address_qZ0Z_10
T_28_22_wire_logic_cluster/lc_2/out
T_28_22_lc_trk_g0_2
T_28_22_input_2_2
T_28_22_wire_logic_cluster/lc_2/in_2

T_28_22_wire_logic_cluster/lc_2/out
T_28_21_sp4_v_t_36
T_28_25_sp4_v_t_44
T_25_29_sp4_h_l_9
T_21_29_sp4_h_l_9
T_20_29_sp4_v_t_44
T_20_33_lc_trk_g0_1
T_20_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : this_vga_signals.un1_M_hcounter_d_cry_4
T_11_13_wire_logic_cluster/lc_3/cout
T_11_13_wire_logic_cluster/lc_4/in_3

Net : M_this_map_address_qZ0Z_6
T_7_24_wire_logic_cluster/lc_6/out
T_7_24_lc_trk_g1_6
T_7_24_wire_logic_cluster/lc_6/in_1

T_7_24_wire_logic_cluster/lc_6/out
T_6_24_sp4_h_l_4
T_9_24_sp4_v_t_44
T_8_28_lc_trk_g2_1
T_8_28_input0_1
T_8_28_wire_bram/ram/WADDR_6
T_8_26_upADDR_6
T_8_26_wire_bram/ram/WADDR_6

T_7_24_wire_logic_cluster/lc_6/out
T_6_24_sp4_h_l_4
T_9_24_sp4_v_t_44
T_8_28_lc_trk_g2_1
T_8_28_input0_1
T_8_28_wire_bram/ram/WADDR_6

End 

Net : this_vga_signals.un1_M_hcounter_d_cry_3
T_11_13_wire_logic_cluster/lc_2/cout
T_11_13_wire_logic_cluster/lc_3/in_3

Net : M_this_external_address_qZ0Z_11
T_28_22_wire_logic_cluster/lc_3/out
T_28_22_lc_trk_g0_3
T_28_22_input_2_3
T_28_22_wire_logic_cluster/lc_3/in_2

T_28_22_wire_logic_cluster/lc_3/out
T_28_21_sp4_v_t_38
T_28_25_sp4_v_t_46
T_28_29_sp4_v_t_42
T_28_33_span4_horz_r_1
T_30_33_lc_trk_g0_1
T_30_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : M_this_map_address_qZ0Z_7
T_7_24_wire_logic_cluster/lc_7/out
T_7_24_lc_trk_g1_7
T_7_24_wire_logic_cluster/lc_7/in_1

T_7_24_wire_logic_cluster/lc_7/out
T_5_24_sp4_h_l_11
T_8_24_sp4_v_t_41
T_8_28_lc_trk_g0_4
T_8_28_input0_0
T_8_28_wire_bram/ram/WADDR_7
T_8_26_upADDR_7
T_8_26_wire_bram/ram/WADDR_7

T_7_24_wire_logic_cluster/lc_7/out
T_5_24_sp4_h_l_11
T_8_24_sp4_v_t_41
T_8_28_lc_trk_g0_4
T_8_28_input0_0
T_8_28_wire_bram/ram/WADDR_7

End 

Net : M_this_map_address_qZ0Z_9
T_7_25_wire_logic_cluster/lc_1/out
T_6_25_sp4_h_l_10
T_9_25_sp4_v_t_47
T_8_28_lc_trk_g3_7
T_8_28_input2_6
T_8_28_wire_bram/ram/WADDR_9
T_8_26_upADDR_9
T_8_26_wire_bram/ram/WADDR_9

T_7_25_wire_logic_cluster/lc_1/out
T_6_25_sp4_h_l_10
T_9_25_sp4_v_t_47
T_8_28_lc_trk_g3_7
T_8_28_input2_6
T_8_28_wire_bram/ram/WADDR_9

T_7_25_wire_logic_cluster/lc_1/out
T_7_25_lc_trk_g0_1
T_7_25_wire_logic_cluster/lc_1/in_0

End 

Net : M_this_map_address_qZ0Z_8
T_7_25_wire_logic_cluster/lc_0/out
T_8_23_sp4_v_t_44
T_8_27_sp4_v_t_40
T_8_28_lc_trk_g3_0
T_8_28_input2_7
T_8_28_wire_bram/ram/WADDR_8
T_8_26_upADDR_8
T_8_26_wire_bram/ram/WADDR_8

T_7_25_wire_logic_cluster/lc_0/out
T_8_23_sp4_v_t_44
T_8_27_sp4_v_t_40
T_8_28_lc_trk_g3_0
T_8_28_input2_7
T_8_28_wire_bram/ram/WADDR_8

T_7_25_wire_logic_cluster/lc_0/out
T_7_25_lc_trk_g3_0
T_7_25_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_external_address_qZ0Z_12
T_28_22_wire_logic_cluster/lc_4/out
T_28_22_lc_trk_g2_4
T_28_22_input_2_4
T_28_22_wire_logic_cluster/lc_4/in_2

T_28_22_wire_logic_cluster/lc_4/out
T_29_20_sp4_v_t_36
T_30_24_sp4_h_l_7
T_33_24_lc_trk_g1_2
T_33_24_wire_io_cluster/io_1/D_OUT_0

End 

Net : this_delay_clk.M_pipe_qZ0Z_3
T_15_18_wire_logic_cluster/lc_7/out
T_13_18_sp12_h_l_1
T_20_18_lc_trk_g0_1
T_20_18_wire_logic_cluster/lc_5/in_0

End 

Net : this_reset_cond.M_stage_qZ0Z_3
T_14_18_wire_logic_cluster/lc_6/out
T_14_18_sp4_h_l_1
T_18_18_sp4_h_l_4
T_19_18_lc_trk_g3_4
T_19_18_wire_logic_cluster/lc_6/in_3

End 

Net : this_reset_cond.M_stage_qZ0Z_0
T_17_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_37
T_14_14_sp4_h_l_0
T_14_14_lc_trk_g0_5
T_14_14_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.un1_M_hcounter_d_cry_2
T_11_13_wire_logic_cluster/lc_1/cout
T_11_13_wire_logic_cluster/lc_2/in_3

Net : M_this_external_address_qZ0Z_13
T_28_22_wire_logic_cluster/lc_5/out
T_28_22_lc_trk_g0_5
T_28_22_input_2_5
T_28_22_wire_logic_cluster/lc_5/in_2

T_28_22_wire_logic_cluster/lc_5/out
T_29_21_sp4_v_t_43
T_30_21_sp4_h_l_11
T_33_21_lc_trk_g1_6
T_33_21_wire_io_cluster/io_1/D_OUT_0

End 

Net : this_reset_cond.M_stage_qZ0Z_8
T_26_18_wire_logic_cluster/lc_2/out
T_27_18_sp4_h_l_4
T_31_18_sp4_h_l_0
T_32_18_lc_trk_g3_0
T_32_18_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.un1_M_hcounter_d_cry_1
T_11_13_wire_logic_cluster/lc_0/cout
T_11_13_wire_logic_cluster/lc_1/in_3

Net : this_reset_cond.M_stage_qZ0Z_5
T_20_18_wire_logic_cluster/lc_1/out
T_16_18_sp12_h_l_1
T_26_18_lc_trk_g0_6
T_26_18_wire_logic_cluster/lc_3/in_3

End 

Net : M_this_external_address_qZ0Z_14
T_28_22_wire_logic_cluster/lc_6/out
T_28_22_lc_trk_g2_6
T_28_22_input_2_6
T_28_22_wire_logic_cluster/lc_6/in_2

T_28_22_wire_logic_cluster/lc_6/out
T_28_16_sp12_v_t_23
T_29_16_sp12_h_l_0
T_33_16_lc_trk_g1_0
T_33_16_wire_io_cluster/io_1/D_OUT_0

End 

Net : this_vga_signals.M_this_state_q_srsts_0_1_i_a2_0_0Z0Z_2_cascade_
T_15_16_wire_logic_cluster/lc_4/ltout
T_15_16_wire_logic_cluster/lc_5/in_2

End 

Net : this_reset_cond.M_stage_qZ0Z_1
T_14_14_wire_logic_cluster/lc_6/out
T_14_13_sp4_v_t_44
T_14_16_lc_trk_g1_4
T_14_16_wire_logic_cluster/lc_4/in_3

End 

Net : this_reset_cond.M_stage_qZ0Z_2
T_14_16_wire_logic_cluster/lc_4/out
T_14_15_sp4_v_t_40
T_14_18_lc_trk_g1_0
T_14_18_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_ramdac.N_2807_reto
T_9_15_wire_logic_cluster/lc_5/out
T_9_15_lc_trk_g2_5
T_9_15_wire_logic_cluster/lc_5/in_0

T_9_15_wire_logic_cluster/lc_5/out
T_8_15_sp4_h_l_2
T_7_15_sp4_v_t_39
T_7_16_lc_trk_g2_7
T_7_16_wire_logic_cluster/lc_4/in_3

End 

Net : M_this_external_address_qZ0Z_15
T_28_22_wire_logic_cluster/lc_7/out
T_28_22_lc_trk_g2_7
T_28_22_wire_logic_cluster/lc_7/in_0

T_28_22_wire_logic_cluster/lc_7/out
T_28_17_sp12_v_t_22
T_28_5_sp12_v_t_22
T_28_6_sp4_v_t_44
T_29_6_sp4_h_l_9
T_33_6_span4_horz_0
T_33_6_lc_trk_g1_0
T_33_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : this_ppu.M_state_qZ0Z_4
T_18_20_wire_logic_cluster/lc_7/out
T_18_20_lc_trk_g1_7
T_18_20_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_ramdac.M_this_vga_ramdac_en_reto_0
T_9_14_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g0_2
T_9_14_input_2_2
T_9_14_wire_logic_cluster/lc_2/in_2

T_9_14_wire_logic_cluster/lc_2/out
T_9_14_sp4_h_l_9
T_8_14_sp4_v_t_44
T_7_16_lc_trk_g2_1
T_7_16_wire_logic_cluster/lc_4/in_1

T_9_14_wire_logic_cluster/lc_2/out
T_9_14_sp4_h_l_9
T_5_14_sp4_h_l_0
T_4_14_lc_trk_g1_0
T_4_14_wire_logic_cluster/lc_6/in_3

T_9_14_wire_logic_cluster/lc_2/out
T_7_14_sp4_h_l_1
T_6_14_sp4_v_t_42
T_5_15_lc_trk_g3_2
T_5_15_wire_logic_cluster/lc_6/in_3

T_9_14_wire_logic_cluster/lc_2/out
T_7_14_sp4_h_l_1
T_6_14_sp4_v_t_42
T_6_16_lc_trk_g2_7
T_6_16_wire_logic_cluster/lc_6/in_3

T_9_14_wire_logic_cluster/lc_2/out
T_9_14_sp4_h_l_9
T_5_14_sp4_h_l_0
T_4_14_sp4_v_t_37
T_4_15_lc_trk_g2_5
T_4_15_wire_logic_cluster/lc_1/in_0

T_9_14_wire_logic_cluster/lc_2/out
T_9_14_sp4_h_l_9
T_5_14_sp4_h_l_0
T_4_14_sp4_v_t_37
T_4_16_lc_trk_g3_0
T_4_16_wire_logic_cluster/lc_3/in_0

End 

Net : this_vga_ramdac.N_2806_reto
T_9_14_wire_logic_cluster/lc_1/out
T_9_14_lc_trk_g2_1
T_9_14_input_2_1
T_9_14_wire_logic_cluster/lc_1/in_2

T_9_14_wire_logic_cluster/lc_1/out
T_5_14_sp12_h_l_1
T_4_14_lc_trk_g0_1
T_4_14_wire_logic_cluster/lc_6/in_1

End 

Net : this_vga_ramdac.N_2808_reto
T_9_15_wire_logic_cluster/lc_2/out
T_9_15_lc_trk_g0_2
T_9_15_input_2_2
T_9_15_wire_logic_cluster/lc_2/in_2

T_9_15_wire_logic_cluster/lc_2/out
T_7_15_sp4_h_l_1
T_3_15_sp4_h_l_9
T_4_15_lc_trk_g3_1
T_4_15_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_ramdac.N_2809_reto
T_9_15_wire_logic_cluster/lc_1/out
T_9_15_lc_trk_g0_1
T_9_15_input_2_1
T_9_15_wire_logic_cluster/lc_1/in_2

T_9_15_wire_logic_cluster/lc_1/out
T_5_15_sp12_h_l_1
T_5_15_lc_trk_g0_2
T_5_15_wire_logic_cluster/lc_6/in_0

End 

Net : this_vga_ramdac.N_2810_reto
T_9_15_wire_logic_cluster/lc_7/out
T_9_15_lc_trk_g2_7
T_9_15_input_2_7
T_9_15_wire_logic_cluster/lc_7/in_2

T_9_15_wire_logic_cluster/lc_7/out
T_9_15_sp4_h_l_3
T_5_15_sp4_h_l_11
T_4_15_sp4_v_t_46
T_4_16_lc_trk_g2_6
T_4_16_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_ramdac.N_2811_reto
T_9_15_wire_logic_cluster/lc_0/out
T_9_15_lc_trk_g0_0
T_9_15_input_2_0
T_9_15_wire_logic_cluster/lc_0/in_2

T_9_15_wire_logic_cluster/lc_0/out
T_8_15_sp4_h_l_8
T_7_15_sp4_v_t_45
T_6_16_lc_trk_g3_5
T_6_16_wire_logic_cluster/lc_6/in_0

End 

Net : this_delay_clk.M_pipe_qZ0Z_2
T_14_18_wire_logic_cluster/lc_5/out
T_15_18_lc_trk_g1_5
T_15_18_wire_logic_cluster/lc_7/in_3

End 

Net : this_delay_clk.M_pipe_qZ0Z_1
T_14_18_wire_logic_cluster/lc_7/out
T_14_18_lc_trk_g1_7
T_14_18_wire_logic_cluster/lc_5/in_3

End 

Net : this_delay_clk.M_pipe_qZ0Z_0
T_14_18_wire_logic_cluster/lc_3/out
T_14_18_lc_trk_g1_3
T_14_18_wire_logic_cluster/lc_7/in_3

End 

Net : this_reset_cond.M_stage_qZ0Z_7
T_26_18_wire_logic_cluster/lc_7/out
T_26_18_lc_trk_g2_7
T_26_18_wire_logic_cluster/lc_2/in_3

End 

Net : this_reset_cond.M_stage_qZ0Z_6
T_26_18_wire_logic_cluster/lc_3/out
T_26_18_lc_trk_g1_3
T_26_18_wire_logic_cluster/lc_7/in_3

End 

Net : this_reset_cond.M_stage_qZ0Z_4
T_19_18_wire_logic_cluster/lc_6/out
T_20_18_lc_trk_g0_6
T_20_18_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals_vvisibility_i
T_5_29_wire_logic_cluster/lc_3/out
T_5_28_sp12_v_t_22
T_5_33_lc_trk_g0_6
T_5_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : this_vga_signals.un4_hsynclt9
T_11_15_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g0_1
T_10_16_wire_logic_cluster/lc_1/in_0

End 

Net : this_vga_signals.un2_vsynclt8
T_12_12_wire_logic_cluster/lc_2/out
T_12_12_lc_trk_g3_2
T_12_12_wire_logic_cluster/lc_1/in_0

End 

Net : this_vga_signals.un2_hsynclto3_0
T_12_14_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g1_1
T_12_14_wire_logic_cluster/lc_7/in_1

T_12_14_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g1_1
T_12_15_wire_logic_cluster/lc_6/in_0

End 

Net : this_vga_signals.un2_hsynclt7
T_12_15_wire_logic_cluster/lc_3/out
T_12_12_sp4_v_t_46
T_9_16_sp4_h_l_4
T_10_16_lc_trk_g2_4
T_10_16_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_signals.un2_hsynclt6_0
T_12_14_wire_logic_cluster/lc_7/out
T_12_15_lc_trk_g0_7
T_12_15_wire_logic_cluster/lc_3/in_0

End 

Net : port_address_in_1
T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_21_sp12_v_t_23
T_15_21_sp12_h_l_0
T_18_21_sp4_h_l_5
T_17_17_sp4_v_t_40
T_17_19_lc_trk_g2_5
T_17_19_wire_logic_cluster/lc_1/in_0

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_21_sp12_v_t_23
T_15_21_sp12_h_l_0
T_18_21_sp4_h_l_5
T_17_17_sp4_v_t_47
T_16_18_lc_trk_g3_7
T_16_18_wire_logic_cluster/lc_0/in_0

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_21_sp12_v_t_23
T_15_21_sp12_h_l_0
T_18_21_sp4_h_l_5
T_17_17_sp4_v_t_40
T_17_13_sp4_v_t_36
T_16_16_lc_trk_g2_4
T_16_16_wire_logic_cluster/lc_6/in_0

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_21_sp12_v_t_23
T_15_21_sp12_h_l_0
T_18_21_sp4_h_l_5
T_17_17_sp4_v_t_40
T_14_17_sp4_h_l_5
T_15_17_lc_trk_g2_5
T_15_17_wire_logic_cluster/lc_7/in_0

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_21_sp12_v_t_23
T_15_21_sp12_h_l_0
T_16_21_sp4_h_l_3
T_15_17_sp4_v_t_38
T_15_13_sp4_v_t_38
T_15_16_lc_trk_g0_6
T_15_16_input_2_0
T_15_16_wire_logic_cluster/lc_0/in_2

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_21_sp12_v_t_23
T_15_21_sp12_h_l_0
T_16_21_sp4_h_l_3
T_15_17_sp4_v_t_38
T_15_13_sp4_v_t_38
T_15_16_lc_trk_g0_6
T_15_16_wire_logic_cluster/lc_4/in_0

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_21_sp12_v_t_23
T_15_21_sp12_h_l_0
T_16_21_sp4_h_l_3
T_15_17_sp4_v_t_38
T_15_13_sp4_v_t_38
T_15_15_lc_trk_g3_3
T_15_15_wire_logic_cluster/lc_4/in_0

End 

Net : port_data_c_0
T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_32_sp4_v_t_44
T_11_32_sp4_h_l_9
T_10_28_sp4_v_t_44
T_10_24_sp4_v_t_37
T_9_25_lc_trk_g2_5
T_9_25_wire_logic_cluster/lc_3/in_0

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_23_sp12_v_t_23
T_15_23_sp12_h_l_0
T_21_23_lc_trk_g1_7
T_21_23_wire_logic_cluster/lc_1/in_3

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_23_sp12_v_t_23
T_15_23_sp12_h_l_0
T_20_23_sp4_h_l_7
T_23_23_sp4_v_t_37
T_22_24_lc_trk_g2_5
T_22_24_wire_logic_cluster/lc_1/in_0

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_23_sp12_v_t_23
T_15_23_sp12_h_l_0
T_18_23_sp4_h_l_5
T_22_23_sp4_h_l_5
T_25_23_sp4_v_t_40
T_24_24_lc_trk_g3_0
T_24_24_input_2_5
T_24_24_wire_logic_cluster/lc_5/in_2

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_23_sp12_v_t_23
T_15_23_sp12_h_l_0
T_20_23_sp4_h_l_7
T_19_19_sp4_v_t_37
T_19_15_sp4_v_t_38
T_18_16_lc_trk_g2_6
T_18_16_wire_logic_cluster/lc_7/in_1

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_23_sp12_v_t_23
T_15_23_sp12_h_l_0
T_20_23_sp4_h_l_7
T_23_19_sp4_v_t_42
T_23_20_lc_trk_g3_2
T_23_20_wire_logic_cluster/lc_6/in_3

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_23_sp12_v_t_23
T_15_23_sp12_h_l_0
T_20_23_sp4_h_l_7
T_19_19_sp4_v_t_37
T_19_15_sp4_v_t_38
T_16_15_sp4_h_l_3
T_20_15_sp4_h_l_6
T_20_15_lc_trk_g0_3
T_20_15_wire_logic_cluster/lc_0/in_1

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_23_sp12_v_t_23
T_15_23_sp12_h_l_0
T_18_23_sp4_h_l_5
T_22_23_sp4_h_l_5
T_26_23_sp4_h_l_8
T_29_19_sp4_v_t_45
T_28_22_lc_trk_g3_5
T_28_22_wire_logic_cluster/lc_0/in_0

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_23_sp12_v_t_23
T_15_23_sp12_h_l_0
T_20_23_sp4_h_l_7
T_19_19_sp4_v_t_37
T_19_15_sp4_v_t_38
T_16_15_sp4_h_l_3
T_20_15_sp4_h_l_6
T_21_15_lc_trk_g2_6
T_21_15_input_2_4
T_21_15_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.un4_hsynclto7_0
T_12_15_wire_logic_cluster/lc_6/out
T_11_15_lc_trk_g2_6
T_11_15_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_signals.vsync_1_2_cascade_
T_12_12_wire_logic_cluster/lc_0/ltout
T_12_12_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.vsync_1_3
T_12_11_wire_logic_cluster/lc_7/out
T_12_12_lc_trk_g1_7
T_12_12_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_signals_hsync_1_i
T_10_16_wire_logic_cluster/lc_1/out
T_6_16_sp12_h_l_1
T_5_16_sp12_v_t_22
T_5_25_sp4_v_t_36
T_5_29_sp4_v_t_36
T_1_33_span4_horz_r_0
T_2_33_lc_trk_g0_4
T_2_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : port_address_in_6
T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_24_17_sp4_h_l_1
T_23_17_sp4_v_t_42
T_22_20_lc_trk_g3_2
T_22_20_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals_hvisibility_i
T_10_17_wire_logic_cluster/lc_6/out
T_0_17_span12_horz_0
T_12_17_sp12_v_t_23
T_0_29_span12_horz_0
T_4_29_sp4_h_l_5
T_3_29_sp4_v_t_46
T_3_33_lc_trk_g1_3
T_3_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : port_address_in_4
T_33_23_wire_io_cluster/io_1/D_IN_0
T_31_23_sp12_h_l_0
T_19_23_sp12_h_l_0
T_18_11_sp12_v_t_23
T_18_17_sp4_v_t_39
T_17_19_lc_trk_g0_2
T_17_19_wire_logic_cluster/lc_1/in_1

T_33_23_wire_io_cluster/io_1/D_IN_0
T_31_23_sp12_h_l_0
T_19_23_sp12_h_l_0
T_18_23_sp4_h_l_1
T_17_19_sp4_v_t_36
T_17_15_sp4_v_t_44
T_16_18_lc_trk_g3_4
T_16_18_wire_logic_cluster/lc_0/in_1

T_33_23_wire_io_cluster/io_1/D_IN_0
T_31_23_sp12_h_l_0
T_19_23_sp12_h_l_0
T_18_23_sp4_h_l_1
T_17_19_sp4_v_t_36
T_17_15_sp4_v_t_44
T_16_16_lc_trk_g3_4
T_16_16_wire_logic_cluster/lc_6/in_1

T_33_23_wire_io_cluster/io_1/D_IN_0
T_31_23_sp12_h_l_0
T_19_23_sp12_h_l_0
T_18_11_sp12_v_t_23
T_18_17_sp4_v_t_39
T_15_17_sp4_h_l_8
T_15_17_lc_trk_g1_5
T_15_17_wire_logic_cluster/lc_7/in_1

T_33_23_wire_io_cluster/io_1/D_IN_0
T_23_23_sp12_h_l_0
T_11_23_sp12_h_l_0
T_16_23_sp4_h_l_7
T_15_19_sp4_v_t_42
T_15_15_sp4_v_t_38
T_15_16_lc_trk_g2_6
T_15_16_wire_logic_cluster/lc_0/in_0

T_33_23_wire_io_cluster/io_1/D_IN_0
T_23_23_sp12_h_l_0
T_11_23_sp12_h_l_0
T_16_23_sp4_h_l_7
T_15_19_sp4_v_t_42
T_15_15_sp4_v_t_38
T_15_16_lc_trk_g2_6
T_15_16_input_2_4
T_15_16_wire_logic_cluster/lc_4/in_2

T_33_23_wire_io_cluster/io_1/D_IN_0
T_31_23_sp12_h_l_0
T_19_23_sp12_h_l_0
T_18_23_sp4_h_l_1
T_17_19_sp4_v_t_36
T_17_15_sp4_v_t_44
T_14_15_sp4_h_l_9
T_15_15_lc_trk_g2_1
T_15_15_wire_logic_cluster/lc_4/in_1

End 

Net : this_vga_signals_vsync_1_i
T_12_12_wire_logic_cluster/lc_1/out
T_8_12_sp12_h_l_1
T_7_12_sp12_v_t_22
T_7_21_sp4_v_t_36
T_7_25_sp4_v_t_44
T_4_29_sp4_h_l_9
T_3_29_sp4_v_t_44
T_3_33_lc_trk_g0_1
T_3_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : port_address_in_2
T_22_33_wire_io_cluster/io_1/D_IN_0
T_22_31_sp12_v_t_23
T_22_19_sp12_v_t_23
T_22_20_lc_trk_g2_7
T_22_20_wire_logic_cluster/lc_4/in_1

End 

Net : N_36
T_17_19_wire_logic_cluster/lc_1/out
T_17_16_sp4_v_t_42
T_18_16_sp4_h_l_7
T_17_16_lc_trk_g0_7
T_17_16_wire_logic_cluster/lc_5/in_0

T_17_19_wire_logic_cluster/lc_1/out
T_17_19_sp4_h_l_7
T_16_15_sp4_v_t_37
T_15_17_lc_trk_g1_0
T_15_17_input_2_1
T_15_17_wire_logic_cluster/lc_1/in_2

End 

Net : CONSTANT_ONE_NET
T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp4_h_l_8
T_8_27_lc_trk_g3_5
T_8_27_wire_bram/ram/RE

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp4_h_l_8
T_9_27_sp4_v_t_36
T_8_28_lc_trk_g2_4
T_8_28_wire_bram/ram/WE

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp4_h_l_8
T_9_27_sp4_v_t_36
T_9_23_sp4_v_t_41
T_8_25_lc_trk_g0_4
T_8_25_wire_bram/ram/RE

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp4_h_l_8
T_9_27_sp4_v_t_36
T_9_23_sp4_v_t_36
T_8_26_lc_trk_g2_4
T_8_26_wire_bram/ram/WE

T_5_27_wire_logic_cluster/lc_4/out
T_4_27_sp4_h_l_0
T_0_27_span4_horz_13
T_0_23_span4_vert_t_14
T_0_19_span4_vert_t_14
T_0_21_lc_trk_g1_2
T_0_21_wire_io_cluster/io_1/D_OUT_0

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp4_h_l_8
T_9_27_sp4_v_t_36
T_9_23_sp4_v_t_41
T_9_19_sp4_v_t_42
T_9_15_sp4_v_t_38
T_6_15_sp4_h_l_9
T_8_15_lc_trk_g2_4
T_8_15_wire_bram/ram/RE

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp4_h_l_8
T_9_27_sp4_v_t_36
T_9_23_sp4_v_t_41
T_9_19_sp4_v_t_37
T_9_15_sp4_v_t_45
T_8_16_lc_trk_g3_5
T_8_16_wire_bram/ram/WE

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp4_h_l_8
T_9_27_sp4_v_t_36
T_9_23_sp4_v_t_41
T_9_19_sp4_v_t_42
T_9_15_sp4_v_t_38
T_6_15_sp4_h_l_9
T_9_15_sp4_v_t_44
T_9_11_sp4_v_t_40
T_8_13_lc_trk_g1_5
T_8_13_wire_bram/ram/RE

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp4_h_l_8
T_9_27_sp4_v_t_36
T_9_23_sp4_v_t_41
T_9_19_sp4_v_t_37
T_9_15_sp4_v_t_45
T_9_11_sp4_v_t_45
T_8_14_lc_trk_g3_5
T_8_14_wire_bram/ram/WE

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp4_h_l_8
T_9_27_sp4_v_t_36
T_9_23_sp4_v_t_41
T_9_19_sp4_v_t_42
T_9_15_sp4_v_t_38
T_6_15_sp4_h_l_9
T_5_11_sp4_v_t_44
T_6_11_sp4_h_l_9
T_8_11_lc_trk_g2_4
T_8_11_wire_bram/ram/RE

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp4_h_l_8
T_9_27_sp4_v_t_36
T_9_23_sp4_v_t_41
T_9_19_sp4_v_t_37
T_9_15_sp4_v_t_45
T_9_11_sp4_v_t_45
T_8_12_lc_trk_g3_5
T_8_12_wire_bram/ram/WE

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp4_h_l_8
T_9_27_sp4_v_t_36
T_9_23_sp4_v_t_41
T_9_19_sp4_v_t_42
T_9_15_sp4_v_t_38
T_6_15_sp4_h_l_9
T_9_15_sp4_v_t_44
T_9_11_sp4_v_t_40
T_9_7_sp4_v_t_45
T_8_10_lc_trk_g3_5
T_8_10_wire_bram/ram/WE

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp12_h_l_0
T_5_15_sp12_v_t_23
T_5_3_sp12_v_t_23
T_5_5_sp4_v_t_43
T_6_9_sp4_h_l_0
T_8_9_lc_trk_g3_5
T_8_9_wire_bram/ram/RE

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp12_h_l_0
T_18_27_sp12_h_l_0
T_27_27_sp4_h_l_11
T_26_23_sp4_v_t_41
T_25_25_lc_trk_g0_4
T_25_25_wire_bram/ram/RE

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp12_h_l_0
T_18_27_sp12_h_l_0
T_23_27_sp4_h_l_7
T_26_23_sp4_v_t_36
T_25_26_lc_trk_g2_4
T_25_26_wire_bram/ram/WE

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp4_h_l_8
T_9_27_sp4_v_t_36
T_9_23_sp4_v_t_41
T_9_19_sp4_v_t_42
T_9_15_sp4_v_t_38
T_6_15_sp4_h_l_9
T_5_11_sp4_v_t_44
T_5_7_sp4_v_t_44
T_6_7_sp4_h_l_9
T_8_7_lc_trk_g2_4
T_8_7_wire_bram/ram/RE

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp4_h_l_8
T_9_27_sp4_v_t_36
T_9_23_sp4_v_t_41
T_9_19_sp4_v_t_42
T_9_15_sp4_v_t_38
T_6_15_sp4_h_l_9
T_9_15_sp4_v_t_44
T_9_11_sp4_v_t_40
T_9_7_sp4_v_t_45
T_8_8_lc_trk_g3_5
T_8_8_wire_bram/ram/WE

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp12_h_l_0
T_5_15_sp12_v_t_23
T_5_3_sp12_v_t_23
T_5_5_sp4_v_t_43
T_6_9_sp4_h_l_0
T_9_9_sp4_v_t_40
T_10_13_sp4_h_l_5
T_14_13_sp4_h_l_8
T_14_13_lc_trk_g0_5
T_14_13_input_2_1
T_14_13_wire_logic_cluster/lc_1/in_2

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp12_h_l_0
T_5_15_sp12_v_t_23
T_5_3_sp12_v_t_23
T_5_5_sp4_v_t_43
T_6_9_sp4_h_l_0
T_9_9_sp4_v_t_40
T_10_13_sp4_h_l_5
T_14_13_sp4_h_l_8
T_14_13_lc_trk_g0_5
T_14_13_wire_logic_cluster/lc_2/in_1

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp12_h_l_0
T_5_15_sp12_v_t_23
T_5_3_sp12_v_t_23
T_5_5_sp4_v_t_43
T_6_9_sp4_h_l_0
T_9_9_sp4_v_t_40
T_10_13_sp4_h_l_5
T_14_13_sp4_h_l_8
T_14_13_lc_trk_g1_5
T_14_13_wire_logic_cluster/lc_3/in_1

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp12_h_l_0
T_5_15_sp12_v_t_23
T_5_3_sp12_v_t_23
T_5_5_sp4_v_t_43
T_6_9_sp4_h_l_0
T_9_9_sp4_v_t_40
T_10_13_sp4_h_l_5
T_14_13_sp4_h_l_8
T_14_13_lc_trk_g1_5
T_14_13_input_2_4
T_14_13_wire_logic_cluster/lc_4/in_2

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp12_h_l_0
T_5_15_sp12_v_t_23
T_5_3_sp12_v_t_23
T_5_5_sp4_v_t_43
T_6_9_sp4_h_l_0
T_9_9_sp4_v_t_40
T_10_13_sp4_h_l_5
T_14_13_sp4_h_l_8
T_14_13_lc_trk_g0_5
T_14_13_input_2_5
T_14_13_wire_logic_cluster/lc_5/in_2

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp12_h_l_0
T_5_15_sp12_v_t_23
T_5_3_sp12_v_t_23
T_5_5_sp4_v_t_43
T_6_9_sp4_h_l_0
T_9_9_sp4_v_t_40
T_10_13_sp4_h_l_5
T_14_13_sp4_h_l_8
T_14_13_lc_trk_g1_5
T_14_13_input_2_6
T_14_13_wire_logic_cluster/lc_6/in_2

T_5_27_wire_logic_cluster/lc_4/out
T_5_19_sp12_v_t_23
T_6_19_sp12_h_l_0
T_15_19_sp4_h_l_11
T_18_15_sp4_v_t_40
T_18_16_lc_trk_g2_0
T_18_16_input_2_2
T_18_16_wire_logic_cluster/lc_2/in_2

T_5_27_wire_logic_cluster/lc_4/out
T_5_19_sp12_v_t_23
T_6_19_sp12_h_l_0
T_15_19_sp4_h_l_11
T_18_15_sp4_v_t_40
T_18_16_lc_trk_g2_0
T_18_16_wire_logic_cluster/lc_3/in_1

T_5_27_wire_logic_cluster/lc_4/out
T_5_19_sp12_v_t_23
T_6_19_sp12_h_l_0
T_15_19_sp4_h_l_11
T_18_15_sp4_v_t_40
T_18_16_lc_trk_g2_0
T_18_16_input_2_4
T_18_16_wire_logic_cluster/lc_4/in_2

T_5_27_wire_logic_cluster/lc_4/out
T_5_19_sp12_v_t_23
T_6_19_sp12_h_l_0
T_15_19_sp4_h_l_11
T_18_15_sp4_v_t_40
T_18_16_lc_trk_g2_0
T_18_16_input_2_0
T_18_16_wire_logic_cluster/lc_0/in_2

T_5_27_wire_logic_cluster/lc_4/out
T_5_19_sp12_v_t_23
T_6_19_sp12_h_l_0
T_15_19_sp4_h_l_11
T_18_15_sp4_v_t_40
T_18_16_lc_trk_g2_0
T_18_16_wire_logic_cluster/lc_1/in_1

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp12_h_l_0
T_18_27_sp12_h_l_0
T_23_27_sp4_h_l_7
T_22_23_sp4_v_t_42
T_23_23_sp4_h_l_0
T_25_23_lc_trk_g3_5
T_25_23_wire_bram/ram/RE

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp12_h_l_0
T_18_27_sp12_h_l_0
T_23_27_sp4_h_l_7
T_26_23_sp4_v_t_36
T_25_24_lc_trk_g2_4
T_25_24_wire_bram/ram/WE

T_5_27_wire_logic_cluster/lc_4/out
T_5_19_sp12_v_t_23
T_6_19_sp12_h_l_0
T_15_19_sp4_h_l_11
T_18_15_sp4_v_t_40
T_19_15_sp4_h_l_5
T_18_15_lc_trk_g1_5
T_18_15_input_2_6
T_18_15_wire_logic_cluster/lc_6/in_2

T_5_27_wire_logic_cluster/lc_4/out
T_5_19_sp12_v_t_23
T_6_19_sp12_h_l_0
T_15_19_sp4_h_l_11
T_18_15_sp4_v_t_40
T_19_15_sp4_h_l_5
T_18_15_lc_trk_g1_5
T_18_15_wire_logic_cluster/lc_1/in_1

T_5_27_wire_logic_cluster/lc_4/out
T_5_19_sp12_v_t_23
T_6_19_sp12_h_l_0
T_15_19_sp4_h_l_11
T_18_15_sp4_v_t_40
T_19_15_sp4_h_l_5
T_18_15_lc_trk_g1_5
T_18_15_input_2_2
T_18_15_wire_logic_cluster/lc_2/in_2

T_5_27_wire_logic_cluster/lc_4/out
T_5_19_sp12_v_t_23
T_6_19_sp12_h_l_0
T_15_19_sp4_h_l_11
T_18_15_sp4_v_t_40
T_19_15_sp4_h_l_5
T_18_15_lc_trk_g1_5
T_18_15_wire_logic_cluster/lc_3/in_1

T_5_27_wire_logic_cluster/lc_4/out
T_5_19_sp12_v_t_23
T_6_19_sp12_h_l_0
T_15_19_sp4_h_l_11
T_18_15_sp4_v_t_40
T_19_15_sp4_h_l_5
T_18_15_lc_trk_g1_5
T_18_15_input_2_4
T_18_15_wire_logic_cluster/lc_4/in_2

T_5_27_wire_logic_cluster/lc_4/out
T_5_19_sp12_v_t_23
T_6_19_sp12_h_l_0
T_15_19_sp4_h_l_11
T_18_15_sp4_v_t_40
T_19_15_sp4_h_l_5
T_18_15_lc_trk_g1_5
T_18_15_wire_logic_cluster/lc_5/in_1

T_5_27_wire_logic_cluster/lc_4/out
T_5_19_sp12_v_t_23
T_6_19_sp12_h_l_0
T_15_19_sp4_h_l_11
T_18_15_sp4_v_t_40
T_19_15_sp4_h_l_5
T_18_15_lc_trk_g1_5
T_18_15_wire_logic_cluster/lc_7/in_1

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp4_h_l_8
T_9_27_sp4_v_t_36
T_9_23_sp4_v_t_41
T_9_19_sp4_v_t_42
T_9_15_sp4_v_t_38
T_6_15_sp4_h_l_9
T_9_15_sp4_v_t_44
T_9_11_sp4_v_t_40
T_9_7_sp4_v_t_45
T_9_3_sp4_v_t_41
T_8_5_lc_trk_g0_4
T_8_5_wire_bram/ram/RE

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp12_h_l_0
T_5_15_sp12_v_t_23
T_5_3_sp12_v_t_23
T_5_5_sp4_v_t_43
T_6_9_sp4_h_l_0
T_9_9_sp4_v_t_40
T_9_5_sp4_v_t_45
T_8_6_lc_trk_g3_5
T_8_6_wire_bram/ram/WE

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp12_h_l_0
T_18_27_sp12_h_l_0
T_23_27_sp4_h_l_7
T_22_23_sp4_v_t_42
T_23_23_sp4_h_l_0
T_26_23_sp4_v_t_40
T_26_19_sp4_v_t_40
T_25_21_lc_trk_g1_5
T_25_21_wire_bram/ram/RE

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp12_h_l_0
T_18_27_sp12_h_l_0
T_23_27_sp4_h_l_7
T_22_23_sp4_v_t_42
T_23_23_sp4_h_l_0
T_26_23_sp4_v_t_40
T_26_19_sp4_v_t_45
T_25_22_lc_trk_g3_5
T_25_22_wire_bram/ram/WE

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp12_h_l_0
T_18_27_sp12_h_l_0
T_23_27_sp4_h_l_7
T_22_23_sp4_v_t_42
T_23_23_sp4_h_l_0
T_26_23_sp4_v_t_40
T_26_19_sp4_v_t_45
T_23_19_sp4_h_l_8
T_25_19_lc_trk_g3_5
T_25_19_wire_bram/ram/RE

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp12_h_l_0
T_18_27_sp12_h_l_0
T_23_27_sp4_h_l_7
T_22_23_sp4_v_t_42
T_23_23_sp4_h_l_0
T_26_23_sp4_v_t_40
T_26_19_sp4_v_t_45
T_25_20_lc_trk_g3_5
T_25_20_wire_bram/ram/WE

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp12_h_l_0
T_18_27_sp12_h_l_0
T_23_27_sp4_h_l_7
T_22_23_sp4_v_t_42
T_23_23_sp4_h_l_0
T_26_23_sp4_v_t_40
T_26_19_sp4_v_t_40
T_26_15_sp4_v_t_40
T_25_17_lc_trk_g1_5
T_25_17_wire_bram/ram/RE

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp12_h_l_0
T_18_27_sp12_h_l_0
T_23_27_sp4_h_l_7
T_22_23_sp4_v_t_42
T_23_23_sp4_h_l_0
T_26_23_sp4_v_t_40
T_26_19_sp4_v_t_45
T_23_19_sp4_h_l_8
T_26_15_sp4_v_t_45
T_25_18_lc_trk_g3_5
T_25_18_wire_bram/ram/WE

T_5_27_wire_logic_cluster/lc_4/out
T_5_19_sp12_v_t_23
T_6_19_sp12_h_l_0
T_15_19_sp4_h_l_11
T_18_15_sp4_v_t_40
T_19_15_sp4_h_l_5
T_23_15_sp4_h_l_8
T_25_15_lc_trk_g3_5
T_25_15_wire_bram/ram/RE

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp12_h_l_0
T_18_27_sp12_h_l_0
T_23_27_sp4_h_l_7
T_22_23_sp4_v_t_42
T_23_23_sp4_h_l_0
T_26_23_sp4_v_t_40
T_26_19_sp4_v_t_45
T_23_19_sp4_h_l_8
T_26_15_sp4_v_t_45
T_25_16_lc_trk_g3_5
T_25_16_wire_bram/ram/WE

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp12_h_l_0
T_18_27_sp12_h_l_0
T_23_27_sp4_h_l_7
T_22_23_sp4_v_t_42
T_23_23_sp4_h_l_0
T_26_23_sp4_v_t_40
T_26_19_sp4_v_t_45
T_23_19_sp4_h_l_8
T_26_15_sp4_v_t_45
T_26_11_sp4_v_t_41
T_25_13_lc_trk_g0_4
T_25_13_wire_bram/ram/RE

T_5_27_wire_logic_cluster/lc_4/out
T_5_19_sp12_v_t_23
T_6_19_sp12_h_l_0
T_15_19_sp4_h_l_11
T_18_15_sp4_v_t_40
T_19_15_sp4_h_l_5
T_23_15_sp4_h_l_8
T_26_11_sp4_v_t_45
T_25_14_lc_trk_g3_5
T_25_14_wire_bram/ram/WE

T_5_27_wire_logic_cluster/lc_4/out
T_5_19_sp12_v_t_23
T_6_19_sp12_h_l_0
T_15_19_sp4_h_l_11
T_18_15_sp4_v_t_40
T_19_15_sp4_h_l_5
T_23_15_sp4_h_l_8
T_26_11_sp4_v_t_39
T_26_7_sp4_v_t_40
T_25_11_lc_trk_g1_5
T_25_11_wire_bram/ram/RE

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp12_h_l_0
T_18_27_sp12_h_l_0
T_23_27_sp4_h_l_7
T_22_23_sp4_v_t_42
T_23_23_sp4_h_l_0
T_26_23_sp4_v_t_40
T_26_19_sp4_v_t_40
T_26_15_sp4_v_t_40
T_26_11_sp4_v_t_36
T_25_12_lc_trk_g2_4
T_25_12_wire_bram/ram/WE

T_5_27_wire_logic_cluster/lc_4/out
T_5_19_sp12_v_t_23
T_6_19_sp12_h_l_0
T_15_19_sp4_h_l_11
T_18_15_sp4_v_t_40
T_19_15_sp4_h_l_5
T_23_15_sp4_h_l_8
T_26_11_sp4_v_t_45
T_26_7_sp4_v_t_45
T_25_10_lc_trk_g3_5
T_25_10_wire_bram/ram/WE

T_5_27_wire_logic_cluster/lc_4/out
T_5_19_sp12_v_t_23
T_6_19_sp12_h_l_0
T_15_19_sp4_h_l_11
T_18_15_sp4_v_t_40
T_19_15_sp4_h_l_5
T_23_15_sp4_h_l_8
T_26_11_sp4_v_t_39
T_26_7_sp4_v_t_40
T_25_9_lc_trk_g1_5
T_25_9_wire_bram/ram/RE

T_5_27_wire_logic_cluster/lc_4/out
T_5_19_sp12_v_t_23
T_6_19_sp12_h_l_0
T_15_19_sp4_h_l_11
T_18_15_sp4_v_t_40
T_19_15_sp4_h_l_5
T_23_15_sp4_h_l_8
T_26_11_sp4_v_t_39
T_26_7_sp4_v_t_40
T_26_3_sp4_v_t_40
T_25_7_lc_trk_g1_5
T_25_7_wire_bram/ram/RE

T_5_27_wire_logic_cluster/lc_4/out
T_5_19_sp12_v_t_23
T_6_19_sp12_h_l_0
T_15_19_sp4_h_l_11
T_18_15_sp4_v_t_40
T_19_15_sp4_h_l_5
T_23_15_sp4_h_l_8
T_26_11_sp4_v_t_45
T_26_7_sp4_v_t_45
T_25_8_lc_trk_g3_5
T_25_8_wire_bram/ram/WE

T_5_27_wire_logic_cluster/lc_4/out
T_5_19_sp12_v_t_23
T_6_19_sp12_h_l_0
T_15_19_sp4_h_l_11
T_18_15_sp4_v_t_40
T_19_15_sp4_h_l_5
T_23_15_sp4_h_l_8
T_26_11_sp4_v_t_39
T_26_7_sp4_v_t_40
T_26_3_sp4_v_t_40
T_25_5_lc_trk_g1_5
T_25_5_wire_bram/ram/RE

T_5_27_wire_logic_cluster/lc_4/out
T_5_19_sp12_v_t_23
T_6_19_sp12_h_l_0
T_15_19_sp4_h_l_11
T_18_15_sp4_v_t_40
T_19_15_sp4_h_l_5
T_23_15_sp4_h_l_8
T_26_11_sp4_v_t_45
T_26_7_sp4_v_t_45
T_26_3_sp4_v_t_45
T_25_6_lc_trk_g3_5
T_25_6_wire_bram/ram/WE

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp12_h_l_0
T_5_15_sp12_v_t_23
T_5_3_sp12_v_t_23
T_6_3_sp12_h_l_0
T_18_3_sp12_h_l_0
T_25_3_sp4_h_l_9
T_25_3_lc_trk_g0_4
T_25_3_wire_bram/ram/RE

T_5_27_wire_logic_cluster/lc_4/out
T_5_19_sp12_v_t_23
T_6_19_sp12_h_l_0
T_15_19_sp4_h_l_11
T_18_15_sp4_v_t_40
T_19_15_sp4_h_l_5
T_23_15_sp4_h_l_8
T_26_11_sp4_v_t_45
T_26_7_sp4_v_t_45
T_26_3_sp4_v_t_45
T_25_4_lc_trk_g3_5
T_25_4_wire_bram/ram/WE

T_5_27_wire_logic_cluster/lc_4/out
T_5_19_sp12_v_t_23
T_6_19_sp12_h_l_0
T_15_19_sp4_h_l_11
T_18_15_sp4_v_t_40
T_19_15_sp4_h_l_5
T_23_15_sp4_h_l_8
T_26_11_sp4_v_t_45
T_26_7_sp4_v_t_45
T_26_3_sp4_v_t_45
T_26_0_span4_vert_28
T_25_1_lc_trk_g0_4
T_25_1_wire_bram/ram/RE

T_5_27_wire_logic_cluster/lc_4/out
T_0_27_span12_horz_7
T_9_15_sp12_v_t_23
T_10_15_sp12_h_l_0
T_21_3_sp12_v_t_23
T_21_3_sp4_v_t_45
T_22_3_sp4_h_l_1
T_25_0_span4_vert_25
T_25_2_lc_trk_g0_4
T_25_2_wire_bram/ram/WE

T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp12_h_l_0
T_5_15_sp12_v_t_23
T_5_3_sp12_v_t_23
T_6_3_sp12_h_l_0
T_18_3_sp12_h_l_0
T_27_3_sp4_h_l_11
T_31_3_sp4_h_l_7
T_33_3_span4_vert_t_13
T_33_6_lc_trk_g1_5
T_33_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : clk_0_c_g
T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_1_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_2_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_3_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_4_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_5_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_6_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_5_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_6_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_7_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_8_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_7_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_8_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_10_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_9_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_10_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_9_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_11_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_12_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_11_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_12_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_13_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_14_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_13_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_14_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_15_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_16_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_15_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_16_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_17_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_18_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_19_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_20_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_21_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_22_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_23_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_24_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_28_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_28_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_28_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_28_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_28_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_28_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_28_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_28_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_25_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_26_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_25_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_26_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_28_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_28_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_28_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_28_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_28_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_28_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_28_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_28_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_32_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_27_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_28_wire_bram/ram/WCLK

End 

Net : port_clk_c
T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_20
T_3_20_sp12_h_l_0
T_14_8_sp12_v_t_23
T_14_18_lc_trk_g3_4
T_14_18_wire_logic_cluster/lc_3/in_0

End 

Net : port_address_in_7
T_33_5_wire_io_cluster/io_1/D_IN_0
T_23_5_sp12_h_l_0
T_22_5_sp12_v_t_23
T_11_17_sp12_h_l_0
T_17_17_lc_trk_g1_7
T_17_17_wire_logic_cluster/lc_2/in_0

T_33_5_wire_io_cluster/io_1/D_IN_0
T_23_5_sp12_h_l_0
T_22_5_sp12_v_t_23
T_11_17_sp12_h_l_0
T_17_17_lc_trk_g1_7
T_17_17_wire_logic_cluster/lc_6/in_0

End 

Net : port_address_in_5
T_33_21_wire_io_cluster/io_0/D_IN_0
T_25_21_sp12_h_l_0
T_24_21_sp4_h_l_1
T_23_17_sp4_v_t_43
T_20_17_sp4_h_l_0
T_20_17_lc_trk_g0_5
T_20_17_wire_logic_cluster/lc_2/in_3

End 

Net : port_address_in_3
T_33_28_wire_io_cluster/io_0/D_IN_0
T_25_28_sp12_h_l_0
T_24_16_sp12_v_t_23
T_24_16_sp4_v_t_45
T_21_20_sp4_h_l_8
T_22_20_lc_trk_g2_0
T_22_20_wire_logic_cluster/lc_4/in_0

End 

Net : port_data_c_2
T_27_33_wire_io_cluster/io_0/D_IN_0
T_25_33_span4_horz_r_0
T_29_29_sp4_v_t_36
T_29_25_sp4_v_t_36
T_29_21_sp4_v_t_41
T_28_22_lc_trk_g3_1
T_28_22_wire_logic_cluster/lc_2/in_0

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_25_sp12_v_t_23
T_16_25_sp12_h_l_0
T_20_25_lc_trk_g1_3
T_20_25_wire_logic_cluster/lc_6/in_0

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_25_sp12_v_t_23
T_27_25_sp4_v_t_45
T_24_25_sp4_h_l_2
T_23_21_sp4_v_t_39
T_22_23_lc_trk_g0_2
T_22_23_input_2_2
T_22_23_wire_logic_cluster/lc_2/in_2

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_25_sp12_v_t_23
T_27_25_sp4_v_t_45
T_24_25_sp4_h_l_2
T_23_21_sp4_v_t_39
T_23_17_sp4_v_t_40
T_23_20_lc_trk_g1_0
T_23_20_wire_logic_cluster/lc_0/in_3

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_21_sp12_v_t_23
T_16_21_sp12_h_l_0
T_23_21_sp4_h_l_9
T_22_17_sp4_v_t_44
T_21_20_lc_trk_g3_4
T_21_20_wire_logic_cluster/lc_1/in_0

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_25_sp12_v_t_23
T_16_25_sp12_h_l_0
T_15_25_lc_trk_g1_0
T_15_25_wire_logic_cluster/lc_6/in_1

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_21_sp12_v_t_23
T_16_21_sp12_h_l_0
T_23_21_sp4_h_l_9
T_22_17_sp4_v_t_44
T_22_13_sp4_v_t_37
T_21_16_lc_trk_g2_5
T_21_16_wire_logic_cluster/lc_0/in_1

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_25_sp12_v_t_23
T_27_25_sp4_v_t_45
T_24_25_sp4_h_l_2
T_23_21_sp4_v_t_39
T_23_17_sp4_v_t_40
T_23_13_sp4_v_t_36
T_22_15_lc_trk_g1_1
T_22_15_input_2_6
T_22_15_wire_logic_cluster/lc_6/in_2

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_25_sp12_v_t_23
T_27_13_sp12_v_t_23
T_27_15_sp4_v_t_43
T_24_15_sp4_h_l_6
T_20_15_sp4_h_l_2
T_20_15_lc_trk_g0_7
T_20_15_input_2_7
T_20_15_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.M_this_state_q_srsts_0_i_i_1Z0Z_4
T_16_16_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g1_6
T_16_15_input_2_5
T_16_15_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.M_this_state_q_srsts_0_i_a2_0_0_0Z0Z_3
T_16_18_wire_logic_cluster/lc_0/out
T_16_14_sp12_v_t_23
T_16_15_lc_trk_g3_7
T_16_15_input_2_0
T_16_15_wire_logic_cluster/lc_0/in_2

End 

Net : this_vga_signals.M_this_state_q_srsts_0_0_a2_1_4_0
T_22_20_wire_logic_cluster/lc_4/out
T_22_19_sp4_v_t_40
T_19_19_sp4_h_l_11
T_18_15_sp4_v_t_46
T_17_17_lc_trk_g0_0
T_17_17_input_2_2
T_17_17_wire_logic_cluster/lc_2/in_2

T_22_20_wire_logic_cluster/lc_4/out
T_22_19_sp4_v_t_40
T_19_19_sp4_h_l_11
T_18_15_sp4_v_t_46
T_17_17_lc_trk_g0_0
T_17_17_input_2_6
T_17_17_wire_logic_cluster/lc_6/in_2

End 

Net : rgb_c_4
T_4_16_wire_logic_cluster/lc_3/out
T_4_15_sp12_v_t_22
T_4_22_sp4_v_t_38
T_4_26_sp4_v_t_38
T_0_30_span4_horz_8
T_0_30_lc_trk_g0_0
T_0_30_wire_io_cluster/io_0/D_OUT_0

End 

Net : rgb_c_2
T_4_15_wire_logic_cluster/lc_1/out
T_4_13_sp4_v_t_47
T_0_17_span4_horz_10
T_0_17_lc_trk_g0_2
T_0_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : rgb_c_0
T_4_14_wire_logic_cluster/lc_6/out
T_4_8_sp12_v_t_23
T_4_6_sp4_v_t_47
T_0_6_span4_horz_10
T_0_6_lc_trk_g0_2
T_0_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : this_vga_signals.M_this_state_q_srsts_0_i_i_1Z0Z_6
T_15_17_wire_logic_cluster/lc_7/out
T_15_16_sp4_v_t_46
T_16_16_sp4_h_l_4
T_16_16_lc_trk_g1_1
T_16_16_input_2_4
T_16_16_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.M_this_state_q_srsts_0_i_i_1Z0Z_5
T_15_15_wire_logic_cluster/lc_4/out
T_15_15_lc_trk_g1_4
T_15_15_wire_logic_cluster/lc_1/in_0

End 

Net : port_data_c_7
T_33_10_wire_io_cluster/io_1/D_IN_0
T_23_10_sp12_h_l_0
T_24_10_sp4_h_l_3
T_23_10_sp4_v_t_44
T_23_14_sp4_v_t_37
T_23_15_lc_trk_g2_5
T_23_15_input_2_7
T_23_15_wire_logic_cluster/lc_7/in_2

T_33_10_wire_io_cluster/io_1/D_IN_0
T_27_10_sp12_h_l_0
T_26_10_sp12_v_t_23
T_27_22_sp12_h_l_0
T_28_22_lc_trk_g1_4
T_28_22_input_2_7
T_28_22_wire_logic_cluster/lc_7/in_2

T_33_10_wire_io_cluster/io_1/D_IN_0
T_23_10_sp12_h_l_0
T_22_10_sp12_v_t_23
T_22_19_lc_trk_g2_7
T_22_19_wire_logic_cluster/lc_2/in_3

T_33_10_wire_io_cluster/io_1/D_IN_0
T_27_10_sp12_h_l_0
T_26_10_sp12_v_t_23
T_27_22_sp12_h_l_0
T_26_22_sp4_h_l_1
T_25_22_sp4_v_t_36
T_24_25_lc_trk_g2_4
T_24_25_input_2_0
T_24_25_wire_logic_cluster/lc_0/in_2

T_33_10_wire_io_cluster/io_1/D_IN_0
T_23_10_sp12_h_l_0
T_22_10_sp12_v_t_23
T_22_18_sp4_v_t_37
T_22_22_sp4_v_t_45
T_21_23_lc_trk_g3_5
T_21_23_wire_logic_cluster/lc_7/in_3

T_33_10_wire_io_cluster/io_1/D_IN_0
T_27_10_sp12_h_l_0
T_26_10_sp12_v_t_23
T_27_22_sp12_h_l_0
T_26_22_sp4_h_l_1
T_22_22_sp4_h_l_1
T_21_22_sp4_v_t_42
T_20_25_lc_trk_g3_2
T_20_25_wire_logic_cluster/lc_1/in_0

T_33_10_wire_io_cluster/io_1/D_IN_0
T_27_10_sp12_h_l_0
T_26_10_sp12_v_t_23
T_27_22_sp12_h_l_0
T_26_22_sp4_h_l_1
T_22_22_sp4_h_l_1
T_18_22_sp4_h_l_1
T_17_22_sp4_v_t_42
T_16_25_lc_trk_g3_2
T_16_25_wire_logic_cluster/lc_0/in_1

End 

Net : port_data_c_6
T_33_11_wire_io_cluster/io_0/D_IN_0
T_25_11_sp12_h_l_0
T_24_11_sp4_h_l_1
T_23_11_sp4_v_t_42
T_23_13_lc_trk_g2_7
T_23_13_input_2_3
T_23_13_wire_logic_cluster/lc_3/in_2

T_33_11_wire_io_cluster/io_0/D_IN_0
T_29_11_sp12_h_l_0
T_28_11_sp12_v_t_23
T_28_22_lc_trk_g3_3
T_28_22_wire_logic_cluster/lc_6/in_0

T_33_11_wire_io_cluster/io_0/D_IN_0
T_25_11_sp12_h_l_0
T_24_11_sp4_h_l_1
T_23_11_sp4_v_t_42
T_20_15_sp4_h_l_7
T_20_15_lc_trk_g1_2
T_20_15_input_2_3
T_20_15_wire_logic_cluster/lc_3/in_2

T_33_11_wire_io_cluster/io_0/D_IN_0
T_25_11_sp12_h_l_0
T_24_11_sp4_h_l_1
T_23_11_sp4_v_t_42
T_20_15_sp4_h_l_7
T_20_15_lc_trk_g0_2
T_20_15_wire_logic_cluster/lc_7/in_1

T_33_11_wire_io_cluster/io_0/D_IN_0
T_25_11_sp12_h_l_0
T_24_11_sp4_h_l_1
T_23_11_sp4_v_t_42
T_23_15_sp4_v_t_42
T_23_19_sp4_v_t_47
T_23_20_lc_trk_g2_7
T_23_20_wire_logic_cluster/lc_4/in_3

T_33_11_wire_io_cluster/io_0/D_IN_0
T_25_11_sp12_h_l_0
T_24_11_sp4_h_l_1
T_23_11_sp4_v_t_42
T_23_15_sp4_v_t_42
T_23_19_sp4_v_t_47
T_22_22_lc_trk_g3_7
T_22_22_wire_logic_cluster/lc_0/in_0

T_33_11_wire_io_cluster/io_0/D_IN_0
T_25_11_sp12_h_l_0
T_24_11_sp4_h_l_1
T_23_11_sp4_v_t_42
T_23_15_sp4_v_t_42
T_23_19_sp4_v_t_47
T_23_23_sp4_v_t_47
T_22_24_lc_trk_g3_7
T_22_24_wire_logic_cluster/lc_5/in_3

T_33_11_wire_io_cluster/io_0/D_IN_0
T_25_11_sp12_h_l_0
T_24_11_sp4_h_l_1
T_23_11_sp4_v_t_42
T_23_15_sp4_v_t_42
T_23_19_sp4_v_t_47
T_23_23_sp4_v_t_47
T_23_25_lc_trk_g3_2
T_23_25_wire_logic_cluster/lc_6/in_1

T_33_11_wire_io_cluster/io_0/D_IN_0
T_29_11_sp12_h_l_0
T_17_11_sp12_h_l_0
T_16_11_sp12_v_t_23
T_5_23_sp12_h_l_0
T_10_23_sp4_h_l_7
T_9_23_sp4_v_t_42
T_9_27_lc_trk_g1_7
T_9_27_wire_logic_cluster/lc_3/in_1

End 

Net : port_data_c_5
T_33_19_wire_io_cluster/io_1/D_IN_0
T_30_19_sp4_h_l_1
T_29_19_sp4_v_t_42
T_28_22_lc_trk_g3_2
T_28_22_wire_logic_cluster/lc_5/in_0

T_33_19_wire_io_cluster/io_1/D_IN_0
T_33_19_span4_horz_4
T_29_19_sp4_h_l_4
T_25_19_sp4_h_l_4
T_24_19_sp4_v_t_41
T_23_20_lc_trk_g3_1
T_23_20_wire_logic_cluster/lc_3/in_3

T_33_19_wire_io_cluster/io_1/D_IN_0
T_23_19_sp12_h_l_0
T_22_7_sp12_v_t_23
T_22_16_lc_trk_g3_7
T_22_16_wire_logic_cluster/lc_0/in_0

T_33_19_wire_io_cluster/io_1/D_IN_0
T_33_19_span4_horz_4
T_29_19_sp4_h_l_4
T_25_19_sp4_h_l_4
T_24_19_sp4_v_t_41
T_24_23_sp4_v_t_37
T_24_25_lc_trk_g3_0
T_24_25_input_2_1
T_24_25_wire_logic_cluster/lc_1/in_2

T_33_19_wire_io_cluster/io_1/D_IN_0
T_23_19_sp12_h_l_0
T_22_19_sp4_h_l_1
T_21_15_sp4_v_t_43
T_21_16_lc_trk_g2_3
T_21_16_input_2_3
T_21_16_wire_logic_cluster/lc_3/in_2

T_33_19_wire_io_cluster/io_1/D_IN_0
T_33_19_span4_horz_4
T_29_19_sp4_h_l_4
T_25_19_sp4_h_l_4
T_24_15_sp4_v_t_44
T_24_11_sp4_v_t_44
T_23_14_lc_trk_g3_4
T_23_14_input_2_3
T_23_14_wire_logic_cluster/lc_3/in_2

T_33_19_wire_io_cluster/io_1/D_IN_0
T_33_19_span4_horz_4
T_29_19_sp4_h_l_4
T_25_19_sp4_h_l_4
T_24_19_sp4_v_t_41
T_21_23_sp4_h_l_4
T_21_23_lc_trk_g0_1
T_21_23_wire_logic_cluster/lc_0/in_1

T_33_19_wire_io_cluster/io_1/D_IN_0
T_23_19_sp12_h_l_0
T_22_19_sp4_h_l_1
T_21_19_sp4_v_t_42
T_21_23_sp4_v_t_38
T_21_25_lc_trk_g3_3
T_21_25_wire_logic_cluster/lc_4/in_0

T_33_19_wire_io_cluster/io_1/D_IN_0
T_23_19_sp12_h_l_0
T_11_19_sp12_h_l_0
T_10_19_sp12_v_t_23
T_10_21_sp4_v_t_43
T_9_25_lc_trk_g1_6
T_9_25_wire_logic_cluster/lc_5/in_0

End 

Net : port_data_c_4
T_33_27_wire_io_cluster/io_1/D_IN_0
T_30_27_sp4_h_l_9
T_29_23_sp4_v_t_39
T_29_19_sp4_v_t_47
T_28_22_lc_trk_g3_7
T_28_22_wire_logic_cluster/lc_4/in_0

T_33_27_wire_io_cluster/io_1/D_IN_0
T_23_27_sp12_h_l_0
T_24_27_sp4_h_l_3
T_23_23_sp4_v_t_38
T_23_24_lc_trk_g3_6
T_23_24_wire_logic_cluster/lc_6/in_3

T_33_27_wire_io_cluster/io_1/D_IN_0
T_23_27_sp12_h_l_0
T_22_27_sp4_h_l_1
T_21_23_sp4_v_t_36
T_21_24_lc_trk_g2_4
T_21_24_input_2_6
T_21_24_wire_logic_cluster/lc_6/in_2

T_33_27_wire_io_cluster/io_1/D_IN_0
T_23_27_sp12_h_l_0
T_24_27_sp4_h_l_3
T_23_23_sp4_v_t_38
T_20_23_sp4_h_l_9
T_21_23_lc_trk_g2_1
T_21_23_wire_logic_cluster/lc_3/in_0

T_33_27_wire_io_cluster/io_1/D_IN_0
T_23_27_sp12_h_l_0
T_24_27_sp4_h_l_3
T_23_23_sp4_v_t_38
T_23_19_sp4_v_t_43
T_23_20_lc_trk_g3_3
T_23_20_wire_logic_cluster/lc_2/in_0

T_33_27_wire_io_cluster/io_1/D_IN_0
T_23_27_sp12_h_l_0
T_11_27_sp12_h_l_0
T_11_27_lc_trk_g1_3
T_11_27_wire_logic_cluster/lc_5/in_1

T_33_27_wire_io_cluster/io_1/D_IN_0
T_23_27_sp12_h_l_0
T_22_15_sp12_v_t_23
T_22_3_sp12_v_t_23
T_22_13_lc_trk_g3_4
T_22_13_input_2_5
T_22_13_wire_logic_cluster/lc_5/in_2

T_33_27_wire_io_cluster/io_1/D_IN_0
T_31_27_sp12_h_l_0
T_30_15_sp12_v_t_23
T_19_15_sp12_h_l_0
T_20_15_lc_trk_g0_4
T_20_15_input_2_0
T_20_15_wire_logic_cluster/lc_0/in_2

T_33_27_wire_io_cluster/io_1/D_IN_0
T_23_27_sp12_h_l_0
T_22_15_sp12_v_t_23
T_22_13_sp4_v_t_47
T_19_13_sp4_h_l_10
T_20_13_lc_trk_g2_2
T_20_13_wire_logic_cluster/lc_1/in_1

End 

Net : port_data_c_3
T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_29_sp4_v_t_41
T_29_25_sp4_v_t_41
T_29_21_sp4_v_t_37
T_28_22_lc_trk_g2_5
T_28_22_wire_logic_cluster/lc_3/in_0

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_23_sp12_v_t_23
T_18_23_sp12_h_l_0
T_23_23_lc_trk_g0_4
T_23_23_input_2_2
T_23_23_wire_logic_cluster/lc_2/in_2

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_29_sp4_v_t_41
T_29_25_sp4_v_t_41
T_29_21_sp4_v_t_37
T_26_21_sp4_h_l_6
T_22_21_sp4_h_l_2
T_23_21_lc_trk_g3_2
T_23_21_wire_logic_cluster/lc_4/in_3

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_23_sp12_v_t_23
T_18_23_sp12_h_l_0
T_19_23_sp4_h_l_3
T_22_19_sp4_v_t_38
T_22_22_lc_trk_g0_6
T_22_22_wire_logic_cluster/lc_4/in_0

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_23_sp12_v_t_23
T_18_23_sp12_h_l_0
T_25_23_sp4_h_l_9
T_24_19_sp4_v_t_44
T_24_15_sp4_v_t_37
T_23_18_lc_trk_g2_5
T_23_18_wire_logic_cluster/lc_3/in_0

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_23_sp12_v_t_23
T_18_23_sp12_h_l_0
T_17_23_sp4_h_l_1
T_16_23_sp4_v_t_36
T_15_25_lc_trk_g0_1
T_15_25_wire_logic_cluster/lc_0/in_1

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_23_sp12_v_t_23
T_18_23_sp12_h_l_0
T_25_23_sp4_h_l_9
T_24_19_sp4_v_t_44
T_24_15_sp4_v_t_37
T_24_11_sp4_v_t_37
T_23_15_lc_trk_g1_0
T_23_15_wire_logic_cluster/lc_7/in_0

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_23_sp12_v_t_23
T_18_23_sp12_h_l_0
T_25_23_sp4_h_l_9
T_24_19_sp4_v_t_44
T_24_15_sp4_v_t_37
T_21_15_sp4_h_l_0
T_22_15_lc_trk_g2_0
T_22_15_input_2_2
T_22_15_wire_logic_cluster/lc_2/in_2

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_23_sp12_v_t_23
T_18_23_sp12_h_l_0
T_25_23_sp4_h_l_9
T_24_19_sp4_v_t_44
T_24_15_sp4_v_t_37
T_21_15_sp4_h_l_0
T_20_11_sp4_v_t_37
T_20_13_lc_trk_g2_0
T_20_13_input_2_4
T_20_13_wire_logic_cluster/lc_4/in_2

End 

Net : port_address_in_0
T_16_33_wire_pll/outcoreb
T_17_29_sp12_v_t_23
T_17_17_sp12_v_t_23
T_17_19_lc_trk_g2_4
T_17_19_wire_logic_cluster/lc_1/in_3

T_16_33_wire_pll/outcoreb
T_17_21_sp12_v_t_23
T_17_21_sp4_v_t_45
T_17_17_sp4_v_t_46
T_16_18_lc_trk_g3_6
T_16_18_wire_logic_cluster/lc_0/in_3

T_16_33_wire_pll/outcoreb
T_17_21_sp12_v_t_23
T_17_21_sp4_v_t_45
T_17_17_sp4_v_t_46
T_17_13_sp4_v_t_46
T_16_16_lc_trk_g3_6
T_16_16_wire_logic_cluster/lc_6/in_3

T_16_33_wire_pll/outcoreb
T_17_21_sp12_v_t_23
T_17_21_sp4_v_t_45
T_17_17_sp4_v_t_46
T_14_17_sp4_h_l_11
T_15_17_lc_trk_g3_3
T_15_17_wire_logic_cluster/lc_7/in_3

T_16_33_wire_pll/outcoreb
T_17_21_sp12_v_t_23
T_6_21_sp12_h_l_0
T_13_21_sp4_h_l_9
T_16_17_sp4_v_t_44
T_16_13_sp4_v_t_37
T_15_16_lc_trk_g2_5
T_15_16_wire_logic_cluster/lc_0/in_3

T_16_33_wire_pll/outcoreb
T_17_21_sp12_v_t_23
T_6_21_sp12_h_l_0
T_13_21_sp4_h_l_9
T_16_17_sp4_v_t_44
T_16_13_sp4_v_t_37
T_15_16_lc_trk_g2_5
T_15_16_wire_logic_cluster/lc_4/in_3

T_16_33_wire_pll/outcoreb
T_17_21_sp12_v_t_23
T_6_21_sp12_h_l_0
T_13_21_sp4_h_l_9
T_16_17_sp4_v_t_44
T_16_13_sp4_v_t_37
T_15_15_lc_trk_g1_0
T_15_15_wire_logic_cluster/lc_4/in_3

End 

Net : port_data_c_1
T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_23_sp12_v_t_23
T_13_23_sp4_v_t_45
T_12_25_lc_trk_g0_3
T_12_25_wire_logic_cluster/lc_6/in_1

T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_27_sp12_v_t_23
T_14_27_sp12_h_l_0
T_21_27_sp4_h_l_9
T_24_23_sp4_v_t_44
T_23_24_lc_trk_g3_4
T_23_24_wire_logic_cluster/lc_3/in_0

T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_27_sp12_v_t_23
T_14_27_sp12_h_l_0
T_21_27_sp4_h_l_9
T_24_23_sp4_v_t_38
T_24_25_lc_trk_g3_3
T_24_25_input_2_2
T_24_25_wire_logic_cluster/lc_2/in_2

T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_27_sp12_v_t_23
T_14_27_sp12_h_l_0
T_19_27_sp4_h_l_7
T_22_23_sp4_v_t_36
T_22_19_sp4_v_t_41
T_21_20_lc_trk_g3_1
T_21_20_wire_logic_cluster/lc_6/in_0

T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_27_sp12_v_t_23
T_14_27_sp12_h_l_0
T_21_27_sp4_h_l_9
T_24_23_sp4_v_t_44
T_24_19_sp4_v_t_40
T_23_21_lc_trk_g1_5
T_23_21_wire_logic_cluster/lc_1/in_3

T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_27_sp12_v_t_23
T_14_27_sp12_h_l_0
T_21_27_sp4_h_l_9
T_24_23_sp4_v_t_44
T_25_23_sp4_h_l_2
T_28_19_sp4_v_t_39
T_28_22_lc_trk_g0_7
T_28_22_wire_logic_cluster/lc_1/in_0

T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_27_sp12_v_t_23
T_13_15_sp12_v_t_23
T_14_15_sp12_h_l_0
T_21_15_lc_trk_g1_0
T_21_15_wire_logic_cluster/lc_6/in_1

T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_27_sp12_v_t_23
T_14_27_sp12_h_l_0
T_19_27_sp4_h_l_7
T_22_23_sp4_v_t_36
T_22_19_sp4_v_t_41
T_22_15_sp4_v_t_37
T_22_16_lc_trk_g3_5
T_22_16_input_2_0
T_22_16_wire_logic_cluster/lc_0/in_2

T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_27_sp12_v_t_23
T_13_15_sp12_v_t_23
T_14_15_sp12_h_l_0
T_23_15_lc_trk_g1_4
T_23_15_input_2_5
T_23_15_wire_logic_cluster/lc_5/in_2

End 

Net : rst_n_c
T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_0
T_17_1_sp12_v_t_23
T_17_12_lc_trk_g3_3
T_17_12_wire_logic_cluster/lc_4/in_0

T_16_0_wire_pll/outcoreb
T_17_0_span4_vert_16
T_17_2_sp4_v_t_36
T_17_6_sp4_v_t_36
T_17_10_sp4_v_t_41
T_14_14_sp4_h_l_4
T_14_14_lc_trk_g0_1
T_14_14_wire_logic_cluster/lc_6/in_1

T_16_0_wire_pll/outcoreb
T_17_0_span4_vert_40
T_17_4_sp4_v_t_36
T_17_8_sp4_v_t_41
T_17_12_sp4_v_t_37
T_14_16_sp4_h_l_5
T_14_16_lc_trk_g1_0
T_14_16_wire_logic_cluster/lc_4/in_1

T_16_0_wire_pll/outcoreb
T_17_0_span4_vert_16
T_17_2_sp4_v_t_36
T_17_6_sp4_v_t_36
T_17_10_sp4_v_t_41
T_17_14_sp4_v_t_37
T_18_18_sp4_h_l_6
T_19_18_lc_trk_g2_6
T_19_18_wire_logic_cluster/lc_6/in_0

T_16_0_wire_pll/outcoreb
T_17_0_span4_vert_16
T_17_2_sp4_v_t_36
T_17_6_sp4_v_t_36
T_17_10_sp4_v_t_41
T_17_14_sp4_v_t_37
T_14_18_sp4_h_l_5
T_14_18_lc_trk_g0_0
T_14_18_wire_logic_cluster/lc_6/in_0

T_16_0_wire_pll/outcoreb
T_17_0_span4_vert_16
T_17_2_sp4_v_t_36
T_17_6_sp4_v_t_36
T_17_10_sp4_v_t_41
T_17_14_sp4_v_t_37
T_18_18_sp4_h_l_6
T_20_18_lc_trk_g3_3
T_20_18_wire_logic_cluster/lc_1/in_1

T_16_0_wire_pll/outcoreb
T_17_0_span4_vert_16
T_17_2_sp4_v_t_36
T_17_6_sp4_v_t_36
T_17_10_sp4_v_t_41
T_17_14_sp4_v_t_37
T_18_18_sp4_h_l_6
T_22_18_sp4_h_l_6
T_26_18_sp4_h_l_6
T_26_18_lc_trk_g0_3
T_26_18_wire_logic_cluster/lc_3/in_0

T_16_0_wire_pll/outcoreb
T_17_0_span4_vert_16
T_17_2_sp4_v_t_36
T_17_6_sp4_v_t_36
T_17_10_sp4_v_t_41
T_17_14_sp4_v_t_37
T_18_18_sp4_h_l_6
T_22_18_sp4_h_l_6
T_26_18_sp4_h_l_6
T_26_18_lc_trk_g0_3
T_26_18_wire_logic_cluster/lc_7/in_0

T_16_0_wire_pll/outcoreb
T_17_0_span4_vert_16
T_17_2_sp4_v_t_36
T_17_6_sp4_v_t_36
T_17_10_sp4_v_t_41
T_17_14_sp4_v_t_37
T_18_18_sp4_h_l_6
T_22_18_sp4_h_l_6
T_26_18_sp4_h_l_6
T_26_18_lc_trk_g0_3
T_26_18_wire_logic_cluster/lc_2/in_1

T_16_0_wire_pll/outcoreb
T_17_0_span4_vert_16
T_17_2_sp4_v_t_36
T_17_6_sp4_v_t_36
T_17_10_sp4_v_t_41
T_17_14_sp4_v_t_37
T_18_18_sp4_h_l_6
T_22_18_sp4_h_l_6
T_26_18_sp4_h_l_6
T_30_18_sp4_h_l_2
T_32_18_lc_trk_g3_7
T_32_18_wire_logic_cluster/lc_4/in_0

End 

Net : rgb_c_5
T_6_16_wire_logic_cluster/lc_6/out
T_5_16_sp12_h_l_0
T_4_16_sp12_v_t_23
T_4_22_sp4_v_t_39
T_0_26_span4_horz_7
T_0_26_span4_vert_t_13
T_0_27_lc_trk_g1_5
T_0_27_wire_io_cluster/io_0/D_OUT_0

End 

Net : rgb_c_3
T_5_15_wire_logic_cluster/lc_6/out
T_4_15_sp12_h_l_0
T_3_15_sp12_v_t_23
T_3_21_sp4_v_t_39
T_0_25_span4_horz_15
T_0_25_lc_trk_g1_7
T_0_25_wire_io_cluster/io_0/D_OUT_0

End 

Net : rgb_c_1
T_7_16_wire_logic_cluster/lc_4/out
T_5_16_sp4_h_l_5
T_0_16_span4_horz_1
T_0_16_span4_vert_t_12
T_0_18_lc_trk_g0_0
T_0_18_wire_io_cluster/io_0/D_OUT_0

End 

Net : port_rw_in
T_0_21_wire_io_cluster/io_1/D_IN_0
T_1_20_lc_trk_g2_2
T_1_20_wire_logic_cluster/lc_3/in_3

T_0_21_wire_io_cluster/io_1/D_IN_0
T_0_21_span12_horz_12
T_7_21_sp12_h_l_0
T_16_21_sp4_h_l_11
T_20_21_sp4_h_l_2
T_23_17_sp4_v_t_45
T_22_20_lc_trk_g3_5
T_22_20_input_2_4
T_22_20_wire_logic_cluster/lc_4/in_2

End 

Net : port_nmib_0_i
T_5_11_wire_logic_cluster/lc_7/out
T_0_11_span12_horz_13
T_0_11_lc_trk_g0_5
T_0_11_wire_io_cluster/io_1/D_OUT_0

End 

Net : port_enb_c
T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_20
T_3_16_sp12_h_l_0
T_10_16_sp4_h_l_9
T_14_16_sp4_h_l_0
T_18_16_sp4_h_l_0
T_21_16_sp4_v_t_37
T_20_17_lc_trk_g2_5
T_20_17_wire_logic_cluster/lc_1/in_0

T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_20
T_3_16_sp12_h_l_0
T_10_16_sp4_h_l_9
T_14_16_sp4_h_l_0
T_18_16_sp4_h_l_0
T_21_16_sp4_v_t_37
T_20_17_lc_trk_g2_5
T_20_17_wire_logic_cluster/lc_7/in_0

T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_20
T_3_16_sp12_h_l_0
T_10_16_sp4_h_l_9
T_14_16_sp4_h_l_0
T_18_16_sp4_h_l_0
T_21_16_sp4_v_t_37
T_20_17_lc_trk_g2_5
T_20_17_wire_logic_cluster/lc_5/in_0

T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_20
T_3_16_sp12_h_l_0
T_10_16_sp4_h_l_9
T_14_16_sp4_h_l_0
T_18_16_sp4_h_l_0
T_21_16_sp4_v_t_37
T_20_17_lc_trk_g2_5
T_20_17_input_2_3
T_20_17_wire_logic_cluster/lc_3/in_2

End 

Net : port_dmab_c_i
T_17_19_wire_logic_cluster/lc_6/out
T_17_18_sp4_v_t_44
T_17_22_sp4_v_t_37
T_17_26_sp4_v_t_37
T_17_30_sp4_v_t_45
T_17_33_lc_trk_g0_5
T_17_33_wire_io_cluster/io_0/OUT_ENB

T_17_19_wire_logic_cluster/lc_6/out
T_17_18_sp4_v_t_44
T_17_22_sp4_v_t_37
T_17_26_sp4_v_t_37
T_17_30_sp4_v_t_37
T_13_33_span4_horz_r_2
T_16_33_lc_trk_g0_6
T_16_33_wire_io_cluster/io_1/OUT_ENB

T_17_19_wire_logic_cluster/lc_6/out
T_17_18_sp4_v_t_44
T_17_22_sp4_v_t_37
T_17_26_sp4_v_t_37
T_17_30_sp4_v_t_37
T_17_33_span4_horz_r_2
T_20_33_lc_trk_g0_6
T_20_33_wire_io_cluster/io_1/OUT_ENB

T_17_19_wire_logic_cluster/lc_6/out
T_16_19_sp12_h_l_0
T_25_19_sp4_h_l_11
T_29_19_sp4_h_l_7
T_33_19_span4_horz_7
T_33_15_span4_vert_t_13
T_33_17_lc_trk_g0_1
T_33_17_wire_io_cluster/io_0/OUT_ENB

T_17_19_wire_logic_cluster/lc_6/out
T_16_19_sp12_h_l_0
T_25_19_sp4_h_l_11
T_29_19_sp4_h_l_7
T_33_19_span4_horz_7
T_33_19_span4_vert_t_13
T_33_21_lc_trk_g0_1
T_33_21_wire_io_cluster/io_0/OUT_ENB

T_17_19_wire_logic_cluster/lc_6/out
T_16_19_sp12_h_l_0
T_25_19_sp4_h_l_11
T_29_19_sp4_h_l_7
T_33_19_span4_horz_7
T_33_19_span4_vert_t_13
T_33_21_lc_trk_g1_1
T_33_21_wire_io_cluster/io_1/OUT_ENB

T_17_19_wire_logic_cluster/lc_6/out
T_8_19_sp12_h_l_0
T_0_19_span12_horz_11
T_0_19_span4_horz_7
T_0_19_span4_vert_t_13
T_0_21_lc_trk_g1_1
T_0_21_wire_io_cluster/io_1/OUT_ENB

T_17_19_wire_logic_cluster/lc_6/out
T_17_18_sp4_v_t_44
T_17_22_sp4_v_t_37
T_17_26_sp4_v_t_37
T_17_30_sp4_v_t_37
T_17_33_span4_horz_r_2
T_21_33_span4_horz_r_2
T_22_33_lc_trk_g0_6
T_22_33_wire_io_cluster/io_1/OUT_ENB

T_17_19_wire_logic_cluster/lc_6/out
T_16_19_sp12_h_l_0
T_25_19_sp4_h_l_11
T_29_19_sp4_h_l_7
T_33_19_span4_horz_7
T_33_15_span4_vert_t_13
T_33_16_lc_trk_g1_5
T_33_16_wire_io_cluster/io_1/OUT_ENB

T_17_19_wire_logic_cluster/lc_6/out
T_16_19_sp12_h_l_0
T_25_19_sp4_h_l_11
T_29_19_sp4_h_l_7
T_33_19_span4_horz_7
T_33_19_span4_vert_t_13
T_33_23_lc_trk_g1_1
T_33_23_wire_io_cluster/io_1/OUT_ENB

T_17_19_wire_logic_cluster/lc_6/out
T_16_19_sp12_h_l_0
T_25_19_sp4_h_l_11
T_29_19_sp4_h_l_7
T_33_19_span4_horz_7
T_33_19_span4_vert_t_13
T_33_23_span4_vert_t_13
T_33_24_lc_trk_g1_5
T_33_24_wire_io_cluster/io_1/OUT_ENB

T_17_19_wire_logic_cluster/lc_6/out
T_17_18_sp4_v_t_44
T_17_22_sp4_v_t_37
T_17_26_sp4_v_t_37
T_17_30_sp4_v_t_37
T_17_33_span4_horz_r_2
T_21_33_span4_horz_r_2
T_25_30_sp4_v_t_37
T_25_33_lc_trk_g0_5
T_25_33_wire_io_cluster/io_0/OUT_ENB

T_17_19_wire_logic_cluster/lc_6/out
T_17_18_sp4_v_t_44
T_17_22_sp4_v_t_37
T_17_26_sp4_v_t_37
T_17_30_sp4_v_t_37
T_17_33_span4_horz_r_2
T_21_33_span4_horz_r_2
T_25_33_span4_horz_r_2
T_26_33_lc_trk_g1_6
T_26_33_wire_io_cluster/io_0/OUT_ENB

T_17_19_wire_logic_cluster/lc_6/out
T_16_19_sp12_h_l_0
T_25_19_sp4_h_l_11
T_29_19_sp4_h_l_7
T_33_19_span4_horz_7
T_33_19_span4_vert_t_13
T_33_23_span4_vert_t_13
T_33_27_span4_vert_t_13
T_33_28_lc_trk_g0_5
T_33_28_wire_io_cluster/io_0/OUT_ENB

T_17_19_wire_logic_cluster/lc_6/out
T_17_18_sp4_v_t_44
T_17_22_sp4_v_t_37
T_17_26_sp4_v_t_37
T_17_30_sp4_v_t_37
T_17_33_span4_horz_r_2
T_21_33_span4_horz_r_2
T_25_33_span4_horz_r_2
T_29_33_span4_horz_r_2
T_30_33_lc_trk_g0_6
T_30_33_wire_io_cluster/io_1/OUT_ENB

T_17_19_wire_logic_cluster/lc_6/out
T_8_19_sp12_h_l_0
T_19_7_sp12_v_t_23
T_20_7_sp12_h_l_0
T_32_7_sp12_h_l_0
T_31_7_sp4_h_l_1
T_33_3_span4_vert_t_12
T_33_6_lc_trk_g0_4
T_33_6_wire_io_cluster/io_1/OUT_ENB

T_17_19_wire_logic_cluster/lc_6/out
T_8_19_sp12_h_l_0
T_19_7_sp12_v_t_23
T_20_7_sp12_h_l_0
T_32_7_sp12_h_l_0
T_31_7_sp4_h_l_1
T_33_3_span4_vert_t_12
T_33_5_lc_trk_g0_0
T_33_5_wire_io_cluster/io_1/OUT_ENB

End 

Net : port_data_rw_0_i
T_1_20_wire_logic_cluster/lc_3/out
T_1_19_sp12_v_t_22
T_1_18_sp4_v_t_46
T_0_22_span4_horz_41
T_0_22_lc_trk_g0_1
T_0_22_wire_io_cluster/io_1/D_OUT_0

End 

