##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyHFCLK
		4.2::Critical Path Report for xbee_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. xbee_IntClock:R)
		5.2::Critical Path Report for (xbee_IntClock:R vs. xbee_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: Clock          | N/A                   | Target: 0.00 MHz   | 
Clock: Clock(FFB)     | N/A                   | Target: 0.00 MHz   | 
Clock: CyHFCLK        | Frequency: 45.31 MHz  | Target: 24.00 MHz  | 
Clock: CyILO          | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO          | N/A                   | Target: 24.00 MHz  | 
Clock: CyLFCLK        | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1      | N/A                   | Target: 24.00 MHz  | 
Clock: CySYSCLK       | N/A                   | Target: 24.00 MHz  | 
Clock: xbee_IntClock  | Frequency: 44.84 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyHFCLK        xbee_IntClock  41666.7          19595       N/A              N/A         N/A              N/A         N/A              N/A         
xbee_IntClock  xbee_IntClock  1.30417e+007     13019364    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase  
-----------  ------------  ----------------  
Tx_1(0)_PAD  29697         xbee_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 45.31 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \xbee:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \xbee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 19595p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. xbee_IntClock:R#2)   41667
- Setup time                                           -5210
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16862
-------------------------------------   ----- 
End-of-path arrival time (ps)           16862
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell3                 0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell3         4047   4047  19595  RISE       1
\xbee:BUART:rx_postpoll\/main_1         macrocell6      6615  10662  19595  RISE       1
\xbee:BUART:rx_postpoll\/q              macrocell6      3350  14012  19595  RISE       1
\xbee:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  16862  19595  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxShifter:u0\/clock                       datapathcell3              0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for xbee_IntClock
*******************************************
Clock: xbee_IntClock
Frequency: 44.84 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \xbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13019364p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                 -11520
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10782
-------------------------------------   ----- 
End-of-path arrival time (ps)           10782
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2   1000   1000  13019364  RISE       1
\xbee:BUART:counter_load_not\/main_2           macrocell2      4200   5200  13019364  RISE       1
\xbee:BUART:counter_load_not\/q                macrocell2      3350   8550  13019364  RISE       1
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2232  10782  13019364  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. xbee_IntClock:R)
*************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \xbee:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \xbee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 19595p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. xbee_IntClock:R#2)   41667
- Setup time                                           -5210
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16862
-------------------------------------   ----- 
End-of-path arrival time (ps)           16862
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell3                 0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell3         4047   4047  19595  RISE       1
\xbee:BUART:rx_postpoll\/main_1         macrocell6      6615  10662  19595  RISE       1
\xbee:BUART:rx_postpoll\/q              macrocell6      3350  14012  19595  RISE       1
\xbee:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  16862  19595  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxShifter:u0\/clock                       datapathcell3              0      0  RISE       1


5.2::Critical Path Report for (xbee_IntClock:R vs. xbee_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \xbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13019364p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                 -11520
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10782
-------------------------------------   ----- 
End-of-path arrival time (ps)           10782
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2   1000   1000  13019364  RISE       1
\xbee:BUART:counter_load_not\/main_2           macrocell2      4200   5200  13019364  RISE       1
\xbee:BUART:counter_load_not\/q                macrocell2      3350   8550  13019364  RISE       1
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2232  10782  13019364  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \xbee:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \xbee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 19595p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. xbee_IntClock:R#2)   41667
- Setup time                                           -5210
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16862
-------------------------------------   ----- 
End-of-path arrival time (ps)           16862
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell3                 0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell3         4047   4047  19595  RISE       1
\xbee:BUART:rx_postpoll\/main_1         macrocell6      6615  10662  19595  RISE       1
\xbee:BUART:rx_postpoll\/q              macrocell6      3350  14012  19595  RISE       1
\xbee:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  16862  19595  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxShifter:u0\/clock                       datapathcell3              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \xbee:BUART:pollcount_1\/main_3
Capture Clock  : \xbee:BUART:pollcount_1\/clock_0
Path slack     : 27482p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. xbee_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10675
-------------------------------------   ----- 
End-of-path arrival time (ps)           10675
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell3                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell3       4047   4047  19595  RISE       1
\xbee:BUART:pollcount_1\/main_3  macrocell21   6628  10675  27482  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_1\/clock_0                          macrocell21                0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \xbee:BUART:pollcount_0\/main_2
Capture Clock  : \xbee:BUART:pollcount_0\/clock_0
Path slack     : 27495p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. xbee_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10662
-------------------------------------   ----- 
End-of-path arrival time (ps)           10662
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell3                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell3       4047   4047  19595  RISE       1
\xbee:BUART:pollcount_0\/main_2  macrocell22   6615  10662  27495  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_0\/clock_0                          macrocell22                0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \xbee:BUART:rx_state_2\/main_8
Capture Clock  : \xbee:BUART:rx_state_2\/clock_0
Path slack     : 28513p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. xbee_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9643
-------------------------------------   ---- 
End-of-path arrival time (ps)           9643
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell3                 0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell3       4047   4047  19595  RISE       1
\xbee:BUART:rx_state_2\/main_8  macrocell18   5596   9643  28513  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \xbee:BUART:rx_state_0\/main_9
Capture Clock  : \xbee:BUART:rx_state_0\/clock_0
Path slack     : 28530p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. xbee_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9627
-------------------------------------   ---- 
End-of-path arrival time (ps)           9627
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell3                 0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell3       4047   4047  19595  RISE       1
\xbee:BUART:rx_state_0\/main_9  macrocell15   5580   9627  28530  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \xbee:BUART:rx_status_3\/main_6
Capture Clock  : \xbee:BUART:rx_status_3\/clock_0
Path slack     : 28530p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. xbee_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9627
-------------------------------------   ---- 
End-of-path arrival time (ps)           9627
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell3                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell3       4047   4047  19595  RISE       1
\xbee:BUART:rx_status_3\/main_6  macrocell23   5580   9627  28530  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_status_3\/clock_0                          macrocell23                0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \xbee:BUART:rx_last\/main_0
Capture Clock  : \xbee:BUART:rx_last\/clock_0
Path slack     : 28652p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. xbee_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9504
-------------------------------------   ---- 
End-of-path arrival time (ps)           9504
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell3                 0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell3       4047   4047  19595  RISE       1
\xbee:BUART:rx_last\/main_0  macrocell24   5457   9504  28652  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_last\/clock_0                              macrocell24                0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \xbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13019364p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                 -11520
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10782
-------------------------------------   ----- 
End-of-path arrival time (ps)           10782
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2   1000   1000  13019364  RISE       1
\xbee:BUART:counter_load_not\/main_2           macrocell2      4200   5200  13019364  RISE       1
\xbee:BUART:counter_load_not\/q                macrocell2      3350   8550  13019364  RISE       1
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2232  10782  13019364  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \xbee:BUART:sTX:TxSts\/status_0
Capture Clock  : \xbee:BUART:sTX:TxSts\/clock
Path slack     : 13024882p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -1570
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15215
-------------------------------------   ----- 
End-of-path arrival time (ps)           15215
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:TxShifter:u0\/clock                       datapathcell1              0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  13024882  RISE       1
\xbee:BUART:tx_status_0\/main_3                 macrocell3      4330   9610  13024882  RISE       1
\xbee:BUART:tx_status_0\/q                      macrocell3      3350  12960  13024882  RISE       1
\xbee:BUART:sTX:TxSts\/status_0                 statusicell1    2255  15215  13024882  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:TxSts\/clock                              statusicell1               0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_0\/q
Path End       : \xbee:BUART:sRX:RxBitCounter\/load
Capture Clock  : \xbee:BUART:sRX:RxBitCounter\/clock
Path slack     : 13025839p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -4220
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13037447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11607
-------------------------------------   ----- 
End-of-path arrival time (ps)           11607
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_0\/q            macrocell15   1250   1250  13025839  RISE       1
\xbee:BUART:rx_counter_load\/main_1  macrocell5    4679   5929  13025839  RISE       1
\xbee:BUART:rx_counter_load\/q       macrocell5    3350   9279  13025839  RISE       1
\xbee:BUART:sRX:RxBitCounter\/load   count7cell    2329  11607  13025839  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \xbee:BUART:sRX:RxSts\/status_4
Capture Clock  : \xbee:BUART:sRX:RxSts\/clock
Path slack     : 13026844p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -1570
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13253
-------------------------------------   ----- 
End-of-path arrival time (ps)           13253
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxShifter:u0\/clock                       datapathcell3              0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   5280   5280  13026844  RISE       1
\xbee:BUART:rx_status_4\/main_1                 macrocell7      2312   7592  13026844  RISE       1
\xbee:BUART:rx_status_4\/q                      macrocell7      3350  10942  13026844  RISE       1
\xbee:BUART:sRX:RxSts\/status_4                 statusicell2    2311  13253  13026844  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxSts\/clock                              statusicell2               0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \xbee:BUART:tx_state_0\/main_3
Capture Clock  : \xbee:BUART:tx_state_0\/clock_0
Path slack     : 13028547p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9610
-------------------------------------   ---- 
End-of-path arrival time (ps)           9610
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:TxShifter:u0\/clock                       datapathcell1              0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  13024882  RISE       1
\xbee:BUART:tx_state_0\/main_3                  macrocell11     4330   9610  13028547  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_0\/clock_0                           macrocell11                0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \xbee:BUART:txn\/main_3
Capture Clock  : \xbee:BUART:txn\/clock_0
Path slack     : 13028627p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9530
-------------------------------------   ---- 
End-of-path arrival time (ps)           9530
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:TxShifter:u0\/clock                       datapathcell1              0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   7280   7280  13028627  RISE       1
\xbee:BUART:txn\/main_3                macrocell9      2250   9530  13028627  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:txn\/clock_0                                  macrocell9                 0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_bitclk_enable\/q
Path End       : \xbee:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \xbee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029393p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -6300
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5973
-------------------------------------   ---- 
End-of-path arrival time (ps)           5973
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_bitclk_enable\/clock_0                     macrocell19                0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  13029393  RISE       1
\xbee:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4723   5973  13029393  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxShifter:u0\/clock                       datapathcell3              0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_0\/q
Path End       : \xbee:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \xbee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029427p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -6300
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5940
-------------------------------------   ---- 
End-of-path arrival time (ps)           5940
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_0\/q                macrocell15     1250   1250  13025839  RISE       1
\xbee:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4690   5940  13029427  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxShifter:u0\/clock                       datapathcell3              0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_ctrl_mark_last\/q
Path End       : \xbee:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \xbee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029637p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -6300
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5730
-------------------------------------   ---- 
End-of-path arrival time (ps)           5730
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_ctrl_mark_last\/clock_0                    macrocell14                0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  13026595  RISE       1
\xbee:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4480   5730  13029637  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxShifter:u0\/clock                       datapathcell3              0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbee:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \xbee:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029651p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -6290
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5726
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  13019364  RISE       1
\xbee:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4726   5726  13029651  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:TxShifter:u0\/clock                       datapathcell1              0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbee:BUART:rx_state_0\/main_5
Capture Clock  : \xbee:BUART:rx_state_0\/clock_0
Path slack     : 13030268p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7888
-------------------------------------   ---- 
End-of-path arrival time (ps)           7888
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13030268  RISE       1
\xbee:BUART:rx_state_0\/main_5         macrocell15   5778   7888  13030268  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbee:BUART:rx_load_fifo\/main_5
Capture Clock  : \xbee:BUART:rx_load_fifo\/clock_0
Path slack     : 13030268p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7888
-------------------------------------   ---- 
End-of-path arrival time (ps)           7888
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13030268  RISE       1
\xbee:BUART:rx_load_fifo\/main_5       macrocell16   5778   7888  13030268  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_load_fifo\/clock_0                         macrocell16                0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbee:BUART:rx_state_3\/main_5
Capture Clock  : \xbee:BUART:rx_state_3\/clock_0
Path slack     : 13030268p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7888
-------------------------------------   ---- 
End-of-path arrival time (ps)           7888
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13030268  RISE       1
\xbee:BUART:rx_state_3\/main_5         macrocell17   5778   7888  13030268  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_3\/clock_0                           macrocell17                0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_0\/q
Path End       : \xbee:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \xbee:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030646p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -6290
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_0\/clock_0                           macrocell11                0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_0\/q                macrocell11     1250   1250  13019847  RISE       1
\xbee:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3480   4730  13030646  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:TxShifter:u0\/clock                       datapathcell1              0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_0\/q
Path End       : \xbee:BUART:rx_state_0\/main_1
Capture Clock  : \xbee:BUART:rx_state_0\/clock_0
Path slack     : 13030800p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7356
-------------------------------------   ---- 
End-of-path arrival time (ps)           7356
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_0\/q       macrocell15   1250   1250  13025839  RISE       1
\xbee:BUART:rx_state_0\/main_1  macrocell15   6106   7356  13030800  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_0\/q
Path End       : \xbee:BUART:rx_load_fifo\/main_1
Capture Clock  : \xbee:BUART:rx_load_fifo\/clock_0
Path slack     : 13030800p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7356
-------------------------------------   ---- 
End-of-path arrival time (ps)           7356
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_0\/q         macrocell15   1250   1250  13025839  RISE       1
\xbee:BUART:rx_load_fifo\/main_1  macrocell16   6106   7356  13030800  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_load_fifo\/clock_0                         macrocell16                0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_0\/q
Path End       : \xbee:BUART:rx_state_3\/main_1
Capture Clock  : \xbee:BUART:rx_state_3\/clock_0
Path slack     : 13030800p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7356
-------------------------------------   ---- 
End-of-path arrival time (ps)           7356
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_0\/q       macrocell15   1250   1250  13025839  RISE       1
\xbee:BUART:rx_state_3\/main_1  macrocell17   6106   7356  13030800  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_3\/clock_0                           macrocell17                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_0\/q
Path End       : \xbee:BUART:rx_status_3\/main_1
Capture Clock  : \xbee:BUART:rx_status_3\/clock_0
Path slack     : 13030800p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7356
-------------------------------------   ---- 
End-of-path arrival time (ps)           7356
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_0\/q        macrocell15   1250   1250  13025839  RISE       1
\xbee:BUART:rx_status_3\/main_1  macrocell23   6106   7356  13030800  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_status_3\/clock_0                          macrocell23                0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_1\/q
Path End       : \xbee:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \xbee:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030981p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -6290
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4395
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_1\/clock_0                           macrocell10                0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_1\/q                macrocell10     1250   1250  13020181  RISE       1
\xbee:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3145   4395  13030981  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:TxShifter:u0\/clock                       datapathcell1              0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_bitclk_enable\/q
Path End       : \xbee:BUART:rx_state_0\/main_2
Capture Clock  : \xbee:BUART:rx_state_0\/clock_0
Path slack     : 13031624p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6533
-------------------------------------   ---- 
End-of-path arrival time (ps)           6533
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_bitclk_enable\/clock_0                     macrocell19                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13029393  RISE       1
\xbee:BUART:rx_state_0\/main_2   macrocell15   5283   6533  13031624  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_bitclk_enable\/q
Path End       : \xbee:BUART:rx_load_fifo\/main_2
Capture Clock  : \xbee:BUART:rx_load_fifo\/clock_0
Path slack     : 13031624p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6533
-------------------------------------   ---- 
End-of-path arrival time (ps)           6533
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_bitclk_enable\/clock_0                     macrocell19                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  13029393  RISE       1
\xbee:BUART:rx_load_fifo\/main_2  macrocell16   5283   6533  13031624  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_load_fifo\/clock_0                         macrocell16                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_bitclk_enable\/q
Path End       : \xbee:BUART:rx_state_3\/main_2
Capture Clock  : \xbee:BUART:rx_state_3\/clock_0
Path slack     : 13031624p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6533
-------------------------------------   ---- 
End-of-path arrival time (ps)           6533
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_bitclk_enable\/clock_0                     macrocell19                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13029393  RISE       1
\xbee:BUART:rx_state_3\/main_2   macrocell17   5283   6533  13031624  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_3\/clock_0                           macrocell17                0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_bitclk_enable\/q
Path End       : \xbee:BUART:rx_status_3\/main_2
Capture Clock  : \xbee:BUART:rx_status_3\/clock_0
Path slack     : 13031624p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6533
-------------------------------------   ---- 
End-of-path arrival time (ps)           6533
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_bitclk_enable\/clock_0                     macrocell19                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13029393  RISE       1
\xbee:BUART:rx_status_3\/main_2  macrocell23   5283   6533  13031624  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_status_3\/clock_0                          macrocell23                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_bitclk_enable\/q
Path End       : \xbee:BUART:rx_state_2\/main_2
Capture Clock  : \xbee:BUART:rx_state_2\/clock_0
Path slack     : 13031634p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6523
-------------------------------------   ---- 
End-of-path arrival time (ps)           6523
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_bitclk_enable\/clock_0                     macrocell19                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13029393  RISE       1
\xbee:BUART:rx_state_2\/main_2   macrocell18   5273   6523  13031634  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbee:BUART:rx_state_2\/main_5
Capture Clock  : \xbee:BUART:rx_state_2\/clock_0
Path slack     : 13031682p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6474
-------------------------------------   ---- 
End-of-path arrival time (ps)           6474
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13030268  RISE       1
\xbee:BUART:rx_state_2\/main_5         macrocell18   4364   6474  13031682  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_0\/q
Path End       : \xbee:BUART:rx_state_2\/main_1
Capture Clock  : \xbee:BUART:rx_state_2\/clock_0
Path slack     : 13032228p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5929
-------------------------------------   ---- 
End-of-path arrival time (ps)           5929
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_0\/q       macrocell15   1250   1250  13025839  RISE       1
\xbee:BUART:rx_state_2\/main_1  macrocell18   4679   5929  13032228  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_0\/q
Path End       : \xbee:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \xbee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032228p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5929
-------------------------------------   ---- 
End-of-path arrival time (ps)           5929
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_0\/q               macrocell15   1250   1250  13025839  RISE       1
\xbee:BUART:rx_state_stop1_reg\/main_1  macrocell20   4679   5929  13032228  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_stop1_reg\/clock_0                   macrocell20                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbee:BUART:tx_state_2\/main_2
Capture Clock  : \xbee:BUART:tx_state_2\/clock_0
Path slack     : 13032957p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5200
-------------------------------------   ---- 
End-of-path arrival time (ps)           5200
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  13019364  RISE       1
\xbee:BUART:tx_state_2\/main_2               macrocell12     4200   5200  13032957  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_2\/clock_0                           macrocell12                0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbee:BUART:tx_bitclk\/main_2
Capture Clock  : \xbee:BUART:tx_bitclk\/clock_0
Path slack     : 13032957p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5200
-------------------------------------   ---- 
End-of-path arrival time (ps)           5200
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  13019364  RISE       1
\xbee:BUART:tx_bitclk\/main_2                macrocell13     4200   5200  13032957  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_bitclk\/clock_0                            macrocell13                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_1
Path End       : \xbee:BUART:pollcount_1\/main_1
Capture Clock  : \xbee:BUART:pollcount_1\/clock_0
Path slack     : 13032976p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5181
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13032976  RISE       1
\xbee:BUART:pollcount_1\/main_1        macrocell21   3071   5181  13032976  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_1\/clock_0                          macrocell21                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_2
Path End       : \xbee:BUART:pollcount_1\/main_0
Capture Clock  : \xbee:BUART:pollcount_1\/clock_0
Path slack     : 13032977p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           5180
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13032977  RISE       1
\xbee:BUART:pollcount_1\/main_0        macrocell21   3070   5180  13032977  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_1\/clock_0                          macrocell21                0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_ctrl_mark_last\/q
Path End       : \xbee:BUART:rx_state_2\/main_0
Capture Clock  : \xbee:BUART:rx_state_2\/clock_0
Path slack     : 13032984p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_ctrl_mark_last\/clock_0                    macrocell14                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13026595  RISE       1
\xbee:BUART:rx_state_2\/main_0    macrocell18   3923   5173  13032984  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_ctrl_mark_last\/q
Path End       : \xbee:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \xbee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032984p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_ctrl_mark_last\/clock_0                    macrocell14                0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  13026595  RISE       1
\xbee:BUART:rx_state_stop1_reg\/main_0  macrocell20   3923   5173  13032984  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_stop1_reg\/clock_0                   macrocell20                0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_1
Path End       : \xbee:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \xbee:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032985p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13032976  RISE       1
\xbee:BUART:rx_bitclk_enable\/main_1   macrocell19   3061   5171  13032985  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_bitclk_enable\/clock_0                     macrocell19                0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_1
Path End       : \xbee:BUART:pollcount_0\/main_1
Capture Clock  : \xbee:BUART:pollcount_0\/clock_0
Path slack     : 13032985p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13032976  RISE       1
\xbee:BUART:pollcount_0\/main_1        macrocell22   3061   5171  13032985  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_0\/clock_0                          macrocell22                0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_2
Path End       : \xbee:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \xbee:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032987p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5169
-------------------------------------   ---- 
End-of-path arrival time (ps)           5169
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13032977  RISE       1
\xbee:BUART:rx_bitclk_enable\/main_0   macrocell19   3059   5169  13032987  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_bitclk_enable\/clock_0                     macrocell19                0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_2
Path End       : \xbee:BUART:pollcount_0\/main_0
Capture Clock  : \xbee:BUART:pollcount_0\/clock_0
Path slack     : 13032987p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5169
-------------------------------------   ---- 
End-of-path arrival time (ps)           5169
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13032977  RISE       1
\xbee:BUART:pollcount_0\/main_0        macrocell22   3059   5169  13032987  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_0\/clock_0                          macrocell22                0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_0
Path End       : \xbee:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \xbee:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033156p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  13033156  RISE       1
\xbee:BUART:rx_bitclk_enable\/main_2   macrocell19   2891   5001  13033156  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_bitclk_enable\/clock_0                     macrocell19                0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbee:BUART:rx_state_0\/main_6
Capture Clock  : \xbee:BUART:rx_state_0\/clock_0
Path slack     : 13033225p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033225  RISE       1
\xbee:BUART:rx_state_0\/main_6         macrocell15   2821   4931  13033225  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbee:BUART:rx_load_fifo\/main_6
Capture Clock  : \xbee:BUART:rx_load_fifo\/clock_0
Path slack     : 13033225p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033225  RISE       1
\xbee:BUART:rx_load_fifo\/main_6       macrocell16   2821   4931  13033225  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_load_fifo\/clock_0                         macrocell16                0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbee:BUART:rx_state_3\/main_6
Capture Clock  : \xbee:BUART:rx_state_3\/clock_0
Path slack     : 13033225p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033225  RISE       1
\xbee:BUART:rx_state_3\/main_6         macrocell17   2821   4931  13033225  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_3\/clock_0                           macrocell17                0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_4
Path End       : \xbee:BUART:rx_state_0\/main_7
Capture Clock  : \xbee:BUART:rx_state_0\/clock_0
Path slack     : 13033244p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033244  RISE       1
\xbee:BUART:rx_state_0\/main_7         macrocell15   2802   4912  13033244  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_4
Path End       : \xbee:BUART:rx_load_fifo\/main_7
Capture Clock  : \xbee:BUART:rx_load_fifo\/clock_0
Path slack     : 13033244p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033244  RISE       1
\xbee:BUART:rx_load_fifo\/main_7       macrocell16   2802   4912  13033244  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_load_fifo\/clock_0                         macrocell16                0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_4
Path End       : \xbee:BUART:rx_state_3\/main_7
Capture Clock  : \xbee:BUART:rx_state_3\/clock_0
Path slack     : 13033244p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033244  RISE       1
\xbee:BUART:rx_state_3\/main_7         macrocell17   2802   4912  13033244  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_3\/clock_0                           macrocell17                0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_4
Path End       : \xbee:BUART:rx_state_2\/main_7
Capture Clock  : \xbee:BUART:rx_state_2\/clock_0
Path slack     : 13033247p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033244  RISE       1
\xbee:BUART:rx_state_2\/main_7         macrocell18   2800   4910  13033247  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbee:BUART:rx_state_2\/main_6
Capture Clock  : \xbee:BUART:rx_state_2\/clock_0
Path slack     : 13033261p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033225  RISE       1
\xbee:BUART:rx_state_2\/main_6         macrocell18   2786   4896  13033261  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbee:BUART:tx_state_1\/main_2
Capture Clock  : \xbee:BUART:tx_state_1\/clock_0
Path slack     : 13033326p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  13019364  RISE       1
\xbee:BUART:tx_state_1\/main_2               macrocell10     3831   4831  13033326  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_1\/clock_0                           macrocell10                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_ctrl_mark_last\/q
Path End       : \xbee:BUART:rx_state_0\/main_0
Capture Clock  : \xbee:BUART:rx_state_0\/clock_0
Path slack     : 13033402p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_ctrl_mark_last\/clock_0                    macrocell14                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13026595  RISE       1
\xbee:BUART:rx_state_0\/main_0    macrocell15   3504   4754  13033402  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_ctrl_mark_last\/q
Path End       : \xbee:BUART:rx_load_fifo\/main_0
Capture Clock  : \xbee:BUART:rx_load_fifo\/clock_0
Path slack     : 13033402p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_ctrl_mark_last\/clock_0                    macrocell14                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13026595  RISE       1
\xbee:BUART:rx_load_fifo\/main_0  macrocell16   3504   4754  13033402  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_load_fifo\/clock_0                         macrocell16                0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_ctrl_mark_last\/q
Path End       : \xbee:BUART:rx_state_3\/main_0
Capture Clock  : \xbee:BUART:rx_state_3\/clock_0
Path slack     : 13033402p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_ctrl_mark_last\/clock_0                    macrocell14                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13026595  RISE       1
\xbee:BUART:rx_state_3\/main_0    macrocell17   3504   4754  13033402  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_3\/clock_0                           macrocell17                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_ctrl_mark_last\/q
Path End       : \xbee:BUART:rx_status_3\/main_0
Capture Clock  : \xbee:BUART:rx_status_3\/clock_0
Path slack     : 13033402p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_ctrl_mark_last\/clock_0                    macrocell14                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13026595  RISE       1
\xbee:BUART:rx_status_3\/main_0   macrocell23   3504   4754  13033402  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_status_3\/clock_0                          macrocell23                0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_0\/q
Path End       : \xbee:BUART:tx_state_2\/main_1
Capture Clock  : \xbee:BUART:tx_state_2\/clock_0
Path slack     : 13033439p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_0\/clock_0                           macrocell11                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_0\/q       macrocell11   1250   1250  13019847  RISE       1
\xbee:BUART:tx_state_2\/main_1  macrocell12   3467   4717  13033439  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_2\/clock_0                           macrocell12                0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_0\/q
Path End       : \xbee:BUART:tx_bitclk\/main_1
Capture Clock  : \xbee:BUART:tx_bitclk\/clock_0
Path slack     : 13033439p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_0\/clock_0                           macrocell11                0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_0\/q      macrocell11   1250   1250  13019847  RISE       1
\xbee:BUART:tx_bitclk\/main_1  macrocell13   3467   4717  13033439  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_bitclk\/clock_0                            macrocell13                0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:pollcount_1\/q
Path End       : \xbee:BUART:rx_state_0\/main_8
Capture Clock  : \xbee:BUART:rx_state_0\/clock_0
Path slack     : 13033441p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_1\/clock_0                          macrocell21                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:pollcount_1\/q      macrocell21   1250   1250  13026178  RISE       1
\xbee:BUART:rx_state_0\/main_8  macrocell15   3466   4716  13033441  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:pollcount_1\/q
Path End       : \xbee:BUART:rx_status_3\/main_5
Capture Clock  : \xbee:BUART:rx_status_3\/clock_0
Path slack     : 13033441p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_1\/clock_0                          macrocell21                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:pollcount_1\/q       macrocell21   1250   1250  13026178  RISE       1
\xbee:BUART:rx_status_3\/main_5  macrocell23   3466   4716  13033441  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_status_3\/clock_0                          macrocell23                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:pollcount_0\/q
Path End       : \xbee:BUART:rx_state_0\/main_10
Capture Clock  : \xbee:BUART:rx_state_0\/clock_0
Path slack     : 13033465p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4692
-------------------------------------   ---- 
End-of-path arrival time (ps)           4692
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_0\/clock_0                          macrocell22                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:pollcount_0\/q       macrocell22   1250   1250  13026464  RISE       1
\xbee:BUART:rx_state_0\/main_10  macrocell15   3442   4692  13033465  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:pollcount_0\/q
Path End       : \xbee:BUART:rx_status_3\/main_7
Capture Clock  : \xbee:BUART:rx_status_3\/clock_0
Path slack     : 13033465p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4692
-------------------------------------   ---- 
End-of-path arrival time (ps)           4692
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_0\/clock_0                          macrocell22                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:pollcount_0\/q       macrocell22   1250   1250  13026464  RISE       1
\xbee:BUART:rx_status_3\/main_7  macrocell23   3442   4692  13033465  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_status_3\/clock_0                          macrocell23                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_0\/q
Path End       : \xbee:BUART:tx_state_0\/main_1
Capture Clock  : \xbee:BUART:tx_state_0\/clock_0
Path slack     : 13033583p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_0\/clock_0                           macrocell11                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_0\/q       macrocell11   1250   1250  13019847  RISE       1
\xbee:BUART:tx_state_0\/main_1  macrocell11   3324   4574  13033583  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_0\/clock_0                           macrocell11                0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_0\/q
Path End       : \xbee:BUART:txn\/main_2
Capture Clock  : \xbee:BUART:txn\/clock_0
Path slack     : 13033607p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4549
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_0\/clock_0                           macrocell11                0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_0\/q  macrocell11   1250   1250  13019847  RISE       1
\xbee:BUART:txn\/main_2    macrocell9    3299   4549  13033607  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:txn\/clock_0                                  macrocell9                 0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_0\/q
Path End       : \xbee:BUART:tx_state_1\/main_1
Capture Clock  : \xbee:BUART:tx_state_1\/clock_0
Path slack     : 13033607p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4549
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_0\/clock_0                           macrocell11                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_0\/q       macrocell11   1250   1250  13019847  RISE       1
\xbee:BUART:tx_state_1\/main_1  macrocell10   3299   4549  13033607  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_1\/clock_0                           macrocell10                0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_1\/q
Path End       : \xbee:BUART:txn\/main_1
Capture Clock  : \xbee:BUART:txn\/clock_0
Path slack     : 13033755p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4402
-------------------------------------   ---- 
End-of-path arrival time (ps)           4402
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_1\/clock_0                           macrocell10                0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_1\/q  macrocell10   1250   1250  13020181  RISE       1
\xbee:BUART:txn\/main_1    macrocell9    3152   4402  13033755  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:txn\/clock_0                                  macrocell9                 0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_1\/q
Path End       : \xbee:BUART:tx_state_1\/main_0
Capture Clock  : \xbee:BUART:tx_state_1\/clock_0
Path slack     : 13033755p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4402
-------------------------------------   ---- 
End-of-path arrival time (ps)           4402
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_1\/clock_0                           macrocell10                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_1\/q       macrocell10   1250   1250  13020181  RISE       1
\xbee:BUART:tx_state_1\/main_0  macrocell10   3152   4402  13033755  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_1\/clock_0                           macrocell10                0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_1\/q
Path End       : \xbee:BUART:tx_state_0\/main_0
Capture Clock  : \xbee:BUART:tx_state_0\/clock_0
Path slack     : 13033756p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_1\/clock_0                           macrocell10                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_1\/q       macrocell10   1250   1250  13020181  RISE       1
\xbee:BUART:tx_state_0\/main_0  macrocell11   3151   4401  13033756  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_0\/clock_0                           macrocell11                0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_1\/q
Path End       : \xbee:BUART:tx_state_2\/main_0
Capture Clock  : \xbee:BUART:tx_state_2\/clock_0
Path slack     : 13033774p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_1\/clock_0                           macrocell10                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_1\/q       macrocell10   1250   1250  13020181  RISE       1
\xbee:BUART:tx_state_2\/main_0  macrocell12   3133   4383  13033774  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_2\/clock_0                           macrocell12                0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_1\/q
Path End       : \xbee:BUART:tx_bitclk\/main_0
Capture Clock  : \xbee:BUART:tx_bitclk\/clock_0
Path slack     : 13033774p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_1\/clock_0                           macrocell10                0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_1\/q      macrocell10   1250   1250  13020181  RISE       1
\xbee:BUART:tx_bitclk\/main_0  macrocell13   3133   4383  13033774  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_bitclk\/clock_0                            macrocell13                0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbee:BUART:tx_state_0\/main_2
Capture Clock  : \xbee:BUART:tx_state_0\/clock_0
Path slack     : 13033849p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4307
-------------------------------------   ---- 
End-of-path arrival time (ps)           4307
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  13019364  RISE       1
\xbee:BUART:tx_state_0\/main_2               macrocell11     3307   4307  13033849  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_0\/clock_0                           macrocell11                0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:txn\/q
Path End       : \xbee:BUART:txn\/main_0
Capture Clock  : \xbee:BUART:txn\/clock_0
Path slack     : 13033865p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4292
-------------------------------------   ---- 
End-of-path arrival time (ps)           4292
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:txn\/clock_0                                  macrocell9                 0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:txn\/q       macrocell9    1250   1250  13033865  RISE       1
\xbee:BUART:txn\/main_0  macrocell9    3042   4292  13033865  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:txn\/clock_0                                  macrocell9                 0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_bitclk\/q
Path End       : \xbee:BUART:tx_state_2\/main_5
Capture Clock  : \xbee:BUART:tx_state_2\/clock_0
Path slack     : 13033926p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4231
-------------------------------------   ---- 
End-of-path arrival time (ps)           4231
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_bitclk\/clock_0                            macrocell13                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_bitclk\/q        macrocell13   1250   1250  13033926  RISE       1
\xbee:BUART:tx_state_2\/main_5  macrocell12   2981   4231  13033926  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_2\/clock_0                           macrocell12                0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_bitclk\/q
Path End       : \xbee:BUART:txn\/main_6
Capture Clock  : \xbee:BUART:txn\/clock_0
Path slack     : 13033931p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4226
-------------------------------------   ---- 
End-of-path arrival time (ps)           4226
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_bitclk\/clock_0                            macrocell13                0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_bitclk\/q  macrocell13   1250   1250  13033926  RISE       1
\xbee:BUART:txn\/main_6   macrocell9    2976   4226  13033931  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:txn\/clock_0                                  macrocell9                 0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_bitclk\/q
Path End       : \xbee:BUART:tx_state_1\/main_5
Capture Clock  : \xbee:BUART:tx_state_1\/clock_0
Path slack     : 13033931p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4226
-------------------------------------   ---- 
End-of-path arrival time (ps)           4226
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_bitclk\/clock_0                            macrocell13                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_bitclk\/q        macrocell13   1250   1250  13033926  RISE       1
\xbee:BUART:tx_state_1\/main_5  macrocell10   2976   4226  13033931  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_1\/clock_0                           macrocell10                0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_2\/q
Path End       : \xbee:BUART:tx_state_2\/main_3
Capture Clock  : \xbee:BUART:tx_state_2\/clock_0
Path slack     : 13033934p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4223
-------------------------------------   ---- 
End-of-path arrival time (ps)           4223
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_2\/clock_0                           macrocell12                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_2\/q       macrocell12   1250   1250  13020342  RISE       1
\xbee:BUART:tx_state_2\/main_3  macrocell12   2973   4223  13033934  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_2\/clock_0                           macrocell12                0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_2\/q
Path End       : \xbee:BUART:tx_bitclk\/main_3
Capture Clock  : \xbee:BUART:tx_bitclk\/clock_0
Path slack     : 13033934p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4223
-------------------------------------   ---- 
End-of-path arrival time (ps)           4223
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_2\/clock_0                           macrocell12                0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_2\/q      macrocell12   1250   1250  13020342  RISE       1
\xbee:BUART:tx_bitclk\/main_3  macrocell13   2973   4223  13033934  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_bitclk\/clock_0                            macrocell13                0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_2\/q
Path End       : \xbee:BUART:txn\/main_4
Capture Clock  : \xbee:BUART:txn\/clock_0
Path slack     : 13033934p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4222
-------------------------------------   ---- 
End-of-path arrival time (ps)           4222
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_2\/clock_0                           macrocell12                0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_2\/q  macrocell12   1250   1250  13020342  RISE       1
\xbee:BUART:txn\/main_4    macrocell9    2972   4222  13033934  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:txn\/clock_0                                  macrocell9                 0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_2\/q
Path End       : \xbee:BUART:tx_state_1\/main_3
Capture Clock  : \xbee:BUART:tx_state_1\/clock_0
Path slack     : 13033934p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4222
-------------------------------------   ---- 
End-of-path arrival time (ps)           4222
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_2\/clock_0                           macrocell12                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_2\/q       macrocell12   1250   1250  13020342  RISE       1
\xbee:BUART:tx_state_1\/main_3  macrocell10   2972   4222  13033934  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_1\/clock_0                           macrocell10                0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_2\/q
Path End       : \xbee:BUART:tx_state_0\/main_4
Capture Clock  : \xbee:BUART:tx_state_0\/clock_0
Path slack     : 13034046p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4111
-------------------------------------   ---- 
End-of-path arrival time (ps)           4111
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_2\/clock_0                           macrocell12                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_2\/q       macrocell12   1250   1250  13020342  RISE       1
\xbee:BUART:tx_state_0\/main_4  macrocell11   2861   4111  13034046  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_0\/clock_0                           macrocell11                0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_bitclk\/q
Path End       : \xbee:BUART:tx_state_0\/main_5
Capture Clock  : \xbee:BUART:tx_state_0\/clock_0
Path slack     : 13034055p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4101
-------------------------------------   ---- 
End-of-path arrival time (ps)           4101
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_bitclk\/clock_0                            macrocell13                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_bitclk\/q        macrocell13   1250   1250  13033926  RISE       1
\xbee:BUART:tx_state_0\/main_5  macrocell11   2851   4101  13034055  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_0\/clock_0                           macrocell11                0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:pollcount_1\/q
Path End       : \xbee:BUART:pollcount_1\/main_2
Capture Clock  : \xbee:BUART:pollcount_1\/clock_0
Path slack     : 13034079p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4078
-------------------------------------   ---- 
End-of-path arrival time (ps)           4078
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_1\/clock_0                          macrocell21                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:pollcount_1\/q       macrocell21   1250   1250  13026178  RISE       1
\xbee:BUART:pollcount_1\/main_2  macrocell21   2828   4078  13034079  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_1\/clock_0                          macrocell21                0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_3\/q
Path End       : \xbee:BUART:rx_state_0\/main_3
Capture Clock  : \xbee:BUART:rx_state_0\/clock_0
Path slack     : 13034098p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_3\/clock_0                           macrocell17                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_3\/q       macrocell17   1250   1250  13027712  RISE       1
\xbee:BUART:rx_state_0\/main_3  macrocell15   2809   4059  13034098  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_3\/q
Path End       : \xbee:BUART:rx_load_fifo\/main_3
Capture Clock  : \xbee:BUART:rx_load_fifo\/clock_0
Path slack     : 13034098p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_3\/clock_0                           macrocell17                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_3\/q         macrocell17   1250   1250  13027712  RISE       1
\xbee:BUART:rx_load_fifo\/main_3  macrocell16   2809   4059  13034098  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_load_fifo\/clock_0                         macrocell16                0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_3\/q
Path End       : \xbee:BUART:rx_state_3\/main_3
Capture Clock  : \xbee:BUART:rx_state_3\/clock_0
Path slack     : 13034098p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_3\/clock_0                           macrocell17                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_3\/q       macrocell17   1250   1250  13027712  RISE       1
\xbee:BUART:rx_state_3\/main_3  macrocell17   2809   4059  13034098  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_3\/clock_0                           macrocell17                0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_3\/q
Path End       : \xbee:BUART:rx_status_3\/main_3
Capture Clock  : \xbee:BUART:rx_status_3\/clock_0
Path slack     : 13034098p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_3\/clock_0                           macrocell17                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_3\/q        macrocell17   1250   1250  13027712  RISE       1
\xbee:BUART:rx_status_3\/main_3  macrocell23   2809   4059  13034098  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_status_3\/clock_0                          macrocell23                0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_3\/q
Path End       : \xbee:BUART:rx_state_2\/main_3
Capture Clock  : \xbee:BUART:rx_state_2\/clock_0
Path slack     : 13034101p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_3\/clock_0                           macrocell17                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_3\/q       macrocell17   1250   1250  13027712  RISE       1
\xbee:BUART:rx_state_2\/main_3  macrocell18   2806   4056  13034101  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_3\/q
Path End       : \xbee:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \xbee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034101p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_3\/clock_0                           macrocell17                0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_3\/q               macrocell17   1250   1250  13027712  RISE       1
\xbee:BUART:rx_state_stop1_reg\/main_2  macrocell20   2806   4056  13034101  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_stop1_reg\/clock_0                   macrocell20                0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_2\/q
Path End       : \xbee:BUART:rx_state_0\/main_4
Capture Clock  : \xbee:BUART:rx_state_0\/clock_0
Path slack     : 13034107p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_2\/q       macrocell18   1250   1250  13027745  RISE       1
\xbee:BUART:rx_state_0\/main_4  macrocell15   2799   4049  13034107  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_2\/q
Path End       : \xbee:BUART:rx_load_fifo\/main_4
Capture Clock  : \xbee:BUART:rx_load_fifo\/clock_0
Path slack     : 13034107p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_2\/q         macrocell18   1250   1250  13027745  RISE       1
\xbee:BUART:rx_load_fifo\/main_4  macrocell16   2799   4049  13034107  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_load_fifo\/clock_0                         macrocell16                0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_2\/q
Path End       : \xbee:BUART:rx_state_3\/main_4
Capture Clock  : \xbee:BUART:rx_state_3\/clock_0
Path slack     : 13034107p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_2\/q       macrocell18   1250   1250  13027745  RISE       1
\xbee:BUART:rx_state_3\/main_4  macrocell17   2799   4049  13034107  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_3\/clock_0                           macrocell17                0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_2\/q
Path End       : \xbee:BUART:rx_status_3\/main_4
Capture Clock  : \xbee:BUART:rx_status_3\/clock_0
Path slack     : 13034107p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_2\/q        macrocell18   1250   1250  13027745  RISE       1
\xbee:BUART:rx_status_3\/main_4  macrocell23   2799   4049  13034107  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_status_3\/clock_0                          macrocell23                0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_2\/q
Path End       : \xbee:BUART:rx_state_2\/main_4
Capture Clock  : \xbee:BUART:rx_state_2\/clock_0
Path slack     : 13034133p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_2\/q       macrocell18   1250   1250  13027745  RISE       1
\xbee:BUART:rx_state_2\/main_4  macrocell18   2773   4023  13034133  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_2\/q
Path End       : \xbee:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \xbee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034133p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_2\/q               macrocell18   1250   1250  13027745  RISE       1
\xbee:BUART:rx_state_stop1_reg\/main_3  macrocell20   2773   4023  13034133  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_stop1_reg\/clock_0                   macrocell20                0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_load_fifo\/q
Path End       : \xbee:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \xbee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034263p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -1930
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13039737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5473
-------------------------------------   ---- 
End-of-path arrival time (ps)           5473
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_load_fifo\/clock_0                         macrocell16                0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:rx_load_fifo\/q            macrocell16     1250   1250  13029542  RISE       1
\xbee:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4223   5473  13034263  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxShifter:u0\/clock                       datapathcell3              0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:pollcount_0\/q
Path End       : \xbee:BUART:pollcount_0\/main_3
Capture Clock  : \xbee:BUART:pollcount_0\/clock_0
Path slack     : 13034364p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3793
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_0\/clock_0                          macrocell22                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:pollcount_0\/q       macrocell22   1250   1250  13026464  RISE       1
\xbee:BUART:pollcount_0\/main_3  macrocell22   2543   3793  13034364  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_0\/clock_0                          macrocell22                0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:pollcount_0\/q
Path End       : \xbee:BUART:pollcount_1\/main_4
Capture Clock  : \xbee:BUART:pollcount_1\/clock_0
Path slack     : 13034365p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_0\/clock_0                          macrocell22                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:pollcount_0\/q       macrocell22   1250   1250  13026464  RISE       1
\xbee:BUART:pollcount_1\/main_4  macrocell21   2542   3792  13034365  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_1\/clock_0                          macrocell21                0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \xbee:BUART:tx_state_2\/main_4
Capture Clock  : \xbee:BUART:tx_state_2\/clock_0
Path slack     : 13034447p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3710
-------------------------------------   ---- 
End-of-path arrival time (ps)           3710
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  13034447  RISE       1
\xbee:BUART:tx_state_2\/main_4               macrocell12     2710   3710  13034447  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_2\/clock_0                           macrocell12                0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \xbee:BUART:txn\/main_5
Capture Clock  : \xbee:BUART:txn\/clock_0
Path slack     : 13034454p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3703
-------------------------------------   ---- 
End-of-path arrival time (ps)           3703
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  13034447  RISE       1
\xbee:BUART:txn\/main_5                      macrocell9      2703   3703  13034454  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:txn\/clock_0                                  macrocell9                 0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \xbee:BUART:tx_state_1\/main_4
Capture Clock  : \xbee:BUART:tx_state_1\/clock_0
Path slack     : 13034454p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3703
-------------------------------------   ---- 
End-of-path arrival time (ps)           3703
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  13034447  RISE       1
\xbee:BUART:tx_state_1\/main_4               macrocell10     2703   3703  13034454  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_1\/clock_0                           macrocell10                0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_last\/q
Path End       : \xbee:BUART:rx_state_2\/main_9
Capture Clock  : \xbee:BUART:rx_state_2\/clock_0
Path slack     : 13034605p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_last\/clock_0                              macrocell24                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_last\/q          macrocell24   1250   1250  13034605  RISE       1
\xbee:BUART:rx_state_2\/main_9  macrocell18   2302   3552  13034605  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_status_3\/q
Path End       : \xbee:BUART:sRX:RxSts\/status_3
Capture Clock  : \xbee:BUART:sRX:RxSts\/clock
Path slack     : 13036532p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -1570
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13040097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_status_3\/clock_0                          macrocell23                0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\xbee:BUART:rx_status_3\/q       macrocell23    1250   1250  13036532  RISE       1
\xbee:BUART:sRX:RxSts\/status_3  statusicell2   2315   3565  13036532  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxSts\/clock                              statusicell2               0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

