\# 4:1 Multiplexer



This folder contains the Verilog HDL implementation of a 4:1 Multiplexer.



The 4:1 MUX selects one of four inputs based on two select lines.

Two methods are implemented:

\- Direct 4:1 MUX design

\- 4:1 MUX implemented using 2:1 MUX blocks



Files included:

\- mux\_4to1.v : 4:1 MUX design

\- mux\_4to1\_tb.v : Testbench for verification

\- mux\_4to1\_using\_2to1.v : 4:1 MUX using 2:1 MUX

\- mux\_2to1.v : 2:1 MUX module

\- schematic.png : RTL schematic

\- waveform.png : Simulation waveform

\- schematic(using 2 to 1).png : RTL schematic using 2:1 MUX



The design is verified using simulation and waveform analysis.



