0.6
2018.3
Dec  7 2018
00:33:28
D:/DIY/Radio_SW/TestBenches/tb_DDS.v,1572792893,verilog,,,,tb_DDS,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../myproject.srcs/sources_1/bd/TopBlockDesign/ipshared/70cf/hdl;../../../../myproject.srcs/sources_1/bd/TopBlockDesign/ipshared/85a3;../../../../myproject.srcs/sources_1/bd/TopBlockDesign/ipshared/ec67/hdl;C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
D:/DIY/Radio_SW/TestBenches/tb_DDS_Amplitude_Control.v,1558129118,verilog,,,,tb_DDS_Amplitude_Control,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../myproject.srcs/sources_1/bd/TopBlockDesign/ipshared/70cf/hdl;../../../../myproject.srcs/sources_1/bd/TopBlockDesign/ipshared/85a3;../../../../myproject.srcs/sources_1/bd/TopBlockDesign/ipshared/ec67/hdl;C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
D:/DIY/Radio_SW/VerilogModules/DDS.v,1572795390,verilog,,D:/DIY/Radio_SW/VerilogModules/DualPortBRAM.v,,DDS,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../myproject.srcs/sources_1/bd/TopBlockDesign/ipshared/70cf/hdl;../../../../myproject.srcs/sources_1/bd/TopBlockDesign/ipshared/85a3;../../../../myproject.srcs/sources_1/bd/TopBlockDesign/ipshared/ec67/hdl;C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
D:/DIY/Radio_SW/VerilogModules/DualPortBRAM.v,1554731932,verilog,,D:/DIY/Radio_SW/TestBenches/tb_DDS.v,,DualPortBRAM,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../myproject.srcs/sources_1/bd/TopBlockDesign/ipshared/70cf/hdl;../../../../myproject.srcs/sources_1/bd/TopBlockDesign/ipshared/85a3;../../../../myproject.srcs/sources_1/bd/TopBlockDesign/ipshared/ec67/hdl;C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
D:/DIY/Radio_SW/VivadoProjectFolder/myproject/myproject.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,,,,,,
