<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>atomic-machine.h source code [glibc_src_2.23/sysdeps/x86_64/atomic-machine.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'glibc_src_2.23/sysdeps/x86_64/atomic-machine.h'; var root_path = '../../..'; var data_path = '../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>glibc_src_2.23</a>/<a href='..'>sysdeps</a>/<a href='./'>x86_64</a>/<a href='atomic-machine.h.html'>atomic-machine.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* Copyright (C) 2002-2016 Free Software Foundation, Inc.</i></td></tr>
<tr><th id="2">2</th><td><i>   This file is part of the GNU C Library.</i></td></tr>
<tr><th id="3">3</th><td><i>   Contributed by Ulrich Drepper &lt;drepper@redhat.com&gt;, 2002.</i></td></tr>
<tr><th id="4">4</th><td><i></i></td></tr>
<tr><th id="5">5</th><td><i>   The GNU C Library is free software; you can redistribute it and/or</i></td></tr>
<tr><th id="6">6</th><td><i>   modify it under the terms of the GNU Lesser General Public</i></td></tr>
<tr><th id="7">7</th><td><i>   License as published by the Free Software Foundation; either</i></td></tr>
<tr><th id="8">8</th><td><i>   version 2.1 of the License, or (at your option) any later version.</i></td></tr>
<tr><th id="9">9</th><td><i></i></td></tr>
<tr><th id="10">10</th><td><i>   The GNU C Library is distributed in the hope that it will be useful,</i></td></tr>
<tr><th id="11">11</th><td><i>   but WITHOUT ANY WARRANTY; without even the implied warranty of</i></td></tr>
<tr><th id="12">12</th><td><i>   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</i></td></tr>
<tr><th id="13">13</th><td><i>   Lesser General Public License for more details.</i></td></tr>
<tr><th id="14">14</th><td><i></i></td></tr>
<tr><th id="15">15</th><td><i>   You should have received a copy of the GNU Lesser General Public</i></td></tr>
<tr><th id="16">16</th><td><i>   License along with the GNU C Library; if not, see</i></td></tr>
<tr><th id="17">17</th><td><i>   &lt;<a href="http://www.gnu.org/licenses/">http://www.gnu.org/licenses/</a>&gt;.  */</i></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../generic/stdint.h.html">&lt;stdint.h&gt;</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="nptl/tls.h.html">&lt;tls.h&gt;</a>	/* For tcbhead_t.  */</u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/libc-internal.h.html">&lt;libc-internal.h&gt;</a></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>typedef</b> <a class="typedef" href="../../posix/sys/types.h.html#194" title='int8_t' data-type='signed char' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="typedef" id="atomic8_t" title='atomic8_t' data-type='int8_t' data-ref="atomic8_t" data-ref-filename="atomic8_t">atomic8_t</dfn>;</td></tr>
<tr><th id="25">25</th><td><b>typedef</b> <a class="typedef" href="../generic/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="typedef" id="uatomic8_t" title='uatomic8_t' data-type='uint8_t' data-ref="uatomic8_t" data-ref-filename="uatomic8_t">uatomic8_t</dfn>;</td></tr>
<tr><th id="26">26</th><td><b>typedef</b> <a class="typedef" href="../generic/stdint.h.html#int_fast8_t" title='int_fast8_t' data-type='signed char' data-ref="int_fast8_t" data-ref-filename="int_fast8_t">int_fast8_t</a> <dfn class="typedef" id="atomic_fast8_t" title='atomic_fast8_t' data-type='int_fast8_t' data-ref="atomic_fast8_t" data-ref-filename="atomic_fast8_t">atomic_fast8_t</dfn>;</td></tr>
<tr><th id="27">27</th><td><b>typedef</b> <a class="typedef" href="../generic/stdint.h.html#uint_fast8_t" title='uint_fast8_t' data-type='unsigned char' data-ref="uint_fast8_t" data-ref-filename="uint_fast8_t">uint_fast8_t</a> <dfn class="typedef" id="uatomic_fast8_t" title='uatomic_fast8_t' data-type='uint_fast8_t' data-ref="uatomic_fast8_t" data-ref-filename="uatomic_fast8_t">uatomic_fast8_t</dfn>;</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>typedef</b> <a class="typedef" href="../../posix/sys/types.h.html#195" title='int16_t' data-type='short' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> <dfn class="typedef" id="atomic16_t" title='atomic16_t' data-type='int16_t' data-ref="atomic16_t" data-ref-filename="atomic16_t">atomic16_t</dfn>;</td></tr>
<tr><th id="30">30</th><td><b>typedef</b> <a class="typedef" href="../generic/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="typedef" id="uatomic16_t" title='uatomic16_t' data-type='uint16_t' data-ref="uatomic16_t" data-ref-filename="uatomic16_t">uatomic16_t</dfn>;</td></tr>
<tr><th id="31">31</th><td><b>typedef</b> <a class="typedef" href="../generic/stdint.h.html#int_fast16_t" title='int_fast16_t' data-type='long' data-ref="int_fast16_t" data-ref-filename="int_fast16_t">int_fast16_t</a> <dfn class="typedef" id="atomic_fast16_t" title='atomic_fast16_t' data-type='int_fast16_t' data-ref="atomic_fast16_t" data-ref-filename="atomic_fast16_t">atomic_fast16_t</dfn>;</td></tr>
<tr><th id="32">32</th><td><b>typedef</b> <a class="typedef" href="../generic/stdint.h.html#uint_fast16_t" title='uint_fast16_t' data-type='unsigned long' data-ref="uint_fast16_t" data-ref-filename="uint_fast16_t">uint_fast16_t</a> <dfn class="typedef" id="uatomic_fast16_t" title='uatomic_fast16_t' data-type='uint_fast16_t' data-ref="uatomic_fast16_t" data-ref-filename="uatomic_fast16_t">uatomic_fast16_t</dfn>;</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><b>typedef</b> <a class="typedef" href="../../posix/sys/types.h.html#196" title='int32_t' data-type='int' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a> <dfn class="typedef" id="atomic32_t" title='atomic32_t' data-type='int32_t' data-ref="atomic32_t" data-ref-filename="atomic32_t">atomic32_t</dfn>;</td></tr>
<tr><th id="35">35</th><td><b>typedef</b> <a class="typedef" href="../generic/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="typedef" id="uatomic32_t" title='uatomic32_t' data-type='uint32_t' data-ref="uatomic32_t" data-ref-filename="uatomic32_t">uatomic32_t</dfn>;</td></tr>
<tr><th id="36">36</th><td><b>typedef</b> <a class="typedef" href="../generic/stdint.h.html#int_fast32_t" title='int_fast32_t' data-type='long' data-ref="int_fast32_t" data-ref-filename="int_fast32_t">int_fast32_t</a> <dfn class="typedef" id="atomic_fast32_t" title='atomic_fast32_t' data-type='int_fast32_t' data-ref="atomic_fast32_t" data-ref-filename="atomic_fast32_t">atomic_fast32_t</dfn>;</td></tr>
<tr><th id="37">37</th><td><b>typedef</b> <a class="typedef" href="../generic/stdint.h.html#uint_fast32_t" title='uint_fast32_t' data-type='unsigned long' data-ref="uint_fast32_t" data-ref-filename="uint_fast32_t">uint_fast32_t</a> <dfn class="typedef" id="uatomic_fast32_t" title='uatomic_fast32_t' data-type='uint_fast32_t' data-ref="uatomic_fast32_t" data-ref-filename="uatomic_fast32_t">uatomic_fast32_t</dfn>;</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><b>typedef</b> <a class="typedef" href="../../posix/sys/types.h.html#197" title='int64_t' data-type='long' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="typedef" id="atomic64_t" title='atomic64_t' data-type='int64_t' data-ref="atomic64_t" data-ref-filename="atomic64_t">atomic64_t</dfn>;</td></tr>
<tr><th id="40">40</th><td><b>typedef</b> <a class="typedef" href="../generic/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="typedef" id="uatomic64_t" title='uatomic64_t' data-type='uint64_t' data-ref="uatomic64_t" data-ref-filename="uatomic64_t">uatomic64_t</dfn>;</td></tr>
<tr><th id="41">41</th><td><b>typedef</b> <a class="typedef" href="../generic/stdint.h.html#int_fast64_t" title='int_fast64_t' data-type='long' data-ref="int_fast64_t" data-ref-filename="int_fast64_t">int_fast64_t</a> <dfn class="typedef" id="atomic_fast64_t" title='atomic_fast64_t' data-type='int_fast64_t' data-ref="atomic_fast64_t" data-ref-filename="atomic_fast64_t">atomic_fast64_t</dfn>;</td></tr>
<tr><th id="42">42</th><td><b>typedef</b> <a class="typedef" href="../generic/stdint.h.html#uint_fast64_t" title='uint_fast64_t' data-type='unsigned long' data-ref="uint_fast64_t" data-ref-filename="uint_fast64_t">uint_fast64_t</a> <dfn class="typedef" id="uatomic_fast64_t" title='uatomic_fast64_t' data-type='uint_fast64_t' data-ref="uatomic_fast64_t" data-ref-filename="uatomic_fast64_t">uatomic_fast64_t</dfn>;</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><b>typedef</b> <a class="typedef" href="../generic/stdint.h.html#intptr_t" title='intptr_t' data-type='long' data-ref="intptr_t" data-ref-filename="intptr_t">intptr_t</a> <dfn class="typedef" id="atomicptr_t" title='atomicptr_t' data-type='intptr_t' data-ref="atomicptr_t" data-ref-filename="atomicptr_t">atomicptr_t</dfn>;</td></tr>
<tr><th id="45">45</th><td><b>typedef</b> <a class="typedef" href="../generic/stdint.h.html#uintptr_t" title='uintptr_t' data-type='unsigned long' data-ref="uintptr_t" data-ref-filename="uintptr_t">uintptr_t</a> <dfn class="typedef" id="uatomicptr_t" title='uatomicptr_t' data-type='uintptr_t' data-ref="uatomicptr_t" data-ref-filename="uatomicptr_t">uatomicptr_t</dfn>;</td></tr>
<tr><th id="46">46</th><td><b>typedef</b> <a class="typedef" href="../generic/stdint.h.html#intmax_t" title='intmax_t' data-type='long' data-ref="intmax_t" data-ref-filename="intmax_t">intmax_t</a> <dfn class="typedef" id="atomic_max_t" title='atomic_max_t' data-type='intmax_t' data-ref="atomic_max_t" data-ref-filename="atomic_max_t">atomic_max_t</dfn>;</td></tr>
<tr><th id="47">47</th><td><b>typedef</b> <a class="typedef" href="../generic/stdint.h.html#uintmax_t" title='uintmax_t' data-type='unsigned long' data-ref="uintmax_t" data-ref-filename="uintmax_t">uintmax_t</a> <dfn class="typedef" id="uatomic_max_t" title='uatomic_max_t' data-type='uintmax_t' data-ref="uatomic_max_t" data-ref-filename="uatomic_max_t">uatomic_max_t</dfn>;</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><u>#<span data-ppcond="50">ifndef</span> <a class="macro" href="nptl/tls.h.html#100" data-ref="_M/LOCK_PREFIX">LOCK_PREFIX</a></u></td></tr>
<tr><th id="51">51</th><td><u># ifdef UP</u></td></tr>
<tr><th id="52">52</th><td><u>#  define LOCK_PREFIX	/* nothing */</u></td></tr>
<tr><th id="53">53</th><td><u># else</u></td></tr>
<tr><th id="54">54</th><td><u>#  define LOCK_PREFIX "lock;"</u></td></tr>
<tr><th id="55">55</th><td><u># endif</u></td></tr>
<tr><th id="56">56</th><td><u>#<span data-ppcond="50">endif</span></u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/__HAVE_64B_ATOMICS" data-ref="_M/__HAVE_64B_ATOMICS">__HAVE_64B_ATOMICS</dfn> 1</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/USE_ATOMIC_COMPILER_BUILTINS" data-ref="_M/USE_ATOMIC_COMPILER_BUILTINS">USE_ATOMIC_COMPILER_BUILTINS</dfn> 1</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/atomic_compare_and_exchange_val_acq" data-ref="_M/atomic_compare_and_exchange_val_acq">atomic_compare_and_exchange_val_acq</dfn>(mem, newval, oldval) \</u></td></tr>
<tr><th id="62">62</th><td><u>  __sync_val_compare_and_swap (mem, oldval, newval)</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/atomic_compare_and_exchange_bool_acq" data-ref="_M/atomic_compare_and_exchange_bool_acq">atomic_compare_and_exchange_bool_acq</dfn>(mem, newval, oldval) \</u></td></tr>
<tr><th id="64">64</th><td><u>  (! __sync_bool_compare_and_swap (mem, oldval, newval))</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/__arch_c_compare_and_exchange_val_8_acq" data-ref="_M/__arch_c_compare_and_exchange_val_8_acq">__arch_c_compare_and_exchange_val_8_acq</dfn>(mem, newval, oldval) \</u></td></tr>
<tr><th id="68">68</th><td><u>  ({ __typeof (*mem) ret;						      \</u></td></tr>
<tr><th id="69">69</th><td><u>    __asm __volatile ("cmpl $0, %%fs:%P5\n\t"				      \</u></td></tr>
<tr><th id="70">70</th><td><u>		      "je 0f\n\t"					      \</u></td></tr>
<tr><th id="71">71</th><td><u>		      "lock\n"						      \</u></td></tr>
<tr><th id="72">72</th><td><u>		       "0:\tcmpxchgb %b2, %1"				      \</u></td></tr>
<tr><th id="73">73</th><td><u>		       : "=a" (ret), "=m" (*mem)			      \</u></td></tr>
<tr><th id="74">74</th><td><u>		       : "q" (newval), "m" (*mem), "0" (oldval),	      \</u></td></tr>
<tr><th id="75">75</th><td><u>			 "i" (offsetof (tcbhead_t, multiple_threads)));	      \</u></td></tr>
<tr><th id="76">76</th><td><u>     ret; })</u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/__arch_c_compare_and_exchange_val_16_acq" data-ref="_M/__arch_c_compare_and_exchange_val_16_acq">__arch_c_compare_and_exchange_val_16_acq</dfn>(mem, newval, oldval) \</u></td></tr>
<tr><th id="79">79</th><td><u>  ({ __typeof (*mem) ret;						      \</u></td></tr>
<tr><th id="80">80</th><td><u>    __asm __volatile ("cmpl $0, %%fs:%P5\n\t"				      \</u></td></tr>
<tr><th id="81">81</th><td><u>		      "je 0f\n\t"					      \</u></td></tr>
<tr><th id="82">82</th><td><u>		      "lock\n"						      \</u></td></tr>
<tr><th id="83">83</th><td><u>		       "0:\tcmpxchgw %w2, %1"				      \</u></td></tr>
<tr><th id="84">84</th><td><u>		       : "=a" (ret), "=m" (*mem)			      \</u></td></tr>
<tr><th id="85">85</th><td><u>		       : "q" (newval), "m" (*mem), "0" (oldval),	      \</u></td></tr>
<tr><th id="86">86</th><td><u>			 "i" (offsetof (tcbhead_t, multiple_threads)));	      \</u></td></tr>
<tr><th id="87">87</th><td><u>     ret; })</u></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/__arch_c_compare_and_exchange_val_32_acq" data-ref="_M/__arch_c_compare_and_exchange_val_32_acq">__arch_c_compare_and_exchange_val_32_acq</dfn>(mem, newval, oldval) \</u></td></tr>
<tr><th id="90">90</th><td><u>  ({ __typeof (*mem) ret;						      \</u></td></tr>
<tr><th id="91">91</th><td><u>    __asm __volatile ("cmpl $0, %%fs:%P5\n\t"				      \</u></td></tr>
<tr><th id="92">92</th><td><u>		      "je 0f\n\t"					      \</u></td></tr>
<tr><th id="93">93</th><td><u>		      "lock\n"						      \</u></td></tr>
<tr><th id="94">94</th><td><u>		       "0:\tcmpxchgl %2, %1"				      \</u></td></tr>
<tr><th id="95">95</th><td><u>		       : "=a" (ret), "=m" (*mem)			      \</u></td></tr>
<tr><th id="96">96</th><td><u>		       : "q" (newval), "m" (*mem), "0" (oldval),	      \</u></td></tr>
<tr><th id="97">97</th><td><u>			 "i" (offsetof (tcbhead_t, multiple_threads)));	      \</u></td></tr>
<tr><th id="98">98</th><td><u>     ret; })</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/__arch_c_compare_and_exchange_val_64_acq" data-ref="_M/__arch_c_compare_and_exchange_val_64_acq">__arch_c_compare_and_exchange_val_64_acq</dfn>(mem, newval, oldval) \</u></td></tr>
<tr><th id="101">101</th><td><u>  ({ __typeof (*mem) ret;						      \</u></td></tr>
<tr><th id="102">102</th><td><u>     __asm __volatile ("cmpl $0, %%fs:%P5\n\t"				      \</u></td></tr>
<tr><th id="103">103</th><td><u>		       "je 0f\n\t"					      \</u></td></tr>
<tr><th id="104">104</th><td><u>		       "lock\n"						      \</u></td></tr>
<tr><th id="105">105</th><td><u>		       "0:\tcmpxchgq %q2, %1"				      \</u></td></tr>
<tr><th id="106">106</th><td><u>		       : "=a" (ret), "=m" (*mem)			      \</u></td></tr>
<tr><th id="107">107</th><td><u>		       : "q" ((atomic64_t) cast_to_integer (newval)),	      \</u></td></tr>
<tr><th id="108">108</th><td><u>			 "m" (*mem),					      \</u></td></tr>
<tr><th id="109">109</th><td><u>			 "0" ((atomic64_t) cast_to_integer (oldval)),	      \</u></td></tr>
<tr><th id="110">110</th><td><u>			 "i" (offsetof (tcbhead_t, multiple_threads)));	      \</u></td></tr>
<tr><th id="111">111</th><td><u>     ret; })</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><i>/* Note that we need no lock prefix.  */</i></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/atomic_exchange_acq" data-ref="_M/atomic_exchange_acq">atomic_exchange_acq</dfn>(mem, newvalue) \</u></td></tr>
<tr><th id="116">116</th><td><u>  ({ __typeof (*mem) result;						      \</u></td></tr>
<tr><th id="117">117</th><td><u>     if (sizeof (*mem) == 1)						      \</u></td></tr>
<tr><th id="118">118</th><td><u>       __asm __volatile ("xchgb %b0, %1"				      \</u></td></tr>
<tr><th id="119">119</th><td><u>			 : "=q" (result), "=m" (*mem)			      \</u></td></tr>
<tr><th id="120">120</th><td><u>			 : "0" (newvalue), "m" (*mem));			      \</u></td></tr>
<tr><th id="121">121</th><td><u>     else if (sizeof (*mem) == 2)					      \</u></td></tr>
<tr><th id="122">122</th><td><u>       __asm __volatile ("xchgw %w0, %1"				      \</u></td></tr>
<tr><th id="123">123</th><td><u>			 : "=r" (result), "=m" (*mem)			      \</u></td></tr>
<tr><th id="124">124</th><td><u>			 : "0" (newvalue), "m" (*mem));			      \</u></td></tr>
<tr><th id="125">125</th><td><u>     else if (sizeof (*mem) == 4)					      \</u></td></tr>
<tr><th id="126">126</th><td><u>       __asm __volatile ("xchgl %0, %1"					      \</u></td></tr>
<tr><th id="127">127</th><td><u>			 : "=r" (result), "=m" (*mem)			      \</u></td></tr>
<tr><th id="128">128</th><td><u>			 : "0" (newvalue), "m" (*mem));			      \</u></td></tr>
<tr><th id="129">129</th><td><u>     else								      \</u></td></tr>
<tr><th id="130">130</th><td><u>       __asm __volatile ("xchgq %q0, %1"				      \</u></td></tr>
<tr><th id="131">131</th><td><u>			 : "=r" (result), "=m" (*mem)			      \</u></td></tr>
<tr><th id="132">132</th><td><u>			 : "0" ((atomic64_t) cast_to_integer (newvalue)),     \</u></td></tr>
<tr><th id="133">133</th><td><u>			   "m" (*mem));					      \</u></td></tr>
<tr><th id="134">134</th><td><u>     result; })</u></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/__arch_exchange_and_add_body" data-ref="_M/__arch_exchange_and_add_body">__arch_exchange_and_add_body</dfn>(lock, mem, value)			      \</u></td></tr>
<tr><th id="138">138</th><td><u>  ({ __typeof (*mem) result;						      \</u></td></tr>
<tr><th id="139">139</th><td><u>     if (sizeof (*mem) == 1)						      \</u></td></tr>
<tr><th id="140">140</th><td><u>       __asm __volatile (lock "xaddb %b0, %1"				      \</u></td></tr>
<tr><th id="141">141</th><td><u>			 : "=q" (result), "=m" (*mem)			      \</u></td></tr>
<tr><th id="142">142</th><td><u>			 : "0" (value), "m" (*mem),			      \</u></td></tr>
<tr><th id="143">143</th><td><u>			   "i" (offsetof (tcbhead_t, multiple_threads)));     \</u></td></tr>
<tr><th id="144">144</th><td><u>     else if (sizeof (*mem) == 2)					      \</u></td></tr>
<tr><th id="145">145</th><td><u>       __asm __volatile (lock "xaddw %w0, %1"				      \</u></td></tr>
<tr><th id="146">146</th><td><u>			 : "=r" (result), "=m" (*mem)			      \</u></td></tr>
<tr><th id="147">147</th><td><u>			 : "0" (value), "m" (*mem),			      \</u></td></tr>
<tr><th id="148">148</th><td><u>			   "i" (offsetof (tcbhead_t, multiple_threads)));     \</u></td></tr>
<tr><th id="149">149</th><td><u>     else if (sizeof (*mem) == 4)					      \</u></td></tr>
<tr><th id="150">150</th><td><u>       __asm __volatile (lock "xaddl %0, %1"				      \</u></td></tr>
<tr><th id="151">151</th><td><u>			 : "=r" (result), "=m" (*mem)			      \</u></td></tr>
<tr><th id="152">152</th><td><u>			 : "0" (value), "m" (*mem),			      \</u></td></tr>
<tr><th id="153">153</th><td><u>			   "i" (offsetof (tcbhead_t, multiple_threads)));     \</u></td></tr>
<tr><th id="154">154</th><td><u>     else								      \</u></td></tr>
<tr><th id="155">155</th><td><u>       __asm __volatile (lock "xaddq %q0, %1"				      \</u></td></tr>
<tr><th id="156">156</th><td><u>			 : "=r" (result), "=m" (*mem)			      \</u></td></tr>
<tr><th id="157">157</th><td><u>			 : "0" ((atomic64_t) cast_to_integer (value)),	      \</u></td></tr>
<tr><th id="158">158</th><td><u>			   "m" (*mem),					      \</u></td></tr>
<tr><th id="159">159</th><td><u>			   "i" (offsetof (tcbhead_t, multiple_threads)));     \</u></td></tr>
<tr><th id="160">160</th><td><u>     result; })</u></td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/atomic_exchange_and_add" data-ref="_M/atomic_exchange_and_add">atomic_exchange_and_add</dfn>(mem, value) \</u></td></tr>
<tr><th id="163">163</th><td><u>  __sync_fetch_and_add (mem, value)</u></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/__arch_exchange_and_add_cprefix" data-ref="_M/__arch_exchange_and_add_cprefix">__arch_exchange_and_add_cprefix</dfn> \</u></td></tr>
<tr><th id="166">166</th><td><u>  "cmpl $0, %%fs:%P4\n\tje 0f\n\tlock\n0:\t"</u></td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/catomic_exchange_and_add" data-ref="_M/catomic_exchange_and_add">catomic_exchange_and_add</dfn>(mem, value) \</u></td></tr>
<tr><th id="169">169</th><td><u>  __arch_exchange_and_add_body (__arch_exchange_and_add_cprefix, mem, value)</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/__arch_add_body" data-ref="_M/__arch_add_body">__arch_add_body</dfn>(lock, pfx, mem, value)				      \</u></td></tr>
<tr><th id="173">173</th><td><u>  do {									      \</u></td></tr>
<tr><th id="174">174</th><td><u>    if (__builtin_constant_p (value) &amp;&amp; (value) == 1)			      \</u></td></tr>
<tr><th id="175">175</th><td><u>      pfx##_increment (mem);						      \</u></td></tr>
<tr><th id="176">176</th><td><u>    else if (__builtin_constant_p (value) &amp;&amp; (value) == -1)		      \</u></td></tr>
<tr><th id="177">177</th><td><u>      pfx##_decrement (mem);						      \</u></td></tr>
<tr><th id="178">178</th><td><u>    else if (sizeof (*mem) == 1)					      \</u></td></tr>
<tr><th id="179">179</th><td><u>      __asm __volatile (lock "addb %b1, %0"				      \</u></td></tr>
<tr><th id="180">180</th><td><u>			: "=m" (*mem)					      \</u></td></tr>
<tr><th id="181">181</th><td><u>			: "iq" (value), "m" (*mem),			      \</u></td></tr>
<tr><th id="182">182</th><td><u>			  "i" (offsetof (tcbhead_t, multiple_threads)));      \</u></td></tr>
<tr><th id="183">183</th><td><u>    else if (sizeof (*mem) == 2)					      \</u></td></tr>
<tr><th id="184">184</th><td><u>      __asm __volatile (lock "addw %w1, %0"				      \</u></td></tr>
<tr><th id="185">185</th><td><u>			: "=m" (*mem)					      \</u></td></tr>
<tr><th id="186">186</th><td><u>			: "ir" (value), "m" (*mem),			      \</u></td></tr>
<tr><th id="187">187</th><td><u>			  "i" (offsetof (tcbhead_t, multiple_threads)));      \</u></td></tr>
<tr><th id="188">188</th><td><u>    else if (sizeof (*mem) == 4)					      \</u></td></tr>
<tr><th id="189">189</th><td><u>      __asm __volatile (lock "addl %1, %0"				      \</u></td></tr>
<tr><th id="190">190</th><td><u>			: "=m" (*mem)					      \</u></td></tr>
<tr><th id="191">191</th><td><u>			: "ir" (value), "m" (*mem),			      \</u></td></tr>
<tr><th id="192">192</th><td><u>			  "i" (offsetof (tcbhead_t, multiple_threads)));      \</u></td></tr>
<tr><th id="193">193</th><td><u>    else								      \</u></td></tr>
<tr><th id="194">194</th><td><u>      __asm __volatile (lock "addq %q1, %0"				      \</u></td></tr>
<tr><th id="195">195</th><td><u>			: "=m" (*mem)					      \</u></td></tr>
<tr><th id="196">196</th><td><u>			: "ir" ((atomic64_t) cast_to_integer (value)),	      \</u></td></tr>
<tr><th id="197">197</th><td><u>			  "m" (*mem),					      \</u></td></tr>
<tr><th id="198">198</th><td><u>			  "i" (offsetof (tcbhead_t, multiple_threads)));      \</u></td></tr>
<tr><th id="199">199</th><td><u>  } while (0)</u></td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/atomic_add" data-ref="_M/atomic_add">atomic_add</dfn>(mem, value) \</u></td></tr>
<tr><th id="202">202</th><td><u>  __arch_add_body (LOCK_PREFIX, atomic, mem, value)</u></td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/__arch_add_cprefix" data-ref="_M/__arch_add_cprefix">__arch_add_cprefix</dfn> \</u></td></tr>
<tr><th id="205">205</th><td><u>  "cmpl $0, %%fs:%P3\n\tje 0f\n\tlock\n0:\t"</u></td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/catomic_add" data-ref="_M/catomic_add">catomic_add</dfn>(mem, value) \</u></td></tr>
<tr><th id="208">208</th><td><u>  __arch_add_body (__arch_add_cprefix, catomic, mem, value)</u></td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/atomic_add_negative" data-ref="_M/atomic_add_negative">atomic_add_negative</dfn>(mem, value) \</u></td></tr>
<tr><th id="212">212</th><td><u>  ({ unsigned char __result;						      \</u></td></tr>
<tr><th id="213">213</th><td><u>     if (sizeof (*mem) == 1)						      \</u></td></tr>
<tr><th id="214">214</th><td><u>       __asm __volatile (LOCK_PREFIX "addb %b2, %0; sets %1"		      \</u></td></tr>
<tr><th id="215">215</th><td><u>			 : "=m" (*mem), "=qm" (__result)		      \</u></td></tr>
<tr><th id="216">216</th><td><u>			 : "iq" (value), "m" (*mem));			      \</u></td></tr>
<tr><th id="217">217</th><td><u>     else if (sizeof (*mem) == 2)					      \</u></td></tr>
<tr><th id="218">218</th><td><u>       __asm __volatile (LOCK_PREFIX "addw %w2, %0; sets %1"		      \</u></td></tr>
<tr><th id="219">219</th><td><u>			 : "=m" (*mem), "=qm" (__result)		      \</u></td></tr>
<tr><th id="220">220</th><td><u>			 : "ir" (value), "m" (*mem));			      \</u></td></tr>
<tr><th id="221">221</th><td><u>     else if (sizeof (*mem) == 4)					      \</u></td></tr>
<tr><th id="222">222</th><td><u>       __asm __volatile (LOCK_PREFIX "addl %2, %0; sets %1"		      \</u></td></tr>
<tr><th id="223">223</th><td><u>			 : "=m" (*mem), "=qm" (__result)		      \</u></td></tr>
<tr><th id="224">224</th><td><u>			 : "ir" (value), "m" (*mem));			      \</u></td></tr>
<tr><th id="225">225</th><td><u>     else								      \</u></td></tr>
<tr><th id="226">226</th><td><u>       __asm __volatile (LOCK_PREFIX "addq %q2, %0; sets %1"		      \</u></td></tr>
<tr><th id="227">227</th><td><u>			 : "=m" (*mem), "=qm" (__result)		      \</u></td></tr>
<tr><th id="228">228</th><td><u>			 : "ir" ((atomic64_t) cast_to_integer (value)),	      \</u></td></tr>
<tr><th id="229">229</th><td><u>			   "m" (*mem));					      \</u></td></tr>
<tr><th id="230">230</th><td><u>     __result; })</u></td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/atomic_add_zero" data-ref="_M/atomic_add_zero">atomic_add_zero</dfn>(mem, value) \</u></td></tr>
<tr><th id="234">234</th><td><u>  ({ unsigned char __result;						      \</u></td></tr>
<tr><th id="235">235</th><td><u>     if (sizeof (*mem) == 1)						      \</u></td></tr>
<tr><th id="236">236</th><td><u>       __asm __volatile (LOCK_PREFIX "addb %b2, %0; setz %1"		      \</u></td></tr>
<tr><th id="237">237</th><td><u>			 : "=m" (*mem), "=qm" (__result)		      \</u></td></tr>
<tr><th id="238">238</th><td><u>			 : "iq" (value), "m" (*mem));			      \</u></td></tr>
<tr><th id="239">239</th><td><u>     else if (sizeof (*mem) == 2)					      \</u></td></tr>
<tr><th id="240">240</th><td><u>       __asm __volatile (LOCK_PREFIX "addw %w2, %0; setz %1"		      \</u></td></tr>
<tr><th id="241">241</th><td><u>			 : "=m" (*mem), "=qm" (__result)		      \</u></td></tr>
<tr><th id="242">242</th><td><u>			 : "ir" (value), "m" (*mem));			      \</u></td></tr>
<tr><th id="243">243</th><td><u>     else if (sizeof (*mem) == 4)					      \</u></td></tr>
<tr><th id="244">244</th><td><u>       __asm __volatile (LOCK_PREFIX "addl %2, %0; setz %1"		      \</u></td></tr>
<tr><th id="245">245</th><td><u>			 : "=m" (*mem), "=qm" (__result)		      \</u></td></tr>
<tr><th id="246">246</th><td><u>			 : "ir" (value), "m" (*mem));			      \</u></td></tr>
<tr><th id="247">247</th><td><u>     else								      \</u></td></tr>
<tr><th id="248">248</th><td><u>       __asm __volatile (LOCK_PREFIX "addq %q2, %0; setz %1"		      \</u></td></tr>
<tr><th id="249">249</th><td><u>			 : "=m" (*mem), "=qm" (__result)		      \</u></td></tr>
<tr><th id="250">250</th><td><u>			 : "ir" ((atomic64_t) cast_to_integer (value)),	      \</u></td></tr>
<tr><th id="251">251</th><td><u>			   "m" (*mem));					      \</u></td></tr>
<tr><th id="252">252</th><td><u>     __result; })</u></td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/__arch_increment_body" data-ref="_M/__arch_increment_body">__arch_increment_body</dfn>(lock, mem) \</u></td></tr>
<tr><th id="256">256</th><td><u>  do {									      \</u></td></tr>
<tr><th id="257">257</th><td><u>    if (sizeof (*mem) == 1)						      \</u></td></tr>
<tr><th id="258">258</th><td><u>      __asm __volatile (lock "incb %b0"					      \</u></td></tr>
<tr><th id="259">259</th><td><u>			: "=m" (*mem)					      \</u></td></tr>
<tr><th id="260">260</th><td><u>			: "m" (*mem),					      \</u></td></tr>
<tr><th id="261">261</th><td><u>			  "i" (offsetof (tcbhead_t, multiple_threads)));      \</u></td></tr>
<tr><th id="262">262</th><td><u>    else if (sizeof (*mem) == 2)					      \</u></td></tr>
<tr><th id="263">263</th><td><u>      __asm __volatile (lock "incw %w0"					      \</u></td></tr>
<tr><th id="264">264</th><td><u>			: "=m" (*mem)					      \</u></td></tr>
<tr><th id="265">265</th><td><u>			: "m" (*mem),					      \</u></td></tr>
<tr><th id="266">266</th><td><u>			  "i" (offsetof (tcbhead_t, multiple_threads)));      \</u></td></tr>
<tr><th id="267">267</th><td><u>    else if (sizeof (*mem) == 4)					      \</u></td></tr>
<tr><th id="268">268</th><td><u>      __asm __volatile (lock "incl %0"					      \</u></td></tr>
<tr><th id="269">269</th><td><u>			: "=m" (*mem)					      \</u></td></tr>
<tr><th id="270">270</th><td><u>			: "m" (*mem),					      \</u></td></tr>
<tr><th id="271">271</th><td><u>			  "i" (offsetof (tcbhead_t, multiple_threads)));      \</u></td></tr>
<tr><th id="272">272</th><td><u>    else								      \</u></td></tr>
<tr><th id="273">273</th><td><u>      __asm __volatile (lock "incq %q0"					      \</u></td></tr>
<tr><th id="274">274</th><td><u>			: "=m" (*mem)					      \</u></td></tr>
<tr><th id="275">275</th><td><u>			: "m" (*mem),					      \</u></td></tr>
<tr><th id="276">276</th><td><u>			  "i" (offsetof (tcbhead_t, multiple_threads)));      \</u></td></tr>
<tr><th id="277">277</th><td><u>  } while (0)</u></td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/atomic_increment" data-ref="_M/atomic_increment">atomic_increment</dfn>(mem) __arch_increment_body (LOCK_PREFIX, mem)</u></td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/__arch_increment_cprefix" data-ref="_M/__arch_increment_cprefix">__arch_increment_cprefix</dfn> \</u></td></tr>
<tr><th id="282">282</th><td><u>  "cmpl $0, %%fs:%P2\n\tje 0f\n\tlock\n0:\t"</u></td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/catomic_increment" data-ref="_M/catomic_increment">catomic_increment</dfn>(mem) \</u></td></tr>
<tr><th id="285">285</th><td><u>  __arch_increment_body (__arch_increment_cprefix, mem)</u></td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/atomic_increment_and_test" data-ref="_M/atomic_increment_and_test">atomic_increment_and_test</dfn>(mem) \</u></td></tr>
<tr><th id="289">289</th><td><u>  ({ unsigned char __result;						      \</u></td></tr>
<tr><th id="290">290</th><td><u>     if (sizeof (*mem) == 1)						      \</u></td></tr>
<tr><th id="291">291</th><td><u>       __asm __volatile (LOCK_PREFIX "incb %b0; sete %1"		      \</u></td></tr>
<tr><th id="292">292</th><td><u>			 : "=m" (*mem), "=qm" (__result)		      \</u></td></tr>
<tr><th id="293">293</th><td><u>			 : "m" (*mem));					      \</u></td></tr>
<tr><th id="294">294</th><td><u>     else if (sizeof (*mem) == 2)					      \</u></td></tr>
<tr><th id="295">295</th><td><u>       __asm __volatile (LOCK_PREFIX "incw %w0; sete %1"		      \</u></td></tr>
<tr><th id="296">296</th><td><u>			 : "=m" (*mem), "=qm" (__result)		      \</u></td></tr>
<tr><th id="297">297</th><td><u>			 : "m" (*mem));					      \</u></td></tr>
<tr><th id="298">298</th><td><u>     else if (sizeof (*mem) == 4)					      \</u></td></tr>
<tr><th id="299">299</th><td><u>       __asm __volatile (LOCK_PREFIX "incl %0; sete %1"			      \</u></td></tr>
<tr><th id="300">300</th><td><u>			 : "=m" (*mem), "=qm" (__result)		      \</u></td></tr>
<tr><th id="301">301</th><td><u>			 : "m" (*mem));					      \</u></td></tr>
<tr><th id="302">302</th><td><u>     else								      \</u></td></tr>
<tr><th id="303">303</th><td><u>       __asm __volatile (LOCK_PREFIX "incq %q0; sete %1"		      \</u></td></tr>
<tr><th id="304">304</th><td><u>			 : "=m" (*mem), "=qm" (__result)		      \</u></td></tr>
<tr><th id="305">305</th><td><u>			 : "m" (*mem));					      \</u></td></tr>
<tr><th id="306">306</th><td><u>     __result; })</u></td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/__arch_decrement_body" data-ref="_M/__arch_decrement_body">__arch_decrement_body</dfn>(lock, mem) \</u></td></tr>
<tr><th id="310">310</th><td><u>  do {									      \</u></td></tr>
<tr><th id="311">311</th><td><u>    if (sizeof (*mem) == 1)						      \</u></td></tr>
<tr><th id="312">312</th><td><u>      __asm __volatile (lock "decb %b0"					      \</u></td></tr>
<tr><th id="313">313</th><td><u>			: "=m" (*mem)					      \</u></td></tr>
<tr><th id="314">314</th><td><u>			: "m" (*mem),					      \</u></td></tr>
<tr><th id="315">315</th><td><u>			  "i" (offsetof (tcbhead_t, multiple_threads)));      \</u></td></tr>
<tr><th id="316">316</th><td><u>    else if (sizeof (*mem) == 2)					      \</u></td></tr>
<tr><th id="317">317</th><td><u>      __asm __volatile (lock "decw %w0"					      \</u></td></tr>
<tr><th id="318">318</th><td><u>			: "=m" (*mem)					      \</u></td></tr>
<tr><th id="319">319</th><td><u>			: "m" (*mem),					      \</u></td></tr>
<tr><th id="320">320</th><td><u>			  "i" (offsetof (tcbhead_t, multiple_threads)));      \</u></td></tr>
<tr><th id="321">321</th><td><u>    else if (sizeof (*mem) == 4)					      \</u></td></tr>
<tr><th id="322">322</th><td><u>      __asm __volatile (lock "decl %0"					      \</u></td></tr>
<tr><th id="323">323</th><td><u>			: "=m" (*mem)					      \</u></td></tr>
<tr><th id="324">324</th><td><u>			: "m" (*mem),					      \</u></td></tr>
<tr><th id="325">325</th><td><u>			  "i" (offsetof (tcbhead_t, multiple_threads)));      \</u></td></tr>
<tr><th id="326">326</th><td><u>    else								      \</u></td></tr>
<tr><th id="327">327</th><td><u>      __asm __volatile (lock "decq %q0"					      \</u></td></tr>
<tr><th id="328">328</th><td><u>			: "=m" (*mem)					      \</u></td></tr>
<tr><th id="329">329</th><td><u>			: "m" (*mem),					      \</u></td></tr>
<tr><th id="330">330</th><td><u>			  "i" (offsetof (tcbhead_t, multiple_threads)));      \</u></td></tr>
<tr><th id="331">331</th><td><u>  } while (0)</u></td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/atomic_decrement" data-ref="_M/atomic_decrement">atomic_decrement</dfn>(mem) __arch_decrement_body (LOCK_PREFIX, mem)</u></td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/__arch_decrement_cprefix" data-ref="_M/__arch_decrement_cprefix">__arch_decrement_cprefix</dfn> \</u></td></tr>
<tr><th id="336">336</th><td><u>  "cmpl $0, %%fs:%P2\n\tje 0f\n\tlock\n0:\t"</u></td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/catomic_decrement" data-ref="_M/catomic_decrement">catomic_decrement</dfn>(mem) \</u></td></tr>
<tr><th id="339">339</th><td><u>  __arch_decrement_body (__arch_decrement_cprefix, mem)</u></td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/atomic_decrement_and_test" data-ref="_M/atomic_decrement_and_test">atomic_decrement_and_test</dfn>(mem) \</u></td></tr>
<tr><th id="343">343</th><td><u>  ({ unsigned char __result;						      \</u></td></tr>
<tr><th id="344">344</th><td><u>     if (sizeof (*mem) == 1)						      \</u></td></tr>
<tr><th id="345">345</th><td><u>       __asm __volatile (LOCK_PREFIX "decb %b0; sete %1"		      \</u></td></tr>
<tr><th id="346">346</th><td><u>			 : "=m" (*mem), "=qm" (__result)		      \</u></td></tr>
<tr><th id="347">347</th><td><u>			 : "m" (*mem));					      \</u></td></tr>
<tr><th id="348">348</th><td><u>     else if (sizeof (*mem) == 2)					      \</u></td></tr>
<tr><th id="349">349</th><td><u>       __asm __volatile (LOCK_PREFIX "decw %w0; sete %1"		      \</u></td></tr>
<tr><th id="350">350</th><td><u>			 : "=m" (*mem), "=qm" (__result)		      \</u></td></tr>
<tr><th id="351">351</th><td><u>			 : "m" (*mem));					      \</u></td></tr>
<tr><th id="352">352</th><td><u>     else if (sizeof (*mem) == 4)					      \</u></td></tr>
<tr><th id="353">353</th><td><u>       __asm __volatile (LOCK_PREFIX "decl %0; sete %1"			      \</u></td></tr>
<tr><th id="354">354</th><td><u>			 : "=m" (*mem), "=qm" (__result)		      \</u></td></tr>
<tr><th id="355">355</th><td><u>			 : "m" (*mem));					      \</u></td></tr>
<tr><th id="356">356</th><td><u>     else								      \</u></td></tr>
<tr><th id="357">357</th><td><u>       __asm __volatile (LOCK_PREFIX "decq %q0; sete %1"		      \</u></td></tr>
<tr><th id="358">358</th><td><u>			 : "=m" (*mem), "=qm" (__result)		      \</u></td></tr>
<tr><th id="359">359</th><td><u>			 : "m" (*mem));					      \</u></td></tr>
<tr><th id="360">360</th><td><u>     __result; })</u></td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/atomic_bit_set" data-ref="_M/atomic_bit_set">atomic_bit_set</dfn>(mem, bit) \</u></td></tr>
<tr><th id="364">364</th><td><u>  do {									      \</u></td></tr>
<tr><th id="365">365</th><td><u>    if (sizeof (*mem) == 1)						      \</u></td></tr>
<tr><th id="366">366</th><td><u>      __asm __volatile (LOCK_PREFIX "orb %b2, %0"			      \</u></td></tr>
<tr><th id="367">367</th><td><u>			: "=m" (*mem)					      \</u></td></tr>
<tr><th id="368">368</th><td><u>			: "m" (*mem), "iq" (1L &lt;&lt; (bit)));		      \</u></td></tr>
<tr><th id="369">369</th><td><u>    else if (sizeof (*mem) == 2)					      \</u></td></tr>
<tr><th id="370">370</th><td><u>      __asm __volatile (LOCK_PREFIX "orw %w2, %0"			      \</u></td></tr>
<tr><th id="371">371</th><td><u>			: "=m" (*mem)					      \</u></td></tr>
<tr><th id="372">372</th><td><u>			: "m" (*mem), "ir" (1L &lt;&lt; (bit)));		      \</u></td></tr>
<tr><th id="373">373</th><td><u>    else if (sizeof (*mem) == 4)					      \</u></td></tr>
<tr><th id="374">374</th><td><u>      __asm __volatile (LOCK_PREFIX "orl %2, %0"			      \</u></td></tr>
<tr><th id="375">375</th><td><u>			: "=m" (*mem)					      \</u></td></tr>
<tr><th id="376">376</th><td><u>			: "m" (*mem), "ir" (1L &lt;&lt; (bit)));		      \</u></td></tr>
<tr><th id="377">377</th><td><u>    else if (__builtin_constant_p (bit) &amp;&amp; (bit) &lt; 32)			      \</u></td></tr>
<tr><th id="378">378</th><td><u>      __asm __volatile (LOCK_PREFIX "orq %2, %0"			      \</u></td></tr>
<tr><th id="379">379</th><td><u>			: "=m" (*mem)					      \</u></td></tr>
<tr><th id="380">380</th><td><u>			: "m" (*mem), "i" (1L &lt;&lt; (bit)));		      \</u></td></tr>
<tr><th id="381">381</th><td><u>    else								      \</u></td></tr>
<tr><th id="382">382</th><td><u>      __asm __volatile (LOCK_PREFIX "orq %q2, %0"			      \</u></td></tr>
<tr><th id="383">383</th><td><u>			: "=m" (*mem)					      \</u></td></tr>
<tr><th id="384">384</th><td><u>			: "m" (*mem), "r" (1UL &lt;&lt; (bit)));		      \</u></td></tr>
<tr><th id="385">385</th><td><u>  } while (0)</u></td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/atomic_bit_test_set" data-ref="_M/atomic_bit_test_set">atomic_bit_test_set</dfn>(mem, bit) \</u></td></tr>
<tr><th id="389">389</th><td><u>  ({ unsigned char __result;						      \</u></td></tr>
<tr><th id="390">390</th><td><u>     if (sizeof (*mem) == 1)						      \</u></td></tr>
<tr><th id="391">391</th><td><u>       __asm __volatile (LOCK_PREFIX "btsb %3, %1; setc %0"		      \</u></td></tr>
<tr><th id="392">392</th><td><u>			 : "=q" (__result), "=m" (*mem)			      \</u></td></tr>
<tr><th id="393">393</th><td><u>			 : "m" (*mem), "iq" (bit));			      \</u></td></tr>
<tr><th id="394">394</th><td><u>     else if (sizeof (*mem) == 2)					      \</u></td></tr>
<tr><th id="395">395</th><td><u>       __asm __volatile (LOCK_PREFIX "btsw %3, %1; setc %0"		      \</u></td></tr>
<tr><th id="396">396</th><td><u>			 : "=q" (__result), "=m" (*mem)			      \</u></td></tr>
<tr><th id="397">397</th><td><u>			 : "m" (*mem), "ir" (bit));			      \</u></td></tr>
<tr><th id="398">398</th><td><u>     else if (sizeof (*mem) == 4)					      \</u></td></tr>
<tr><th id="399">399</th><td><u>       __asm __volatile (LOCK_PREFIX "btsl %3, %1; setc %0"		      \</u></td></tr>
<tr><th id="400">400</th><td><u>			 : "=q" (__result), "=m" (*mem)			      \</u></td></tr>
<tr><th id="401">401</th><td><u>			 : "m" (*mem), "ir" (bit));			      \</u></td></tr>
<tr><th id="402">402</th><td><u>     else							      	      \</u></td></tr>
<tr><th id="403">403</th><td><u>       __asm __volatile (LOCK_PREFIX "btsq %3, %1; setc %0"		      \</u></td></tr>
<tr><th id="404">404</th><td><u>			 : "=q" (__result), "=m" (*mem)			      \</u></td></tr>
<tr><th id="405">405</th><td><u>			 : "m" (*mem), "ir" (bit));			      \</u></td></tr>
<tr><th id="406">406</th><td><u>     __result; })</u></td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/atomic_spin_nop" data-ref="_M/atomic_spin_nop">atomic_spin_nop</dfn>() asm ("rep; nop")</u></td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/__arch_and_body" data-ref="_M/__arch_and_body">__arch_and_body</dfn>(lock, mem, mask) \</u></td></tr>
<tr><th id="413">413</th><td><u>  do {									      \</u></td></tr>
<tr><th id="414">414</th><td><u>    if (sizeof (*mem) == 1)						      \</u></td></tr>
<tr><th id="415">415</th><td><u>      __asm __volatile (lock "andb %b1, %0"				      \</u></td></tr>
<tr><th id="416">416</th><td><u>			: "=m" (*mem)					      \</u></td></tr>
<tr><th id="417">417</th><td><u>			: "iq" (mask), "m" (*mem),			      \</u></td></tr>
<tr><th id="418">418</th><td><u>			  "i" (offsetof (tcbhead_t, multiple_threads)));      \</u></td></tr>
<tr><th id="419">419</th><td><u>    else if (sizeof (*mem) == 2)					      \</u></td></tr>
<tr><th id="420">420</th><td><u>      __asm __volatile (lock "andw %w1, %0"				      \</u></td></tr>
<tr><th id="421">421</th><td><u>			: "=m" (*mem)					      \</u></td></tr>
<tr><th id="422">422</th><td><u>			: "ir" (mask), "m" (*mem),			      \</u></td></tr>
<tr><th id="423">423</th><td><u>			  "i" (offsetof (tcbhead_t, multiple_threads)));      \</u></td></tr>
<tr><th id="424">424</th><td><u>    else if (sizeof (*mem) == 4)					      \</u></td></tr>
<tr><th id="425">425</th><td><u>      __asm __volatile (lock "andl %1, %0"				      \</u></td></tr>
<tr><th id="426">426</th><td><u>			: "=m" (*mem)					      \</u></td></tr>
<tr><th id="427">427</th><td><u>			: "ir" (mask), "m" (*mem),			      \</u></td></tr>
<tr><th id="428">428</th><td><u>			  "i" (offsetof (tcbhead_t, multiple_threads)));      \</u></td></tr>
<tr><th id="429">429</th><td><u>    else								      \</u></td></tr>
<tr><th id="430">430</th><td><u>      __asm __volatile (lock "andq %q1, %0"				      \</u></td></tr>
<tr><th id="431">431</th><td><u>			: "=m" (*mem)					      \</u></td></tr>
<tr><th id="432">432</th><td><u>			: "ir" (mask), "m" (*mem),			      \</u></td></tr>
<tr><th id="433">433</th><td><u>			  "i" (offsetof (tcbhead_t, multiple_threads)));      \</u></td></tr>
<tr><th id="434">434</th><td><u>  } while (0)</u></td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/__arch_cprefix" data-ref="_M/__arch_cprefix">__arch_cprefix</dfn> \</u></td></tr>
<tr><th id="437">437</th><td><u>  "cmpl $0, %%fs:%P3\n\tje 0f\n\tlock\n0:\t"</u></td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/atomic_and" data-ref="_M/atomic_and">atomic_and</dfn>(mem, mask) __arch_and_body (LOCK_PREFIX, mem, mask)</u></td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/catomic_and" data-ref="_M/catomic_and">catomic_and</dfn>(mem, mask) __arch_and_body (__arch_cprefix, mem, mask)</u></td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/__arch_or_body" data-ref="_M/__arch_or_body">__arch_or_body</dfn>(lock, mem, mask)					      \</u></td></tr>
<tr><th id="445">445</th><td><u>  do {									      \</u></td></tr>
<tr><th id="446">446</th><td><u>    if (sizeof (*mem) == 1)						      \</u></td></tr>
<tr><th id="447">447</th><td><u>      __asm __volatile (lock "orb %b1, %0"				      \</u></td></tr>
<tr><th id="448">448</th><td><u>			: "=m" (*mem)					      \</u></td></tr>
<tr><th id="449">449</th><td><u>			: "iq" (mask), "m" (*mem),			      \</u></td></tr>
<tr><th id="450">450</th><td><u>			  "i" (offsetof (tcbhead_t, multiple_threads)));      \</u></td></tr>
<tr><th id="451">451</th><td><u>    else if (sizeof (*mem) == 2)					      \</u></td></tr>
<tr><th id="452">452</th><td><u>      __asm __volatile (lock "orw %w1, %0"				      \</u></td></tr>
<tr><th id="453">453</th><td><u>			: "=m" (*mem)					      \</u></td></tr>
<tr><th id="454">454</th><td><u>			: "ir" (mask), "m" (*mem),			      \</u></td></tr>
<tr><th id="455">455</th><td><u>			  "i" (offsetof (tcbhead_t, multiple_threads)));      \</u></td></tr>
<tr><th id="456">456</th><td><u>    else if (sizeof (*mem) == 4)					      \</u></td></tr>
<tr><th id="457">457</th><td><u>      __asm __volatile (lock "orl %1, %0"				      \</u></td></tr>
<tr><th id="458">458</th><td><u>			: "=m" (*mem)					      \</u></td></tr>
<tr><th id="459">459</th><td><u>			: "ir" (mask), "m" (*mem),			      \</u></td></tr>
<tr><th id="460">460</th><td><u>			  "i" (offsetof (tcbhead_t, multiple_threads)));      \</u></td></tr>
<tr><th id="461">461</th><td><u>    else								      \</u></td></tr>
<tr><th id="462">462</th><td><u>      __asm __volatile (lock "orq %q1, %0"				      \</u></td></tr>
<tr><th id="463">463</th><td><u>			: "=m" (*mem)					      \</u></td></tr>
<tr><th id="464">464</th><td><u>			: "ir" (mask), "m" (*mem),			      \</u></td></tr>
<tr><th id="465">465</th><td><u>			  "i" (offsetof (tcbhead_t, multiple_threads)));      \</u></td></tr>
<tr><th id="466">466</th><td><u>  } while (0)</u></td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/atomic_or" data-ref="_M/atomic_or">atomic_or</dfn>(mem, mask) __arch_or_body (LOCK_PREFIX, mem, mask)</u></td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/catomic_or" data-ref="_M/catomic_or">catomic_or</dfn>(mem, mask) __arch_or_body (__arch_cprefix, mem, mask)</u></td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td><i>/* We don't use mfence because it is supposedly slower due to having to</i></td></tr>
<tr><th id="473">473</th><td><i>   provide stronger guarantees (e.g., regarding self-modifying code).  */</i></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/atomic_full_barrier" data-ref="_M/atomic_full_barrier">atomic_full_barrier</dfn>() \</u></td></tr>
<tr><th id="475">475</th><td><u>    __asm __volatile (LOCK_PREFIX "orl $0, (%%rsp)" ::: "memory")</u></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/atomic_read_barrier" data-ref="_M/atomic_read_barrier">atomic_read_barrier</dfn>() __asm ("" ::: "memory")</u></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/atomic_write_barrier" data-ref="_M/atomic_write_barrier">atomic_write_barrier</dfn>() __asm ("" ::: "memory")</u></td></tr>
<tr><th id="478">478</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../argp/argp-fmtstream.c.html'>glibc_src_2.23/argp/argp-fmtstream.c</a><br/>Generated on <em>2020-Feb-27</em> from project glibc_src_2.23 revision <em>2.23</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
