[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/UnsizedConstInst/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 133
LIB: work
FILE: ${SURELOG_DIR}/tests/UnsizedConstInst/dut.sv
n<> u<132> t<Top_level_rule> c<1> l<1:1> el<13:1>
  n<> u<1> t<Null_rule> p<132> s<131> l<1:1>
  n<> u<131> t<Source_text> p<132> c<83> l<1:1> el<12:10>
    n<> u<83> t<Description> p<131> c<82> s<130> l<1:1> el<7:10>
      n<> u<82> t<Module_declaration> p<83> c<5> l<1:1> el<7:10>
        n<> u<5> t<Module_nonansi_header> p<82> c<2> s<22> l<1:1> el<1:17>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<bottom> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:14>
          n<> u<4> t<List_of_ports> p<5> l<1:14> el<1:16>
        n<> u<22> t<Module_item> p<82> c<21> s<46> l<2:3> el<2:19>
          n<> u<21> t<Non_port_module_item> p<22> c<20> l<2:3> el<2:19>
            n<> u<20> t<Module_or_generate_item> p<21> c<19> l<2:3> el<2:19>
              n<> u<19> t<Module_common_item> p<20> c<18> l<2:3> el<2:19>
                n<> u<18> t<Module_or_generate_item_declaration> p<19> c<17> l<2:3> el<2:19>
                  n<> u<17> t<Package_or_generate_item_declaration> p<18> c<16> l<2:3> el<2:19>
                    n<> u<16> t<Parameter_declaration> p<17> c<6> l<2:3> el<2:18>
                      n<> u<6> t<Data_type_or_implicit> p<16> s<15> l<2:13> el<2:13>
                      n<> u<15> t<List_of_param_assignments> p<16> c<14> l<2:13> el<2:18>
                        n<> u<14> t<Param_assignment> p<15> c<7> l<2:13> el<2:18>
                          n<P> u<7> t<STRING_CONST> p<14> s<13> l<2:13> el<2:14>
                          n<> u<13> t<Constant_param_expression> p<14> c<12> l<2:17> el<2:18>
                            n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<2:17> el<2:18>
                              n<> u<11> t<Constant_expression> p<12> c<10> l<2:17> el<2:18>
                                n<> u<10> t<Constant_primary> p<11> c<9> l<2:17> el<2:18>
                                  n<> u<9> t<Primary_literal> p<10> c<8> l<2:17> el<2:18>
                                    n<0> u<8> t<INT_CONST> p<9> l<2:17> el<2:18>
        n<> u<46> t<Module_item> p<82> c<45> s<80> l<3:3> el<3:32>
          n<> u<45> t<Non_port_module_item> p<46> c<44> l<3:3> el<3:32>
            n<> u<44> t<Module_or_generate_item> p<45> c<43> l<3:3> el<3:32>
              n<> u<43> t<Module_common_item> p<44> c<42> l<3:3> el<3:32>
                n<> u<42> t<Module_or_generate_item_declaration> p<43> c<41> l<3:3> el<3:32>
                  n<> u<41> t<Package_or_generate_item_declaration> p<42> c<40> l<3:3> el<3:32>
                    n<> u<40> t<Data_declaration> p<41> c<39> l<3:3> el<3:32>
                      n<> u<39> t<Variable_declaration> p<40> c<24> l<3:3> el<3:32>
                        n<> u<24> t<Data_type> p<39> c<23> s<38> l<3:3> el<3:8>
                          n<> u<23> t<IntVec_TypeLogic> p<24> l<3:3> el<3:8>
                        n<> u<38> t<List_of_variable_decl_assignments> p<39> c<37> l<3:9> el<3:31>
                          n<> u<37> t<Variable_decl_assignment> p<38> c<25> l<3:9> el<3:31>
                            n<product_exponent> u<25> t<STRING_CONST> p<37> s<36> l<3:9> el<3:25>
                            n<> u<36> t<Variable_dimension> p<37> c<35> l<3:25> el<3:31>
                              n<> u<35> t<Unpacked_dimension> p<36> c<34> l<3:25> el<3:31>
                                n<> u<34> t<Constant_range> p<35> c<29> l<3:26> el<3:30>
                                  n<> u<29> t<Constant_expression> p<34> c<28> s<33> l<3:26> el<3:28>
                                    n<> u<28> t<Constant_primary> p<29> c<27> l<3:26> el<3:28>
                                      n<> u<27> t<Primary_literal> p<28> c<26> l<3:26> el<3:28>
                                        n<10> u<26> t<INT_CONST> p<27> l<3:26> el<3:28>
                                  n<> u<33> t<Constant_expression> p<34> c<32> l<3:29> el<3:30>
                                    n<> u<32> t<Constant_primary> p<33> c<31> l<3:29> el<3:30>
                                      n<> u<31> t<Primary_literal> p<32> c<30> l<3:29> el<3:30>
                                        n<0> u<30> t<INT_CONST> p<31> l<3:29> el<3:30>
        n<> u<80> t<Module_item> p<82> c<79> s<81> l<5:3> el<5:42>
          n<> u<79> t<Non_port_module_item> p<80> c<78> l<5:3> el<5:42>
            n<> u<78> t<Module_or_generate_item> p<79> c<77> l<5:3> el<5:42>
              n<> u<77> t<Module_common_item> p<78> c<76> l<5:3> el<5:42>
                n<> u<76> t<Continuous_assign> p<77> c<75> l<5:3> el<5:42>
                  n<> u<75> t<List_of_net_assignments> p<76> c<74> l<5:10> el<5:41>
                    n<> u<74> t<Net_assignment> p<75> c<51> l<5:10> el<5:41>
                      n<> u<51> t<Net_lvalue> p<74> c<48> s<73> l<5:10> el<5:11>
                        n<> u<48> t<Ps_or_hierarchical_identifier> p<51> c<47> s<50> l<5:10> el<5:11>
                          n<p> u<47> t<STRING_CONST> p<48> l<5:10> el<5:11>
                        n<> u<50> t<Constant_select> p<51> c<49> l<5:12> el<5:12>
                          n<> u<49> t<Constant_bit_select> p<50> l<5:12> el<5:12>
                      n<> u<73> t<Expression> p<74> c<67> l<5:14> el<5:41>
                        n<> u<67> t<Expression> p<73> c<66> s<72> l<5:14> el<5:35>
                          n<> u<66> t<Primary> p<67> c<65> l<5:14> el<5:35>
                            n<> u<65> t<Complex_func_call> p<66> c<52> l<5:14> el<5:35>
                              n<product_exponent> u<52> t<STRING_CONST> p<65> s<64> l<5:14> el<5:30>
                              n<> u<64> t<Select> p<65> c<53> l<5:30> el<5:35>
                                n<> u<53> t<Bit_select> p<64> s<63> l<5:30> el<5:30>
                                n<> u<63> t<Part_select_range> p<64> c<62> l<5:31> el<5:34>
                                  n<> u<62> t<Constant_range> p<63> c<57> l<5:31> el<5:34>
                                    n<> u<57> t<Constant_expression> p<62> c<56> s<61> l<5:31> el<5:32>
                                      n<> u<56> t<Constant_primary> p<57> c<55> l<5:31> el<5:32>
                                        n<> u<55> t<Primary_literal> p<56> c<54> l<5:31> el<5:32>
                                          n<P> u<54> t<STRING_CONST> p<55> l<5:31> el<5:32>
                                    n<> u<61> t<Constant_expression> p<62> c<60> l<5:33> el<5:34>
                                      n<> u<60> t<Constant_primary> p<61> c<59> l<5:33> el<5:34>
                                        n<> u<59> t<Primary_literal> p<60> c<58> l<5:33> el<5:34>
                                          n<0> u<58> t<INT_CONST> p<59> l<5:33> el<5:34>
                        n<> u<72> t<BinOp_Equiv> p<73> s<71> l<5:36> el<5:38>
                        n<> u<71> t<Expression> p<73> c<70> l<5:39> el<5:41>
                          n<> u<70> t<Primary> p<71> c<69> l<5:39> el<5:41>
                            n<> u<69> t<Primary_literal> p<70> c<68> l<5:39> el<5:41>
                              n<> u<68> t<Number_Tick1> p<69> l<5:39> el<5:41>
        n<> u<81> t<ENDMODULE> p<82> l<7:1> el<7:10>
    n<> u<130> t<Description> p<131> c<129> l<9:1> el<12:10>
      n<> u<129> t<Module_declaration> p<130> c<87> l<9:1> el<12:10>
        n<> u<87> t<Module_nonansi_header> p<129> c<84> s<107> l<9:1> el<9:14>
          n<module> u<84> t<Module_keyword> p<87> s<85> l<9:1> el<9:7>
          n<top> u<85> t<STRING_CONST> p<87> s<86> l<9:8> el<9:11>
          n<> u<86> t<List_of_ports> p<87> l<9:11> el<9:13>
        n<> u<107> t<Module_item> p<129> c<106> s<127> l<10:3> el<10:24>
          n<> u<106> t<Non_port_module_item> p<107> c<105> l<10:3> el<10:24>
            n<> u<105> t<Module_or_generate_item> p<106> c<104> l<10:3> el<10:24>
              n<> u<104> t<Module_instantiation> p<105> c<88> l<10:3> el<10:24>
                n<bottom> u<88> t<STRING_CONST> p<104> s<98> l<10:3> el<10:9>
                n<> u<98> t<Parameter_value_assignment> p<104> c<97> s<103> l<10:10> el<10:18>
                  n<> u<97> t<List_of_parameter_assignments> p<98> c<96> l<10:12> el<10:17>
                    n<> u<96> t<Named_parameter_assignment> p<97> c<89> l<10:12> el<10:17>
                      n<P> u<89> t<STRING_CONST> p<96> s<95> l<10:13> el<10:14>
                      n<> u<95> t<Param_expression> p<96> c<94> l<10:15> el<10:16>
                        n<> u<94> t<Mintypmax_expression> p<95> c<93> l<10:15> el<10:16>
                          n<> u<93> t<Expression> p<94> c<92> l<10:15> el<10:16>
                            n<> u<92> t<Primary> p<93> c<91> l<10:15> el<10:16>
                              n<> u<91> t<Primary_literal> p<92> c<90> l<10:15> el<10:16>
                                n<5> u<90> t<INT_CONST> p<91> l<10:15> el<10:16>
                n<> u<103> t<Hierarchical_instance> p<104> c<100> l<10:19> el<10:23>
                  n<> u<100> t<Name_of_instance> p<103> c<99> s<102> l<10:19> el<10:21>
                    n<u1> u<99> t<STRING_CONST> p<100> l<10:19> el<10:21>
                  n<> u<102> t<List_of_port_connections> p<103> c<101> l<10:22> el<10:22>
                    n<> u<101> t<Ordered_port_connection> p<102> l<10:22> el<10:22>
        n<> u<127> t<Module_item> p<129> c<126> s<128> l<11:3> el<11:24>
          n<> u<126> t<Non_port_module_item> p<127> c<125> l<11:3> el<11:24>
            n<> u<125> t<Module_or_generate_item> p<126> c<124> l<11:3> el<11:24>
              n<> u<124> t<Module_instantiation> p<125> c<108> l<11:3> el<11:24>
                n<bottom> u<108> t<STRING_CONST> p<124> s<118> l<11:3> el<11:9>
                n<> u<118> t<Parameter_value_assignment> p<124> c<117> s<123> l<11:10> el<11:18>
                  n<> u<117> t<List_of_parameter_assignments> p<118> c<116> l<11:12> el<11:17>
                    n<> u<116> t<Named_parameter_assignment> p<117> c<109> l<11:12> el<11:17>
                      n<P> u<109> t<STRING_CONST> p<116> s<115> l<11:13> el<11:14>
                      n<> u<115> t<Param_expression> p<116> c<114> l<11:15> el<11:16>
                        n<> u<114> t<Mintypmax_expression> p<115> c<113> l<11:15> el<11:16>
                          n<> u<113> t<Expression> p<114> c<112> l<11:15> el<11:16>
                            n<> u<112> t<Primary> p<113> c<111> l<11:15> el<11:16>
                              n<> u<111> t<Primary_literal> p<112> c<110> l<11:15> el<11:16>
                                n<8> u<110> t<INT_CONST> p<111> l<11:15> el<11:16>
                n<> u<123> t<Hierarchical_instance> p<124> c<120> l<11:19> el<11:23>
                  n<> u<120> t<Name_of_instance> p<123> c<119> s<122> l<11:19> el<11:21>
                    n<u2> u<119> t<STRING_CONST> p<120> l<11:19> el<11:21>
                  n<> u<122> t<List_of_port_connections> p<123> c<121> l<11:22> el<11:22>
                    n<> u<121> t<Ordered_port_connection> p<122> l<11:22> el<11:22>
        n<> u<128> t<ENDMODULE> p<129> l<12:1> el<12:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/UnsizedConstInst/dut.sv:1:1: No timescale set for "bottom".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnsizedConstInst/dut.sv:9:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/UnsizedConstInst/dut.sv:1:1: Compile module "work@bottom".
[INF:CP0303] ${SURELOG_DIR}/tests/UnsizedConstInst/dut.sv:9:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayTypespec                                          1
ArrayVar                                               1
Constant                                               5
ContAssign                                             1
Design                                                 1
LogicTypespec                                          1
LogicVar                                               1
Module                                                 2
ModuleTypespec                                         1
Operation                                              1
ParamAssign                                            1
Parameter                                              1
PartSelect                                             1
Range                                                  1
RefModule                                              2
RefObj                                                 2
RefTypespec                                            3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/UnsizedConstInst/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/UnsizedConstInst/dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@bottom
  |vpiVariables:
  \_LogicVar: (work@bottom), line:3:9, endln:3:25
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/UnsizedConstInst/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@bottom), line:3:3, endln:3:8
      |vpiParent:
      \_LogicVar: (work@bottom), line:3:9, endln:3:25
      |vpiFullName:work@bottom
      |vpiActual:
      \_LogicTypespec: , line:3:3, endln:3:8
    |vpiFullName:work@bottom
  |vpiVariables:
  \_ArrayVar: (work@bottom.product_exponent), line:3:9, endln:3:25
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/UnsizedConstInst/dut.sv, line:1:1, endln:7:10
    |vpiSize:1
    |vpiTypespec:
    \_RefTypespec: (work@bottom.product_exponent), line:3:25, endln:3:31
      |vpiParent:
      \_ArrayVar: (work@bottom.product_exponent), line:3:9, endln:3:25
      |vpiFullName:work@bottom.product_exponent
      |vpiActual:
      \_ArrayTypespec: , line:3:25, endln:3:31
    |vpiName:product_exponent
    |vpiFullName:work@bottom.product_exponent
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:3:25, endln:3:31
      |vpiParent:
      \_ArrayVar: (work@bottom.product_exponent), line:3:9, endln:3:25
      |vpiLeftRange:
      \_Constant: , line:3:26, endln:3:28
        |vpiParent:
        \_Range: , line:3:25, endln:3:31
        |vpiDecompile:10
        |vpiSize:64
        |UINT:10
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:29, endln:3:30
        |vpiParent:
        \_Range: , line:3:25, endln:3:31
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiReg:
    \_LogicVar: (work@bottom), line:3:9, endln:3:25
  |vpiReg:
  \_LogicVar: (work@bottom), line:3:9, endln:3:25
  |vpiRegArray:
  \_ArrayVar: (work@bottom.product_exponent), line:3:9, endln:3:25
  |vpiParameter:
  \_Parameter: (work@bottom.P), line:2:13, endln:2:18
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/UnsizedConstInst/dut.sv, line:1:1, endln:7:10
    |UINT:0
    |vpiName:P
    |vpiFullName:work@bottom.P
  |vpiParamAssign:
  \_ParamAssign: , line:2:13, endln:2:18
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/UnsizedConstInst/dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_Constant: , line:2:17, endln:2:18
      |vpiParent:
      \_ParamAssign: , line:2:13, endln:2:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@bottom.P), line:2:13, endln:2:18
  |vpiTypedef:
  \_LogicTypespec: , line:3:3, endln:3:8
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/UnsizedConstInst/dut.sv, line:1:1, endln:7:10
  |vpiTypedef:
  \_ArrayTypespec: , line:3:25, endln:3:31
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/UnsizedConstInst/dut.sv, line:1:1, endln:7:10
    |vpiElemTypespec:
    \_RefTypespec: (work@bottom), line:3:3, endln:3:8
      |vpiParent:
      \_ArrayTypespec: , line:3:25, endln:3:31
      |vpiFullName:work@bottom
      |vpiActual:
      \_LogicTypespec: , line:3:3, endln:3:8
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:3, endln:3:8
  |vpiImportTypespec:
  \_LogicVar: (work@bottom), line:3:9, endln:3:25
  |vpiImportTypespec:
  \_ArrayVar: (work@bottom.product_exponent), line:3:9, endln:3:25
  |vpiImportTypespec:
  \_ArrayTypespec: , line:3:25, endln:3:31
  |vpiImportTypespec:
  \_LogicNet: (work@bottom.p), line:5:10, endln:5:11
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/UnsizedConstInst/dut.sv, line:1:1, endln:7:10
    |vpiName:p
    |vpiFullName:work@bottom.p
    |vpiNetType:1
  |vpiDefName:work@bottom
  |vpiNet:
  \_LogicNet: (work@bottom.p), line:5:10, endln:5:11
  |vpiContAssign:
  \_ContAssign: , line:5:10, endln:5:41
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/UnsizedConstInst/dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_Operation: , line:5:14, endln:5:41
      |vpiParent:
      \_ContAssign: , line:5:10, endln:5:41
      |vpiOpType:14
      |vpiOperand:
      \_PartSelect: product_exponent (work@bottom.product_exponent), line:5:14, endln:5:35
        |vpiParent:
        \_Operation: , line:5:14, endln:5:41
        |vpiName:product_exponent
        |vpiFullName:work@bottom.product_exponent
        |vpiDefName:product_exponent
        |vpiActual:
        \_ArrayVar: (work@bottom.product_exponent), line:3:9, endln:3:25
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_RefObj: (work@bottom.product_exponent.P), line:5:31, endln:5:32
          |vpiParent:
          \_PartSelect: product_exponent (work@bottom.product_exponent), line:5:14, endln:5:35
          |vpiName:P
          |vpiFullName:work@bottom.product_exponent.P
          |vpiActual:
          \_Parameter: (work@bottom.P), line:2:13, endln:2:18
        |vpiRightRange:
        \_Constant: , line:5:33, endln:5:34
          |vpiParent:
          \_PartSelect: product_exponent (work@bottom.product_exponent), line:5:14, endln:5:35
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiOperand:
      \_Constant: , line:5:39, endln:5:41
        |vpiParent:
        \_Operation: , line:5:14, endln:5:41
        |vpiDecompile:'1
        |vpiSize:-1
        |BIN:1
        |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@bottom.p), line:5:10, endln:5:11
      |vpiParent:
      \_ContAssign: , line:5:10, endln:5:41
      |vpiName:p
      |vpiFullName:work@bottom.p
      |vpiActual:
      \_LogicNet: (work@bottom.p), line:5:10, endln:5:11
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedConstInst/dut.sv, line:9:1, endln:12:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiTypedef:
  \_ModuleTypespec: (bottom), line:10:3, endln:10:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedConstInst/dut.sv, line:9:1, endln:12:10
    |vpiName:bottom
  |vpiImportTypespec:
  \_ModuleTypespec: (bottom), line:10:3, endln:10:9
  |vpiDefName:work@top
  |vpiRefModule:
  \_RefModule: work@bottom (u1), line:10:3, endln:10:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedConstInst/dut.sv, line:9:1, endln:12:10
    |vpiName:u1
    |vpiDefName:work@bottom
    |vpiActual:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/UnsizedConstInst/dut.sv, line:1:1, endln:7:10
  |vpiRefModule:
  \_RefModule: work@bottom (u2), line:11:3, endln:11:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedConstInst/dut.sv, line:9:1, endln:12:10
    |vpiName:u2
    |vpiDefName:work@bottom
    |vpiActual:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/UnsizedConstInst/dut.sv, line:1:1, endln:7:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
