
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.674457                       # Number of seconds simulated
sim_ticks                                1674457101500                       # Number of ticks simulated
final_tick                               6474629109500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1336386                       # Simulator instruction rate (inst/s)
host_op_rate                                  3040077                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1484319657                       # Simulator tick rate (ticks/s)
host_mem_usage                                2328396                       # Number of bytes of host memory used
host_seconds                                  1128.10                       # Real time elapsed on the host
sim_insts                                  1507574023                       # Number of instructions simulated
sim_ops                                    3429502574                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher       897216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_10.inst         5056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_10.data        19328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_11.inst         2880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_11.data        19648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_12.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_12.data        13056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.dtb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.inst          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.data        11392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_14.inst         1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_14.data        10944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_15.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_15.data        12288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_16.inst          640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_16.data         1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_17.inst          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_17.data        20992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1017792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_10.inst         5056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_11.inst         2880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_12.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_13.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_14.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_15.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_16.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_17.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         11136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1813440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1813440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher        14019                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_10.inst           79                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_10.data          302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_11.inst           45                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_11.data          307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_12.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_12.data          204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.data          178                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_14.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_14.data          171                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_15.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_15.data          192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_16.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_16.data           25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_17.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_17.data          328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               15903                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         28335                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              28335                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher        535825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst           38                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data           76                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_10.inst         3019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_10.data        11543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_11.inst         1720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_11.data        11734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_12.inst          115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_12.data         7797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.dtb.walker           38                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.inst          306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.data         6803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_14.inst          726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_14.data         6536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_15.inst           38                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_15.data         7338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_16.inst          382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_16.data          956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_17.inst          306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_17.data        12537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                607834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst           38                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_10.inst         3019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_11.inst         1720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_12.inst          115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_13.inst          306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_14.inst          726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_15.inst           38                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_16.inst          382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_17.inst          306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             6651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         1083002                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1083002                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         1083002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       535825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst           38                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data           76                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_10.inst         3019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_10.data        11543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_11.inst         1720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_11.data        11734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_12.inst          115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_12.data         7797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.dtb.walker           38                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.inst          306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.data         6803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_14.inst          726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_14.data         6536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_15.inst           38                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_15.data         7338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_16.inst          382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_16.data          956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_17.inst          306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_17.data        12537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1690836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       15900                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28333                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15900                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28333                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1015040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1811968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1017600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1813312                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     40                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1516                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        17                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1546449613498                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15900                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28333                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     27                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.590490                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.445645                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   315.305294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4773     44.50%     44.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2401     22.39%     66.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1660     15.48%     82.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          236      2.20%     84.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          111      1.03%     85.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          108      1.01%     86.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           39      0.36%     86.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           76      0.71%     87.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1321     12.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10725                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          869                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.225547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.475102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             434     49.94%     49.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             19      2.19%     52.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            97     11.16%     63.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           115     13.23%     76.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            73      8.40%     84.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            43      4.95%     89.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            38      4.37%     94.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            18      2.07%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             8      0.92%     97.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             6      0.69%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             6      0.69%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      0.23%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            3      0.35%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            3      0.35%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.12%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.12%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           869                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          869                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      32.579977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     27.111956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     24.333884                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19           375     43.15%     43.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            86      9.90%     53.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            29      3.34%     56.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            28      3.22%     59.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           135     15.54%     75.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            23      2.65%     77.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            14      1.61%     79.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            11      1.27%     80.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            13      1.50%     82.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            10      1.15%     83.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67           105     12.08%     95.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             2      0.23%     95.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             4      0.46%     96.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             4      0.46%     96.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             4      0.46%     97.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.23%     97.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.12%     97.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             2      0.23%     97.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.12%     97.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.12%     97.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.12%     97.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            2      0.23%     98.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            2      0.23%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            1      0.12%     98.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            6      0.69%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            1      0.12%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.12%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            1      0.12%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::164-167            1      0.12%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-195            1      0.12%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::196-199            1      0.12%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-211            1      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           869                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1083051798                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1380426798                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   79300000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     68288.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                87038.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.78                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    11299                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   22148                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.17                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   34961445.38                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 36378300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 19335525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                54471060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               65135160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         708679920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            400283640                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             43775520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1408344030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1014758880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     400422356580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           404173521975                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            241.375859                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1389637176107                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     86342752                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     301658000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 1667708540000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2642594460                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     603886141                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3088503147                       # Time in different power states
system.mem_ctrls_1.actEnergy                 40198200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 21365850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                58769340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               82653480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         775675680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            434093190                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             48422880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1536812910                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1113036000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     400289711520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           404400739050                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            241.511555                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1545387573172                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     95289246                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     330184000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 1667084596500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2898557607                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     652727582                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   3370169565                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.pwrStateResidencyTicks::OFF  6474629107500                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            19379                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          925.024304                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1064336                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            20362                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            52.270700                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data    30.007432                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus_10.data   895.016873                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.029304                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus_10.data     0.874040                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.903344                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          983                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          977                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.959961                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          2256526                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         2256526                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data         6199                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::switch_cpus_10.data       662834                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         669033                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data         3461                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus_10.data       412617                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        416078                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data            6                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus_10.data          105                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          111                       # number of SoftPFReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data         9660                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::switch_cpus_10.data      1075451                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1085111                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data         9666                       # number of overall hits
system.cpu0.dcache.overall_hits::switch_cpus_10.data      1075556                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1085222                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data           80                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::switch_cpus_10.data        21399                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        21479                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           67                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus_10.data         8478                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         8545                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus_10.data          441                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          441                       # number of SoftPFReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          147                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::switch_cpus_10.data        29877                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         30024                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          147                       # number of overall misses
system.cpu0.dcache.overall_misses::switch_cpus_10.data        30318                       # number of overall misses
system.cpu0.dcache.overall_misses::total        30465                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus_10.data    200403500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    200403500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus_10.data    104065500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    104065500                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus_10.data    304469000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    304469000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus_10.data    304469000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    304469000                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data         6279                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::switch_cpus_10.data       684233                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       690512                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data         3528                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus_10.data       421095                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       424623                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus_10.data          546                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          552                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data         9807                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::switch_cpus_10.data      1105328                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1115135                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data         9813                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus_10.data      1105874                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1115687                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012741                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus_10.data     0.031274                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031106                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.018991                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus_10.data     0.020133                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.020124                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus_10.data     0.807692                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.798913                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.014989                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus_10.data     0.027030                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.026924                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.014980                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus_10.data     0.027415                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.027306                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus_10.data  9365.087154                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  9330.206248                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus_10.data 12274.769993                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 12178.525453                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus_10.data 10190.748736                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 10140.853983                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus_10.data 10042.515997                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  9994.058756                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         8811                       # number of writebacks
system.cpu0.dcache.writebacks::total             8811                       # number of writebacks
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus_10.data            4                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus_10.data            4                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus_10.data            4                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus_10.data        21399                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        21399                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus_10.data         8474                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         8474                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus_10.data          441                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          441                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus_10.data        29873                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        29873                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus_10.data        30314                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        30314                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus_10.data           23                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total           23                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus_10.data          471                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          471                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus_10.data          494                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          494                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus_10.data    179004500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    179004500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus_10.data     95263500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     95263500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_10.data      3278500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      3278500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus_10.data    274268000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    274268000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus_10.data    277546500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    277546500                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_10.data      3787000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      3787000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus_10.data      3787000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      3787000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus_10.data     0.031274                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.030990                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus_10.data     0.020124                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019957                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_10.data     0.807692                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.798913                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus_10.data     0.027026                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.026789                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus_10.data     0.027412                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.027171                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.data  8365.087154                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  8365.087154                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_10.data 11241.857446                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 11241.857446                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_10.data  7434.240363                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  7434.240363                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus_10.data  9181.133465                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  9181.133465                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus_10.data  9155.720129                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  9155.720129                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_10.data 164652.173913                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 164652.173913                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_10.data  7665.991903                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total  7665.991903                       # average overall mshr uncacheable latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements          301                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse    15.994808                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs          268                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs          317                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs     0.845426                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus0.dtb.walker     1.002531                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus_10.dtb.walker    14.992277                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus0.dtb.walker     0.062658                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus_10.dtb.walker     0.937017                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.999676                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses         1449                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses         1449                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus0.dtb.walker            3                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus_10.dtb.walker          219                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total          222                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus0.dtb.walker            3                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus_10.dtb.walker          219                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total          222                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus0.dtb.walker            3                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus_10.dtb.walker          219                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total          222                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus0.dtb.walker            1                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus_10.dtb.walker          334                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total          335                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus0.dtb.walker            1                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus_10.dtb.walker          334                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total          335                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus0.dtb.walker            1                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus_10.dtb.walker          334                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total          335                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_10.dtb.walker      3229000                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total      3229000                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::switch_cpus_10.dtb.walker      3229000                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total      3229000                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::switch_cpus_10.dtb.walker      3229000                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total      3229000                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus0.dtb.walker            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus_10.dtb.walker          553                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total          557                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus0.dtb.walker            4                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus_10.dtb.walker          553                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total          557                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus0.dtb.walker            4                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus_10.dtb.walker          553                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total          557                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.250000                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_10.dtb.walker     0.603978                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.601436                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus0.dtb.walker     0.250000                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus_10.dtb.walker     0.603978                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.601436                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus0.dtb.walker     0.250000                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus_10.dtb.walker     0.603978                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.601436                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_10.dtb.walker  9667.664671                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total  9638.805970                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_10.dtb.walker  9667.664671                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total  9638.805970                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_10.dtb.walker  9667.664671                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total  9638.805970                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.writebacks::writebacks           27                       # number of writebacks
system.cpu0.dtb_walker_cache.writebacks::total           27                       # number of writebacks
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_10.dtb.walker          334                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total          334                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::switch_cpus_10.dtb.walker          334                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total          334                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::switch_cpus_10.dtb.walker          334                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total          334                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_10.dtb.walker      2895000                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2895000                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_10.dtb.walker      2895000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total      2895000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_10.dtb.walker      2895000                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total      2895000                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_10.dtb.walker     0.603978                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.599641                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_10.dtb.walker     0.603978                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.599641                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_10.dtb.walker     0.603978                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.599641                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.dtb.walker  8667.664671                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8667.664671                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_10.dtb.walker  8667.664671                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total  8667.664671                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_10.dtb.walker  8667.664671                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total  8667.664671                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements            20312                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3116211                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            20824                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           149.645169                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst     0.057729                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus_10.inst   511.942271                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.000113                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus_10.inst     0.999887                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          6155174                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         6155174                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        30471                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::switch_cpus_10.inst      3016648                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3047119                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        30471                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::switch_cpus_10.inst      3016648                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3047119                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        30471                       # number of overall hits
system.cpu0.icache.overall_hits::switch_cpus_10.inst      3016648                       # number of overall hits
system.cpu0.icache.overall_hits::total        3047119                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          210                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::switch_cpus_10.inst        20102                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        20312                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          210                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::switch_cpus_10.inst        20102                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         20312                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          210                       # number of overall misses
system.cpu0.icache.overall_misses::switch_cpus_10.inst        20102                       # number of overall misses
system.cpu0.icache.overall_misses::total        20312                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus_10.inst    285834500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    285834500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus_10.inst    285834500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    285834500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus_10.inst    285834500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    285834500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        30681                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::switch_cpus_10.inst      3036750                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3067431                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        30681                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::switch_cpus_10.inst      3036750                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3067431                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        30681                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus_10.inst      3036750                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3067431                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.006845                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus_10.inst     0.006620                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006622                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.006845                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::switch_cpus_10.inst     0.006620                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006622                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.006845                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::switch_cpus_10.inst     0.006620                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006622                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus_10.inst 14219.207044                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14072.198700                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus_10.inst 14219.207044                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14072.198700                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus_10.inst 14219.207044                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14072.198700                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks        20312                       # number of writebacks
system.cpu0.icache.writebacks::total            20312                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus_10.inst        20102                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        20102                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus_10.inst        20102                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        20102                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus_10.inst        20102                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        20102                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus_10.inst    265732500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    265732500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus_10.inst    265732500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    265732500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus_10.inst    265732500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    265732500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus_10.inst     0.006620                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006553                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus_10.inst     0.006620                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006553                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus_10.inst     0.006620                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006553                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.inst 13219.207044                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13219.207044                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus_10.inst 13219.207044                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13219.207044                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus_10.inst 13219.207044                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13219.207044                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements          267                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse    11.000220                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs           40                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs          278                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs     0.143885                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus0.itb.walker     1.002328                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus_10.itb.walker     9.997892                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus0.itb.walker     0.062646                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus_10.itb.walker     0.624868                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.687514                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses         1045                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses         1045                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus0.itb.walker           18                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus_10.itb.walker           44                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total           62                       # number of ReadReq hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus0.itb.walker           18                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus_10.itb.walker           44                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total           62                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus0.itb.walker           18                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus_10.itb.walker           44                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total           62                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus0.itb.walker           34                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus_10.itb.walker          273                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total          307                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus0.itb.walker           34                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus_10.itb.walker          273                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total          307                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus0.itb.walker           34                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus_10.itb.walker          273                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total          307                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::switch_cpus_10.itb.walker      2199500                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total      2199500                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::switch_cpus_10.itb.walker      2199500                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total      2199500                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::switch_cpus_10.itb.walker      2199500                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total      2199500                       # number of overall miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus0.itb.walker           52                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus_10.itb.walker          317                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total          369                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus0.itb.walker           52                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus_10.itb.walker          317                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total          369                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus0.itb.walker           52                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus_10.itb.walker          317                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total          369                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus0.itb.walker     0.653846                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus_10.itb.walker     0.861199                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.831978                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus0.itb.walker     0.653846                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus_10.itb.walker     0.861199                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.831978                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus0.itb.walker     0.653846                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus_10.itb.walker     0.861199                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.831978                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_10.itb.walker  8056.776557                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total  7164.495114                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::switch_cpus_10.itb.walker  8056.776557                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total  7164.495114                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::switch_cpus_10.itb.walker  8056.776557                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total  7164.495114                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.writebacks::writebacks            4                       # number of writebacks
system.cpu0.itb_walker_cache.writebacks::total            4                       # number of writebacks
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_10.itb.walker          273                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total          273                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::switch_cpus_10.itb.walker          273                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total          273                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::switch_cpus_10.itb.walker          273                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total          273                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_10.itb.walker      1926500                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total      1926500                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_10.itb.walker      1926500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total      1926500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_10.itb.walker      1926500                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total      1926500                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_10.itb.walker     0.861199                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.739837                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_10.itb.walker     0.861199                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.739837                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_10.itb.walker     0.861199                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.739837                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.itb.walker  7056.776557                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7056.776557                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_10.itb.walker  7056.776557                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total  7056.776557                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_10.itb.walker  7056.776557                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total  7056.776557                       # average overall mshr miss latency
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.pwrStateResidencyTicks::OFF  6474629107500                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            14423                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          850.599063                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             823077                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            15374                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            53.536945                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   234.849038                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus_11.data   615.750024                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.229345                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus_11.data     0.601318                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.830663                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          951                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          928                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.928711                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1767815                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1767815                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus_11.data       530723                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         530723                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus_11.data       317639                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        317639                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus_11.data           91                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           91                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::switch_cpus_11.data       848362                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          848362                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus_11.data       848453                       # number of overall hits
system.cpu1.dcache.overall_hits::total         848453                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus_11.data        20465                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20465                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus_11.data         3958                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3958                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus_11.data           99                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           99                       # number of SoftPFReq misses
system.cpu1.dcache.demand_misses::switch_cpus_11.data        24423                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         24423                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus_11.data        24522                       # number of overall misses
system.cpu1.dcache.overall_misses::total        24522                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus_11.data    186767000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    186767000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus_11.data     47137500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     47137500                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus_11.data    233904500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    233904500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus_11.data    233904500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    233904500                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus_11.data       551188                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       551188                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus_11.data       321597                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       321597                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus_11.data          190                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          190                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus_11.data       872785                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       872785                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus_11.data       872975                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       872975                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus_11.data     0.037129                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.037129                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus_11.data     0.012307                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.012307                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus_11.data     0.521053                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.521053                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus_11.data     0.027983                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.027983                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus_11.data     0.028090                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.028090                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus_11.data  9126.166626                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  9126.166626                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus_11.data 11909.423951                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 11909.423951                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus_11.data  9577.222290                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  9577.222290                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus_11.data  9538.557214                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  9538.557214                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         5512                       # number of writebacks
system.cpu1.dcache.writebacks::total             5512                       # number of writebacks
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus_11.data            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus_11.data            7                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus_11.data            7                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus_11.data        20465                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        20465                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus_11.data         3951                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         3951                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus_11.data           99                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           99                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus_11.data        24416                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        24416                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus_11.data        24515                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        24515                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus_11.data           20                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total           20                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus_11.data          467                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          467                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus_11.data          487                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          487                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus_11.data    166302000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    166302000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus_11.data     42415000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     42415000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_11.data      2889500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      2889500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus_11.data    208717000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    208717000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus_11.data    211606500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    211606500                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_11.data      3387500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      3387500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus_11.data      3387500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      3387500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus_11.data     0.037129                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037129                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus_11.data     0.012286                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012286                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_11.data     0.521053                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.521053                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus_11.data     0.027975                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.027975                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus_11.data     0.028082                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.028082                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.data  8126.166626                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  8126.166626                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_11.data 10735.256897                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 10735.256897                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_11.data 29186.868687                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 29186.868687                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus_11.data  8548.369921                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  8548.369921                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus_11.data  8631.715276                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  8631.715276                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_11.data       169375                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169375                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_11.data  6955.852156                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total  6955.852156                       # average overall mshr uncacheable latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements          198                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse    15.000867                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs          268                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs          213                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs     1.258216                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus1.dtb.walker     0.022977                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus_11.dtb.walker    14.977890                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus1.dtb.walker     0.001436                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus_11.dtb.walker     0.936118                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.937554                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses          960                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses          960                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.ReadReq_hits::switch_cpus_11.dtb.walker          162                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total          162                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::switch_cpus_11.dtb.walker          162                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total          162                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::switch_cpus_11.dtb.walker          162                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total          162                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::switch_cpus_11.dtb.walker          212                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total          212                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::switch_cpus_11.dtb.walker          212                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total          212                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::switch_cpus_11.dtb.walker          212                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total          212                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_11.dtb.walker      1776000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total      1776000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::switch_cpus_11.dtb.walker      1776000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total      1776000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::switch_cpus_11.dtb.walker      1776000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total      1776000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::switch_cpus_11.dtb.walker          374                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total          374                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::switch_cpus_11.dtb.walker          374                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total          374                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::switch_cpus_11.dtb.walker          374                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total          374                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_11.dtb.walker     0.566845                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.566845                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::switch_cpus_11.dtb.walker     0.566845                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.566845                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::switch_cpus_11.dtb.walker     0.566845                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.566845                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_11.dtb.walker  8377.358491                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total  8377.358491                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_11.dtb.walker  8377.358491                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total  8377.358491                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_11.dtb.walker  8377.358491                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total  8377.358491                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.writebacks::writebacks           30                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total           30                       # number of writebacks
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_11.dtb.walker          212                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total          212                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::switch_cpus_11.dtb.walker          212                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total          212                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::switch_cpus_11.dtb.walker          212                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total          212                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_11.dtb.walker      1564000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total      1564000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_11.dtb.walker      1564000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total      1564000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_11.dtb.walker      1564000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total      1564000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_11.dtb.walker     0.566845                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.566845                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_11.dtb.walker     0.566845                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.566845                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_11.dtb.walker     0.566845                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.566845                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.dtb.walker  7377.358491                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7377.358491                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_11.dtb.walker  7377.358491                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total  7377.358491                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_11.dtb.walker  7377.358491                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total  7377.358491                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements            12113                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2434925                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            12625                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           192.865347                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst     7.430674                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus_11.inst   504.569326                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.014513                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus_11.inst     0.985487                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4831339                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4831339                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus_11.inst      2397500                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2397500                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus_11.inst      2397500                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2397500                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus_11.inst      2397500                       # number of overall hits
system.cpu1.icache.overall_hits::total        2397500                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus_11.inst        12113                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        12113                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus_11.inst        12113                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         12113                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus_11.inst        12113                       # number of overall misses
system.cpu1.icache.overall_misses::total        12113                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus_11.inst    172086000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    172086000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus_11.inst    172086000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    172086000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus_11.inst    172086000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    172086000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus_11.inst      2409613                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2409613                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus_11.inst      2409613                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2409613                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus_11.inst      2409613                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2409613                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus_11.inst     0.005027                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005027                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus_11.inst     0.005027                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005027                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus_11.inst     0.005027                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005027                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus_11.inst 14206.720053                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14206.720053                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus_11.inst 14206.720053                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14206.720053                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus_11.inst 14206.720053                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14206.720053                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks        12113                       # number of writebacks
system.cpu1.icache.writebacks::total            12113                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus_11.inst        12113                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        12113                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus_11.inst        12113                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        12113                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus_11.inst        12113                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        12113                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus_11.inst    159973000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    159973000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus_11.inst    159973000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    159973000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus_11.inst    159973000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    159973000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus_11.inst     0.005027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus_11.inst     0.005027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus_11.inst     0.005027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.inst 13206.720053                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13206.720053                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus_11.inst 13206.720053                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13206.720053                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus_11.inst 13206.720053                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13206.720053                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements          166                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse    12.001317                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs          105                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs          178                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs     0.589888                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus1.itb.walker     2.021661                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus_11.itb.walker     9.979657                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus1.itb.walker     0.126354                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus_11.itb.walker     0.623729                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.750082                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses          618                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses          618                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.ReadReq_hits::switch_cpus_11.itb.walker           18                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total           18                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::switch_cpus_11.itb.walker           18                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total           18                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::switch_cpus_11.itb.walker           18                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total           18                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::switch_cpus_11.itb.walker          194                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total          194                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::switch_cpus_11.itb.walker          194                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total          194                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::switch_cpus_11.itb.walker          194                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total          194                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::switch_cpus_11.itb.walker      1285000                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total      1285000                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::switch_cpus_11.itb.walker      1285000                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total      1285000                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::switch_cpus_11.itb.walker      1285000                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total      1285000                       # number of overall miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::switch_cpus_11.itb.walker          212                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total          212                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::switch_cpus_11.itb.walker          212                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total          212                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::switch_cpus_11.itb.walker          212                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total          212                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::switch_cpus_11.itb.walker     0.915094                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.915094                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::switch_cpus_11.itb.walker     0.915094                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.915094                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::switch_cpus_11.itb.walker     0.915094                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.915094                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_11.itb.walker  6623.711340                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total  6623.711340                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::switch_cpus_11.itb.walker  6623.711340                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total  6623.711340                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::switch_cpus_11.itb.walker  6623.711340                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total  6623.711340                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.writebacks::writebacks            4                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total            4                       # number of writebacks
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_11.itb.walker          194                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total          194                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::switch_cpus_11.itb.walker          194                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total          194                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::switch_cpus_11.itb.walker          194                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total          194                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_11.itb.walker      1091000                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total      1091000                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_11.itb.walker      1091000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total      1091000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_11.itb.walker      1091000                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total      1091000                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_11.itb.walker     0.915094                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.915094                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_11.itb.walker     0.915094                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.915094                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_11.itb.walker     0.915094                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.915094                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.itb.walker  5623.711340                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  5623.711340                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_11.itb.walker  5623.711340                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total  5623.711340                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_11.itb.walker  5623.711340                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total  5623.711340                       # average overall mshr miss latency
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.pwrStateResidencyTicks::OFF  6474629107500                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            15772                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          820.530288                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1257847                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            16664                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            75.482897                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   240.710399                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus_12.data   579.819889                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.235069                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus_12.data     0.566230                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.801299                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          892                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          877                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1894277                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1894277                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus_12.data       567716                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         567716                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus_12.data       340994                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        340994                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus_12.data           77                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           77                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::switch_cpus_12.data       908710                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          908710                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus_12.data       908787                       # number of overall hits
system.cpu2.dcache.overall_hits::total         908787                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus_12.data        22364                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        22364                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus_12.data         4007                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4007                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus_12.data          112                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          112                       # number of SoftPFReq misses
system.cpu2.dcache.demand_misses::switch_cpus_12.data        26371                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         26371                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus_12.data        26483                       # number of overall misses
system.cpu2.dcache.overall_misses::total        26483                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus_12.data    185336500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    185336500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus_12.data     40306000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     40306000                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus_12.data    225642500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    225642500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus_12.data    225642500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    225642500                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus_12.data       590080                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       590080                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus_12.data       345001                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       345001                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus_12.data          189                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          189                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus_12.data       935081                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       935081                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus_12.data       935270                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       935270                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus_12.data     0.037900                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.037900                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus_12.data     0.011614                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.011614                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus_12.data     0.592593                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.592593                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus_12.data     0.028202                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.028202                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus_12.data     0.028316                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.028316                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus_12.data  8287.269719                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  8287.269719                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus_12.data 10058.896930                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 10058.896930                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus_12.data  8556.463539                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  8556.463539                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus_12.data  8520.277159                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  8520.277159                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         5402                       # number of writebacks
system.cpu2.dcache.writebacks::total             5402                       # number of writebacks
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus_12.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus_12.data            1                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus_12.data            1                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus_12.data        22364                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        22364                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus_12.data         4006                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         4006                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus_12.data          112                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          112                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus_12.data        26370                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        26370                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus_12.data        26482                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        26482                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus_12.data           17                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           17                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus_12.data          455                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          455                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus_12.data          472                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          472                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus_12.data    162972500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    162972500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus_12.data     36265000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     36265000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_12.data      1300500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      1300500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus_12.data    199237500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    199237500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus_12.data    200538000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    200538000                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_12.data      2840500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      2840500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus_12.data      2840500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      2840500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus_12.data     0.037900                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.037900                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus_12.data     0.011612                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.011612                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_12.data     0.592593                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.592593                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus_12.data     0.028201                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.028201                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus_12.data     0.028315                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.028315                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.data  7287.269719                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  7287.269719                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_12.data  9052.670994                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  9052.670994                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_12.data 11611.607143                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 11611.607143                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus_12.data  7555.460751                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  7555.460751                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus_12.data  7572.615361                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  7572.615361                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_12.data 167088.235294                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 167088.235294                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_12.data  6018.008475                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total  6018.008475                       # average overall mshr uncacheable latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements           88                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse    14.996592                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs          138                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          103                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     1.339806                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus2.dtb.walker     4.008676                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus_12.dtb.walker    10.987916                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus2.dtb.walker     0.250542                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus_12.dtb.walker     0.686745                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.937287                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses          544                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses          544                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.ReadReq_hits::switch_cpus_12.dtb.walker          125                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total          125                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::switch_cpus_12.dtb.walker          125                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total          125                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::switch_cpus_12.dtb.walker          125                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total          125                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::switch_cpus_12.dtb.walker           98                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total           98                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::switch_cpus_12.dtb.walker           98                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total           98                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::switch_cpus_12.dtb.walker           98                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total           98                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_12.dtb.walker      1003000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      1003000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::switch_cpus_12.dtb.walker      1003000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      1003000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::switch_cpus_12.dtb.walker      1003000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      1003000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::switch_cpus_12.dtb.walker          223                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total          223                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::switch_cpus_12.dtb.walker          223                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total          223                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::switch_cpus_12.dtb.walker          223                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total          223                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_12.dtb.walker     0.439462                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.439462                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::switch_cpus_12.dtb.walker     0.439462                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.439462                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::switch_cpus_12.dtb.walker     0.439462                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.439462                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_12.dtb.walker 10234.693878                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 10234.693878                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_12.dtb.walker 10234.693878                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 10234.693878                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_12.dtb.walker 10234.693878                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 10234.693878                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.writebacks::writebacks            9                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total            9                       # number of writebacks
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_12.dtb.walker           98                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total           98                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::switch_cpus_12.dtb.walker           98                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total           98                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::switch_cpus_12.dtb.walker           98                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total           98                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_12.dtb.walker       905000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total       905000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_12.dtb.walker       905000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total       905000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_12.dtb.walker       905000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total       905000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_12.dtb.walker     0.439462                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.439462                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_12.dtb.walker     0.439462                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.439462                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_12.dtb.walker     0.439462                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.439462                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.dtb.walker  9234.693878                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9234.693878                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_12.dtb.walker  9234.693878                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9234.693878                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_12.dtb.walker  9234.693878                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9234.693878                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements            12219                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2643342                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            12731                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           207.630351                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    26.507931                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus_12.inst   485.492069                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.051773                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus_12.inst     0.948227                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5237283                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5237283                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus_12.inst      2600313                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2600313                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus_12.inst      2600313                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2600313                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus_12.inst      2600313                       # number of overall hits
system.cpu2.icache.overall_hits::total        2600313                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus_12.inst        12219                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        12219                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus_12.inst        12219                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         12219                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus_12.inst        12219                       # number of overall misses
system.cpu2.icache.overall_misses::total        12219                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus_12.inst    169547500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    169547500                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus_12.inst    169547500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    169547500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus_12.inst    169547500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    169547500                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus_12.inst      2612532                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2612532                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus_12.inst      2612532                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2612532                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus_12.inst      2612532                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2612532                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus_12.inst     0.004677                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004677                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus_12.inst     0.004677                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004677                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus_12.inst     0.004677                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004677                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus_12.inst 13875.726328                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 13875.726328                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus_12.inst 13875.726328                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 13875.726328                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus_12.inst 13875.726328                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 13875.726328                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks        12219                       # number of writebacks
system.cpu2.icache.writebacks::total            12219                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus_12.inst        12219                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        12219                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus_12.inst        12219                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        12219                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus_12.inst        12219                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        12219                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus_12.inst    157328500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    157328500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus_12.inst    157328500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    157328500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus_12.inst    157328500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    157328500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus_12.inst     0.004677                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004677                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus_12.inst     0.004677                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004677                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus_12.inst     0.004677                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004677                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.inst 12875.726328                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 12875.726328                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus_12.inst 12875.726328                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 12875.726328                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus_12.inst 12875.726328                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 12875.726328                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements           24                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse     6.997419                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs           17                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs           31                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs     0.548387                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus2.itb.walker     3.002426                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus_12.itb.walker     3.994993                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus2.itb.walker     0.187652                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus_12.itb.walker     0.249687                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.437339                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1024            7                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses          111                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses          111                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.ReadReq_hits::switch_cpus_12.itb.walker            9                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total            9                       # number of ReadReq hits
system.cpu2.itb_walker_cache.demand_hits::switch_cpus_12.itb.walker            9                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total            9                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::switch_cpus_12.itb.walker            9                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total            9                       # number of overall hits
system.cpu2.itb_walker_cache.ReadReq_misses::switch_cpus_12.itb.walker           31                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu2.itb_walker_cache.demand_misses::switch_cpus_12.itb.walker           31                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total           31                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::switch_cpus_12.itb.walker           31                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total           31                       # number of overall misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::switch_cpus_12.itb.walker       204000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total       204000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::switch_cpus_12.itb.walker       204000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total       204000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::switch_cpus_12.itb.walker       204000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total       204000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::switch_cpus_12.itb.walker           40                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total           40                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.demand_accesses::switch_cpus_12.itb.walker           40                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total           40                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::switch_cpus_12.itb.walker           40                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total           40                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::switch_cpus_12.itb.walker     0.775000                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.775000                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_miss_rate::switch_cpus_12.itb.walker     0.775000                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.775000                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::switch_cpus_12.itb.walker     0.775000                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.775000                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_12.itb.walker  6580.645161                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total  6580.645161                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::switch_cpus_12.itb.walker  6580.645161                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total  6580.645161                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::switch_cpus_12.itb.walker  6580.645161                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total  6580.645161                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_12.itb.walker           31                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::switch_cpus_12.itb.walker           31                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::switch_cpus_12.itb.walker           31                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_12.itb.walker       173000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total       173000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_12.itb.walker       173000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total       173000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_12.itb.walker       173000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total       173000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_12.itb.walker     0.775000                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.775000                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_12.itb.walker     0.775000                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.775000                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_12.itb.walker     0.775000                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.775000                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.itb.walker  5580.645161                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  5580.645161                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_12.itb.walker  5580.645161                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  5580.645161                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_12.itb.walker  5580.645161                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  5580.645161                       # average overall mshr miss latency
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.pwrStateResidencyTicks::OFF  6474629107500                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            16066                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          803.116374                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             833621                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            16948                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            49.186984                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   135.010505                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus_13.data   668.105869                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.131846                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus_13.data     0.652447                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.784293                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          882                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          867                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          1885327                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         1885327                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus_13.data       565035                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         565035                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus_13.data       338455                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        338455                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus_13.data           75                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           75                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::switch_cpus_13.data       903490                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          903490                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus_13.data       903565                       # number of overall hits
system.cpu3.dcache.overall_hits::total         903565                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus_13.data        22891                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        22891                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus_13.data         3961                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3961                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus_13.data          129                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          129                       # number of SoftPFReq misses
system.cpu3.dcache.demand_misses::switch_cpus_13.data        26852                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         26852                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus_13.data        26981                       # number of overall misses
system.cpu3.dcache.overall_misses::total        26981                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus_13.data    190727500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    190727500                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus_13.data     37560999                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     37560999                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus_13.data    228288499                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    228288499                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus_13.data    228288499                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    228288499                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus_13.data       587926                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       587926                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus_13.data       342416                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       342416                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus_13.data          204                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          204                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus_13.data       930342                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       930342                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus_13.data       930546                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       930546                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus_13.data     0.038935                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038935                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus_13.data     0.011568                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.011568                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus_13.data     0.632353                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.632353                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus_13.data     0.028863                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.028863                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus_13.data     0.028995                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.028995                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus_13.data  8331.986370                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  8331.986370                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus_13.data  9482.706135                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  9482.706135                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus_13.data  8501.731677                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  8501.731677                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus_13.data  8461.083689                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  8461.083689                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          429                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    71.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks         5385                       # number of writebacks
system.cpu3.dcache.writebacks::total             5385                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus_13.data            6                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus_13.data            6                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus_13.data            6                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus_13.data        22885                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        22885                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus_13.data         3961                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         3961                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus_13.data          129                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          129                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus_13.data        26846                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        26846                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus_13.data        26975                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        26975                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus_13.data           16                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total           16                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus_13.data          453                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          453                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus_13.data          469                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          469                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus_13.data    167326500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    167326500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus_13.data     33599999                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     33599999                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_13.data      3334000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      3334000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus_13.data    200926499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    200926499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus_13.data    204260499                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    204260499                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_13.data      2710000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      2710000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus_13.data      2710000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      2710000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus_13.data     0.038925                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.038925                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus_13.data     0.011568                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.011568                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_13.data     0.632353                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.632353                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus_13.data     0.028856                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.028856                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus_13.data     0.028988                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.028988                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.data  7311.623334                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  7311.623334                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_13.data  8482.706135                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  8482.706135                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_13.data 25844.961240                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 25844.961240                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus_13.data  7484.411048                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  7484.411048                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus_13.data  7572.214977                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  7572.214977                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_13.data       169375                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169375                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_13.data  5778.251599                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total  5778.251599                       # average overall mshr uncacheable latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements           98                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse    13.997697                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs          177                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs          112                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs     1.580357                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus3.dtb.walker     2.003221                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus_13.dtb.walker    11.994476                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus3.dtb.walker     0.125201                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus_13.dtb.walker     0.749655                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.874856                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses          541                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses          541                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.ReadReq_hits::switch_cpus_13.dtb.walker          107                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total          107                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::switch_cpus_13.dtb.walker          107                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total          107                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::switch_cpus_13.dtb.walker          107                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total          107                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::switch_cpus_13.dtb.walker          109                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total          109                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::switch_cpus_13.dtb.walker          109                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total          109                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::switch_cpus_13.dtb.walker          109                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total          109                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_13.dtb.walker      1204000                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total      1204000                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::switch_cpus_13.dtb.walker      1204000                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total      1204000                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::switch_cpus_13.dtb.walker      1204000                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total      1204000                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::switch_cpus_13.dtb.walker          216                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total          216                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::switch_cpus_13.dtb.walker          216                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total          216                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::switch_cpus_13.dtb.walker          216                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total          216                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_13.dtb.walker     0.504630                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.504630                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::switch_cpus_13.dtb.walker     0.504630                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.504630                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::switch_cpus_13.dtb.walker     0.504630                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.504630                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_13.dtb.walker 11045.871560                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 11045.871560                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_13.dtb.walker 11045.871560                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 11045.871560                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_13.dtb.walker 11045.871560                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 11045.871560                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.writebacks::writebacks           10                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total           10                       # number of writebacks
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_13.dtb.walker          109                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total          109                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::switch_cpus_13.dtb.walker          109                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total          109                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::switch_cpus_13.dtb.walker          109                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total          109                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_13.dtb.walker      1095000                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total      1095000                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_13.dtb.walker      1095000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total      1095000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_13.dtb.walker      1095000                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total      1095000                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_13.dtb.walker     0.504630                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.504630                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_13.dtb.walker     0.504630                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.504630                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_13.dtb.walker     0.504630                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.504630                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.dtb.walker 10045.871560                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10045.871560                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_13.dtb.walker 10045.871560                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10045.871560                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_13.dtb.walker 10045.871560                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10045.871560                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements            11919                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2628632                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            12431                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           211.457807                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst    13.284870                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus_13.inst   498.715130                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.025947                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus_13.inst     0.974053                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5195157                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5195157                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus_13.inst      2579700                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2579700                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus_13.inst      2579700                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2579700                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus_13.inst      2579700                       # number of overall hits
system.cpu3.icache.overall_hits::total        2579700                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus_13.inst        11919                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        11919                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus_13.inst        11919                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         11919                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus_13.inst        11919                       # number of overall misses
system.cpu3.icache.overall_misses::total        11919                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus_13.inst    166641000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    166641000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus_13.inst    166641000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    166641000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus_13.inst    166641000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    166641000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus_13.inst      2591619                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2591619                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus_13.inst      2591619                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2591619                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus_13.inst      2591619                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2591619                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus_13.inst     0.004599                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004599                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus_13.inst     0.004599                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004599                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus_13.inst     0.004599                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004599                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus_13.inst 13981.122577                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 13981.122577                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus_13.inst 13981.122577                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 13981.122577                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus_13.inst 13981.122577                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 13981.122577                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks        11919                       # number of writebacks
system.cpu3.icache.writebacks::total            11919                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus_13.inst        11919                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        11919                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus_13.inst        11919                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        11919                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus_13.inst        11919                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        11919                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus_13.inst    154722000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    154722000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus_13.inst    154722000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    154722000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus_13.inst    154722000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    154722000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus_13.inst     0.004599                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004599                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus_13.inst     0.004599                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004599                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus_13.inst     0.004599                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004599                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.inst 12981.122577                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12981.122577                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus_13.inst 12981.122577                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 12981.122577                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus_13.inst 12981.122577                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 12981.122577                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements           15                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse     6.996162                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs           16                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs           22                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs     0.727273                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus3.itb.walker            3                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus_13.itb.walker     3.996162                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus3.itb.walker     0.187500                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus_13.itb.walker     0.249760                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.437260                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1024            7                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses           80                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses           80                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.ReadReq_hits::switch_cpus_13.itb.walker            7                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total            7                       # number of ReadReq hits
system.cpu3.itb_walker_cache.demand_hits::switch_cpus_13.itb.walker            7                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total            7                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::switch_cpus_13.itb.walker            7                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total            7                       # number of overall hits
system.cpu3.itb_walker_cache.ReadReq_misses::switch_cpus_13.itb.walker           22                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu3.itb_walker_cache.demand_misses::switch_cpus_13.itb.walker           22                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total           22                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::switch_cpus_13.itb.walker           22                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total           22                       # number of overall misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::switch_cpus_13.itb.walker       148000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total       148000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::switch_cpus_13.itb.walker       148000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total       148000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::switch_cpus_13.itb.walker       148000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total       148000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::switch_cpus_13.itb.walker           29                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total           29                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.demand_accesses::switch_cpus_13.itb.walker           29                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total           29                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::switch_cpus_13.itb.walker           29                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total           29                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::switch_cpus_13.itb.walker     0.758621                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.758621                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_miss_rate::switch_cpus_13.itb.walker     0.758621                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.758621                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::switch_cpus_13.itb.walker     0.758621                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.758621                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_13.itb.walker  6727.272727                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total  6727.272727                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::switch_cpus_13.itb.walker  6727.272727                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total  6727.272727                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::switch_cpus_13.itb.walker  6727.272727                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total  6727.272727                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_13.itb.walker           22                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total           22                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::switch_cpus_13.itb.walker           22                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total           22                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::switch_cpus_13.itb.walker           22                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total           22                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_13.itb.walker       126000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total       126000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_13.itb.walker       126000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total       126000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_13.itb.walker       126000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total       126000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_13.itb.walker     0.758621                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.758621                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_13.itb.walker     0.758621                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.758621                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_13.itb.walker     0.758621                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.758621                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.itb.walker  5727.272727                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  5727.272727                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_13.itb.walker  5727.272727                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total  5727.272727                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_13.itb.walker  5727.272727                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total  5727.272727                       # average overall mshr miss latency
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu4.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu4.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu4.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu4.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu4.interrupts.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu4.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu4.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu4.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu4.pwrStateResidencyTicks::OFF  6474629107500                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_vec_insts                           0                       # number of vector instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu4.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           1                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu4.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.replacements            15540                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          751.431851                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             851354                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            16396                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            51.924494                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   223.156965                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus_14.data   528.274886                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.217927                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus_14.data     0.515893                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.733820                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          856                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          843                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          1886467                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         1886467                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.ReadReq_hits::switch_cpus_14.data       566217                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         566217                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus_14.data       338662                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        338662                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::switch_cpus_14.data           62                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total           62                       # number of SoftPFReq hits
system.cpu4.dcache.demand_hits::switch_cpus_14.data       904879                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          904879                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus_14.data       904941                       # number of overall hits
system.cpu4.dcache.overall_hits::total         904941                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus_14.data        22562                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        22562                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus_14.data         3819                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         3819                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::switch_cpus_14.data           66                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total           66                       # number of SoftPFReq misses
system.cpu4.dcache.demand_misses::switch_cpus_14.data        26381                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         26381                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus_14.data        26447                       # number of overall misses
system.cpu4.dcache.overall_misses::total        26447                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus_14.data    187845500                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    187845500                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus_14.data     34820000                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     34820000                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus_14.data    222665500                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    222665500                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus_14.data    222665500                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    222665500                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus_14.data       588779                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       588779                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus_14.data       342481                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       342481                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::switch_cpus_14.data          128                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          128                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus_14.data       931260                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       931260                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus_14.data       931388                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       931388                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus_14.data     0.038320                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.038320                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus_14.data     0.011151                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.011151                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::switch_cpus_14.data     0.515625                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.515625                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus_14.data     0.028328                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.028328                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus_14.data     0.028395                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.028395                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus_14.data  8325.746831                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total  8325.746831                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus_14.data  9117.570045                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total  9117.570045                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus_14.data  8440.373754                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total  8440.373754                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus_14.data  8419.310319                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total  8419.310319                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::writebacks         5231                       # number of writebacks
system.cpu4.dcache.writebacks::total             5231                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus_14.data            1                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus_14.data            2                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus_14.data            3                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus_14.data            3                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus_14.data        22561                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        22561                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus_14.data         3817                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         3817                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::switch_cpus_14.data           66                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total           66                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus_14.data        26378                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        26378                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus_14.data        26444                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        26444                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_uncacheable::switch_cpus_14.data           28                       # number of ReadReq MSHR uncacheable
system.cpu4.dcache.ReadReq_mshr_uncacheable::total           28                       # number of ReadReq MSHR uncacheable
system.cpu4.dcache.WriteReq_mshr_uncacheable::switch_cpus_14.data          482                       # number of WriteReq MSHR uncacheable
system.cpu4.dcache.WriteReq_mshr_uncacheable::total          482                       # number of WriteReq MSHR uncacheable
system.cpu4.dcache.overall_mshr_uncacheable_misses::switch_cpus_14.data          510                       # number of overall MSHR uncacheable misses
system.cpu4.dcache.overall_mshr_uncacheable_misses::total          510                       # number of overall MSHR uncacheable misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus_14.data    165280500                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    165280500                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus_14.data     30933000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     30933000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_14.data       809500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total       809500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus_14.data    196213500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    196213500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus_14.data    197023000                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    197023000                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_14.data      4741000                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total      4741000                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::switch_cpus_14.data      4741000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      4741000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus_14.data     0.038318                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.038318                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus_14.data     0.011145                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.011145                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_14.data     0.515625                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.515625                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus_14.data     0.028325                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.028325                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus_14.data     0.028392                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.028392                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.data  7325.938567                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total  7325.938567                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_14.data  8104.008384                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total  8104.008384                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_14.data 12265.151515                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 12265.151515                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus_14.data  7438.528319                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total  7438.528319                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus_14.data  7450.574800                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total  7450.574800                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_14.data 169321.428571                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total 169321.428571                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_14.data  9296.078431                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total  9296.078431                       # average overall mshr uncacheable latency
system.cpu4.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb_walker_cache.tags.replacements           90                       # number of replacements
system.cpu4.dtb_walker_cache.tags.tagsinuse    12.998541                       # Cycle average of tags in use
system.cpu4.dtb_walker_cache.tags.total_refs          118                       # Total number of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.sampled_refs          103                       # Sample count of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.avg_refs     1.145631                       # Average number of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu4.dtb_walker_cache.tags.occ_blocks::switch_cpus4.dtb.walker     3.010279                       # Average occupied blocks per requestor
system.cpu4.dtb_walker_cache.tags.occ_blocks::switch_cpus_14.dtb.walker     9.988262                       # Average occupied blocks per requestor
system.cpu4.dtb_walker_cache.tags.occ_percent::switch_cpus4.dtb.walker     0.188142                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_percent::switch_cpus_14.dtb.walker     0.624266                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_percent::total     0.812409                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.cpu4.dtb_walker_cache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu4.dtb_walker_cache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu4.dtb_walker_cache.tags.tag_accesses          511                       # Number of tag accesses
system.cpu4.dtb_walker_cache.tags.data_accesses          511                       # Number of data accesses
system.cpu4.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb_walker_cache.ReadReq_hits::switch_cpus_14.dtb.walker          107                       # number of ReadReq hits
system.cpu4.dtb_walker_cache.ReadReq_hits::total          107                       # number of ReadReq hits
system.cpu4.dtb_walker_cache.demand_hits::switch_cpus_14.dtb.walker          107                       # number of demand (read+write) hits
system.cpu4.dtb_walker_cache.demand_hits::total          107                       # number of demand (read+write) hits
system.cpu4.dtb_walker_cache.overall_hits::switch_cpus_14.dtb.walker          107                       # number of overall hits
system.cpu4.dtb_walker_cache.overall_hits::total          107                       # number of overall hits
system.cpu4.dtb_walker_cache.ReadReq_misses::switch_cpus_14.dtb.walker           99                       # number of ReadReq misses
system.cpu4.dtb_walker_cache.ReadReq_misses::total           99                       # number of ReadReq misses
system.cpu4.dtb_walker_cache.demand_misses::switch_cpus_14.dtb.walker           99                       # number of demand (read+write) misses
system.cpu4.dtb_walker_cache.demand_misses::total           99                       # number of demand (read+write) misses
system.cpu4.dtb_walker_cache.overall_misses::switch_cpus_14.dtb.walker           99                       # number of overall misses
system.cpu4.dtb_walker_cache.overall_misses::total           99                       # number of overall misses
system.cpu4.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_14.dtb.walker      1004000                       # number of ReadReq miss cycles
system.cpu4.dtb_walker_cache.ReadReq_miss_latency::total      1004000                       # number of ReadReq miss cycles
system.cpu4.dtb_walker_cache.demand_miss_latency::switch_cpus_14.dtb.walker      1004000                       # number of demand (read+write) miss cycles
system.cpu4.dtb_walker_cache.demand_miss_latency::total      1004000                       # number of demand (read+write) miss cycles
system.cpu4.dtb_walker_cache.overall_miss_latency::switch_cpus_14.dtb.walker      1004000                       # number of overall miss cycles
system.cpu4.dtb_walker_cache.overall_miss_latency::total      1004000                       # number of overall miss cycles
system.cpu4.dtb_walker_cache.ReadReq_accesses::switch_cpus_14.dtb.walker          206                       # number of ReadReq accesses(hits+misses)
system.cpu4.dtb_walker_cache.ReadReq_accesses::total          206                       # number of ReadReq accesses(hits+misses)
system.cpu4.dtb_walker_cache.demand_accesses::switch_cpus_14.dtb.walker          206                       # number of demand (read+write) accesses
system.cpu4.dtb_walker_cache.demand_accesses::total          206                       # number of demand (read+write) accesses
system.cpu4.dtb_walker_cache.overall_accesses::switch_cpus_14.dtb.walker          206                       # number of overall (read+write) accesses
system.cpu4.dtb_walker_cache.overall_accesses::total          206                       # number of overall (read+write) accesses
system.cpu4.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_14.dtb.walker     0.480583                       # miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.ReadReq_miss_rate::total     0.480583                       # miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.demand_miss_rate::switch_cpus_14.dtb.walker     0.480583                       # miss rate for demand accesses
system.cpu4.dtb_walker_cache.demand_miss_rate::total     0.480583                       # miss rate for demand accesses
system.cpu4.dtb_walker_cache.overall_miss_rate::switch_cpus_14.dtb.walker     0.480583                       # miss rate for overall accesses
system.cpu4.dtb_walker_cache.overall_miss_rate::total     0.480583                       # miss rate for overall accesses
system.cpu4.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_14.dtb.walker 10141.414141                       # average ReadReq miss latency
system.cpu4.dtb_walker_cache.ReadReq_avg_miss_latency::total 10141.414141                       # average ReadReq miss latency
system.cpu4.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_14.dtb.walker 10141.414141                       # average overall miss latency
system.cpu4.dtb_walker_cache.demand_avg_miss_latency::total 10141.414141                       # average overall miss latency
system.cpu4.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_14.dtb.walker 10141.414141                       # average overall miss latency
system.cpu4.dtb_walker_cache.overall_avg_miss_latency::total 10141.414141                       # average overall miss latency
system.cpu4.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dtb_walker_cache.writebacks::writebacks           10                       # number of writebacks
system.cpu4.dtb_walker_cache.writebacks::total           10                       # number of writebacks
system.cpu4.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_14.dtb.walker           99                       # number of ReadReq MSHR misses
system.cpu4.dtb_walker_cache.ReadReq_mshr_misses::total           99                       # number of ReadReq MSHR misses
system.cpu4.dtb_walker_cache.demand_mshr_misses::switch_cpus_14.dtb.walker           99                       # number of demand (read+write) MSHR misses
system.cpu4.dtb_walker_cache.demand_mshr_misses::total           99                       # number of demand (read+write) MSHR misses
system.cpu4.dtb_walker_cache.overall_mshr_misses::switch_cpus_14.dtb.walker           99                       # number of overall MSHR misses
system.cpu4.dtb_walker_cache.overall_mshr_misses::total           99                       # number of overall MSHR misses
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_14.dtb.walker       905000                       # number of ReadReq MSHR miss cycles
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_latency::total       905000                       # number of ReadReq MSHR miss cycles
system.cpu4.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_14.dtb.walker       905000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dtb_walker_cache.demand_mshr_miss_latency::total       905000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_14.dtb.walker       905000                       # number of overall MSHR miss cycles
system.cpu4.dtb_walker_cache.overall_mshr_miss_latency::total       905000                       # number of overall MSHR miss cycles
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_14.dtb.walker     0.480583                       # mshr miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.480583                       # mshr miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_14.dtb.walker     0.480583                       # mshr miss rate for demand accesses
system.cpu4.dtb_walker_cache.demand_mshr_miss_rate::total     0.480583                       # mshr miss rate for demand accesses
system.cpu4.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_14.dtb.walker     0.480583                       # mshr miss rate for overall accesses
system.cpu4.dtb_walker_cache.overall_mshr_miss_rate::total     0.480583                       # mshr miss rate for overall accesses
system.cpu4.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.dtb.walker  9141.414141                       # average ReadReq mshr miss latency
system.cpu4.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9141.414141                       # average ReadReq mshr miss latency
system.cpu4.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_14.dtb.walker  9141.414141                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9141.414141                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_14.dtb.walker  9141.414141                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9141.414141                       # average overall mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.replacements            13137                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            2616746                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            13649                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           191.717049                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst    12.903664                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus_14.inst   499.096336                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.025202                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus_14.inst     0.974798                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          5205761                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         5205761                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.ReadReq_hits::switch_cpus_14.inst      2583175                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        2583175                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus_14.inst      2583175                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         2583175                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus_14.inst      2583175                       # number of overall hits
system.cpu4.icache.overall_hits::total        2583175                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus_14.inst        13137                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        13137                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus_14.inst        13137                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         13137                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus_14.inst        13137                       # number of overall misses
system.cpu4.icache.overall_misses::total        13137                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus_14.inst    183467500                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    183467500                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus_14.inst    183467500                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    183467500                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus_14.inst    183467500                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    183467500                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus_14.inst      2596312                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      2596312                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus_14.inst      2596312                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      2596312                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus_14.inst      2596312                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      2596312                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus_14.inst     0.005060                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.005060                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus_14.inst     0.005060                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.005060                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus_14.inst     0.005060                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.005060                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus_14.inst 13965.707544                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 13965.707544                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus_14.inst 13965.707544                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 13965.707544                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus_14.inst 13965.707544                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 13965.707544                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::writebacks        13137                       # number of writebacks
system.cpu4.icache.writebacks::total            13137                       # number of writebacks
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus_14.inst        13137                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total        13137                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus_14.inst        13137                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total        13137                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus_14.inst        13137                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total        13137                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus_14.inst    170330500                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    170330500                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus_14.inst    170330500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    170330500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus_14.inst    170330500                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    170330500                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus_14.inst     0.005060                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.005060                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus_14.inst     0.005060                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.005060                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus_14.inst     0.005060                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.005060                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.inst 12965.707544                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 12965.707544                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus_14.inst 12965.707544                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 12965.707544                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus_14.inst 12965.707544                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 12965.707544                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb_walker_cache.tags.replacements           11                       # number of replacements
system.cpu4.itb_walker_cache.tags.tagsinuse     6.992778                       # Cycle average of tags in use
system.cpu4.itb_walker_cache.tags.total_refs           16                       # Total number of references to valid blocks.
system.cpu4.itb_walker_cache.tags.sampled_refs           18                       # Sample count of references to valid blocks.
system.cpu4.itb_walker_cache.tags.avg_refs     0.888889                       # Average number of references to valid blocks.
system.cpu4.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu4.itb_walker_cache.tags.occ_blocks::switch_cpus4.itb.walker            2                       # Average occupied blocks per requestor
system.cpu4.itb_walker_cache.tags.occ_blocks::switch_cpus_14.itb.walker     4.992778                       # Average occupied blocks per requestor
system.cpu4.itb_walker_cache.tags.occ_percent::switch_cpus4.itb.walker     0.125000                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_percent::switch_cpus_14.itb.walker     0.312049                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_percent::total     0.437049                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_task_id_blocks::1024            7                       # Occupied blocks per task id
system.cpu4.itb_walker_cache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu4.itb_walker_cache.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.cpu4.itb_walker_cache.tags.tag_accesses           68                       # Number of tag accesses
system.cpu4.itb_walker_cache.tags.data_accesses           68                       # Number of data accesses
system.cpu4.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb_walker_cache.ReadReq_hits::switch_cpus_14.itb.walker            7                       # number of ReadReq hits
system.cpu4.itb_walker_cache.ReadReq_hits::total            7                       # number of ReadReq hits
system.cpu4.itb_walker_cache.demand_hits::switch_cpus_14.itb.walker            7                       # number of demand (read+write) hits
system.cpu4.itb_walker_cache.demand_hits::total            7                       # number of demand (read+write) hits
system.cpu4.itb_walker_cache.overall_hits::switch_cpus_14.itb.walker            7                       # number of overall hits
system.cpu4.itb_walker_cache.overall_hits::total            7                       # number of overall hits
system.cpu4.itb_walker_cache.ReadReq_misses::switch_cpus_14.itb.walker           18                       # number of ReadReq misses
system.cpu4.itb_walker_cache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu4.itb_walker_cache.demand_misses::switch_cpus_14.itb.walker           18                       # number of demand (read+write) misses
system.cpu4.itb_walker_cache.demand_misses::total           18                       # number of demand (read+write) misses
system.cpu4.itb_walker_cache.overall_misses::switch_cpus_14.itb.walker           18                       # number of overall misses
system.cpu4.itb_walker_cache.overall_misses::total           18                       # number of overall misses
system.cpu4.itb_walker_cache.ReadReq_miss_latency::switch_cpus_14.itb.walker       132000                       # number of ReadReq miss cycles
system.cpu4.itb_walker_cache.ReadReq_miss_latency::total       132000                       # number of ReadReq miss cycles
system.cpu4.itb_walker_cache.demand_miss_latency::switch_cpus_14.itb.walker       132000                       # number of demand (read+write) miss cycles
system.cpu4.itb_walker_cache.demand_miss_latency::total       132000                       # number of demand (read+write) miss cycles
system.cpu4.itb_walker_cache.overall_miss_latency::switch_cpus_14.itb.walker       132000                       # number of overall miss cycles
system.cpu4.itb_walker_cache.overall_miss_latency::total       132000                       # number of overall miss cycles
system.cpu4.itb_walker_cache.ReadReq_accesses::switch_cpus_14.itb.walker           25                       # number of ReadReq accesses(hits+misses)
system.cpu4.itb_walker_cache.ReadReq_accesses::total           25                       # number of ReadReq accesses(hits+misses)
system.cpu4.itb_walker_cache.demand_accesses::switch_cpus_14.itb.walker           25                       # number of demand (read+write) accesses
system.cpu4.itb_walker_cache.demand_accesses::total           25                       # number of demand (read+write) accesses
system.cpu4.itb_walker_cache.overall_accesses::switch_cpus_14.itb.walker           25                       # number of overall (read+write) accesses
system.cpu4.itb_walker_cache.overall_accesses::total           25                       # number of overall (read+write) accesses
system.cpu4.itb_walker_cache.ReadReq_miss_rate::switch_cpus_14.itb.walker     0.720000                       # miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.ReadReq_miss_rate::total     0.720000                       # miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.demand_miss_rate::switch_cpus_14.itb.walker     0.720000                       # miss rate for demand accesses
system.cpu4.itb_walker_cache.demand_miss_rate::total     0.720000                       # miss rate for demand accesses
system.cpu4.itb_walker_cache.overall_miss_rate::switch_cpus_14.itb.walker     0.720000                       # miss rate for overall accesses
system.cpu4.itb_walker_cache.overall_miss_rate::total     0.720000                       # miss rate for overall accesses
system.cpu4.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_14.itb.walker  7333.333333                       # average ReadReq miss latency
system.cpu4.itb_walker_cache.ReadReq_avg_miss_latency::total  7333.333333                       # average ReadReq miss latency
system.cpu4.itb_walker_cache.demand_avg_miss_latency::switch_cpus_14.itb.walker  7333.333333                       # average overall miss latency
system.cpu4.itb_walker_cache.demand_avg_miss_latency::total  7333.333333                       # average overall miss latency
system.cpu4.itb_walker_cache.overall_avg_miss_latency::switch_cpus_14.itb.walker  7333.333333                       # average overall miss latency
system.cpu4.itb_walker_cache.overall_avg_miss_latency::total  7333.333333                       # average overall miss latency
system.cpu4.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_14.itb.walker           18                       # number of ReadReq MSHR misses
system.cpu4.itb_walker_cache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu4.itb_walker_cache.demand_mshr_misses::switch_cpus_14.itb.walker           18                       # number of demand (read+write) MSHR misses
system.cpu4.itb_walker_cache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu4.itb_walker_cache.overall_mshr_misses::switch_cpus_14.itb.walker           18                       # number of overall MSHR misses
system.cpu4.itb_walker_cache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_14.itb.walker       114000                       # number of ReadReq MSHR miss cycles
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_latency::total       114000                       # number of ReadReq MSHR miss cycles
system.cpu4.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_14.itb.walker       114000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.itb_walker_cache.demand_mshr_miss_latency::total       114000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_14.itb.walker       114000                       # number of overall MSHR miss cycles
system.cpu4.itb_walker_cache.overall_mshr_miss_latency::total       114000                       # number of overall MSHR miss cycles
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_14.itb.walker     0.720000                       # mshr miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.720000                       # mshr miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_14.itb.walker     0.720000                       # mshr miss rate for demand accesses
system.cpu4.itb_walker_cache.demand_mshr_miss_rate::total     0.720000                       # mshr miss rate for demand accesses
system.cpu4.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_14.itb.walker     0.720000                       # mshr miss rate for overall accesses
system.cpu4.itb_walker_cache.overall_mshr_miss_rate::total     0.720000                       # mshr miss rate for overall accesses
system.cpu4.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.itb.walker  6333.333333                       # average ReadReq mshr miss latency
system.cpu4.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  6333.333333                       # average ReadReq mshr miss latency
system.cpu4.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_14.itb.walker  6333.333333                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.demand_avg_mshr_miss_latency::total  6333.333333                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_14.itb.walker  6333.333333                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.overall_avg_mshr_miss_latency::total  6333.333333                       # average overall mshr miss latency
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu5.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu5.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu5.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu5.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu5.interrupts.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu5.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu5.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu5.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu5.pwrStateResidencyTicks::OFF  6474629107500                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_vec_insts                           0                       # number of vector instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu5.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu5.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.replacements            13679                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          872.759974                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             815860                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            14602                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            55.873168                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   289.458090                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus_15.data   583.301884                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.282674                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus_15.data     0.569631                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.852305                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          923                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          906                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.901367                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          1721693                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         1721693                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.ReadReq_hits::switch_cpus_15.data       518301                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         518301                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus_15.data       308404                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        308404                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::switch_cpus_15.data           42                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total           42                       # number of SoftPFReq hits
system.cpu5.dcache.demand_hits::switch_cpus_15.data       826705                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          826705                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus_15.data       826747                       # number of overall hits
system.cpu5.dcache.overall_hits::total         826747                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus_15.data        19941                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        19941                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus_15.data         3598                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         3598                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::switch_cpus_15.data           71                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           71                       # number of SoftPFReq misses
system.cpu5.dcache.demand_misses::switch_cpus_15.data        23539                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         23539                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus_15.data        23610                       # number of overall misses
system.cpu5.dcache.overall_misses::total        23610                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus_15.data    170462500                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    170462500                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus_15.data     36563500                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     36563500                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus_15.data    207026000                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    207026000                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus_15.data    207026000                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    207026000                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus_15.data       538242                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       538242                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus_15.data       312002                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       312002                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::switch_cpus_15.data          113                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          113                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus_15.data       850244                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       850244                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus_15.data       850357                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       850357                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus_15.data     0.037048                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.037048                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus_15.data     0.011532                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.011532                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::switch_cpus_15.data     0.628319                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.628319                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus_15.data     0.027685                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.027685                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus_15.data     0.027765                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.027765                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus_15.data  8548.342611                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total  8548.342611                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus_15.data 10162.173430                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 10162.173430                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus_15.data  8795.021029                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total  8795.021029                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus_15.data  8768.572639                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total  8768.572639                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::writebacks         4831                       # number of writebacks
system.cpu5.dcache.writebacks::total             4831                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus_15.data            4                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus_15.data            1                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus_15.data            5                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus_15.data            5                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus_15.data        19937                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        19937                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus_15.data         3597                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         3597                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::switch_cpus_15.data           71                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           71                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus_15.data        23534                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        23534                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus_15.data        23605                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        23605                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_uncacheable::switch_cpus_15.data           21                       # number of ReadReq MSHR uncacheable
system.cpu5.dcache.ReadReq_mshr_uncacheable::total           21                       # number of ReadReq MSHR uncacheable
system.cpu5.dcache.WriteReq_mshr_uncacheable::switch_cpus_15.data          458                       # number of WriteReq MSHR uncacheable
system.cpu5.dcache.WriteReq_mshr_uncacheable::total          458                       # number of WriteReq MSHR uncacheable
system.cpu5.dcache.overall_mshr_uncacheable_misses::switch_cpus_15.data          479                       # number of overall MSHR uncacheable misses
system.cpu5.dcache.overall_mshr_uncacheable_misses::total          479                       # number of overall MSHR uncacheable misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus_15.data    150046500                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    150046500                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus_15.data     32882500                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     32882500                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_15.data      2146000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      2146000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus_15.data    182929000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    182929000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus_15.data    185075000                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    185075000                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_15.data      3518000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      3518000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::switch_cpus_15.data      3518000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      3518000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus_15.data     0.037041                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.037041                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus_15.data     0.011529                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.011529                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_15.data     0.628319                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.628319                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus_15.data     0.027679                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.027679                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus_15.data     0.027759                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.027759                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.data  7526.032001                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total  7526.032001                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_15.data  9141.645816                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total  9141.645816                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_15.data 30225.352113                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 30225.352113                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus_15.data  7772.966771                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total  7772.966771                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus_15.data  7840.499894                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total  7840.499894                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_15.data 167523.809524                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total 167523.809524                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_15.data  7344.467641                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total  7344.467641                       # average overall mshr uncacheable latency
system.cpu5.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb_walker_cache.tags.replacements           85                       # number of replacements
system.cpu5.dtb_walker_cache.tags.tagsinuse    12.998237                       # Cycle average of tags in use
system.cpu5.dtb_walker_cache.tags.total_refs          138                       # Total number of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.sampled_refs           98                       # Sample count of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.avg_refs     1.408163                       # Average number of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu5.dtb_walker_cache.tags.occ_blocks::switch_cpus5.dtb.walker     4.009852                       # Average occupied blocks per requestor
system.cpu5.dtb_walker_cache.tags.occ_blocks::switch_cpus_15.dtb.walker     8.988385                       # Average occupied blocks per requestor
system.cpu5.dtb_walker_cache.tags.occ_percent::switch_cpus5.dtb.walker     0.250616                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_percent::switch_cpus_15.dtb.walker     0.561774                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_percent::total     0.812390                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.cpu5.dtb_walker_cache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu5.dtb_walker_cache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu5.dtb_walker_cache.tags.tag_accesses          504                       # Number of tag accesses
system.cpu5.dtb_walker_cache.tags.data_accesses          504                       # Number of data accesses
system.cpu5.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb_walker_cache.ReadReq_hits::switch_cpus_15.dtb.walker          114                       # number of ReadReq hits
system.cpu5.dtb_walker_cache.ReadReq_hits::total          114                       # number of ReadReq hits
system.cpu5.dtb_walker_cache.demand_hits::switch_cpus_15.dtb.walker          114                       # number of demand (read+write) hits
system.cpu5.dtb_walker_cache.demand_hits::total          114                       # number of demand (read+write) hits
system.cpu5.dtb_walker_cache.overall_hits::switch_cpus_15.dtb.walker          114                       # number of overall hits
system.cpu5.dtb_walker_cache.overall_hits::total          114                       # number of overall hits
system.cpu5.dtb_walker_cache.ReadReq_misses::switch_cpus_15.dtb.walker           92                       # number of ReadReq misses
system.cpu5.dtb_walker_cache.ReadReq_misses::total           92                       # number of ReadReq misses
system.cpu5.dtb_walker_cache.demand_misses::switch_cpus_15.dtb.walker           92                       # number of demand (read+write) misses
system.cpu5.dtb_walker_cache.demand_misses::total           92                       # number of demand (read+write) misses
system.cpu5.dtb_walker_cache.overall_misses::switch_cpus_15.dtb.walker           92                       # number of overall misses
system.cpu5.dtb_walker_cache.overall_misses::total           92                       # number of overall misses
system.cpu5.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_15.dtb.walker       916500                       # number of ReadReq miss cycles
system.cpu5.dtb_walker_cache.ReadReq_miss_latency::total       916500                       # number of ReadReq miss cycles
system.cpu5.dtb_walker_cache.demand_miss_latency::switch_cpus_15.dtb.walker       916500                       # number of demand (read+write) miss cycles
system.cpu5.dtb_walker_cache.demand_miss_latency::total       916500                       # number of demand (read+write) miss cycles
system.cpu5.dtb_walker_cache.overall_miss_latency::switch_cpus_15.dtb.walker       916500                       # number of overall miss cycles
system.cpu5.dtb_walker_cache.overall_miss_latency::total       916500                       # number of overall miss cycles
system.cpu5.dtb_walker_cache.ReadReq_accesses::switch_cpus_15.dtb.walker          206                       # number of ReadReq accesses(hits+misses)
system.cpu5.dtb_walker_cache.ReadReq_accesses::total          206                       # number of ReadReq accesses(hits+misses)
system.cpu5.dtb_walker_cache.demand_accesses::switch_cpus_15.dtb.walker          206                       # number of demand (read+write) accesses
system.cpu5.dtb_walker_cache.demand_accesses::total          206                       # number of demand (read+write) accesses
system.cpu5.dtb_walker_cache.overall_accesses::switch_cpus_15.dtb.walker          206                       # number of overall (read+write) accesses
system.cpu5.dtb_walker_cache.overall_accesses::total          206                       # number of overall (read+write) accesses
system.cpu5.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_15.dtb.walker     0.446602                       # miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.ReadReq_miss_rate::total     0.446602                       # miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.demand_miss_rate::switch_cpus_15.dtb.walker     0.446602                       # miss rate for demand accesses
system.cpu5.dtb_walker_cache.demand_miss_rate::total     0.446602                       # miss rate for demand accesses
system.cpu5.dtb_walker_cache.overall_miss_rate::switch_cpus_15.dtb.walker     0.446602                       # miss rate for overall accesses
system.cpu5.dtb_walker_cache.overall_miss_rate::total     0.446602                       # miss rate for overall accesses
system.cpu5.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_15.dtb.walker  9961.956522                       # average ReadReq miss latency
system.cpu5.dtb_walker_cache.ReadReq_avg_miss_latency::total  9961.956522                       # average ReadReq miss latency
system.cpu5.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_15.dtb.walker  9961.956522                       # average overall miss latency
system.cpu5.dtb_walker_cache.demand_avg_miss_latency::total  9961.956522                       # average overall miss latency
system.cpu5.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_15.dtb.walker  9961.956522                       # average overall miss latency
system.cpu5.dtb_walker_cache.overall_avg_miss_latency::total  9961.956522                       # average overall miss latency
system.cpu5.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dtb_walker_cache.writebacks::writebacks           10                       # number of writebacks
system.cpu5.dtb_walker_cache.writebacks::total           10                       # number of writebacks
system.cpu5.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_15.dtb.walker           92                       # number of ReadReq MSHR misses
system.cpu5.dtb_walker_cache.ReadReq_mshr_misses::total           92                       # number of ReadReq MSHR misses
system.cpu5.dtb_walker_cache.demand_mshr_misses::switch_cpus_15.dtb.walker           92                       # number of demand (read+write) MSHR misses
system.cpu5.dtb_walker_cache.demand_mshr_misses::total           92                       # number of demand (read+write) MSHR misses
system.cpu5.dtb_walker_cache.overall_mshr_misses::switch_cpus_15.dtb.walker           92                       # number of overall MSHR misses
system.cpu5.dtb_walker_cache.overall_mshr_misses::total           92                       # number of overall MSHR misses
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_15.dtb.walker       824500                       # number of ReadReq MSHR miss cycles
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_latency::total       824500                       # number of ReadReq MSHR miss cycles
system.cpu5.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_15.dtb.walker       824500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dtb_walker_cache.demand_mshr_miss_latency::total       824500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_15.dtb.walker       824500                       # number of overall MSHR miss cycles
system.cpu5.dtb_walker_cache.overall_mshr_miss_latency::total       824500                       # number of overall MSHR miss cycles
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_15.dtb.walker     0.446602                       # mshr miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.446602                       # mshr miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_15.dtb.walker     0.446602                       # mshr miss rate for demand accesses
system.cpu5.dtb_walker_cache.demand_mshr_miss_rate::total     0.446602                       # mshr miss rate for demand accesses
system.cpu5.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_15.dtb.walker     0.446602                       # mshr miss rate for overall accesses
system.cpu5.dtb_walker_cache.overall_mshr_miss_rate::total     0.446602                       # mshr miss rate for overall accesses
system.cpu5.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  8961.956522                       # average ReadReq mshr miss latency
system.cpu5.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8961.956522                       # average ReadReq mshr miss latency
system.cpu5.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  8961.956522                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.demand_avg_mshr_miss_latency::total  8961.956522                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  8961.956522                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.overall_avg_mshr_miss_latency::total  8961.956522                       # average overall mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.replacements            11354                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            2352474                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            11866                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           198.253329                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst    18.332988                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus_15.inst   493.667012                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.035807                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus_15.inst     0.964193                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses          4695746                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses         4695746                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.ReadReq_hits::switch_cpus_15.inst      2330842                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        2330842                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus_15.inst      2330842                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         2330842                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus_15.inst      2330842                       # number of overall hits
system.cpu5.icache.overall_hits::total        2330842                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus_15.inst        11354                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        11354                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus_15.inst        11354                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         11354                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus_15.inst        11354                       # number of overall misses
system.cpu5.icache.overall_misses::total        11354                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus_15.inst    157478000                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    157478000                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus_15.inst    157478000                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    157478000                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus_15.inst    157478000                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    157478000                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus_15.inst      2342196                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      2342196                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus_15.inst      2342196                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      2342196                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus_15.inst      2342196                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      2342196                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus_15.inst     0.004848                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.004848                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus_15.inst     0.004848                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.004848                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus_15.inst     0.004848                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.004848                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus_15.inst 13869.825612                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 13869.825612                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus_15.inst 13869.825612                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 13869.825612                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus_15.inst 13869.825612                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 13869.825612                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::writebacks        11354                       # number of writebacks
system.cpu5.icache.writebacks::total            11354                       # number of writebacks
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus_15.inst        11354                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total        11354                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus_15.inst        11354                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total        11354                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus_15.inst        11354                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total        11354                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus_15.inst    146124000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    146124000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus_15.inst    146124000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    146124000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus_15.inst    146124000                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    146124000                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus_15.inst     0.004848                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.004848                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus_15.inst     0.004848                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.004848                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus_15.inst     0.004848                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.004848                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.inst 12869.825612                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 12869.825612                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus_15.inst 12869.825612                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 12869.825612                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus_15.inst 12869.825612                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 12869.825612                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb_walker_cache.tags.replacements           13                       # number of replacements
system.cpu5.itb_walker_cache.tags.tagsinuse     4.991994                       # Cycle average of tags in use
system.cpu5.itb_walker_cache.tags.total_refs            6                       # Total number of references to valid blocks.
system.cpu5.itb_walker_cache.tags.sampled_refs           18                       # Sample count of references to valid blocks.
system.cpu5.itb_walker_cache.tags.avg_refs     0.333333                       # Average number of references to valid blocks.
system.cpu5.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu5.itb_walker_cache.tags.occ_blocks::switch_cpus_15.itb.walker     4.991994                       # Average occupied blocks per requestor
system.cpu5.itb_walker_cache.tags.occ_percent::switch_cpus_15.itb.walker     0.312000                       # Average percentage of cache occupancy
system.cpu5.itb_walker_cache.tags.occ_percent::total     0.312000                       # Average percentage of cache occupancy
system.cpu5.itb_walker_cache.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.cpu5.itb_walker_cache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu5.itb_walker_cache.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.cpu5.itb_walker_cache.tags.tag_accesses           80                       # Number of tag accesses
system.cpu5.itb_walker_cache.tags.data_accesses           80                       # Number of data accesses
system.cpu5.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb_walker_cache.ReadReq_hits::switch_cpus_15.itb.walker            7                       # number of ReadReq hits
system.cpu5.itb_walker_cache.ReadReq_hits::total            7                       # number of ReadReq hits
system.cpu5.itb_walker_cache.demand_hits::switch_cpus_15.itb.walker            7                       # number of demand (read+write) hits
system.cpu5.itb_walker_cache.demand_hits::total            7                       # number of demand (read+write) hits
system.cpu5.itb_walker_cache.overall_hits::switch_cpus_15.itb.walker            7                       # number of overall hits
system.cpu5.itb_walker_cache.overall_hits::total            7                       # number of overall hits
system.cpu5.itb_walker_cache.ReadReq_misses::switch_cpus_15.itb.walker           22                       # number of ReadReq misses
system.cpu5.itb_walker_cache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu5.itb_walker_cache.demand_misses::switch_cpus_15.itb.walker           22                       # number of demand (read+write) misses
system.cpu5.itb_walker_cache.demand_misses::total           22                       # number of demand (read+write) misses
system.cpu5.itb_walker_cache.overall_misses::switch_cpus_15.itb.walker           22                       # number of overall misses
system.cpu5.itb_walker_cache.overall_misses::total           22                       # number of overall misses
system.cpu5.itb_walker_cache.ReadReq_miss_latency::switch_cpus_15.itb.walker       118500                       # number of ReadReq miss cycles
system.cpu5.itb_walker_cache.ReadReq_miss_latency::total       118500                       # number of ReadReq miss cycles
system.cpu5.itb_walker_cache.demand_miss_latency::switch_cpus_15.itb.walker       118500                       # number of demand (read+write) miss cycles
system.cpu5.itb_walker_cache.demand_miss_latency::total       118500                       # number of demand (read+write) miss cycles
system.cpu5.itb_walker_cache.overall_miss_latency::switch_cpus_15.itb.walker       118500                       # number of overall miss cycles
system.cpu5.itb_walker_cache.overall_miss_latency::total       118500                       # number of overall miss cycles
system.cpu5.itb_walker_cache.ReadReq_accesses::switch_cpus_15.itb.walker           29                       # number of ReadReq accesses(hits+misses)
system.cpu5.itb_walker_cache.ReadReq_accesses::total           29                       # number of ReadReq accesses(hits+misses)
system.cpu5.itb_walker_cache.demand_accesses::switch_cpus_15.itb.walker           29                       # number of demand (read+write) accesses
system.cpu5.itb_walker_cache.demand_accesses::total           29                       # number of demand (read+write) accesses
system.cpu5.itb_walker_cache.overall_accesses::switch_cpus_15.itb.walker           29                       # number of overall (read+write) accesses
system.cpu5.itb_walker_cache.overall_accesses::total           29                       # number of overall (read+write) accesses
system.cpu5.itb_walker_cache.ReadReq_miss_rate::switch_cpus_15.itb.walker     0.758621                       # miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.ReadReq_miss_rate::total     0.758621                       # miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.demand_miss_rate::switch_cpus_15.itb.walker     0.758621                       # miss rate for demand accesses
system.cpu5.itb_walker_cache.demand_miss_rate::total     0.758621                       # miss rate for demand accesses
system.cpu5.itb_walker_cache.overall_miss_rate::switch_cpus_15.itb.walker     0.758621                       # miss rate for overall accesses
system.cpu5.itb_walker_cache.overall_miss_rate::total     0.758621                       # miss rate for overall accesses
system.cpu5.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_15.itb.walker  5386.363636                       # average ReadReq miss latency
system.cpu5.itb_walker_cache.ReadReq_avg_miss_latency::total  5386.363636                       # average ReadReq miss latency
system.cpu5.itb_walker_cache.demand_avg_miss_latency::switch_cpus_15.itb.walker  5386.363636                       # average overall miss latency
system.cpu5.itb_walker_cache.demand_avg_miss_latency::total  5386.363636                       # average overall miss latency
system.cpu5.itb_walker_cache.overall_avg_miss_latency::switch_cpus_15.itb.walker  5386.363636                       # average overall miss latency
system.cpu5.itb_walker_cache.overall_avg_miss_latency::total  5386.363636                       # average overall miss latency
system.cpu5.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_15.itb.walker           22                       # number of ReadReq MSHR misses
system.cpu5.itb_walker_cache.ReadReq_mshr_misses::total           22                       # number of ReadReq MSHR misses
system.cpu5.itb_walker_cache.demand_mshr_misses::switch_cpus_15.itb.walker           22                       # number of demand (read+write) MSHR misses
system.cpu5.itb_walker_cache.demand_mshr_misses::total           22                       # number of demand (read+write) MSHR misses
system.cpu5.itb_walker_cache.overall_mshr_misses::switch_cpus_15.itb.walker           22                       # number of overall MSHR misses
system.cpu5.itb_walker_cache.overall_mshr_misses::total           22                       # number of overall MSHR misses
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_15.itb.walker        96500                       # number of ReadReq MSHR miss cycles
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_latency::total        96500                       # number of ReadReq MSHR miss cycles
system.cpu5.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_15.itb.walker        96500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.itb_walker_cache.demand_mshr_miss_latency::total        96500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_15.itb.walker        96500                       # number of overall MSHR miss cycles
system.cpu5.itb_walker_cache.overall_mshr_miss_latency::total        96500                       # number of overall MSHR miss cycles
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_15.itb.walker     0.758621                       # mshr miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.758621                       # mshr miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_15.itb.walker     0.758621                       # mshr miss rate for demand accesses
system.cpu5.itb_walker_cache.demand_mshr_miss_rate::total     0.758621                       # mshr miss rate for demand accesses
system.cpu5.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_15.itb.walker     0.758621                       # mshr miss rate for overall accesses
system.cpu5.itb_walker_cache.overall_mshr_miss_rate::total     0.758621                       # mshr miss rate for overall accesses
system.cpu5.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.itb.walker  4386.363636                       # average ReadReq mshr miss latency
system.cpu5.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  4386.363636                       # average ReadReq mshr miss latency
system.cpu5.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_15.itb.walker  4386.363636                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.demand_avg_mshr_miss_latency::total  4386.363636                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_15.itb.walker  4386.363636                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.overall_avg_mshr_miss_latency::total  4386.363636                       # average overall mshr miss latency
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu6.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu6.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu6.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu6.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu6.interrupts.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu6.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu6.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu6.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu6.pwrStateResidencyTicks::OFF  6474629107500                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_vec_insts                           0                       # number of vector instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu6.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu6.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.replacements             1855                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          828.426771                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          333432743                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             2694                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs         123768.649963                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   306.994460                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus_16.data   521.432310                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.299799                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus_16.data     0.509211                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.809011                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          839                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          830                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.819336                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        666923001                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       666923001                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.ReadReq_hits::switch_cpus_16.data    333338814                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total      333338814                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus_16.data       111746                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        111746                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::switch_cpus_16.data           32                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total           32                       # number of SoftPFReq hits
system.cpu6.dcache.demand_hits::switch_cpus_16.data    333450560                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       333450560                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus_16.data    333450592                       # number of overall hits
system.cpu6.dcache.overall_hits::total      333450592                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus_16.data         5785                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5785                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus_16.data         2092                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         2092                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::switch_cpus_16.data           36                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total           36                       # number of SoftPFReq misses
system.cpu6.dcache.demand_misses::switch_cpus_16.data         7877                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          7877                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus_16.data         7913                       # number of overall misses
system.cpu6.dcache.overall_misses::total         7913                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus_16.data     38639000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     38639000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus_16.data     18364500                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     18364500                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus_16.data     57003500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total     57003500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus_16.data     57003500                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total     57003500                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus_16.data    333344599                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total    333344599                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus_16.data       113838                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       113838                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::switch_cpus_16.data           68                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total           68                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus_16.data    333458437                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    333458437                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus_16.data    333458505                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    333458505                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus_16.data     0.000017                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus_16.data     0.018377                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.018377                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::switch_cpus_16.data     0.529412                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.529412                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus_16.data     0.000024                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.000024                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus_16.data     0.000024                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.000024                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus_16.data  6679.170268                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total  6679.170268                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus_16.data  8778.441683                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total  8778.441683                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus_16.data  7236.701790                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total  7236.701790                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus_16.data  7203.778592                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total  7203.778592                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::writebacks         1438                       # number of writebacks
system.cpu6.dcache.writebacks::total             1438                       # number of writebacks
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus_16.data            1                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus_16.data            1                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus_16.data            1                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus_16.data         5785                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5785                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus_16.data         2091                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         2091                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::switch_cpus_16.data           36                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total           36                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus_16.data         7876                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         7876                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus_16.data         7912                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         7912                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_uncacheable::switch_cpus_16.data           21                       # number of ReadReq MSHR uncacheable
system.cpu6.dcache.ReadReq_mshr_uncacheable::total           21                       # number of ReadReq MSHR uncacheable
system.cpu6.dcache.WriteReq_mshr_uncacheable::switch_cpus_16.data          459                       # number of WriteReq MSHR uncacheable
system.cpu6.dcache.WriteReq_mshr_uncacheable::total          459                       # number of WriteReq MSHR uncacheable
system.cpu6.dcache.overall_mshr_uncacheable_misses::switch_cpus_16.data          480                       # number of overall MSHR uncacheable misses
system.cpu6.dcache.overall_mshr_uncacheable_misses::total          480                       # number of overall MSHR uncacheable misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus_16.data     32854000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     32854000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus_16.data     16243500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     16243500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_16.data       340000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total       340000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus_16.data     49097500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     49097500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus_16.data     49437500                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     49437500                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_16.data      3522500                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total      3522500                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::switch_cpus_16.data      3522500                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total      3522500                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus_16.data     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus_16.data     0.018368                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.018368                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_16.data     0.529412                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.529412                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus_16.data     0.000024                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus_16.data     0.000024                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.data  5679.170268                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  5679.170268                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_16.data  7768.292683                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total  7768.292683                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_16.data  9444.444444                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total  9444.444444                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus_16.data  6233.811579                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total  6233.811579                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus_16.data  6248.420121                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total  6248.420121                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_16.data 167738.095238                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total 167738.095238                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_16.data  7338.541667                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total  7338.541667                       # average overall mshr uncacheable latency
system.cpu6.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb_walker_cache.tags.replacements          104                       # number of replacements
system.cpu6.dtb_walker_cache.tags.tagsinuse    14.999444                       # Cycle average of tags in use
system.cpu6.dtb_walker_cache.tags.total_refs          221                       # Total number of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.sampled_refs          119                       # Sample count of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.avg_refs     1.857143                       # Average number of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu6.dtb_walker_cache.tags.occ_blocks::switch_cpus6.dtb.walker     1.009072                       # Average occupied blocks per requestor
system.cpu6.dtb_walker_cache.tags.occ_blocks::switch_cpus_16.dtb.walker    13.990372                       # Average occupied blocks per requestor
system.cpu6.dtb_walker_cache.tags.occ_percent::switch_cpus6.dtb.walker     0.063067                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_percent::switch_cpus_16.dtb.walker     0.874398                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_percent::total     0.937465                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu6.dtb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu6.dtb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu6.dtb_walker_cache.tags.tag_accesses          566                       # Number of tag accesses
system.cpu6.dtb_walker_cache.tags.data_accesses          566                       # Number of data accesses
system.cpu6.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb_walker_cache.ReadReq_hits::switch_cpus_16.dtb.walker          121                       # number of ReadReq hits
system.cpu6.dtb_walker_cache.ReadReq_hits::total          121                       # number of ReadReq hits
system.cpu6.dtb_walker_cache.demand_hits::switch_cpus_16.dtb.walker          121                       # number of demand (read+write) hits
system.cpu6.dtb_walker_cache.demand_hits::total          121                       # number of demand (read+write) hits
system.cpu6.dtb_walker_cache.overall_hits::switch_cpus_16.dtb.walker          121                       # number of overall hits
system.cpu6.dtb_walker_cache.overall_hits::total          121                       # number of overall hits
system.cpu6.dtb_walker_cache.ReadReq_misses::switch_cpus_16.dtb.walker          108                       # number of ReadReq misses
system.cpu6.dtb_walker_cache.ReadReq_misses::total          108                       # number of ReadReq misses
system.cpu6.dtb_walker_cache.demand_misses::switch_cpus_16.dtb.walker          108                       # number of demand (read+write) misses
system.cpu6.dtb_walker_cache.demand_misses::total          108                       # number of demand (read+write) misses
system.cpu6.dtb_walker_cache.overall_misses::switch_cpus_16.dtb.walker          108                       # number of overall misses
system.cpu6.dtb_walker_cache.overall_misses::total          108                       # number of overall misses
system.cpu6.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_16.dtb.walker      1109500                       # number of ReadReq miss cycles
system.cpu6.dtb_walker_cache.ReadReq_miss_latency::total      1109500                       # number of ReadReq miss cycles
system.cpu6.dtb_walker_cache.demand_miss_latency::switch_cpus_16.dtb.walker      1109500                       # number of demand (read+write) miss cycles
system.cpu6.dtb_walker_cache.demand_miss_latency::total      1109500                       # number of demand (read+write) miss cycles
system.cpu6.dtb_walker_cache.overall_miss_latency::switch_cpus_16.dtb.walker      1109500                       # number of overall miss cycles
system.cpu6.dtb_walker_cache.overall_miss_latency::total      1109500                       # number of overall miss cycles
system.cpu6.dtb_walker_cache.ReadReq_accesses::switch_cpus_16.dtb.walker          229                       # number of ReadReq accesses(hits+misses)
system.cpu6.dtb_walker_cache.ReadReq_accesses::total          229                       # number of ReadReq accesses(hits+misses)
system.cpu6.dtb_walker_cache.demand_accesses::switch_cpus_16.dtb.walker          229                       # number of demand (read+write) accesses
system.cpu6.dtb_walker_cache.demand_accesses::total          229                       # number of demand (read+write) accesses
system.cpu6.dtb_walker_cache.overall_accesses::switch_cpus_16.dtb.walker          229                       # number of overall (read+write) accesses
system.cpu6.dtb_walker_cache.overall_accesses::total          229                       # number of overall (read+write) accesses
system.cpu6.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_16.dtb.walker     0.471616                       # miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.ReadReq_miss_rate::total     0.471616                       # miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.demand_miss_rate::switch_cpus_16.dtb.walker     0.471616                       # miss rate for demand accesses
system.cpu6.dtb_walker_cache.demand_miss_rate::total     0.471616                       # miss rate for demand accesses
system.cpu6.dtb_walker_cache.overall_miss_rate::switch_cpus_16.dtb.walker     0.471616                       # miss rate for overall accesses
system.cpu6.dtb_walker_cache.overall_miss_rate::total     0.471616                       # miss rate for overall accesses
system.cpu6.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_16.dtb.walker 10273.148148                       # average ReadReq miss latency
system.cpu6.dtb_walker_cache.ReadReq_avg_miss_latency::total 10273.148148                       # average ReadReq miss latency
system.cpu6.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_16.dtb.walker 10273.148148                       # average overall miss latency
system.cpu6.dtb_walker_cache.demand_avg_miss_latency::total 10273.148148                       # average overall miss latency
system.cpu6.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_16.dtb.walker 10273.148148                       # average overall miss latency
system.cpu6.dtb_walker_cache.overall_avg_miss_latency::total 10273.148148                       # average overall miss latency
system.cpu6.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dtb_walker_cache.writebacks::writebacks           11                       # number of writebacks
system.cpu6.dtb_walker_cache.writebacks::total           11                       # number of writebacks
system.cpu6.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_16.dtb.walker          108                       # number of ReadReq MSHR misses
system.cpu6.dtb_walker_cache.ReadReq_mshr_misses::total          108                       # number of ReadReq MSHR misses
system.cpu6.dtb_walker_cache.demand_mshr_misses::switch_cpus_16.dtb.walker          108                       # number of demand (read+write) MSHR misses
system.cpu6.dtb_walker_cache.demand_mshr_misses::total          108                       # number of demand (read+write) MSHR misses
system.cpu6.dtb_walker_cache.overall_mshr_misses::switch_cpus_16.dtb.walker          108                       # number of overall MSHR misses
system.cpu6.dtb_walker_cache.overall_mshr_misses::total          108                       # number of overall MSHR misses
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_16.dtb.walker      1001500                       # number of ReadReq MSHR miss cycles
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_latency::total      1001500                       # number of ReadReq MSHR miss cycles
system.cpu6.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_16.dtb.walker      1001500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dtb_walker_cache.demand_mshr_miss_latency::total      1001500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_16.dtb.walker      1001500                       # number of overall MSHR miss cycles
system.cpu6.dtb_walker_cache.overall_mshr_miss_latency::total      1001500                       # number of overall MSHR miss cycles
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_16.dtb.walker     0.471616                       # mshr miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.471616                       # mshr miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_16.dtb.walker     0.471616                       # mshr miss rate for demand accesses
system.cpu6.dtb_walker_cache.demand_mshr_miss_rate::total     0.471616                       # mshr miss rate for demand accesses
system.cpu6.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_16.dtb.walker     0.471616                       # mshr miss rate for overall accesses
system.cpu6.dtb_walker_cache.overall_mshr_miss_rate::total     0.471616                       # mshr miss rate for overall accesses
system.cpu6.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.dtb.walker  9273.148148                       # average ReadReq mshr miss latency
system.cpu6.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9273.148148                       # average ReadReq mshr miss latency
system.cpu6.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_16.dtb.walker  9273.148148                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9273.148148                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_16.dtb.walker  9273.148148                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9273.148148                       # average overall mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.replacements             7315                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs         1333370327                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             7827                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         170355.222563                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst    15.142852                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus_16.inst   496.857148                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.029576                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus_16.inst     0.970424                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          506                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses       2666652025                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses      2666652025                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.ReadReq_hits::switch_cpus_16.inst   1333315040                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total     1333315040                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus_16.inst   1333315040                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total      1333315040                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus_16.inst   1333315040                       # number of overall hits
system.cpu6.icache.overall_hits::total     1333315040                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus_16.inst         7315                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         7315                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus_16.inst         7315                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          7315                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus_16.inst         7315                       # number of overall misses
system.cpu6.icache.overall_misses::total         7315                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus_16.inst    100862500                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total    100862500                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus_16.inst    100862500                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total    100862500                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus_16.inst    100862500                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total    100862500                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus_16.inst   1333322355                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total   1333322355                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus_16.inst   1333322355                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total   1333322355                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus_16.inst   1333322355                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total   1333322355                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus_16.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus_16.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus_16.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus_16.inst 13788.448394                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 13788.448394                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus_16.inst 13788.448394                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 13788.448394                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus_16.inst 13788.448394                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 13788.448394                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.writebacks::writebacks         7315                       # number of writebacks
system.cpu6.icache.writebacks::total             7315                       # number of writebacks
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus_16.inst         7315                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         7315                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus_16.inst         7315                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         7315                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus_16.inst         7315                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         7315                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus_16.inst     93547500                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     93547500                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus_16.inst     93547500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     93547500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus_16.inst     93547500                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     93547500                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus_16.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus_16.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus_16.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.inst 12788.448394                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 12788.448394                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus_16.inst 12788.448394                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 12788.448394                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus_16.inst 12788.448394                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 12788.448394                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb_walker_cache.tags.replacements           56                       # number of replacements
system.cpu6.itb_walker_cache.tags.tagsinuse    11.008914                       # Cycle average of tags in use
system.cpu6.itb_walker_cache.tags.total_refs          149                       # Total number of references to valid blocks.
system.cpu6.itb_walker_cache.tags.sampled_refs           67                       # Sample count of references to valid blocks.
system.cpu6.itb_walker_cache.tags.avg_refs     2.223881                       # Average number of references to valid blocks.
system.cpu6.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu6.itb_walker_cache.tags.occ_blocks::switch_cpus6.itb.walker     6.017434                       # Average occupied blocks per requestor
system.cpu6.itb_walker_cache.tags.occ_blocks::switch_cpus_16.itb.walker     4.991479                       # Average occupied blocks per requestor
system.cpu6.itb_walker_cache.tags.occ_percent::switch_cpus6.itb.walker     0.376090                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_percent::switch_cpus_16.itb.walker     0.311967                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_percent::total     0.688057                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.cpu6.itb_walker_cache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu6.itb_walker_cache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu6.itb_walker_cache.tags.tag_accesses          198                       # Number of tag accesses
system.cpu6.itb_walker_cache.tags.data_accesses          198                       # Number of data accesses
system.cpu6.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb_walker_cache.ReadReq_hits::switch_cpus_16.itb.walker            9                       # number of ReadReq hits
system.cpu6.itb_walker_cache.ReadReq_hits::total            9                       # number of ReadReq hits
system.cpu6.itb_walker_cache.demand_hits::switch_cpus_16.itb.walker            9                       # number of demand (read+write) hits
system.cpu6.itb_walker_cache.demand_hits::total            9                       # number of demand (read+write) hits
system.cpu6.itb_walker_cache.overall_hits::switch_cpus_16.itb.walker            9                       # number of overall hits
system.cpu6.itb_walker_cache.overall_hits::total            9                       # number of overall hits
system.cpu6.itb_walker_cache.ReadReq_misses::switch_cpus_16.itb.walker           60                       # number of ReadReq misses
system.cpu6.itb_walker_cache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu6.itb_walker_cache.demand_misses::switch_cpus_16.itb.walker           60                       # number of demand (read+write) misses
system.cpu6.itb_walker_cache.demand_misses::total           60                       # number of demand (read+write) misses
system.cpu6.itb_walker_cache.overall_misses::switch_cpus_16.itb.walker           60                       # number of overall misses
system.cpu6.itb_walker_cache.overall_misses::total           60                       # number of overall misses
system.cpu6.itb_walker_cache.ReadReq_miss_latency::switch_cpus_16.itb.walker       459000                       # number of ReadReq miss cycles
system.cpu6.itb_walker_cache.ReadReq_miss_latency::total       459000                       # number of ReadReq miss cycles
system.cpu6.itb_walker_cache.demand_miss_latency::switch_cpus_16.itb.walker       459000                       # number of demand (read+write) miss cycles
system.cpu6.itb_walker_cache.demand_miss_latency::total       459000                       # number of demand (read+write) miss cycles
system.cpu6.itb_walker_cache.overall_miss_latency::switch_cpus_16.itb.walker       459000                       # number of overall miss cycles
system.cpu6.itb_walker_cache.overall_miss_latency::total       459000                       # number of overall miss cycles
system.cpu6.itb_walker_cache.ReadReq_accesses::switch_cpus_16.itb.walker           69                       # number of ReadReq accesses(hits+misses)
system.cpu6.itb_walker_cache.ReadReq_accesses::total           69                       # number of ReadReq accesses(hits+misses)
system.cpu6.itb_walker_cache.demand_accesses::switch_cpus_16.itb.walker           69                       # number of demand (read+write) accesses
system.cpu6.itb_walker_cache.demand_accesses::total           69                       # number of demand (read+write) accesses
system.cpu6.itb_walker_cache.overall_accesses::switch_cpus_16.itb.walker           69                       # number of overall (read+write) accesses
system.cpu6.itb_walker_cache.overall_accesses::total           69                       # number of overall (read+write) accesses
system.cpu6.itb_walker_cache.ReadReq_miss_rate::switch_cpus_16.itb.walker     0.869565                       # miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.ReadReq_miss_rate::total     0.869565                       # miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.demand_miss_rate::switch_cpus_16.itb.walker     0.869565                       # miss rate for demand accesses
system.cpu6.itb_walker_cache.demand_miss_rate::total     0.869565                       # miss rate for demand accesses
system.cpu6.itb_walker_cache.overall_miss_rate::switch_cpus_16.itb.walker     0.869565                       # miss rate for overall accesses
system.cpu6.itb_walker_cache.overall_miss_rate::total     0.869565                       # miss rate for overall accesses
system.cpu6.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_16.itb.walker         7650                       # average ReadReq miss latency
system.cpu6.itb_walker_cache.ReadReq_avg_miss_latency::total         7650                       # average ReadReq miss latency
system.cpu6.itb_walker_cache.demand_avg_miss_latency::switch_cpus_16.itb.walker         7650                       # average overall miss latency
system.cpu6.itb_walker_cache.demand_avg_miss_latency::total         7650                       # average overall miss latency
system.cpu6.itb_walker_cache.overall_avg_miss_latency::switch_cpus_16.itb.walker         7650                       # average overall miss latency
system.cpu6.itb_walker_cache.overall_avg_miss_latency::total         7650                       # average overall miss latency
system.cpu6.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.itb_walker_cache.writebacks::writebacks            1                       # number of writebacks
system.cpu6.itb_walker_cache.writebacks::total            1                       # number of writebacks
system.cpu6.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_16.itb.walker           60                       # number of ReadReq MSHR misses
system.cpu6.itb_walker_cache.ReadReq_mshr_misses::total           60                       # number of ReadReq MSHR misses
system.cpu6.itb_walker_cache.demand_mshr_misses::switch_cpus_16.itb.walker           60                       # number of demand (read+write) MSHR misses
system.cpu6.itb_walker_cache.demand_mshr_misses::total           60                       # number of demand (read+write) MSHR misses
system.cpu6.itb_walker_cache.overall_mshr_misses::switch_cpus_16.itb.walker           60                       # number of overall MSHR misses
system.cpu6.itb_walker_cache.overall_mshr_misses::total           60                       # number of overall MSHR misses
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_16.itb.walker       399000                       # number of ReadReq MSHR miss cycles
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_latency::total       399000                       # number of ReadReq MSHR miss cycles
system.cpu6.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_16.itb.walker       399000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.itb_walker_cache.demand_mshr_miss_latency::total       399000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_16.itb.walker       399000                       # number of overall MSHR miss cycles
system.cpu6.itb_walker_cache.overall_mshr_miss_latency::total       399000                       # number of overall MSHR miss cycles
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_16.itb.walker     0.869565                       # mshr miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.869565                       # mshr miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_16.itb.walker     0.869565                       # mshr miss rate for demand accesses
system.cpu6.itb_walker_cache.demand_mshr_miss_rate::total     0.869565                       # mshr miss rate for demand accesses
system.cpu6.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_16.itb.walker     0.869565                       # mshr miss rate for overall accesses
system.cpu6.itb_walker_cache.overall_mshr_miss_rate::total     0.869565                       # mshr miss rate for overall accesses
system.cpu6.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.itb.walker         6650                       # average ReadReq mshr miss latency
system.cpu6.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total         6650                       # average ReadReq mshr miss latency
system.cpu6.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_16.itb.walker         6650                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.demand_avg_mshr_miss_latency::total         6650                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_16.itb.walker         6650                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.overall_avg_mshr_miss_latency::total         6650                       # average overall mshr miss latency
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu7.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu7.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu7.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu7.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu7.interrupts.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu7.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu7.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu7.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu7.pwrStateResidencyTicks::OFF  6474629107500                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_vec_insts                           0                       # number of vector instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu7.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu7.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.replacements            14247                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          805.342689                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             862251                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            15145                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            56.933047                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   316.121732                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus_17.data   489.220957                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.308713                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus_17.data     0.477755                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.786467                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          898                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          883                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          1839231                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         1839231                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.ReadReq_hits::switch_cpus_17.data       553887                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         553887                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus_17.data       330074                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        330074                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::switch_cpus_17.data           28                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           28                       # number of SoftPFReq hits
system.cpu7.dcache.demand_hits::switch_cpus_17.data       883961                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          883961                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus_17.data       883989                       # number of overall hits
system.cpu7.dcache.overall_hits::total         883989                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus_17.data        20939                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        20939                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus_17.data         3685                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         3685                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::switch_cpus_17.data           22                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           22                       # number of SoftPFReq misses
system.cpu7.dcache.demand_misses::switch_cpus_17.data        24624                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         24624                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus_17.data        24646                       # number of overall misses
system.cpu7.dcache.overall_misses::total        24646                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus_17.data    188673500                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    188673500                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus_17.data     35819000                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     35819000                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus_17.data    224492500                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    224492500                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus_17.data    224492500                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    224492500                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus_17.data       574826                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       574826                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus_17.data       333759                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       333759                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::switch_cpus_17.data           50                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           50                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus_17.data       908585                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       908585                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus_17.data       908635                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       908635                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus_17.data     0.036427                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.036427                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus_17.data     0.011041                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.011041                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::switch_cpus_17.data     0.440000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.440000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus_17.data     0.027101                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.027101                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus_17.data     0.027124                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.027124                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus_17.data  9010.626104                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total  9010.626104                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus_17.data  9720.217096                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total  9720.217096                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus_17.data  9116.816927                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total  9116.816927                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus_17.data  9108.678893                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total  9108.678893                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::writebacks         4936                       # number of writebacks
system.cpu7.dcache.writebacks::total             4936                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus_17.data        20939                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        20939                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus_17.data         3685                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total         3685                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::switch_cpus_17.data           22                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           22                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus_17.data        24624                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        24624                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus_17.data        24646                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        24646                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_uncacheable::switch_cpus_17.data           12                       # number of ReadReq MSHR uncacheable
system.cpu7.dcache.ReadReq_mshr_uncacheable::total           12                       # number of ReadReq MSHR uncacheable
system.cpu7.dcache.WriteReq_mshr_uncacheable::switch_cpus_17.data          440                       # number of WriteReq MSHR uncacheable
system.cpu7.dcache.WriteReq_mshr_uncacheable::total          440                       # number of WriteReq MSHR uncacheable
system.cpu7.dcache.overall_mshr_uncacheable_misses::switch_cpus_17.data          452                       # number of overall MSHR uncacheable misses
system.cpu7.dcache.overall_mshr_uncacheable_misses::total          452                       # number of overall MSHR uncacheable misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus_17.data    167734500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    167734500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus_17.data     32134000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     32134000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_17.data       129000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       129000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus_17.data    199868500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    199868500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus_17.data    199997500                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    199997500                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_17.data      2032500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total      2032500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::switch_cpus_17.data      2032500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total      2032500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus_17.data     0.036427                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.036427                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus_17.data     0.011041                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.011041                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_17.data     0.440000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.440000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus_17.data     0.027101                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.027101                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus_17.data     0.027124                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.027124                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.data  8010.626104                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total  8010.626104                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_17.data  8720.217096                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total  8720.217096                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_17.data  5863.636364                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total  5863.636364                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus_17.data  8116.816927                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total  8116.816927                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus_17.data  8114.805648                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total  8114.805648                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_17.data       169375                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169375                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_17.data  4496.681416                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total  4496.681416                       # average overall mshr uncacheable latency
system.cpu7.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb_walker_cache.tags.replacements           80                       # number of replacements
system.cpu7.dtb_walker_cache.tags.tagsinuse    14.996545                       # Cycle average of tags in use
system.cpu7.dtb_walker_cache.tags.total_refs          133                       # Total number of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.sampled_refs           95                       # Sample count of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.avg_refs     1.400000                       # Average number of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu7.dtb_walker_cache.tags.occ_blocks::switch_cpus7.dtb.walker     3.006240                       # Average occupied blocks per requestor
system.cpu7.dtb_walker_cache.tags.occ_blocks::switch_cpus_17.dtb.walker    11.990305                       # Average occupied blocks per requestor
system.cpu7.dtb_walker_cache.tags.occ_percent::switch_cpus7.dtb.walker     0.187890                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_percent::switch_cpus_17.dtb.walker     0.749394                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_percent::total     0.937284                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu7.dtb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu7.dtb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu7.dtb_walker_cache.tags.tag_accesses          494                       # Number of tag accesses
system.cpu7.dtb_walker_cache.tags.data_accesses          494                       # Number of data accesses
system.cpu7.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb_walker_cache.ReadReq_hits::switch_cpus_17.dtb.walker          115                       # number of ReadReq hits
system.cpu7.dtb_walker_cache.ReadReq_hits::total          115                       # number of ReadReq hits
system.cpu7.dtb_walker_cache.demand_hits::switch_cpus_17.dtb.walker          115                       # number of demand (read+write) hits
system.cpu7.dtb_walker_cache.demand_hits::total          115                       # number of demand (read+write) hits
system.cpu7.dtb_walker_cache.overall_hits::switch_cpus_17.dtb.walker          115                       # number of overall hits
system.cpu7.dtb_walker_cache.overall_hits::total          115                       # number of overall hits
system.cpu7.dtb_walker_cache.ReadReq_misses::switch_cpus_17.dtb.walker           88                       # number of ReadReq misses
system.cpu7.dtb_walker_cache.ReadReq_misses::total           88                       # number of ReadReq misses
system.cpu7.dtb_walker_cache.demand_misses::switch_cpus_17.dtb.walker           88                       # number of demand (read+write) misses
system.cpu7.dtb_walker_cache.demand_misses::total           88                       # number of demand (read+write) misses
system.cpu7.dtb_walker_cache.overall_misses::switch_cpus_17.dtb.walker           88                       # number of overall misses
system.cpu7.dtb_walker_cache.overall_misses::total           88                       # number of overall misses
system.cpu7.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_17.dtb.walker       948000                       # number of ReadReq miss cycles
system.cpu7.dtb_walker_cache.ReadReq_miss_latency::total       948000                       # number of ReadReq miss cycles
system.cpu7.dtb_walker_cache.demand_miss_latency::switch_cpus_17.dtb.walker       948000                       # number of demand (read+write) miss cycles
system.cpu7.dtb_walker_cache.demand_miss_latency::total       948000                       # number of demand (read+write) miss cycles
system.cpu7.dtb_walker_cache.overall_miss_latency::switch_cpus_17.dtb.walker       948000                       # number of overall miss cycles
system.cpu7.dtb_walker_cache.overall_miss_latency::total       948000                       # number of overall miss cycles
system.cpu7.dtb_walker_cache.ReadReq_accesses::switch_cpus_17.dtb.walker          203                       # number of ReadReq accesses(hits+misses)
system.cpu7.dtb_walker_cache.ReadReq_accesses::total          203                       # number of ReadReq accesses(hits+misses)
system.cpu7.dtb_walker_cache.demand_accesses::switch_cpus_17.dtb.walker          203                       # number of demand (read+write) accesses
system.cpu7.dtb_walker_cache.demand_accesses::total          203                       # number of demand (read+write) accesses
system.cpu7.dtb_walker_cache.overall_accesses::switch_cpus_17.dtb.walker          203                       # number of overall (read+write) accesses
system.cpu7.dtb_walker_cache.overall_accesses::total          203                       # number of overall (read+write) accesses
system.cpu7.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_17.dtb.walker     0.433498                       # miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.ReadReq_miss_rate::total     0.433498                       # miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.demand_miss_rate::switch_cpus_17.dtb.walker     0.433498                       # miss rate for demand accesses
system.cpu7.dtb_walker_cache.demand_miss_rate::total     0.433498                       # miss rate for demand accesses
system.cpu7.dtb_walker_cache.overall_miss_rate::switch_cpus_17.dtb.walker     0.433498                       # miss rate for overall accesses
system.cpu7.dtb_walker_cache.overall_miss_rate::total     0.433498                       # miss rate for overall accesses
system.cpu7.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_17.dtb.walker 10772.727273                       # average ReadReq miss latency
system.cpu7.dtb_walker_cache.ReadReq_avg_miss_latency::total 10772.727273                       # average ReadReq miss latency
system.cpu7.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_17.dtb.walker 10772.727273                       # average overall miss latency
system.cpu7.dtb_walker_cache.demand_avg_miss_latency::total 10772.727273                       # average overall miss latency
system.cpu7.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_17.dtb.walker 10772.727273                       # average overall miss latency
system.cpu7.dtb_walker_cache.overall_avg_miss_latency::total 10772.727273                       # average overall miss latency
system.cpu7.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dtb_walker_cache.writebacks::writebacks           11                       # number of writebacks
system.cpu7.dtb_walker_cache.writebacks::total           11                       # number of writebacks
system.cpu7.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_17.dtb.walker           88                       # number of ReadReq MSHR misses
system.cpu7.dtb_walker_cache.ReadReq_mshr_misses::total           88                       # number of ReadReq MSHR misses
system.cpu7.dtb_walker_cache.demand_mshr_misses::switch_cpus_17.dtb.walker           88                       # number of demand (read+write) MSHR misses
system.cpu7.dtb_walker_cache.demand_mshr_misses::total           88                       # number of demand (read+write) MSHR misses
system.cpu7.dtb_walker_cache.overall_mshr_misses::switch_cpus_17.dtb.walker           88                       # number of overall MSHR misses
system.cpu7.dtb_walker_cache.overall_mshr_misses::total           88                       # number of overall MSHR misses
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_17.dtb.walker       860000                       # number of ReadReq MSHR miss cycles
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_latency::total       860000                       # number of ReadReq MSHR miss cycles
system.cpu7.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_17.dtb.walker       860000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dtb_walker_cache.demand_mshr_miss_latency::total       860000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_17.dtb.walker       860000                       # number of overall MSHR miss cycles
system.cpu7.dtb_walker_cache.overall_mshr_miss_latency::total       860000                       # number of overall MSHR miss cycles
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_17.dtb.walker     0.433498                       # mshr miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.433498                       # mshr miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_17.dtb.walker     0.433498                       # mshr miss rate for demand accesses
system.cpu7.dtb_walker_cache.demand_mshr_miss_rate::total     0.433498                       # mshr miss rate for demand accesses
system.cpu7.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_17.dtb.walker     0.433498                       # mshr miss rate for overall accesses
system.cpu7.dtb_walker_cache.overall_mshr_miss_rate::total     0.433498                       # mshr miss rate for overall accesses
system.cpu7.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.dtb.walker  9772.727273                       # average ReadReq mshr miss latency
system.cpu7.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9772.727273                       # average ReadReq mshr miss latency
system.cpu7.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_17.dtb.walker  9772.727273                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9772.727273                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_17.dtb.walker  9772.727273                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9772.727273                       # average overall mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.replacements            11371                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            2542574                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            11883                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           213.967348                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst    27.773425                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus_17.inst   484.226575                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.054245                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus_17.inst     0.945755                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses          5056777                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses         5056777                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.ReadReq_hits::switch_cpus_17.inst      2511332                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        2511332                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus_17.inst      2511332                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         2511332                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus_17.inst      2511332                       # number of overall hits
system.cpu7.icache.overall_hits::total        2511332                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus_17.inst        11371                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        11371                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus_17.inst        11371                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         11371                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus_17.inst        11371                       # number of overall misses
system.cpu7.icache.overall_misses::total        11371                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus_17.inst    159425500                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total    159425500                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus_17.inst    159425500                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total    159425500                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus_17.inst    159425500                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total    159425500                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus_17.inst      2522703                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      2522703                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus_17.inst      2522703                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      2522703                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus_17.inst      2522703                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      2522703                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus_17.inst     0.004507                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.004507                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus_17.inst     0.004507                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.004507                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus_17.inst     0.004507                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.004507                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus_17.inst 14020.358807                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 14020.358807                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus_17.inst 14020.358807                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 14020.358807                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus_17.inst 14020.358807                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 14020.358807                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.writebacks::writebacks        11371                       # number of writebacks
system.cpu7.icache.writebacks::total            11371                       # number of writebacks
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus_17.inst        11371                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total        11371                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus_17.inst        11371                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total        11371                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus_17.inst        11371                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total        11371                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus_17.inst    148054500                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total    148054500                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus_17.inst    148054500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total    148054500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus_17.inst    148054500                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total    148054500                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus_17.inst     0.004507                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.004507                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus_17.inst     0.004507                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.004507                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus_17.inst     0.004507                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.004507                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.inst 13020.358807                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 13020.358807                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus_17.inst 13020.358807                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 13020.358807                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus_17.inst 13020.358807                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 13020.358807                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb_walker_cache.tags.replacements           10                       # number of replacements
system.cpu7.itb_walker_cache.tags.tagsinuse     4.994819                       # Cycle average of tags in use
system.cpu7.itb_walker_cache.tags.total_refs           16                       # Total number of references to valid blocks.
system.cpu7.itb_walker_cache.tags.sampled_refs           15                       # Sample count of references to valid blocks.
system.cpu7.itb_walker_cache.tags.avg_refs     1.066667                       # Average number of references to valid blocks.
system.cpu7.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu7.itb_walker_cache.tags.occ_blocks::switch_cpus7.itb.walker            1                       # Average occupied blocks per requestor
system.cpu7.itb_walker_cache.tags.occ_blocks::switch_cpus_17.itb.walker     3.994819                       # Average occupied blocks per requestor
system.cpu7.itb_walker_cache.tags.occ_percent::switch_cpus7.itb.walker     0.062500                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_percent::switch_cpus_17.itb.walker     0.249676                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_percent::total     0.312176                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.cpu7.itb_walker_cache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu7.itb_walker_cache.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.cpu7.itb_walker_cache.tags.tag_accesses           68                       # Number of tag accesses
system.cpu7.itb_walker_cache.tags.data_accesses           68                       # Number of data accesses
system.cpu7.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb_walker_cache.ReadReq_hits::switch_cpus_17.itb.walker            7                       # number of ReadReq hits
system.cpu7.itb_walker_cache.ReadReq_hits::total            7                       # number of ReadReq hits
system.cpu7.itb_walker_cache.demand_hits::switch_cpus_17.itb.walker            7                       # number of demand (read+write) hits
system.cpu7.itb_walker_cache.demand_hits::total            7                       # number of demand (read+write) hits
system.cpu7.itb_walker_cache.overall_hits::switch_cpus_17.itb.walker            7                       # number of overall hits
system.cpu7.itb_walker_cache.overall_hits::total            7                       # number of overall hits
system.cpu7.itb_walker_cache.ReadReq_misses::switch_cpus_17.itb.walker           18                       # number of ReadReq misses
system.cpu7.itb_walker_cache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu7.itb_walker_cache.demand_misses::switch_cpus_17.itb.walker           18                       # number of demand (read+write) misses
system.cpu7.itb_walker_cache.demand_misses::total           18                       # number of demand (read+write) misses
system.cpu7.itb_walker_cache.overall_misses::switch_cpus_17.itb.walker           18                       # number of overall misses
system.cpu7.itb_walker_cache.overall_misses::total           18                       # number of overall misses
system.cpu7.itb_walker_cache.ReadReq_miss_latency::switch_cpus_17.itb.walker        92000                       # number of ReadReq miss cycles
system.cpu7.itb_walker_cache.ReadReq_miss_latency::total        92000                       # number of ReadReq miss cycles
system.cpu7.itb_walker_cache.demand_miss_latency::switch_cpus_17.itb.walker        92000                       # number of demand (read+write) miss cycles
system.cpu7.itb_walker_cache.demand_miss_latency::total        92000                       # number of demand (read+write) miss cycles
system.cpu7.itb_walker_cache.overall_miss_latency::switch_cpus_17.itb.walker        92000                       # number of overall miss cycles
system.cpu7.itb_walker_cache.overall_miss_latency::total        92000                       # number of overall miss cycles
system.cpu7.itb_walker_cache.ReadReq_accesses::switch_cpus_17.itb.walker           25                       # number of ReadReq accesses(hits+misses)
system.cpu7.itb_walker_cache.ReadReq_accesses::total           25                       # number of ReadReq accesses(hits+misses)
system.cpu7.itb_walker_cache.demand_accesses::switch_cpus_17.itb.walker           25                       # number of demand (read+write) accesses
system.cpu7.itb_walker_cache.demand_accesses::total           25                       # number of demand (read+write) accesses
system.cpu7.itb_walker_cache.overall_accesses::switch_cpus_17.itb.walker           25                       # number of overall (read+write) accesses
system.cpu7.itb_walker_cache.overall_accesses::total           25                       # number of overall (read+write) accesses
system.cpu7.itb_walker_cache.ReadReq_miss_rate::switch_cpus_17.itb.walker     0.720000                       # miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.ReadReq_miss_rate::total     0.720000                       # miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.demand_miss_rate::switch_cpus_17.itb.walker     0.720000                       # miss rate for demand accesses
system.cpu7.itb_walker_cache.demand_miss_rate::total     0.720000                       # miss rate for demand accesses
system.cpu7.itb_walker_cache.overall_miss_rate::switch_cpus_17.itb.walker     0.720000                       # miss rate for overall accesses
system.cpu7.itb_walker_cache.overall_miss_rate::total     0.720000                       # miss rate for overall accesses
system.cpu7.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_17.itb.walker  5111.111111                       # average ReadReq miss latency
system.cpu7.itb_walker_cache.ReadReq_avg_miss_latency::total  5111.111111                       # average ReadReq miss latency
system.cpu7.itb_walker_cache.demand_avg_miss_latency::switch_cpus_17.itb.walker  5111.111111                       # average overall miss latency
system.cpu7.itb_walker_cache.demand_avg_miss_latency::total  5111.111111                       # average overall miss latency
system.cpu7.itb_walker_cache.overall_avg_miss_latency::switch_cpus_17.itb.walker  5111.111111                       # average overall miss latency
system.cpu7.itb_walker_cache.overall_avg_miss_latency::total  5111.111111                       # average overall miss latency
system.cpu7.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_17.itb.walker           18                       # number of ReadReq MSHR misses
system.cpu7.itb_walker_cache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu7.itb_walker_cache.demand_mshr_misses::switch_cpus_17.itb.walker           18                       # number of demand (read+write) MSHR misses
system.cpu7.itb_walker_cache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu7.itb_walker_cache.overall_mshr_misses::switch_cpus_17.itb.walker           18                       # number of overall MSHR misses
system.cpu7.itb_walker_cache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_17.itb.walker        74000                       # number of ReadReq MSHR miss cycles
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_latency::total        74000                       # number of ReadReq MSHR miss cycles
system.cpu7.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_17.itb.walker        74000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.itb_walker_cache.demand_mshr_miss_latency::total        74000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_17.itb.walker        74000                       # number of overall MSHR miss cycles
system.cpu7.itb_walker_cache.overall_mshr_miss_latency::total        74000                       # number of overall MSHR miss cycles
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_17.itb.walker     0.720000                       # mshr miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.720000                       # mshr miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_17.itb.walker     0.720000                       # mshr miss rate for demand accesses
system.cpu7.itb_walker_cache.demand_mshr_miss_rate::total     0.720000                       # mshr miss rate for demand accesses
system.cpu7.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_17.itb.walker     0.720000                       # mshr miss rate for overall accesses
system.cpu7.itb_walker_cache.overall_mshr_miss_rate::total     0.720000                       # mshr miss rate for overall accesses
system.cpu7.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.itb.walker  4111.111111                       # average ReadReq mshr miss latency
system.cpu7.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  4111.111111                       # average ReadReq mshr miss latency
system.cpu7.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_17.itb.walker  4111.111111                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.demand_avg_mshr_miss_latency::total  4111.111111                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_17.itb.walker  4111.111111                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.overall_avg_mshr_miss_latency::total  4111.111111                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  283                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 283                       # Transaction distribution
system.iobus.trans_dist::WriteReq               21085                       # Transaction distribution
system.iobus.trans_dist::WriteResp              21085                       # Transaction distribution
system.iobus.trans_dist::MessageReq                19                       # Transaction distribution
system.iobus.trans_dist::MessageResp               19                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio          874                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          874                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side        41862                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total        41862                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           38                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           38                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   42774                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio          494                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          494                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side      1332248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total      1332248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           76                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total           76                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1332818                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                38000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy               790000                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy           107866091                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              589000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            21062000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               19000                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                20931                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                20947                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               188379                       # Number of tag accesses
system.iocache.tags.data_accesses              188379                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::pc.south_bridge.ide          131                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              131                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::pc.south_bridge.ide        20800                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        20800                       # number of WriteLineReq misses
system.iocache.demand_misses::pc.south_bridge.ide        20931                       # number of demand (read+write) misses
system.iocache.demand_misses::total             20931                       # number of demand (read+write) misses
system.iocache.overall_misses::pc.south_bridge.ide        20931                       # number of overall misses
system.iocache.overall_misses::total            20931                       # number of overall misses
system.iocache.ReadReq_miss_latency::pc.south_bridge.ide     15550480                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     15550480                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::pc.south_bridge.ide   2508946611                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2508946611                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::pc.south_bridge.ide   2524497091                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2524497091                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::pc.south_bridge.ide   2524497091                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2524497091                       # number of overall miss cycles
system.iocache.ReadReq_accesses::pc.south_bridge.ide          131                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            131                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::pc.south_bridge.ide        20800                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        20800                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::pc.south_bridge.ide        20931                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           20931                       # number of demand (read+write) accesses
system.iocache.overall_accesses::pc.south_bridge.ide        20931                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          20931                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 118705.954198                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118705.954198                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::pc.south_bridge.ide 120622.433221                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 120622.433221                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 120610.438632                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120610.438632                       # average overall miss latency
system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 120610.438632                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120610.438632                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           20800                       # number of writebacks
system.iocache.writebacks::total                20800                       # number of writebacks
system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide          131                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          131                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::pc.south_bridge.ide        20800                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        20800                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::pc.south_bridge.ide        20931                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        20931                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::pc.south_bridge.ide        20931                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        20931                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide      9000480                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      9000480                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::pc.south_bridge.ide   1467717635                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1467717635                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide   1476718115                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1476718115                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide   1476718115                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1476718115                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 68705.954198                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68705.954198                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::pc.south_bridge.ide 70563.347837                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 70563.347837                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 70551.723042                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 70551.723042                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 70551.723042                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 70551.723042                       # average overall mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued           879972                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              880105                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  114                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                 12                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 36787                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     13522                       # number of replacements
system.l2.tags.tagsinuse                 30185.295996                       # Cycle average of tags in use
system.l2.tags.total_refs                     2531517                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     45036                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     56.210965                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1559.219522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher  8856.328183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker            3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst  1189.725712                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  2264.592568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   719.421311                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1161.903939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   135.094672                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   256.999621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.dtb.walker     0.694812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   452.098985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  2430.847722                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.dtb.walker     3.099676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst  1071.308364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data  2216.112616                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.dtb.walker     3.717911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst   509.942641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data  1856.155056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst   979.940462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data  2207.771377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst   261.084178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data  1089.476930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_10.inst    67.245072                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_10.data   152.579439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_11.inst    41.095976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_11.data   159.919969                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_12.inst     2.993384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_12.data    85.536727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.dtb.walker     0.999699                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.inst     7.979514                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.data    91.687208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_14.inst    18.400792                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_14.data    76.276799                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_15.inst     0.997965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_15.data    95.213335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_16.inst     9.934869                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_16.data    15.961773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_17.inst     5.746235                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_17.data   124.190980                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.047584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.270274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.036308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.069110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.021955                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.035458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.004123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.007843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.dtb.walker     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.013797                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.074184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.dtb.walker     0.000095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.032694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.067630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.dtb.walker     0.000113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.015562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.056645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.029905                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.067376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.007968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.033248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_10.inst     0.002052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_10.data     0.004656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_11.inst     0.001254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_11.data     0.004880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_12.inst     0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_12.data     0.002610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.dtb.walker     0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.inst     0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.data     0.002798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_14.inst     0.000562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_14.data     0.002328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_15.inst     0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_15.data     0.002906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_16.inst     0.000303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_16.data     0.000487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_17.inst     0.000175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_17.data     0.003790                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.921182                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         12063                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         19451                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        12063                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        19451                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.368134                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.593597                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1971698                       # Number of tag accesses
system.l2.tags.data_accesses                  1971698                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        41673                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            41673                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        21250                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            21250                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_10.data         3458                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_11.data         1253                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_12.data         1231                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_13.data         1225                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_14.data         1233                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_15.data         1226                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_16.data          739                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_17.data         1235                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                11626                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data           32                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_10.data         2530                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_11.data          747                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_12.data          753                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_13.data          743                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_14.data          576                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_15.data          529                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_16.data           93                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_17.data          538                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6541                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          209                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_10.inst        20015                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_11.inst        12063                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_12.inst        12215                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_13.inst        11910                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_14.inst        13117                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_15.inst        11353                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_16.inst         7303                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_17.inst        11360                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              99545                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.dtb.walker            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           72                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.dtb.walker          192                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.itb.walker          111                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.data         9334                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.dtb.walker           96                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.itb.walker           51                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.data         8266                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.dtb.walker           62                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.itb.walker            8                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.data         7966                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.dtb.walker           68                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.itb.walker            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.data         8367                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.dtb.walker           62                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.itb.walker            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.data         8040                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.dtb.walker           56                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.itb.walker            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.data         7257                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.dtb.walker           69                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.itb.walker           22                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.data         1231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.dtb.walker           61                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.itb.walker            2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.data         7385                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             58794                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst          209                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          104                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.dtb.walker          192                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.itb.walker          111                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.inst        20015                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.data        11864                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.dtb.walker           96                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.itb.walker           51                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.inst        12063                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.data         9013                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.dtb.walker           62                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.itb.walker            8                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.inst        12215                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.data         8719                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.dtb.walker           68                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.itb.walker            6                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.inst        11910                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.data         9110                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.dtb.walker           62                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.itb.walker            6                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.inst        13117                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.data         8616                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.dtb.walker           56                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.itb.walker            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.inst        11353                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.data         7786                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.dtb.walker           69                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.itb.walker           22                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.inst         7303                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.data         1324                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.dtb.walker           61                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.itb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.inst        11360                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.data         7923                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164880                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst          209                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          104                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.dtb.walker          192                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.itb.walker          111                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.inst        20015                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.data        11864                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.dtb.walker           96                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.itb.walker           51                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.inst        12063                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.data         9013                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.dtb.walker           62                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.itb.walker            8                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.inst        12215                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.data         8719                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.dtb.walker           68                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.itb.walker            6                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.inst        11910                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.data         9110                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.dtb.walker           62                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.itb.walker            6                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.inst        13117                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.data         8616                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.dtb.walker           56                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.itb.walker            3                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.inst        11353                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.data         7786                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.dtb.walker           69                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.itb.walker           22                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.inst         7303                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.data         1324                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.dtb.walker           61                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.itb.walker            2                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.inst        11360                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.data         7923                       # number of overall hits
system.l2.overall_hits::total                  164880                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus_10.data          120                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_11.data           44                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_12.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_13.data           13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_14.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_15.data           51                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_16.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_17.data           16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                275                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_10.data           82                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_11.data           91                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_12.data           38                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_13.data           28                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_14.data           14                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_15.data           23                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_16.data            8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_17.data           24                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 310                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_10.inst           87                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_11.inst           50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_12.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_13.inst            9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_14.inst           20                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_15.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_16.inst           12                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_17.inst           11                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              195                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus_10.data          228                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_11.data          227                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_12.data          179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_13.dtb.walker            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_13.data          165                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_14.data          164                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_15.data          176                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_16.data           23                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_17.data          315                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1478                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_10.inst           87                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_10.data          310                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_11.inst           50                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_11.data          318                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_12.inst            4                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_12.data          217                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.data          193                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_14.inst           20                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_14.data          178                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_15.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_15.data          199                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_16.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_16.data           31                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_17.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_17.data          339                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1983                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data            2                       # number of overall misses
system.l2.overall_misses::switch_cpus_10.inst           87                       # number of overall misses
system.l2.overall_misses::switch_cpus_10.data          310                       # number of overall misses
system.l2.overall_misses::switch_cpus_11.inst           50                       # number of overall misses
system.l2.overall_misses::switch_cpus_11.data          318                       # number of overall misses
system.l2.overall_misses::switch_cpus_12.inst            4                       # number of overall misses
system.l2.overall_misses::switch_cpus_12.data          217                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.inst            9                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.data          193                       # number of overall misses
system.l2.overall_misses::switch_cpus_14.inst           20                       # number of overall misses
system.l2.overall_misses::switch_cpus_14.data          178                       # number of overall misses
system.l2.overall_misses::switch_cpus_15.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus_15.data          199                       # number of overall misses
system.l2.overall_misses::switch_cpus_16.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus_16.data           31                       # number of overall misses
system.l2.overall_misses::switch_cpus_17.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus_17.data          339                       # number of overall misses
system.l2.overall_misses::total                  1983                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus_10.data       262500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_11.data       232000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_12.data        87500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_13.data       119000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_14.data        88500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_15.data       177000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_16.data       205500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_17.data       145500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1317500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_10.data      9573000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_11.data     10588500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_12.data      5218500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_13.data      2760500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_14.data      1617000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_15.data      3282500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_16.data      1510500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_17.data      3783500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      38334000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_10.inst     11013000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_11.inst      5037000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_12.inst       377500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_13.inst      1525000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_14.inst      1866000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_15.inst       100000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_16.inst      2076000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_17.inst      1753500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     23748000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_10.data     29283000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_11.data     30076500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_12.data     21850000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_13.dtb.walker       100000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_13.data     22508000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_14.data     21656000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_15.data     23086000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_16.data      4282000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_17.data     35691500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    188533000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus_10.inst     11013000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_10.data     38856000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_11.inst      5037000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_11.data     40665000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_12.inst       377500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_12.data     27068500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.dtb.walker       100000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.inst      1525000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.data     25268500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_14.inst      1866000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_14.data     23273000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_15.inst       100000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_15.data     26368500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_16.inst      2076000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_16.data      5792500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_17.inst      1753500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_17.data     39475000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        250615000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus_10.inst     11013000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_10.data     38856000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_11.inst      5037000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_11.data     40665000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_12.inst       377500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_12.data     27068500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.dtb.walker       100000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.inst      1525000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.data     25268500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_14.inst      1866000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_14.data     23273000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_15.inst       100000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_15.data     26368500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_16.inst      2076000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_16.data      5792500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_17.inst      1753500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_17.data     39475000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       250615000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        41673                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        41673                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        21250                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        21250                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_10.data         3578                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_11.data         1297                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_12.data         1242                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_13.data         1238                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_14.data         1245                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_15.data         1277                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_16.data          747                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_17.data         1251                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11901                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           34                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_10.data         2612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_11.data          838                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_12.data          791                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_13.data          771                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_14.data          590                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_15.data          552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_16.data          101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_17.data          562                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6851                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          210                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_10.inst        20102                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_11.inst        12113                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_12.inst        12219                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_13.inst        11919                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_14.inst        13137                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_15.inst        11354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_16.inst         7315                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_17.inst        11371                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          99740                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.dtb.walker            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data           72                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.dtb.walker          192                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.itb.walker          111                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.data         9562                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.dtb.walker           96                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.itb.walker           51                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.data         8493                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.dtb.walker           62                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.itb.walker            8                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.data         8145                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.dtb.walker           69                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.itb.walker            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.data         8532                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.dtb.walker           62                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.itb.walker            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.data         8204                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.dtb.walker           56                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.data         7433                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.dtb.walker           69                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.itb.walker           22                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.data         1254                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.dtb.walker           61                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.itb.walker            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.data         7700                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         60272                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst          210                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          106                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.dtb.walker          192                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.itb.walker          111                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.inst        20102                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.data        12174                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.dtb.walker           96                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.itb.walker           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.inst        12113                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.data         9331                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.dtb.walker           62                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.itb.walker            8                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.inst        12219                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.data         8936                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.dtb.walker           69                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.itb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.inst        11919                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.data         9303                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.dtb.walker           62                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.itb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.inst        13137                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.data         8794                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.dtb.walker           56                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.itb.walker            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.inst        11354                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.data         7985                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.dtb.walker           69                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.itb.walker           22                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.inst         7315                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.data         1355                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.dtb.walker           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.itb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.inst        11371                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.data         8262                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               166863                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          210                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          106                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.dtb.walker          192                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.itb.walker          111                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.inst        20102                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.data        12174                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.dtb.walker           96                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.itb.walker           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.inst        12113                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.data         9331                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.dtb.walker           62                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.itb.walker            8                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.inst        12219                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.data         8936                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.dtb.walker           69                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.itb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.inst        11919                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.data         9303                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.dtb.walker           62                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.itb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.inst        13137                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.data         8794                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.dtb.walker           56                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.itb.walker            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.inst        11354                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.data         7985                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.dtb.walker           69                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.itb.walker           22                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.inst         7315                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.data         1355                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.dtb.walker           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.itb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.inst        11371                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.data         8262                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              166863                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_10.data     0.033538                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_11.data     0.033924                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_12.data     0.008857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_13.data     0.010501                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_14.data     0.009639                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_15.data     0.039937                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_16.data     0.010710                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_17.data     0.012790                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.023107                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.058824                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_10.data     0.031394                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_11.data     0.108592                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_12.data     0.048040                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_13.data     0.036316                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_14.data     0.023729                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_15.data     0.041667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_16.data     0.079208                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_17.data     0.042705                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.045249                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.004762                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_10.inst     0.004328                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_11.inst     0.004128                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_12.inst     0.000327                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_13.inst     0.000755                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_14.inst     0.001522                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_15.inst     0.000088                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_16.inst     0.001640                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_17.inst     0.000967                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001955                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_10.data     0.023844                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_11.data     0.026728                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_12.data     0.021977                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_13.dtb.walker     0.014493                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_13.data     0.019339                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_14.data     0.019990                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_15.data     0.023678                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_16.data     0.018341                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_17.data     0.040909                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.024522                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.004762                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.018868                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_10.inst     0.004328                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_10.data     0.025464                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_11.inst     0.004128                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_11.data     0.034080                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_12.inst     0.000327                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_12.data     0.024284                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.dtb.walker     0.014493                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.inst     0.000755                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.data     0.020746                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_14.inst     0.001522                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_14.data     0.020241                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_15.inst     0.000088                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_15.data     0.024922                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_16.inst     0.001640                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_16.data     0.022878                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_17.inst     0.000967                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_17.data     0.041031                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.011884                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.004762                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.018868                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_10.inst     0.004328                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_10.data     0.025464                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_11.inst     0.004128                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_11.data     0.034080                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_12.inst     0.000327                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_12.data     0.024284                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.dtb.walker     0.014493                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.inst     0.000755                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.data     0.020746                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_14.inst     0.001522                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_14.data     0.020241                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_15.inst     0.000088                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_15.data     0.024922                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_16.inst     0.001640                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_16.data     0.022878                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_17.inst     0.000967                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_17.data     0.041031                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.011884                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_10.data  2187.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_11.data  5272.727273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_12.data  7954.545455                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_13.data  9153.846154                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_14.data         7375                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_15.data  3470.588235                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_16.data 25687.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_17.data  9093.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4790.909091                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_10.data 116743.902439                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_11.data 116357.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_12.data 137328.947368                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_13.data 98589.285714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_14.data       115500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_15.data 142717.391304                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_16.data 188812.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_17.data 157645.833333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 123658.064516                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_10.inst 126586.206897                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_11.inst       100740                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_12.inst        94375                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_13.inst 169444.444444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_14.inst        93300                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_15.inst       100000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_16.inst       173000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_17.inst 159409.090909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 121784.615385                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_10.data 128434.210526                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_11.data 132495.594714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_12.data 122067.039106                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_13.dtb.walker       100000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_13.data 136412.121212                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_14.data 132048.780488                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_15.data 131170.454545                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_16.data 186173.913043                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_17.data 113306.349206                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 127559.539919                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus_10.inst 126586.206897                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_10.data 125341.935484                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_11.inst       100740                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_11.data 127877.358491                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_12.inst        94375                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_12.data 124739.631336                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.dtb.walker       100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.inst 169444.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.data 130924.870466                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_14.inst        93300                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_14.data 130747.191011                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_15.inst       100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_15.data 132505.025126                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_16.inst       173000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_16.data 186854.838710                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_17.inst 159409.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_17.data 116445.427729                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 126381.744831                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_10.inst 126586.206897                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_10.data 125341.935484                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_11.inst       100740                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_11.data 127877.358491                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_12.inst        94375                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_12.data 124739.631336                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.dtb.walker       100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.inst 169444.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.data 130924.870466                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_14.inst        93300                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_14.data 130747.191011                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_15.inst       100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_15.data 132505.025126                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_16.inst       173000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_16.data 186854.838710                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_17.inst 159409.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_17.data 116445.427729                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 126381.744831                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      1681                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                 7535                       # number of writebacks
system.l2.writebacks::total                      7535                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus_10.data            7                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus_11.data            7                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus_12.data            7                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus_13.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus_15.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus_16.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus_17.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               29                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_10.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_11.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_12.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_13.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_14.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_16.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_17.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            21                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_10.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_11.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_12.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_13.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_14.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_15.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_16.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_17.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           39                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus_10.inst            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_10.data            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_11.inst            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_11.data           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_12.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_12.data           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_13.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_13.data           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_14.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_14.data            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_15.data            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_16.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_16.data            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_17.inst            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_17.data           11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  89                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus_10.inst            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_10.data            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_11.inst            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_11.data           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_12.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_12.data           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_13.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_13.data           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_14.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_14.data            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_15.data            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_16.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_16.data            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_17.inst            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_17.data           11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 89                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks          232                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           232                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher        61721                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          61721                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_10.data          120                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_11.data           44                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_12.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_13.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_14.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_15.data           51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_16.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_17.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           275                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_10.data           75                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_11.data           84                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_12.data           31                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_13.data           25                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_14.data           14                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_15.data           22                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_16.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_17.data           22                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            279                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_10.inst           79                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_11.inst           45                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_12.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_13.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_14.inst           19                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_15.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_16.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_17.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          173                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_10.data          227                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_11.data          224                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_12.data          174                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_13.dtb.walker            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_13.data          155                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_14.data          159                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_15.data          172                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_16.data           21                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_17.data          306                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1439                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus_10.inst           79                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_10.data          302                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_11.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_11.data          308                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_12.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_12.data          205                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.data          180                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_14.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_14.data          173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_15.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_15.data          194                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_16.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_16.data           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_17.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_17.data          328                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1891                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher        61721                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_10.inst           79                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_10.data          302                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_11.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_11.data          308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_12.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_12.data          205                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.data          180                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_14.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_14.data          173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_15.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_15.data          194                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_16.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_16.data           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_17.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_17.data          328                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            63612                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus_10.data           23                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_11.data           20                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_12.data           17                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_13.data           16                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_14.data           28                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_15.data           21                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_16.data           21                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_17.data           12                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          158                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_10.data          471                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_11.data          467                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_12.data          455                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_13.data          453                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_14.data          482                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_15.data          458                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_16.data          459                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_17.data          440                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         3685                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus_10.data          494                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_11.data          487                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_12.data          472                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_13.data          469                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_14.data          510                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_15.data          479                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_16.data          480                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_17.data          452                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         3843                       # number of overall MSHR uncacheable misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   1680779426                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1680779426                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_10.data      2331000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_11.data       829000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_12.data       216500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_13.data       255500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_14.data       241000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_15.data      1001500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_16.data       155000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_17.data       310000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      5339500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_10.data      8033000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_11.data      8852500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_12.data      3967000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_13.data      2275000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_14.data      1477000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_15.data      2675000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_16.data      1377000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_17.data      3362500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     32019000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_10.inst      9251000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_11.inst      4359000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_12.inst       292000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_13.inst      1408500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_14.inst      1525000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_15.inst        90000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_16.inst      1346000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_17.inst      1392500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     19664000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_10.data     26947000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_11.data     27078000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_12.data     19849500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_13.dtb.walker        90000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_13.data     19675000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_14.data     18439000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_15.data     20349500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_16.data      3581000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_17.data     32011500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    168020500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_10.inst      9251000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_10.data     34980000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_11.inst      4359000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_11.data     35930500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_12.inst       292000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_12.data     23816500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.dtb.walker        90000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.inst      1408500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.data     21950000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_14.inst      1525000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_14.data     19916000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_15.inst        90000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_15.data     23024500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_16.inst      1346000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_16.data      4958000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_17.inst      1392500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_17.data     35374000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    219703500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   1680779426                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_10.inst      9251000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_10.data     34980000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_11.inst      4359000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_11.data     35930500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_12.inst       292000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_12.data     23816500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.dtb.walker        90000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.inst      1408500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.data     21950000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_14.inst      1525000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_14.data     19916000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_15.inst        90000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_15.data     23024500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_16.inst      1346000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_16.data      4958000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_17.inst      1392500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_17.data     35374000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1900482926                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_10.data      3499500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_11.data      3137500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_12.data      2628000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_13.data      2510000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_14.data      4391000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_15.data      3255500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_16.data      3258000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_17.data      1882500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     24562000                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_10.data      3499500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_11.data      3137500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_12.data      2628000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_13.data      2510000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_14.data      4391000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_15.data      3255500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_16.data      3258000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_17.data      1882500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     24562000                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_10.data     0.033538                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_11.data     0.033924                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_12.data     0.008857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_13.data     0.010501                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_14.data     0.009639                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_15.data     0.039937                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_16.data     0.010710                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_17.data     0.012790                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.023107                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_10.data     0.028714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_11.data     0.100239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_12.data     0.039191                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_13.data     0.032425                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_14.data     0.023729                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_15.data     0.039855                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_16.data     0.059406                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_17.data     0.039146                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.040724                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_10.inst     0.003930                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_11.inst     0.003715                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_12.inst     0.000246                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_13.inst     0.000671                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_14.inst     0.001446                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_15.inst     0.000088                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_16.inst     0.001367                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_17.inst     0.000704                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001735                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_10.data     0.023740                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_11.data     0.026375                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_12.data     0.021363                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_13.dtb.walker     0.014493                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_13.data     0.018167                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_14.data     0.019381                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_15.data     0.023140                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_16.data     0.016746                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_17.data     0.039740                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.023875                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus_10.inst     0.003930                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_10.data     0.024807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_11.inst     0.003715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_11.data     0.033008                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_12.inst     0.000246                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_12.data     0.022941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.dtb.walker     0.014493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.inst     0.000671                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.data     0.019349                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_14.inst     0.001446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_14.data     0.019673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_15.inst     0.000088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_15.data     0.024296                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_16.inst     0.001367                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_16.data     0.019926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_17.inst     0.000704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_17.data     0.039700                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011333                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_10.inst     0.003930                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_10.data     0.024807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_11.inst     0.003715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_11.data     0.033008                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_12.inst     0.000246                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_12.data     0.022941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.dtb.walker     0.014493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.inst     0.000671                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.data     0.019349                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_14.inst     0.001446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_14.data     0.019673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_15.inst     0.000088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_15.data     0.024296                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_16.inst     0.001367                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_16.data     0.019926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_17.inst     0.000704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_17.data     0.039700                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.381223                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 27231.889082                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 27231.889082                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_10.data        19425                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_11.data 18840.909091                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_12.data 19681.818182                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_13.data 19653.846154                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_14.data 20083.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_15.data 19637.254902                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_16.data        19375                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_17.data        19375                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19416.363636                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_10.data 107106.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_11.data 105386.904762                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_12.data 127967.741935                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_13.data        91000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_14.data       105500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_15.data 121590.909091                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_16.data       229500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_17.data 152840.909091                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114763.440860                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_10.inst 117101.265823                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_11.inst 96866.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_12.inst 97333.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_13.inst 176062.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_14.inst 80263.157895                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_15.inst        90000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_16.inst       134600                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_17.inst 174062.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 113664.739884                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_10.data 118709.251101                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_11.data 120883.928571                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_12.data 114077.586207                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_13.dtb.walker        90000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_13.data 126935.483871                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_14.data 115968.553459                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_15.data 118311.046512                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_16.data 170523.809524                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_17.data 104612.745098                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 116761.987491                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_10.inst 117101.265823                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_10.data 115827.814570                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_11.inst 96866.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_11.data 116657.467532                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_12.inst 97333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_12.data 116178.048780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.dtb.walker        90000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.inst 176062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.data 121944.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_14.inst 80263.157895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_14.data 115121.387283                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_15.inst        90000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_15.data 118682.989691                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_16.inst       134600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_16.data 183629.629630                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_17.inst 174062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_17.data 107847.560976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 116183.765204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 27231.889082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_10.inst 117101.265823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_10.data 115827.814570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_11.inst 96866.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_11.data 116657.467532                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_12.inst 97333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_12.data 116178.048780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.dtb.walker        90000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.inst 176062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.data 121944.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_14.inst 80263.157895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_14.data 115121.387283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_15.inst        90000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_15.data 118682.989691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_16.inst       134600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_16.data 183629.629630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_17.inst 174062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_17.data 107847.560976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 29876.169999                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_10.data 152152.173913                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_11.data       156875                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_12.data 154588.235294                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_13.data       156875                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_14.data 156821.428571                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_15.data 155023.809524                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_16.data 155142.857143                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_17.data       156875                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 155455.696203                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_10.data  7084.008097                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_11.data  6442.505133                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_12.data  5567.796610                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_13.data  5351.812367                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_14.data  8609.803922                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_15.data  6796.450939                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_16.data  6787.500000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_17.data  4164.823009                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total  6391.360916                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         82267                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        50058                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          154                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 158                       # Transaction distribution
system.membus.trans_dist::ReadResp              15921                       # Transaction distribution
system.membus.trans_dist::WriteReq               3685                       # Transaction distribution
system.membus.trans_dist::WriteResp              3685                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28335                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4974                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            11813                       # Transaction distribution
system.membus.trans_dist::ReadExReq               565                       # Transaction distribution
system.membus.trans_dist::ReadExResp              271                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15763                       # Transaction distribution
system.membus.trans_dist::MessageReq               38                       # Transaction distribution
system.membus.trans_dist::MessageResp              38                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         20800                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         4559                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu0.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu1.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu2.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu3.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu4.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu5.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu6.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu7.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        41862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        41862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu0.interrupts.pio          862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu1.interrupts.pio          848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu2.interrupts.pio          852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu3.interrupts.pio          846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu4.interrupts.pio          848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu5.interrupts.pio          854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu6.interrupts.pio          856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu7.interrupts.pio          846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        56291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        63977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu1.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu4.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu5.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu6.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu7.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::total           14                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::system.cpu0.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::system.cpu1.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::total            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::system.cpu2.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::system.cpu3.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::system.cpu4.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::total            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu0.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu1.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu2.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu3.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu4.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu5.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu7.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::total           14                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 105915                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu0.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu1.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu2.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu3.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu4.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu5.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu6.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu7.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total           76                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1331200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1331200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          494                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu0.interrupts.pio         1724                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu1.interrupts.pio         1696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu2.interrupts.pio         1704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu3.interrupts.pio         1692                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu4.interrupts.pio         1696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu5.interrupts.pio         1708                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu6.interrupts.pio         1712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu7.interrupts.pio         1692                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1500032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1514150                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu1.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu4.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu5.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu6.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu7.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::total           28                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::system.cpu0.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::system.cpu1.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::system.cpu2.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::system.cpu3.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::system.cpu4.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::total           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu0.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu1.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu2.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu3.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu4.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu5.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu7.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::total           28                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2845502                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            16509                       # Total snoops (count)
system.membus.snoopTraffic                       8384                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             52822                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.089224                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.285070                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   48109     91.08%     91.08% # Request fanout histogram
system.membus.snoop_fanout::1                    4713      8.92%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               52822                       # Request fanout histogram
system.membus.reqLayer0.occupancy              790000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1069000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy             1058500                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy               11998                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy             1062000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer6.occupancy                8998                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             1056000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer8.occupancy                9996                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer9.occupancy             1057500                       # Layer occupancy (ticks)
system.membus.reqLayer9.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer10.occupancy              14993                       # Layer occupancy (ticks)
system.membus.reqLayer10.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer11.occupancy            1064000                       # Layer occupancy (ticks)
system.membus.reqLayer11.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer12.occupancy              11993                       # Layer occupancy (ticks)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer13.occupancy             861500                       # Layer occupancy (ticks)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer14.occupancy              12997                       # Layer occupancy (ticks)
system.membus.reqLayer14.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer15.occupancy            1055000                       # Layer occupancy (ticks)
system.membus.reqLayer15.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer16.occupancy               9990                       # Layer occupancy (ticks)
system.membus.reqLayer16.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer17.occupancy          187567354                       # Layer occupancy (ticks)
system.membus.reqLayer17.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              19000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5519778                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           86505057                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy               7000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy               2000                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer9.occupancy               3000                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer10.occupancy              7000                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages          325                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes      1331200                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs          325                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.rdAccesses               6285                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses               3528                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                    1                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses              30687                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::ON    134891000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 1674431524500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                   51791                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.committedInsts              23043                       # Number of instructions committed
system.switch_cpus0.committedOps                44141                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses        43460                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_func_calls               1240                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         3275                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts               43460                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_int_register_reads        85733                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        35214                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.num_cc_register_reads        22813                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes        15567                       # number of times the CC registers were written
system.switch_cpus0.num_mem_refs                 9808                       # number of memory refs
system.switch_cpus0.num_load_insts               6285                       # Number of load instructions
system.switch_cpus0.num_store_insts              3523                       # Number of store instructions
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles             51791                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.Branches                     4821                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          101      0.23%      0.23% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            34222     77.53%     77.76% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              10      0.02%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::MemRead            6285     14.24%     92.02% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite           3523      7.98%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total             44141                       # Class of executed instruction
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean    556863000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value    556863000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    556863000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED    556863000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 1674431524500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.committedInsts                  0                       # Number of instructions committed
system.switch_cpus1.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                   0                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.num_mem_refs                    0                       # number of memory refs
system.switch_cpus1.num_load_insts                  0                       # Number of load instructions
system.switch_cpus1.num_store_insts                 0                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus1.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus1.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus1.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus1.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus1.op_class::total                 0                       # Class of executed instruction
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean    838828500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value    838828500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    838828500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED    838828500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 1674431524500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.committedInsts                  0                       # Number of instructions committed
system.switch_cpus2.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                   0                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.num_mem_refs                    0                       # number of memory refs
system.switch_cpus2.num_load_insts                  0                       # Number of load instructions
system.switch_cpus2.num_store_insts                 0                       # Number of store instructions
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus2.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus2.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus2.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus2.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus2.op_class::total                 0                       # Class of executed instruction
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean    171045500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value    171045500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    171045500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED    171045500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 1674431524500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.committedInsts                  0                       # Number of instructions committed
system.switch_cpus3.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                   0                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.num_mem_refs                    0                       # number of memory refs
system.switch_cpus3.num_load_insts                  0                       # Number of load instructions
system.switch_cpus3.num_store_insts                 0                       # Number of store instructions
system.switch_cpus3.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus3.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus3.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus3.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus3.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus3.op_class::total                 0                       # Class of executed instruction
system.switch_cpus4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus4.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus4.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus4.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus4.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus4.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus4.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus4.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus4.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus4.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::mean    413983000                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::min_value    413983000                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::max_value    413983000                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateResidencyTicks::CLK_GATED    413983000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::OFF 1674431524500                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.committedInsts                  0                       # Number of instructions committed
system.switch_cpus4.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus4.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus4.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts                   0                       # number of integer instructions
system.switch_cpus4.num_fp_insts                    0                       # number of float instructions
system.switch_cpus4.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus4.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus4.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus4.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus4.num_mem_refs                    0                       # number of memory refs
system.switch_cpus4.num_load_insts                  0                       # Number of load instructions
system.switch_cpus4.num_store_insts                 0                       # Number of store instructions
system.switch_cpus4.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus4.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus4.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus4.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus4.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus4.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus4.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus4.op_class::total                 0                       # Class of executed instruction
system.switch_cpus5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus5.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus5.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus5.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus5.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus5.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus5.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus5.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus5.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus5.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::mean    362301000                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::min_value    362301000                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::max_value    362301000                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateResidencyTicks::CLK_GATED    362301000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::OFF 1674431524500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.committedInsts                  0                       # Number of instructions committed
system.switch_cpus5.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus5.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts                   0                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus5.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus5.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus5.num_mem_refs                    0                       # number of memory refs
system.switch_cpus5.num_load_insts                  0                       # Number of load instructions
system.switch_cpus5.num_store_insts                 0                       # Number of store instructions
system.switch_cpus5.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus5.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus5.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus5.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus5.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus5.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus5.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus5.op_class::total                 0                       # Class of executed instruction
system.switch_cpus6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus6.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus6.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus6.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus6.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus6.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus6.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus6.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus6.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus6.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::mean    147274500                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::min_value    147274500                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::max_value    147274500                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateResidencyTicks::CLK_GATED    147274500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::OFF 1674431524500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.committedInsts                  0                       # Number of instructions committed
system.switch_cpus6.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus6.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts                   0                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus6.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus6.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus6.num_mem_refs                    0                       # number of memory refs
system.switch_cpus6.num_load_insts                  0                       # Number of load instructions
system.switch_cpus6.num_store_insts                 0                       # Number of store instructions
system.switch_cpus6.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus6.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus6.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus6.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus6.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus6.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus6.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus6.op_class::total                 0                       # Class of executed instruction
system.switch_cpus7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus7.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus7.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus7.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus7.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus7.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus7.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus7.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus7.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus7.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::mean    101632500                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::min_value    101632500                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::max_value    101632500                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateResidencyTicks::CLK_GATED    101632500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::OFF 1674431524500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.committedInsts                  0                       # Number of instructions committed
system.switch_cpus7.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus7.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                   0                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus7.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus7.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus7.num_mem_refs                    0                       # number of memory refs
system.switch_cpus7.num_load_insts                  0                       # Number of load instructions
system.switch_cpus7.num_store_insts                 0                       # Number of store instructions
system.switch_cpus7.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus7.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus7.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus7.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus7.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus7.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus7.op_class::total                 0                       # Class of executed instruction
system.switch_cpus_10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.dtb.rdAccesses           684897                       # TLB accesses on read requests
system.switch_cpus_10.dtb.wrAccesses           421561                       # TLB accesses on write requests
system.switch_cpus_10.dtb.rdMisses                115                       # TLB misses on read requests
system.switch_cpus_10.dtb.wrMisses                 28                       # TLB misses on write requests
system.switch_cpus_10.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_10.itb.wrAccesses          3036830                       # TLB accesses on write requests
system.switch_cpus_10.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_10.itb.wrMisses                 80                       # TLB misses on write requests
system.switch_cpus_10.numPwrStateTransitions          845                       # Number of power state transitions
system.switch_cpus_10.pwrStateClkGateDist::samples          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::mean 3947220265.957447                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::stdev 360565510.231860                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::1000-5e+10          423    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::min_value     49132000                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::max_value   3990683500                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::total          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateResidencyTicks::ON   4589321500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.pwrStateResidencyTicks::CLK_GATED 1669674172500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.pwrStateResidencyTicks::OFF 4800365615500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.numCycles            3341155549                       # number of cpu cycles simulated
system.switch_cpus_10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_10.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_10.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_10.committedInsts          2279219                       # Number of instructions committed
system.switch_cpus_10.committedOps            4813158                       # Number of ops (including micro ops) committed
system.switch_cpus_10.num_int_alu_accesses      4704458                       # Number of integer alu accesses
system.switch_cpus_10.num_fp_alu_accesses         4795                       # Number of float alu accesses
system.switch_cpus_10.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_10.num_func_calls           129559                       # number of times a function call or return occured
system.switch_cpus_10.num_conditional_control_insts       341472                       # number of instructions that are conditional controls
system.switch_cpus_10.num_int_insts           4704458                       # number of integer instructions
system.switch_cpus_10.num_fp_insts               4795                       # number of float instructions
system.switch_cpus_10.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_10.num_int_register_reads      9603650                       # number of times the integer registers were read
system.switch_cpus_10.num_int_register_writes      3930270                       # number of times the integer registers were written
system.switch_cpus_10.num_fp_register_reads         8077                       # number of times the floating registers were read
system.switch_cpus_10.num_fp_register_writes         3643                       # number of times the floating registers were written
system.switch_cpus_10.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_10.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_10.num_cc_register_reads      2778409                       # number of times the CC registers were read
system.switch_cpus_10.num_cc_register_writes      1498565                       # number of times the CC registers were written
system.switch_cpus_10.num_mem_refs            1106382                       # number of memory refs
system.switch_cpus_10.num_load_insts           684806                       # Number of load instructions
system.switch_cpus_10.num_store_insts          421576                       # Number of store instructions
system.switch_cpus_10.num_idle_cycles    3331662888.352499                       # Number of idle cycles
system.switch_cpus_10.num_busy_cycles    9492660.647500                       # Number of busy cycles
system.switch_cpus_10.not_idle_fraction      0.002841                       # Percentage of non-idle cycles
system.switch_cpus_10.idle_fraction          0.997159                       # Percentage of idle cycles
system.switch_cpus_10.Branches                 512218                       # Number of branches fetched
system.switch_cpus_10.op_class::No_OpClass        83245      1.73%      1.73% # Class of executed instruction
system.switch_cpus_10.op_class::IntAlu        3569048     74.15%     75.88% # Class of executed instruction
system.switch_cpus_10.op_class::IntMult          8481      0.18%     76.06% # Class of executed instruction
system.switch_cpus_10.op_class::IntDiv          43372      0.90%     76.96% # Class of executed instruction
system.switch_cpus_10.op_class::FloatAdd         3494      0.07%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::FloatCmp            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::FloatCvt            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMult            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMultAcc            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::FloatDiv            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMisc            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::FloatSqrt            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAdd             0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAddAcc            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAlu             0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdCmp             0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdCvt             0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMisc            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMult            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMultAcc            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdShift            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdShiftAcc            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdSqrt            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatAdd            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatAlu            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatCmp            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatCvt            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatDiv            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMisc            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMult            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMultAcc            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatSqrt            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::MemRead        683319     14.20%     91.23% # Class of executed instruction
system.switch_cpus_10.op_class::MemWrite       421576      8.76%     99.99% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMemRead          642      0.01%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::total         4813177                       # Class of executed instruction
system.switch_cpus_11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.dtb.rdAccesses           551455                       # TLB accesses on read requests
system.switch_cpus_11.dtb.wrAccesses           322052                       # TLB accesses on write requests
system.switch_cpus_11.dtb.rdMisses                 76                       # TLB misses on read requests
system.switch_cpus_11.dtb.wrMisses                 22                       # TLB misses on write requests
system.switch_cpus_11.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_11.itb.wrAccesses          2409667                       # TLB accesses on write requests
system.switch_cpus_11.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_11.itb.wrMisses                 54                       # TLB misses on write requests
system.switch_cpus_11.numPwrStateTransitions          848                       # Number of power state transitions
system.switch_cpus_11.pwrStateClkGateDist::samples          424                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::mean 3935055830.193396                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::stdev 424855262.802174                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::1000-5e+10          424    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::min_value     56714501                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::max_value   3995969500                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::total          424                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateResidencyTicks::ON   3723061498                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::CLK_GATED 1668463672002                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::OFF 4802442376000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.numCycles            3347971982                       # number of cpu cycles simulated
system.switch_cpus_11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_11.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_11.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_11.committedInsts          1806322                       # Number of instructions committed
system.switch_cpus_11.committedOps            3796578                       # Number of ops (including micro ops) committed
system.switch_cpus_11.num_int_alu_accesses      3713038                       # Number of integer alu accesses
system.switch_cpus_11.num_fp_alu_accesses          165                       # Number of float alu accesses
system.switch_cpus_11.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_11.num_func_calls            98439                       # number of times a function call or return occured
system.switch_cpus_11.num_conditional_control_insts       275770                       # number of instructions that are conditional controls
system.switch_cpus_11.num_int_insts           3713038                       # number of integer instructions
system.switch_cpus_11.num_fp_insts                165                       # number of float instructions
system.switch_cpus_11.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_11.num_int_register_reads      7565061                       # number of times the integer registers were read
system.switch_cpus_11.num_int_register_writes      3119857                       # number of times the integer registers were written
system.switch_cpus_11.num_fp_register_reads          262                       # number of times the floating registers were read
system.switch_cpus_11.num_fp_register_writes          126                       # number of times the floating registers were written
system.switch_cpus_11.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_11.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_11.num_cc_register_reads      2201602                       # number of times the CC registers were read
system.switch_cpus_11.num_cc_register_writes      1176841                       # number of times the CC registers were written
system.switch_cpus_11.num_mem_refs             873476                       # number of memory refs
system.switch_cpus_11.num_load_insts           551402                       # Number of load instructions
system.switch_cpus_11.num_store_insts          322074                       # Number of store instructions
system.switch_cpus_11.num_idle_cycles    3340527953.979578                       # Number of idle cycles
system.switch_cpus_11.num_busy_cycles    7444028.020421                       # Number of busy cycles
system.switch_cpus_11.not_idle_fraction      0.002223                       # Percentage of non-idle cycles
system.switch_cpus_11.idle_fraction          0.997777                       # Percentage of idle cycles
system.switch_cpus_11.Branches                 407663                       # Number of branches fetched
system.switch_cpus_11.op_class::No_OpClass        66921      1.76%      1.76% # Class of executed instruction
system.switch_cpus_11.op_class::IntAlu        2811105     74.04%     75.81% # Class of executed instruction
system.switch_cpus_11.op_class::IntMult          7940      0.21%     76.01% # Class of executed instruction
system.switch_cpus_11.op_class::IntDiv          37884      1.00%     77.01% # Class of executed instruction
system.switch_cpus_11.op_class::FloatAdd          112      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::FloatCmp            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::FloatCvt            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMult            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMultAcc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::FloatDiv            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMisc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::FloatSqrt            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAdd             0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAddAcc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAlu             0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdCmp             0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdCvt             0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMisc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMult            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMultAcc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdShift            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdShiftAcc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdSqrt            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatAdd            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatAlu            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatCmp            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatCvt            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatDiv            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMisc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMult            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMultAcc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatSqrt            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::MemRead        550521     14.50%     91.52% # Class of executed instruction
system.switch_cpus_11.op_class::MemWrite       322074      8.48%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMemRead           33      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::total         3796590                       # Class of executed instruction
system.switch_cpus_12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.dtb.rdAccesses           590322                       # TLB accesses on read requests
system.switch_cpus_12.dtb.wrAccesses           345436                       # TLB accesses on write requests
system.switch_cpus_12.dtb.rdMisses                 52                       # TLB misses on read requests
system.switch_cpus_12.dtb.wrMisses                  7                       # TLB misses on write requests
system.switch_cpus_12.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_12.itb.wrAccesses          2612543                       # TLB accesses on write requests
system.switch_cpus_12.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_12.itb.wrMisses                 11                       # TLB misses on write requests
system.switch_cpus_12.numPwrStateTransitions          846                       # Number of power state transitions
system.switch_cpus_12.pwrStateClkGateDist::samples          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::mean 3945878153.669031                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::stdev 353486619.596624                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::1000-5e+10          423    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::min_value    356799000                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::max_value   3991549000                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::total          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateResidencyTicks::ON   3970890498                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.pwrStateResidencyTicks::CLK_GATED 1669106459002                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.pwrStateResidencyTicks::OFF 4801551760000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.numCycles            3346190594                       # number of cpu cycles simulated
system.switch_cpus_12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_12.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_12.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_12.committedInsts          1956819                       # Number of instructions committed
system.switch_cpus_12.committedOps            4100383                       # Number of ops (including micro ops) committed
system.switch_cpus_12.num_int_alu_accesses      4008376                       # Number of integer alu accesses
system.switch_cpus_12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_12.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_12.num_func_calls           104004                       # number of times a function call or return occured
system.switch_cpus_12.num_conditional_control_insts       301983                       # number of instructions that are conditional controls
system.switch_cpus_12.num_int_insts           4008376                       # number of integer instructions
system.switch_cpus_12.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_12.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_12.num_int_register_reads      8179703                       # number of times the integer registers were read
system.switch_cpus_12.num_int_register_writes      3375979                       # number of times the integer registers were written
system.switch_cpus_12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_12.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_12.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_12.num_cc_register_reads      2419143                       # number of times the CC registers were read
system.switch_cpus_12.num_cc_register_writes      1283372                       # number of times the CC registers were written
system.switch_cpus_12.num_mem_refs             935746                       # number of memory refs
system.switch_cpus_12.num_load_insts           590286                       # Number of load instructions
system.switch_cpus_12.num_store_insts          345460                       # Number of store instructions
system.switch_cpus_12.num_idle_cycles    3338255271.905274                       # Number of idle cycles
system.switch_cpus_12.num_busy_cycles    7935322.094726                       # Number of busy cycles
system.switch_cpus_12.not_idle_fraction      0.002371                       # Percentage of non-idle cycles
system.switch_cpus_12.idle_fraction          0.997629                       # Percentage of idle cycles
system.switch_cpus_12.Branches                 441691                       # Number of branches fetched
system.switch_cpus_12.op_class::No_OpClass        76268      1.86%      1.86% # Class of executed instruction
system.switch_cpus_12.op_class::IntAlu        3037947     74.09%     75.95% # Class of executed instruction
system.switch_cpus_12.op_class::IntMult          8107      0.20%     76.15% # Class of executed instruction
system.switch_cpus_12.op_class::IntDiv          43163      1.05%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::FloatAdd            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::FloatCmp            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::FloatCvt            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMult            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMultAcc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::FloatDiv            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMisc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::FloatSqrt            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAdd             0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAddAcc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAlu             0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdCmp             0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdCvt             0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMisc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMult            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMultAcc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdShift            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdShiftAcc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdSqrt            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatAdd            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatAlu            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatCmp            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatCvt            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatDiv            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMisc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMult            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMultAcc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatSqrt            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::MemRead        589440     14.38%     91.57% # Class of executed instruction
system.switch_cpus_12.op_class::MemWrite       345460      8.43%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::total         4100385                       # Class of executed instruction
system.switch_cpus_13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.dtb.rdAccesses           588180                       # TLB accesses on read requests
system.switch_cpus_13.dtb.wrAccesses           342850                       # TLB accesses on write requests
system.switch_cpus_13.dtb.rdMisses                 50                       # TLB misses on read requests
system.switch_cpus_13.dtb.wrMisses                  9                       # TLB misses on write requests
system.switch_cpus_13.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_13.itb.wrAccesses          2591627                       # TLB accesses on write requests
system.switch_cpus_13.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_13.itb.wrMisses                  8                       # TLB misses on write requests
system.switch_cpus_13.numPwrStateTransitions          846                       # Number of power state transitions
system.switch_cpus_13.pwrStateClkGateDist::samples          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::mean 3948034770.695035                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::stdev 358267913.298626                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::1000-5e+10          423    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::min_value    202161500                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::max_value   3991556000                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::total          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateResidencyTicks::ON   3944537496                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.pwrStateResidencyTicks::CLK_GATED 1670018708004                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.pwrStateResidencyTicks::OFF 4800665864000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.numCycles            3344419002                       # number of cpu cycles simulated
system.switch_cpus_13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_13.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_13.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_13.committedInsts          1940795                       # Number of instructions committed
system.switch_cpus_13.committedOps            4079254                       # Number of ops (including micro ops) committed
system.switch_cpus_13.num_int_alu_accesses      3987450                       # Number of integer alu accesses
system.switch_cpus_13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_13.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_13.num_func_calls           103953                       # number of times a function call or return occured
system.switch_cpus_13.num_conditional_control_insts       301400                       # number of instructions that are conditional controls
system.switch_cpus_13.num_int_insts           3987450                       # number of integer instructions
system.switch_cpus_13.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_13.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_13.num_int_register_reads      8129912                       # number of times the integer registers were read
system.switch_cpus_13.num_int_register_writes      3358213                       # number of times the integer registers were written
system.switch_cpus_13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_13.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_13.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_13.num_cc_register_reads      2412165                       # number of times the CC registers were read
system.switch_cpus_13.num_cc_register_writes      1269690                       # number of times the CC registers were written
system.switch_cpus_13.num_mem_refs             931021                       # number of memory refs
system.switch_cpus_13.num_load_insts           588148                       # Number of load instructions
system.switch_cpus_13.num_store_insts          342873                       # Number of store instructions
system.switch_cpus_13.num_idle_cycles    3336540516.403744                       # Number of idle cycles
system.switch_cpus_13.num_busy_cycles    7878485.596256                       # Number of busy cycles
system.switch_cpus_13.not_idle_fraction      0.002356                       # Percentage of non-idle cycles
system.switch_cpus_13.idle_fraction          0.997644                       # Percentage of idle cycles
system.switch_cpus_13.Branches                 440952                       # Number of branches fetched
system.switch_cpus_13.op_class::No_OpClass        76162      1.87%      1.87% # Class of executed instruction
system.switch_cpus_13.op_class::IntAlu        3021677     74.07%     75.94% # Class of executed instruction
system.switch_cpus_13.op_class::IntMult          8103      0.20%     76.14% # Class of executed instruction
system.switch_cpus_13.op_class::IntDiv          43141      1.06%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::FloatAdd            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::FloatCmp            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::FloatCvt            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMult            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMultAcc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::FloatDiv            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMisc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::FloatSqrt            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAdd             0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAddAcc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAlu             0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdCmp             0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdCvt             0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMisc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMult            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMultAcc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdShift            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdShiftAcc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdSqrt            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatAdd            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatAlu            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatCmp            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatCvt            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatDiv            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMisc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMult            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMultAcc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatSqrt            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::MemRead        587302     14.40%     91.59% # Class of executed instruction
system.switch_cpus_13.op_class::MemWrite       342873      8.41%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::total         4079258                       # Class of executed instruction
system.switch_cpus_14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.dtb.rdAccesses           588960                       # TLB accesses on read requests
system.switch_cpus_14.dtb.wrAccesses           342909                       # TLB accesses on write requests
system.switch_cpus_14.dtb.rdMisses                 53                       # TLB misses on read requests
system.switch_cpus_14.dtb.wrMisses                  2                       # TLB misses on write requests
system.switch_cpus_14.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_14.itb.wrAccesses          2596319                       # TLB accesses on write requests
system.switch_cpus_14.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_14.itb.wrMisses                  7                       # TLB misses on write requests
system.switch_cpus_14.numPwrStateTransitions          848                       # Number of power state transitions
system.switch_cpus_14.pwrStateClkGateDist::samples          424                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::mean 3934236179.261793                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::stdev 441057705.920769                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::1000-5e+10          424    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::min_value     30939004                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::max_value   3991538000                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::total          424                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateResidencyTicks::ON   3967263493                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.pwrStateResidencyTicks::CLK_GATED 1668116140007                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.pwrStateResidencyTicks::OFF 4802545706000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.numCycles            3342644116                       # number of cpu cycles simulated
system.switch_cpus_14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_14.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_14.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_14.committedInsts          1944476                       # Number of instructions committed
system.switch_cpus_14.committedOps            4092179                       # Number of ops (including micro ops) committed
system.switch_cpus_14.num_int_alu_accesses      3998848                       # Number of integer alu accesses
system.switch_cpus_14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_14.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_14.num_func_calls           104600                       # number of times a function call or return occured
system.switch_cpus_14.num_conditional_control_insts       302597                       # number of instructions that are conditional controls
system.switch_cpus_14.num_int_insts           3998848                       # number of integer instructions
system.switch_cpus_14.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_14.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_14.num_int_register_reads      8149888                       # number of times the integer registers were read
system.switch_cpus_14.num_int_register_writes      3368071                       # number of times the integer registers were written
system.switch_cpus_14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_14.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_14.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_14.num_cc_register_reads      2420615                       # number of times the CC registers were read
system.switch_cpus_14.num_cc_register_writes      1272291                       # number of times the CC registers were written
system.switch_cpus_14.num_mem_refs             931903                       # number of memory refs
system.switch_cpus_14.num_load_insts           588938                       # Number of load instructions
system.switch_cpus_14.num_store_insts          342965                       # Number of store instructions
system.switch_cpus_14.num_idle_cycles    3334724444.627344                       # Number of idle cycles
system.switch_cpus_14.num_busy_cycles    7919671.372656                       # Number of busy cycles
system.switch_cpus_14.not_idle_fraction      0.002369                       # Percentage of non-idle cycles
system.switch_cpus_14.idle_fraction          0.997631                       # Percentage of idle cycles
system.switch_cpus_14.Branches                 442957                       # Number of branches fetched
system.switch_cpus_14.op_class::No_OpClass        76597      1.87%      1.87% # Class of executed instruction
system.switch_cpus_14.op_class::IntAlu        3033281     74.12%     76.00% # Class of executed instruction
system.switch_cpus_14.op_class::IntMult          7954      0.19%     76.19% # Class of executed instruction
system.switch_cpus_14.op_class::IntDiv          43295      1.06%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::FloatAdd            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::FloatCmp            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::FloatCvt            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMult            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMultAcc            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::FloatDiv            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMisc            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::FloatSqrt            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAdd             0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAddAcc            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAlu             0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdCmp             0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdCvt             0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMisc            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMult            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMultAcc            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdShift            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdShiftAcc            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdSqrt            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatAdd            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatAlu            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatCmp            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatCvt            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatDiv            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMisc            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMult            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMultAcc            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatSqrt            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::MemRead        588090     14.37%     91.62% # Class of executed instruction
system.switch_cpus_14.op_class::MemWrite       342965      8.38%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::total         4092182                       # Class of executed instruction
system.switch_cpus_15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.dtb.rdAccesses           538408                       # TLB accesses on read requests
system.switch_cpus_15.dtb.wrAccesses           312434                       # TLB accesses on write requests
system.switch_cpus_15.dtb.rdMisses                 52                       # TLB misses on read requests
system.switch_cpus_15.dtb.wrMisses                  4                       # TLB misses on write requests
system.switch_cpus_15.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_15.itb.wrAccesses          2342204                       # TLB accesses on write requests
system.switch_cpus_15.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_15.itb.wrMisses                  8                       # TLB misses on write requests
system.switch_cpus_15.numPwrStateTransitions          847                       # Number of power state transitions
system.switch_cpus_15.pwrStateClkGateDist::samples          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::mean 3944314189.141844                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::stdev 385565093.237907                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::1000-5e+10          423    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::min_value     43793500                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::max_value   3995959500                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::total          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateResidencyTicks::ON   3589625493                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.pwrStateResidencyTicks::CLK_GATED 1668444902007                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.pwrStateResidencyTicks::OFF 4802594582000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.numCycles            3348863048                       # number of cpu cycles simulated
system.switch_cpus_15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_15.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_15.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_15.committedInsts          1754685                       # Number of instructions committed
system.switch_cpus_15.committedOps            3702503                       # Number of ops (including micro ops) committed
system.switch_cpus_15.num_int_alu_accesses      3620773                       # Number of integer alu accesses
system.switch_cpus_15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_15.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_15.num_func_calls            96104                       # number of times a function call or return occured
system.switch_cpus_15.num_conditional_control_insts       269504                       # number of instructions that are conditional controls
system.switch_cpus_15.num_int_insts           3620773                       # number of integer instructions
system.switch_cpus_15.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_15.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_15.num_int_register_reads      7374706                       # number of times the integer registers were read
system.switch_cpus_15.num_int_register_writes      3046383                       # number of times the integer registers were written
system.switch_cpus_15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_15.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_15.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_15.num_cc_register_reads      2158410                       # number of times the CC registers were read
system.switch_cpus_15.num_cc_register_writes      1145889                       # number of times the CC registers were written
system.switch_cpus_15.num_mem_refs             850839                       # number of memory refs
system.switch_cpus_15.num_load_insts           538377                       # Number of load instructions
system.switch_cpus_15.num_store_insts          312462                       # Number of store instructions
system.switch_cpus_15.num_idle_cycles    3341683906.675782                       # Number of idle cycles
system.switch_cpus_15.num_busy_cycles    7179141.324218                       # Number of busy cycles
system.switch_cpus_15.not_idle_fraction      0.002144                       # Percentage of non-idle cycles
system.switch_cpus_15.idle_fraction          0.997856                       # Percentage of idle cycles
system.switch_cpus_15.Branches                 398219                       # Number of branches fetched
system.switch_cpus_15.op_class::No_OpClass        66584      1.80%      1.80% # Class of executed instruction
system.switch_cpus_15.op_class::IntAlu        2740263     74.01%     75.81% # Class of executed instruction
system.switch_cpus_15.op_class::IntMult          7606      0.21%     76.01% # Class of executed instruction
system.switch_cpus_15.op_class::IntDiv          38059      1.03%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::FloatAdd            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::FloatCmp            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::FloatCvt            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMult            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMultAcc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::FloatDiv            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMisc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::FloatSqrt            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAdd             0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAddAcc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAlu             0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdCmp             0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdCvt             0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMisc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMult            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMultAcc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdShift            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdShiftAcc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdSqrt            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatAdd            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatAlu            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatCmp            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatCvt            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatDiv            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMisc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMult            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMultAcc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatSqrt            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::MemRead        537531     14.52%     91.56% # Class of executed instruction
system.switch_cpus_15.op_class::MemWrite       312462      8.44%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::total         3702505                       # Class of executed instruction
system.switch_cpus_16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.dtb.rdAccesses        333344726                       # TLB accesses on read requests
system.switch_cpus_16.dtb.wrAccesses           114270                       # TLB accesses on write requests
system.switch_cpus_16.dtb.rdMisses                 57                       # TLB misses on read requests
system.switch_cpus_16.dtb.wrMisses                  4                       # TLB misses on write requests
system.switch_cpus_16.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_16.itb.wrAccesses       1333322373                       # TLB accesses on write requests
system.switch_cpus_16.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_16.itb.wrMisses                 18                       # TLB misses on write requests
system.switch_cpus_16.numPwrStateTransitions           13                       # Number of power state transitions
system.switch_cpus_16.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::mean 1221572833.833333                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::stdev 799741031.748971                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::min_value    150191503                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::max_value   2223387500                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::total            6                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateResidencyTicks::ON 1666991464497                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.pwrStateResidencyTicks::CLK_GATED   7329437003                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.pwrStateResidencyTicks::OFF 4800308208000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.numCycles            3348863049                       # number of cpu cycles simulated
system.switch_cpus_16.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_16.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_16.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_16.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_16.committedInsts       1000000001                       # Number of instructions committed
system.switch_cpus_16.committedOps         2333207963                       # Number of ops (including micro ops) committed
system.switch_cpus_16.num_int_alu_accesses   2000059193                       # Number of integer alu accesses
system.switch_cpus_16.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_16.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_16.num_func_calls            38121                       # number of times a function call or return occured
system.switch_cpus_16.num_conditional_control_insts    333209088                       # number of instructions that are conditional controls
system.switch_cpus_16.num_int_insts        2000059193                       # number of integer instructions
system.switch_cpus_16.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_16.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_16.num_int_register_reads   4000143410                       # number of times the integer registers were read
system.switch_cpus_16.num_int_register_writes   1666702122                       # number of times the integer registers were written
system.switch_cpus_16.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_16.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_16.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_16.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_16.num_cc_register_reads   1666235206                       # number of times the CC registers were read
system.switch_cpus_16.num_cc_register_writes    666645411                       # number of times the CC registers were written
system.switch_cpus_16.num_mem_refs          333458981                       # number of memory refs
system.switch_cpus_16.num_load_insts        333344684                       # Number of load instructions
system.switch_cpus_16.num_store_insts          114297                       # Number of store instructions
system.switch_cpus_16.num_idle_cycles    14931045.933743                       # Number of idle cycles
system.switch_cpus_16.num_busy_cycles    3333932003.066257                       # Number of busy cycles
system.switch_cpus_16.not_idle_fraction      0.995541                       # Percentage of non-idle cycles
system.switch_cpus_16.idle_fraction          0.004459                       # Percentage of idle cycles
system.switch_cpus_16.Branches              333257383                       # Number of branches fetched
system.switch_cpus_16.op_class::No_OpClass         9190      0.00%      0.00% # Class of executed instruction
system.switch_cpus_16.op_class::IntAlu     1999733379     85.71%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::IntMult          5692      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::IntDiv            735      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatAdd            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatCmp            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatCvt            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMult            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMultAcc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatDiv            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMisc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatSqrt            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAdd             0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAddAcc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAlu             0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdCmp             0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdCvt             0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMisc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMult            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMultAcc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdShift            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdShiftAcc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdSqrt            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatAdd            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatAlu            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatCmp            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatCvt            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatDiv            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMisc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMult            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMultAcc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatSqrt            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::MemRead     333344672     14.29%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::MemWrite       114297      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::total      2333207965                       # Class of executed instruction
system.switch_cpus_17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.dtb.rdAccesses           574927                       # TLB accesses on read requests
system.switch_cpus_17.dtb.wrAccesses           334187                       # TLB accesses on write requests
system.switch_cpus_17.dtb.rdMisses                 51                       # TLB misses on read requests
system.switch_cpus_17.dtb.wrMisses                  4                       # TLB misses on write requests
system.switch_cpus_17.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_17.itb.wrAccesses          2522710                       # TLB accesses on write requests
system.switch_cpus_17.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_17.itb.wrMisses                  7                       # TLB misses on write requests
system.switch_cpus_17.numPwrStateTransitions          846                       # Number of power state transitions
system.switch_cpus_17.pwrStateClkGateDist::samples          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::mean 3947192423.191489                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::stdev 347713534.090582                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::1000-5e+10          423    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::min_value    114105504                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::max_value   3991542000                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::total          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateResidencyTicks::ON   3842266490                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.pwrStateResidencyTicks::CLK_GATED 1669662395010                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.pwrStateResidencyTicks::OFF 4801124448000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.numCycles            3345336056                       # number of cpu cycles simulated
system.switch_cpus_17.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_17.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_17.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_17.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_17.committedInsts          1888305                       # Number of instructions committed
system.switch_cpus_17.committedOps            3989019                       # Number of ops (including micro ops) committed
system.switch_cpus_17.num_int_alu_accesses      3898503                       # Number of integer alu accesses
system.switch_cpus_17.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_17.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_17.num_func_calls           101787                       # number of times a function call or return occured
system.switch_cpus_17.num_conditional_control_insts       295571                       # number of instructions that are conditional controls
system.switch_cpus_17.num_int_insts           3898503                       # number of integer instructions
system.switch_cpus_17.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_17.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_17.num_int_register_reads      7943229                       # number of times the integer registers were read
system.switch_cpus_17.num_int_register_writes      3286200                       # number of times the integer registers were written
system.switch_cpus_17.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_17.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_17.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_17.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_17.num_cc_register_reads      2369104                       # number of times the CC registers were read
system.switch_cpus_17.num_cc_register_writes      1235428                       # number of times the CC registers were written
system.switch_cpus_17.num_mem_refs             909089                       # number of memory refs
system.switch_cpus_17.num_load_insts           574889                       # Number of load instructions
system.switch_cpus_17.num_store_insts          334200                       # Number of store instructions
system.switch_cpus_17.num_idle_cycles    3337659733.558394                       # Number of idle cycles
system.switch_cpus_17.num_busy_cycles    7676322.441605                       # Number of busy cycles
system.switch_cpus_17.not_idle_fraction      0.002295                       # Percentage of non-idle cycles
system.switch_cpus_17.idle_fraction          0.997705                       # Percentage of idle cycles
system.switch_cpus_17.Branches                 432741                       # Number of branches fetched
system.switch_cpus_17.op_class::No_OpClass        75899      1.90%      1.90% # Class of executed instruction
system.switch_cpus_17.op_class::IntAlu        2953776     74.05%     75.95% # Class of executed instruction
system.switch_cpus_17.op_class::IntMult          7709      0.19%     76.14% # Class of executed instruction
system.switch_cpus_17.op_class::IntDiv          43393      1.09%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatAdd            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatCmp            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatCvt            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMult            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMultAcc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatDiv            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMisc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatSqrt            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAdd             0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAddAcc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAlu             0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdCmp             0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdCvt             0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMisc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMult            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMultAcc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdShift            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdShiftAcc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdSqrt            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatAdd            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatAlu            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatCmp            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatCvt            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatDiv            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMisc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMult            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMultAcc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatSqrt            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::MemRead        574043     14.39%     91.62% # Class of executed instruction
system.switch_cpus_17.op_class::MemWrite       334200      8.38%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::total         3989020                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       504900                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       135170                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       310020                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          49606                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        43616                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         5990                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6474629109500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                158                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            259201                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3685                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3685                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        49206                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        99740                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           76879                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            69430                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           23429                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          23429                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10220                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10220                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         99740                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       159335                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4582                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          127                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        60936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        66731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side          719                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side          829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        36339                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        50568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side          411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side          506                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        36657                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        53385                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side           63                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          248                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        35757                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        54537                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side           43                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side          276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        39411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        53170                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb_walker_cache.mem_side::system.l2.cpu_side           35                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb_walker_cache.mem_side::system.l2.cpu_side          251                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        34062                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side        47539                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb_walker_cache.mem_side::system.l2.cpu_side           38                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb_walker_cache.mem_side::system.l2.cpu_side          233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        21945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        12832                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb_walker_cache.mem_side::system.l2.cpu_side          138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb_walker_cache.mem_side::system.l2.cpu_side          281                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side        34113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side        49313                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb_walker_cache.mem_side::system.l2.cpu_side           30                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb_walker_cache.mem_side::system.l2.cpu_side          229                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                691625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2599936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1352644                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side         9536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side        14080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1550464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       953000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side         8064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1564032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       919964                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         4544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1525632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       942864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side         5056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      1681536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       901570                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb_walker_cache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb_walker_cache.mem_side::system.l2.cpu_side         4608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      1453312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       822566                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb_walker_cache.mem_side::system.l2.cpu_side          192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb_walker_cache.mem_side::system.l2.cpu_side         4224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       936320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side       180714                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb_walker_cache.mem_side::system.l2.cpu_side         1472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb_walker_cache.mem_side::system.l2.cpu_side         5120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      1455488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side       846588                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb_walker_cache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb_walker_cache.mem_side::system.l2.cpu_side         4608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               19753062                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          201671                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7032896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           384101                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.382949                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.689413                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 104854     27.30%     27.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 129273     33.66%     60.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  36374      9.47%     70.42% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   8269      2.15%     72.58% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   6313      1.64%     74.22% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   4607      1.20%     75.42% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  26215      6.83%     82.25% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  65824     17.14%     99.38% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1834      0.48%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::9                     21      0.01%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::10                    92      0.02%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::11                    19      0.00%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::12                    40      0.01%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::13                    64      0.02%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::14                    77      0.02%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::15                    76      0.02%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::16                    15      0.00%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::17                    52      0.01%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::18                    82      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             18                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             384101                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          396953998                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           223976                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          30153000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          40451497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            409500                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy            501000                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          18170997                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          34376499                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy            291000                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy            318000                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          18328500                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          37222500                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy            46500                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           147000                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy         17878500                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy         37965000                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy            33000                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy           163500                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy         19705999                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy         37184495                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy            27000                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy           148999                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy         17031499                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy         33033497                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy            33000                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy           138499                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy         10973997                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy         10198997                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy            90000                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy           162000                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy         17057498                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy         34516499                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy            27000                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy           132000                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
