{"vcs1":{"timestamp_begin":1684315451.778119226, "rt":1.29, "ut":0.38, "st":0.20}}
{"vcselab":{"timestamp_begin":1684315453.152443157, "rt":1.19, "ut":0.43, "st":0.17}}
{"link":{"timestamp_begin":1684315454.423449718, "rt":0.49, "ut":0.26, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684315451.170496624}
{"VCS_COMP_START_TIME": 1684315451.170496624}
{"VCS_COMP_END_TIME": 1684315456.418885013}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330636}}
{"stitch_vcselab": {"peak_mem": 211968}}
