# Module Specifications

Quick reference for Hack Computer modules. For detailed specifications, see the [Nand2Tetris course materials](https://www.nand2tetris.org/).

## üîå Logic Gates

| Module | Status | Built From | Reference |
|--------|--------|------------|-----------|
| NAND | ‚úÖ Implemented | Primitive | [Project 1](https://www.nand2tetris.org/project01) |
| NOT | ‚è≥ Planned | NAND | [Project 1](https://www.nand2tetris.org/project01) |
| AND | ‚è≥ Planned | NAND, NOT | [Project 1](https://www.nand2tetris.org/project01) |
| OR | ‚è≥ Planned | NAND, NOT | [Project 1](https://www.nand2tetris.org/project01) |
| XOR | ‚è≥ Planned | AND, OR, NOT | [Project 1](https://www.nand2tetris.org/project01) |
| MUX | ‚è≥ Planned | AND, OR, NOT | [Project 1](https://www.nand2tetris.org/project01) |
| DMUX | ‚è≥ Planned | AND, NOT | [Project 1](https://www.nand2tetris.org/project01) |

## üî¢ Multi-Bit Variants

| Module | Status | Built From | Reference |
|--------|--------|------------|-----------|
| NOT16 | ‚è≥ Planned | NOT √ó 16 | [Project 1](https://www.nand2tetris.org/project01) |
| AND16 | ‚è≥ Planned | AND √ó 16 | [Project 1](https://www.nand2tetris.org/project01) |
| OR16 | ‚è≥ Planned | OR √ó 16 | [Project 1](https://www.nand2tetris.org/project01) |
| MUX16 | ‚è≥ Planned | MUX √ó 16 | [Project 1](https://www.nand2tetris.org/project01) |

## ‚ûï Arithmetic Units

| Module | Status | Built From | Reference |
|--------|--------|------------|-----------|
| Half Adder | ‚è≥ Planned | XOR, AND | [Project 2](https://www.nand2tetris.org/project02) |
| Full Adder | ‚è≥ Planned | Half Adder, OR | [Project 2](https://www.nand2tetris.org/project02) |
| Add16 | ‚è≥ Planned | Half Adder, Full Adder √ó 15 | [Project 2](https://www.nand2tetris.org/project02) |
| Inc16 | ‚è≥ Planned | Add16 | [Project 2](https://www.nand2tetris.org/project02) |
| ALU | ‚è≥ Planned | Add16, AND16, NOT16, MUX16 | [Project 2](https://www.nand2tetris.org/project02) |

## üîÑ Sequential Logic

| Module | Status | Built From | Reference |
|--------|--------|------------|-----------|
| DFF | ‚è≥ Planned | Primitive (clocked) | [Project 3](https://www.nand2tetris.org/project03) |
| Bit | ‚è≥ Planned | DFF, MUX | [Project 3](https://www.nand2tetris.org/project03) |
| Register | ‚è≥ Planned | Bit √ó 16 | [Project 3](https://www.nand2tetris.org/project03) |
| RAM8 | ‚è≥ Planned | Register √ó 8, MUX, DMUX | [Project 3](https://www.nand2tetris.org/project03) |
| RAM64 | ‚è≥ Planned | RAM8 √ó 8, MUX, DMUX | [Project 3](https://www.nand2tetris.org/project03) |
| RAM512 | ‚è≥ Planned | RAM64 √ó 8, MUX, DMUX | [Project 3](https://www.nand2tetris.org/project03) |
| RAM4K | ‚è≥ Planned | RAM512 √ó 8, MUX, DMUX | [Project 3](https://www.nand2tetris.org/project03) |
| RAM16K | ‚è≥ Planned | RAM4K √ó 4, MUX, DMUX | [Project 3](https://www.nand2tetris.org/project03) |
| PC | ‚è≥ Planned | Register, Inc16, MUX | [Project 3](https://www.nand2tetris.org/project03) |

## üíª Computer Architecture

| Module | Status | Built From | Reference |
|--------|--------|------------|-----------|
| CPU | ‚è≥ Planned | ALU, PC, Register, Control Logic | [Project 5](https://www.nand2tetris.org/project05) |
| Memory | ‚è≥ Planned | RAM16K, Screen, Keyboard | [Project 5](https://www.nand2tetris.org/project05) |
| Computer | ‚è≥ Planned | CPU, Memory, ROM32K | [Project 5](https://www.nand2tetris.org/project05) |

## üìö References

- **Nand2Tetris Course**: https://www.nand2tetris.org/
- **HDL Survival Guide**: https://www.nand2tetris.org/hdl-survival-guide
- **Course Book**: "The Elements of Computing Systems" by Nisan & Schocken
- **Appendix A**: [Boolean Logic](https://docs.wixstatic.com/ugd/44046b_f2c9e41f0b204a34ab78be0ae4953128.pdf)
- **Appendix B**: [Boolean Arithmetic and the ALU](https://docs.wixstatic.com/ugd/44046b_b2cad2eea33847869b86c541683551a7.pdf)
