Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/jinyeobo/Documents/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_pipeline_tb_behav xil_defaultlib.mips_pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rdata2out' [/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/final/final.srcs/sources_1/new/pipeline.v:108]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'WriteData' [/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/final/final.srcs/sources_1/new/pipeline.v:128]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/lab3/lab3.srcs/sources_1/new/add.v" Line 1. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/lab3/lab3.srcs/sources_1/new/add.v" Line 1. Module add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux32
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.i_fetch
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.id_latch
Compiling module xil_defaultlib.final_ID_stage
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.mux32bit
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux5bit
Compiling module xil_defaultlib.latch
Compiling module xil_defaultlib.final_ex
Compiling module xil_defaultlib.logic_and
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.dmem_latch
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.mips_pipeline_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_pipeline_tb_behav
