
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 7.46

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: state[1]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ state[1]$_SDFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     6    0.10    0.21    0.46    0.46 ^ state[1]$_SDFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         state[1] (net)
                  0.21    0.00    0.46 ^ _882_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.00    0.06    0.05    0.51 v _882_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _139_ (net)
                  0.06    0.00    0.51 v state[0]$_SDFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.51   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ state[0]$_SDFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: state[0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: random_data[5] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ state[0]$_SDFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     6    0.08    0.30    0.47    0.47 ^ state[0]$_SDFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         state[0] (net)
                  0.30    0.00    0.47 ^ _440_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.05    0.23    0.19    0.67 v _440_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _141_ (net)
                  0.23    0.00    0.67 v _441_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     4    0.09    0.21    0.29    0.96 v _441_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _142_ (net)
                  0.21    0.00    0.96 v _442_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.15    0.18    0.26    1.22 v _442_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _143_ (net)
                  0.18    0.00    1.22 v _443_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.09    0.21    0.25    1.47 v _443_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         _144_ (net)
                  0.21    0.00    1.47 v _448_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.00    0.05    0.18    1.65 v _448_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         net32 (net)
                  0.05    0.00    1.65 v output32/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.69    2.34 v output32/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         random_data[5] (net)
                  0.15    0.00    2.34 v random_data[5] (out)
                                  2.34   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.34   data arrival time
-----------------------------------------------------------------------------
                                  7.46   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: state[0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: random_data[5] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ state[0]$_SDFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     6    0.08    0.30    0.47    0.47 ^ state[0]$_SDFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         state[0] (net)
                  0.30    0.00    0.47 ^ _440_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.05    0.23    0.19    0.67 v _440_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _141_ (net)
                  0.23    0.00    0.67 v _441_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     4    0.09    0.21    0.29    0.96 v _441_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _142_ (net)
                  0.21    0.00    0.96 v _442_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.15    0.18    0.26    1.22 v _442_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _143_ (net)
                  0.18    0.00    1.22 v _443_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.09    0.21    0.25    1.47 v _443_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         _144_ (net)
                  0.21    0.00    1.47 v _448_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.00    0.05    0.18    1.65 v _448_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         net32 (net)
                  0.05    0.00    1.65 v output32/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.69    2.34 v output32/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         random_data[5] (net)
                  0.15    0.00    2.34 v random_data[5] (out)
                                  2.34   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.34   data arrival time
-----------------------------------------------------------------------------
                                  7.46   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
1.82590913772583

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6521

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.27856287360191345

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9540

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: lfsr_reg[31]$_SDFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mixed_output[31]$_SDFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ lfsr_reg[31]$_SDFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.44    0.44 ^ lfsr_reg[31]$_SDFFE_PN1P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.36    0.80 v _776_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.68    1.48 ^ _854_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
   0.17    1.65 ^ _855_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.13    1.78 ^ _856_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    1.78 ^ mixed_output[31]$_SDFFE_PN0N_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.78   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ mixed_output[31]$_SDFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
  -0.12    9.88   library setup time
           9.88   data required time
---------------------------------------------------------
           9.88   data required time
          -1.78   data arrival time
---------------------------------------------------------
           8.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: state[1]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ state[1]$_SDFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.46    0.46 ^ state[1]$_SDFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.05    0.51 v _882_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.00    0.51 v state[0]$_SDFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.51   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ state[0]$_SDFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.07    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.51   data arrival time
---------------------------------------------------------
           0.44   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.3385

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
7.4615

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
319.072055

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.20e-02   3.04e-04   8.31e-08   1.23e-02  73.9%
Combinational          2.91e-03   1.42e-03   1.21e-07   4.33e-03  26.1%
Clock                  0.00e+00   0.00e+00   3.78e-07   3.78e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.49e-02   1.73e-03   5.82e-07   1.66e-02 100.0%
                          89.6%      10.4%       0.0%
