-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity nn_inference is
generic (
    C_S_AXI_AXI_CPU_ADDR_WIDTH : INTEGER := 10;
    C_S_AXI_AXI_CPU_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    s_axi_AXI_CPU_AWVALID : IN STD_LOGIC;
    s_axi_AXI_CPU_AWREADY : OUT STD_LOGIC;
    s_axi_AXI_CPU_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXI_CPU_ADDR_WIDTH-1 downto 0);
    s_axi_AXI_CPU_WVALID : IN STD_LOGIC;
    s_axi_AXI_CPU_WREADY : OUT STD_LOGIC;
    s_axi_AXI_CPU_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_AXI_CPU_DATA_WIDTH-1 downto 0);
    s_axi_AXI_CPU_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_AXI_CPU_DATA_WIDTH/8-1 downto 0);
    s_axi_AXI_CPU_ARVALID : IN STD_LOGIC;
    s_axi_AXI_CPU_ARREADY : OUT STD_LOGIC;
    s_axi_AXI_CPU_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXI_CPU_ADDR_WIDTH-1 downto 0);
    s_axi_AXI_CPU_RVALID : OUT STD_LOGIC;
    s_axi_AXI_CPU_RREADY : IN STD_LOGIC;
    s_axi_AXI_CPU_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_AXI_CPU_DATA_WIDTH-1 downto 0);
    s_axi_AXI_CPU_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_AXI_CPU_BVALID : OUT STD_LOGIC;
    s_axi_AXI_CPU_BREADY : IN STD_LOGIC;
    s_axi_AXI_CPU_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of nn_inference is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "nn_inference_nn_inference,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.194886,HLS_SYN_LAT=1198,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=13857,HLS_SYN_LUT=45552,HLS_VERSION=2020_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (47 downto 0) := "000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (47 downto 0) := "000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (47 downto 0) := "000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (47 downto 0) := "000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (47 downto 0) := "000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (47 downto 0) := "000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (47 downto 0) := "000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (47 downto 0) := "000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (47 downto 0) := "000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (47 downto 0) := "001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (47 downto 0) := "010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (47 downto 0) := "100000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv64_A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001010";
    constant ap_const_lv64_B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001011";
    constant ap_const_lv64_C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv64_D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001101";
    constant ap_const_lv64_E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001110";
    constant ap_const_lv64_F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_C479F99A : STD_LOGIC_VECTOR (31 downto 0) := "11000100011110011111100110011010";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal input_img_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_r : STD_LOGIC_VECTOR (31 downto 0);
    signal out_r_ap_vld : STD_LOGIC;
    signal temp_output2_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_373 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal temp_output2_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal reg_379 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_12_fu_385_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal empty_15_fu_402_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal temp_output2_0_addr_reg_2210 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal temp_output2_0_addr_2_reg_2222 : STD_LOGIC_VECTOR (3 downto 0);
    signal temp_output2_0_addr_3_reg_2227 : STD_LOGIC_VECTOR (3 downto 0);
    signal temp_output2_0_load_2_reg_2232 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal temp_output2_0_load_3_reg_2239 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output2_0_addr_4_reg_2246 : STD_LOGIC_VECTOR (3 downto 0);
    signal temp_output2_0_addr_5_reg_2251 : STD_LOGIC_VECTOR (3 downto 0);
    signal temp_output2_0_load_4_reg_2256 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal temp_output2_0_load_5_reg_2263 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output2_0_addr_6_reg_2270 : STD_LOGIC_VECTOR (3 downto 0);
    signal temp_output2_0_addr_7_reg_2275 : STD_LOGIC_VECTOR (3 downto 0);
    signal temp_output2_0_load_6_reg_2280 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal temp_output2_0_load_7_reg_2287 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output2_0_addr_8_reg_2294 : STD_LOGIC_VECTOR (3 downto 0);
    signal temp_output2_0_addr_9_reg_2299 : STD_LOGIC_VECTOR (3 downto 0);
    signal temp_output2_0_load_8_reg_2304 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal temp_output2_0_load_9_reg_2311 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output2_0_addr_10_reg_2318 : STD_LOGIC_VECTOR (3 downto 0);
    signal temp_output2_0_addr_11_reg_2323 : STD_LOGIC_VECTOR (3 downto 0);
    signal temp_output2_0_load_10_reg_2328 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal temp_output2_0_load_11_reg_2335 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output2_0_addr_12_reg_2342 : STD_LOGIC_VECTOR (3 downto 0);
    signal temp_output2_0_addr_13_reg_2347 : STD_LOGIC_VECTOR (3 downto 0);
    signal temp_output2_0_load_12_reg_2352 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal temp_output2_0_load_13_reg_2359 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output2_0_addr_14_reg_2366 : STD_LOGIC_VECTOR (3 downto 0);
    signal temp_output2_0_addr_15_reg_2371 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_val_reg_2376 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal max_val_2_reg_2383 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_4_reg_2390 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_6_reg_2397 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_8_reg_2404 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_13_reg_2411 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_10_reg_2418 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_11_reg_2425 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_12_reg_2432 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output3_0_9_ret_reg_2439 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln97_fu_1286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln97_reg_2445 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal max_val_1_fu_1292_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_1_reg_2451 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal and_ln97_2_fu_1375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln97_2_reg_2458 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal max_val_3_fu_1381_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_3_reg_2464 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln97_4_fu_1463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln97_4_reg_2471 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal max_val_5_fu_1469_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_5_reg_2476 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_idx_1_fu_1589_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal max_idx_1_reg_2483 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal max_val_7_fu_1597_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_7_reg_2488 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln97_8_fu_1679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln97_8_reg_2495 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal max_val_9_fu_1685_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_9_reg_2500 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_idx_2_fu_1789_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_idx_2_reg_2507 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal max_val_14_fu_1797_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_14_reg_2512 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln97_12_fu_1879_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln97_12_reg_2519 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal max_val_15_fu_1885_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_15_reg_2524 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_idx_3_fu_1986_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_idx_3_reg_2531 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal max_val_16_fu_1993_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_16_reg_2536 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln97_16_fu_2075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln97_16_reg_2543 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal max_val_17_fu_2081_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_17_reg_2548 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln97_34_fu_2121_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln97_34_reg_2554 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal icmp_ln97_35_fu_2127_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln97_35_reg_2559 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln97_36_fu_2133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln97_36_reg_2564 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln97_37_fu_2139_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln97_37_reg_2569 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_output_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal temp_output_0_ce0 : STD_LOGIC;
    signal temp_output_0_we0 : STD_LOGIC;
    signal temp_output_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output_0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal temp_output_0_ce1 : STD_LOGIC;
    signal temp_output_0_we1 : STD_LOGIC;
    signal temp_output_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output2_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal temp_output2_0_ce0 : STD_LOGIC;
    signal temp_output2_0_we0 : STD_LOGIC;
    signal temp_output2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output2_0_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal temp_output2_0_ce1 : STD_LOGIC;
    signal temp_output2_0_we1 : STD_LOGIC;
    signal temp_output2_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_ap_start : STD_LOGIC;
    signal grp_hwmm_layer1_fu_339_ap_done : STD_LOGIC;
    signal grp_hwmm_layer1_fu_339_ap_idle : STD_LOGIC;
    signal grp_hwmm_layer1_fu_339_ap_ready : STD_LOGIC;
    signal grp_hwmm_layer1_fu_339_input_img_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_hwmm_layer1_fu_339_input_img_ce0 : STD_LOGIC;
    signal grp_hwmm_layer1_fu_339_output_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_hwmm_layer1_fu_339_output_0_ce0 : STD_LOGIC;
    signal grp_hwmm_layer1_fu_339_output_0_we0 : STD_LOGIC;
    signal grp_hwmm_layer1_fu_339_output_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_output_0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_hwmm_layer1_fu_339_output_0_ce1 : STD_LOGIC;
    signal grp_hwmm_layer1_fu_339_output_0_we1 : STD_LOGIC;
    signal grp_hwmm_layer1_fu_339_output_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2574_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2574_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2574_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2574_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2574_p_ce : STD_LOGIC;
    signal grp_hwmm_layer1_fu_339_grp_fu_2578_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2578_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2578_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2578_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2578_p_ce : STD_LOGIC;
    signal grp_hwmm_layer1_fu_339_grp_fu_2582_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2582_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2582_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2582_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2582_p_ce : STD_LOGIC;
    signal grp_hwmm_layer1_fu_339_grp_fu_2586_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2586_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2586_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2586_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2586_p_ce : STD_LOGIC;
    signal grp_hwmm_layer1_fu_339_grp_fu_2590_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2590_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2590_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2590_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2590_p_ce : STD_LOGIC;
    signal grp_hwmm_layer1_fu_339_grp_fu_2594_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2594_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2594_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2594_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2594_p_ce : STD_LOGIC;
    signal grp_hwmm_layer1_fu_339_grp_fu_2598_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2598_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2598_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2598_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2598_p_ce : STD_LOGIC;
    signal grp_hwmm_layer1_fu_339_grp_fu_2602_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2602_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2602_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2602_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2602_p_ce : STD_LOGIC;
    signal grp_hwmm_layer1_fu_339_grp_fu_2606_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2606_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2606_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2606_p_ce : STD_LOGIC;
    signal grp_hwmm_layer1_fu_339_grp_fu_2610_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2610_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2610_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2610_p_ce : STD_LOGIC;
    signal grp_hwmm_layer1_fu_339_grp_fu_2614_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2614_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2614_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2614_p_ce : STD_LOGIC;
    signal grp_hwmm_layer1_fu_339_grp_fu_2618_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2618_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2618_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2618_p_ce : STD_LOGIC;
    signal grp_hwmm_layer1_fu_339_grp_fu_2622_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2622_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2622_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2622_p_ce : STD_LOGIC;
    signal grp_hwmm_layer1_fu_339_grp_fu_2626_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2626_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2626_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2626_p_ce : STD_LOGIC;
    signal grp_hwmm_layer1_fu_339_grp_fu_2630_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2630_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2630_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2630_p_ce : STD_LOGIC;
    signal grp_hwmm_layer1_fu_339_grp_fu_2634_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2634_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2634_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer1_fu_339_grp_fu_2634_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_ap_start : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_ap_done : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_ap_idle : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_ap_ready : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_input_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_hwmm_layer2_fu_346_input_0_ce0 : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_input_0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_hwmm_layer2_fu_346_input_0_ce1 : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_output_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_hwmm_layer2_fu_346_output_0_ce0 : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_output_0_we0 : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_output_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_output_0_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_hwmm_layer2_fu_346_output_0_ce1 : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_output_0_we1 : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_output_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2574_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2574_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2574_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2574_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2574_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_grp_fu_2578_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2578_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2578_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2578_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2578_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_grp_fu_2582_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2582_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2582_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2582_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2582_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_grp_fu_2586_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2586_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2586_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2586_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2586_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_grp_fu_2590_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2590_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2590_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2590_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2590_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_grp_fu_2594_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2594_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2594_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2594_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2594_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_grp_fu_2598_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2598_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2598_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2598_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2598_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_grp_fu_2602_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2602_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2602_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2602_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2602_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_grp_fu_2638_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2638_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2638_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2638_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2638_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_grp_fu_2642_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2642_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2642_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2642_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2642_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_grp_fu_2646_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2646_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2646_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2646_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2646_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_grp_fu_2650_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2650_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2650_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2650_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2650_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_grp_fu_2654_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2654_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2654_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2654_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2654_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_grp_fu_2658_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2658_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2658_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2658_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2658_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_grp_fu_2662_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2662_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2662_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2662_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2662_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_grp_fu_2666_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2666_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2666_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2666_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2666_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_grp_fu_2606_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2606_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2606_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2606_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_grp_fu_2610_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2610_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2610_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2610_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_grp_fu_2614_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2614_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2614_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2614_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_grp_fu_2618_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2618_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2618_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2618_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_grp_fu_2622_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2622_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2622_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2622_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_grp_fu_2626_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2626_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2626_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2626_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_grp_fu_2630_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2630_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2630_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2630_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_grp_fu_2634_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2634_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2634_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2634_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_grp_fu_2670_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2670_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2670_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2670_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_grp_fu_2674_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2674_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2674_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2674_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_grp_fu_2678_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2678_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2678_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2678_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_grp_fu_2682_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2682_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2682_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2682_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_grp_fu_2686_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2686_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2686_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2686_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_grp_fu_2690_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2690_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2690_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2690_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_grp_fu_2694_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2694_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2694_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2694_p_ce : STD_LOGIC;
    signal grp_hwmm_layer2_fu_346_grp_fu_2698_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2698_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2698_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer2_fu_346_grp_fu_2698_p_ce : STD_LOGIC;
    signal grp_hwmm_layer3_fu_352_ap_start : STD_LOGIC;
    signal grp_hwmm_layer3_fu_352_ap_done : STD_LOGIC;
    signal grp_hwmm_layer3_fu_352_ap_idle : STD_LOGIC;
    signal grp_hwmm_layer3_fu_352_ap_ready : STD_LOGIC;
    signal grp_hwmm_layer3_fu_352_input_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_hwmm_layer3_fu_352_input_0_ce0 : STD_LOGIC;
    signal grp_hwmm_layer3_fu_352_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_ap_return_5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_ap_return_6 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_ap_return_7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_ap_return_8 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_ap_return_9 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2574_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2574_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2574_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2574_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2574_p_ce : STD_LOGIC;
    signal grp_hwmm_layer3_fu_352_grp_fu_2578_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2578_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2578_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2578_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2578_p_ce : STD_LOGIC;
    signal grp_hwmm_layer3_fu_352_grp_fu_2582_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2582_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2582_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2582_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2582_p_ce : STD_LOGIC;
    signal grp_hwmm_layer3_fu_352_grp_fu_2586_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2586_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2586_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2586_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2586_p_ce : STD_LOGIC;
    signal grp_hwmm_layer3_fu_352_grp_fu_2590_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2590_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2590_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2590_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2590_p_ce : STD_LOGIC;
    signal grp_hwmm_layer3_fu_352_grp_fu_2594_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2594_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2594_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2594_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2594_p_ce : STD_LOGIC;
    signal grp_hwmm_layer3_fu_352_grp_fu_2598_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2598_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2598_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2598_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2598_p_ce : STD_LOGIC;
    signal grp_hwmm_layer3_fu_352_grp_fu_2602_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2602_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2602_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2602_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2602_p_ce : STD_LOGIC;
    signal grp_hwmm_layer3_fu_352_grp_fu_2638_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2638_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2638_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2638_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2638_p_ce : STD_LOGIC;
    signal grp_hwmm_layer3_fu_352_grp_fu_2642_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2642_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2642_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2642_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2642_p_ce : STD_LOGIC;
    signal grp_hwmm_layer3_fu_352_grp_fu_2606_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2606_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2606_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2606_p_ce : STD_LOGIC;
    signal grp_hwmm_layer3_fu_352_grp_fu_2610_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2610_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2610_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2610_p_ce : STD_LOGIC;
    signal grp_hwmm_layer3_fu_352_grp_fu_2614_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2614_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2614_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2614_p_ce : STD_LOGIC;
    signal grp_hwmm_layer3_fu_352_grp_fu_2618_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2618_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2618_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2618_p_ce : STD_LOGIC;
    signal grp_hwmm_layer3_fu_352_grp_fu_2622_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2622_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2622_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2622_p_ce : STD_LOGIC;
    signal grp_hwmm_layer3_fu_352_grp_fu_2626_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2626_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2626_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2626_p_ce : STD_LOGIC;
    signal grp_hwmm_layer3_fu_352_grp_fu_2630_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2630_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2630_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2630_p_ce : STD_LOGIC;
    signal grp_hwmm_layer3_fu_352_grp_fu_2634_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2634_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2634_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2634_p_ce : STD_LOGIC;
    signal grp_hwmm_layer3_fu_352_grp_fu_2670_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2670_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2670_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2670_p_ce : STD_LOGIC;
    signal grp_hwmm_layer3_fu_352_grp_fu_2674_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2674_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2674_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hwmm_layer3_fu_352_grp_fu_2674_p_ce : STD_LOGIC;
    signal grp_hw_act_layer1_fu_357_ap_start : STD_LOGIC;
    signal grp_hw_act_layer1_fu_357_ap_done : STD_LOGIC;
    signal grp_hw_act_layer1_fu_357_ap_idle : STD_LOGIC;
    signal grp_hw_act_layer1_fu_357_ap_ready : STD_LOGIC;
    signal grp_hw_act_layer1_fu_357_output_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_hw_act_layer1_fu_357_output_0_ce0 : STD_LOGIC;
    signal grp_hw_act_layer1_fu_357_output_0_we0 : STD_LOGIC;
    signal grp_hw_act_layer1_fu_357_output_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hw_act_layer1_fu_357_output_0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_hw_act_layer1_fu_357_output_0_ce1 : STD_LOGIC;
    signal grp_hw_act_layer1_fu_357_output_0_we1 : STD_LOGIC;
    signal grp_hw_act_layer1_fu_357_output_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hw_act_layer1_fu_357_grp_fu_362_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hw_act_layer1_fu_357_grp_fu_362_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hw_act_layer1_fu_357_grp_fu_362_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_hw_act_layer1_fu_357_grp_fu_362_p_dout0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hw_act_layer1_fu_357_grp_fu_362_p_ce : STD_LOGIC;
    signal grp_hw_act_layer1_fu_357_grp_fu_367_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hw_act_layer1_fu_357_grp_fu_367_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hw_act_layer1_fu_357_grp_fu_367_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_hw_act_layer1_fu_357_grp_fu_367_p_dout0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hw_act_layer1_fu_357_grp_fu_367_p_ce : STD_LOGIC;
    signal empty_11_reg_317 : STD_LOGIC_VECTOR (5 downto 0);
    signal exitcond163_fu_391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_14_reg_328 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal exitcond152_fu_408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hwmm_layer1_fu_339_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_hwmm_layer2_fu_346_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_hwmm_layer3_fu_352_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal grp_hw_act_layer1_fu_357_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal p_cast_fu_397_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast1_fu_414_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal select_ln80_fu_461_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln80_1_fu_512_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal select_ln80_2_fu_562_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln80_3_fu_611_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal select_ln80_4_fu_660_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln80_5_fu_709_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal select_ln80_6_fu_758_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln80_7_fu_807_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal select_ln80_8_fu_856_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln80_9_fu_905_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal select_ln80_10_fu_954_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln80_11_fu_1003_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal select_ln80_12_fu_1052_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln80_13_fu_1101_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal select_ln80_14_fu_1151_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln80_15_fu_1202_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_362_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_362_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal grp_fu_367_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_367_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln80_fu_419_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_423_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln80_fu_433_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln80_1_fu_443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_fu_437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln80_fu_449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln80_fu_455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln80_1_fu_470_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_474_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln80_1_fu_484_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln80_3_fu_494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_2_fu_488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln80_1_fu_500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln80_1_fu_506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln80_2_fu_521_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_524_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln80_2_fu_534_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln80_5_fu_544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_4_fu_538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln80_2_fu_550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln80_2_fu_556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln80_3_fu_570_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_573_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln80_3_fu_583_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln80_7_fu_593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_6_fu_587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln80_3_fu_599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln80_3_fu_605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln80_4_fu_619_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_622_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln80_4_fu_632_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln80_9_fu_642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_8_fu_636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln80_4_fu_648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln80_4_fu_654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln80_5_fu_668_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_671_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln80_5_fu_681_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln80_11_fu_691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_10_fu_685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln80_5_fu_697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln80_5_fu_703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln80_6_fu_717_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_720_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln80_6_fu_730_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln80_13_fu_740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_12_fu_734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln80_6_fu_746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln80_6_fu_752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln80_7_fu_766_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_fu_769_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln80_7_fu_779_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln80_15_fu_789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_14_fu_783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln80_7_fu_795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln80_7_fu_801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln80_8_fu_815_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_fu_818_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln80_8_fu_828_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln80_17_fu_838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_16_fu_832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln80_8_fu_844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln80_8_fu_850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln80_9_fu_864_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_fu_867_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln80_9_fu_877_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln80_19_fu_887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_18_fu_881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln80_9_fu_893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln80_9_fu_899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln80_10_fu_913_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_fu_916_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln80_10_fu_926_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln80_21_fu_936_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_20_fu_930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln80_10_fu_942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln80_10_fu_948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln80_11_fu_962_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_fu_965_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln80_11_fu_975_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln80_23_fu_985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_22_fu_979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln80_11_fu_991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln80_11_fu_997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln80_12_fu_1011_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_fu_1014_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln80_12_fu_1024_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln80_25_fu_1034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_24_fu_1028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln80_12_fu_1040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln80_12_fu_1046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln80_13_fu_1060_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_fu_1063_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln80_13_fu_1073_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln80_27_fu_1083_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_26_fu_1077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln80_13_fu_1089_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln80_13_fu_1095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln80_14_fu_1109_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_fu_1113_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln80_14_fu_1123_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln80_29_fu_1133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_28_fu_1127_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln80_14_fu_1139_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln80_14_fu_1145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln80_15_fu_1160_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_29_fu_1164_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln80_15_fu_1174_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln80_31_fu_1184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_30_fu_1178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln80_15_fu_1190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln80_15_fu_1196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln97_fu_1251_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_31_fu_1254_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln97_fu_1264_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln97_1_fu_1274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln97_fu_1268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_5_fu_1280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln97_1_fu_1299_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln97_2_fu_1316_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_33_fu_1302_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln97_1_fu_1312_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln97_3_fu_1339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln97_2_fu_1333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_1319_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln97_2_fu_1329_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln97_5_fu_1357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln97_4_fu_1351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_6_fu_1345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_7_fu_1363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln97_1_fu_1369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln97_3_fu_1387_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln97_4_fu_1404_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_36_fu_1390_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln97_3_fu_1400_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln97_7_fu_1427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln97_6_fu_1421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_1407_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln97_4_fu_1417_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln97_9_fu_1445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln97_8_fu_1439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_8_fu_1433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_9_fu_1451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln97_3_fu_1457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_fu_1478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln97_fu_1475_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal max_idx_fu_1482_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal bitcast_ln97_5_fu_1494_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln97_6_fu_1511_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_fu_1497_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln97_5_fu_1507_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln97_11_fu_1534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln97_10_fu_1528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_1514_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln97_6_fu_1524_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln97_13_fu_1552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln97_12_fu_1546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_10_fu_1540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_11_fu_1558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln97_5_fu_1564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln97_6_fu_1570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_1_fu_1584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln97_fu_1576_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln97_fu_1490_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal bitcast_ln97_7_fu_1603_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln97_8_fu_1620_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_42_fu_1606_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln97_7_fu_1616_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln97_15_fu_1643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln97_14_fu_1637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_1623_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln97_8_fu_1633_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln97_17_fu_1661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln97_16_fu_1655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_12_fu_1649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_13_fu_1667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln97_7_fu_1673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln97_9_fu_1694_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln97_10_fu_1711_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_45_fu_1697_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln97_9_fu_1707_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln97_19_fu_1734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln97_18_fu_1728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_1714_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln97_10_fu_1724_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln97_21_fu_1752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln97_20_fu_1746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_14_fu_1740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_15_fu_1758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln97_9_fu_1764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln97_10_fu_1770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_2_fu_1784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln97_5_fu_1776_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln97_1_fu_1691_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal bitcast_ln97_11_fu_1803_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln97_12_fu_1820_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_fu_1806_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln97_11_fu_1816_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln97_23_fu_1843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln97_22_fu_1837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_1823_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln97_12_fu_1833_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln97_25_fu_1861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln97_24_fu_1855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_16_fu_1849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_17_fu_1867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln97_11_fu_1873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln97_13_fu_1891_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln97_14_fu_1908_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_51_fu_1894_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln97_13_fu_1904_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln97_27_fu_1931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln97_26_fu_1925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_1911_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln97_14_fu_1921_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln97_29_fu_1949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln97_28_fu_1943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_18_fu_1937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_19_fu_1955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln97_13_fu_1961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln97_14_fu_1967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_3_fu_1981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln97_9_fu_1973_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal bitcast_ln97_15_fu_1999_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln97_16_fu_2016_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_54_fu_2002_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln97_15_fu_2012_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln97_31_fu_2039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln97_30_fu_2033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_2019_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln97_16_fu_2029_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln97_33_fu_2057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln97_32_fu_2051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_20_fu_2045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_21_fu_2063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln97_15_fu_2069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln97_17_fu_2087_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln97_18_fu_2104_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_57_fu_2090_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln97_17_fu_2100_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_58_fu_2107_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln97_18_fu_2117_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal or_ln97_22_fu_2148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_23_fu_2152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln97_17_fu_2156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln97_18_fu_2162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_4_fu_2176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln97_13_fu_2168_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln97_2_fu_2145_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_idx_5_fu_2181_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_362_ce : STD_LOGIC;
    signal grp_fu_362_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_367_ce : STD_LOGIC;
    signal grp_fu_367_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_2574_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2574_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2574_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2574_ce : STD_LOGIC;
    signal grp_fu_2578_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2578_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2578_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2578_ce : STD_LOGIC;
    signal grp_fu_2582_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2582_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2582_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2582_ce : STD_LOGIC;
    signal grp_fu_2586_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2586_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2586_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2586_ce : STD_LOGIC;
    signal grp_fu_2590_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2590_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2590_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2590_ce : STD_LOGIC;
    signal grp_fu_2594_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2594_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2594_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2594_ce : STD_LOGIC;
    signal grp_fu_2598_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2598_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2598_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2598_ce : STD_LOGIC;
    signal grp_fu_2602_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2602_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2602_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2602_ce : STD_LOGIC;
    signal grp_fu_2606_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2606_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2606_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2606_ce : STD_LOGIC;
    signal grp_fu_2610_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2610_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2610_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2610_ce : STD_LOGIC;
    signal grp_fu_2614_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2614_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2614_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2614_ce : STD_LOGIC;
    signal grp_fu_2618_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2618_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2618_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2618_ce : STD_LOGIC;
    signal grp_fu_2622_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2622_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2622_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2622_ce : STD_LOGIC;
    signal grp_fu_2626_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2626_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2626_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2626_ce : STD_LOGIC;
    signal grp_fu_2630_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2630_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2630_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2630_ce : STD_LOGIC;
    signal grp_fu_2634_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2634_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2634_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2634_ce : STD_LOGIC;
    signal grp_fu_2638_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2638_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2638_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2638_ce : STD_LOGIC;
    signal grp_fu_2642_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2642_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2642_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2642_ce : STD_LOGIC;
    signal grp_fu_2646_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2646_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2646_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2646_ce : STD_LOGIC;
    signal grp_fu_2650_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2650_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2650_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2650_ce : STD_LOGIC;
    signal grp_fu_2654_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2654_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2654_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2654_ce : STD_LOGIC;
    signal grp_fu_2658_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2658_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2658_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2658_ce : STD_LOGIC;
    signal grp_fu_2662_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2662_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2662_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2662_ce : STD_LOGIC;
    signal grp_fu_2666_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2666_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2666_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2666_ce : STD_LOGIC;
    signal grp_fu_2670_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2670_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2670_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2670_ce : STD_LOGIC;
    signal grp_fu_2674_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2674_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2674_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2674_ce : STD_LOGIC;
    signal grp_fu_2678_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2678_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2678_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2678_ce : STD_LOGIC;
    signal grp_fu_2682_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2682_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2682_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2682_ce : STD_LOGIC;
    signal grp_fu_2686_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2686_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2686_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2686_ce : STD_LOGIC;
    signal grp_fu_2690_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2690_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2690_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2690_ce : STD_LOGIC;
    signal grp_fu_2694_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2694_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2694_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2694_ce : STD_LOGIC;
    signal grp_fu_2698_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2698_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2698_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2698_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component nn_inference_hwmm_layer1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_img_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_img_ce0 : OUT STD_LOGIC;
        input_img_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_0_ce0 : OUT STD_LOGIC;
        output_0_we0 : OUT STD_LOGIC;
        output_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_0_ce1 : OUT STD_LOGIC;
        output_0_we1 : OUT STD_LOGIC;
        output_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2574_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2574_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2574_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2574_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2574_p_ce : OUT STD_LOGIC;
        grp_fu_2578_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2578_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2578_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2578_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2578_p_ce : OUT STD_LOGIC;
        grp_fu_2582_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2582_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2582_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2582_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2582_p_ce : OUT STD_LOGIC;
        grp_fu_2586_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2586_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2586_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2586_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2586_p_ce : OUT STD_LOGIC;
        grp_fu_2590_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2590_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2590_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2590_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2590_p_ce : OUT STD_LOGIC;
        grp_fu_2594_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2594_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2594_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2594_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2594_p_ce : OUT STD_LOGIC;
        grp_fu_2598_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2598_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2598_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2598_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2598_p_ce : OUT STD_LOGIC;
        grp_fu_2602_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2602_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2602_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2602_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2602_p_ce : OUT STD_LOGIC;
        grp_fu_2606_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2606_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2606_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2606_p_ce : OUT STD_LOGIC;
        grp_fu_2610_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2610_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2610_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2610_p_ce : OUT STD_LOGIC;
        grp_fu_2614_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2614_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2614_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2614_p_ce : OUT STD_LOGIC;
        grp_fu_2618_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2618_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2618_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2618_p_ce : OUT STD_LOGIC;
        grp_fu_2622_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2622_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2622_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2622_p_ce : OUT STD_LOGIC;
        grp_fu_2626_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2626_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2626_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2626_p_ce : OUT STD_LOGIC;
        grp_fu_2630_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2630_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2630_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2630_p_ce : OUT STD_LOGIC;
        grp_fu_2634_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2634_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2634_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2634_p_ce : OUT STD_LOGIC );
    end component;


    component nn_inference_hwmm_layer2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_0_ce0 : OUT STD_LOGIC;
        input_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_0_ce1 : OUT STD_LOGIC;
        input_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        output_0_ce0 : OUT STD_LOGIC;
        output_0_we0 : OUT STD_LOGIC;
        output_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        output_0_ce1 : OUT STD_LOGIC;
        output_0_we1 : OUT STD_LOGIC;
        output_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2574_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2574_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2574_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2574_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2574_p_ce : OUT STD_LOGIC;
        grp_fu_2578_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2578_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2578_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2578_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2578_p_ce : OUT STD_LOGIC;
        grp_fu_2582_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2582_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2582_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2582_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2582_p_ce : OUT STD_LOGIC;
        grp_fu_2586_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2586_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2586_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2586_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2586_p_ce : OUT STD_LOGIC;
        grp_fu_2590_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2590_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2590_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2590_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2590_p_ce : OUT STD_LOGIC;
        grp_fu_2594_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2594_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2594_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2594_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2594_p_ce : OUT STD_LOGIC;
        grp_fu_2598_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2598_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2598_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2598_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2598_p_ce : OUT STD_LOGIC;
        grp_fu_2602_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2602_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2602_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2602_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2602_p_ce : OUT STD_LOGIC;
        grp_fu_2638_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2638_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2638_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2638_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2638_p_ce : OUT STD_LOGIC;
        grp_fu_2642_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2642_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2642_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2642_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2642_p_ce : OUT STD_LOGIC;
        grp_fu_2646_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2646_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2646_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2646_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2646_p_ce : OUT STD_LOGIC;
        grp_fu_2650_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2650_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2650_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2650_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2650_p_ce : OUT STD_LOGIC;
        grp_fu_2654_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2654_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2654_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2654_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2654_p_ce : OUT STD_LOGIC;
        grp_fu_2658_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2658_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2658_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2658_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2658_p_ce : OUT STD_LOGIC;
        grp_fu_2662_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2662_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2662_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2662_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2662_p_ce : OUT STD_LOGIC;
        grp_fu_2666_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2666_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2666_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2666_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2666_p_ce : OUT STD_LOGIC;
        grp_fu_2606_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2606_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2606_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2606_p_ce : OUT STD_LOGIC;
        grp_fu_2610_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2610_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2610_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2610_p_ce : OUT STD_LOGIC;
        grp_fu_2614_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2614_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2614_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2614_p_ce : OUT STD_LOGIC;
        grp_fu_2618_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2618_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2618_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2618_p_ce : OUT STD_LOGIC;
        grp_fu_2622_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2622_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2622_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2622_p_ce : OUT STD_LOGIC;
        grp_fu_2626_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2626_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2626_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2626_p_ce : OUT STD_LOGIC;
        grp_fu_2630_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2630_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2630_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2630_p_ce : OUT STD_LOGIC;
        grp_fu_2634_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2634_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2634_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2634_p_ce : OUT STD_LOGIC;
        grp_fu_2670_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2670_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2670_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2670_p_ce : OUT STD_LOGIC;
        grp_fu_2674_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2674_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2674_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2674_p_ce : OUT STD_LOGIC;
        grp_fu_2678_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2678_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2678_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2678_p_ce : OUT STD_LOGIC;
        grp_fu_2682_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2682_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2682_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2682_p_ce : OUT STD_LOGIC;
        grp_fu_2686_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2686_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2686_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2686_p_ce : OUT STD_LOGIC;
        grp_fu_2690_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2690_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2690_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2690_p_ce : OUT STD_LOGIC;
        grp_fu_2694_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2694_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2694_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2694_p_ce : OUT STD_LOGIC;
        grp_fu_2698_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2698_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2698_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2698_p_ce : OUT STD_LOGIC );
    end component;


    component nn_inference_hwmm_layer3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_0_ce0 : OUT STD_LOGIC;
        input_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2574_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2574_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2574_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2574_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2574_p_ce : OUT STD_LOGIC;
        grp_fu_2578_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2578_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2578_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2578_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2578_p_ce : OUT STD_LOGIC;
        grp_fu_2582_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2582_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2582_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2582_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2582_p_ce : OUT STD_LOGIC;
        grp_fu_2586_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2586_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2586_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2586_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2586_p_ce : OUT STD_LOGIC;
        grp_fu_2590_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2590_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2590_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2590_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2590_p_ce : OUT STD_LOGIC;
        grp_fu_2594_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2594_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2594_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2594_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2594_p_ce : OUT STD_LOGIC;
        grp_fu_2598_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2598_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2598_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2598_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2598_p_ce : OUT STD_LOGIC;
        grp_fu_2602_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2602_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2602_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2602_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2602_p_ce : OUT STD_LOGIC;
        grp_fu_2638_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2638_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2638_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2638_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2638_p_ce : OUT STD_LOGIC;
        grp_fu_2642_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2642_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2642_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2642_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2642_p_ce : OUT STD_LOGIC;
        grp_fu_2606_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2606_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2606_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2606_p_ce : OUT STD_LOGIC;
        grp_fu_2610_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2610_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2610_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2610_p_ce : OUT STD_LOGIC;
        grp_fu_2614_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2614_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2614_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2614_p_ce : OUT STD_LOGIC;
        grp_fu_2618_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2618_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2618_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2618_p_ce : OUT STD_LOGIC;
        grp_fu_2622_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2622_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2622_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2622_p_ce : OUT STD_LOGIC;
        grp_fu_2626_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2626_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2626_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2626_p_ce : OUT STD_LOGIC;
        grp_fu_2630_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2630_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2630_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2630_p_ce : OUT STD_LOGIC;
        grp_fu_2634_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2634_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2634_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2634_p_ce : OUT STD_LOGIC;
        grp_fu_2670_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2670_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2670_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2670_p_ce : OUT STD_LOGIC;
        grp_fu_2674_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2674_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2674_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2674_p_ce : OUT STD_LOGIC );
    end component;


    component nn_inference_hw_act_layer1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_0_ce0 : OUT STD_LOGIC;
        output_0_we0 : OUT STD_LOGIC;
        output_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_0_ce1 : OUT STD_LOGIC;
        output_0_we1 : OUT STD_LOGIC;
        output_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_362_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_362_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_362_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_362_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_362_p_ce : OUT STD_LOGIC;
        grp_fu_367_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_367_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_367_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_367_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_367_p_ce : OUT STD_LOGIC );
    end component;


    component nn_inference_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component nn_inference_temp_output_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component nn_inference_temp_output2_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component nn_inference_AXI_CPU_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        out_r : IN STD_LOGIC_VECTOR (31 downto 0);
        out_r_ap_vld : IN STD_LOGIC;
        input_img_address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        input_img_ce0 : IN STD_LOGIC;
        input_img_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;



begin
    AXI_CPU_s_axi_U : component nn_inference_AXI_CPU_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_AXI_CPU_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_AXI_CPU_DATA_WIDTH)
    port map (
        AWVALID => s_axi_AXI_CPU_AWVALID,
        AWREADY => s_axi_AXI_CPU_AWREADY,
        AWADDR => s_axi_AXI_CPU_AWADDR,
        WVALID => s_axi_AXI_CPU_WVALID,
        WREADY => s_axi_AXI_CPU_WREADY,
        WDATA => s_axi_AXI_CPU_WDATA,
        WSTRB => s_axi_AXI_CPU_WSTRB,
        ARVALID => s_axi_AXI_CPU_ARVALID,
        ARREADY => s_axi_AXI_CPU_ARREADY,
        ARADDR => s_axi_AXI_CPU_ARADDR,
        RVALID => s_axi_AXI_CPU_RVALID,
        RREADY => s_axi_AXI_CPU_RREADY,
        RDATA => s_axi_AXI_CPU_RDATA,
        RRESP => s_axi_AXI_CPU_RRESP,
        BVALID => s_axi_AXI_CPU_BVALID,
        BREADY => s_axi_AXI_CPU_BREADY,
        BRESP => s_axi_AXI_CPU_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        out_r => out_r,
        out_r_ap_vld => out_r_ap_vld,
        input_img_address0 => grp_hwmm_layer1_fu_339_input_img_address0,
        input_img_ce0 => grp_hwmm_layer1_fu_339_input_img_ce0,
        input_img_q0 => input_img_q0,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    temp_output_0_U : component nn_inference_temp_output_0
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_output_0_address0,
        ce0 => temp_output_0_ce0,
        we0 => temp_output_0_we0,
        d0 => temp_output_0_d0,
        q0 => temp_output_0_q0,
        address1 => temp_output_0_address1,
        ce1 => temp_output_0_ce1,
        we1 => temp_output_0_we1,
        d1 => temp_output_0_d1,
        q1 => temp_output_0_q1);

    temp_output2_0_U : component nn_inference_temp_output2_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_output2_0_address0,
        ce0 => temp_output2_0_ce0,
        we0 => temp_output2_0_we0,
        d0 => temp_output2_0_d0,
        q0 => temp_output2_0_q0,
        address1 => temp_output2_0_address1,
        ce1 => temp_output2_0_ce1,
        we1 => temp_output2_0_we1,
        d1 => temp_output2_0_d1,
        q1 => temp_output2_0_q1);

    grp_hwmm_layer1_fu_339 : component nn_inference_hwmm_layer1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hwmm_layer1_fu_339_ap_start,
        ap_done => grp_hwmm_layer1_fu_339_ap_done,
        ap_idle => grp_hwmm_layer1_fu_339_ap_idle,
        ap_ready => grp_hwmm_layer1_fu_339_ap_ready,
        input_img_address0 => grp_hwmm_layer1_fu_339_input_img_address0,
        input_img_ce0 => grp_hwmm_layer1_fu_339_input_img_ce0,
        input_img_q0 => input_img_q0,
        output_0_address0 => grp_hwmm_layer1_fu_339_output_0_address0,
        output_0_ce0 => grp_hwmm_layer1_fu_339_output_0_ce0,
        output_0_we0 => grp_hwmm_layer1_fu_339_output_0_we0,
        output_0_d0 => grp_hwmm_layer1_fu_339_output_0_d0,
        output_0_address1 => grp_hwmm_layer1_fu_339_output_0_address1,
        output_0_ce1 => grp_hwmm_layer1_fu_339_output_0_ce1,
        output_0_we1 => grp_hwmm_layer1_fu_339_output_0_we1,
        output_0_d1 => grp_hwmm_layer1_fu_339_output_0_d1,
        grp_fu_2574_p_din0 => grp_hwmm_layer1_fu_339_grp_fu_2574_p_din0,
        grp_fu_2574_p_din1 => grp_hwmm_layer1_fu_339_grp_fu_2574_p_din1,
        grp_fu_2574_p_opcode => grp_hwmm_layer1_fu_339_grp_fu_2574_p_opcode,
        grp_fu_2574_p_dout0 => grp_hwmm_layer1_fu_339_grp_fu_2574_p_dout0,
        grp_fu_2574_p_ce => grp_hwmm_layer1_fu_339_grp_fu_2574_p_ce,
        grp_fu_2578_p_din0 => grp_hwmm_layer1_fu_339_grp_fu_2578_p_din0,
        grp_fu_2578_p_din1 => grp_hwmm_layer1_fu_339_grp_fu_2578_p_din1,
        grp_fu_2578_p_opcode => grp_hwmm_layer1_fu_339_grp_fu_2578_p_opcode,
        grp_fu_2578_p_dout0 => grp_hwmm_layer1_fu_339_grp_fu_2578_p_dout0,
        grp_fu_2578_p_ce => grp_hwmm_layer1_fu_339_grp_fu_2578_p_ce,
        grp_fu_2582_p_din0 => grp_hwmm_layer1_fu_339_grp_fu_2582_p_din0,
        grp_fu_2582_p_din1 => grp_hwmm_layer1_fu_339_grp_fu_2582_p_din1,
        grp_fu_2582_p_opcode => grp_hwmm_layer1_fu_339_grp_fu_2582_p_opcode,
        grp_fu_2582_p_dout0 => grp_hwmm_layer1_fu_339_grp_fu_2582_p_dout0,
        grp_fu_2582_p_ce => grp_hwmm_layer1_fu_339_grp_fu_2582_p_ce,
        grp_fu_2586_p_din0 => grp_hwmm_layer1_fu_339_grp_fu_2586_p_din0,
        grp_fu_2586_p_din1 => grp_hwmm_layer1_fu_339_grp_fu_2586_p_din1,
        grp_fu_2586_p_opcode => grp_hwmm_layer1_fu_339_grp_fu_2586_p_opcode,
        grp_fu_2586_p_dout0 => grp_hwmm_layer1_fu_339_grp_fu_2586_p_dout0,
        grp_fu_2586_p_ce => grp_hwmm_layer1_fu_339_grp_fu_2586_p_ce,
        grp_fu_2590_p_din0 => grp_hwmm_layer1_fu_339_grp_fu_2590_p_din0,
        grp_fu_2590_p_din1 => grp_hwmm_layer1_fu_339_grp_fu_2590_p_din1,
        grp_fu_2590_p_opcode => grp_hwmm_layer1_fu_339_grp_fu_2590_p_opcode,
        grp_fu_2590_p_dout0 => grp_hwmm_layer1_fu_339_grp_fu_2590_p_dout0,
        grp_fu_2590_p_ce => grp_hwmm_layer1_fu_339_grp_fu_2590_p_ce,
        grp_fu_2594_p_din0 => grp_hwmm_layer1_fu_339_grp_fu_2594_p_din0,
        grp_fu_2594_p_din1 => grp_hwmm_layer1_fu_339_grp_fu_2594_p_din1,
        grp_fu_2594_p_opcode => grp_hwmm_layer1_fu_339_grp_fu_2594_p_opcode,
        grp_fu_2594_p_dout0 => grp_hwmm_layer1_fu_339_grp_fu_2594_p_dout0,
        grp_fu_2594_p_ce => grp_hwmm_layer1_fu_339_grp_fu_2594_p_ce,
        grp_fu_2598_p_din0 => grp_hwmm_layer1_fu_339_grp_fu_2598_p_din0,
        grp_fu_2598_p_din1 => grp_hwmm_layer1_fu_339_grp_fu_2598_p_din1,
        grp_fu_2598_p_opcode => grp_hwmm_layer1_fu_339_grp_fu_2598_p_opcode,
        grp_fu_2598_p_dout0 => grp_hwmm_layer1_fu_339_grp_fu_2598_p_dout0,
        grp_fu_2598_p_ce => grp_hwmm_layer1_fu_339_grp_fu_2598_p_ce,
        grp_fu_2602_p_din0 => grp_hwmm_layer1_fu_339_grp_fu_2602_p_din0,
        grp_fu_2602_p_din1 => grp_hwmm_layer1_fu_339_grp_fu_2602_p_din1,
        grp_fu_2602_p_opcode => grp_hwmm_layer1_fu_339_grp_fu_2602_p_opcode,
        grp_fu_2602_p_dout0 => grp_hwmm_layer1_fu_339_grp_fu_2602_p_dout0,
        grp_fu_2602_p_ce => grp_hwmm_layer1_fu_339_grp_fu_2602_p_ce,
        grp_fu_2606_p_din0 => grp_hwmm_layer1_fu_339_grp_fu_2606_p_din0,
        grp_fu_2606_p_din1 => grp_hwmm_layer1_fu_339_grp_fu_2606_p_din1,
        grp_fu_2606_p_dout0 => grp_hwmm_layer1_fu_339_grp_fu_2606_p_dout0,
        grp_fu_2606_p_ce => grp_hwmm_layer1_fu_339_grp_fu_2606_p_ce,
        grp_fu_2610_p_din0 => grp_hwmm_layer1_fu_339_grp_fu_2610_p_din0,
        grp_fu_2610_p_din1 => grp_hwmm_layer1_fu_339_grp_fu_2610_p_din1,
        grp_fu_2610_p_dout0 => grp_hwmm_layer1_fu_339_grp_fu_2610_p_dout0,
        grp_fu_2610_p_ce => grp_hwmm_layer1_fu_339_grp_fu_2610_p_ce,
        grp_fu_2614_p_din0 => grp_hwmm_layer1_fu_339_grp_fu_2614_p_din0,
        grp_fu_2614_p_din1 => grp_hwmm_layer1_fu_339_grp_fu_2614_p_din1,
        grp_fu_2614_p_dout0 => grp_hwmm_layer1_fu_339_grp_fu_2614_p_dout0,
        grp_fu_2614_p_ce => grp_hwmm_layer1_fu_339_grp_fu_2614_p_ce,
        grp_fu_2618_p_din0 => grp_hwmm_layer1_fu_339_grp_fu_2618_p_din0,
        grp_fu_2618_p_din1 => grp_hwmm_layer1_fu_339_grp_fu_2618_p_din1,
        grp_fu_2618_p_dout0 => grp_hwmm_layer1_fu_339_grp_fu_2618_p_dout0,
        grp_fu_2618_p_ce => grp_hwmm_layer1_fu_339_grp_fu_2618_p_ce,
        grp_fu_2622_p_din0 => grp_hwmm_layer1_fu_339_grp_fu_2622_p_din0,
        grp_fu_2622_p_din1 => grp_hwmm_layer1_fu_339_grp_fu_2622_p_din1,
        grp_fu_2622_p_dout0 => grp_hwmm_layer1_fu_339_grp_fu_2622_p_dout0,
        grp_fu_2622_p_ce => grp_hwmm_layer1_fu_339_grp_fu_2622_p_ce,
        grp_fu_2626_p_din0 => grp_hwmm_layer1_fu_339_grp_fu_2626_p_din0,
        grp_fu_2626_p_din1 => grp_hwmm_layer1_fu_339_grp_fu_2626_p_din1,
        grp_fu_2626_p_dout0 => grp_hwmm_layer1_fu_339_grp_fu_2626_p_dout0,
        grp_fu_2626_p_ce => grp_hwmm_layer1_fu_339_grp_fu_2626_p_ce,
        grp_fu_2630_p_din0 => grp_hwmm_layer1_fu_339_grp_fu_2630_p_din0,
        grp_fu_2630_p_din1 => grp_hwmm_layer1_fu_339_grp_fu_2630_p_din1,
        grp_fu_2630_p_dout0 => grp_hwmm_layer1_fu_339_grp_fu_2630_p_dout0,
        grp_fu_2630_p_ce => grp_hwmm_layer1_fu_339_grp_fu_2630_p_ce,
        grp_fu_2634_p_din0 => grp_hwmm_layer1_fu_339_grp_fu_2634_p_din0,
        grp_fu_2634_p_din1 => grp_hwmm_layer1_fu_339_grp_fu_2634_p_din1,
        grp_fu_2634_p_dout0 => grp_hwmm_layer1_fu_339_grp_fu_2634_p_dout0,
        grp_fu_2634_p_ce => grp_hwmm_layer1_fu_339_grp_fu_2634_p_ce);

    grp_hwmm_layer2_fu_346 : component nn_inference_hwmm_layer2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hwmm_layer2_fu_346_ap_start,
        ap_done => grp_hwmm_layer2_fu_346_ap_done,
        ap_idle => grp_hwmm_layer2_fu_346_ap_idle,
        ap_ready => grp_hwmm_layer2_fu_346_ap_ready,
        input_0_address0 => grp_hwmm_layer2_fu_346_input_0_address0,
        input_0_ce0 => grp_hwmm_layer2_fu_346_input_0_ce0,
        input_0_q0 => temp_output_0_q0,
        input_0_address1 => grp_hwmm_layer2_fu_346_input_0_address1,
        input_0_ce1 => grp_hwmm_layer2_fu_346_input_0_ce1,
        input_0_q1 => temp_output_0_q1,
        output_0_address0 => grp_hwmm_layer2_fu_346_output_0_address0,
        output_0_ce0 => grp_hwmm_layer2_fu_346_output_0_ce0,
        output_0_we0 => grp_hwmm_layer2_fu_346_output_0_we0,
        output_0_d0 => grp_hwmm_layer2_fu_346_output_0_d0,
        output_0_address1 => grp_hwmm_layer2_fu_346_output_0_address1,
        output_0_ce1 => grp_hwmm_layer2_fu_346_output_0_ce1,
        output_0_we1 => grp_hwmm_layer2_fu_346_output_0_we1,
        output_0_d1 => grp_hwmm_layer2_fu_346_output_0_d1,
        grp_fu_2574_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2574_p_din0,
        grp_fu_2574_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2574_p_din1,
        grp_fu_2574_p_opcode => grp_hwmm_layer2_fu_346_grp_fu_2574_p_opcode,
        grp_fu_2574_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2574_p_dout0,
        grp_fu_2574_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2574_p_ce,
        grp_fu_2578_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2578_p_din0,
        grp_fu_2578_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2578_p_din1,
        grp_fu_2578_p_opcode => grp_hwmm_layer2_fu_346_grp_fu_2578_p_opcode,
        grp_fu_2578_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2578_p_dout0,
        grp_fu_2578_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2578_p_ce,
        grp_fu_2582_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2582_p_din0,
        grp_fu_2582_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2582_p_din1,
        grp_fu_2582_p_opcode => grp_hwmm_layer2_fu_346_grp_fu_2582_p_opcode,
        grp_fu_2582_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2582_p_dout0,
        grp_fu_2582_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2582_p_ce,
        grp_fu_2586_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2586_p_din0,
        grp_fu_2586_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2586_p_din1,
        grp_fu_2586_p_opcode => grp_hwmm_layer2_fu_346_grp_fu_2586_p_opcode,
        grp_fu_2586_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2586_p_dout0,
        grp_fu_2586_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2586_p_ce,
        grp_fu_2590_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2590_p_din0,
        grp_fu_2590_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2590_p_din1,
        grp_fu_2590_p_opcode => grp_hwmm_layer2_fu_346_grp_fu_2590_p_opcode,
        grp_fu_2590_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2590_p_dout0,
        grp_fu_2590_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2590_p_ce,
        grp_fu_2594_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2594_p_din0,
        grp_fu_2594_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2594_p_din1,
        grp_fu_2594_p_opcode => grp_hwmm_layer2_fu_346_grp_fu_2594_p_opcode,
        grp_fu_2594_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2594_p_dout0,
        grp_fu_2594_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2594_p_ce,
        grp_fu_2598_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2598_p_din0,
        grp_fu_2598_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2598_p_din1,
        grp_fu_2598_p_opcode => grp_hwmm_layer2_fu_346_grp_fu_2598_p_opcode,
        grp_fu_2598_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2598_p_dout0,
        grp_fu_2598_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2598_p_ce,
        grp_fu_2602_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2602_p_din0,
        grp_fu_2602_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2602_p_din1,
        grp_fu_2602_p_opcode => grp_hwmm_layer2_fu_346_grp_fu_2602_p_opcode,
        grp_fu_2602_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2602_p_dout0,
        grp_fu_2602_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2602_p_ce,
        grp_fu_2638_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2638_p_din0,
        grp_fu_2638_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2638_p_din1,
        grp_fu_2638_p_opcode => grp_hwmm_layer2_fu_346_grp_fu_2638_p_opcode,
        grp_fu_2638_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2638_p_dout0,
        grp_fu_2638_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2638_p_ce,
        grp_fu_2642_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2642_p_din0,
        grp_fu_2642_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2642_p_din1,
        grp_fu_2642_p_opcode => grp_hwmm_layer2_fu_346_grp_fu_2642_p_opcode,
        grp_fu_2642_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2642_p_dout0,
        grp_fu_2642_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2642_p_ce,
        grp_fu_2646_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2646_p_din0,
        grp_fu_2646_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2646_p_din1,
        grp_fu_2646_p_opcode => grp_hwmm_layer2_fu_346_grp_fu_2646_p_opcode,
        grp_fu_2646_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2646_p_dout0,
        grp_fu_2646_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2646_p_ce,
        grp_fu_2650_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2650_p_din0,
        grp_fu_2650_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2650_p_din1,
        grp_fu_2650_p_opcode => grp_hwmm_layer2_fu_346_grp_fu_2650_p_opcode,
        grp_fu_2650_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2650_p_dout0,
        grp_fu_2650_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2650_p_ce,
        grp_fu_2654_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2654_p_din0,
        grp_fu_2654_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2654_p_din1,
        grp_fu_2654_p_opcode => grp_hwmm_layer2_fu_346_grp_fu_2654_p_opcode,
        grp_fu_2654_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2654_p_dout0,
        grp_fu_2654_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2654_p_ce,
        grp_fu_2658_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2658_p_din0,
        grp_fu_2658_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2658_p_din1,
        grp_fu_2658_p_opcode => grp_hwmm_layer2_fu_346_grp_fu_2658_p_opcode,
        grp_fu_2658_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2658_p_dout0,
        grp_fu_2658_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2658_p_ce,
        grp_fu_2662_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2662_p_din0,
        grp_fu_2662_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2662_p_din1,
        grp_fu_2662_p_opcode => grp_hwmm_layer2_fu_346_grp_fu_2662_p_opcode,
        grp_fu_2662_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2662_p_dout0,
        grp_fu_2662_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2662_p_ce,
        grp_fu_2666_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2666_p_din0,
        grp_fu_2666_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2666_p_din1,
        grp_fu_2666_p_opcode => grp_hwmm_layer2_fu_346_grp_fu_2666_p_opcode,
        grp_fu_2666_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2666_p_dout0,
        grp_fu_2666_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2666_p_ce,
        grp_fu_2606_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2606_p_din0,
        grp_fu_2606_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2606_p_din1,
        grp_fu_2606_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2606_p_dout0,
        grp_fu_2606_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2606_p_ce,
        grp_fu_2610_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2610_p_din0,
        grp_fu_2610_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2610_p_din1,
        grp_fu_2610_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2610_p_dout0,
        grp_fu_2610_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2610_p_ce,
        grp_fu_2614_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2614_p_din0,
        grp_fu_2614_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2614_p_din1,
        grp_fu_2614_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2614_p_dout0,
        grp_fu_2614_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2614_p_ce,
        grp_fu_2618_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2618_p_din0,
        grp_fu_2618_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2618_p_din1,
        grp_fu_2618_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2618_p_dout0,
        grp_fu_2618_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2618_p_ce,
        grp_fu_2622_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2622_p_din0,
        grp_fu_2622_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2622_p_din1,
        grp_fu_2622_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2622_p_dout0,
        grp_fu_2622_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2622_p_ce,
        grp_fu_2626_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2626_p_din0,
        grp_fu_2626_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2626_p_din1,
        grp_fu_2626_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2626_p_dout0,
        grp_fu_2626_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2626_p_ce,
        grp_fu_2630_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2630_p_din0,
        grp_fu_2630_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2630_p_din1,
        grp_fu_2630_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2630_p_dout0,
        grp_fu_2630_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2630_p_ce,
        grp_fu_2634_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2634_p_din0,
        grp_fu_2634_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2634_p_din1,
        grp_fu_2634_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2634_p_dout0,
        grp_fu_2634_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2634_p_ce,
        grp_fu_2670_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2670_p_din0,
        grp_fu_2670_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2670_p_din1,
        grp_fu_2670_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2670_p_dout0,
        grp_fu_2670_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2670_p_ce,
        grp_fu_2674_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2674_p_din0,
        grp_fu_2674_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2674_p_din1,
        grp_fu_2674_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2674_p_dout0,
        grp_fu_2674_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2674_p_ce,
        grp_fu_2678_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2678_p_din0,
        grp_fu_2678_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2678_p_din1,
        grp_fu_2678_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2678_p_dout0,
        grp_fu_2678_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2678_p_ce,
        grp_fu_2682_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2682_p_din0,
        grp_fu_2682_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2682_p_din1,
        grp_fu_2682_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2682_p_dout0,
        grp_fu_2682_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2682_p_ce,
        grp_fu_2686_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2686_p_din0,
        grp_fu_2686_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2686_p_din1,
        grp_fu_2686_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2686_p_dout0,
        grp_fu_2686_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2686_p_ce,
        grp_fu_2690_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2690_p_din0,
        grp_fu_2690_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2690_p_din1,
        grp_fu_2690_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2690_p_dout0,
        grp_fu_2690_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2690_p_ce,
        grp_fu_2694_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2694_p_din0,
        grp_fu_2694_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2694_p_din1,
        grp_fu_2694_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2694_p_dout0,
        grp_fu_2694_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2694_p_ce,
        grp_fu_2698_p_din0 => grp_hwmm_layer2_fu_346_grp_fu_2698_p_din0,
        grp_fu_2698_p_din1 => grp_hwmm_layer2_fu_346_grp_fu_2698_p_din1,
        grp_fu_2698_p_dout0 => grp_hwmm_layer2_fu_346_grp_fu_2698_p_dout0,
        grp_fu_2698_p_ce => grp_hwmm_layer2_fu_346_grp_fu_2698_p_ce);

    grp_hwmm_layer3_fu_352 : component nn_inference_hwmm_layer3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hwmm_layer3_fu_352_ap_start,
        ap_done => grp_hwmm_layer3_fu_352_ap_done,
        ap_idle => grp_hwmm_layer3_fu_352_ap_idle,
        ap_ready => grp_hwmm_layer3_fu_352_ap_ready,
        input_0_address0 => grp_hwmm_layer3_fu_352_input_0_address0,
        input_0_ce0 => grp_hwmm_layer3_fu_352_input_0_ce0,
        input_0_q0 => temp_output2_0_q0,
        ap_return_0 => grp_hwmm_layer3_fu_352_ap_return_0,
        ap_return_1 => grp_hwmm_layer3_fu_352_ap_return_1,
        ap_return_2 => grp_hwmm_layer3_fu_352_ap_return_2,
        ap_return_3 => grp_hwmm_layer3_fu_352_ap_return_3,
        ap_return_4 => grp_hwmm_layer3_fu_352_ap_return_4,
        ap_return_5 => grp_hwmm_layer3_fu_352_ap_return_5,
        ap_return_6 => grp_hwmm_layer3_fu_352_ap_return_6,
        ap_return_7 => grp_hwmm_layer3_fu_352_ap_return_7,
        ap_return_8 => grp_hwmm_layer3_fu_352_ap_return_8,
        ap_return_9 => grp_hwmm_layer3_fu_352_ap_return_9,
        grp_fu_2574_p_din0 => grp_hwmm_layer3_fu_352_grp_fu_2574_p_din0,
        grp_fu_2574_p_din1 => grp_hwmm_layer3_fu_352_grp_fu_2574_p_din1,
        grp_fu_2574_p_opcode => grp_hwmm_layer3_fu_352_grp_fu_2574_p_opcode,
        grp_fu_2574_p_dout0 => grp_hwmm_layer3_fu_352_grp_fu_2574_p_dout0,
        grp_fu_2574_p_ce => grp_hwmm_layer3_fu_352_grp_fu_2574_p_ce,
        grp_fu_2578_p_din0 => grp_hwmm_layer3_fu_352_grp_fu_2578_p_din0,
        grp_fu_2578_p_din1 => grp_hwmm_layer3_fu_352_grp_fu_2578_p_din1,
        grp_fu_2578_p_opcode => grp_hwmm_layer3_fu_352_grp_fu_2578_p_opcode,
        grp_fu_2578_p_dout0 => grp_hwmm_layer3_fu_352_grp_fu_2578_p_dout0,
        grp_fu_2578_p_ce => grp_hwmm_layer3_fu_352_grp_fu_2578_p_ce,
        grp_fu_2582_p_din0 => grp_hwmm_layer3_fu_352_grp_fu_2582_p_din0,
        grp_fu_2582_p_din1 => grp_hwmm_layer3_fu_352_grp_fu_2582_p_din1,
        grp_fu_2582_p_opcode => grp_hwmm_layer3_fu_352_grp_fu_2582_p_opcode,
        grp_fu_2582_p_dout0 => grp_hwmm_layer3_fu_352_grp_fu_2582_p_dout0,
        grp_fu_2582_p_ce => grp_hwmm_layer3_fu_352_grp_fu_2582_p_ce,
        grp_fu_2586_p_din0 => grp_hwmm_layer3_fu_352_grp_fu_2586_p_din0,
        grp_fu_2586_p_din1 => grp_hwmm_layer3_fu_352_grp_fu_2586_p_din1,
        grp_fu_2586_p_opcode => grp_hwmm_layer3_fu_352_grp_fu_2586_p_opcode,
        grp_fu_2586_p_dout0 => grp_hwmm_layer3_fu_352_grp_fu_2586_p_dout0,
        grp_fu_2586_p_ce => grp_hwmm_layer3_fu_352_grp_fu_2586_p_ce,
        grp_fu_2590_p_din0 => grp_hwmm_layer3_fu_352_grp_fu_2590_p_din0,
        grp_fu_2590_p_din1 => grp_hwmm_layer3_fu_352_grp_fu_2590_p_din1,
        grp_fu_2590_p_opcode => grp_hwmm_layer3_fu_352_grp_fu_2590_p_opcode,
        grp_fu_2590_p_dout0 => grp_hwmm_layer3_fu_352_grp_fu_2590_p_dout0,
        grp_fu_2590_p_ce => grp_hwmm_layer3_fu_352_grp_fu_2590_p_ce,
        grp_fu_2594_p_din0 => grp_hwmm_layer3_fu_352_grp_fu_2594_p_din0,
        grp_fu_2594_p_din1 => grp_hwmm_layer3_fu_352_grp_fu_2594_p_din1,
        grp_fu_2594_p_opcode => grp_hwmm_layer3_fu_352_grp_fu_2594_p_opcode,
        grp_fu_2594_p_dout0 => grp_hwmm_layer3_fu_352_grp_fu_2594_p_dout0,
        grp_fu_2594_p_ce => grp_hwmm_layer3_fu_352_grp_fu_2594_p_ce,
        grp_fu_2598_p_din0 => grp_hwmm_layer3_fu_352_grp_fu_2598_p_din0,
        grp_fu_2598_p_din1 => grp_hwmm_layer3_fu_352_grp_fu_2598_p_din1,
        grp_fu_2598_p_opcode => grp_hwmm_layer3_fu_352_grp_fu_2598_p_opcode,
        grp_fu_2598_p_dout0 => grp_hwmm_layer3_fu_352_grp_fu_2598_p_dout0,
        grp_fu_2598_p_ce => grp_hwmm_layer3_fu_352_grp_fu_2598_p_ce,
        grp_fu_2602_p_din0 => grp_hwmm_layer3_fu_352_grp_fu_2602_p_din0,
        grp_fu_2602_p_din1 => grp_hwmm_layer3_fu_352_grp_fu_2602_p_din1,
        grp_fu_2602_p_opcode => grp_hwmm_layer3_fu_352_grp_fu_2602_p_opcode,
        grp_fu_2602_p_dout0 => grp_hwmm_layer3_fu_352_grp_fu_2602_p_dout0,
        grp_fu_2602_p_ce => grp_hwmm_layer3_fu_352_grp_fu_2602_p_ce,
        grp_fu_2638_p_din0 => grp_hwmm_layer3_fu_352_grp_fu_2638_p_din0,
        grp_fu_2638_p_din1 => grp_hwmm_layer3_fu_352_grp_fu_2638_p_din1,
        grp_fu_2638_p_opcode => grp_hwmm_layer3_fu_352_grp_fu_2638_p_opcode,
        grp_fu_2638_p_dout0 => grp_hwmm_layer3_fu_352_grp_fu_2638_p_dout0,
        grp_fu_2638_p_ce => grp_hwmm_layer3_fu_352_grp_fu_2638_p_ce,
        grp_fu_2642_p_din0 => grp_hwmm_layer3_fu_352_grp_fu_2642_p_din0,
        grp_fu_2642_p_din1 => grp_hwmm_layer3_fu_352_grp_fu_2642_p_din1,
        grp_fu_2642_p_opcode => grp_hwmm_layer3_fu_352_grp_fu_2642_p_opcode,
        grp_fu_2642_p_dout0 => grp_hwmm_layer3_fu_352_grp_fu_2642_p_dout0,
        grp_fu_2642_p_ce => grp_hwmm_layer3_fu_352_grp_fu_2642_p_ce,
        grp_fu_2606_p_din0 => grp_hwmm_layer3_fu_352_grp_fu_2606_p_din0,
        grp_fu_2606_p_din1 => grp_hwmm_layer3_fu_352_grp_fu_2606_p_din1,
        grp_fu_2606_p_dout0 => grp_hwmm_layer3_fu_352_grp_fu_2606_p_dout0,
        grp_fu_2606_p_ce => grp_hwmm_layer3_fu_352_grp_fu_2606_p_ce,
        grp_fu_2610_p_din0 => grp_hwmm_layer3_fu_352_grp_fu_2610_p_din0,
        grp_fu_2610_p_din1 => grp_hwmm_layer3_fu_352_grp_fu_2610_p_din1,
        grp_fu_2610_p_dout0 => grp_hwmm_layer3_fu_352_grp_fu_2610_p_dout0,
        grp_fu_2610_p_ce => grp_hwmm_layer3_fu_352_grp_fu_2610_p_ce,
        grp_fu_2614_p_din0 => grp_hwmm_layer3_fu_352_grp_fu_2614_p_din0,
        grp_fu_2614_p_din1 => grp_hwmm_layer3_fu_352_grp_fu_2614_p_din1,
        grp_fu_2614_p_dout0 => grp_hwmm_layer3_fu_352_grp_fu_2614_p_dout0,
        grp_fu_2614_p_ce => grp_hwmm_layer3_fu_352_grp_fu_2614_p_ce,
        grp_fu_2618_p_din0 => grp_hwmm_layer3_fu_352_grp_fu_2618_p_din0,
        grp_fu_2618_p_din1 => grp_hwmm_layer3_fu_352_grp_fu_2618_p_din1,
        grp_fu_2618_p_dout0 => grp_hwmm_layer3_fu_352_grp_fu_2618_p_dout0,
        grp_fu_2618_p_ce => grp_hwmm_layer3_fu_352_grp_fu_2618_p_ce,
        grp_fu_2622_p_din0 => grp_hwmm_layer3_fu_352_grp_fu_2622_p_din0,
        grp_fu_2622_p_din1 => grp_hwmm_layer3_fu_352_grp_fu_2622_p_din1,
        grp_fu_2622_p_dout0 => grp_hwmm_layer3_fu_352_grp_fu_2622_p_dout0,
        grp_fu_2622_p_ce => grp_hwmm_layer3_fu_352_grp_fu_2622_p_ce,
        grp_fu_2626_p_din0 => grp_hwmm_layer3_fu_352_grp_fu_2626_p_din0,
        grp_fu_2626_p_din1 => grp_hwmm_layer3_fu_352_grp_fu_2626_p_din1,
        grp_fu_2626_p_dout0 => grp_hwmm_layer3_fu_352_grp_fu_2626_p_dout0,
        grp_fu_2626_p_ce => grp_hwmm_layer3_fu_352_grp_fu_2626_p_ce,
        grp_fu_2630_p_din0 => grp_hwmm_layer3_fu_352_grp_fu_2630_p_din0,
        grp_fu_2630_p_din1 => grp_hwmm_layer3_fu_352_grp_fu_2630_p_din1,
        grp_fu_2630_p_dout0 => grp_hwmm_layer3_fu_352_grp_fu_2630_p_dout0,
        grp_fu_2630_p_ce => grp_hwmm_layer3_fu_352_grp_fu_2630_p_ce,
        grp_fu_2634_p_din0 => grp_hwmm_layer3_fu_352_grp_fu_2634_p_din0,
        grp_fu_2634_p_din1 => grp_hwmm_layer3_fu_352_grp_fu_2634_p_din1,
        grp_fu_2634_p_dout0 => grp_hwmm_layer3_fu_352_grp_fu_2634_p_dout0,
        grp_fu_2634_p_ce => grp_hwmm_layer3_fu_352_grp_fu_2634_p_ce,
        grp_fu_2670_p_din0 => grp_hwmm_layer3_fu_352_grp_fu_2670_p_din0,
        grp_fu_2670_p_din1 => grp_hwmm_layer3_fu_352_grp_fu_2670_p_din1,
        grp_fu_2670_p_dout0 => grp_hwmm_layer3_fu_352_grp_fu_2670_p_dout0,
        grp_fu_2670_p_ce => grp_hwmm_layer3_fu_352_grp_fu_2670_p_ce,
        grp_fu_2674_p_din0 => grp_hwmm_layer3_fu_352_grp_fu_2674_p_din0,
        grp_fu_2674_p_din1 => grp_hwmm_layer3_fu_352_grp_fu_2674_p_din1,
        grp_fu_2674_p_dout0 => grp_hwmm_layer3_fu_352_grp_fu_2674_p_dout0,
        grp_fu_2674_p_ce => grp_hwmm_layer3_fu_352_grp_fu_2674_p_ce);

    grp_hw_act_layer1_fu_357 : component nn_inference_hw_act_layer1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hw_act_layer1_fu_357_ap_start,
        ap_done => grp_hw_act_layer1_fu_357_ap_done,
        ap_idle => grp_hw_act_layer1_fu_357_ap_idle,
        ap_ready => grp_hw_act_layer1_fu_357_ap_ready,
        output_0_address0 => grp_hw_act_layer1_fu_357_output_0_address0,
        output_0_ce0 => grp_hw_act_layer1_fu_357_output_0_ce0,
        output_0_we0 => grp_hw_act_layer1_fu_357_output_0_we0,
        output_0_d0 => grp_hw_act_layer1_fu_357_output_0_d0,
        output_0_q0 => temp_output_0_q0,
        output_0_address1 => grp_hw_act_layer1_fu_357_output_0_address1,
        output_0_ce1 => grp_hw_act_layer1_fu_357_output_0_ce1,
        output_0_we1 => grp_hw_act_layer1_fu_357_output_0_we1,
        output_0_d1 => grp_hw_act_layer1_fu_357_output_0_d1,
        output_0_q1 => temp_output_0_q1,
        grp_fu_362_p_din0 => grp_hw_act_layer1_fu_357_grp_fu_362_p_din0,
        grp_fu_362_p_din1 => grp_hw_act_layer1_fu_357_grp_fu_362_p_din1,
        grp_fu_362_p_opcode => grp_hw_act_layer1_fu_357_grp_fu_362_p_opcode,
        grp_fu_362_p_dout0 => grp_hw_act_layer1_fu_357_grp_fu_362_p_dout0,
        grp_fu_362_p_ce => grp_hw_act_layer1_fu_357_grp_fu_362_p_ce,
        grp_fu_367_p_din0 => grp_hw_act_layer1_fu_357_grp_fu_367_p_din0,
        grp_fu_367_p_din1 => grp_hw_act_layer1_fu_357_grp_fu_367_p_din1,
        grp_fu_367_p_opcode => grp_hw_act_layer1_fu_357_grp_fu_367_p_opcode,
        grp_fu_367_p_dout0 => grp_hw_act_layer1_fu_357_grp_fu_367_p_dout0,
        grp_fu_367_p_ce => grp_hw_act_layer1_fu_357_grp_fu_367_p_ce);

    fcmp_32ns_32ns_1_2_no_dsp_1_U80 : component nn_inference_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_362_p0,
        din1 => grp_fu_362_p1,
        ce => grp_fu_362_ce,
        opcode => grp_fu_362_opcode,
        dout => grp_fu_362_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U81 : component nn_inference_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_367_p0,
        din1 => grp_fu_367_p1,
        ce => grp_fu_367_ce,
        opcode => grp_fu_367_opcode,
        dout => grp_fu_367_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U82 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2574_p0,
        din1 => grp_fu_2574_p1,
        ce => grp_fu_2574_ce,
        dout => grp_fu_2574_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U83 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2578_p0,
        din1 => grp_fu_2578_p1,
        ce => grp_fu_2578_ce,
        dout => grp_fu_2578_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U84 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2582_p0,
        din1 => grp_fu_2582_p1,
        ce => grp_fu_2582_ce,
        dout => grp_fu_2582_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U85 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2586_p0,
        din1 => grp_fu_2586_p1,
        ce => grp_fu_2586_ce,
        dout => grp_fu_2586_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U86 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2590_p0,
        din1 => grp_fu_2590_p1,
        ce => grp_fu_2590_ce,
        dout => grp_fu_2590_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U87 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2594_p0,
        din1 => grp_fu_2594_p1,
        ce => grp_fu_2594_ce,
        dout => grp_fu_2594_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U88 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2598_p0,
        din1 => grp_fu_2598_p1,
        ce => grp_fu_2598_ce,
        dout => grp_fu_2598_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U89 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2602_p0,
        din1 => grp_fu_2602_p1,
        ce => grp_fu_2602_ce,
        dout => grp_fu_2602_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U90 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2606_p0,
        din1 => grp_fu_2606_p1,
        ce => grp_fu_2606_ce,
        dout => grp_fu_2606_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U91 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2610_p0,
        din1 => grp_fu_2610_p1,
        ce => grp_fu_2610_ce,
        dout => grp_fu_2610_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U92 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2614_p0,
        din1 => grp_fu_2614_p1,
        ce => grp_fu_2614_ce,
        dout => grp_fu_2614_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U93 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2618_p0,
        din1 => grp_fu_2618_p1,
        ce => grp_fu_2618_ce,
        dout => grp_fu_2618_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U94 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2622_p0,
        din1 => grp_fu_2622_p1,
        ce => grp_fu_2622_ce,
        dout => grp_fu_2622_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U95 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2626_p0,
        din1 => grp_fu_2626_p1,
        ce => grp_fu_2626_ce,
        dout => grp_fu_2626_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U96 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2630_p0,
        din1 => grp_fu_2630_p1,
        ce => grp_fu_2630_ce,
        dout => grp_fu_2630_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U97 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2634_p0,
        din1 => grp_fu_2634_p1,
        ce => grp_fu_2634_ce,
        dout => grp_fu_2634_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U98 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2638_p0,
        din1 => grp_fu_2638_p1,
        ce => grp_fu_2638_ce,
        dout => grp_fu_2638_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U99 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2642_p0,
        din1 => grp_fu_2642_p1,
        ce => grp_fu_2642_ce,
        dout => grp_fu_2642_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U100 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2646_p0,
        din1 => grp_fu_2646_p1,
        ce => grp_fu_2646_ce,
        dout => grp_fu_2646_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U101 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2650_p0,
        din1 => grp_fu_2650_p1,
        ce => grp_fu_2650_ce,
        dout => grp_fu_2650_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U102 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2654_p0,
        din1 => grp_fu_2654_p1,
        ce => grp_fu_2654_ce,
        dout => grp_fu_2654_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U103 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2658_p0,
        din1 => grp_fu_2658_p1,
        ce => grp_fu_2658_ce,
        dout => grp_fu_2658_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U104 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2662_p0,
        din1 => grp_fu_2662_p1,
        ce => grp_fu_2662_ce,
        dout => grp_fu_2662_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U105 : component nn_inference_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2666_p0,
        din1 => grp_fu_2666_p1,
        ce => grp_fu_2666_ce,
        dout => grp_fu_2666_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U106 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2670_p0,
        din1 => grp_fu_2670_p1,
        ce => grp_fu_2670_ce,
        dout => grp_fu_2670_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U107 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2674_p0,
        din1 => grp_fu_2674_p1,
        ce => grp_fu_2674_ce,
        dout => grp_fu_2674_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U108 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2678_p0,
        din1 => grp_fu_2678_p1,
        ce => grp_fu_2678_ce,
        dout => grp_fu_2678_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U109 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2682_p0,
        din1 => grp_fu_2682_p1,
        ce => grp_fu_2682_ce,
        dout => grp_fu_2682_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U110 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2686_p0,
        din1 => grp_fu_2686_p1,
        ce => grp_fu_2686_ce,
        dout => grp_fu_2686_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U111 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2690_p0,
        din1 => grp_fu_2690_p1,
        ce => grp_fu_2690_ce,
        dout => grp_fu_2690_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U112 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2694_p0,
        din1 => grp_fu_2694_p1,
        ce => grp_fu_2694_ce,
        dout => grp_fu_2694_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U113 : component nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2698_p0,
        din1 => grp_fu_2698_p1,
        ce => grp_fu_2698_ce,
        dout => grp_fu_2698_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_hw_act_layer1_fu_357_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hw_act_layer1_fu_357_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_hw_act_layer1_fu_357_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hw_act_layer1_fu_357_ap_ready = ap_const_logic_1)) then 
                    grp_hw_act_layer1_fu_357_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hwmm_layer1_fu_339_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hwmm_layer1_fu_339_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_hwmm_layer1_fu_339_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hwmm_layer1_fu_339_ap_ready = ap_const_logic_1)) then 
                    grp_hwmm_layer1_fu_339_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hwmm_layer2_fu_346_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hwmm_layer2_fu_346_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_hwmm_layer2_fu_346_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hwmm_layer2_fu_346_ap_ready = ap_const_logic_1)) then 
                    grp_hwmm_layer2_fu_346_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hwmm_layer3_fu_352_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hwmm_layer3_fu_352_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                    grp_hwmm_layer3_fu_352_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hwmm_layer3_fu_352_ap_ready = ap_const_logic_1)) then 
                    grp_hwmm_layer3_fu_352_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    empty_11_reg_317_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond163_fu_391_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                empty_11_reg_317 <= empty_12_fu_385_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                empty_11_reg_317 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    empty_14_reg_328_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond152_fu_408_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                empty_14_reg_328 <= empty_15_fu_402_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                empty_14_reg_328 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    reg_373_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                reg_373 <= temp_output2_0_q0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                reg_373 <= temp_output2_0_q1;
            end if; 
        end if;
    end process;

    reg_379_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                reg_379 <= temp_output2_0_q1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                reg_379 <= temp_output2_0_q0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state42)) then
                and_ln97_12_reg_2519 <= and_ln97_12_fu_1879_p2;
                max_val_15_reg_2524 <= max_val_15_fu_1885_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state46)) then
                and_ln97_16_reg_2543 <= and_ln97_16_fu_2075_p2;
                max_val_17_reg_2548 <= max_val_17_fu_2081_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then
                and_ln97_2_reg_2458 <= and_ln97_2_fu_1375_p2;
                max_val_3_reg_2464 <= max_val_3_fu_1381_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state34)) then
                and_ln97_4_reg_2471 <= and_ln97_4_fu_1463_p2;
                max_val_5_reg_2476 <= max_val_5_fu_1469_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state38)) then
                and_ln97_8_reg_2495 <= and_ln97_8_fu_1679_p2;
                max_val_9_reg_2500 <= max_val_9_fu_1685_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                and_ln97_reg_2445 <= and_ln97_fu_1286_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state47)) then
                icmp_ln97_34_reg_2554 <= icmp_ln97_34_fu_2121_p2;
                icmp_ln97_35_reg_2559 <= icmp_ln97_35_fu_2127_p2;
                icmp_ln97_36_reg_2564 <= icmp_ln97_36_fu_2133_p2;
                icmp_ln97_37_reg_2569 <= icmp_ln97_37_fu_2139_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state36)) then
                max_idx_1_reg_2483 <= max_idx_1_fu_1589_p3;
                max_val_7_reg_2488 <= max_val_7_fu_1597_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state40)) then
                max_idx_2_reg_2507 <= max_idx_2_fu_1789_p3;
                max_val_14_reg_2512 <= max_val_14_fu_1797_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state44)) then
                max_idx_3_reg_2531 <= max_idx_3_fu_1986_p3;
                max_val_16_reg_2536 <= max_val_16_fu_1993_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then
                max_val_10_reg_2418 <= grp_hwmm_layer3_fu_352_ap_return_6;
                max_val_11_reg_2425 <= grp_hwmm_layer3_fu_352_ap_return_7;
                max_val_12_reg_2432 <= grp_hwmm_layer3_fu_352_ap_return_8;
                max_val_13_reg_2411 <= grp_hwmm_layer3_fu_352_ap_return_5;
                max_val_2_reg_2383 <= grp_hwmm_layer3_fu_352_ap_return_1;
                max_val_4_reg_2390 <= grp_hwmm_layer3_fu_352_ap_return_2;
                max_val_6_reg_2397 <= grp_hwmm_layer3_fu_352_ap_return_3;
                max_val_8_reg_2404 <= grp_hwmm_layer3_fu_352_ap_return_4;
                max_val_reg_2376 <= grp_hwmm_layer3_fu_352_ap_return_0;
                temp_output3_0_9_ret_reg_2439 <= grp_hwmm_layer3_fu_352_ap_return_9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                max_val_1_reg_2451 <= max_val_1_fu_1292_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                temp_output2_0_load_10_reg_2328 <= temp_output2_0_q0;
                temp_output2_0_load_11_reg_2335 <= temp_output2_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                temp_output2_0_load_12_reg_2352 <= temp_output2_0_q0;
                temp_output2_0_load_13_reg_2359 <= temp_output2_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                temp_output2_0_load_2_reg_2232 <= temp_output2_0_q0;
                temp_output2_0_load_3_reg_2239 <= temp_output2_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                temp_output2_0_load_4_reg_2256 <= temp_output2_0_q0;
                temp_output2_0_load_5_reg_2263 <= temp_output2_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                temp_output2_0_load_6_reg_2280 <= temp_output2_0_q0;
                temp_output2_0_load_7_reg_2287 <= temp_output2_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                temp_output2_0_load_8_reg_2304 <= temp_output2_0_q0;
                temp_output2_0_load_9_reg_2311 <= temp_output2_0_q1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_ap_done, grp_hwmm_layer2_fu_346_ap_done, grp_hwmm_layer3_fu_352_ap_done, grp_hw_act_layer1_fu_357_ap_done, exitcond163_fu_391_p2, exitcond152_fu_408_p2, ap_CS_fsm_state6, ap_CS_fsm_state10)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond163_fu_391_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((exitcond152_fu_408_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_hwmm_layer1_fu_339_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_hw_act_layer1_fu_357_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_hwmm_layer2_fu_346_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                if (((grp_hwmm_layer3_fu_352_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state28))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    and_ln80_10_fu_948_p2 <= (or_ln80_10_fu_942_p2 and grp_fu_362_p2);
    and_ln80_11_fu_997_p2 <= (or_ln80_11_fu_991_p2 and grp_fu_367_p2);
    and_ln80_12_fu_1046_p2 <= (or_ln80_12_fu_1040_p2 and grp_fu_362_p2);
    and_ln80_13_fu_1095_p2 <= (or_ln80_13_fu_1089_p2 and grp_fu_367_p2);
    and_ln80_14_fu_1145_p2 <= (or_ln80_14_fu_1139_p2 and grp_fu_362_p2);
    and_ln80_15_fu_1196_p2 <= (or_ln80_15_fu_1190_p2 and grp_fu_367_p2);
    and_ln80_1_fu_506_p2 <= (or_ln80_1_fu_500_p2 and grp_fu_367_p2);
    and_ln80_2_fu_556_p2 <= (or_ln80_2_fu_550_p2 and grp_fu_362_p2);
    and_ln80_3_fu_605_p2 <= (or_ln80_3_fu_599_p2 and grp_fu_367_p2);
    and_ln80_4_fu_654_p2 <= (or_ln80_4_fu_648_p2 and grp_fu_362_p2);
    and_ln80_5_fu_703_p2 <= (or_ln80_5_fu_697_p2 and grp_fu_367_p2);
    and_ln80_6_fu_752_p2 <= (or_ln80_6_fu_746_p2 and grp_fu_362_p2);
    and_ln80_7_fu_801_p2 <= (or_ln80_7_fu_795_p2 and grp_fu_367_p2);
    and_ln80_8_fu_850_p2 <= (or_ln80_8_fu_844_p2 and grp_fu_362_p2);
    and_ln80_9_fu_899_p2 <= (or_ln80_9_fu_893_p2 and grp_fu_367_p2);
    and_ln80_fu_455_p2 <= (or_ln80_fu_449_p2 and grp_fu_362_p2);
    and_ln97_10_fu_1770_p2 <= (grp_fu_362_p2 and and_ln97_9_fu_1764_p2);
    and_ln97_11_fu_1873_p2 <= (or_ln97_17_fu_1867_p2 and or_ln97_16_fu_1849_p2);
    and_ln97_12_fu_1879_p2 <= (grp_fu_362_p2 and and_ln97_11_fu_1873_p2);
    and_ln97_13_fu_1961_p2 <= (or_ln97_19_fu_1955_p2 and or_ln97_18_fu_1937_p2);
    and_ln97_14_fu_1967_p2 <= (grp_fu_362_p2 and and_ln97_13_fu_1961_p2);
    and_ln97_15_fu_2069_p2 <= (or_ln97_21_fu_2063_p2 and or_ln97_20_fu_2045_p2);
    and_ln97_16_fu_2075_p2 <= (grp_fu_362_p2 and and_ln97_15_fu_2069_p2);
    and_ln97_17_fu_2156_p2 <= (or_ln97_23_fu_2152_p2 and or_ln97_22_fu_2148_p2);
    and_ln97_18_fu_2162_p2 <= (grp_fu_362_p2 and and_ln97_17_fu_2156_p2);
    and_ln97_1_fu_1369_p2 <= (or_ln97_7_fu_1363_p2 and or_ln97_6_fu_1345_p2);
    and_ln97_2_fu_1375_p2 <= (grp_fu_362_p2 and and_ln97_1_fu_1369_p2);
    and_ln97_3_fu_1457_p2 <= (or_ln97_9_fu_1451_p2 and or_ln97_8_fu_1433_p2);
    and_ln97_4_fu_1463_p2 <= (grp_fu_362_p2 and and_ln97_3_fu_1457_p2);
    and_ln97_5_fu_1564_p2 <= (or_ln97_11_fu_1558_p2 and or_ln97_10_fu_1540_p2);
    and_ln97_6_fu_1570_p2 <= (grp_fu_362_p2 and and_ln97_5_fu_1564_p2);
    and_ln97_7_fu_1673_p2 <= (or_ln97_13_fu_1667_p2 and or_ln97_12_fu_1649_p2);
    and_ln97_8_fu_1679_p2 <= (grp_fu_362_p2 and and_ln97_7_fu_1673_p2);
    and_ln97_9_fu_1764_p2 <= (or_ln97_15_fu_1758_p2 and or_ln97_14_fu_1740_p2);
    and_ln97_fu_1286_p2 <= (or_ln97_5_fu_1280_p2 and grp_fu_362_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    bitcast_ln80_10_fu_913_p1 <= temp_output2_0_load_10_reg_2328;
    bitcast_ln80_11_fu_962_p1 <= temp_output2_0_load_11_reg_2335;
    bitcast_ln80_12_fu_1011_p1 <= temp_output2_0_load_12_reg_2352;
    bitcast_ln80_13_fu_1060_p1 <= temp_output2_0_load_13_reg_2359;
    bitcast_ln80_14_fu_1109_p1 <= reg_373;
    bitcast_ln80_15_fu_1160_p1 <= reg_379;
    bitcast_ln80_1_fu_470_p1 <= reg_379;
    bitcast_ln80_2_fu_521_p1 <= temp_output2_0_load_2_reg_2232;
    bitcast_ln80_3_fu_570_p1 <= temp_output2_0_load_3_reg_2239;
    bitcast_ln80_4_fu_619_p1 <= temp_output2_0_load_4_reg_2256;
    bitcast_ln80_5_fu_668_p1 <= temp_output2_0_load_5_reg_2263;
    bitcast_ln80_6_fu_717_p1 <= temp_output2_0_load_6_reg_2280;
    bitcast_ln80_7_fu_766_p1 <= temp_output2_0_load_7_reg_2287;
    bitcast_ln80_8_fu_815_p1 <= temp_output2_0_load_8_reg_2304;
    bitcast_ln80_9_fu_864_p1 <= temp_output2_0_load_9_reg_2311;
    bitcast_ln80_fu_419_p1 <= reg_373;
    bitcast_ln97_10_fu_1711_p1 <= max_val_9_reg_2500;
    bitcast_ln97_11_fu_1803_p1 <= max_val_10_reg_2418;
    bitcast_ln97_12_fu_1820_p1 <= max_val_14_reg_2512;
    bitcast_ln97_13_fu_1891_p1 <= max_val_11_reg_2425;
    bitcast_ln97_14_fu_1908_p1 <= max_val_15_reg_2524;
    bitcast_ln97_15_fu_1999_p1 <= max_val_12_reg_2432;
    bitcast_ln97_16_fu_2016_p1 <= max_val_16_reg_2536;
    bitcast_ln97_17_fu_2087_p1 <= temp_output3_0_9_ret_reg_2439;
    bitcast_ln97_18_fu_2104_p1 <= max_val_17_reg_2548;
    bitcast_ln97_1_fu_1299_p1 <= max_val_2_reg_2383;
    bitcast_ln97_2_fu_1316_p1 <= max_val_1_reg_2451;
    bitcast_ln97_3_fu_1387_p1 <= max_val_4_reg_2390;
    bitcast_ln97_4_fu_1404_p1 <= max_val_3_reg_2464;
    bitcast_ln97_5_fu_1494_p1 <= max_val_6_reg_2397;
    bitcast_ln97_6_fu_1511_p1 <= max_val_5_reg_2476;
    bitcast_ln97_7_fu_1603_p1 <= max_val_8_reg_2404;
    bitcast_ln97_8_fu_1620_p1 <= max_val_7_reg_2488;
    bitcast_ln97_9_fu_1694_p1 <= max_val_13_reg_2411;
    bitcast_ln97_fu_1251_p1 <= max_val_reg_2376;
    empty_12_fu_385_p2 <= std_logic_vector(unsigned(empty_11_reg_317) + unsigned(ap_const_lv6_1));
    empty_15_fu_402_p2 <= std_logic_vector(unsigned(empty_14_reg_328) + unsigned(ap_const_lv5_1));
    exitcond152_fu_408_p2 <= "1" when (empty_14_reg_328 = ap_const_lv5_10) else "0";
    exitcond163_fu_391_p2 <= "1" when (empty_11_reg_317 = ap_const_lv6_20) else "0";

    grp_fu_2574_ce_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2574_p_ce, grp_hwmm_layer2_fu_346_grp_fu_2574_p_ce, grp_hwmm_layer3_fu_352_grp_fu_2574_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2574_ce <= grp_hwmm_layer3_fu_352_grp_fu_2574_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2574_ce <= grp_hwmm_layer2_fu_346_grp_fu_2574_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2574_ce <= grp_hwmm_layer1_fu_339_grp_fu_2574_p_ce;
        else 
            grp_fu_2574_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2574_p0_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2574_p_din0, grp_hwmm_layer2_fu_346_grp_fu_2574_p_din0, grp_hwmm_layer3_fu_352_grp_fu_2574_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2574_p0 <= grp_hwmm_layer3_fu_352_grp_fu_2574_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2574_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2574_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2574_p0 <= grp_hwmm_layer1_fu_339_grp_fu_2574_p_din0;
        end if; 
    end process;


    grp_fu_2574_p1_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2574_p_din1, grp_hwmm_layer2_fu_346_grp_fu_2574_p_din1, grp_hwmm_layer3_fu_352_grp_fu_2574_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2574_p1 <= grp_hwmm_layer3_fu_352_grp_fu_2574_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2574_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2574_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2574_p1 <= grp_hwmm_layer1_fu_339_grp_fu_2574_p_din1;
        end if; 
    end process;


    grp_fu_2578_ce_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2578_p_ce, grp_hwmm_layer2_fu_346_grp_fu_2578_p_ce, grp_hwmm_layer3_fu_352_grp_fu_2578_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2578_ce <= grp_hwmm_layer3_fu_352_grp_fu_2578_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2578_ce <= grp_hwmm_layer2_fu_346_grp_fu_2578_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2578_ce <= grp_hwmm_layer1_fu_339_grp_fu_2578_p_ce;
        else 
            grp_fu_2578_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2578_p0_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2578_p_din0, grp_hwmm_layer2_fu_346_grp_fu_2578_p_din0, grp_hwmm_layer3_fu_352_grp_fu_2578_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2578_p0 <= grp_hwmm_layer3_fu_352_grp_fu_2578_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2578_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2578_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2578_p0 <= grp_hwmm_layer1_fu_339_grp_fu_2578_p_din0;
        end if; 
    end process;


    grp_fu_2578_p1_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2578_p_din1, grp_hwmm_layer2_fu_346_grp_fu_2578_p_din1, grp_hwmm_layer3_fu_352_grp_fu_2578_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2578_p1 <= grp_hwmm_layer3_fu_352_grp_fu_2578_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2578_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2578_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2578_p1 <= grp_hwmm_layer1_fu_339_grp_fu_2578_p_din1;
        end if; 
    end process;


    grp_fu_2582_ce_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2582_p_ce, grp_hwmm_layer2_fu_346_grp_fu_2582_p_ce, grp_hwmm_layer3_fu_352_grp_fu_2582_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2582_ce <= grp_hwmm_layer3_fu_352_grp_fu_2582_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2582_ce <= grp_hwmm_layer2_fu_346_grp_fu_2582_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2582_ce <= grp_hwmm_layer1_fu_339_grp_fu_2582_p_ce;
        else 
            grp_fu_2582_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2582_p0_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2582_p_din0, grp_hwmm_layer2_fu_346_grp_fu_2582_p_din0, grp_hwmm_layer3_fu_352_grp_fu_2582_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2582_p0 <= grp_hwmm_layer3_fu_352_grp_fu_2582_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2582_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2582_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2582_p0 <= grp_hwmm_layer1_fu_339_grp_fu_2582_p_din0;
        end if; 
    end process;


    grp_fu_2582_p1_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2582_p_din1, grp_hwmm_layer2_fu_346_grp_fu_2582_p_din1, grp_hwmm_layer3_fu_352_grp_fu_2582_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2582_p1 <= grp_hwmm_layer3_fu_352_grp_fu_2582_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2582_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2582_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2582_p1 <= grp_hwmm_layer1_fu_339_grp_fu_2582_p_din1;
        end if; 
    end process;


    grp_fu_2586_ce_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2586_p_ce, grp_hwmm_layer2_fu_346_grp_fu_2586_p_ce, grp_hwmm_layer3_fu_352_grp_fu_2586_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2586_ce <= grp_hwmm_layer3_fu_352_grp_fu_2586_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2586_ce <= grp_hwmm_layer2_fu_346_grp_fu_2586_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2586_ce <= grp_hwmm_layer1_fu_339_grp_fu_2586_p_ce;
        else 
            grp_fu_2586_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2586_p0_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2586_p_din0, grp_hwmm_layer2_fu_346_grp_fu_2586_p_din0, grp_hwmm_layer3_fu_352_grp_fu_2586_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2586_p0 <= grp_hwmm_layer3_fu_352_grp_fu_2586_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2586_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2586_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2586_p0 <= grp_hwmm_layer1_fu_339_grp_fu_2586_p_din0;
        end if; 
    end process;


    grp_fu_2586_p1_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2586_p_din1, grp_hwmm_layer2_fu_346_grp_fu_2586_p_din1, grp_hwmm_layer3_fu_352_grp_fu_2586_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2586_p1 <= grp_hwmm_layer3_fu_352_grp_fu_2586_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2586_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2586_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2586_p1 <= grp_hwmm_layer1_fu_339_grp_fu_2586_p_din1;
        end if; 
    end process;


    grp_fu_2590_ce_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2590_p_ce, grp_hwmm_layer2_fu_346_grp_fu_2590_p_ce, grp_hwmm_layer3_fu_352_grp_fu_2590_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2590_ce <= grp_hwmm_layer3_fu_352_grp_fu_2590_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2590_ce <= grp_hwmm_layer2_fu_346_grp_fu_2590_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2590_ce <= grp_hwmm_layer1_fu_339_grp_fu_2590_p_ce;
        else 
            grp_fu_2590_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2590_p0_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2590_p_din0, grp_hwmm_layer2_fu_346_grp_fu_2590_p_din0, grp_hwmm_layer3_fu_352_grp_fu_2590_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2590_p0 <= grp_hwmm_layer3_fu_352_grp_fu_2590_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2590_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2590_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2590_p0 <= grp_hwmm_layer1_fu_339_grp_fu_2590_p_din0;
        end if; 
    end process;


    grp_fu_2590_p1_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2590_p_din1, grp_hwmm_layer2_fu_346_grp_fu_2590_p_din1, grp_hwmm_layer3_fu_352_grp_fu_2590_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2590_p1 <= grp_hwmm_layer3_fu_352_grp_fu_2590_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2590_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2590_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2590_p1 <= grp_hwmm_layer1_fu_339_grp_fu_2590_p_din1;
        end if; 
    end process;


    grp_fu_2594_ce_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2594_p_ce, grp_hwmm_layer2_fu_346_grp_fu_2594_p_ce, grp_hwmm_layer3_fu_352_grp_fu_2594_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2594_ce <= grp_hwmm_layer3_fu_352_grp_fu_2594_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2594_ce <= grp_hwmm_layer2_fu_346_grp_fu_2594_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2594_ce <= grp_hwmm_layer1_fu_339_grp_fu_2594_p_ce;
        else 
            grp_fu_2594_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2594_p0_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2594_p_din0, grp_hwmm_layer2_fu_346_grp_fu_2594_p_din0, grp_hwmm_layer3_fu_352_grp_fu_2594_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2594_p0 <= grp_hwmm_layer3_fu_352_grp_fu_2594_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2594_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2594_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2594_p0 <= grp_hwmm_layer1_fu_339_grp_fu_2594_p_din0;
        end if; 
    end process;


    grp_fu_2594_p1_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2594_p_din1, grp_hwmm_layer2_fu_346_grp_fu_2594_p_din1, grp_hwmm_layer3_fu_352_grp_fu_2594_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2594_p1 <= grp_hwmm_layer3_fu_352_grp_fu_2594_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2594_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2594_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2594_p1 <= grp_hwmm_layer1_fu_339_grp_fu_2594_p_din1;
        end if; 
    end process;


    grp_fu_2598_ce_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2598_p_ce, grp_hwmm_layer2_fu_346_grp_fu_2598_p_ce, grp_hwmm_layer3_fu_352_grp_fu_2598_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2598_ce <= grp_hwmm_layer3_fu_352_grp_fu_2598_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2598_ce <= grp_hwmm_layer2_fu_346_grp_fu_2598_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2598_ce <= grp_hwmm_layer1_fu_339_grp_fu_2598_p_ce;
        else 
            grp_fu_2598_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2598_p0_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2598_p_din0, grp_hwmm_layer2_fu_346_grp_fu_2598_p_din0, grp_hwmm_layer3_fu_352_grp_fu_2598_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2598_p0 <= grp_hwmm_layer3_fu_352_grp_fu_2598_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2598_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2598_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2598_p0 <= grp_hwmm_layer1_fu_339_grp_fu_2598_p_din0;
        end if; 
    end process;


    grp_fu_2598_p1_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2598_p_din1, grp_hwmm_layer2_fu_346_grp_fu_2598_p_din1, grp_hwmm_layer3_fu_352_grp_fu_2598_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2598_p1 <= grp_hwmm_layer3_fu_352_grp_fu_2598_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2598_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2598_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2598_p1 <= grp_hwmm_layer1_fu_339_grp_fu_2598_p_din1;
        end if; 
    end process;


    grp_fu_2602_ce_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2602_p_ce, grp_hwmm_layer2_fu_346_grp_fu_2602_p_ce, grp_hwmm_layer3_fu_352_grp_fu_2602_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2602_ce <= grp_hwmm_layer3_fu_352_grp_fu_2602_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2602_ce <= grp_hwmm_layer2_fu_346_grp_fu_2602_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2602_ce <= grp_hwmm_layer1_fu_339_grp_fu_2602_p_ce;
        else 
            grp_fu_2602_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2602_p0_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2602_p_din0, grp_hwmm_layer2_fu_346_grp_fu_2602_p_din0, grp_hwmm_layer3_fu_352_grp_fu_2602_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2602_p0 <= grp_hwmm_layer3_fu_352_grp_fu_2602_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2602_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2602_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2602_p0 <= grp_hwmm_layer1_fu_339_grp_fu_2602_p_din0;
        end if; 
    end process;


    grp_fu_2602_p1_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2602_p_din1, grp_hwmm_layer2_fu_346_grp_fu_2602_p_din1, grp_hwmm_layer3_fu_352_grp_fu_2602_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2602_p1 <= grp_hwmm_layer3_fu_352_grp_fu_2602_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2602_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2602_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2602_p1 <= grp_hwmm_layer1_fu_339_grp_fu_2602_p_din1;
        end if; 
    end process;


    grp_fu_2606_ce_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2606_p_ce, grp_hwmm_layer2_fu_346_grp_fu_2606_p_ce, grp_hwmm_layer3_fu_352_grp_fu_2606_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2606_ce <= grp_hwmm_layer3_fu_352_grp_fu_2606_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2606_ce <= grp_hwmm_layer2_fu_346_grp_fu_2606_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2606_ce <= grp_hwmm_layer1_fu_339_grp_fu_2606_p_ce;
        else 
            grp_fu_2606_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2606_p0_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2606_p_din0, grp_hwmm_layer2_fu_346_grp_fu_2606_p_din0, grp_hwmm_layer3_fu_352_grp_fu_2606_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2606_p0 <= grp_hwmm_layer3_fu_352_grp_fu_2606_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2606_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2606_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2606_p0 <= grp_hwmm_layer1_fu_339_grp_fu_2606_p_din0;
        end if; 
    end process;


    grp_fu_2606_p1_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2606_p_din1, grp_hwmm_layer2_fu_346_grp_fu_2606_p_din1, grp_hwmm_layer3_fu_352_grp_fu_2606_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2606_p1 <= grp_hwmm_layer3_fu_352_grp_fu_2606_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2606_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2606_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2606_p1 <= grp_hwmm_layer1_fu_339_grp_fu_2606_p_din1;
        end if; 
    end process;


    grp_fu_2610_ce_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2610_p_ce, grp_hwmm_layer2_fu_346_grp_fu_2610_p_ce, grp_hwmm_layer3_fu_352_grp_fu_2610_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2610_ce <= grp_hwmm_layer3_fu_352_grp_fu_2610_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2610_ce <= grp_hwmm_layer2_fu_346_grp_fu_2610_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2610_ce <= grp_hwmm_layer1_fu_339_grp_fu_2610_p_ce;
        else 
            grp_fu_2610_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2610_p0_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2610_p_din0, grp_hwmm_layer2_fu_346_grp_fu_2610_p_din0, grp_hwmm_layer3_fu_352_grp_fu_2610_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2610_p0 <= grp_hwmm_layer3_fu_352_grp_fu_2610_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2610_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2610_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2610_p0 <= grp_hwmm_layer1_fu_339_grp_fu_2610_p_din0;
        end if; 
    end process;


    grp_fu_2610_p1_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2610_p_din1, grp_hwmm_layer2_fu_346_grp_fu_2610_p_din1, grp_hwmm_layer3_fu_352_grp_fu_2610_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2610_p1 <= grp_hwmm_layer3_fu_352_grp_fu_2610_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2610_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2610_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2610_p1 <= grp_hwmm_layer1_fu_339_grp_fu_2610_p_din1;
        end if; 
    end process;


    grp_fu_2614_ce_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2614_p_ce, grp_hwmm_layer2_fu_346_grp_fu_2614_p_ce, grp_hwmm_layer3_fu_352_grp_fu_2614_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2614_ce <= grp_hwmm_layer3_fu_352_grp_fu_2614_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2614_ce <= grp_hwmm_layer2_fu_346_grp_fu_2614_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2614_ce <= grp_hwmm_layer1_fu_339_grp_fu_2614_p_ce;
        else 
            grp_fu_2614_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2614_p0_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2614_p_din0, grp_hwmm_layer2_fu_346_grp_fu_2614_p_din0, grp_hwmm_layer3_fu_352_grp_fu_2614_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2614_p0 <= grp_hwmm_layer3_fu_352_grp_fu_2614_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2614_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2614_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2614_p0 <= grp_hwmm_layer1_fu_339_grp_fu_2614_p_din0;
        end if; 
    end process;


    grp_fu_2614_p1_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2614_p_din1, grp_hwmm_layer2_fu_346_grp_fu_2614_p_din1, grp_hwmm_layer3_fu_352_grp_fu_2614_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2614_p1 <= grp_hwmm_layer3_fu_352_grp_fu_2614_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2614_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2614_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2614_p1 <= grp_hwmm_layer1_fu_339_grp_fu_2614_p_din1;
        end if; 
    end process;


    grp_fu_2618_ce_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2618_p_ce, grp_hwmm_layer2_fu_346_grp_fu_2618_p_ce, grp_hwmm_layer3_fu_352_grp_fu_2618_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2618_ce <= grp_hwmm_layer3_fu_352_grp_fu_2618_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2618_ce <= grp_hwmm_layer2_fu_346_grp_fu_2618_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2618_ce <= grp_hwmm_layer1_fu_339_grp_fu_2618_p_ce;
        else 
            grp_fu_2618_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2618_p0_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2618_p_din0, grp_hwmm_layer2_fu_346_grp_fu_2618_p_din0, grp_hwmm_layer3_fu_352_grp_fu_2618_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2618_p0 <= grp_hwmm_layer3_fu_352_grp_fu_2618_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2618_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2618_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2618_p0 <= grp_hwmm_layer1_fu_339_grp_fu_2618_p_din0;
        end if; 
    end process;


    grp_fu_2618_p1_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2618_p_din1, grp_hwmm_layer2_fu_346_grp_fu_2618_p_din1, grp_hwmm_layer3_fu_352_grp_fu_2618_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2618_p1 <= grp_hwmm_layer3_fu_352_grp_fu_2618_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2618_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2618_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2618_p1 <= grp_hwmm_layer1_fu_339_grp_fu_2618_p_din1;
        end if; 
    end process;


    grp_fu_2622_ce_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2622_p_ce, grp_hwmm_layer2_fu_346_grp_fu_2622_p_ce, grp_hwmm_layer3_fu_352_grp_fu_2622_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2622_ce <= grp_hwmm_layer3_fu_352_grp_fu_2622_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2622_ce <= grp_hwmm_layer2_fu_346_grp_fu_2622_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2622_ce <= grp_hwmm_layer1_fu_339_grp_fu_2622_p_ce;
        else 
            grp_fu_2622_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2622_p0_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2622_p_din0, grp_hwmm_layer2_fu_346_grp_fu_2622_p_din0, grp_hwmm_layer3_fu_352_grp_fu_2622_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2622_p0 <= grp_hwmm_layer3_fu_352_grp_fu_2622_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2622_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2622_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2622_p0 <= grp_hwmm_layer1_fu_339_grp_fu_2622_p_din0;
        end if; 
    end process;


    grp_fu_2622_p1_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2622_p_din1, grp_hwmm_layer2_fu_346_grp_fu_2622_p_din1, grp_hwmm_layer3_fu_352_grp_fu_2622_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2622_p1 <= grp_hwmm_layer3_fu_352_grp_fu_2622_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2622_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2622_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2622_p1 <= grp_hwmm_layer1_fu_339_grp_fu_2622_p_din1;
        end if; 
    end process;


    grp_fu_2626_ce_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2626_p_ce, grp_hwmm_layer2_fu_346_grp_fu_2626_p_ce, grp_hwmm_layer3_fu_352_grp_fu_2626_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2626_ce <= grp_hwmm_layer3_fu_352_grp_fu_2626_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2626_ce <= grp_hwmm_layer2_fu_346_grp_fu_2626_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2626_ce <= grp_hwmm_layer1_fu_339_grp_fu_2626_p_ce;
        else 
            grp_fu_2626_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2626_p0_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2626_p_din0, grp_hwmm_layer2_fu_346_grp_fu_2626_p_din0, grp_hwmm_layer3_fu_352_grp_fu_2626_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2626_p0 <= grp_hwmm_layer3_fu_352_grp_fu_2626_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2626_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2626_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2626_p0 <= grp_hwmm_layer1_fu_339_grp_fu_2626_p_din0;
        end if; 
    end process;


    grp_fu_2626_p1_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2626_p_din1, grp_hwmm_layer2_fu_346_grp_fu_2626_p_din1, grp_hwmm_layer3_fu_352_grp_fu_2626_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2626_p1 <= grp_hwmm_layer3_fu_352_grp_fu_2626_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2626_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2626_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2626_p1 <= grp_hwmm_layer1_fu_339_grp_fu_2626_p_din1;
        end if; 
    end process;


    grp_fu_2630_ce_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2630_p_ce, grp_hwmm_layer2_fu_346_grp_fu_2630_p_ce, grp_hwmm_layer3_fu_352_grp_fu_2630_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2630_ce <= grp_hwmm_layer3_fu_352_grp_fu_2630_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2630_ce <= grp_hwmm_layer2_fu_346_grp_fu_2630_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2630_ce <= grp_hwmm_layer1_fu_339_grp_fu_2630_p_ce;
        else 
            grp_fu_2630_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2630_p0_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2630_p_din0, grp_hwmm_layer2_fu_346_grp_fu_2630_p_din0, grp_hwmm_layer3_fu_352_grp_fu_2630_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2630_p0 <= grp_hwmm_layer3_fu_352_grp_fu_2630_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2630_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2630_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2630_p0 <= grp_hwmm_layer1_fu_339_grp_fu_2630_p_din0;
        end if; 
    end process;


    grp_fu_2630_p1_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2630_p_din1, grp_hwmm_layer2_fu_346_grp_fu_2630_p_din1, grp_hwmm_layer3_fu_352_grp_fu_2630_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2630_p1 <= grp_hwmm_layer3_fu_352_grp_fu_2630_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2630_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2630_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2630_p1 <= grp_hwmm_layer1_fu_339_grp_fu_2630_p_din1;
        end if; 
    end process;


    grp_fu_2634_ce_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2634_p_ce, grp_hwmm_layer2_fu_346_grp_fu_2634_p_ce, grp_hwmm_layer3_fu_352_grp_fu_2634_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2634_ce <= grp_hwmm_layer3_fu_352_grp_fu_2634_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2634_ce <= grp_hwmm_layer2_fu_346_grp_fu_2634_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2634_ce <= grp_hwmm_layer1_fu_339_grp_fu_2634_p_ce;
        else 
            grp_fu_2634_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2634_p0_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2634_p_din0, grp_hwmm_layer2_fu_346_grp_fu_2634_p_din0, grp_hwmm_layer3_fu_352_grp_fu_2634_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2634_p0 <= grp_hwmm_layer3_fu_352_grp_fu_2634_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2634_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2634_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2634_p0 <= grp_hwmm_layer1_fu_339_grp_fu_2634_p_din0;
        end if; 
    end process;


    grp_fu_2634_p1_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer1_fu_339_grp_fu_2634_p_din1, grp_hwmm_layer2_fu_346_grp_fu_2634_p_din1, grp_hwmm_layer3_fu_352_grp_fu_2634_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2634_p1 <= grp_hwmm_layer3_fu_352_grp_fu_2634_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2634_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2634_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_2634_p1 <= grp_hwmm_layer1_fu_339_grp_fu_2634_p_din1;
        end if; 
    end process;


    grp_fu_2638_ce_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer2_fu_346_grp_fu_2638_p_ce, grp_hwmm_layer3_fu_352_grp_fu_2638_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2638_ce <= grp_hwmm_layer3_fu_352_grp_fu_2638_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2638_ce <= grp_hwmm_layer2_fu_346_grp_fu_2638_p_ce;
        else 
            grp_fu_2638_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2638_p0_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer2_fu_346_grp_fu_2638_p_din0, grp_hwmm_layer3_fu_352_grp_fu_2638_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2638_p0 <= grp_hwmm_layer3_fu_352_grp_fu_2638_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2638_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2638_p_din0;
        end if; 
    end process;


    grp_fu_2638_p1_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer2_fu_346_grp_fu_2638_p_din1, grp_hwmm_layer3_fu_352_grp_fu_2638_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2638_p1 <= grp_hwmm_layer3_fu_352_grp_fu_2638_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2638_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2638_p_din1;
        end if; 
    end process;


    grp_fu_2642_ce_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer2_fu_346_grp_fu_2642_p_ce, grp_hwmm_layer3_fu_352_grp_fu_2642_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2642_ce <= grp_hwmm_layer3_fu_352_grp_fu_2642_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2642_ce <= grp_hwmm_layer2_fu_346_grp_fu_2642_p_ce;
        else 
            grp_fu_2642_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2642_p0_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer2_fu_346_grp_fu_2642_p_din0, grp_hwmm_layer3_fu_352_grp_fu_2642_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2642_p0 <= grp_hwmm_layer3_fu_352_grp_fu_2642_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2642_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2642_p_din0;
        end if; 
    end process;


    grp_fu_2642_p1_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer2_fu_346_grp_fu_2642_p_din1, grp_hwmm_layer3_fu_352_grp_fu_2642_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2642_p1 <= grp_hwmm_layer3_fu_352_grp_fu_2642_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2642_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2642_p_din1;
        end if; 
    end process;


    grp_fu_2646_ce_assign_proc : process(grp_hwmm_layer2_fu_346_grp_fu_2646_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2646_ce <= grp_hwmm_layer2_fu_346_grp_fu_2646_p_ce;
        else 
            grp_fu_2646_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_2646_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2646_p_din0;
    grp_fu_2646_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2646_p_din1;

    grp_fu_2650_ce_assign_proc : process(grp_hwmm_layer2_fu_346_grp_fu_2650_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2650_ce <= grp_hwmm_layer2_fu_346_grp_fu_2650_p_ce;
        else 
            grp_fu_2650_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_2650_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2650_p_din0;
    grp_fu_2650_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2650_p_din1;

    grp_fu_2654_ce_assign_proc : process(grp_hwmm_layer2_fu_346_grp_fu_2654_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2654_ce <= grp_hwmm_layer2_fu_346_grp_fu_2654_p_ce;
        else 
            grp_fu_2654_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_2654_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2654_p_din0;
    grp_fu_2654_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2654_p_din1;

    grp_fu_2658_ce_assign_proc : process(grp_hwmm_layer2_fu_346_grp_fu_2658_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2658_ce <= grp_hwmm_layer2_fu_346_grp_fu_2658_p_ce;
        else 
            grp_fu_2658_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_2658_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2658_p_din0;
    grp_fu_2658_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2658_p_din1;

    grp_fu_2662_ce_assign_proc : process(grp_hwmm_layer2_fu_346_grp_fu_2662_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2662_ce <= grp_hwmm_layer2_fu_346_grp_fu_2662_p_ce;
        else 
            grp_fu_2662_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_2662_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2662_p_din0;
    grp_fu_2662_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2662_p_din1;

    grp_fu_2666_ce_assign_proc : process(grp_hwmm_layer2_fu_346_grp_fu_2666_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2666_ce <= grp_hwmm_layer2_fu_346_grp_fu_2666_p_ce;
        else 
            grp_fu_2666_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_2666_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2666_p_din0;
    grp_fu_2666_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2666_p_din1;

    grp_fu_2670_ce_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer2_fu_346_grp_fu_2670_p_ce, grp_hwmm_layer3_fu_352_grp_fu_2670_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2670_ce <= grp_hwmm_layer3_fu_352_grp_fu_2670_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2670_ce <= grp_hwmm_layer2_fu_346_grp_fu_2670_p_ce;
        else 
            grp_fu_2670_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2670_p0_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer2_fu_346_grp_fu_2670_p_din0, grp_hwmm_layer3_fu_352_grp_fu_2670_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2670_p0 <= grp_hwmm_layer3_fu_352_grp_fu_2670_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2670_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2670_p_din0;
        end if; 
    end process;


    grp_fu_2670_p1_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer2_fu_346_grp_fu_2670_p_din1, grp_hwmm_layer3_fu_352_grp_fu_2670_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2670_p1 <= grp_hwmm_layer3_fu_352_grp_fu_2670_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2670_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2670_p_din1;
        end if; 
    end process;


    grp_fu_2674_ce_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer2_fu_346_grp_fu_2674_p_ce, grp_hwmm_layer3_fu_352_grp_fu_2674_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2674_ce <= grp_hwmm_layer3_fu_352_grp_fu_2674_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2674_ce <= grp_hwmm_layer2_fu_346_grp_fu_2674_p_ce;
        else 
            grp_fu_2674_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2674_p0_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer2_fu_346_grp_fu_2674_p_din0, grp_hwmm_layer3_fu_352_grp_fu_2674_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2674_p0 <= grp_hwmm_layer3_fu_352_grp_fu_2674_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2674_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2674_p_din0;
        end if; 
    end process;


    grp_fu_2674_p1_assign_proc : process(ap_CS_fsm_state28, grp_hwmm_layer2_fu_346_grp_fu_2674_p_din1, grp_hwmm_layer3_fu_352_grp_fu_2674_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            grp_fu_2674_p1 <= grp_hwmm_layer3_fu_352_grp_fu_2674_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2674_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2674_p_din1;
        end if; 
    end process;


    grp_fu_2678_ce_assign_proc : process(grp_hwmm_layer2_fu_346_grp_fu_2678_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2678_ce <= grp_hwmm_layer2_fu_346_grp_fu_2678_p_ce;
        else 
            grp_fu_2678_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_2678_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2678_p_din0;
    grp_fu_2678_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2678_p_din1;

    grp_fu_2682_ce_assign_proc : process(grp_hwmm_layer2_fu_346_grp_fu_2682_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2682_ce <= grp_hwmm_layer2_fu_346_grp_fu_2682_p_ce;
        else 
            grp_fu_2682_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_2682_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2682_p_din0;
    grp_fu_2682_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2682_p_din1;

    grp_fu_2686_ce_assign_proc : process(grp_hwmm_layer2_fu_346_grp_fu_2686_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2686_ce <= grp_hwmm_layer2_fu_346_grp_fu_2686_p_ce;
        else 
            grp_fu_2686_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_2686_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2686_p_din0;
    grp_fu_2686_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2686_p_din1;

    grp_fu_2690_ce_assign_proc : process(grp_hwmm_layer2_fu_346_grp_fu_2690_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2690_ce <= grp_hwmm_layer2_fu_346_grp_fu_2690_p_ce;
        else 
            grp_fu_2690_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_2690_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2690_p_din0;
    grp_fu_2690_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2690_p_din1;

    grp_fu_2694_ce_assign_proc : process(grp_hwmm_layer2_fu_346_grp_fu_2694_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2694_ce <= grp_hwmm_layer2_fu_346_grp_fu_2694_p_ce;
        else 
            grp_fu_2694_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_2694_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2694_p_din0;
    grp_fu_2694_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2694_p_din1;

    grp_fu_2698_ce_assign_proc : process(grp_hwmm_layer2_fu_346_grp_fu_2698_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_2698_ce <= grp_hwmm_layer2_fu_346_grp_fu_2698_p_ce;
        else 
            grp_fu_2698_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_2698_p0 <= grp_hwmm_layer2_fu_346_grp_fu_2698_p_din0;
    grp_fu_2698_p1 <= grp_hwmm_layer2_fu_346_grp_fu_2698_p_din1;

    grp_fu_362_ce_assign_proc : process(ap_CS_fsm_state8, grp_hw_act_layer1_fu_357_grp_fu_362_p_ce, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_362_ce <= grp_hw_act_layer1_fu_357_grp_fu_362_p_ce;
        else 
            grp_fu_362_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_362_opcode_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state8, ap_CS_fsm_state18, ap_CS_fsm_state31, ap_CS_fsm_state47, grp_hw_act_layer1_fu_357_grp_fu_362_p_opcode, ap_CS_fsm_state7, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37, ap_CS_fsm_state39, ap_CS_fsm_state41, ap_CS_fsm_state43, ap_CS_fsm_state45)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_362_opcode <= grp_hw_act_layer1_fu_357_grp_fu_362_p_opcode;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            grp_fu_362_opcode <= ap_const_lv5_2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            grp_fu_362_opcode <= ap_const_lv5_4;
        else 
            grp_fu_362_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_362_p0_assign_proc : process(reg_373, ap_CS_fsm_state19, ap_CS_fsm_state8, temp_output2_0_load_2_reg_2232, temp_output2_0_load_4_reg_2256, temp_output2_0_load_6_reg_2280, temp_output2_0_load_8_reg_2304, temp_output2_0_load_10_reg_2328, temp_output2_0_load_12_reg_2352, ap_CS_fsm_state18, max_val_reg_2376, max_val_2_reg_2383, max_val_4_reg_2390, max_val_6_reg_2397, max_val_8_reg_2404, max_val_13_reg_2411, max_val_10_reg_2418, max_val_11_reg_2425, max_val_12_reg_2432, temp_output3_0_9_ret_reg_2439, ap_CS_fsm_state31, ap_CS_fsm_state47, grp_hw_act_layer1_fu_357_grp_fu_362_p_din0, ap_CS_fsm_state7, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37, ap_CS_fsm_state39, ap_CS_fsm_state41, ap_CS_fsm_state43, ap_CS_fsm_state45)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_362_p0 <= grp_hw_act_layer1_fu_357_grp_fu_362_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_fu_362_p0 <= temp_output3_0_9_ret_reg_2439;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fu_362_p0 <= max_val_12_reg_2432;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            grp_fu_362_p0 <= max_val_11_reg_2425;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_362_p0 <= max_val_10_reg_2418;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_fu_362_p0 <= max_val_13_reg_2411;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_fu_362_p0 <= max_val_8_reg_2404;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_362_p0 <= max_val_6_reg_2397;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_362_p0 <= max_val_4_reg_2390;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fu_362_p0 <= max_val_2_reg_2383;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_fu_362_p0 <= max_val_reg_2376;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_fu_362_p0 <= temp_output2_0_load_12_reg_2352;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_362_p0 <= temp_output2_0_load_10_reg_2328;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_362_p0 <= temp_output2_0_load_8_reg_2304;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_362_p0 <= temp_output2_0_load_6_reg_2280;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_362_p0 <= temp_output2_0_load_4_reg_2256;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_362_p0 <= temp_output2_0_load_2_reg_2232;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            grp_fu_362_p0 <= reg_373;
        else 
            grp_fu_362_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_362_p1_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state8, ap_CS_fsm_state18, max_val_1_fu_1292_p3, ap_CS_fsm_state31, max_val_3_reg_2464, max_val_5_reg_2476, max_val_7_reg_2488, max_val_9_reg_2500, max_val_14_reg_2512, max_val_15_reg_2524, max_val_16_reg_2536, max_val_17_reg_2548, ap_CS_fsm_state47, grp_hw_act_layer1_fu_357_grp_fu_362_p_din1, ap_CS_fsm_state7, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37, ap_CS_fsm_state39, ap_CS_fsm_state41, ap_CS_fsm_state43, ap_CS_fsm_state45)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_362_p1 <= grp_hw_act_layer1_fu_357_grp_fu_362_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_fu_362_p1 <= max_val_17_reg_2548;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fu_362_p1 <= max_val_16_reg_2536;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            grp_fu_362_p1 <= max_val_15_reg_2524;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_362_p1 <= max_val_14_reg_2512;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_fu_362_p1 <= max_val_9_reg_2500;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_fu_362_p1 <= max_val_7_reg_2488;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_362_p1 <= max_val_5_reg_2476;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_362_p1 <= max_val_3_reg_2464;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fu_362_p1 <= max_val_1_fu_1292_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_fu_362_p1 <= ap_const_lv32_C479F99A;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            grp_fu_362_p1 <= ap_const_lv32_0;
        else 
            grp_fu_362_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_367_ce_assign_proc : process(ap_CS_fsm_state8, grp_hw_act_layer1_fu_357_grp_fu_367_p_ce, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_367_ce <= grp_hw_act_layer1_fu_357_grp_fu_367_p_ce;
        else 
            grp_fu_367_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_367_opcode_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state8, ap_CS_fsm_state18, grp_hw_act_layer1_fu_357_grp_fu_367_p_opcode, ap_CS_fsm_state7, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_367_opcode <= grp_hw_act_layer1_fu_357_grp_fu_367_p_opcode;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            grp_fu_367_opcode <= ap_const_lv5_4;
        else 
            grp_fu_367_opcode <= ap_const_lv5_4;
        end if; 
    end process;


    grp_fu_367_p0_assign_proc : process(ap_CS_fsm_state19, reg_379, ap_CS_fsm_state8, temp_output2_0_load_3_reg_2239, temp_output2_0_load_5_reg_2263, temp_output2_0_load_7_reg_2287, temp_output2_0_load_9_reg_2311, temp_output2_0_load_11_reg_2335, ap_CS_fsm_state18, temp_output2_0_load_13_reg_2359, grp_hw_act_layer1_fu_357_grp_fu_367_p_din0, ap_CS_fsm_state7, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_367_p0 <= grp_hw_act_layer1_fu_357_grp_fu_367_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_fu_367_p0 <= temp_output2_0_load_13_reg_2359;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_367_p0 <= temp_output2_0_load_11_reg_2335;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_367_p0 <= temp_output2_0_load_9_reg_2311;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_367_p0 <= temp_output2_0_load_7_reg_2287;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_367_p0 <= temp_output2_0_load_5_reg_2263;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_367_p0 <= temp_output2_0_load_3_reg_2239;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            grp_fu_367_p0 <= reg_379;
        else 
            grp_fu_367_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_367_p1_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state8, ap_CS_fsm_state18, grp_hw_act_layer1_fu_357_grp_fu_367_p_din1, ap_CS_fsm_state7, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_367_p1 <= grp_hw_act_layer1_fu_357_grp_fu_367_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            grp_fu_367_p1 <= ap_const_lv32_0;
        else 
            grp_fu_367_p1 <= ap_const_lv32_0;
        end if; 
    end process;

    grp_hw_act_layer1_fu_357_ap_start <= grp_hw_act_layer1_fu_357_ap_start_reg;
    grp_hw_act_layer1_fu_357_grp_fu_362_p_dout0 <= grp_fu_362_p2;
    grp_hw_act_layer1_fu_357_grp_fu_367_p_dout0 <= grp_fu_367_p2;
    grp_hwmm_layer1_fu_339_ap_start <= grp_hwmm_layer1_fu_339_ap_start_reg;
    grp_hwmm_layer1_fu_339_grp_fu_2574_p_dout0 <= grp_fu_2574_p2;
    grp_hwmm_layer1_fu_339_grp_fu_2578_p_dout0 <= grp_fu_2578_p2;
    grp_hwmm_layer1_fu_339_grp_fu_2582_p_dout0 <= grp_fu_2582_p2;
    grp_hwmm_layer1_fu_339_grp_fu_2586_p_dout0 <= grp_fu_2586_p2;
    grp_hwmm_layer1_fu_339_grp_fu_2590_p_dout0 <= grp_fu_2590_p2;
    grp_hwmm_layer1_fu_339_grp_fu_2594_p_dout0 <= grp_fu_2594_p2;
    grp_hwmm_layer1_fu_339_grp_fu_2598_p_dout0 <= grp_fu_2598_p2;
    grp_hwmm_layer1_fu_339_grp_fu_2602_p_dout0 <= grp_fu_2602_p2;
    grp_hwmm_layer1_fu_339_grp_fu_2606_p_dout0 <= grp_fu_2606_p2;
    grp_hwmm_layer1_fu_339_grp_fu_2610_p_dout0 <= grp_fu_2610_p2;
    grp_hwmm_layer1_fu_339_grp_fu_2614_p_dout0 <= grp_fu_2614_p2;
    grp_hwmm_layer1_fu_339_grp_fu_2618_p_dout0 <= grp_fu_2618_p2;
    grp_hwmm_layer1_fu_339_grp_fu_2622_p_dout0 <= grp_fu_2622_p2;
    grp_hwmm_layer1_fu_339_grp_fu_2626_p_dout0 <= grp_fu_2626_p2;
    grp_hwmm_layer1_fu_339_grp_fu_2630_p_dout0 <= grp_fu_2630_p2;
    grp_hwmm_layer1_fu_339_grp_fu_2634_p_dout0 <= grp_fu_2634_p2;
    grp_hwmm_layer2_fu_346_ap_start <= grp_hwmm_layer2_fu_346_ap_start_reg;
    grp_hwmm_layer2_fu_346_grp_fu_2574_p_dout0 <= grp_fu_2574_p2;
    grp_hwmm_layer2_fu_346_grp_fu_2578_p_dout0 <= grp_fu_2578_p2;
    grp_hwmm_layer2_fu_346_grp_fu_2582_p_dout0 <= grp_fu_2582_p2;
    grp_hwmm_layer2_fu_346_grp_fu_2586_p_dout0 <= grp_fu_2586_p2;
    grp_hwmm_layer2_fu_346_grp_fu_2590_p_dout0 <= grp_fu_2590_p2;
    grp_hwmm_layer2_fu_346_grp_fu_2594_p_dout0 <= grp_fu_2594_p2;
    grp_hwmm_layer2_fu_346_grp_fu_2598_p_dout0 <= grp_fu_2598_p2;
    grp_hwmm_layer2_fu_346_grp_fu_2602_p_dout0 <= grp_fu_2602_p2;
    grp_hwmm_layer2_fu_346_grp_fu_2606_p_dout0 <= grp_fu_2606_p2;
    grp_hwmm_layer2_fu_346_grp_fu_2610_p_dout0 <= grp_fu_2610_p2;
    grp_hwmm_layer2_fu_346_grp_fu_2614_p_dout0 <= grp_fu_2614_p2;
    grp_hwmm_layer2_fu_346_grp_fu_2618_p_dout0 <= grp_fu_2618_p2;
    grp_hwmm_layer2_fu_346_grp_fu_2622_p_dout0 <= grp_fu_2622_p2;
    grp_hwmm_layer2_fu_346_grp_fu_2626_p_dout0 <= grp_fu_2626_p2;
    grp_hwmm_layer2_fu_346_grp_fu_2630_p_dout0 <= grp_fu_2630_p2;
    grp_hwmm_layer2_fu_346_grp_fu_2634_p_dout0 <= grp_fu_2634_p2;
    grp_hwmm_layer2_fu_346_grp_fu_2638_p_dout0 <= grp_fu_2638_p2;
    grp_hwmm_layer2_fu_346_grp_fu_2642_p_dout0 <= grp_fu_2642_p2;
    grp_hwmm_layer2_fu_346_grp_fu_2646_p_dout0 <= grp_fu_2646_p2;
    grp_hwmm_layer2_fu_346_grp_fu_2650_p_dout0 <= grp_fu_2650_p2;
    grp_hwmm_layer2_fu_346_grp_fu_2654_p_dout0 <= grp_fu_2654_p2;
    grp_hwmm_layer2_fu_346_grp_fu_2658_p_dout0 <= grp_fu_2658_p2;
    grp_hwmm_layer2_fu_346_grp_fu_2662_p_dout0 <= grp_fu_2662_p2;
    grp_hwmm_layer2_fu_346_grp_fu_2666_p_dout0 <= grp_fu_2666_p2;
    grp_hwmm_layer2_fu_346_grp_fu_2670_p_dout0 <= grp_fu_2670_p2;
    grp_hwmm_layer2_fu_346_grp_fu_2674_p_dout0 <= grp_fu_2674_p2;
    grp_hwmm_layer2_fu_346_grp_fu_2678_p_dout0 <= grp_fu_2678_p2;
    grp_hwmm_layer2_fu_346_grp_fu_2682_p_dout0 <= grp_fu_2682_p2;
    grp_hwmm_layer2_fu_346_grp_fu_2686_p_dout0 <= grp_fu_2686_p2;
    grp_hwmm_layer2_fu_346_grp_fu_2690_p_dout0 <= grp_fu_2690_p2;
    grp_hwmm_layer2_fu_346_grp_fu_2694_p_dout0 <= grp_fu_2694_p2;
    grp_hwmm_layer2_fu_346_grp_fu_2698_p_dout0 <= grp_fu_2698_p2;
    grp_hwmm_layer3_fu_352_ap_start <= grp_hwmm_layer3_fu_352_ap_start_reg;
    grp_hwmm_layer3_fu_352_grp_fu_2574_p_dout0 <= grp_fu_2574_p2;
    grp_hwmm_layer3_fu_352_grp_fu_2578_p_dout0 <= grp_fu_2578_p2;
    grp_hwmm_layer3_fu_352_grp_fu_2582_p_dout0 <= grp_fu_2582_p2;
    grp_hwmm_layer3_fu_352_grp_fu_2586_p_dout0 <= grp_fu_2586_p2;
    grp_hwmm_layer3_fu_352_grp_fu_2590_p_dout0 <= grp_fu_2590_p2;
    grp_hwmm_layer3_fu_352_grp_fu_2594_p_dout0 <= grp_fu_2594_p2;
    grp_hwmm_layer3_fu_352_grp_fu_2598_p_dout0 <= grp_fu_2598_p2;
    grp_hwmm_layer3_fu_352_grp_fu_2602_p_dout0 <= grp_fu_2602_p2;
    grp_hwmm_layer3_fu_352_grp_fu_2606_p_dout0 <= grp_fu_2606_p2;
    grp_hwmm_layer3_fu_352_grp_fu_2610_p_dout0 <= grp_fu_2610_p2;
    grp_hwmm_layer3_fu_352_grp_fu_2614_p_dout0 <= grp_fu_2614_p2;
    grp_hwmm_layer3_fu_352_grp_fu_2618_p_dout0 <= grp_fu_2618_p2;
    grp_hwmm_layer3_fu_352_grp_fu_2622_p_dout0 <= grp_fu_2622_p2;
    grp_hwmm_layer3_fu_352_grp_fu_2626_p_dout0 <= grp_fu_2626_p2;
    grp_hwmm_layer3_fu_352_grp_fu_2630_p_dout0 <= grp_fu_2630_p2;
    grp_hwmm_layer3_fu_352_grp_fu_2634_p_dout0 <= grp_fu_2634_p2;
    grp_hwmm_layer3_fu_352_grp_fu_2638_p_dout0 <= grp_fu_2638_p2;
    grp_hwmm_layer3_fu_352_grp_fu_2642_p_dout0 <= grp_fu_2642_p2;
    grp_hwmm_layer3_fu_352_grp_fu_2670_p_dout0 <= grp_fu_2670_p2;
    grp_hwmm_layer3_fu_352_grp_fu_2674_p_dout0 <= grp_fu_2674_p2;
    icmp_ln80_10_fu_685_p2 <= "0" when (tmp_s_fu_671_p4 = ap_const_lv8_FF) else "1";
    icmp_ln80_11_fu_691_p2 <= "1" when (trunc_ln80_5_fu_681_p1 = ap_const_lv23_0) else "0";
    icmp_ln80_12_fu_734_p2 <= "0" when (tmp_11_fu_720_p4 = ap_const_lv8_FF) else "1";
    icmp_ln80_13_fu_740_p2 <= "1" when (trunc_ln80_6_fu_730_p1 = ap_const_lv23_0) else "0";
    icmp_ln80_14_fu_783_p2 <= "0" when (tmp_13_fu_769_p4 = ap_const_lv8_FF) else "1";
    icmp_ln80_15_fu_789_p2 <= "1" when (trunc_ln80_7_fu_779_p1 = ap_const_lv23_0) else "0";
    icmp_ln80_16_fu_832_p2 <= "0" when (tmp_15_fu_818_p4 = ap_const_lv8_FF) else "1";
    icmp_ln80_17_fu_838_p2 <= "1" when (trunc_ln80_8_fu_828_p1 = ap_const_lv23_0) else "0";
    icmp_ln80_18_fu_881_p2 <= "0" when (tmp_17_fu_867_p4 = ap_const_lv8_FF) else "1";
    icmp_ln80_19_fu_887_p2 <= "1" when (trunc_ln80_9_fu_877_p1 = ap_const_lv23_0) else "0";
    icmp_ln80_1_fu_443_p2 <= "1" when (trunc_ln80_fu_433_p1 = ap_const_lv23_0) else "0";
    icmp_ln80_20_fu_930_p2 <= "0" when (tmp_19_fu_916_p4 = ap_const_lv8_FF) else "1";
    icmp_ln80_21_fu_936_p2 <= "1" when (trunc_ln80_10_fu_926_p1 = ap_const_lv23_0) else "0";
    icmp_ln80_22_fu_979_p2 <= "0" when (tmp_21_fu_965_p4 = ap_const_lv8_FF) else "1";
    icmp_ln80_23_fu_985_p2 <= "1" when (trunc_ln80_11_fu_975_p1 = ap_const_lv23_0) else "0";
    icmp_ln80_24_fu_1028_p2 <= "0" when (tmp_23_fu_1014_p4 = ap_const_lv8_FF) else "1";
    icmp_ln80_25_fu_1034_p2 <= "1" when (trunc_ln80_12_fu_1024_p1 = ap_const_lv23_0) else "0";
    icmp_ln80_26_fu_1077_p2 <= "0" when (tmp_25_fu_1063_p4 = ap_const_lv8_FF) else "1";
    icmp_ln80_27_fu_1083_p2 <= "1" when (trunc_ln80_13_fu_1073_p1 = ap_const_lv23_0) else "0";
    icmp_ln80_28_fu_1127_p2 <= "0" when (tmp_27_fu_1113_p4 = ap_const_lv8_FF) else "1";
    icmp_ln80_29_fu_1133_p2 <= "1" when (trunc_ln80_14_fu_1123_p1 = ap_const_lv23_0) else "0";
    icmp_ln80_2_fu_488_p2 <= "0" when (tmp_2_fu_474_p4 = ap_const_lv8_FF) else "1";
    icmp_ln80_30_fu_1178_p2 <= "0" when (tmp_29_fu_1164_p4 = ap_const_lv8_FF) else "1";
    icmp_ln80_31_fu_1184_p2 <= "1" when (trunc_ln80_15_fu_1174_p1 = ap_const_lv23_0) else "0";
    icmp_ln80_3_fu_494_p2 <= "1" when (trunc_ln80_1_fu_484_p1 = ap_const_lv23_0) else "0";
    icmp_ln80_4_fu_538_p2 <= "0" when (tmp_4_fu_524_p4 = ap_const_lv8_FF) else "1";
    icmp_ln80_5_fu_544_p2 <= "1" when (trunc_ln80_2_fu_534_p1 = ap_const_lv23_0) else "0";
    icmp_ln80_6_fu_587_p2 <= "0" when (tmp_6_fu_573_p4 = ap_const_lv8_FF) else "1";
    icmp_ln80_7_fu_593_p2 <= "1" when (trunc_ln80_3_fu_583_p1 = ap_const_lv23_0) else "0";
    icmp_ln80_8_fu_636_p2 <= "0" when (tmp_8_fu_622_p4 = ap_const_lv8_FF) else "1";
    icmp_ln80_9_fu_642_p2 <= "1" when (trunc_ln80_4_fu_632_p1 = ap_const_lv23_0) else "0";
    icmp_ln80_fu_437_p2 <= "0" when (tmp_fu_423_p4 = ap_const_lv8_FF) else "1";
    icmp_ln97_10_fu_1528_p2 <= "0" when (tmp_39_fu_1497_p4 = ap_const_lv8_FF) else "1";
    icmp_ln97_11_fu_1534_p2 <= "1" when (trunc_ln97_5_fu_1507_p1 = ap_const_lv23_0) else "0";
    icmp_ln97_12_fu_1546_p2 <= "0" when (tmp_40_fu_1514_p4 = ap_const_lv8_FF) else "1";
    icmp_ln97_13_fu_1552_p2 <= "1" when (trunc_ln97_6_fu_1524_p1 = ap_const_lv23_0) else "0";
    icmp_ln97_14_fu_1637_p2 <= "0" when (tmp_42_fu_1606_p4 = ap_const_lv8_FF) else "1";
    icmp_ln97_15_fu_1643_p2 <= "1" when (trunc_ln97_7_fu_1616_p1 = ap_const_lv23_0) else "0";
    icmp_ln97_16_fu_1655_p2 <= "0" when (tmp_43_fu_1623_p4 = ap_const_lv8_FF) else "1";
    icmp_ln97_17_fu_1661_p2 <= "1" when (trunc_ln97_8_fu_1633_p1 = ap_const_lv23_0) else "0";
    icmp_ln97_18_fu_1728_p2 <= "0" when (tmp_45_fu_1697_p4 = ap_const_lv8_FF) else "1";
    icmp_ln97_19_fu_1734_p2 <= "1" when (trunc_ln97_9_fu_1707_p1 = ap_const_lv23_0) else "0";
    icmp_ln97_1_fu_1274_p2 <= "1" when (trunc_ln97_fu_1264_p1 = ap_const_lv23_0) else "0";
    icmp_ln97_20_fu_1746_p2 <= "0" when (tmp_46_fu_1714_p4 = ap_const_lv8_FF) else "1";
    icmp_ln97_21_fu_1752_p2 <= "1" when (trunc_ln97_10_fu_1724_p1 = ap_const_lv23_0) else "0";
    icmp_ln97_22_fu_1837_p2 <= "0" when (tmp_48_fu_1806_p4 = ap_const_lv8_FF) else "1";
    icmp_ln97_23_fu_1843_p2 <= "1" when (trunc_ln97_11_fu_1816_p1 = ap_const_lv23_0) else "0";
    icmp_ln97_24_fu_1855_p2 <= "0" when (tmp_49_fu_1823_p4 = ap_const_lv8_FF) else "1";
    icmp_ln97_25_fu_1861_p2 <= "1" when (trunc_ln97_12_fu_1833_p1 = ap_const_lv23_0) else "0";
    icmp_ln97_26_fu_1925_p2 <= "0" when (tmp_51_fu_1894_p4 = ap_const_lv8_FF) else "1";
    icmp_ln97_27_fu_1931_p2 <= "1" when (trunc_ln97_13_fu_1904_p1 = ap_const_lv23_0) else "0";
    icmp_ln97_28_fu_1943_p2 <= "0" when (tmp_52_fu_1911_p4 = ap_const_lv8_FF) else "1";
    icmp_ln97_29_fu_1949_p2 <= "1" when (trunc_ln97_14_fu_1921_p1 = ap_const_lv23_0) else "0";
    icmp_ln97_2_fu_1333_p2 <= "0" when (tmp_33_fu_1302_p4 = ap_const_lv8_FF) else "1";
    icmp_ln97_30_fu_2033_p2 <= "0" when (tmp_54_fu_2002_p4 = ap_const_lv8_FF) else "1";
    icmp_ln97_31_fu_2039_p2 <= "1" when (trunc_ln97_15_fu_2012_p1 = ap_const_lv23_0) else "0";
    icmp_ln97_32_fu_2051_p2 <= "0" when (tmp_55_fu_2019_p4 = ap_const_lv8_FF) else "1";
    icmp_ln97_33_fu_2057_p2 <= "1" when (trunc_ln97_16_fu_2029_p1 = ap_const_lv23_0) else "0";
    icmp_ln97_34_fu_2121_p2 <= "0" when (tmp_57_fu_2090_p4 = ap_const_lv8_FF) else "1";
    icmp_ln97_35_fu_2127_p2 <= "1" when (trunc_ln97_17_fu_2100_p1 = ap_const_lv23_0) else "0";
    icmp_ln97_36_fu_2133_p2 <= "0" when (tmp_58_fu_2107_p4 = ap_const_lv8_FF) else "1";
    icmp_ln97_37_fu_2139_p2 <= "1" when (trunc_ln97_18_fu_2117_p1 = ap_const_lv23_0) else "0";
    icmp_ln97_3_fu_1339_p2 <= "1" when (trunc_ln97_1_fu_1312_p1 = ap_const_lv23_0) else "0";
    icmp_ln97_4_fu_1351_p2 <= "0" when (tmp_34_fu_1319_p4 = ap_const_lv8_FF) else "1";
    icmp_ln97_5_fu_1357_p2 <= "1" when (trunc_ln97_2_fu_1329_p1 = ap_const_lv23_0) else "0";
    icmp_ln97_6_fu_1421_p2 <= "0" when (tmp_36_fu_1390_p4 = ap_const_lv8_FF) else "1";
    icmp_ln97_7_fu_1427_p2 <= "1" when (trunc_ln97_3_fu_1400_p1 = ap_const_lv23_0) else "0";
    icmp_ln97_8_fu_1439_p2 <= "0" when (tmp_37_fu_1407_p4 = ap_const_lv8_FF) else "1";
    icmp_ln97_9_fu_1445_p2 <= "1" when (trunc_ln97_4_fu_1417_p1 = ap_const_lv23_0) else "0";
    icmp_ln97_fu_1268_p2 <= "0" when (tmp_31_fu_1254_p4 = ap_const_lv8_FF) else "1";
    max_idx_1_fu_1589_p3 <= 
        select_ln97_fu_1576_p3 when (or_ln97_1_fu_1584_p2(0) = '1') else 
        sext_ln97_fu_1490_p1;
    max_idx_2_fu_1789_p3 <= 
        select_ln97_5_fu_1776_p3 when (or_ln97_2_fu_1784_p2(0) = '1') else 
        sext_ln97_1_fu_1691_p1;
    max_idx_3_fu_1986_p3 <= 
        select_ln97_9_fu_1973_p3 when (or_ln97_3_fu_1981_p2(0) = '1') else 
        max_idx_2_reg_2507;
    max_idx_5_fu_2181_p3 <= 
        select_ln97_13_fu_2168_p3 when (or_ln97_4_fu_2176_p2(0) = '1') else 
        sext_ln97_2_fu_2145_p1;
    max_idx_fu_1482_p3 <= 
        zext_ln97_fu_1475_p1 when (or_ln97_fu_1478_p2(0) = '1') else 
        ap_const_lv2_3;
    max_val_14_fu_1797_p3 <= 
        max_val_13_reg_2411 when (and_ln97_10_fu_1770_p2(0) = '1') else 
        max_val_9_reg_2500;
    max_val_15_fu_1885_p3 <= 
        max_val_10_reg_2418 when (and_ln97_12_fu_1879_p2(0) = '1') else 
        max_val_14_reg_2512;
    max_val_16_fu_1993_p3 <= 
        max_val_11_reg_2425 when (and_ln97_14_fu_1967_p2(0) = '1') else 
        max_val_15_reg_2524;
    max_val_17_fu_2081_p3 <= 
        max_val_12_reg_2432 when (and_ln97_16_fu_2075_p2(0) = '1') else 
        max_val_16_reg_2536;
    max_val_1_fu_1292_p3 <= 
        max_val_reg_2376 when (and_ln97_reg_2445(0) = '1') else 
        ap_const_lv32_C479F99A;
    max_val_3_fu_1381_p3 <= 
        max_val_2_reg_2383 when (and_ln97_2_fu_1375_p2(0) = '1') else 
        max_val_1_reg_2451;
    max_val_5_fu_1469_p3 <= 
        max_val_4_reg_2390 when (and_ln97_4_fu_1463_p2(0) = '1') else 
        max_val_3_reg_2464;
    max_val_7_fu_1597_p3 <= 
        max_val_6_reg_2397 when (and_ln97_6_fu_1570_p2(0) = '1') else 
        max_val_5_reg_2476;
    max_val_9_fu_1685_p3 <= 
        max_val_8_reg_2404 when (and_ln97_8_fu_1679_p2(0) = '1') else 
        max_val_7_reg_2488;
    or_ln80_10_fu_942_p2 <= (icmp_ln80_21_fu_936_p2 or icmp_ln80_20_fu_930_p2);
    or_ln80_11_fu_991_p2 <= (icmp_ln80_23_fu_985_p2 or icmp_ln80_22_fu_979_p2);
    or_ln80_12_fu_1040_p2 <= (icmp_ln80_25_fu_1034_p2 or icmp_ln80_24_fu_1028_p2);
    or_ln80_13_fu_1089_p2 <= (icmp_ln80_27_fu_1083_p2 or icmp_ln80_26_fu_1077_p2);
    or_ln80_14_fu_1139_p2 <= (icmp_ln80_29_fu_1133_p2 or icmp_ln80_28_fu_1127_p2);
    or_ln80_15_fu_1190_p2 <= (icmp_ln80_31_fu_1184_p2 or icmp_ln80_30_fu_1178_p2);
    or_ln80_1_fu_500_p2 <= (icmp_ln80_3_fu_494_p2 or icmp_ln80_2_fu_488_p2);
    or_ln80_2_fu_550_p2 <= (icmp_ln80_5_fu_544_p2 or icmp_ln80_4_fu_538_p2);
    or_ln80_3_fu_599_p2 <= (icmp_ln80_7_fu_593_p2 or icmp_ln80_6_fu_587_p2);
    or_ln80_4_fu_648_p2 <= (icmp_ln80_9_fu_642_p2 or icmp_ln80_8_fu_636_p2);
    or_ln80_5_fu_697_p2 <= (icmp_ln80_11_fu_691_p2 or icmp_ln80_10_fu_685_p2);
    or_ln80_6_fu_746_p2 <= (icmp_ln80_13_fu_740_p2 or icmp_ln80_12_fu_734_p2);
    or_ln80_7_fu_795_p2 <= (icmp_ln80_15_fu_789_p2 or icmp_ln80_14_fu_783_p2);
    or_ln80_8_fu_844_p2 <= (icmp_ln80_17_fu_838_p2 or icmp_ln80_16_fu_832_p2);
    or_ln80_9_fu_893_p2 <= (icmp_ln80_19_fu_887_p2 or icmp_ln80_18_fu_881_p2);
    or_ln80_fu_449_p2 <= (icmp_ln80_fu_437_p2 or icmp_ln80_1_fu_443_p2);
    or_ln97_10_fu_1540_p2 <= (icmp_ln97_11_fu_1534_p2 or icmp_ln97_10_fu_1528_p2);
    or_ln97_11_fu_1558_p2 <= (icmp_ln97_13_fu_1552_p2 or icmp_ln97_12_fu_1546_p2);
    or_ln97_12_fu_1649_p2 <= (icmp_ln97_15_fu_1643_p2 or icmp_ln97_14_fu_1637_p2);
    or_ln97_13_fu_1667_p2 <= (icmp_ln97_17_fu_1661_p2 or icmp_ln97_16_fu_1655_p2);
    or_ln97_14_fu_1740_p2 <= (icmp_ln97_19_fu_1734_p2 or icmp_ln97_18_fu_1728_p2);
    or_ln97_15_fu_1758_p2 <= (icmp_ln97_21_fu_1752_p2 or icmp_ln97_20_fu_1746_p2);
    or_ln97_16_fu_1849_p2 <= (icmp_ln97_23_fu_1843_p2 or icmp_ln97_22_fu_1837_p2);
    or_ln97_17_fu_1867_p2 <= (icmp_ln97_25_fu_1861_p2 or icmp_ln97_24_fu_1855_p2);
    or_ln97_18_fu_1937_p2 <= (icmp_ln97_27_fu_1931_p2 or icmp_ln97_26_fu_1925_p2);
    or_ln97_19_fu_1955_p2 <= (icmp_ln97_29_fu_1949_p2 or icmp_ln97_28_fu_1943_p2);
    or_ln97_1_fu_1584_p2 <= (and_ln97_6_fu_1570_p2 or and_ln97_4_reg_2471);
    or_ln97_20_fu_2045_p2 <= (icmp_ln97_31_fu_2039_p2 or icmp_ln97_30_fu_2033_p2);
    or_ln97_21_fu_2063_p2 <= (icmp_ln97_33_fu_2057_p2 or icmp_ln97_32_fu_2051_p2);
    or_ln97_22_fu_2148_p2 <= (icmp_ln97_35_reg_2559 or icmp_ln97_34_reg_2554);
    or_ln97_23_fu_2152_p2 <= (icmp_ln97_37_reg_2569 or icmp_ln97_36_reg_2564);
    or_ln97_2_fu_1784_p2 <= (and_ln97_8_reg_2495 or and_ln97_10_fu_1770_p2);
    or_ln97_3_fu_1981_p2 <= (and_ln97_14_fu_1967_p2 or and_ln97_12_reg_2519);
    or_ln97_4_fu_2176_p2 <= (and_ln97_18_fu_2162_p2 or and_ln97_16_reg_2543);
    or_ln97_5_fu_1280_p2 <= (icmp_ln97_fu_1268_p2 or icmp_ln97_1_fu_1274_p2);
    or_ln97_6_fu_1345_p2 <= (icmp_ln97_3_fu_1339_p2 or icmp_ln97_2_fu_1333_p2);
    or_ln97_7_fu_1363_p2 <= (icmp_ln97_5_fu_1357_p2 or icmp_ln97_4_fu_1351_p2);
    or_ln97_8_fu_1433_p2 <= (icmp_ln97_7_fu_1427_p2 or icmp_ln97_6_fu_1421_p2);
    or_ln97_9_fu_1451_p2 <= (icmp_ln97_9_fu_1445_p2 or icmp_ln97_8_fu_1439_p2);
    or_ln97_fu_1478_p2 <= (and_ln97_reg_2445 or and_ln97_2_reg_2458);
        out_r <= std_logic_vector(IEEE.numeric_std.resize(signed(max_idx_5_fu_2181_p3),32));


    out_r_ap_vld_assign_proc : process(ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            out_r_ap_vld <= ap_const_logic_1;
        else 
            out_r_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_cast1_fu_414_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_14_reg_328),64));
    p_cast_fu_397_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_11_reg_317),64));
    select_ln80_10_fu_954_p3 <= 
        ap_const_lv32_0 when (and_ln80_10_fu_948_p2(0) = '1') else 
        temp_output2_0_load_10_reg_2328;
    select_ln80_11_fu_1003_p3 <= 
        ap_const_lv32_0 when (and_ln80_11_fu_997_p2(0) = '1') else 
        temp_output2_0_load_11_reg_2335;
    select_ln80_12_fu_1052_p3 <= 
        ap_const_lv32_0 when (and_ln80_12_fu_1046_p2(0) = '1') else 
        temp_output2_0_load_12_reg_2352;
    select_ln80_13_fu_1101_p3 <= 
        ap_const_lv32_0 when (and_ln80_13_fu_1095_p2(0) = '1') else 
        temp_output2_0_load_13_reg_2359;
    select_ln80_14_fu_1151_p3 <= 
        ap_const_lv32_0 when (and_ln80_14_fu_1145_p2(0) = '1') else 
        reg_373;
    select_ln80_15_fu_1202_p3 <= 
        ap_const_lv32_0 when (and_ln80_15_fu_1196_p2(0) = '1') else 
        reg_379;
    select_ln80_1_fu_512_p3 <= 
        ap_const_lv32_0 when (and_ln80_1_fu_506_p2(0) = '1') else 
        reg_379;
    select_ln80_2_fu_562_p3 <= 
        ap_const_lv32_0 when (and_ln80_2_fu_556_p2(0) = '1') else 
        temp_output2_0_load_2_reg_2232;
    select_ln80_3_fu_611_p3 <= 
        ap_const_lv32_0 when (and_ln80_3_fu_605_p2(0) = '1') else 
        temp_output2_0_load_3_reg_2239;
    select_ln80_4_fu_660_p3 <= 
        ap_const_lv32_0 when (and_ln80_4_fu_654_p2(0) = '1') else 
        temp_output2_0_load_4_reg_2256;
    select_ln80_5_fu_709_p3 <= 
        ap_const_lv32_0 when (and_ln80_5_fu_703_p2(0) = '1') else 
        temp_output2_0_load_5_reg_2263;
    select_ln80_6_fu_758_p3 <= 
        ap_const_lv32_0 when (and_ln80_6_fu_752_p2(0) = '1') else 
        temp_output2_0_load_6_reg_2280;
    select_ln80_7_fu_807_p3 <= 
        ap_const_lv32_0 when (and_ln80_7_fu_801_p2(0) = '1') else 
        temp_output2_0_load_7_reg_2287;
    select_ln80_8_fu_856_p3 <= 
        ap_const_lv32_0 when (and_ln80_8_fu_850_p2(0) = '1') else 
        temp_output2_0_load_8_reg_2304;
    select_ln80_9_fu_905_p3 <= 
        ap_const_lv32_0 when (and_ln80_9_fu_899_p2(0) = '1') else 
        temp_output2_0_load_9_reg_2311;
    select_ln80_fu_461_p3 <= 
        ap_const_lv32_0 when (and_ln80_fu_455_p2(0) = '1') else 
        reg_373;
    select_ln97_13_fu_2168_p3 <= 
        ap_const_lv5_9 when (and_ln97_18_fu_2162_p2(0) = '1') else 
        ap_const_lv5_8;
    select_ln97_5_fu_1776_p3 <= 
        ap_const_lv4_5 when (and_ln97_10_fu_1770_p2(0) = '1') else 
        ap_const_lv4_4;
    select_ln97_9_fu_1973_p3 <= 
        ap_const_lv4_7 when (and_ln97_14_fu_1967_p2(0) = '1') else 
        ap_const_lv4_6;
    select_ln97_fu_1576_p3 <= 
        ap_const_lv3_3 when (and_ln97_6_fu_1570_p2(0) = '1') else 
        ap_const_lv3_2;
        sext_ln97_1_fu_1691_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(max_idx_1_reg_2483),4));

        sext_ln97_2_fu_2145_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(max_idx_3_reg_2531),5));

        sext_ln97_fu_1490_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(max_idx_fu_1482_p3),3));

    temp_output2_0_addr_10_reg_2318 <= ap_const_lv64_A(4 - 1 downto 0);
    temp_output2_0_addr_11_reg_2323 <= ap_const_lv64_B(4 - 1 downto 0);
    temp_output2_0_addr_12_reg_2342 <= ap_const_lv64_C(4 - 1 downto 0);
    temp_output2_0_addr_13_reg_2347 <= ap_const_lv64_D(4 - 1 downto 0);
    temp_output2_0_addr_14_reg_2366 <= ap_const_lv64_E(4 - 1 downto 0);
    temp_output2_0_addr_15_reg_2371 <= ap_const_lv64_F(4 - 1 downto 0);
    temp_output2_0_addr_2_reg_2222 <= ap_const_lv64_2(4 - 1 downto 0);
    temp_output2_0_addr_3_reg_2227 <= ap_const_lv64_3(4 - 1 downto 0);
    temp_output2_0_addr_4_reg_2246 <= ap_const_lv64_4(4 - 1 downto 0);
    temp_output2_0_addr_5_reg_2251 <= ap_const_lv64_5(4 - 1 downto 0);
    temp_output2_0_addr_6_reg_2270 <= ap_const_lv64_6(4 - 1 downto 0);
    temp_output2_0_addr_7_reg_2275 <= ap_const_lv64_7(4 - 1 downto 0);
    temp_output2_0_addr_8_reg_2294 <= ap_const_lv64_8(4 - 1 downto 0);
    temp_output2_0_addr_9_reg_2299 <= ap_const_lv64_9(4 - 1 downto 0);
    temp_output2_0_addr_reg_2210 <= ap_const_lv64_0(4 - 1 downto 0);

    temp_output2_0_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state19, ap_CS_fsm_state4, temp_output2_0_addr_reg_2210, ap_CS_fsm_state8, ap_CS_fsm_state11, temp_output2_0_addr_2_reg_2222, ap_CS_fsm_state13, temp_output2_0_addr_4_reg_2246, ap_CS_fsm_state14, temp_output2_0_addr_6_reg_2270, ap_CS_fsm_state15, temp_output2_0_addr_8_reg_2294, ap_CS_fsm_state16, temp_output2_0_addr_10_reg_2318, ap_CS_fsm_state17, temp_output2_0_addr_12_reg_2342, ap_CS_fsm_state18, temp_output2_0_addr_14_reg_2366, ap_CS_fsm_state28, grp_hwmm_layer2_fu_346_output_0_address0, grp_hwmm_layer3_fu_352_input_0_address0, ap_CS_fsm_state10, p_cast1_fu_414_p1, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            temp_output2_0_address0 <= temp_output2_0_addr_14_reg_2366;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            temp_output2_0_address0 <= temp_output2_0_addr_12_reg_2342;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            temp_output2_0_address0 <= temp_output2_0_addr_10_reg_2318;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            temp_output2_0_address0 <= temp_output2_0_addr_8_reg_2294;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            temp_output2_0_address0 <= temp_output2_0_addr_6_reg_2270;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            temp_output2_0_address0 <= temp_output2_0_addr_4_reg_2246;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            temp_output2_0_address0 <= temp_output2_0_addr_2_reg_2222;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            temp_output2_0_address0 <= temp_output2_0_addr_reg_2210;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            temp_output2_0_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            temp_output2_0_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            temp_output2_0_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            temp_output2_0_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            temp_output2_0_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            temp_output2_0_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            temp_output2_0_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            temp_output2_0_address0 <= ap_const_lv64_1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            temp_output2_0_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            temp_output2_0_address0 <= p_cast1_fu_414_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            temp_output2_0_address0 <= grp_hwmm_layer3_fu_352_input_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp_output2_0_address0 <= grp_hwmm_layer2_fu_346_output_0_address0;
        else 
            temp_output2_0_address0 <= "XXXX";
        end if; 
    end process;


    temp_output2_0_address1_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state19, ap_CS_fsm_state11, temp_output2_0_addr_3_reg_2227, ap_CS_fsm_state13, temp_output2_0_addr_5_reg_2251, ap_CS_fsm_state14, temp_output2_0_addr_7_reg_2275, ap_CS_fsm_state15, temp_output2_0_addr_9_reg_2299, ap_CS_fsm_state16, temp_output2_0_addr_11_reg_2323, ap_CS_fsm_state17, temp_output2_0_addr_13_reg_2347, ap_CS_fsm_state18, temp_output2_0_addr_15_reg_2371, grp_hwmm_layer2_fu_346_output_0_address1, ap_CS_fsm_state10, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            temp_output2_0_address1 <= temp_output2_0_addr_15_reg_2371;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            temp_output2_0_address1 <= temp_output2_0_addr_13_reg_2347;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            temp_output2_0_address1 <= temp_output2_0_addr_11_reg_2323;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            temp_output2_0_address1 <= temp_output2_0_addr_9_reg_2299;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            temp_output2_0_address1 <= temp_output2_0_addr_7_reg_2275;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            temp_output2_0_address1 <= temp_output2_0_addr_5_reg_2251;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            temp_output2_0_address1 <= temp_output2_0_addr_3_reg_2227;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            temp_output2_0_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            temp_output2_0_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            temp_output2_0_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            temp_output2_0_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            temp_output2_0_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            temp_output2_0_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            temp_output2_0_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            temp_output2_0_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            temp_output2_0_address1 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp_output2_0_address1 <= grp_hwmm_layer2_fu_346_output_0_address1;
        else 
            temp_output2_0_address1 <= "XXXX";
        end if; 
    end process;


    temp_output2_0_ce0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state19, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state28, grp_hwmm_layer2_fu_346_output_0_ce0, grp_hwmm_layer3_fu_352_input_0_ce0, grp_hw_act_layer1_fu_357_ap_done, ap_CS_fsm_state10, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state12) or ((grp_hw_act_layer1_fu_357_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            temp_output2_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            temp_output2_0_ce0 <= grp_hwmm_layer3_fu_352_input_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp_output2_0_ce0 <= grp_hwmm_layer2_fu_346_output_0_ce0;
        else 
            temp_output2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_output2_0_ce1_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state19, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, grp_hwmm_layer2_fu_346_output_0_ce1, ap_CS_fsm_state10, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            temp_output2_0_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp_output2_0_ce1 <= grp_hwmm_layer2_fu_346_output_0_ce1;
        else 
            temp_output2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    temp_output2_0_d0_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state4, ap_CS_fsm_state8, grp_hwmm_layer2_fu_346_output_0_d0, ap_CS_fsm_state10, select_ln80_fu_461_p3, ap_CS_fsm_state20, select_ln80_2_fu_562_p3, ap_CS_fsm_state21, select_ln80_4_fu_660_p3, ap_CS_fsm_state22, select_ln80_6_fu_758_p3, ap_CS_fsm_state23, select_ln80_8_fu_856_p3, ap_CS_fsm_state24, select_ln80_10_fu_954_p3, ap_CS_fsm_state25, select_ln80_12_fu_1052_p3, ap_CS_fsm_state26, select_ln80_14_fu_1151_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            temp_output2_0_d0 <= select_ln80_14_fu_1151_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            temp_output2_0_d0 <= select_ln80_12_fu_1052_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            temp_output2_0_d0 <= select_ln80_10_fu_954_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            temp_output2_0_d0 <= select_ln80_8_fu_856_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            temp_output2_0_d0 <= select_ln80_6_fu_758_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            temp_output2_0_d0 <= select_ln80_4_fu_660_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            temp_output2_0_d0 <= select_ln80_2_fu_562_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            temp_output2_0_d0 <= select_ln80_fu_461_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            temp_output2_0_d0 <= ap_const_lv32_3F800000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            temp_output2_0_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp_output2_0_d0 <= grp_hwmm_layer2_fu_346_output_0_d0;
        else 
            temp_output2_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    temp_output2_0_d1_assign_proc : process(ap_CS_fsm_state19, grp_hwmm_layer2_fu_346_output_0_d1, ap_CS_fsm_state10, select_ln80_1_fu_512_p3, ap_CS_fsm_state20, select_ln80_3_fu_611_p3, ap_CS_fsm_state21, select_ln80_5_fu_709_p3, ap_CS_fsm_state22, select_ln80_7_fu_807_p3, ap_CS_fsm_state23, select_ln80_9_fu_905_p3, ap_CS_fsm_state24, select_ln80_11_fu_1003_p3, ap_CS_fsm_state25, select_ln80_13_fu_1101_p3, ap_CS_fsm_state26, select_ln80_15_fu_1202_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            temp_output2_0_d1 <= select_ln80_15_fu_1202_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            temp_output2_0_d1 <= select_ln80_13_fu_1101_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            temp_output2_0_d1 <= select_ln80_11_fu_1003_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            temp_output2_0_d1 <= select_ln80_9_fu_905_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            temp_output2_0_d1 <= select_ln80_7_fu_807_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            temp_output2_0_d1 <= select_ln80_5_fu_709_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            temp_output2_0_d1 <= select_ln80_3_fu_611_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            temp_output2_0_d1 <= select_ln80_1_fu_512_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp_output2_0_d1 <= grp_hwmm_layer2_fu_346_output_0_d1;
        else 
            temp_output2_0_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    temp_output2_0_we0_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state4, ap_CS_fsm_state8, grp_hwmm_layer2_fu_346_output_0_we0, grp_hw_act_layer1_fu_357_ap_done, exitcond152_fu_408_p2, ap_CS_fsm_state10, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or ((grp_hw_act_layer1_fu_357_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((exitcond152_fu_408_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            temp_output2_0_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp_output2_0_we0 <= grp_hwmm_layer2_fu_346_output_0_we0;
        else 
            temp_output2_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_output2_0_we1_assign_proc : process(ap_CS_fsm_state19, grp_hwmm_layer2_fu_346_output_0_we1, ap_CS_fsm_state10, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            temp_output2_0_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp_output2_0_we1 <= grp_hwmm_layer2_fu_346_output_0_we1;
        else 
            temp_output2_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    temp_output_0_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state8, grp_hwmm_layer1_fu_339_output_0_address0, grp_hwmm_layer2_fu_346_input_0_address0, grp_hw_act_layer1_fu_357_output_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state10, p_cast_fu_397_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_output_0_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_output_0_address0 <= p_cast_fu_397_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            temp_output_0_address0 <= grp_hw_act_layer1_fu_357_output_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp_output_0_address0 <= grp_hwmm_layer2_fu_346_input_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_output_0_address0 <= grp_hwmm_layer1_fu_339_output_0_address0;
        else 
            temp_output_0_address0 <= "XXXXX";
        end if; 
    end process;


    temp_output_0_address1_assign_proc : process(ap_CS_fsm_state8, grp_hwmm_layer1_fu_339_output_0_address1, grp_hwmm_layer2_fu_346_input_0_address1, grp_hw_act_layer1_fu_357_output_0_address1, ap_CS_fsm_state6, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            temp_output_0_address1 <= grp_hw_act_layer1_fu_357_output_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp_output_0_address1 <= grp_hwmm_layer2_fu_346_input_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_output_0_address1 <= grp_hwmm_layer1_fu_339_output_0_address1;
        else 
            temp_output_0_address1 <= "XXXXX";
        end if; 
    end process;


    temp_output_0_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state8, grp_hwmm_layer1_fu_339_output_0_ce0, grp_hwmm_layer2_fu_346_input_0_ce0, grp_hw_act_layer1_fu_357_output_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            temp_output_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            temp_output_0_ce0 <= grp_hw_act_layer1_fu_357_output_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp_output_0_ce0 <= grp_hwmm_layer2_fu_346_input_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_output_0_ce0 <= grp_hwmm_layer1_fu_339_output_0_ce0;
        else 
            temp_output_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_output_0_ce1_assign_proc : process(ap_CS_fsm_state8, grp_hwmm_layer1_fu_339_output_0_ce1, grp_hwmm_layer2_fu_346_input_0_ce1, grp_hw_act_layer1_fu_357_output_0_ce1, ap_CS_fsm_state6, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            temp_output_0_ce1 <= grp_hw_act_layer1_fu_357_output_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp_output_0_ce1 <= grp_hwmm_layer2_fu_346_input_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_output_0_ce1 <= grp_hwmm_layer1_fu_339_output_0_ce1;
        else 
            temp_output_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    temp_output_0_d0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state8, grp_hwmm_layer1_fu_339_output_0_d0, grp_hw_act_layer1_fu_357_output_0_d0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_output_0_d0 <= ap_const_lv32_3F800000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_output_0_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            temp_output_0_d0 <= grp_hw_act_layer1_fu_357_output_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_output_0_d0 <= grp_hwmm_layer1_fu_339_output_0_d0;
        else 
            temp_output_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    temp_output_0_d1_assign_proc : process(ap_CS_fsm_state8, grp_hwmm_layer1_fu_339_output_0_d1, grp_hw_act_layer1_fu_357_output_0_d1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            temp_output_0_d1 <= grp_hw_act_layer1_fu_357_output_0_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_output_0_d1 <= grp_hwmm_layer1_fu_339_output_0_d1;
        else 
            temp_output_0_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    temp_output_0_we0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state8, grp_hwmm_layer1_fu_339_output_0_we0, grp_hw_act_layer1_fu_357_output_0_we0, exitcond163_fu_391_p2, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((exitcond163_fu_391_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            temp_output_0_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            temp_output_0_we0 <= grp_hw_act_layer1_fu_357_output_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_output_0_we0 <= grp_hwmm_layer1_fu_339_output_0_we0;
        else 
            temp_output_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_output_0_we1_assign_proc : process(ap_CS_fsm_state8, grp_hwmm_layer1_fu_339_output_0_we1, grp_hw_act_layer1_fu_357_output_0_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            temp_output_0_we1 <= grp_hw_act_layer1_fu_357_output_0_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_output_0_we1 <= grp_hwmm_layer1_fu_339_output_0_we1;
        else 
            temp_output_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_11_fu_720_p4 <= bitcast_ln80_6_fu_717_p1(30 downto 23);
    tmp_13_fu_769_p4 <= bitcast_ln80_7_fu_766_p1(30 downto 23);
    tmp_15_fu_818_p4 <= bitcast_ln80_8_fu_815_p1(30 downto 23);
    tmp_17_fu_867_p4 <= bitcast_ln80_9_fu_864_p1(30 downto 23);
    tmp_19_fu_916_p4 <= bitcast_ln80_10_fu_913_p1(30 downto 23);
    tmp_21_fu_965_p4 <= bitcast_ln80_11_fu_962_p1(30 downto 23);
    tmp_23_fu_1014_p4 <= bitcast_ln80_12_fu_1011_p1(30 downto 23);
    tmp_25_fu_1063_p4 <= bitcast_ln80_13_fu_1060_p1(30 downto 23);
    tmp_27_fu_1113_p4 <= bitcast_ln80_14_fu_1109_p1(30 downto 23);
    tmp_29_fu_1164_p4 <= bitcast_ln80_15_fu_1160_p1(30 downto 23);
    tmp_2_fu_474_p4 <= bitcast_ln80_1_fu_470_p1(30 downto 23);
    tmp_31_fu_1254_p4 <= bitcast_ln97_fu_1251_p1(30 downto 23);
    tmp_33_fu_1302_p4 <= bitcast_ln97_1_fu_1299_p1(30 downto 23);
    tmp_34_fu_1319_p4 <= bitcast_ln97_2_fu_1316_p1(30 downto 23);
    tmp_36_fu_1390_p4 <= bitcast_ln97_3_fu_1387_p1(30 downto 23);
    tmp_37_fu_1407_p4 <= bitcast_ln97_4_fu_1404_p1(30 downto 23);
    tmp_39_fu_1497_p4 <= bitcast_ln97_5_fu_1494_p1(30 downto 23);
    tmp_40_fu_1514_p4 <= bitcast_ln97_6_fu_1511_p1(30 downto 23);
    tmp_42_fu_1606_p4 <= bitcast_ln97_7_fu_1603_p1(30 downto 23);
    tmp_43_fu_1623_p4 <= bitcast_ln97_8_fu_1620_p1(30 downto 23);
    tmp_45_fu_1697_p4 <= bitcast_ln97_9_fu_1694_p1(30 downto 23);
    tmp_46_fu_1714_p4 <= bitcast_ln97_10_fu_1711_p1(30 downto 23);
    tmp_48_fu_1806_p4 <= bitcast_ln97_11_fu_1803_p1(30 downto 23);
    tmp_49_fu_1823_p4 <= bitcast_ln97_12_fu_1820_p1(30 downto 23);
    tmp_4_fu_524_p4 <= bitcast_ln80_2_fu_521_p1(30 downto 23);
    tmp_51_fu_1894_p4 <= bitcast_ln97_13_fu_1891_p1(30 downto 23);
    tmp_52_fu_1911_p4 <= bitcast_ln97_14_fu_1908_p1(30 downto 23);
    tmp_54_fu_2002_p4 <= bitcast_ln97_15_fu_1999_p1(30 downto 23);
    tmp_55_fu_2019_p4 <= bitcast_ln97_16_fu_2016_p1(30 downto 23);
    tmp_57_fu_2090_p4 <= bitcast_ln97_17_fu_2087_p1(30 downto 23);
    tmp_58_fu_2107_p4 <= bitcast_ln97_18_fu_2104_p1(30 downto 23);
    tmp_6_fu_573_p4 <= bitcast_ln80_3_fu_570_p1(30 downto 23);
    tmp_8_fu_622_p4 <= bitcast_ln80_4_fu_619_p1(30 downto 23);
    tmp_fu_423_p4 <= bitcast_ln80_fu_419_p1(30 downto 23);
    tmp_s_fu_671_p4 <= bitcast_ln80_5_fu_668_p1(30 downto 23);
    trunc_ln80_10_fu_926_p1 <= bitcast_ln80_10_fu_913_p1(23 - 1 downto 0);
    trunc_ln80_11_fu_975_p1 <= bitcast_ln80_11_fu_962_p1(23 - 1 downto 0);
    trunc_ln80_12_fu_1024_p1 <= bitcast_ln80_12_fu_1011_p1(23 - 1 downto 0);
    trunc_ln80_13_fu_1073_p1 <= bitcast_ln80_13_fu_1060_p1(23 - 1 downto 0);
    trunc_ln80_14_fu_1123_p1 <= bitcast_ln80_14_fu_1109_p1(23 - 1 downto 0);
    trunc_ln80_15_fu_1174_p1 <= bitcast_ln80_15_fu_1160_p1(23 - 1 downto 0);
    trunc_ln80_1_fu_484_p1 <= bitcast_ln80_1_fu_470_p1(23 - 1 downto 0);
    trunc_ln80_2_fu_534_p1 <= bitcast_ln80_2_fu_521_p1(23 - 1 downto 0);
    trunc_ln80_3_fu_583_p1 <= bitcast_ln80_3_fu_570_p1(23 - 1 downto 0);
    trunc_ln80_4_fu_632_p1 <= bitcast_ln80_4_fu_619_p1(23 - 1 downto 0);
    trunc_ln80_5_fu_681_p1 <= bitcast_ln80_5_fu_668_p1(23 - 1 downto 0);
    trunc_ln80_6_fu_730_p1 <= bitcast_ln80_6_fu_717_p1(23 - 1 downto 0);
    trunc_ln80_7_fu_779_p1 <= bitcast_ln80_7_fu_766_p1(23 - 1 downto 0);
    trunc_ln80_8_fu_828_p1 <= bitcast_ln80_8_fu_815_p1(23 - 1 downto 0);
    trunc_ln80_9_fu_877_p1 <= bitcast_ln80_9_fu_864_p1(23 - 1 downto 0);
    trunc_ln80_fu_433_p1 <= bitcast_ln80_fu_419_p1(23 - 1 downto 0);
    trunc_ln97_10_fu_1724_p1 <= bitcast_ln97_10_fu_1711_p1(23 - 1 downto 0);
    trunc_ln97_11_fu_1816_p1 <= bitcast_ln97_11_fu_1803_p1(23 - 1 downto 0);
    trunc_ln97_12_fu_1833_p1 <= bitcast_ln97_12_fu_1820_p1(23 - 1 downto 0);
    trunc_ln97_13_fu_1904_p1 <= bitcast_ln97_13_fu_1891_p1(23 - 1 downto 0);
    trunc_ln97_14_fu_1921_p1 <= bitcast_ln97_14_fu_1908_p1(23 - 1 downto 0);
    trunc_ln97_15_fu_2012_p1 <= bitcast_ln97_15_fu_1999_p1(23 - 1 downto 0);
    trunc_ln97_16_fu_2029_p1 <= bitcast_ln97_16_fu_2016_p1(23 - 1 downto 0);
    trunc_ln97_17_fu_2100_p1 <= bitcast_ln97_17_fu_2087_p1(23 - 1 downto 0);
    trunc_ln97_18_fu_2117_p1 <= bitcast_ln97_18_fu_2104_p1(23 - 1 downto 0);
    trunc_ln97_1_fu_1312_p1 <= bitcast_ln97_1_fu_1299_p1(23 - 1 downto 0);
    trunc_ln97_2_fu_1329_p1 <= bitcast_ln97_2_fu_1316_p1(23 - 1 downto 0);
    trunc_ln97_3_fu_1400_p1 <= bitcast_ln97_3_fu_1387_p1(23 - 1 downto 0);
    trunc_ln97_4_fu_1417_p1 <= bitcast_ln97_4_fu_1404_p1(23 - 1 downto 0);
    trunc_ln97_5_fu_1507_p1 <= bitcast_ln97_5_fu_1494_p1(23 - 1 downto 0);
    trunc_ln97_6_fu_1524_p1 <= bitcast_ln97_6_fu_1511_p1(23 - 1 downto 0);
    trunc_ln97_7_fu_1616_p1 <= bitcast_ln97_7_fu_1603_p1(23 - 1 downto 0);
    trunc_ln97_8_fu_1633_p1 <= bitcast_ln97_8_fu_1620_p1(23 - 1 downto 0);
    trunc_ln97_9_fu_1707_p1 <= bitcast_ln97_9_fu_1694_p1(23 - 1 downto 0);
    trunc_ln97_fu_1264_p1 <= bitcast_ln97_fu_1251_p1(23 - 1 downto 0);
    zext_ln97_fu_1475_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln97_2_reg_2458),2));
end behav;
