// Seed: 782182369
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  assign module_1.id_1 = 0;
  inout wire id_2;
  output wire id_1;
  logic id_8 = id_4;
endmodule
module module_1 (
    output logic id_0,
    output supply0 id_1,
    output uwire id_2,
    output wor id_3,
    input tri id_4,
    output tri id_5
    , id_14,
    output tri0 id_6,
    input wire id_7,
    input tri id_8,
    output supply1 id_9
    , id_15,
    input uwire id_10,
    input wire id_11,
    input tri id_12
);
  always_comb @(-1 or posedge id_7) begin : LABEL_0
    if (1) begin : LABEL_1
      $clog2(86);
      ;
    end else begin : LABEL_2
      id_0 <= ~id_8;
    end
  end
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15,
      id_14,
      id_14,
      id_14,
      id_15
  );
endmodule
