Running : /opt/Xilinx/10.1/ISE/bin/lin/unwrapped/fuse -ise
/home/ise/sf/ee533_cpu/pattern_matcher/pattern_matcher.ise -intstyle ise
-incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o
cpu_patter_tb_isim_beh.exe -prj cpu_patter_tb_beh.prj -top cpu_patter_tb -top
glbl
Determining compilation order of HDL files
Analyzing Verilog file OR2_8.v
Analyzing Verilog file rotate_shift.v
Analyzing Verilog file patternout_8.vf
Analyzing Verilog file OR3_8.v
Analyzing Verilog file mux2to1_8.v
Analyzing Verilog file comparator.vf
Analyzing Verilog file character_rotate.v
Analyzing Verilog file pattern_8x1_8.vf
Analyzing Verilog file patternout_16.vf
Analyzing Verilog file output_extend.v
Analyzing Verilog file character_distributor.v
Analyzing Verilog file character_comparetor_64.vf
Analyzing Verilog file pattern_string.v
Analyzing Verilog file pattern_filter.v
Analyzing Verilog file pattern_9x1_output.vf
Analyzing Verilog file find_last_one.v
Analyzing Verilog file find_first_one.v
Analyzing Verilog file character_compare_all.vf
Analyzing Verilog file pattern_matcher.vf
Analyzing Verilog file pattern_cpu.v
Analyzing Verilog file cpu_patter_tb.tfw
Analyzing Verilog file /opt/Xilinx/10.1/ISE/verilog/src/glbl.v
Saving Verilog parse-tree work.OR2_8 into
/home/ise/sf/ee533_cpu/pattern_matcher/isim/work/@o@r2_8.sdb
Saving Verilog parse-tree work.rotate_shift into
/home/ise/sf/ee533_cpu/pattern_matcher/isim/work/rotate_shift.sdb
Saving Verilog parse-tree work.patternout_8 into
/home/ise/sf/ee533_cpu/pattern_matcher/isim/work/patternout_8.sdb
Saving Verilog parse-tree work.OR3_8 into
/home/ise/sf/ee533_cpu/pattern_matcher/isim/work/@o@r3_8.sdb
Saving Verilog parse-tree work.mux2to1_8 into
/home/ise/sf/ee533_cpu/pattern_matcher/isim/work/mux2to1_8.sdb
Saving Verilog parse-tree work.AND8_MXILINX_comparator into
/home/ise/sf/ee533_cpu/pattern_matcher/isim/work/@a@n@d8_@m@x@i@l@i@n@x_comparat
or.sdb
Saving Verilog parse-tree work.COMP8_MXILINX_comparator into
/home/ise/sf/ee533_cpu/pattern_matcher/isim/work/@c@o@m@p8_@m@x@i@l@i@n@x_compar
ator.sdb
Saving Verilog parse-tree work.comparator into
/home/ise/sf/ee533_cpu/pattern_matcher/isim/work/comparator.sdb
Saving Verilog parse-tree work.character_rotate into
/home/ise/sf/ee533_cpu/pattern_matcher/isim/work/character_rotate.sdb
Saving Verilog parse-tree work.pattern_8x1_8 into
/home/ise/sf/ee533_cpu/pattern_matcher/isim/work/pattern_8x1_8.sdb
Saving Verilog parse-tree work.patternout_16 into
/home/ise/sf/ee533_cpu/pattern_matcher/isim/work/patternout_16.sdb
Saving Verilog parse-tree work.output_extend into
/home/ise/sf/ee533_cpu/pattern_matcher/isim/work/output_extend.sdb
Saving Verilog parse-tree work.character_distributor into
/home/ise/sf/ee533_cpu/pattern_matcher/isim/work/character_distributor.sdb
Saving Verilog parse-tree work.character_comparetor_64 into
/home/ise/sf/ee533_cpu/pattern_matcher/isim/work/character_comparetor_64.sdb
Saving Verilog parse-tree work.pattern_string into
/home/ise/sf/ee533_cpu/pattern_matcher/isim/work/pattern_string.sdb
Saving Verilog parse-tree work.pattern_filter into
/home/ise/sf/ee533_cpu/pattern_matcher/isim/work/pattern_filter.sdb
Saving Verilog parse-tree work.pattern_9x1_output into
/home/ise/sf/ee533_cpu/pattern_matcher/isim/work/pattern_9x1_output.sdb
Saving Verilog parse-tree work.find_last_one into
/home/ise/sf/ee533_cpu/pattern_matcher/isim/work/find_last_one.sdb
Saving Verilog parse-tree work.find_first_one into
/home/ise/sf/ee533_cpu/pattern_matcher/isim/work/find_first_one.sdb
Saving Verilog parse-tree work.character_compare_all into
/home/ise/sf/ee533_cpu/pattern_matcher/isim/work/character_compare_all.sdb
Saving Verilog parse-tree work.pattern_matcher into
/home/ise/sf/ee533_cpu/pattern_matcher/isim/work/pattern_matcher.sdb
Saving Verilog parse-tree work.pattern_cpu into
/home/ise/sf/ee533_cpu/pattern_matcher/isim/work/pattern_cpu.sdb
Saving Verilog parse-tree work.cpu_patter_tb into
/home/ise/sf/ee533_cpu/pattern_matcher/isim/work/cpu_patter_tb.sdb
Saving Verilog parse-tree work.glbl into
/home/ise/sf/ee533_cpu/pattern_matcher/isim/work/glbl.sdb
Starting static elaboration
Restoring Verilog parse-tree unisims_ver.AND4 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.XNOR2 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND2 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.FMAP from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Completed static elaboration
Fuse Memory Usage: 23368 Kb
Fuse CPU Usage: 220 ms
Compiling module glbl
Compiling module pattern_filter
Compiling module find_last_one
Compiling module find_first_one
Compiling module pattern_string
Compiling module character_rotate
Compiling module AND4
Compiling module XNOR2
Compiling module AND2
Compiling module COMP8_MXILINX_comparator
Compiling module FMAP
Compiling module AND8_MXILINX_comparator
Compiling module comparator
Compiling module character_comparetor_64
Compiling module character_distributor
Compiling module character_compare_all
Compiling module mux2to1_8
Compiling module OR2_8
Compiling module patternout_8
Compiling module rotate_shift
Compiling module pattern_8x1_8
Compiling module OR3_8
Compiling module patternout_16
Compiling module output_extend
Compiling module pattern_9x1_output
Compiling module pattern_matcher
Compiling module pattern_cpu
Compiling module cpu_patter_tb
Compiled 28 Verilog Units
Built simulation executable cpu_patter_tb_isim_beh.exe
Fuse Memory Usage: 24396 Kb
Fuse CPU Usage: 290 ms
GCC CPU Usage: 90 ms
