//
//Written by GowinSynthesis
//Product Version "GowinSynthesis V1.9.8.06-1"
//Thu Jul 21 01:22:16 2022

//Source file index table:
//file0 "\E:/projects/I2C_PWM/MyTopLevel.v"
//file1 "\E:/projects/I2C_PWM/gowin_project/i2c_pwm/src/gowin_osc/gowin_osc.v"
//file2 "\E:/projects/I2C_PWM/gowin_project/i2c_pwm/src/wrap.v"
`timescale 100 ps/100 ps
module PWM (
  clk_osc,
  i2c_apb_io_interrupt,
  n950_6,
  n943_10,
  n943_12,
  n1014_6,
  n1014_9,
  n1014_8,
  n1014_4,
  resetn_d,
  i2c_apb_io_apb_PRDATA,
  apb_operate_area_operating_4,
  pwm_ch_out_ch1_d,
  pwm_ch_out_ch2_d,
  pwm_ch_out_ch3_d,
  pwm_ch_out_ch4_d,
  pwm_ch_out_ch5_d,
  pwm_ch_out_ch6_d,
  pwm_ch_out_ch7_d,
  pwm_ch_out_ch8_d,
  n3496_3,
  n855_5,
  when_MyTopLevel_l233_5,
  pwm_1_apb_PWDATA_9_4,
  ctrl_slave_drive_state_3_9,
  ctrl_fsm_idle_state_3_9,
  n1413_7,
  apb_operate_area_active_18,
  when_MyTopLevel_l233_7,
  apb_operate_area_active_22,
  ctrl_master_drive_state_3_11,
  when_MyTopLevel_l233_10,
  n860_8,
  n1235_6,
  init_state,
  ctrl_fsm_stateReg,
  ctrl_slave_drive_state,
  ctrl_master_drive_state,
  ctrl_fsm_idle_state,
  ctrl_fsm_hit_hit_state,
  pwm_1_apb_PWDATA_0,
  pwm_1_apb_PWDATA_1,
  pwm_1_apb_PWDATA_2,
  pwm_1_apb_PWDATA_3,
  pwm_1_apb_PWDATA_4,
  pwm_1_apb_PWDATA_5,
  pwm_1_apb_PWDATA_6,
  pwm_1_apb_PWDATA_7,
  pwm_1_apb_PWDATA_9,
  pwm_1_apb_PWDATA_15,
  pwm_1_apb_PWDATA_17
)
;
input clk_osc;
input i2c_apb_io_interrupt;
input n950_6;
input n943_10;
input n943_12;
input n1014_6;
input n1014_9;
input n1014_8;
input n1014_4;
input resetn_d;
input [7:0] i2c_apb_io_apb_PRDATA;
output apb_operate_area_operating_4;
output pwm_ch_out_ch1_d;
output pwm_ch_out_ch2_d;
output pwm_ch_out_ch3_d;
output pwm_ch_out_ch4_d;
output pwm_ch_out_ch5_d;
output pwm_ch_out_ch6_d;
output pwm_ch_out_ch7_d;
output pwm_ch_out_ch8_d;
output n3496_3;
output n855_5;
output when_MyTopLevel_l233_5;
output pwm_1_apb_PWDATA_9_4;
output ctrl_slave_drive_state_3_9;
output ctrl_fsm_idle_state_3_9;
output n1413_7;
output apb_operate_area_active_18;
output when_MyTopLevel_l233_7;
output apb_operate_area_active_22;
output ctrl_master_drive_state_3_11;
output when_MyTopLevel_l233_10;
output n860_8;
output n1235_6;
output [2:0] init_state;
output [2:0] ctrl_fsm_stateReg;
output [2:0] ctrl_slave_drive_state;
output [2:0] ctrl_master_drive_state;
output [2:0] ctrl_fsm_idle_state;
output [0:0] ctrl_fsm_hit_hit_state;
output pwm_1_apb_PWDATA_0;
output pwm_1_apb_PWDATA_1;
output pwm_1_apb_PWDATA_2;
output pwm_1_apb_PWDATA_3;
output pwm_1_apb_PWDATA_4;
output pwm_1_apb_PWDATA_5;
output pwm_1_apb_PWDATA_6;
output pwm_1_apb_PWDATA_7;
output pwm_1_apb_PWDATA_9;
output pwm_1_apb_PWDATA_15;
output pwm_1_apb_PWDATA_17;
wire when_MyTopLevel_l233;
wire when_StateMachine_l230_3;
wire n1438_16;
wire n1437_13;
wire n2132_14;
wire sub_pwms_0_period_15_6;
wire pwm_area_channels_1_ccr_15_6;
wire ctrl_fsm_master_write_reg_temp_15_6;
wire ctrl_fsm_master_write_reg_temp_7_6;
wire ctrl_fsm_master_read_read_state_0_8;
wire ctrl_fsm_hit_hit_state_0_8;
wire n1423_8;
wire n2377_6;
wire n2372_15;
wire n2371_15;
wire n2370_15;
wire n1517_5;
wire n1515_5;
wire n1482_5;
wire n1481_5;
wire n1480_5;
wire n1327_5;
wire n1324_5;
wire n1321_5;
wire n1319_5;
wire n1316_5;
wire n2378_8;
wire n2377_8;
wire n1294_5;
wire n1291_5;
wire n1287_5;
wire n1284_5;
wire n1281_5;
wire n1246_5;
wire n1245_5;
wire n1244_5;
wire n1243_5;
wire n1242_5;
wire n1184_5;
wire n2142_17;
wire apb_operate_area_active_17;
wire n1186_5;
wire pwm_ch_out_ch1_d_3;
wire pwm_ch_out_ch1_d_4;
wire pwm_ch_out_ch1_d_5;
wire pwm_ch_out_ch2_d_3;
wire pwm_ch_out_ch2_d_4;
wire pwm_ch_out_ch2_d_5;
wire pwm_ch_out_ch2_d_6;
wire pwm_ch_out_ch3_d_3;
wire pwm_ch_out_ch3_d_4;
wire pwm_ch_out_ch3_d_5;
wire pwm_ch_out_ch4_d_3;
wire pwm_ch_out_ch4_d_4;
wire pwm_ch_out_ch4_d_5;
wire pwm_ch_out_ch5_d_3;
wire pwm_ch_out_ch5_d_4;
wire pwm_ch_out_ch5_d_5;
wire pwm_ch_out_ch5_d_6;
wire pwm_ch_out_ch6_d_3;
wire pwm_ch_out_ch6_d_4;
wire pwm_ch_out_ch6_d_5;
wire pwm_ch_out_ch6_d_6;
wire pwm_ch_out_ch7_d_3;
wire pwm_ch_out_ch7_d_4;
wire pwm_ch_out_ch7_d_5;
wire pwm_ch_out_ch8_d_3;
wire pwm_ch_out_ch8_d_4;
wire pwm_ch_out_ch8_d_5;
wire n3496_4;
wire when_StateMachine_l230_3_4;
wire when_StateMachine_l230_3_5;
wire pwm_1_apb_PWDATA_9_5;
wire pwm_1_apb_PWDATA_9_6;
wire pwm_1_apb_PWDATA_7_4;
wire pwm_1_apb_PWDATA_7_5;
wire pwm_1_apb_PWDATA_7_7;
wire pwm_1_apb_PWDATA_6_4;
wire pwm_1_apb_PWDATA_5_4;
wire pwm_1_apb_PWDATA_5_5;
wire pwm_1_apb_PWDATA_4_4;
wire pwm_1_apb_PWDATA_4_5;
wire pwm_1_apb_PWDATA_3_4;
wire pwm_1_apb_PWDATA_2_5;
wire pwm_1_apb_PWDATA_2_6;
wire pwm_1_apb_PWDATA_2_7;
wire pwm_1_apb_PWDATA_1_4;
wire pwm_1_apb_PWDATA_1_5;
wire pwm_1_apb_PWDATA_1_6;
wire pwm_1_apb_PWDATA_0_4;
wire pwm_1_apb_PWDATA_0_5;
wire pwm_1_apb_PWDATA_0_6;
wire n2132_15;
wire n2132_16;
wire config_reg_14_7;
wire config_reg_14_8;
wire sub_pwms_0_period_15_7;
wire sub_pwms_0_period_15_8;
wire _zz_when_MyTopLevel_l97_15_7;
wire pwm_area_ccrmap_regs_0_15_7;
wire pwm_area_channels_0_ccr_15_7;
wire pwm_area_channels_1_ccr_15_7;
wire pwm_area_channels_2_ccr_15_7;
wire pwm_area_channels_3_ccr_15_7;
wire pwm_area_channels_4_ccr_15_7;
wire pwm_area_channels_5_ccr_15_7;
wire pwm_area_channels_6_ccr_15_7;
wire pwm_area_channels_7_ccr_15_7;
wire pwm_area_timeout_area_cnt_max_0_15_7;
wire pwm_area_timeout_area_cnt_max_1_15_7;
wire ctrl_fsm_master_write_reg_temp_15_7;
wire _zz_pwm_area_channels_0_counter_map_15_7;
wire int_ctrl_int_ctrl_state_0_9;
wire ctrl_fsm_idle_state_3_10;
wire ctrl_fsm_master_read_read_state_0_9;
wire n2377_9;
wire n2378_9;
wire n2372_16;
wire n2372_17;
wire n2371_16;
wire n2370_16;
wire n2370_17;
wire n1517_6;
wire n1517_7;
wire n1516_6;
wire n1515_6;
wire n1515_7;
wire n1482_6;
wire n1481_6;
wire n1480_6;
wire n1326_6;
wire n1325_6;
wire n1323_6;
wire n1322_6;
wire n1320_6;
wire n1318_6;
wire n1317_6;
wire n1315_6;
wire n1314_6;
wire pwm_1_apb_PWDATA_17_5;
wire n1296_6;
wire n1293_6;
wire n1292_6;
wire n1290_6;
wire n1289_6;
wire n1288_6;
wire n1285_6;
wire n1283_6;
wire n1282_6;
wire n1243_6;
wire n1242_6;
wire n1185_6;
wire n1185_7;
wire n1184_6;
wire n860_6;
wire n855_6;
wire pwm_ch_out_ch1_d_6;
wire pwm_ch_out_ch1_d_7;
wire pwm_ch_out_ch1_d_8;
wire pwm_ch_out_ch1_d_9;
wire pwm_ch_out_ch1_d_10;
wire pwm_ch_out_ch1_d_11;
wire pwm_ch_out_ch1_d_12;
wire pwm_ch_out_ch1_d_13;
wire pwm_ch_out_ch1_d_14;
wire pwm_ch_out_ch1_d_15;
wire pwm_ch_out_ch2_d_7;
wire pwm_ch_out_ch2_d_8;
wire pwm_ch_out_ch2_d_9;
wire pwm_ch_out_ch2_d_10;
wire pwm_ch_out_ch2_d_11;
wire pwm_ch_out_ch2_d_12;
wire pwm_ch_out_ch2_d_13;
wire pwm_ch_out_ch2_d_14;
wire pwm_ch_out_ch2_d_15;
wire pwm_ch_out_ch2_d_16;
wire pwm_ch_out_ch2_d_17;
wire pwm_ch_out_ch3_d_7;
wire pwm_ch_out_ch3_d_8;
wire pwm_ch_out_ch3_d_9;
wire pwm_ch_out_ch3_d_10;
wire pwm_ch_out_ch3_d_11;
wire pwm_ch_out_ch3_d_12;
wire pwm_ch_out_ch3_d_13;
wire pwm_ch_out_ch4_d_7;
wire pwm_ch_out_ch4_d_8;
wire pwm_ch_out_ch4_d_9;
wire pwm_ch_out_ch4_d_10;
wire pwm_ch_out_ch4_d_11;
wire pwm_ch_out_ch4_d_12;
wire pwm_ch_out_ch4_d_13;
wire pwm_ch_out_ch5_d_7;
wire pwm_ch_out_ch5_d_8;
wire pwm_ch_out_ch5_d_9;
wire pwm_ch_out_ch5_d_10;
wire pwm_ch_out_ch5_d_11;
wire pwm_ch_out_ch5_d_12;
wire pwm_ch_out_ch5_d_13;
wire pwm_ch_out_ch5_d_14;
wire pwm_ch_out_ch5_d_15;
wire pwm_ch_out_ch6_d_7;
wire pwm_ch_out_ch6_d_8;
wire pwm_ch_out_ch6_d_9;
wire pwm_ch_out_ch6_d_10;
wire pwm_ch_out_ch6_d_11;
wire pwm_ch_out_ch6_d_12;
wire pwm_ch_out_ch6_d_13;
wire pwm_ch_out_ch6_d_14;
wire pwm_ch_out_ch6_d_15;
wire pwm_ch_out_ch7_d_7;
wire pwm_ch_out_ch7_d_8;
wire pwm_ch_out_ch7_d_9;
wire pwm_ch_out_ch7_d_10;
wire pwm_ch_out_ch7_d_11;
wire pwm_ch_out_ch7_d_12;
wire pwm_ch_out_ch7_d_13;
wire pwm_ch_out_ch8_d_7;
wire pwm_ch_out_ch8_d_8;
wire pwm_ch_out_ch8_d_9;
wire pwm_ch_out_ch8_d_10;
wire pwm_ch_out_ch8_d_11;
wire pwm_ch_out_ch8_d_12;
wire pwm_ch_out_ch8_d_13;
wire when_MyTopLevel_l233_6;
wire when_StateMachine_l230_3_6;
wire pwm_1_apb_PWDATA_9_7;
wire pwm_1_apb_PWDATA_9_8;
wire pwm_1_apb_PWDATA_7_8;
wire pwm_1_apb_PWDATA_7_9;
wire pwm_1_apb_PWDATA_7_10;
wire pwm_1_apb_PWDATA_7_11;
wire pwm_1_apb_PWDATA_7_12;
wire pwm_1_apb_PWDATA_6_5;
wire pwm_1_apb_PWDATA_6_6;
wire pwm_1_apb_PWDATA_6_7;
wire pwm_1_apb_PWDATA_5_6;
wire pwm_1_apb_PWDATA_5_7;
wire pwm_1_apb_PWDATA_5_8;
wire pwm_1_apb_PWDATA_5_9;
wire pwm_1_apb_PWDATA_5_11;
wire pwm_1_apb_PWDATA_5_12;
wire pwm_1_apb_PWDATA_4_7;
wire pwm_1_apb_PWDATA_4_8;
wire pwm_1_apb_PWDATA_4_9;
wire pwm_1_apb_PWDATA_3_5;
wire pwm_1_apb_PWDATA_3_6;
wire pwm_1_apb_PWDATA_3_7;
wire pwm_1_apb_PWDATA_2_8;
wire pwm_1_apb_PWDATA_2_9;
wire pwm_1_apb_PWDATA_2_10;
wire pwm_1_apb_PWDATA_1_7;
wire pwm_1_apb_PWDATA_1_8;
wire pwm_1_apb_PWDATA_1_9;
wire pwm_1_apb_PWDATA_1_10;
wire pwm_1_apb_PWDATA_1_11;
wire pwm_1_apb_PWDATA_1_12;
wire pwm_1_apb_PWDATA_1_13;
wire pwm_1_apb_PWDATA_0_7;
wire pwm_1_apb_PWDATA_0_8;
wire pwm_1_apb_PWDATA_0_9;
wire pwm_1_apb_PWDATA_0_10;
wire config_reg_14_9;
wire _zz_when_MyTopLevel_l97_15_8;
wire _zz_when_MyTopLevel_l97_15_9;
wire pwm_area_ccrmap_regs_0_15_8;
wire pwm_area_ccrmap_regs_0_15_9;
wire pwm_area_channels_0_ccr_15_8;
wire pwm_area_channels_2_ccr_15_8;
wire pwm_area_channels_3_ccr_15_8;
wire pwm_area_channels_7_ccr_15_8;
wire ctrl_slave_drive_state_3_11;
wire ctrl_slave_drive_state_3_12;
wire n1482_7;
wire n1185_8;
wire n1184_9;
wire pwm_ch_out_ch1_d_16;
wire pwm_ch_out_ch1_d_17;
wire pwm_ch_out_ch1_d_18;
wire pwm_ch_out_ch1_d_19;
wire pwm_ch_out_ch1_d_20;
wire pwm_ch_out_ch1_d_21;
wire pwm_ch_out_ch1_d_22;
wire pwm_ch_out_ch1_d_23;
wire pwm_ch_out_ch1_d_24;
wire pwm_ch_out_ch1_d_25;
wire pwm_ch_out_ch1_d_26;
wire pwm_ch_out_ch1_d_27;
wire pwm_ch_out_ch1_d_28;
wire pwm_ch_out_ch1_d_29;
wire pwm_ch_out_ch2_d_18;
wire pwm_ch_out_ch2_d_19;
wire pwm_ch_out_ch2_d_20;
wire pwm_ch_out_ch2_d_21;
wire pwm_ch_out_ch2_d_22;
wire pwm_ch_out_ch2_d_23;
wire pwm_ch_out_ch2_d_24;
wire pwm_ch_out_ch2_d_25;
wire pwm_ch_out_ch2_d_26;
wire pwm_ch_out_ch2_d_27;
wire pwm_ch_out_ch2_d_28;
wire pwm_ch_out_ch2_d_29;
wire pwm_ch_out_ch3_d_14;
wire pwm_ch_out_ch3_d_15;
wire pwm_ch_out_ch3_d_16;
wire pwm_ch_out_ch3_d_17;
wire pwm_ch_out_ch3_d_18;
wire pwm_ch_out_ch3_d_19;
wire pwm_ch_out_ch3_d_20;
wire pwm_ch_out_ch3_d_21;
wire pwm_ch_out_ch3_d_22;
wire pwm_ch_out_ch3_d_23;
wire pwm_ch_out_ch3_d_24;
wire pwm_ch_out_ch4_d_14;
wire pwm_ch_out_ch4_d_15;
wire pwm_ch_out_ch4_d_16;
wire pwm_ch_out_ch4_d_17;
wire pwm_ch_out_ch4_d_18;
wire pwm_ch_out_ch4_d_19;
wire pwm_ch_out_ch4_d_20;
wire pwm_ch_out_ch4_d_21;
wire pwm_ch_out_ch4_d_22;
wire pwm_ch_out_ch4_d_23;
wire pwm_ch_out_ch4_d_24;
wire pwm_ch_out_ch4_d_25;
wire pwm_ch_out_ch4_d_26;
wire pwm_ch_out_ch4_d_27;
wire pwm_ch_out_ch5_d_16;
wire pwm_ch_out_ch5_d_17;
wire pwm_ch_out_ch5_d_18;
wire pwm_ch_out_ch5_d_19;
wire pwm_ch_out_ch5_d_20;
wire pwm_ch_out_ch5_d_21;
wire pwm_ch_out_ch5_d_22;
wire pwm_ch_out_ch5_d_23;
wire pwm_ch_out_ch5_d_24;
wire pwm_ch_out_ch5_d_25;
wire pwm_ch_out_ch5_d_26;
wire pwm_ch_out_ch6_d_16;
wire pwm_ch_out_ch6_d_17;
wire pwm_ch_out_ch6_d_18;
wire pwm_ch_out_ch6_d_19;
wire pwm_ch_out_ch6_d_20;
wire pwm_ch_out_ch6_d_21;
wire pwm_ch_out_ch6_d_22;
wire pwm_ch_out_ch6_d_23;
wire pwm_ch_out_ch6_d_24;
wire pwm_ch_out_ch6_d_25;
wire pwm_ch_out_ch6_d_26;
wire pwm_ch_out_ch7_d_14;
wire pwm_ch_out_ch7_d_15;
wire pwm_ch_out_ch7_d_16;
wire pwm_ch_out_ch7_d_17;
wire pwm_ch_out_ch7_d_18;
wire pwm_ch_out_ch7_d_19;
wire pwm_ch_out_ch7_d_20;
wire pwm_ch_out_ch7_d_21;
wire pwm_ch_out_ch7_d_22;
wire pwm_ch_out_ch7_d_23;
wire pwm_ch_out_ch7_d_24;
wire pwm_ch_out_ch8_d_14;
wire pwm_ch_out_ch8_d_15;
wire pwm_ch_out_ch8_d_16;
wire pwm_ch_out_ch8_d_17;
wire pwm_ch_out_ch8_d_18;
wire pwm_ch_out_ch8_d_19;
wire pwm_ch_out_ch8_d_20;
wire pwm_ch_out_ch8_d_21;
wire pwm_ch_out_ch8_d_22;
wire pwm_ch_out_ch8_d_23;
wire pwm_ch_out_ch8_d_24;
wire when_MyTopLevel_l233_8;
wire when_StateMachine_l230_3_7;
wire pwm_1_apb_PWDATA_7_13;
wire pwm_1_apb_PWDATA_7_14;
wire pwm_1_apb_PWDATA_7_15;
wire pwm_1_apb_PWDATA_7_16;
wire pwm_1_apb_PWDATA_7_17;
wire pwm_1_apb_PWDATA_7_18;
wire pwm_1_apb_PWDATA_7_19;
wire pwm_1_apb_PWDATA_7_20;
wire pwm_1_apb_PWDATA_6_8;
wire pwm_1_apb_PWDATA_6_9;
wire pwm_1_apb_PWDATA_6_10;
wire pwm_1_apb_PWDATA_6_11;
wire pwm_1_apb_PWDATA_6_13;
wire pwm_1_apb_PWDATA_6_14;
wire pwm_1_apb_PWDATA_6_15;
wire pwm_1_apb_PWDATA_6_16;
wire pwm_1_apb_PWDATA_6_17;
wire pwm_1_apb_PWDATA_5_13;
wire pwm_1_apb_PWDATA_5_14;
wire pwm_1_apb_PWDATA_5_15;
wire pwm_1_apb_PWDATA_5_16;
wire pwm_1_apb_PWDATA_5_17;
wire pwm_1_apb_PWDATA_5_18;
wire pwm_1_apb_PWDATA_5_19;
wire pwm_1_apb_PWDATA_5_20;
wire pwm_1_apb_PWDATA_4_10;
wire pwm_1_apb_PWDATA_4_11;
wire pwm_1_apb_PWDATA_4_12;
wire pwm_1_apb_PWDATA_4_13;
wire pwm_1_apb_PWDATA_4_14;
wire pwm_1_apb_PWDATA_4_15;
wire pwm_1_apb_PWDATA_4_16;
wire pwm_1_apb_PWDATA_4_17;
wire pwm_1_apb_PWDATA_4_18;
wire pwm_1_apb_PWDATA_3_8;
wire pwm_1_apb_PWDATA_3_9;
wire pwm_1_apb_PWDATA_3_10;
wire pwm_1_apb_PWDATA_3_11;
wire pwm_1_apb_PWDATA_3_12;
wire pwm_1_apb_PWDATA_3_13;
wire pwm_1_apb_PWDATA_3_14;
wire pwm_1_apb_PWDATA_3_15;
wire pwm_1_apb_PWDATA_3_16;
wire pwm_1_apb_PWDATA_2_11;
wire pwm_1_apb_PWDATA_2_12;
wire pwm_1_apb_PWDATA_2_13;
wire pwm_1_apb_PWDATA_2_14;
wire pwm_1_apb_PWDATA_2_15;
wire pwm_1_apb_PWDATA_2_16;
wire pwm_1_apb_PWDATA_2_17;
wire pwm_1_apb_PWDATA_2_18;
wire pwm_1_apb_PWDATA_2_19;
wire pwm_1_apb_PWDATA_1_14;
wire pwm_1_apb_PWDATA_1_15;
wire pwm_1_apb_PWDATA_1_17;
wire pwm_1_apb_PWDATA_1_18;
wire pwm_1_apb_PWDATA_1_19;
wire pwm_1_apb_PWDATA_1_20;
wire pwm_1_apb_PWDATA_1_21;
wire pwm_1_apb_PWDATA_1_22;
wire pwm_1_apb_PWDATA_0_11;
wire pwm_1_apb_PWDATA_0_12;
wire pwm_1_apb_PWDATA_0_13;
wire pwm_1_apb_PWDATA_0_14;
wire pwm_1_apb_PWDATA_0_15;
wire pwm_1_apb_PWDATA_0_16;
wire pwm_1_apb_PWDATA_0_17;
wire pwm_1_apb_PWDATA_0_18;
wire pwm_1_apb_PWDATA_0_19;
wire pwm_ch_out_ch1_d_30;
wire pwm_ch_out_ch1_d_31;
wire pwm_ch_out_ch1_d_32;
wire pwm_ch_out_ch1_d_33;
wire pwm_ch_out_ch1_d_34;
wire pwm_ch_out_ch1_d_35;
wire pwm_ch_out_ch1_d_36;
wire pwm_ch_out_ch1_d_37;
wire pwm_ch_out_ch2_d_30;
wire pwm_ch_out_ch2_d_31;
wire pwm_ch_out_ch2_d_32;
wire pwm_ch_out_ch2_d_33;
wire pwm_ch_out_ch2_d_34;
wire pwm_ch_out_ch2_d_35;
wire pwm_ch_out_ch2_d_36;
wire pwm_ch_out_ch3_d_25;
wire pwm_ch_out_ch3_d_26;
wire pwm_ch_out_ch3_d_27;
wire pwm_ch_out_ch3_d_28;
wire pwm_ch_out_ch3_d_29;
wire pwm_ch_out_ch3_d_30;
wire pwm_ch_out_ch3_d_31;
wire pwm_ch_out_ch3_d_32;
wire pwm_ch_out_ch3_d_33;
wire pwm_ch_out_ch3_d_34;
wire pwm_ch_out_ch3_d_35;
wire pwm_ch_out_ch4_d_28;
wire pwm_ch_out_ch4_d_29;
wire pwm_ch_out_ch4_d_30;
wire pwm_ch_out_ch4_d_31;
wire pwm_ch_out_ch4_d_32;
wire pwm_ch_out_ch4_d_33;
wire pwm_ch_out_ch4_d_34;
wire pwm_ch_out_ch4_d_35;
wire pwm_ch_out_ch4_d_36;
wire pwm_ch_out_ch4_d_37;
wire pwm_ch_out_ch5_d_27;
wire pwm_ch_out_ch5_d_28;
wire pwm_ch_out_ch5_d_29;
wire pwm_ch_out_ch5_d_30;
wire pwm_ch_out_ch5_d_31;
wire pwm_ch_out_ch5_d_32;
wire pwm_ch_out_ch5_d_33;
wire pwm_ch_out_ch5_d_34;
wire pwm_ch_out_ch5_d_35;
wire pwm_ch_out_ch5_d_36;
wire pwm_ch_out_ch6_d_27;
wire pwm_ch_out_ch6_d_28;
wire pwm_ch_out_ch6_d_29;
wire pwm_ch_out_ch6_d_30;
wire pwm_ch_out_ch6_d_31;
wire pwm_ch_out_ch6_d_32;
wire pwm_ch_out_ch6_d_33;
wire pwm_ch_out_ch6_d_34;
wire pwm_ch_out_ch7_d_25;
wire pwm_ch_out_ch7_d_26;
wire pwm_ch_out_ch7_d_27;
wire pwm_ch_out_ch7_d_28;
wire pwm_ch_out_ch7_d_29;
wire pwm_ch_out_ch7_d_30;
wire pwm_ch_out_ch7_d_31;
wire pwm_ch_out_ch7_d_32;
wire pwm_ch_out_ch7_d_33;
wire pwm_ch_out_ch7_d_34;
wire pwm_ch_out_ch7_d_35;
wire pwm_ch_out_ch8_d_25;
wire pwm_ch_out_ch8_d_26;
wire pwm_ch_out_ch8_d_27;
wire pwm_ch_out_ch8_d_28;
wire pwm_ch_out_ch8_d_29;
wire pwm_ch_out_ch8_d_30;
wire pwm_ch_out_ch8_d_31;
wire pwm_ch_out_ch8_d_32;
wire pwm_ch_out_ch8_d_33;
wire pwm_ch_out_ch8_d_34;
wire pwm_ch_out_ch8_d_35;
wire pwm_1_apb_PWDATA_7_21;
wire pwm_1_apb_PWDATA_7_22;
wire pwm_1_apb_PWDATA_7_23;
wire pwm_1_apb_PWDATA_7_24;
wire pwm_1_apb_PWDATA_7_25;
wire pwm_1_apb_PWDATA_7_26;
wire pwm_1_apb_PWDATA_7_27;
wire pwm_1_apb_PWDATA_7_28;
wire pwm_1_apb_PWDATA_7_29;
wire pwm_1_apb_PWDATA_7_30;
wire pwm_1_apb_PWDATA_7_31;
wire pwm_1_apb_PWDATA_6_18;
wire pwm_1_apb_PWDATA_6_19;
wire pwm_1_apb_PWDATA_6_20;
wire pwm_1_apb_PWDATA_6_21;
wire pwm_1_apb_PWDATA_6_22;
wire pwm_1_apb_PWDATA_6_23;
wire pwm_1_apb_PWDATA_6_24;
wire pwm_1_apb_PWDATA_6_25;
wire pwm_1_apb_PWDATA_6_26;
wire pwm_1_apb_PWDATA_6_27;
wire pwm_1_apb_PWDATA_6_28;
wire pwm_1_apb_PWDATA_6_29;
wire pwm_1_apb_PWDATA_5_21;
wire pwm_1_apb_PWDATA_5_22;
wire pwm_1_apb_PWDATA_5_23;
wire pwm_1_apb_PWDATA_5_24;
wire pwm_1_apb_PWDATA_4_19;
wire pwm_1_apb_PWDATA_4_20;
wire pwm_1_apb_PWDATA_4_21;
wire pwm_1_apb_PWDATA_4_22;
wire pwm_1_apb_PWDATA_4_23;
wire pwm_1_apb_PWDATA_4_24;
wire pwm_1_apb_PWDATA_4_25;
wire pwm_1_apb_PWDATA_4_26;
wire pwm_1_apb_PWDATA_4_27;
wire pwm_1_apb_PWDATA_4_28;
wire pwm_1_apb_PWDATA_3_17;
wire pwm_1_apb_PWDATA_3_18;
wire pwm_1_apb_PWDATA_3_19;
wire pwm_1_apb_PWDATA_3_20;
wire pwm_1_apb_PWDATA_3_21;
wire pwm_1_apb_PWDATA_3_22;
wire pwm_1_apb_PWDATA_3_23;
wire pwm_1_apb_PWDATA_3_24;
wire pwm_1_apb_PWDATA_2_20;
wire pwm_1_apb_PWDATA_2_21;
wire pwm_1_apb_PWDATA_2_22;
wire pwm_1_apb_PWDATA_2_23;
wire pwm_1_apb_PWDATA_2_24;
wire pwm_1_apb_PWDATA_2_25;
wire pwm_1_apb_PWDATA_2_26;
wire pwm_1_apb_PWDATA_2_27;
wire pwm_1_apb_PWDATA_2_28;
wire pwm_1_apb_PWDATA_2_29;
wire pwm_1_apb_PWDATA_1_23;
wire pwm_1_apb_PWDATA_1_24;
wire pwm_1_apb_PWDATA_1_25;
wire pwm_1_apb_PWDATA_1_26;
wire pwm_1_apb_PWDATA_0_20;
wire pwm_1_apb_PWDATA_0_21;
wire pwm_1_apb_PWDATA_0_22;
wire pwm_1_apb_PWDATA_0_23;
wire pwm_1_apb_PWDATA_0_24;
wire pwm_1_apb_PWDATA_0_25;
wire pwm_1_apb_PWDATA_0_26;
wire pwm_1_apb_PWDATA_0_27;
wire pwm_1_apb_PWDATA_0_28;
wire pwm_ch_out_ch1_d_38;
wire pwm_ch_out_ch1_d_39;
wire pwm_ch_out_ch2_d_37;
wire pwm_ch_out_ch2_d_38;
wire pwm_ch_out_ch3_d_36;
wire pwm_ch_out_ch3_d_37;
wire pwm_ch_out_ch3_d_38;
wire pwm_ch_out_ch3_d_39;
wire pwm_ch_out_ch4_d_38;
wire pwm_ch_out_ch4_d_39;
wire pwm_ch_out_ch4_d_40;
wire pwm_ch_out_ch5_d_37;
wire pwm_ch_out_ch5_d_38;
wire pwm_ch_out_ch5_d_39;
wire pwm_ch_out_ch6_d_35;
wire pwm_ch_out_ch6_d_36;
wire pwm_ch_out_ch6_d_37;
wire pwm_ch_out_ch6_d_38;
wire pwm_ch_out_ch7_d_36;
wire pwm_ch_out_ch7_d_37;
wire pwm_ch_out_ch7_d_38;
wire pwm_ch_out_ch7_d_39;
wire pwm_ch_out_ch8_d_36;
wire pwm_ch_out_ch8_d_37;
wire pwm_ch_out_ch8_d_38;
wire pwm_ch_out_ch8_d_39;
wire pwm_1_apb_PWDATA_7_32;
wire pwm_1_apb_PWDATA_6_30;
wire pwm_1_apb_PWDATA_6_31;
wire pwm_1_apb_PWDATA_6_32;
wire pwm_1_apb_PWDATA_4_29;
wire pwm_1_apb_PWDATA_3_25;
wire pwm_1_apb_PWDATA_3_26;
wire pwm_1_apb_PWDATA_2_30;
wire pwm_1_apb_PWDATA_2_31;
wire pwm_1_apb_PWDATA_2_32;
wire pwm_1_apb_PWDATA_0_29;
wire pwm_1_apb_PWDATA_0_30;
wire pwm_1_apb_PWDATA_0_31;
wire int_ctrl_int_ctrl_state_0_11;
wire n1184_11;
wire pwm_1_apb_PWDATA_2_34;
wire pwm_area_timeout_area_cnt_max_0_15_9;
wire ctrl_fsm_idle_state_3_13;
wire n1184_13;
wire n1185_10;
wire n1286_8;
wire n1288_8;
wire n2377_12;
wire n2378_11;
wire pwm_area_channels_3_ccr_15_10;
wire pwm_area_channels_4_ccr_15_9;
wire pwm_area_channels_5_ccr_15_9;
wire pwm_1_apb_PWDATA_5_26;
wire pwm_area_timeout_area_cnt_max_1_15_9;
wire pwm_1_apb_PWDATA_1_28;
wire config_reg_14_11;
wire pwm_area_channels_0_ccr_15_10;
wire ctrl_slave_drive_state_3_14;
wire n1517_10;
wire apb_operate_area_active_24;
wire n1438_19;
wire n1413_9;
wire pwm_area_channels_2_ccr_15_10;
wire ctrl_fsm_idle_state_3_15;
wire pwm_1_apb_PWDATA_4_31;
wire pwm_1_apb_PWDATA_7_34;
wire pwm_area_ccrmap_regs_0_15_11;
wire pwm_1_apb_PWDATA_6_34;
wire pwm_area_channels_6_ccr_15_9;
wire pwm_ch_out_ch8_d_41;
wire pwm_ch_out_ch7_d_41;
wire pwm_ch_out_ch4_d_42;
wire pwm_ch_out_ch3_d_41;
wire ctrl_slave_drive_state_3_16;
wire pwm_area_channels_7_ccr_15_10;
wire _zz_when_MyTopLevel_l97_15_11;
wire n1282_8;
wire n1283_8;
wire n1285_8;
wire n1286_10;
wire n1289_8;
wire n1290_8;
wire n1292_8;
wire n1293_8;
wire n1295_7;
wire n1314_8;
wire n1315_8;
wire n1317_8;
wire n1318_8;
wire n1320_8;
wire n1322_8;
wire n1323_8;
wire n1325_8;
wire n1326_8;
wire n1328_7;
wire n1329_7;
wire _zz_pwm_area_channels_0_counter_map_15_9;
wire n1247_8;
wire n2128_18;
wire pwm_area_timeout_area_flag_10;
wire n1296_14;
wire n1439_19;
wire n1440_17;
wire n2766_8;
wire when_MyTopLevel_l167;
wire n1516_9;
wire ctrl_master_drive_state_3_13;
wire int_1_regNext;
wire init_ok;
wire pwm_area_timeout_area_flag;
wire ctrl_fsm_hit_hit_context;
wire n2765_1;
wire n2765_2;
wire n2764_1;
wire n2764_2;
wire n2763_1;
wire n2763_2;
wire n2762_1;
wire n2762_2;
wire n2761_1;
wire n2761_2;
wire n2760_1;
wire n2760_2;
wire n2759_1;
wire n2759_2;
wire n2758_1;
wire n2758_2;
wire n2757_1;
wire n2757_2;
wire n2756_1;
wire n2756_2;
wire n2755_1;
wire n2755_2;
wire n2754_1;
wire n2754_2;
wire n2753_1;
wire n2753_2;
wire n2752_1;
wire n2752_2;
wire n2751_1;
wire n2751_2;
wire n2750_1;
wire n2750_2;
wire n2749_1;
wire n2749_2;
wire n2748_1;
wire n2748_2;
wire n2747_1;
wire n2747_2;
wire n2746_1;
wire n2746_2;
wire n2745_1;
wire n2745_2;
wire n2744_1;
wire n2744_2;
wire n2743_1;
wire n2743_2;
wire n2742_1;
wire n2742_2;
wire n2741_1;
wire n2741_2;
wire n2740_1;
wire n2740_2;
wire n2739_1;
wire n2739_2;
wire n2738_1;
wire n2738_2;
wire n2737_1;
wire n2737_2;
wire n2736_1;
wire n2736_2;
wire n2735_1;
wire n2735_0_COUT;
wire n236_1_SUM;
wire n236_3;
wire n237_1_SUM;
wire n237_3;
wire n238_1_SUM;
wire n238_3;
wire n239_1_SUM;
wire n239_3;
wire n240_1_SUM;
wire n240_3;
wire n435_1_SUM;
wire n435_3;
wire n436_1_SUM;
wire n436_3;
wire n437_1_SUM;
wire n437_3;
wire n438_1_SUM;
wire n438_3;
wire n439_1_SUM;
wire n439_3;
wire n440_1_SUM;
wire n440_3;
wire n441_1_SUM;
wire n441_3;
wire n442_1_SUM;
wire n442_3;
wire n443_1_SUM;
wire n443_3;
wire n444_1_SUM;
wire n444_3;
wire n445_1_SUM;
wire n445_3;
wire n446_1_SUM;
wire n446_3;
wire n447_1_SUM;
wire n447_3;
wire n448_1_SUM;
wire n448_3;
wire n449_1_SUM;
wire n449_3;
wire n450_1_SUM;
wire n450_3;
wire n451_1_SUM;
wire n451_3;
wire n452_1_SUM;
wire n452_3;
wire n453_1_SUM;
wire n453_3;
wire n454_1_SUM;
wire n454_3;
wire n455_1_SUM;
wire n455_3;
wire n456_1_SUM;
wire n456_3;
wire n457_1_SUM;
wire n457_3;
wire n458_1_SUM;
wire n458_3;
wire n459_1_SUM;
wire n459_3;
wire n460_1_SUM;
wire n460_3;
wire n461_1_SUM;
wire n461_3;
wire n462_1_SUM;
wire n462_3;
wire n463_1_SUM;
wire n463_3;
wire n464_1_SUM;
wire n464_3;
wire n465_1_SUM;
wire n465_3;
wire n466_1_SUM;
wire n466_3;
wire n468_1_SUM;
wire n468_3;
wire n469_1_SUM;
wire n469_3;
wire n470_1_SUM;
wire n470_3;
wire n471_1_SUM;
wire n471_3;
wire n472_1_SUM;
wire n472_3;
wire n473_1_SUM;
wire n473_3;
wire n474_1_SUM;
wire n474_3;
wire n475_1_SUM;
wire n475_3;
wire n476_1_SUM;
wire n476_3;
wire n477_1_SUM;
wire n477_3;
wire n478_1_SUM;
wire n478_3;
wire n479_1_SUM;
wire n479_3;
wire n480_1_SUM;
wire n480_3;
wire n481_1_SUM;
wire n481_3;
wire n482_1_SUM;
wire n482_3;
wire n483_1_SUM;
wire n483_3;
wire n485_1_SUM;
wire n485_3;
wire n486_1_SUM;
wire n486_3;
wire n487_1_SUM;
wire n487_3;
wire n488_1_SUM;
wire n488_3;
wire n489_1_SUM;
wire n489_3;
wire n490_1_SUM;
wire n490_3;
wire n491_1_SUM;
wire n491_3;
wire n492_1_SUM;
wire n492_3;
wire n493_1_SUM;
wire n493_3;
wire n494_1_SUM;
wire n494_3;
wire n495_1_SUM;
wire n495_3;
wire n496_1_SUM;
wire n496_3;
wire n497_1_SUM;
wire n497_3;
wire n498_1_SUM;
wire n498_3;
wire n499_1_SUM;
wire n499_3;
wire n500_1_SUM;
wire n501_2;
wire n503_1_SUM;
wire n503_3;
wire n504_1_SUM;
wire n504_3;
wire n505_1_SUM;
wire n505_3;
wire n506_1_SUM;
wire n506_3;
wire n507_1_SUM;
wire n507_3;
wire n508_1_SUM;
wire n508_3;
wire n509_1_SUM;
wire n509_3;
wire n510_1_SUM;
wire n510_3;
wire n511_1_SUM;
wire n511_3;
wire n512_1_SUM;
wire n512_3;
wire n513_1_SUM;
wire n513_3;
wire n514_1_SUM;
wire n514_3;
wire n515_1_SUM;
wire n515_3;
wire n516_1_SUM;
wire n516_3;
wire n517_1_SUM;
wire n517_3;
wire n518_1_SUM;
wire n518_3;
wire n520_1_SUM;
wire n520_3;
wire n521_1_SUM;
wire n521_3;
wire n522_1_SUM;
wire n522_3;
wire n523_1_SUM;
wire n523_3;
wire n524_1_SUM;
wire n524_3;
wire n525_1_SUM;
wire n525_3;
wire n526_1_SUM;
wire n526_3;
wire n527_1_SUM;
wire n527_3;
wire n528_1_SUM;
wire n528_3;
wire n529_1_SUM;
wire n529_3;
wire n530_1_SUM;
wire n530_3;
wire n531_1_SUM;
wire n531_3;
wire n532_1_SUM;
wire n532_3;
wire n533_1_SUM;
wire n533_3;
wire n534_1_SUM;
wire n534_3;
wire n535_1_SUM;
wire n536_2;
wire n1379_5;
wire when_MyTopLevel_l138_7;
wire [15:0] config_reg;
wire [15:0] sub_pwms_0_period;
wire [15:0] sub_pwms_0_counter;
wire [15:0] _zz_when_MyTopLevel_l97;
wire [15:0] _zz_pwm_area_channels_0_counter_map;
wire [4:0] pre_divicder_counter;
wire [15:0] pwm_area_ccrmap_regs_0;
wire [15:0] pwm_area_channels_0_ccr;
wire [15:0] pwm_area_channels_1_ccr;
wire [15:0] pwm_area_channels_2_ccr;
wire [15:0] pwm_area_channels_3_ccr;
wire [15:0] pwm_area_channels_4_ccr;
wire [15:0] pwm_area_channels_5_ccr;
wire [15:0] pwm_area_channels_6_ccr;
wire [15:0] pwm_area_channels_7_ccr;
wire [15:0] pwm_area_timeout_area_cnt_max_0;
wire [15:0] pwm_area_timeout_area_cnt_max_1;
wire [7:0] apb_operate_area_result;
wire [1:0] int_ctrl_int_ctrl_state;
wire [7:0] ctrl_reg_choose_addr;
wire [15:0] sub_pwms_0_period_buf;
wire [15:0] _zz_when_MyTopLevel_l97_1;
wire [31:0] pwm_area_timeout_area_counter;
wire [15:0] ctrl_fsm_master_write_reg_temp;
wire [0:0] ctrl_fsm_master_read_read_state;
wire [1:0] ctrl_fsm_master_write_write_state;
wire VCC;
wire GND;
  LUT3 pwm_ch_out_ch1_d_s (
    .F(pwm_ch_out_ch1_d),
    .I0(pwm_ch_out_ch1_d_3),
    .I1(pwm_ch_out_ch1_d_4),
    .I2(pwm_ch_out_ch1_d_5) 
);
defparam pwm_ch_out_ch1_d_s.INIT=8'hB0;
  LUT4 pwm_ch_out_ch2_d_s (
    .F(pwm_ch_out_ch2_d),
    .I0(pwm_ch_out_ch2_d_3),
    .I1(pwm_ch_out_ch2_d_4),
    .I2(pwm_ch_out_ch2_d_5),
    .I3(pwm_ch_out_ch2_d_6) 
);
defparam pwm_ch_out_ch2_d_s.INIT=16'h4F00;
  LUT4 pwm_ch_out_ch3_d_s (
    .F(pwm_ch_out_ch3_d),
    .I0(pwm_ch_out_ch3_d_3),
    .I1(pwm_ch_out_ch3_d_4),
    .I2(pwm_ch_out_ch3_d_5),
    .I3(pwm_ch_out_ch3_d_41) 
);
defparam pwm_ch_out_ch3_d_s.INIT=16'h4F00;
  LUT4 pwm_ch_out_ch4_d_s (
    .F(pwm_ch_out_ch4_d),
    .I0(pwm_ch_out_ch4_d_3),
    .I1(pwm_ch_out_ch4_d_4),
    .I2(pwm_ch_out_ch4_d_5),
    .I3(pwm_ch_out_ch4_d_42) 
);
defparam pwm_ch_out_ch4_d_s.INIT=16'h4F00;
  LUT4 pwm_ch_out_ch5_d_s (
    .F(pwm_ch_out_ch5_d),
    .I0(pwm_ch_out_ch5_d_3),
    .I1(pwm_ch_out_ch5_d_4),
    .I2(pwm_ch_out_ch5_d_5),
    .I3(pwm_ch_out_ch5_d_6) 
);
defparam pwm_ch_out_ch5_d_s.INIT=16'h4F00;
  LUT4 pwm_ch_out_ch6_d_s (
    .F(pwm_ch_out_ch6_d),
    .I0(pwm_ch_out_ch6_d_3),
    .I1(pwm_ch_out_ch6_d_4),
    .I2(pwm_ch_out_ch6_d_5),
    .I3(pwm_ch_out_ch6_d_6) 
);
defparam pwm_ch_out_ch6_d_s.INIT=16'h4F00;
  LUT4 pwm_ch_out_ch7_d_s (
    .F(pwm_ch_out_ch7_d),
    .I0(pwm_ch_out_ch7_d_3),
    .I1(pwm_ch_out_ch7_d_4),
    .I2(pwm_ch_out_ch7_d_5),
    .I3(pwm_ch_out_ch7_d_41) 
);
defparam pwm_ch_out_ch7_d_s.INIT=16'h4F00;
  LUT4 pwm_ch_out_ch8_d_s (
    .F(pwm_ch_out_ch8_d),
    .I0(pwm_ch_out_ch8_d_3),
    .I1(pwm_ch_out_ch8_d_4),
    .I2(pwm_ch_out_ch8_d_5),
    .I3(pwm_ch_out_ch8_d_41) 
);
defparam pwm_ch_out_ch8_d_s.INIT=16'h4F00;
  LUT4 n3496_s0 (
    .F(n3496_3),
    .I0(init_state[1]),
    .I1(init_state[2]),
    .I2(init_state[0]),
    .I3(n3496_4) 
);
defparam n3496_s0.INIT=16'h1000;
  LUT4 when_MyTopLevel_l233_s0 (
    .F(when_MyTopLevel_l233),
    .I0(when_MyTopLevel_l233_10),
    .I1(when_MyTopLevel_l233_5),
    .I2(apb_operate_area_operating_4),
    .I3(apb_operate_area_active_17) 
);
defparam when_MyTopLevel_l233_s0.INIT=16'h0E00;
  LUT3 when_StateMachine_l230_3_s0 (
    .F(when_StateMachine_l230_3),
    .I0(when_StateMachine_l230_3_4),
    .I1(when_StateMachine_l230_3_5),
    .I2(n1184_5) 
);
defparam when_StateMachine_l230_3_s0.INIT=8'h10;
  LUT4 pwm_1_apb_PWDATA_9_s (
    .F(pwm_1_apb_PWDATA_9),
    .I0(pwm_1_apb_PWDATA_9_4),
    .I1(ctrl_master_drive_state[0]),
    .I2(pwm_1_apb_PWDATA_9_5),
    .I3(pwm_1_apb_PWDATA_9_6) 
);
defparam pwm_1_apb_PWDATA_9_s.INIT=16'hFFF8;
  LUT4 pwm_1_apb_PWDATA_7_s (
    .F(pwm_1_apb_PWDATA_7),
    .I0(pwm_1_apb_PWDATA_7_4),
    .I1(pwm_1_apb_PWDATA_7_5),
    .I2(pwm_1_apb_PWDATA_7_34),
    .I3(pwm_1_apb_PWDATA_7_7) 
);
defparam pwm_1_apb_PWDATA_7_s.INIT=16'hB0FF;
  LUT4 pwm_1_apb_PWDATA_6_s (
    .F(pwm_1_apb_PWDATA_6),
    .I0(pwm_1_apb_PWDATA_6_4),
    .I1(pwm_1_apb_PWDATA_7_5),
    .I2(pwm_1_apb_PWDATA_7_34),
    .I3(pwm_1_apb_PWDATA_7_7) 
);
defparam pwm_1_apb_PWDATA_6_s.INIT=16'hB0FF;
  LUT4 pwm_1_apb_PWDATA_5_s (
    .F(pwm_1_apb_PWDATA_5),
    .I0(pwm_1_apb_PWDATA_5_4),
    .I1(pwm_1_apb_PWDATA_5_5),
    .I2(pwm_1_apb_PWDATA_15),
    .I3(n950_6) 
);
defparam pwm_1_apb_PWDATA_5_s.INIT=16'hF4FF;
  LUT4 pwm_1_apb_PWDATA_4_s (
    .F(pwm_1_apb_PWDATA_4),
    .I0(pwm_1_apb_PWDATA_4_4),
    .I1(pwm_1_apb_PWDATA_4_5),
    .I2(pwm_1_apb_PWDATA_4_31),
    .I3(pwm_1_apb_PWDATA_7_7) 
);
defparam pwm_1_apb_PWDATA_4_s.INIT=16'hB0FF;
  LUT4 pwm_1_apb_PWDATA_3_s (
    .F(pwm_1_apb_PWDATA_3),
    .I0(pwm_1_apb_PWDATA_3_4),
    .I1(pwm_1_apb_PWDATA_4_5),
    .I2(pwm_1_apb_PWDATA_4_31),
    .I3(pwm_1_apb_PWDATA_7_7) 
);
defparam pwm_1_apb_PWDATA_3_s.INIT=16'hB0FF;
  LUT4 pwm_1_apb_PWDATA_2_s (
    .F(pwm_1_apb_PWDATA_2),
    .I0(pwm_1_apb_PWDATA_2_34),
    .I1(pwm_1_apb_PWDATA_2_5),
    .I2(pwm_1_apb_PWDATA_2_6),
    .I3(pwm_1_apb_PWDATA_2_7) 
);
defparam pwm_1_apb_PWDATA_2_s.INIT=16'hF400;
  LUT4 pwm_1_apb_PWDATA_1_s (
    .F(pwm_1_apb_PWDATA_1),
    .I0(pwm_1_apb_PWDATA_1_4),
    .I1(pwm_1_apb_PWDATA_1_5),
    .I2(pwm_1_apb_PWDATA_1_6),
    .I3(pwm_1_apb_PWDATA_2_7) 
);
defparam pwm_1_apb_PWDATA_1_s.INIT=16'hF400;
  LUT4 pwm_1_apb_PWDATA_0_s (
    .F(pwm_1_apb_PWDATA_0),
    .I0(pwm_1_apb_PWDATA_0_4),
    .I1(pwm_1_apb_PWDATA_0_5),
    .I2(pwm_1_apb_PWDATA_9_6),
    .I3(pwm_1_apb_PWDATA_0_6) 
);
defparam pwm_1_apb_PWDATA_0_s.INIT=16'hFFB0;
  LUT4 n1438_s10 (
    .F(n1438_16),
    .I0(init_state[1]),
    .I1(init_state[0]),
    .I2(n1438_19),
    .I3(init_state[2]) 
);
defparam n1438_s10.INIT=16'hFF80;
  LUT3 n1437_s9 (
    .F(n1437_13),
    .I0(init_state[0]),
    .I1(init_state[1]),
    .I2(init_state[2]) 
);
defparam n1437_s9.INIT=8'h10;
  LUT4 n2132_s10 (
    .F(n2132_14),
    .I0(ctrl_master_drive_state[0]),
    .I1(n2132_15),
    .I2(when_StateMachine_l230_3_4),
    .I3(n2132_16) 
);
defparam n2132_s10.INIT=16'h4000;
  LUT3 sub_pwms_0_period_15_s2 (
    .F(sub_pwms_0_period_15_6),
    .I0(config_reg_14_7),
    .I1(sub_pwms_0_period_15_7),
    .I2(sub_pwms_0_period_15_8) 
);
defparam sub_pwms_0_period_15_s2.INIT=8'h80;
  LUT3 pwm_area_channels_1_ccr_15_s2 (
    .F(pwm_area_channels_1_ccr_15_6),
    .I0(config_reg_14_7),
    .I1(pwm_area_channels_1_ccr_15_7),
    .I2(sub_pwms_0_period_15_7) 
);
defparam pwm_area_channels_1_ccr_15_s2.INIT=8'h80;
  LUT2 ctrl_fsm_master_write_reg_temp_15_s2 (
    .F(ctrl_fsm_master_write_reg_temp_15_6),
    .I0(ctrl_fsm_master_write_write_state[0]),
    .I1(ctrl_fsm_master_write_reg_temp_15_7) 
);
defparam ctrl_fsm_master_write_reg_temp_15_s2.INIT=4'h4;
  LUT2 ctrl_fsm_master_write_reg_temp_7_s2 (
    .F(ctrl_fsm_master_write_reg_temp_7_6),
    .I0(ctrl_fsm_master_write_write_state[0]),
    .I1(ctrl_fsm_master_write_reg_temp_15_7) 
);
defparam ctrl_fsm_master_write_reg_temp_7_s2.INIT=4'h8;
  LUT4 ctrl_fsm_master_read_read_state_0_s3 (
    .F(ctrl_fsm_master_read_read_state_0_8),
    .I0(n1186_5),
    .I1(n1184_5),
    .I2(ctrl_fsm_master_read_read_state_0_9),
    .I3(ctrl_slave_drive_state_3_9) 
);
defparam ctrl_fsm_master_read_read_state_0_s3.INIT=16'hF044;
  LUT4 ctrl_fsm_hit_hit_state_0_s3 (
    .F(ctrl_fsm_hit_hit_state_0_8),
    .I0(ctrl_fsm_hit_hit_state[0]),
    .I1(when_StateMachine_l230_3_4),
    .I2(n1438_19),
    .I3(when_StateMachine_l230_3) 
);
defparam ctrl_fsm_hit_hit_state_0_s3.INIT=16'hFF40;
  LUT4 n1423_s4 (
    .F(n1423_8),
    .I0(apb_operate_area_operating_4),
    .I1(int_ctrl_int_ctrl_state_0_9),
    .I2(int_ctrl_int_ctrl_state[0]),
    .I3(int_ctrl_int_ctrl_state[1]) 
);
defparam n1423_s4.INIT=16'h31A0;
  LUT3 n2377_s2 (
    .F(n2377_6),
    .I0(n1186_5),
    .I1(n1185_10),
    .I2(n2377_9) 
);
defparam n2377_s2.INIT=8'hF8;
  LUT3 n2372_s10 (
    .F(n2372_15),
    .I0(n2372_16),
    .I1(n2372_17),
    .I2(ctrl_fsm_idle_state_3_10) 
);
defparam n2372_s10.INIT=8'h70;
  LUT3 n2371_s10 (
    .F(n2371_15),
    .I0(n2371_16),
    .I1(ctrl_fsm_idle_state[1]),
    .I2(ctrl_fsm_idle_state_3_10) 
);
defparam n2371_s10.INIT=8'h60;
  LUT4 n2370_s10 (
    .F(n2370_15),
    .I0(n2370_16),
    .I1(ctrl_fsm_idle_state[2]),
    .I2(n2370_17),
    .I3(ctrl_fsm_idle_state_3_10) 
);
defparam n2370_s10.INIT=16'h2C00;
  LUT3 n1517_s1 (
    .F(n1517_5),
    .I0(n1517_6),
    .I1(n1517_7),
    .I2(ctrl_slave_drive_state_3_14) 
);
defparam n1517_s1.INIT=8'h0D;
  LUT4 n1515_s1 (
    .F(n1515_5),
    .I0(apb_operate_area_active_17),
    .I1(n1515_6),
    .I2(n1515_7),
    .I3(ctrl_slave_drive_state_3_14) 
);
defparam n1515_s1.INIT=16'h00F8;
  LUT4 n1482_s1 (
    .F(n1482_5),
    .I0(ctrl_slave_drive_state[1]),
    .I1(ctrl_slave_drive_state[0]),
    .I2(n1438_19),
    .I3(n1482_6) 
);
defparam n1482_s1.INIT=16'hBC00;
  LUT4 n1481_s1 (
    .F(n1481_5),
    .I0(n1438_19),
    .I1(ctrl_slave_drive_state[1]),
    .I2(ctrl_slave_drive_state_3_14),
    .I3(n1481_6) 
);
defparam n1481_s1.INIT=16'h0E00;
  LUT2 n1480_s1 (
    .F(n1480_5),
    .I0(ctrl_slave_drive_state_3_14),
    .I1(n1480_6) 
);
defparam n1480_s1.INIT=4'h4;
  LUT4 n1327_s1 (
    .F(n1327_5),
    .I0(_zz_pwm_area_channels_0_counter_map[1]),
    .I1(_zz_pwm_area_channels_0_counter_map[0]),
    .I2(_zz_pwm_area_channels_0_counter_map[2]),
    .I3(_zz_pwm_area_channels_0_counter_map_15_7) 
);
defparam n1327_s1.INIT=16'h7800;
  LUT4 n1324_s1 (
    .F(n1324_5),
    .I0(_zz_pwm_area_channels_0_counter_map[4]),
    .I1(n1325_6),
    .I2(_zz_pwm_area_channels_0_counter_map[5]),
    .I3(_zz_pwm_area_channels_0_counter_map_15_7) 
);
defparam n1324_s1.INIT=16'h7800;
  LUT4 n1321_s1 (
    .F(n1321_5),
    .I0(_zz_pwm_area_channels_0_counter_map[7]),
    .I1(n1322_6),
    .I2(_zz_pwm_area_channels_0_counter_map[8]),
    .I3(_zz_pwm_area_channels_0_counter_map_15_7) 
);
defparam n1321_s1.INIT=16'h7800;
  LUT4 n1319_s1 (
    .F(n1319_5),
    .I0(_zz_pwm_area_channels_0_counter_map[9]),
    .I1(n1320_6),
    .I2(_zz_pwm_area_channels_0_counter_map[10]),
    .I3(_zz_pwm_area_channels_0_counter_map_15_7) 
);
defparam n1319_s1.INIT=16'h7800;
  LUT4 n1316_s1 (
    .F(n1316_5),
    .I0(_zz_pwm_area_channels_0_counter_map[12]),
    .I1(n1317_6),
    .I2(_zz_pwm_area_channels_0_counter_map[13]),
    .I3(_zz_pwm_area_channels_0_counter_map_15_7) 
);
defparam n1316_s1.INIT=16'h7800;
  LUT2 pwm_1_apb_PWDATA_17_s (
    .F(pwm_1_apb_PWDATA_17),
    .I0(pwm_1_apb_PWDATA_17_5),
    .I1(n3496_3) 
);
defparam pwm_1_apb_PWDATA_17_s.INIT=4'h4;
  LUT4 n2378_s3 (
    .F(n2378_8),
    .I0(n2377_9),
    .I1(n1186_5),
    .I2(n1185_10),
    .I3(ctrl_fsm_master_write_write_state[0]) 
);
defparam n2378_s3.INIT=16'h00BF;
  LUT4 n2377_s3 (
    .F(n2377_8),
    .I0(n2377_9),
    .I1(n1186_5),
    .I2(n1185_10),
    .I3(n2377_12) 
);
defparam n2377_s3.INIT=16'h00BF;
  LUT4 n1294_s1 (
    .F(n1294_5),
    .I0(sub_pwms_0_counter[1]),
    .I1(sub_pwms_0_counter[0]),
    .I2(sub_pwms_0_counter[2]),
    .I3(n1296_6) 
);
defparam n1294_s1.INIT=16'h7800;
  LUT4 n1291_s1 (
    .F(n1291_5),
    .I0(sub_pwms_0_counter[4]),
    .I1(n1292_6),
    .I2(sub_pwms_0_counter[5]),
    .I3(n1296_6) 
);
defparam n1291_s1.INIT=16'h7800;
  LUT4 n1287_s1 (
    .F(n1287_5),
    .I0(sub_pwms_0_counter[8]),
    .I1(n1288_6),
    .I2(sub_pwms_0_counter[9]),
    .I3(n1296_6) 
);
defparam n1287_s1.INIT=16'h7800;
  LUT4 n1284_s1 (
    .F(n1284_5),
    .I0(sub_pwms_0_counter[11]),
    .I1(n1285_6),
    .I2(sub_pwms_0_counter[12]),
    .I3(n1296_6) 
);
defparam n1284_s1.INIT=16'h7800;
  LUT4 n1281_s1 (
    .F(n1281_5),
    .I0(sub_pwms_0_counter[14]),
    .I1(n1282_6),
    .I2(sub_pwms_0_counter[15]),
    .I3(n1296_6) 
);
defparam n1281_s1.INIT=16'h7800;
  LUT2 n1246_s1 (
    .F(n1246_5),
    .I0(pre_divicder_counter[0]),
    .I1(n240_3) 
);
defparam n1246_s1.INIT=4'h4;
  LUT3 n1245_s1 (
    .F(n1245_5),
    .I0(pre_divicder_counter[1]),
    .I1(pre_divicder_counter[0]),
    .I2(n240_3) 
);
defparam n1245_s1.INIT=8'h60;
  LUT4 n1244_s1 (
    .F(n1244_5),
    .I0(pre_divicder_counter[1]),
    .I1(pre_divicder_counter[0]),
    .I2(pre_divicder_counter[2]),
    .I3(n240_3) 
);
defparam n1244_s1.INIT=16'h7800;
  LUT3 n1243_s1 (
    .F(n1243_5),
    .I0(n1243_6),
    .I1(pre_divicder_counter[3]),
    .I2(n240_3) 
);
defparam n1243_s1.INIT=8'h60;
  LUT3 n1242_s1 (
    .F(n1242_5),
    .I0(n1242_6),
    .I1(pre_divicder_counter[4]),
    .I2(n240_3) 
);
defparam n1242_s1.INIT=8'h60;
  LUT4 n1184_s1 (
    .F(n1184_5),
    .I0(n2378_9),
    .I1(n1184_6),
    .I2(n1184_11),
    .I3(n1184_13) 
);
defparam n1184_s1.INIT=16'hF800;
  LUT4 n855_s1 (
    .F(n855_5),
    .I0(init_state[2]),
    .I1(init_state[0]),
    .I2(n855_6),
    .I3(n3496_4) 
);
defparam n855_s1.INIT=16'h0E00;
  LUT3 n2142_s12 (
    .F(n2142_17),
    .I0(ctrl_slave_drive_state_3_9),
    .I1(n1186_5),
    .I2(n1184_5) 
);
defparam n2142_s12.INIT=8'hEF;
  LUT4 apb_operate_area_active_s12 (
    .F(apb_operate_area_active_17),
    .I0(apb_operate_area_active_18),
    .I1(apb_operate_area_active_22),
    .I2(apb_operate_area_active_24),
    .I3(init_state[2]) 
);
defparam apb_operate_area_active_s12.INIT=16'hEFFF;
  LUT3 n1186_s1 (
    .F(n1186_5),
    .I0(ctrl_slave_drive_state_3_14),
    .I1(when_StateMachine_l230_3_5),
    .I2(n1185_7) 
);
defparam n1186_s1.INIT=8'h1F;
  LUT4 pwm_ch_out_ch1_d_s0 (
    .F(pwm_ch_out_ch1_d_3),
    .I0(pwm_ch_out_ch1_d_6),
    .I1(pwm_area_channels_0_ccr[6]),
    .I2(pwm_ch_out_ch1_d_7),
    .I3(pwm_ch_out_ch1_d_8) 
);
defparam pwm_ch_out_ch1_d_s0.INIT=16'hD000;
  LUT4 pwm_ch_out_ch1_d_s1 (
    .F(pwm_ch_out_ch1_d_4),
    .I0(pwm_ch_out_ch1_d_9),
    .I1(pwm_ch_out_ch1_d_10),
    .I2(pwm_ch_out_ch1_d_11),
    .I3(pwm_ch_out_ch1_d_12) 
);
defparam pwm_ch_out_ch1_d_s1.INIT=16'h4000;
  LUT4 pwm_ch_out_ch1_d_s2 (
    .F(pwm_ch_out_ch1_d_5),
    .I0(pwm_ch_out_ch1_d_13),
    .I1(pwm_ch_out_ch1_d_14),
    .I2(pwm_area_channels_0_ccr[15]),
    .I3(pwm_ch_out_ch1_d_15) 
);
defparam pwm_ch_out_ch1_d_s2.INIT=16'h00B2;
  LUT4 pwm_ch_out_ch2_d_s0 (
    .F(pwm_ch_out_ch2_d_3),
    .I0(pwm_ch_out_ch2_d_7),
    .I1(pwm_ch_out_ch2_d_8),
    .I2(pwm_ch_out_ch2_d_9),
    .I3(pwm_ch_out_ch2_d_10) 
);
defparam pwm_ch_out_ch2_d_s0.INIT=16'hBF00;
  LUT4 pwm_ch_out_ch2_d_s1 (
    .F(pwm_ch_out_ch2_d_4),
    .I0(pwm_area_channels_1_ccr[9]),
    .I1(pwm_ch_out_ch2_d_11),
    .I2(pwm_area_channels_1_ccr[10]),
    .I3(pwm_ch_out_ch2_d_12) 
);
defparam pwm_ch_out_ch2_d_s1.INIT=16'hB0BB;
  LUT3 pwm_ch_out_ch2_d_s2 (
    .F(pwm_ch_out_ch2_d_5),
    .I0(pwm_ch_out_ch2_d_13),
    .I1(pwm_ch_out_ch2_d_14),
    .I2(pwm_ch_out_ch2_d_15) 
);
defparam pwm_ch_out_ch2_d_s2.INIT=8'h80;
  LUT4 pwm_ch_out_ch2_d_s3 (
    .F(pwm_ch_out_ch2_d_6),
    .I0(pwm_ch_out_ch2_d_16),
    .I1(pwm_ch_out_ch2_d_17),
    .I2(pwm_area_channels_1_ccr[15]),
    .I3(pwm_ch_out_ch1_d_15) 
);
defparam pwm_ch_out_ch2_d_s3.INIT=16'h00B2;
  LUT4 pwm_ch_out_ch3_d_s0 (
    .F(pwm_ch_out_ch3_d_3),
    .I0(pwm_ch_out_ch3_d_7),
    .I1(pwm_ch_out_ch3_d_8),
    .I2(pwm_ch_out_ch3_d_9),
    .I3(pwm_ch_out_ch3_d_10) 
);
defparam pwm_ch_out_ch3_d_s0.INIT=16'h4F00;
  LUT3 pwm_ch_out_ch3_d_s1 (
    .F(pwm_ch_out_ch3_d_4),
    .I0(pwm_ch_out_ch3_d_11),
    .I1(pwm_area_channels_2_ccr[14]),
    .I2(pwm_ch_out_ch3_d_12) 
);
defparam pwm_ch_out_ch3_d_s1.INIT=8'h0D;
  LUT4 pwm_ch_out_ch3_d_s2 (
    .F(pwm_ch_out_ch3_d_5),
    .I0(pwm_ch_out_ch3_d_11),
    .I1(pwm_area_channels_2_ccr[14]),
    .I2(pwm_ch_out_ch3_d_13),
    .I3(pwm_area_channels_2_ccr[15]) 
);
defparam pwm_ch_out_ch3_d_s2.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch4_d_s0 (
    .F(pwm_ch_out_ch4_d_3),
    .I0(pwm_ch_out_ch4_d_7),
    .I1(pwm_ch_out_ch4_d_8),
    .I2(pwm_ch_out_ch4_d_9),
    .I3(pwm_ch_out_ch4_d_10) 
);
defparam pwm_ch_out_ch4_d_s0.INIT=16'h0B00;
  LUT3 pwm_ch_out_ch4_d_s1 (
    .F(pwm_ch_out_ch4_d_4),
    .I0(pwm_ch_out_ch4_d_11),
    .I1(pwm_area_channels_3_ccr[14]),
    .I2(pwm_ch_out_ch4_d_12) 
);
defparam pwm_ch_out_ch4_d_s1.INIT=8'h0D;
  LUT4 pwm_ch_out_ch4_d_s2 (
    .F(pwm_ch_out_ch4_d_5),
    .I0(pwm_ch_out_ch4_d_11),
    .I1(pwm_area_channels_3_ccr[14]),
    .I2(pwm_ch_out_ch4_d_13),
    .I3(pwm_area_channels_3_ccr[15]) 
);
defparam pwm_ch_out_ch4_d_s2.INIT=16'hB0BB;
  LUT2 pwm_ch_out_ch5_d_s0 (
    .F(pwm_ch_out_ch5_d_3),
    .I0(pwm_area_channels_4_ccr[10]),
    .I1(pwm_ch_out_ch5_d_7) 
);
defparam pwm_ch_out_ch5_d_s0.INIT=4'h4;
  LUT4 pwm_ch_out_ch5_d_s1 (
    .F(pwm_ch_out_ch5_d_4),
    .I0(pwm_area_channels_4_ccr[9]),
    .I1(pwm_ch_out_ch5_d_8),
    .I2(pwm_ch_out_ch5_d_9),
    .I3(pwm_ch_out_ch5_d_10) 
);
defparam pwm_ch_out_ch5_d_s1.INIT=16'hAF8E;
  LUT3 pwm_ch_out_ch5_d_s2 (
    .F(pwm_ch_out_ch5_d_5),
    .I0(pwm_ch_out_ch5_d_11),
    .I1(pwm_ch_out_ch5_d_12),
    .I2(pwm_ch_out_ch5_d_13) 
);
defparam pwm_ch_out_ch5_d_s2.INIT=8'h80;
  LUT4 pwm_ch_out_ch5_d_s3 (
    .F(pwm_ch_out_ch5_d_6),
    .I0(pwm_ch_out_ch5_d_14),
    .I1(pwm_ch_out_ch5_d_15),
    .I2(pwm_area_channels_4_ccr[15]),
    .I3(pwm_ch_out_ch1_d_15) 
);
defparam pwm_ch_out_ch5_d_s3.INIT=16'h00B2;
  LUT2 pwm_ch_out_ch6_d_s0 (
    .F(pwm_ch_out_ch6_d_3),
    .I0(pwm_area_channels_5_ccr[10]),
    .I1(pwm_ch_out_ch6_d_7) 
);
defparam pwm_ch_out_ch6_d_s0.INIT=4'h4;
  LUT4 pwm_ch_out_ch6_d_s1 (
    .F(pwm_ch_out_ch6_d_4),
    .I0(pwm_area_channels_5_ccr[9]),
    .I1(pwm_ch_out_ch6_d_8),
    .I2(pwm_ch_out_ch6_d_9),
    .I3(pwm_ch_out_ch6_d_10) 
);
defparam pwm_ch_out_ch6_d_s1.INIT=16'hAF8E;
  LUT3 pwm_ch_out_ch6_d_s2 (
    .F(pwm_ch_out_ch6_d_5),
    .I0(pwm_ch_out_ch6_d_11),
    .I1(pwm_ch_out_ch6_d_12),
    .I2(pwm_ch_out_ch6_d_13) 
);
defparam pwm_ch_out_ch6_d_s2.INIT=8'h80;
  LUT4 pwm_ch_out_ch6_d_s3 (
    .F(pwm_ch_out_ch6_d_6),
    .I0(pwm_ch_out_ch6_d_14),
    .I1(pwm_ch_out_ch6_d_15),
    .I2(pwm_area_channels_5_ccr[15]),
    .I3(pwm_ch_out_ch1_d_15) 
);
defparam pwm_ch_out_ch6_d_s3.INIT=16'h00B2;
  LUT4 pwm_ch_out_ch7_d_s0 (
    .F(pwm_ch_out_ch7_d_3),
    .I0(pwm_ch_out_ch7_d_7),
    .I1(pwm_ch_out_ch7_d_8),
    .I2(pwm_ch_out_ch7_d_9),
    .I3(pwm_ch_out_ch7_d_10) 
);
defparam pwm_ch_out_ch7_d_s0.INIT=16'h4F00;
  LUT3 pwm_ch_out_ch7_d_s1 (
    .F(pwm_ch_out_ch7_d_4),
    .I0(pwm_ch_out_ch7_d_11),
    .I1(pwm_area_channels_6_ccr[14]),
    .I2(pwm_ch_out_ch7_d_12) 
);
defparam pwm_ch_out_ch7_d_s1.INIT=8'h0D;
  LUT4 pwm_ch_out_ch7_d_s2 (
    .F(pwm_ch_out_ch7_d_5),
    .I0(pwm_ch_out_ch7_d_11),
    .I1(pwm_area_channels_6_ccr[14]),
    .I2(pwm_ch_out_ch7_d_13),
    .I3(pwm_area_channels_6_ccr[15]) 
);
defparam pwm_ch_out_ch7_d_s2.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch8_d_s0 (
    .F(pwm_ch_out_ch8_d_3),
    .I0(pwm_ch_out_ch8_d_7),
    .I1(pwm_ch_out_ch8_d_8),
    .I2(pwm_ch_out_ch8_d_9),
    .I3(pwm_ch_out_ch8_d_10) 
);
defparam pwm_ch_out_ch8_d_s0.INIT=16'h4F00;
  LUT3 pwm_ch_out_ch8_d_s1 (
    .F(pwm_ch_out_ch8_d_4),
    .I0(pwm_ch_out_ch8_d_11),
    .I1(pwm_area_channels_7_ccr[14]),
    .I2(pwm_ch_out_ch8_d_12) 
);
defparam pwm_ch_out_ch8_d_s1.INIT=8'h0D;
  LUT4 pwm_ch_out_ch8_d_s2 (
    .F(pwm_ch_out_ch8_d_5),
    .I0(pwm_ch_out_ch8_d_11),
    .I1(pwm_area_channels_7_ccr[14]),
    .I2(pwm_ch_out_ch8_d_13),
    .I3(pwm_area_channels_7_ccr[15]) 
);
defparam pwm_ch_out_ch8_d_s2.INIT=16'hB0BB;
  LUT2 n3496_s1 (
    .F(n3496_4),
    .I0(pwm_1_apb_PWDATA_9_4),
    .I1(pwm_1_apb_PWDATA_2_34) 
);
defparam n3496_s1.INIT=4'h1;
  LUT4 when_MyTopLevel_l233_s2 (
    .F(when_MyTopLevel_l233_5),
    .I0(pwm_1_apb_PWDATA_2_34),
    .I1(when_MyTopLevel_l233_6),
    .I2(when_MyTopLevel_l233_7),
    .I3(pwm_1_apb_PWDATA_2_7) 
);
defparam when_MyTopLevel_l233_s2.INIT=16'hF100;
  LUT3 when_StateMachine_l230_3_s1 (
    .F(when_StateMachine_l230_3_4),
    .I0(ctrl_fsm_stateReg[1]),
    .I1(ctrl_fsm_stateReg[0]),
    .I2(ctrl_fsm_stateReg[2]) 
);
defparam when_StateMachine_l230_3_s1.INIT=8'h40;
  LUT3 when_StateMachine_l230_3_s2 (
    .F(when_StateMachine_l230_3_5),
    .I0(when_StateMachine_l230_3_6),
    .I1(ctrl_fsm_stateReg[0]),
    .I2(n1184_11) 
);
defparam when_StateMachine_l230_3_s2.INIT=8'h0B;
  LUT4 pwm_1_apb_PWDATA_9_s0 (
    .F(pwm_1_apb_PWDATA_9_4),
    .I0(when_StateMachine_l230_3_4),
    .I1(n2132_16),
    .I2(pwm_1_apb_PWDATA_9_7),
    .I3(pwm_1_apb_PWDATA_9_8) 
);
defparam pwm_1_apb_PWDATA_9_s0.INIT=16'hF800;
  LUT4 pwm_1_apb_PWDATA_9_s1 (
    .F(pwm_1_apb_PWDATA_9_5),
    .I0(ctrl_fsm_idle_state[2]),
    .I1(ctrl_fsm_idle_state[1]),
    .I2(ctrl_fsm_idle_state[0]),
    .I3(ctrl_fsm_idle_state_3_9) 
);
defparam pwm_1_apb_PWDATA_9_s1.INIT=16'h0B00;
  LUT4 pwm_1_apb_PWDATA_9_s2 (
    .F(pwm_1_apb_PWDATA_9_6),
    .I0(n943_10),
    .I1(n860_6),
    .I2(pwm_1_apb_PWDATA_2_7),
    .I3(pwm_1_apb_PWDATA_2_34) 
);
defparam pwm_1_apb_PWDATA_9_s2.INIT=16'h5040;
  LUT4 pwm_1_apb_PWDATA_7_s0 (
    .F(pwm_1_apb_PWDATA_7_4),
    .I0(pwm_1_apb_PWDATA_7_8),
    .I1(pwm_1_apb_PWDATA_7_9),
    .I2(pwm_1_apb_PWDATA_7_10),
    .I3(pwm_1_apb_PWDATA_0_5) 
);
defparam pwm_1_apb_PWDATA_7_s0.INIT=16'h0700;
  LUT3 pwm_1_apb_PWDATA_7_s1 (
    .F(pwm_1_apb_PWDATA_7_5),
    .I0(n860_6),
    .I1(pwm_1_apb_PWDATA_7_11),
    .I2(pwm_1_apb_PWDATA_7_12) 
);
defparam pwm_1_apb_PWDATA_7_s1.INIT=8'hD0;
  LUT3 pwm_1_apb_PWDATA_7_s3 (
    .F(pwm_1_apb_PWDATA_7_7),
    .I0(pwm_1_apb_PWDATA_9_4),
    .I1(ctrl_master_drive_state[0]),
    .I2(n943_12) 
);
defparam pwm_1_apb_PWDATA_7_s3.INIT=8'h0D;
  LUT4 pwm_1_apb_PWDATA_6_s0 (
    .F(pwm_1_apb_PWDATA_6_4),
    .I0(pwm_1_apb_PWDATA_6_5),
    .I1(pwm_1_apb_PWDATA_6_6),
    .I2(pwm_1_apb_PWDATA_6_7),
    .I3(pwm_1_apb_PWDATA_0_5) 
);
defparam pwm_1_apb_PWDATA_6_s0.INIT=16'h0700;
  LUT4 pwm_1_apb_PWDATA_5_s0 (
    .F(pwm_1_apb_PWDATA_5_4),
    .I0(pwm_1_apb_PWDATA_5_6),
    .I1(pwm_1_apb_PWDATA_5_7),
    .I2(pwm_1_apb_PWDATA_5_8),
    .I3(pwm_1_apb_PWDATA_5_9) 
);
defparam pwm_1_apb_PWDATA_5_s0.INIT=16'h8000;
  LUT4 pwm_1_apb_PWDATA_5_s1 (
    .F(pwm_1_apb_PWDATA_5_5),
    .I0(pwm_1_apb_PWDATA_5_26),
    .I1(pwm_1_apb_PWDATA_5_11),
    .I2(pwm_1_apb_PWDATA_5_12),
    .I3(pwm_1_apb_PWDATA_0_5) 
);
defparam pwm_1_apb_PWDATA_5_s1.INIT=16'h7F00;
  LUT4 pwm_1_apb_PWDATA_4_s0 (
    .F(pwm_1_apb_PWDATA_4_4),
    .I0(pwm_1_apb_PWDATA_4_7),
    .I1(pwm_1_apb_PWDATA_4_8),
    .I2(pwm_1_apb_PWDATA_4_9),
    .I3(pwm_1_apb_PWDATA_0_5) 
);
defparam pwm_1_apb_PWDATA_4_s0.INIT=16'h0700;
  LUT3 pwm_1_apb_PWDATA_4_s1 (
    .F(pwm_1_apb_PWDATA_4_5),
    .I0(pwm_1_apb_PWDATA_2_5),
    .I1(pwm_1_apb_PWDATA_7_11),
    .I2(pwm_1_apb_PWDATA_7_12) 
);
defparam pwm_1_apb_PWDATA_4_s1.INIT=8'hD0;
  LUT4 pwm_1_apb_PWDATA_3_s0 (
    .F(pwm_1_apb_PWDATA_3_4),
    .I0(pwm_1_apb_PWDATA_3_5),
    .I1(pwm_1_apb_PWDATA_3_6),
    .I2(pwm_1_apb_PWDATA_3_7),
    .I3(pwm_1_apb_PWDATA_0_5) 
);
defparam pwm_1_apb_PWDATA_3_s0.INIT=16'h0700;
  LUT3 pwm_1_apb_PWDATA_2_s1 (
    .F(pwm_1_apb_PWDATA_2_5),
    .I0(init_state[2]),
    .I1(init_state[1]),
    .I2(n855_6) 
);
defparam pwm_1_apb_PWDATA_2_s1.INIT=8'h0B;
  LUT4 pwm_1_apb_PWDATA_2_s2 (
    .F(pwm_1_apb_PWDATA_2_6),
    .I0(pwm_1_apb_PWDATA_2_8),
    .I1(pwm_1_apb_PWDATA_2_9),
    .I2(pwm_1_apb_PWDATA_2_10),
    .I3(pwm_1_apb_PWDATA_0_5) 
);
defparam pwm_1_apb_PWDATA_2_s2.INIT=16'h0700;
  LUT2 pwm_1_apb_PWDATA_2_s3 (
    .F(pwm_1_apb_PWDATA_2_7),
    .I0(pwm_1_apb_PWDATA_9_4),
    .I1(pwm_1_apb_PWDATA_17_5) 
);
defparam pwm_1_apb_PWDATA_2_s3.INIT=4'h1;
  LUT4 pwm_1_apb_PWDATA_1_s0 (
    .F(pwm_1_apb_PWDATA_1_4),
    .I0(pwm_1_apb_PWDATA_1_7),
    .I1(pwm_1_apb_PWDATA_1_8),
    .I2(pwm_1_apb_PWDATA_1_9),
    .I3(pwm_1_apb_PWDATA_1_10) 
);
defparam pwm_1_apb_PWDATA_1_s0.INIT=16'h8000;
  LUT4 pwm_1_apb_PWDATA_1_s1 (
    .F(pwm_1_apb_PWDATA_1_5),
    .I0(pwm_1_apb_PWDATA_1_11),
    .I1(pwm_1_apb_PWDATA_1_12),
    .I2(pwm_1_apb_PWDATA_1_13),
    .I3(pwm_1_apb_PWDATA_0_5) 
);
defparam pwm_1_apb_PWDATA_1_s1.INIT=16'h7F00;
  LUT3 pwm_1_apb_PWDATA_1_s2 (
    .F(pwm_1_apb_PWDATA_1_6),
    .I0(pwm_1_apb_PWDATA_2_34),
    .I1(n855_6),
    .I2(n1014_6) 
);
defparam pwm_1_apb_PWDATA_1_s2.INIT=8'h01;
  LUT4 pwm_1_apb_PWDATA_0_s0 (
    .F(pwm_1_apb_PWDATA_0_4),
    .I0(pwm_1_apb_PWDATA_0_7),
    .I1(pwm_1_apb_PWDATA_0_8),
    .I2(pwm_1_apb_PWDATA_0_9),
    .I3(pwm_1_apb_PWDATA_0_10) 
);
defparam pwm_1_apb_PWDATA_0_s0.INIT=16'h007F;
  LUT4 pwm_1_apb_PWDATA_0_s1 (
    .F(pwm_1_apb_PWDATA_0_5),
    .I0(ctrl_slave_drive_state[0]),
    .I1(ctrl_slave_drive_state[2]),
    .I2(ctrl_slave_drive_state[1]),
    .I3(ctrl_slave_drive_state_3_9) 
);
defparam pwm_1_apb_PWDATA_0_s1.INIT=16'h1000;
  LUT4 pwm_1_apb_PWDATA_0_s2 (
    .F(pwm_1_apb_PWDATA_0_6),
    .I0(ctrl_fsm_idle_state[0]),
    .I1(ctrl_fsm_idle_state[1]),
    .I2(ctrl_fsm_idle_state[2]),
    .I3(ctrl_fsm_idle_state_3_9) 
);
defparam pwm_1_apb_PWDATA_0_s2.INIT=16'h4100;
  LUT2 n2132_s11 (
    .F(n2132_15),
    .I0(ctrl_master_drive_state[1]),
    .I1(ctrl_master_drive_state[2]) 
);
defparam n2132_s11.INIT=4'h4;
  LUT2 n2132_s12 (
    .F(n2132_16),
    .I0(ctrl_fsm_hit_hit_context),
    .I1(ctrl_fsm_hit_hit_state[0]) 
);
defparam n2132_s12.INIT=4'h4;
  LUT3 config_reg_14_s3 (
    .F(config_reg_14_7),
    .I0(ctrl_fsm_master_write_write_state[0]),
    .I1(ctrl_fsm_master_write_write_state[1]),
    .I2(n2377_9) 
);
defparam config_reg_14_s3.INIT=8'h40;
  LUT2 config_reg_14_s4 (
    .F(config_reg_14_8),
    .I0(sub_pwms_0_period_15_8),
    .I1(config_reg_14_9) 
);
defparam config_reg_14_s4.INIT=4'h8;
  LUT4 sub_pwms_0_period_15_s3 (
    .F(sub_pwms_0_period_15_7),
    .I0(ctrl_reg_choose_addr[2]),
    .I1(ctrl_reg_choose_addr[3]),
    .I2(ctrl_reg_choose_addr[4]),
    .I3(ctrl_reg_choose_addr[7]) 
);
defparam sub_pwms_0_period_15_s3.INIT=16'h0001;
  LUT4 sub_pwms_0_period_15_s4 (
    .F(sub_pwms_0_period_15_8),
    .I0(ctrl_reg_choose_addr[0]),
    .I1(ctrl_reg_choose_addr[1]),
    .I2(ctrl_reg_choose_addr[5]),
    .I3(ctrl_reg_choose_addr[6]) 
);
defparam sub_pwms_0_period_15_s4.INIT=16'h0001;
  LUT4 _zz_when_MyTopLevel_l97_15_s3 (
    .F(_zz_when_MyTopLevel_l97_15_7),
    .I0(ctrl_reg_choose_addr[0]),
    .I1(ctrl_reg_choose_addr[1]),
    .I2(_zz_when_MyTopLevel_l97_15_8),
    .I3(_zz_when_MyTopLevel_l97_15_9) 
);
defparam _zz_when_MyTopLevel_l97_15_s3.INIT=16'h1000;
  LUT3 pwm_area_ccrmap_regs_0_15_s3 (
    .F(pwm_area_ccrmap_regs_0_15_7),
    .I0(ctrl_reg_choose_addr[5]),
    .I1(pwm_area_ccrmap_regs_0_15_8),
    .I2(pwm_area_ccrmap_regs_0_15_9) 
);
defparam pwm_area_ccrmap_regs_0_15_s3.INIT=8'h80;
  LUT2 pwm_area_channels_0_ccr_15_s3 (
    .F(pwm_area_channels_0_ccr_15_7),
    .I0(sub_pwms_0_period_15_7),
    .I1(pwm_area_channels_0_ccr_15_8) 
);
defparam pwm_area_channels_0_ccr_15_s3.INIT=4'h8;
  LUT4 pwm_area_channels_1_ccr_15_s3 (
    .F(pwm_area_channels_1_ccr_15_7),
    .I0(ctrl_reg_choose_addr[0]),
    .I1(ctrl_reg_choose_addr[5]),
    .I2(ctrl_reg_choose_addr[6]),
    .I3(ctrl_reg_choose_addr[1]) 
);
defparam pwm_area_channels_1_ccr_15_s3.INIT=16'h0100;
  LUT2 pwm_area_channels_2_ccr_15_s3 (
    .F(pwm_area_channels_2_ccr_15_7),
    .I0(sub_pwms_0_period_15_7),
    .I1(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_area_channels_2_ccr_15_s3.INIT=4'h8;
  LUT2 pwm_area_channels_3_ccr_15_s3 (
    .F(pwm_area_channels_3_ccr_15_7),
    .I0(pwm_area_channels_3_ccr_15_8),
    .I1(sub_pwms_0_period_15_8) 
);
defparam pwm_area_channels_3_ccr_15_s3.INIT=4'h8;
  LUT2 pwm_area_channels_4_ccr_15_s3 (
    .F(pwm_area_channels_4_ccr_15_7),
    .I0(pwm_area_channels_3_ccr_15_8),
    .I1(pwm_area_channels_0_ccr_15_8) 
);
defparam pwm_area_channels_4_ccr_15_s3.INIT=4'h8;
  LUT2 pwm_area_channels_5_ccr_15_s3 (
    .F(pwm_area_channels_5_ccr_15_7),
    .I0(pwm_area_channels_1_ccr_15_7),
    .I1(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_area_channels_5_ccr_15_s3.INIT=4'h8;
  LUT2 pwm_area_channels_6_ccr_15_s3 (
    .F(pwm_area_channels_6_ccr_15_7),
    .I0(pwm_area_channels_3_ccr_15_8),
    .I1(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_area_channels_6_ccr_15_s3.INIT=4'h8;
  LUT2 pwm_area_channels_7_ccr_15_s3 (
    .F(pwm_area_channels_7_ccr_15_7),
    .I0(pwm_area_ccrmap_regs_0_15_9),
    .I1(pwm_area_channels_7_ccr_15_8) 
);
defparam pwm_area_channels_7_ccr_15_s3.INIT=4'h8;
  LUT2 pwm_area_timeout_area_cnt_max_0_15_s3 (
    .F(pwm_area_timeout_area_cnt_max_0_15_7),
    .I0(pwm_area_channels_0_ccr_15_8),
    .I1(config_reg_14_9) 
);
defparam pwm_area_timeout_area_cnt_max_0_15_s3.INIT=4'h8;
  LUT2 pwm_area_timeout_area_cnt_max_1_15_s3 (
    .F(pwm_area_timeout_area_cnt_max_1_15_7),
    .I0(pwm_area_channels_1_ccr_15_7),
    .I1(config_reg_14_9) 
);
defparam pwm_area_timeout_area_cnt_max_1_15_s3.INIT=4'h8;
  LUT4 ctrl_fsm_master_write_reg_temp_15_s3 (
    .F(ctrl_fsm_master_write_reg_temp_15_7),
    .I0(ctrl_master_drive_state[0]),
    .I1(ctrl_master_drive_state[1]),
    .I2(ctrl_master_drive_state[2]),
    .I3(pwm_1_apb_PWDATA_9_7) 
);
defparam ctrl_fsm_master_write_reg_temp_15_s3.INIT=16'h1000;
  LUT2 _zz_pwm_area_channels_0_counter_map_15_s3 (
    .F(_zz_pwm_area_channels_0_counter_map_15_7),
    .I0(n536_2),
    .I1(n518_3) 
);
defparam _zz_pwm_area_channels_0_counter_map_15_s3.INIT=4'h4;
  LUT2 int_ctrl_int_ctrl_state_0_s4 (
    .F(int_ctrl_int_ctrl_state_0_9),
    .I0(int_1_regNext),
    .I1(i2c_apb_io_interrupt) 
);
defparam int_ctrl_int_ctrl_state_0_s4.INIT=4'h4;
  LUT3 ctrl_slave_drive_state_3_s4 (
    .F(ctrl_slave_drive_state_3_9),
    .I0(ctrl_fsm_stateReg[1]),
    .I1(ctrl_fsm_stateReg[0]),
    .I2(ctrl_fsm_stateReg[2]) 
);
defparam ctrl_slave_drive_state_3_s4.INIT=8'h10;
  LUT3 ctrl_fsm_idle_state_3_s4 (
    .F(ctrl_fsm_idle_state_3_9),
    .I0(ctrl_fsm_stateReg[0]),
    .I1(ctrl_fsm_stateReg[2]),
    .I2(ctrl_fsm_stateReg[1]) 
);
defparam ctrl_fsm_idle_state_3_s4.INIT=8'h10;
  LUT4 ctrl_fsm_idle_state_3_s5 (
    .F(ctrl_fsm_idle_state_3_10),
    .I0(n1185_6),
    .I1(when_StateMachine_l230_3_5),
    .I2(ctrl_fsm_idle_state_3_13),
    .I3(ctrl_slave_drive_state_3_14) 
);
defparam ctrl_fsm_idle_state_3_s5.INIT=16'h00BF;
  LUT4 ctrl_fsm_master_read_read_state_0_s4 (
    .F(ctrl_fsm_master_read_read_state_0_9),
    .I0(ctrl_slave_drive_state[1]),
    .I1(ctrl_fsm_master_read_read_state[0]),
    .I2(ctrl_slave_drive_state[2]),
    .I3(ctrl_slave_drive_state[0]) 
);
defparam ctrl_fsm_master_read_read_state_0_s4.INIT=16'h1000;
  LUT3 n2377_s4 (
    .F(n2377_9),
    .I0(ctrl_fsm_stateReg[2]),
    .I1(ctrl_fsm_stateReg[0]),
    .I2(ctrl_fsm_stateReg[1]) 
);
defparam n2377_s4.INIT=8'h40;
  LUT2 n2378_s4 (
    .F(n2378_9),
    .I0(n2132_14),
    .I1(ctrl_fsm_master_write_reg_temp_15_7) 
);
defparam n2378_s4.INIT=4'h1;
  LUT4 n2372_s11 (
    .F(n2372_16),
    .I0(ctrl_fsm_idle_state[0]),
    .I1(ctrl_fsm_idle_state[2]),
    .I2(ctrl_fsm_idle_state[1]),
    .I3(ctrl_slave_drive_state_3_12) 
);
defparam n2372_s11.INIT=16'hEFF7;
  LUT4 n2372_s12 (
    .F(n2372_17),
    .I0(ctrl_fsm_idle_state[1]),
    .I1(ctrl_fsm_idle_state[2]),
    .I2(ctrl_fsm_idle_state[0]),
    .I3(n1438_19) 
);
defparam n2372_s12.INIT=16'hF2CF;
  LUT4 n2371_s11 (
    .F(n2371_16),
    .I0(n1438_19),
    .I1(ctrl_fsm_idle_state[2]),
    .I2(ctrl_fsm_idle_state[0]),
    .I3(n2372_16) 
);
defparam n2371_s11.INIT=16'hE000;
  LUT2 n2370_s11 (
    .F(n2370_16),
    .I0(apb_operate_area_result[0]),
    .I1(n1438_19) 
);
defparam n2370_s11.INIT=4'h8;
  LUT2 n2370_s12 (
    .F(n2370_17),
    .I0(ctrl_fsm_idle_state[0]),
    .I1(ctrl_fsm_idle_state[1]) 
);
defparam n2370_s12.INIT=4'h8;
  LUT4 n1517_s2 (
    .F(n1517_6),
    .I0(ctrl_master_drive_state[1]),
    .I1(apb_operate_area_active_17),
    .I2(n1517_10),
    .I3(ctrl_master_drive_state[0]) 
);
defparam n1517_s2.INIT=16'hC0BF;
  LUT3 n1517_s3 (
    .F(n1517_7),
    .I0(ctrl_master_drive_state[2]),
    .I1(ctrl_master_drive_state[1]),
    .I2(ctrl_slave_drive_state_3_12) 
);
defparam n1517_s3.INIT=8'h40;
  LUT3 n1516_s2 (
    .F(n1516_6),
    .I0(ctrl_master_drive_state[2]),
    .I1(ctrl_master_drive_state[0]),
    .I2(n1438_19) 
);
defparam n1516_s2.INIT=8'h40;
  LUT4 n1515_s2 (
    .F(n1515_6),
    .I0(n1413_7),
    .I1(ctrl_master_drive_state[1]),
    .I2(apb_operate_area_operating_4),
    .I3(ctrl_master_drive_state[0]) 
);
defparam n1515_s2.INIT=16'h8000;
  LUT3 n1515_s3 (
    .F(n1515_7),
    .I0(ctrl_master_drive_state[1]),
    .I1(ctrl_master_drive_state[0]),
    .I2(ctrl_master_drive_state[2]) 
);
defparam n1515_s3.INIT=8'hE0;
  LUT2 n1482_s2 (
    .F(n1482_6),
    .I0(ctrl_slave_drive_state_3_14),
    .I1(n1482_7) 
);
defparam n1482_s2.INIT=4'h4;
  LUT4 n1481_s2 (
    .F(n1481_6),
    .I0(ctrl_slave_drive_state_3_12),
    .I1(ctrl_slave_drive_state[2]),
    .I2(ctrl_slave_drive_state[0]),
    .I3(ctrl_slave_drive_state[1]) 
);
defparam n1481_s2.INIT=16'hDF30;
  LUT4 n1480_s2 (
    .F(n1480_6),
    .I0(ctrl_slave_drive_state_3_12),
    .I1(ctrl_slave_drive_state[2]),
    .I2(ctrl_slave_drive_state[0]),
    .I3(ctrl_slave_drive_state[1]) 
);
defparam n1480_s2.INIT=16'hEC0C;
  LUT3 n1326_s2 (
    .F(n1326_6),
    .I0(_zz_pwm_area_channels_0_counter_map[2]),
    .I1(_zz_pwm_area_channels_0_counter_map[1]),
    .I2(_zz_pwm_area_channels_0_counter_map[0]) 
);
defparam n1326_s2.INIT=8'h80;
  LUT4 n1325_s2 (
    .F(n1325_6),
    .I0(_zz_pwm_area_channels_0_counter_map[3]),
    .I1(_zz_pwm_area_channels_0_counter_map[2]),
    .I2(_zz_pwm_area_channels_0_counter_map[1]),
    .I3(_zz_pwm_area_channels_0_counter_map[0]) 
);
defparam n1325_s2.INIT=16'h8000;
  LUT3 n1323_s2 (
    .F(n1323_6),
    .I0(_zz_pwm_area_channels_0_counter_map[5]),
    .I1(_zz_pwm_area_channels_0_counter_map[4]),
    .I2(n1325_6) 
);
defparam n1323_s2.INIT=8'h80;
  LUT4 n1322_s2 (
    .F(n1322_6),
    .I0(_zz_pwm_area_channels_0_counter_map[6]),
    .I1(_zz_pwm_area_channels_0_counter_map[5]),
    .I2(_zz_pwm_area_channels_0_counter_map[4]),
    .I3(n1325_6) 
);
defparam n1322_s2.INIT=16'h8000;
  LUT3 n1320_s2 (
    .F(n1320_6),
    .I0(_zz_pwm_area_channels_0_counter_map[8]),
    .I1(_zz_pwm_area_channels_0_counter_map[7]),
    .I2(n1322_6) 
);
defparam n1320_s2.INIT=8'h80;
  LUT3 n1318_s2 (
    .F(n1318_6),
    .I0(_zz_pwm_area_channels_0_counter_map[10]),
    .I1(_zz_pwm_area_channels_0_counter_map[9]),
    .I2(n1320_6) 
);
defparam n1318_s2.INIT=8'h80;
  LUT4 n1317_s2 (
    .F(n1317_6),
    .I0(_zz_pwm_area_channels_0_counter_map[11]),
    .I1(_zz_pwm_area_channels_0_counter_map[10]),
    .I2(_zz_pwm_area_channels_0_counter_map[9]),
    .I3(n1320_6) 
);
defparam n1317_s2.INIT=16'h8000;
  LUT3 n1315_s2 (
    .F(n1315_6),
    .I0(_zz_pwm_area_channels_0_counter_map[13]),
    .I1(_zz_pwm_area_channels_0_counter_map[12]),
    .I2(n1317_6) 
);
defparam n1315_s2.INIT=8'h80;
  LUT4 n1314_s2 (
    .F(n1314_6),
    .I0(_zz_pwm_area_channels_0_counter_map[14]),
    .I1(_zz_pwm_area_channels_0_counter_map[13]),
    .I2(_zz_pwm_area_channels_0_counter_map[12]),
    .I3(n1317_6) 
);
defparam n1314_s2.INIT=16'h8000;
  LUT4 pwm_1_apb_PWDATA_17_s0 (
    .F(pwm_1_apb_PWDATA_17_5),
    .I0(ctrl_fsm_idle_state[1]),
    .I1(ctrl_fsm_idle_state[0]),
    .I2(ctrl_fsm_idle_state[2]),
    .I3(ctrl_fsm_idle_state_3_9) 
);
defparam pwm_1_apb_PWDATA_17_s0.INIT=16'h3500;
  LUT2 n1296_s2 (
    .F(n1296_6),
    .I0(n501_2),
    .I1(n483_3) 
);
defparam n1296_s2.INIT=4'h4;
  LUT3 n1293_s2 (
    .F(n1293_6),
    .I0(sub_pwms_0_counter[2]),
    .I1(sub_pwms_0_counter[1]),
    .I2(sub_pwms_0_counter[0]) 
);
defparam n1293_s2.INIT=8'h80;
  LUT4 n1292_s2 (
    .F(n1292_6),
    .I0(sub_pwms_0_counter[3]),
    .I1(sub_pwms_0_counter[2]),
    .I2(sub_pwms_0_counter[1]),
    .I3(sub_pwms_0_counter[0]) 
);
defparam n1292_s2.INIT=16'h8000;
  LUT3 n1290_s2 (
    .F(n1290_6),
    .I0(sub_pwms_0_counter[5]),
    .I1(sub_pwms_0_counter[4]),
    .I2(n1292_6) 
);
defparam n1290_s2.INIT=8'h80;
  LUT4 n1289_s2 (
    .F(n1289_6),
    .I0(sub_pwms_0_counter[6]),
    .I1(sub_pwms_0_counter[5]),
    .I2(sub_pwms_0_counter[4]),
    .I3(n1292_6) 
);
defparam n1289_s2.INIT=16'h8000;
  LUT2 n1288_s2 (
    .F(n1288_6),
    .I0(sub_pwms_0_counter[7]),
    .I1(n1289_6) 
);
defparam n1288_s2.INIT=4'h8;
  LUT4 n1285_s2 (
    .F(n1285_6),
    .I0(sub_pwms_0_counter[10]),
    .I1(sub_pwms_0_counter[9]),
    .I2(sub_pwms_0_counter[8]),
    .I3(n1288_6) 
);
defparam n1285_s2.INIT=16'h8000;
  LUT3 n1283_s2 (
    .F(n1283_6),
    .I0(sub_pwms_0_counter[12]),
    .I1(sub_pwms_0_counter[11]),
    .I2(n1285_6) 
);
defparam n1283_s2.INIT=8'h80;
  LUT4 n1282_s2 (
    .F(n1282_6),
    .I0(sub_pwms_0_counter[13]),
    .I1(sub_pwms_0_counter[12]),
    .I2(sub_pwms_0_counter[11]),
    .I3(n1285_6) 
);
defparam n1282_s2.INIT=16'h8000;
  LUT3 n1243_s2 (
    .F(n1243_6),
    .I0(pre_divicder_counter[1]),
    .I1(pre_divicder_counter[0]),
    .I2(pre_divicder_counter[2]) 
);
defparam n1243_s2.INIT=8'h80;
  LUT4 n1242_s2 (
    .F(n1242_6),
    .I0(pre_divicder_counter[1]),
    .I1(pre_divicder_counter[0]),
    .I2(pre_divicder_counter[2]),
    .I3(pre_divicder_counter[3]) 
);
defparam n1242_s2.INIT=16'h8000;
  LUT4 n1185_s2 (
    .F(n1185_6),
    .I0(n2378_9),
    .I1(n1184_6),
    .I2(n1185_8),
    .I3(ctrl_slave_drive_state_3_14) 
);
defparam n1185_s2.INIT=16'h008F;
  LUT3 n1185_s3 (
    .F(n1185_7),
    .I0(ctrl_fsm_stateReg[0]),
    .I1(ctrl_fsm_stateReg[1]),
    .I2(ctrl_fsm_stateReg[2]) 
);
defparam n1185_s3.INIT=8'h3E;
  LUT4 n1184_s2 (
    .F(n1184_6),
    .I0(ctrl_slave_drive_state[0]),
    .I1(n1184_9),
    .I2(ctrl_slave_drive_state_3_9),
    .I3(ctrl_fsm_stateReg[2]) 
);
defparam n1184_s2.INIT=16'h7F00;
  LUT4 n860_s2 (
    .F(n860_6),
    .I0(init_state[1]),
    .I1(init_state[0]),
    .I2(init_state[2]),
    .I3(n855_6) 
);
defparam n860_s2.INIT=16'h00F4;
  LUT3 n855_s2 (
    .F(n855_6),
    .I0(int_ctrl_int_ctrl_state[1]),
    .I1(int_ctrl_int_ctrl_state[0]),
    .I2(init_state[2]) 
);
defparam n855_s2.INIT=8'hD0;
  LUT2 n1413_s3 (
    .F(n1413_7),
    .I0(int_ctrl_int_ctrl_state[0]),
    .I1(int_ctrl_int_ctrl_state[1]) 
);
defparam n1413_s3.INIT=4'h9;
  LUT3 apb_operate_area_active_s13 (
    .F(apb_operate_area_active_18),
    .I0(n1014_9),
    .I1(ctrl_fsm_stateReg[2]),
    .I2(n1014_8) 
);
defparam apb_operate_area_active_s13.INIT=8'h0E;
  LUT4 pwm_ch_out_ch1_d_s3 (
    .F(pwm_ch_out_ch1_d_6),
    .I0(sub_pwms_0_counter[6]),
    .I1(_zz_pwm_area_channels_0_counter_map[6]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s3.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch1_d_s4 (
    .F(pwm_ch_out_ch1_d_7),
    .I0(pwm_area_channels_0_ccr[5]),
    .I1(pwm_ch_out_ch1_d_16),
    .I2(pwm_ch_out_ch1_d_17),
    .I3(pwm_ch_out_ch1_d_18) 
);
defparam pwm_ch_out_ch1_d_s4.INIT=16'h8EAF;
  LUT4 pwm_ch_out_ch1_d_s5 (
    .F(pwm_ch_out_ch1_d_8),
    .I0(pwm_ch_out_ch1_d_19),
    .I1(pwm_area_channels_0_ccr[7]),
    .I2(pwm_ch_out_ch1_d_20),
    .I3(pwm_ch_out_ch1_d_21) 
);
defparam pwm_ch_out_ch1_d_s5.INIT=16'h0D00;
  LUT4 pwm_ch_out_ch1_d_s6 (
    .F(pwm_ch_out_ch1_d_9),
    .I0(pwm_ch_out_ch1_d_22),
    .I1(pwm_area_channels_0_ccr[9]),
    .I2(pwm_ch_out_ch1_d_23),
    .I3(pwm_ch_out_ch1_d_21) 
);
defparam pwm_ch_out_ch1_d_s6.INIT=16'hF400;
  LUT4 pwm_ch_out_ch1_d_s7 (
    .F(pwm_ch_out_ch1_d_10),
    .I0(pwm_ch_out_ch1_d_24),
    .I1(pwm_area_channels_0_ccr[14]),
    .I2(pwm_ch_out_ch1_d_14),
    .I3(pwm_area_channels_0_ccr[15]) 
);
defparam pwm_ch_out_ch1_d_s7.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch1_d_s8 (
    .F(pwm_ch_out_ch1_d_11),
    .I0(pwm_ch_out_ch1_d_25),
    .I1(pwm_area_channels_0_ccr[10]),
    .I2(pwm_ch_out_ch1_d_26),
    .I3(pwm_area_channels_0_ccr[11]) 
);
defparam pwm_ch_out_ch1_d_s8.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch1_d_s9 (
    .F(pwm_ch_out_ch1_d_12),
    .I0(pwm_ch_out_ch1_d_27),
    .I1(pwm_area_channels_0_ccr[12]),
    .I2(pwm_ch_out_ch1_d_28),
    .I3(pwm_area_channels_0_ccr[13]) 
);
defparam pwm_ch_out_ch1_d_s9.INIT=16'hB0BB;
  LUT3 pwm_ch_out_ch1_d_s10 (
    .F(pwm_ch_out_ch1_d_13),
    .I0(pwm_area_channels_0_ccr[14]),
    .I1(pwm_ch_out_ch1_d_29),
    .I2(pwm_ch_out_ch1_d_24) 
);
defparam pwm_ch_out_ch1_d_s10.INIT=8'h2B;
  LUT4 pwm_ch_out_ch1_d_s11 (
    .F(pwm_ch_out_ch1_d_14),
    .I0(sub_pwms_0_counter[15]),
    .I1(_zz_pwm_area_channels_0_counter_map[15]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s11.INIT=16'h0C0A;
  LUT2 pwm_ch_out_ch1_d_s12 (
    .F(pwm_ch_out_ch1_d_15),
    .I0(config_reg[15]),
    .I1(pwm_area_timeout_area_flag) 
);
defparam pwm_ch_out_ch1_d_s12.INIT=4'h8;
  LUT2 pwm_ch_out_ch2_d_s4 (
    .F(pwm_ch_out_ch2_d_7),
    .I0(pwm_area_channels_1_ccr[6]),
    .I1(pwm_ch_out_ch2_d_18) 
);
defparam pwm_ch_out_ch2_d_s4.INIT=4'h4;
  LUT4 pwm_ch_out_ch2_d_s5 (
    .F(pwm_ch_out_ch2_d_8),
    .I0(pwm_area_channels_1_ccr[7]),
    .I1(pwm_ch_out_ch2_d_19),
    .I2(pwm_area_channels_1_ccr[8]),
    .I3(pwm_ch_out_ch2_d_20) 
);
defparam pwm_ch_out_ch2_d_s5.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch2_d_s6 (
    .F(pwm_ch_out_ch2_d_9),
    .I0(pwm_area_channels_1_ccr[5]),
    .I1(pwm_ch_out_ch2_d_21),
    .I2(pwm_ch_out_ch2_d_22),
    .I3(pwm_ch_out_ch2_d_23) 
);
defparam pwm_ch_out_ch2_d_s6.INIT=16'h8EAF;
  LUT3 pwm_ch_out_ch2_d_s7 (
    .F(pwm_ch_out_ch2_d_10),
    .I0(pwm_ch_out_ch2_d_11),
    .I1(pwm_area_channels_1_ccr[9]),
    .I2(pwm_ch_out_ch2_d_24) 
);
defparam pwm_ch_out_ch2_d_s7.INIT=8'h0B;
  LUT4 pwm_ch_out_ch2_d_s8 (
    .F(pwm_ch_out_ch2_d_11),
    .I0(sub_pwms_0_counter[9]),
    .I1(_zz_pwm_area_channels_0_counter_map[9]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s8.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch2_d_s9 (
    .F(pwm_ch_out_ch2_d_12),
    .I0(sub_pwms_0_counter[10]),
    .I1(_zz_pwm_area_channels_0_counter_map[10]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s9.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch2_d_s10 (
    .F(pwm_ch_out_ch2_d_13),
    .I0(pwm_ch_out_ch2_d_12),
    .I1(pwm_area_channels_1_ccr[10]),
    .I2(pwm_ch_out_ch2_d_25),
    .I3(pwm_area_channels_1_ccr[11]) 
);
defparam pwm_ch_out_ch2_d_s10.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch2_d_s11 (
    .F(pwm_ch_out_ch2_d_14),
    .I0(pwm_ch_out_ch2_d_26),
    .I1(pwm_area_channels_1_ccr[14]),
    .I2(pwm_ch_out_ch2_d_17),
    .I3(pwm_area_channels_1_ccr[15]) 
);
defparam pwm_ch_out_ch2_d_s11.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch2_d_s12 (
    .F(pwm_ch_out_ch2_d_15),
    .I0(pwm_ch_out_ch2_d_27),
    .I1(pwm_area_channels_1_ccr[12]),
    .I2(pwm_ch_out_ch2_d_28),
    .I3(pwm_area_channels_1_ccr[13]) 
);
defparam pwm_ch_out_ch2_d_s12.INIT=16'hB0BB;
  LUT3 pwm_ch_out_ch2_d_s13 (
    .F(pwm_ch_out_ch2_d_16),
    .I0(pwm_area_channels_1_ccr[14]),
    .I1(pwm_ch_out_ch2_d_29),
    .I2(pwm_ch_out_ch2_d_26) 
);
defparam pwm_ch_out_ch2_d_s13.INIT=8'h2B;
  LUT4 pwm_ch_out_ch2_d_s14 (
    .F(pwm_ch_out_ch2_d_17),
    .I0(sub_pwms_0_counter[15]),
    .I1(_zz_pwm_area_channels_0_counter_map[15]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s14.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch3_d_s4 (
    .F(pwm_ch_out_ch3_d_7),
    .I0(pwm_ch_out_ch3_d_14),
    .I1(pwm_ch_out_ch3_d_15),
    .I2(pwm_ch_out_ch3_d_16),
    .I3(pwm_ch_out_ch3_d_17) 
);
defparam pwm_ch_out_ch3_d_s4.INIT=16'hD000;
  LUT3 pwm_ch_out_ch3_d_s5 (
    .F(pwm_ch_out_ch3_d_8),
    .I0(pwm_ch_out_ch3_d_18),
    .I1(pwm_area_channels_2_ccr[9]),
    .I2(pwm_ch_out_ch3_d_19) 
);
defparam pwm_ch_out_ch3_d_s5.INIT=8'h0B;
  LUT4 pwm_ch_out_ch3_d_s6 (
    .F(pwm_ch_out_ch3_d_9),
    .I0(pwm_area_channels_2_ccr[9]),
    .I1(pwm_ch_out_ch3_d_18),
    .I2(pwm_area_channels_2_ccr[10]),
    .I3(pwm_ch_out_ch3_d_20) 
);
defparam pwm_ch_out_ch3_d_s6.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch3_d_s7 (
    .F(pwm_ch_out_ch3_d_10),
    .I0(pwm_ch_out_ch3_d_20),
    .I1(pwm_area_channels_2_ccr[10]),
    .I2(pwm_ch_out_ch3_d_21),
    .I3(pwm_ch_out_ch3_d_22) 
);
defparam pwm_ch_out_ch3_d_s7.INIT=16'h0B00;
  LUT4 pwm_ch_out_ch3_d_s8 (
    .F(pwm_ch_out_ch3_d_11),
    .I0(sub_pwms_0_counter[14]),
    .I1(_zz_pwm_area_channels_0_counter_map[14]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s8.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch3_d_s9 (
    .F(pwm_ch_out_ch3_d_12),
    .I0(pwm_ch_out_ch3_d_23),
    .I1(pwm_ch_out_ch3_d_24),
    .I2(pwm_area_channels_2_ccr[13]) 
);
defparam pwm_ch_out_ch3_d_s9.INIT=8'h4D;
  LUT4 pwm_ch_out_ch3_d_s10 (
    .F(pwm_ch_out_ch3_d_13),
    .I0(sub_pwms_0_counter[15]),
    .I1(_zz_pwm_area_channels_0_counter_map[15]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s10.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch4_d_s4 (
    .F(pwm_ch_out_ch4_d_7),
    .I0(pwm_ch_out_ch4_d_14),
    .I1(pwm_area_channels_3_ccr[3]),
    .I2(pwm_ch_out_ch4_d_15),
    .I3(pwm_ch_out_ch4_d_16) 
);
defparam pwm_ch_out_ch4_d_s4.INIT=16'h7100;
  LUT4 pwm_ch_out_ch4_d_s5 (
    .F(pwm_ch_out_ch4_d_8),
    .I0(pwm_ch_out_ch4_d_17),
    .I1(pwm_ch_out_ch4_d_18),
    .I2(pwm_area_channels_3_ccr[5]),
    .I3(pwm_ch_out_ch4_d_19) 
);
defparam pwm_ch_out_ch4_d_s5.INIT=16'h7100;
  LUT4 pwm_ch_out_ch4_d_s6 (
    .F(pwm_ch_out_ch4_d_9),
    .I0(pwm_ch_out_ch4_d_20),
    .I1(pwm_area_channels_3_ccr[9]),
    .I2(pwm_ch_out_ch4_d_21),
    .I3(pwm_ch_out_ch4_d_22) 
);
defparam pwm_ch_out_ch4_d_s6.INIT=16'hF400;
  LUT4 pwm_ch_out_ch4_d_s7 (
    .F(pwm_ch_out_ch4_d_10),
    .I0(pwm_ch_out_ch4_d_23),
    .I1(pwm_area_channels_3_ccr[10]),
    .I2(pwm_ch_out_ch4_d_24),
    .I3(pwm_ch_out_ch4_d_25) 
);
defparam pwm_ch_out_ch4_d_s7.INIT=16'h0B00;
  LUT4 pwm_ch_out_ch4_d_s8 (
    .F(pwm_ch_out_ch4_d_11),
    .I0(sub_pwms_0_counter[14]),
    .I1(_zz_pwm_area_channels_0_counter_map[14]),
    .I2(pwm_area_ccrmap_regs_0[7]),
    .I3(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s8.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch4_d_s9 (
    .F(pwm_ch_out_ch4_d_12),
    .I0(pwm_ch_out_ch4_d_26),
    .I1(pwm_ch_out_ch4_d_27),
    .I2(pwm_area_channels_3_ccr[13]) 
);
defparam pwm_ch_out_ch4_d_s9.INIT=8'h4D;
  LUT4 pwm_ch_out_ch4_d_s10 (
    .F(pwm_ch_out_ch4_d_13),
    .I0(sub_pwms_0_counter[15]),
    .I1(_zz_pwm_area_channels_0_counter_map[15]),
    .I2(pwm_area_ccrmap_regs_0[7]),
    .I3(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s10.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch5_d_s4 (
    .F(pwm_ch_out_ch5_d_7),
    .I0(sub_pwms_0_counter[10]),
    .I1(_zz_pwm_area_channels_0_counter_map[10]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s4.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch5_d_s5 (
    .F(pwm_ch_out_ch5_d_8),
    .I0(pwm_ch_out_ch5_d_16),
    .I1(pwm_ch_out_ch5_d_17),
    .I2(pwm_ch_out_ch5_d_18),
    .I3(pwm_ch_out_ch5_d_19) 
);
defparam pwm_ch_out_ch5_d_s5.INIT=16'hD000;
  LUT4 pwm_ch_out_ch5_d_s6 (
    .F(pwm_ch_out_ch5_d_9),
    .I0(sub_pwms_0_counter[9]),
    .I1(_zz_pwm_area_channels_0_counter_map[9]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s6.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch5_d_s7 (
    .F(pwm_ch_out_ch5_d_10),
    .I0(pwm_ch_out_ch5_d_20),
    .I1(pwm_area_channels_4_ccr[8]),
    .I2(pwm_ch_out_ch5_d_21) 
);
defparam pwm_ch_out_ch5_d_s7.INIT=8'h4D;
  LUT4 pwm_ch_out_ch5_d_s8 (
    .F(pwm_ch_out_ch5_d_11),
    .I0(pwm_ch_out_ch5_d_7),
    .I1(pwm_area_channels_4_ccr[10]),
    .I2(pwm_ch_out_ch5_d_22),
    .I3(pwm_area_channels_4_ccr[11]) 
);
defparam pwm_ch_out_ch5_d_s8.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch5_d_s9 (
    .F(pwm_ch_out_ch5_d_12),
    .I0(pwm_ch_out_ch5_d_23),
    .I1(pwm_area_channels_4_ccr[14]),
    .I2(pwm_ch_out_ch5_d_15),
    .I3(pwm_area_channels_4_ccr[15]) 
);
defparam pwm_ch_out_ch5_d_s9.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch5_d_s10 (
    .F(pwm_ch_out_ch5_d_13),
    .I0(pwm_ch_out_ch5_d_24),
    .I1(pwm_area_channels_4_ccr[12]),
    .I2(pwm_ch_out_ch5_d_25),
    .I3(pwm_area_channels_4_ccr[13]) 
);
defparam pwm_ch_out_ch5_d_s10.INIT=16'hB0BB;
  LUT3 pwm_ch_out_ch5_d_s11 (
    .F(pwm_ch_out_ch5_d_14),
    .I0(pwm_area_channels_4_ccr[14]),
    .I1(pwm_ch_out_ch5_d_26),
    .I2(pwm_ch_out_ch5_d_23) 
);
defparam pwm_ch_out_ch5_d_s11.INIT=8'h2B;
  LUT4 pwm_ch_out_ch5_d_s12 (
    .F(pwm_ch_out_ch5_d_15),
    .I0(sub_pwms_0_counter[15]),
    .I1(_zz_pwm_area_channels_0_counter_map[15]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s12.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch6_d_s4 (
    .F(pwm_ch_out_ch6_d_7),
    .I0(sub_pwms_0_counter[10]),
    .I1(_zz_pwm_area_channels_0_counter_map[10]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s4.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch6_d_s5 (
    .F(pwm_ch_out_ch6_d_8),
    .I0(pwm_ch_out_ch6_d_16),
    .I1(pwm_ch_out_ch6_d_17),
    .I2(pwm_ch_out_ch6_d_18),
    .I3(pwm_ch_out_ch6_d_19) 
);
defparam pwm_ch_out_ch6_d_s5.INIT=16'hD000;
  LUT4 pwm_ch_out_ch6_d_s6 (
    .F(pwm_ch_out_ch6_d_9),
    .I0(sub_pwms_0_counter[9]),
    .I1(_zz_pwm_area_channels_0_counter_map[9]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s6.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch6_d_s7 (
    .F(pwm_ch_out_ch6_d_10),
    .I0(pwm_ch_out_ch6_d_20),
    .I1(pwm_area_channels_5_ccr[8]),
    .I2(pwm_ch_out_ch6_d_21) 
);
defparam pwm_ch_out_ch6_d_s7.INIT=8'h4D;
  LUT4 pwm_ch_out_ch6_d_s8 (
    .F(pwm_ch_out_ch6_d_11),
    .I0(pwm_ch_out_ch6_d_7),
    .I1(pwm_area_channels_5_ccr[10]),
    .I2(pwm_ch_out_ch6_d_22),
    .I3(pwm_area_channels_5_ccr[11]) 
);
defparam pwm_ch_out_ch6_d_s8.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch6_d_s9 (
    .F(pwm_ch_out_ch6_d_12),
    .I0(pwm_ch_out_ch6_d_23),
    .I1(pwm_area_channels_5_ccr[14]),
    .I2(pwm_ch_out_ch6_d_15),
    .I3(pwm_area_channels_5_ccr[15]) 
);
defparam pwm_ch_out_ch6_d_s9.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch6_d_s10 (
    .F(pwm_ch_out_ch6_d_13),
    .I0(pwm_ch_out_ch6_d_24),
    .I1(pwm_area_channels_5_ccr[12]),
    .I2(pwm_ch_out_ch6_d_25),
    .I3(pwm_area_channels_5_ccr[13]) 
);
defparam pwm_ch_out_ch6_d_s10.INIT=16'hB0BB;
  LUT3 pwm_ch_out_ch6_d_s11 (
    .F(pwm_ch_out_ch6_d_14),
    .I0(pwm_area_channels_5_ccr[14]),
    .I1(pwm_ch_out_ch6_d_26),
    .I2(pwm_ch_out_ch6_d_23) 
);
defparam pwm_ch_out_ch6_d_s11.INIT=8'h2B;
  LUT4 pwm_ch_out_ch6_d_s12 (
    .F(pwm_ch_out_ch6_d_15),
    .I0(sub_pwms_0_counter[15]),
    .I1(_zz_pwm_area_channels_0_counter_map[15]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s12.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch7_d_s4 (
    .F(pwm_ch_out_ch7_d_7),
    .I0(pwm_ch_out_ch7_d_14),
    .I1(pwm_ch_out_ch7_d_15),
    .I2(pwm_ch_out_ch7_d_16),
    .I3(pwm_ch_out_ch7_d_17) 
);
defparam pwm_ch_out_ch7_d_s4.INIT=16'hD000;
  LUT3 pwm_ch_out_ch7_d_s5 (
    .F(pwm_ch_out_ch7_d_8),
    .I0(pwm_ch_out_ch7_d_18),
    .I1(pwm_area_channels_6_ccr[9]),
    .I2(pwm_ch_out_ch7_d_19) 
);
defparam pwm_ch_out_ch7_d_s5.INIT=8'h0B;
  LUT4 pwm_ch_out_ch7_d_s6 (
    .F(pwm_ch_out_ch7_d_9),
    .I0(pwm_area_channels_6_ccr[9]),
    .I1(pwm_ch_out_ch7_d_18),
    .I2(pwm_area_channels_6_ccr[10]),
    .I3(pwm_ch_out_ch7_d_20) 
);
defparam pwm_ch_out_ch7_d_s6.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch7_d_s7 (
    .F(pwm_ch_out_ch7_d_10),
    .I0(pwm_ch_out_ch7_d_20),
    .I1(pwm_area_channels_6_ccr[10]),
    .I2(pwm_ch_out_ch7_d_21),
    .I3(pwm_ch_out_ch7_d_22) 
);
defparam pwm_ch_out_ch7_d_s7.INIT=16'h0B00;
  LUT4 pwm_ch_out_ch7_d_s8 (
    .F(pwm_ch_out_ch7_d_11),
    .I0(sub_pwms_0_counter[14]),
    .I1(_zz_pwm_area_channels_0_counter_map[14]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s8.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch7_d_s9 (
    .F(pwm_ch_out_ch7_d_12),
    .I0(pwm_ch_out_ch7_d_23),
    .I1(pwm_ch_out_ch7_d_24),
    .I2(pwm_area_channels_6_ccr[13]) 
);
defparam pwm_ch_out_ch7_d_s9.INIT=8'h4D;
  LUT4 pwm_ch_out_ch7_d_s10 (
    .F(pwm_ch_out_ch7_d_13),
    .I0(sub_pwms_0_counter[15]),
    .I1(_zz_pwm_area_channels_0_counter_map[15]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s10.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch8_d_s4 (
    .F(pwm_ch_out_ch8_d_7),
    .I0(pwm_ch_out_ch8_d_14),
    .I1(pwm_ch_out_ch8_d_15),
    .I2(pwm_ch_out_ch8_d_16),
    .I3(pwm_ch_out_ch8_d_17) 
);
defparam pwm_ch_out_ch8_d_s4.INIT=16'hB000;
  LUT3 pwm_ch_out_ch8_d_s5 (
    .F(pwm_ch_out_ch8_d_8),
    .I0(pwm_ch_out_ch8_d_18),
    .I1(pwm_area_channels_7_ccr[9]),
    .I2(pwm_ch_out_ch8_d_19) 
);
defparam pwm_ch_out_ch8_d_s5.INIT=8'h0B;
  LUT4 pwm_ch_out_ch8_d_s6 (
    .F(pwm_ch_out_ch8_d_9),
    .I0(pwm_area_channels_7_ccr[9]),
    .I1(pwm_ch_out_ch8_d_18),
    .I2(pwm_area_channels_7_ccr[10]),
    .I3(pwm_ch_out_ch8_d_20) 
);
defparam pwm_ch_out_ch8_d_s6.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch8_d_s7 (
    .F(pwm_ch_out_ch8_d_10),
    .I0(pwm_ch_out_ch8_d_20),
    .I1(pwm_area_channels_7_ccr[10]),
    .I2(pwm_ch_out_ch8_d_21),
    .I3(pwm_ch_out_ch8_d_22) 
);
defparam pwm_ch_out_ch8_d_s7.INIT=16'h0B00;
  LUT4 pwm_ch_out_ch8_d_s8 (
    .F(pwm_ch_out_ch8_d_11),
    .I0(sub_pwms_0_counter[14]),
    .I1(_zz_pwm_area_channels_0_counter_map[14]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s8.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch8_d_s9 (
    .F(pwm_ch_out_ch8_d_12),
    .I0(pwm_ch_out_ch8_d_23),
    .I1(pwm_ch_out_ch8_d_24),
    .I2(pwm_area_channels_7_ccr[13]) 
);
defparam pwm_ch_out_ch8_d_s9.INIT=8'h4D;
  LUT4 pwm_ch_out_ch8_d_s10 (
    .F(pwm_ch_out_ch8_d_13),
    .I0(sub_pwms_0_counter[15]),
    .I1(_zz_pwm_area_channels_0_counter_map[15]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s10.INIT=16'h0C0A;
  LUT4 when_MyTopLevel_l233_s3 (
    .F(when_MyTopLevel_l233_6),
    .I0(ctrl_slave_drive_state[1]),
    .I1(ctrl_slave_drive_state[0]),
    .I2(ctrl_slave_drive_state_3_9),
    .I3(n855_6) 
);
defparam when_MyTopLevel_l233_s3.INIT=16'h00EF;
  LUT4 when_MyTopLevel_l233_s4 (
    .F(when_MyTopLevel_l233_7),
    .I0(when_StateMachine_l230_3_4),
    .I1(n2132_16),
    .I2(pwm_1_apb_PWDATA_9_7),
    .I3(when_MyTopLevel_l233_8) 
);
defparam when_MyTopLevel_l233_s4.INIT=16'hF800;
  LUT3 when_StateMachine_l230_3_s3 (
    .F(when_StateMachine_l230_3_6),
    .I0(ctrl_fsm_stateReg[1]),
    .I1(when_StateMachine_l230_3_7),
    .I2(config_reg_14_7) 
);
defparam when_StateMachine_l230_3_s3.INIT=8'hB1;
  LUT4 pwm_1_apb_PWDATA_9_s3 (
    .F(pwm_1_apb_PWDATA_9_7),
    .I0(ctrl_fsm_stateReg[2]),
    .I1(ctrl_fsm_master_write_write_state[1]),
    .I2(ctrl_fsm_stateReg[1]),
    .I3(ctrl_fsm_stateReg[0]) 
);
defparam pwm_1_apb_PWDATA_9_s3.INIT=16'h1000;
  LUT2 pwm_1_apb_PWDATA_9_s4 (
    .F(pwm_1_apb_PWDATA_9_8),
    .I0(ctrl_master_drive_state[1]),
    .I1(ctrl_master_drive_state[2]) 
);
defparam pwm_1_apb_PWDATA_9_s4.INIT=4'h1;
  LUT4 pwm_1_apb_PWDATA_7_s4 (
    .F(pwm_1_apb_PWDATA_7_8),
    .I0(_zz_when_MyTopLevel_l97_15_7),
    .I1(_zz_when_MyTopLevel_l97[15]),
    .I2(pwm_1_apb_PWDATA_7_13),
    .I3(pwm_1_apb_PWDATA_7_14) 
);
defparam pwm_1_apb_PWDATA_7_s4.INIT=16'h7000;
  LUT4 pwm_1_apb_PWDATA_7_s5 (
    .F(pwm_1_apb_PWDATA_7_9),
    .I0(pwm_area_channels_6_ccr_15_7),
    .I1(pwm_area_channels_6_ccr[15]),
    .I2(pwm_1_apb_PWDATA_7_15),
    .I3(pwm_1_apb_PWDATA_7_16) 
);
defparam pwm_1_apb_PWDATA_7_s5.INIT=16'h0700;
  LUT4 pwm_1_apb_PWDATA_7_s6 (
    .F(pwm_1_apb_PWDATA_7_10),
    .I0(pwm_1_apb_PWDATA_7_17),
    .I1(pwm_1_apb_PWDATA_7_18),
    .I2(pwm_1_apb_PWDATA_7_19),
    .I3(pwm_1_apb_PWDATA_7_20) 
);
defparam pwm_1_apb_PWDATA_7_s6.INIT=16'h4000;
  LUT3 pwm_1_apb_PWDATA_7_s7 (
    .F(pwm_1_apb_PWDATA_7_11),
    .I0(ctrl_slave_drive_state[1]),
    .I1(ctrl_slave_drive_state[0]),
    .I2(ctrl_slave_drive_state[2]) 
);
defparam pwm_1_apb_PWDATA_7_s7.INIT=8'h07;
  LUT4 pwm_1_apb_PWDATA_7_s8 (
    .F(pwm_1_apb_PWDATA_7_12),
    .I0(ctrl_slave_drive_state[1]),
    .I1(ctrl_slave_drive_state[2]),
    .I2(ctrl_slave_drive_state[0]),
    .I3(ctrl_slave_drive_state_3_9) 
);
defparam pwm_1_apb_PWDATA_7_s8.INIT=16'hFE00;
  LUT4 pwm_1_apb_PWDATA_6_s1 (
    .F(pwm_1_apb_PWDATA_6_5),
    .I0(pwm_1_apb_PWDATA_6_8),
    .I1(pwm_1_apb_PWDATA_6_9),
    .I2(pwm_1_apb_PWDATA_6_10),
    .I3(pwm_1_apb_PWDATA_6_11) 
);
defparam pwm_1_apb_PWDATA_6_s1.INIT=16'h4000;
  LUT4 pwm_1_apb_PWDATA_6_s2 (
    .F(pwm_1_apb_PWDATA_6_6),
    .I0(pwm_area_ccrmap_regs_0[14]),
    .I1(pwm_1_apb_PWDATA_6_34),
    .I2(ctrl_reg_choose_addr[5]),
    .I3(pwm_1_apb_PWDATA_6_13) 
);
defparam pwm_1_apb_PWDATA_6_s2.INIT=16'h007F;
  LUT4 pwm_1_apb_PWDATA_6_s3 (
    .F(pwm_1_apb_PWDATA_6_7),
    .I0(pwm_1_apb_PWDATA_6_14),
    .I1(pwm_1_apb_PWDATA_6_15),
    .I2(pwm_1_apb_PWDATA_6_16),
    .I3(pwm_1_apb_PWDATA_6_17) 
);
defparam pwm_1_apb_PWDATA_6_s3.INIT=16'h8000;
  LUT4 pwm_1_apb_PWDATA_5_s2 (
    .F(pwm_1_apb_PWDATA_5_6),
    .I0(pwm_area_timeout_area_cnt_max_0_15_7),
    .I1(pwm_area_timeout_area_cnt_max_0[13]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0_15_7) 
);
defparam pwm_1_apb_PWDATA_5_s2.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_5_s3 (
    .F(pwm_1_apb_PWDATA_5_7),
    .I0(config_reg_14_8),
    .I1(config_reg[13]),
    .I2(pwm_area_timeout_area_cnt_max_1[13]),
    .I3(pwm_area_timeout_area_cnt_max_1_15_7) 
);
defparam pwm_1_apb_PWDATA_5_s3.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_5_s4 (
    .F(pwm_1_apb_PWDATA_5_8),
    .I0(pwm_area_channels_7_ccr_15_7),
    .I1(pwm_area_channels_7_ccr[13]),
    .I2(ctrl_fsm_master_read_read_state[0]),
    .I3(pwm_1_apb_PWDATA_5_13) 
);
defparam pwm_1_apb_PWDATA_5_s4.INIT=16'h0700;
  LUT4 pwm_1_apb_PWDATA_5_s5 (
    .F(pwm_1_apb_PWDATA_5_9),
    .I0(pwm_1_apb_PWDATA_5_14),
    .I1(pwm_area_channels_3_ccr_15_8),
    .I2(pwm_1_apb_PWDATA_5_15),
    .I3(pwm_1_apb_PWDATA_5_16) 
);
defparam pwm_1_apb_PWDATA_5_s5.INIT=16'h0B00;
  LUT4 pwm_1_apb_PWDATA_5_s7 (
    .F(pwm_1_apb_PWDATA_5_11),
    .I0(_zz_when_MyTopLevel_l97_15_7),
    .I1(_zz_when_MyTopLevel_l97[5]),
    .I2(pwm_1_apb_PWDATA_5_18),
    .I3(ctrl_fsm_master_read_read_state[0]) 
);
defparam pwm_1_apb_PWDATA_5_s7.INIT=16'h7000;
  LUT4 pwm_1_apb_PWDATA_5_s8 (
    .F(pwm_1_apb_PWDATA_5_12),
    .I0(pwm_area_channels_7_ccr_15_7),
    .I1(pwm_area_channels_7_ccr[5]),
    .I2(pwm_1_apb_PWDATA_5_19),
    .I3(pwm_1_apb_PWDATA_5_20) 
);
defparam pwm_1_apb_PWDATA_5_s8.INIT=16'h0007;
  LUT4 pwm_1_apb_PWDATA_4_s3 (
    .F(pwm_1_apb_PWDATA_4_7),
    .I0(pwm_area_channels_4_ccr_15_7),
    .I1(pwm_area_channels_4_ccr[12]),
    .I2(pwm_1_apb_PWDATA_4_10),
    .I3(pwm_1_apb_PWDATA_4_11) 
);
defparam pwm_1_apb_PWDATA_4_s3.INIT=16'h7000;
  LUT4 pwm_1_apb_PWDATA_4_s4 (
    .F(pwm_1_apb_PWDATA_4_8),
    .I0(ctrl_fsm_master_read_read_state[0]),
    .I1(pwm_1_apb_PWDATA_4_12),
    .I2(pwm_1_apb_PWDATA_4_13),
    .I3(pwm_1_apb_PWDATA_4_14) 
);
defparam pwm_1_apb_PWDATA_4_s4.INIT=16'h4000;
  LUT4 pwm_1_apb_PWDATA_4_s5 (
    .F(pwm_1_apb_PWDATA_4_9),
    .I0(pwm_1_apb_PWDATA_4_15),
    .I1(pwm_1_apb_PWDATA_4_16),
    .I2(pwm_1_apb_PWDATA_4_17),
    .I3(pwm_1_apb_PWDATA_4_18) 
);
defparam pwm_1_apb_PWDATA_4_s5.INIT=16'h8000;
  LUT4 pwm_1_apb_PWDATA_3_s1 (
    .F(pwm_1_apb_PWDATA_3_5),
    .I0(pwm_area_channels_7_ccr_15_7),
    .I1(pwm_area_channels_7_ccr[11]),
    .I2(pwm_1_apb_PWDATA_3_8),
    .I3(pwm_1_apb_PWDATA_3_9) 
);
defparam pwm_1_apb_PWDATA_3_s1.INIT=16'h7000;
  LUT4 pwm_1_apb_PWDATA_3_s2 (
    .F(pwm_1_apb_PWDATA_3_6),
    .I0(ctrl_fsm_master_read_read_state[0]),
    .I1(pwm_1_apb_PWDATA_3_10),
    .I2(pwm_1_apb_PWDATA_3_11),
    .I3(pwm_1_apb_PWDATA_3_12) 
);
defparam pwm_1_apb_PWDATA_3_s2.INIT=16'h4000;
  LUT4 pwm_1_apb_PWDATA_3_s3 (
    .F(pwm_1_apb_PWDATA_3_7),
    .I0(pwm_1_apb_PWDATA_3_13),
    .I1(pwm_1_apb_PWDATA_3_14),
    .I2(pwm_1_apb_PWDATA_3_15),
    .I3(pwm_1_apb_PWDATA_3_16) 
);
defparam pwm_1_apb_PWDATA_3_s3.INIT=16'h8000;
  LUT4 pwm_1_apb_PWDATA_2_s4 (
    .F(pwm_1_apb_PWDATA_2_8),
    .I0(pwm_1_apb_PWDATA_2_11),
    .I1(pwm_1_apb_PWDATA_2_12),
    .I2(pwm_area_channels_3_ccr_15_8),
    .I3(pwm_1_apb_PWDATA_2_13) 
);
defparam pwm_1_apb_PWDATA_2_s4.INIT=16'h8F00;
  LUT4 pwm_1_apb_PWDATA_2_s5 (
    .F(pwm_1_apb_PWDATA_2_9),
    .I0(pwm_area_ccrmap_regs_0_15_7),
    .I1(pwm_area_ccrmap_regs_0[10]),
    .I2(pwm_1_apb_PWDATA_2_14),
    .I3(pwm_1_apb_PWDATA_2_15) 
);
defparam pwm_1_apb_PWDATA_2_s5.INIT=16'h0700;
  LUT4 pwm_1_apb_PWDATA_2_s6 (
    .F(pwm_1_apb_PWDATA_2_10),
    .I0(pwm_1_apb_PWDATA_2_16),
    .I1(pwm_1_apb_PWDATA_2_17),
    .I2(pwm_1_apb_PWDATA_2_18),
    .I3(pwm_1_apb_PWDATA_2_19) 
);
defparam pwm_1_apb_PWDATA_2_s6.INIT=16'h8000;
  LUT4 pwm_1_apb_PWDATA_1_s3 (
    .F(pwm_1_apb_PWDATA_1_7),
    .I0(pwm_area_channels_7_ccr[9]),
    .I1(pwm_area_channels_7_ccr_15_7),
    .I2(_zz_when_MyTopLevel_l97[9]),
    .I3(_zz_when_MyTopLevel_l97_15_7) 
);
defparam pwm_1_apb_PWDATA_1_s3.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_1_s4 (
    .F(pwm_1_apb_PWDATA_1_8),
    .I0(pwm_1_apb_PWDATA_1_14),
    .I1(sub_pwms_0_period_15_7),
    .I2(pwm_1_apb_PWDATA_1_15),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_1_s4.INIT=16'hB0BB;
  LUT4 pwm_1_apb_PWDATA_1_s5 (
    .F(pwm_1_apb_PWDATA_1_9),
    .I0(pwm_area_channels_0_ccr[9]),
    .I1(pwm_area_channels_0_ccr_15_7),
    .I2(pwm_area_channels_3_ccr[9]),
    .I3(pwm_area_channels_3_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_1_s5.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_1_s6 (
    .F(pwm_1_apb_PWDATA_1_10),
    .I0(pwm_area_ccrmap_regs_0_15_7),
    .I1(pwm_area_ccrmap_regs_0[9]),
    .I2(pwm_1_apb_PWDATA_1_28),
    .I3(pwm_1_apb_PWDATA_1_17) 
);
defparam pwm_1_apb_PWDATA_1_s6.INIT=16'h7000;
  LUT4 pwm_1_apb_PWDATA_1_s7 (
    .F(pwm_1_apb_PWDATA_1_11),
    .I0(pwm_area_ccrmap_regs_0[1]),
    .I1(pwm_1_apb_PWDATA_6_34),
    .I2(ctrl_reg_choose_addr[5]),
    .I3(pwm_1_apb_PWDATA_1_18) 
);
defparam pwm_1_apb_PWDATA_1_s7.INIT=16'h007F;
  LUT4 pwm_1_apb_PWDATA_1_s8 (
    .F(pwm_1_apb_PWDATA_1_12),
    .I0(pwm_1_apb_PWDATA_1_19),
    .I1(ctrl_fsm_master_read_read_state[0]),
    .I2(pwm_1_apb_PWDATA_1_20),
    .I3(pwm_1_apb_PWDATA_1_21) 
);
defparam pwm_1_apb_PWDATA_1_s8.INIT=16'h8000;
  LUT4 pwm_1_apb_PWDATA_1_s9 (
    .F(pwm_1_apb_PWDATA_1_13),
    .I0(_zz_when_MyTopLevel_l97_15_7),
    .I1(_zz_when_MyTopLevel_l97[1]),
    .I2(pwm_1_apb_PWDATA_1_22),
    .I3(config_reg_14_9) 
);
defparam pwm_1_apb_PWDATA_1_s9.INIT=16'h7077;
  LUT4 pwm_1_apb_PWDATA_0_s3 (
    .F(pwm_1_apb_PWDATA_0_7),
    .I0(pwm_area_ccrmap_regs_0[0]),
    .I1(pwm_area_ccrmap_regs_0_15_7),
    .I2(pwm_1_apb_PWDATA_0_11),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_0_s3.INIT=16'h7077;
  LUT4 pwm_1_apb_PWDATA_0_s4 (
    .F(pwm_1_apb_PWDATA_0_8),
    .I0(_zz_when_MyTopLevel_l97_15_7),
    .I1(_zz_when_MyTopLevel_l97[0]),
    .I2(pwm_1_apb_PWDATA_0_12),
    .I3(pwm_1_apb_PWDATA_0_13) 
);
defparam pwm_1_apb_PWDATA_0_s4.INIT=16'h0700;
  LUT4 pwm_1_apb_PWDATA_0_s5 (
    .F(pwm_1_apb_PWDATA_0_9),
    .I0(pwm_area_channels_7_ccr_15_7),
    .I1(pwm_area_channels_7_ccr[0]),
    .I2(pwm_1_apb_PWDATA_0_14),
    .I3(pwm_1_apb_PWDATA_0_15) 
);
defparam pwm_1_apb_PWDATA_0_s5.INIT=16'h0700;
  LUT4 pwm_1_apb_PWDATA_0_s6 (
    .F(pwm_1_apb_PWDATA_0_10),
    .I0(pwm_1_apb_PWDATA_0_16),
    .I1(pwm_1_apb_PWDATA_0_17),
    .I2(pwm_1_apb_PWDATA_0_18),
    .I3(pwm_1_apb_PWDATA_0_19) 
);
defparam pwm_1_apb_PWDATA_0_s6.INIT=16'h8000;
  LUT4 config_reg_14_s5 (
    .F(config_reg_14_9),
    .I0(ctrl_reg_choose_addr[2]),
    .I1(ctrl_reg_choose_addr[3]),
    .I2(ctrl_reg_choose_addr[4]),
    .I3(ctrl_reg_choose_addr[7]) 
);
defparam config_reg_14_s5.INIT=16'h0100;
  LUT2 _zz_when_MyTopLevel_l97_15_s4 (
    .F(_zz_when_MyTopLevel_l97_15_8),
    .I0(ctrl_reg_choose_addr[4]),
    .I1(ctrl_reg_choose_addr[5]) 
);
defparam _zz_when_MyTopLevel_l97_15_s4.INIT=4'h1;
  LUT4 _zz_when_MyTopLevel_l97_15_s5 (
    .F(_zz_when_MyTopLevel_l97_15_9),
    .I0(ctrl_reg_choose_addr[2]),
    .I1(ctrl_reg_choose_addr[3]),
    .I2(ctrl_reg_choose_addr[7]),
    .I3(ctrl_reg_choose_addr[6]) 
);
defparam _zz_when_MyTopLevel_l97_15_s5.INIT=16'h0100;
  LUT3 pwm_area_ccrmap_regs_0_15_s4 (
    .F(pwm_area_ccrmap_regs_0_15_8),
    .I0(ctrl_reg_choose_addr[2]),
    .I1(ctrl_reg_choose_addr[3]),
    .I2(ctrl_reg_choose_addr[4]) 
);
defparam pwm_area_ccrmap_regs_0_15_s4.INIT=8'h01;
  LUT4 pwm_area_ccrmap_regs_0_15_s5 (
    .F(pwm_area_ccrmap_regs_0_15_9),
    .I0(ctrl_reg_choose_addr[0]),
    .I1(ctrl_reg_choose_addr[1]),
    .I2(ctrl_reg_choose_addr[6]),
    .I3(ctrl_reg_choose_addr[7]) 
);
defparam pwm_area_ccrmap_regs_0_15_s5.INIT=16'h0001;
  LUT4 pwm_area_channels_0_ccr_15_s4 (
    .F(pwm_area_channels_0_ccr_15_8),
    .I0(ctrl_reg_choose_addr[1]),
    .I1(ctrl_reg_choose_addr[5]),
    .I2(ctrl_reg_choose_addr[6]),
    .I3(ctrl_reg_choose_addr[0]) 
);
defparam pwm_area_channels_0_ccr_15_s4.INIT=16'h0100;
  LUT4 pwm_area_channels_2_ccr_15_s4 (
    .F(pwm_area_channels_2_ccr_15_8),
    .I0(ctrl_reg_choose_addr[5]),
    .I1(ctrl_reg_choose_addr[6]),
    .I2(ctrl_reg_choose_addr[0]),
    .I3(ctrl_reg_choose_addr[1]) 
);
defparam pwm_area_channels_2_ccr_15_s4.INIT=16'h1000;
  LUT4 pwm_area_channels_3_ccr_15_s4 (
    .F(pwm_area_channels_3_ccr_15_8),
    .I0(ctrl_reg_choose_addr[3]),
    .I1(ctrl_reg_choose_addr[4]),
    .I2(ctrl_reg_choose_addr[7]),
    .I3(ctrl_reg_choose_addr[2]) 
);
defparam pwm_area_channels_3_ccr_15_s4.INIT=16'h0100;
  LUT4 pwm_area_channels_7_ccr_15_s4 (
    .F(pwm_area_channels_7_ccr_15_8),
    .I0(ctrl_reg_choose_addr[2]),
    .I1(ctrl_reg_choose_addr[4]),
    .I2(ctrl_reg_choose_addr[5]),
    .I3(ctrl_reg_choose_addr[3]) 
);
defparam pwm_area_channels_7_ccr_15_s4.INIT=16'h0100;
  LUT4 ctrl_slave_drive_state_3_s6 (
    .F(ctrl_slave_drive_state_3_11),
    .I0(apb_operate_area_result[4]),
    .I1(apb_operate_area_result[5]),
    .I2(apb_operate_area_result[6]),
    .I3(apb_operate_area_result[7]) 
);
defparam ctrl_slave_drive_state_3_s6.INIT=16'h0001;
  LUT3 ctrl_slave_drive_state_3_s7 (
    .F(ctrl_slave_drive_state_3_12),
    .I0(int_ctrl_int_ctrl_state[0]),
    .I1(apb_operate_area_operating_4),
    .I2(int_ctrl_int_ctrl_state[1]) 
);
defparam ctrl_slave_drive_state_3_s7.INIT=8'h40;
  LUT4 n1482_s3 (
    .F(n1482_7),
    .I0(ctrl_slave_drive_state_3_12),
    .I1(ctrl_slave_drive_state[2]),
    .I2(ctrl_slave_drive_state[0]),
    .I3(ctrl_slave_drive_state[1]) 
);
defparam n1482_s3.INIT=16'hD33F;
  LUT4 n1185_s4 (
    .F(n1185_8),
    .I0(ctrl_fsm_stateReg[2]),
    .I1(init_ok),
    .I2(ctrl_fsm_stateReg[1]),
    .I3(n1184_11) 
);
defparam n1185_s4.INIT=16'h00FE;
  LUT3 n1184_s5 (
    .F(n1184_9),
    .I0(ctrl_slave_drive_state[1]),
    .I1(ctrl_slave_drive_state[2]),
    .I2(ctrl_fsm_master_read_read_state[0]) 
);
defparam n1184_s5.INIT=8'h40;
  LUT4 pwm_ch_out_ch1_d_s13 (
    .F(pwm_ch_out_ch1_d_16),
    .I0(pwm_area_channels_0_ccr[2]),
    .I1(pwm_ch_out_ch1_d_30),
    .I2(pwm_ch_out_ch1_d_31),
    .I3(pwm_ch_out_ch1_d_32) 
);
defparam pwm_ch_out_ch1_d_s13.INIT=16'h2B00;
  LUT4 pwm_ch_out_ch1_d_s14 (
    .F(pwm_ch_out_ch1_d_17),
    .I0(sub_pwms_0_counter[5]),
    .I1(_zz_pwm_area_channels_0_counter_map[5]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s14.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch1_d_s15 (
    .F(pwm_ch_out_ch1_d_18),
    .I0(pwm_area_channels_0_ccr[4]),
    .I1(pwm_ch_out_ch1_d_33),
    .I2(pwm_ch_out_ch1_d_34),
    .I3(pwm_area_channels_0_ccr[3]) 
);
defparam pwm_ch_out_ch1_d_s15.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch1_d_s16 (
    .F(pwm_ch_out_ch1_d_19),
    .I0(sub_pwms_0_counter[7]),
    .I1(_zz_pwm_area_channels_0_counter_map[7]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s16.INIT=16'h0C0A;
  LUT2 pwm_ch_out_ch1_d_s17 (
    .F(pwm_ch_out_ch1_d_20),
    .I0(pwm_area_channels_0_ccr[8]),
    .I1(pwm_ch_out_ch1_d_35) 
);
defparam pwm_ch_out_ch1_d_s17.INIT=4'h4;
  LUT4 pwm_ch_out_ch1_d_s18 (
    .F(pwm_ch_out_ch1_d_21),
    .I0(pwm_area_channels_0_ccr[9]),
    .I1(pwm_ch_out_ch1_d_22),
    .I2(pwm_area_channels_0_ccr[10]),
    .I3(pwm_ch_out_ch1_d_25) 
);
defparam pwm_ch_out_ch1_d_s18.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch1_d_s19 (
    .F(pwm_ch_out_ch1_d_22),
    .I0(sub_pwms_0_counter[9]),
    .I1(_zz_pwm_area_channels_0_counter_map[9]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s19.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch1_d_s20 (
    .F(pwm_ch_out_ch1_d_23),
    .I0(pwm_ch_out_ch1_d_36),
    .I1(pwm_area_channels_0_ccr[8]),
    .I2(pwm_ch_out_ch1_d_35) 
);
defparam pwm_ch_out_ch1_d_s20.INIT=8'h4D;
  LUT4 pwm_ch_out_ch1_d_s21 (
    .F(pwm_ch_out_ch1_d_24),
    .I0(sub_pwms_0_counter[14]),
    .I1(_zz_pwm_area_channels_0_counter_map[14]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s21.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch1_d_s22 (
    .F(pwm_ch_out_ch1_d_25),
    .I0(sub_pwms_0_counter[10]),
    .I1(_zz_pwm_area_channels_0_counter_map[10]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s22.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch1_d_s23 (
    .F(pwm_ch_out_ch1_d_26),
    .I0(sub_pwms_0_counter[11]),
    .I1(_zz_pwm_area_channels_0_counter_map[11]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s23.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch1_d_s24 (
    .F(pwm_ch_out_ch1_d_27),
    .I0(sub_pwms_0_counter[12]),
    .I1(_zz_pwm_area_channels_0_counter_map[12]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s24.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch1_d_s25 (
    .F(pwm_ch_out_ch1_d_28),
    .I0(sub_pwms_0_counter[13]),
    .I1(_zz_pwm_area_channels_0_counter_map[13]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s25.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch1_d_s26 (
    .F(pwm_ch_out_ch1_d_29),
    .I0(pwm_ch_out_ch1_d_37),
    .I1(pwm_ch_out_ch1_d_28),
    .I2(pwm_area_channels_0_ccr[13]) 
);
defparam pwm_ch_out_ch1_d_s26.INIT=8'h4D;
  LUT4 pwm_ch_out_ch2_d_s15 (
    .F(pwm_ch_out_ch2_d_18),
    .I0(sub_pwms_0_counter[6]),
    .I1(_zz_pwm_area_channels_0_counter_map[6]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s15.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch2_d_s16 (
    .F(pwm_ch_out_ch2_d_19),
    .I0(sub_pwms_0_counter[7]),
    .I1(_zz_pwm_area_channels_0_counter_map[7]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s16.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch2_d_s17 (
    .F(pwm_ch_out_ch2_d_20),
    .I0(sub_pwms_0_counter[8]),
    .I1(_zz_pwm_area_channels_0_counter_map[8]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s17.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch2_d_s18 (
    .F(pwm_ch_out_ch2_d_21),
    .I0(pwm_area_channels_1_ccr[2]),
    .I1(pwm_ch_out_ch2_d_30),
    .I2(pwm_ch_out_ch2_d_31),
    .I3(pwm_ch_out_ch2_d_32) 
);
defparam pwm_ch_out_ch2_d_s18.INIT=16'h2B00;
  LUT4 pwm_ch_out_ch2_d_s19 (
    .F(pwm_ch_out_ch2_d_22),
    .I0(sub_pwms_0_counter[5]),
    .I1(_zz_pwm_area_channels_0_counter_map[5]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s19.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch2_d_s20 (
    .F(pwm_ch_out_ch2_d_23),
    .I0(pwm_area_channels_1_ccr[4]),
    .I1(pwm_ch_out_ch2_d_33),
    .I2(pwm_ch_out_ch2_d_34),
    .I3(pwm_area_channels_1_ccr[3]) 
);
defparam pwm_ch_out_ch2_d_s20.INIT=16'hD4DD;
  LUT3 pwm_ch_out_ch2_d_s21 (
    .F(pwm_ch_out_ch2_d_24),
    .I0(pwm_ch_out_ch2_d_35),
    .I1(pwm_area_channels_1_ccr[8]),
    .I2(pwm_ch_out_ch2_d_20) 
);
defparam pwm_ch_out_ch2_d_s21.INIT=8'h4D;
  LUT4 pwm_ch_out_ch2_d_s22 (
    .F(pwm_ch_out_ch2_d_25),
    .I0(sub_pwms_0_counter[11]),
    .I1(_zz_pwm_area_channels_0_counter_map[11]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s22.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch2_d_s23 (
    .F(pwm_ch_out_ch2_d_26),
    .I0(sub_pwms_0_counter[14]),
    .I1(_zz_pwm_area_channels_0_counter_map[14]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s23.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch2_d_s24 (
    .F(pwm_ch_out_ch2_d_27),
    .I0(sub_pwms_0_counter[12]),
    .I1(_zz_pwm_area_channels_0_counter_map[12]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s24.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch2_d_s25 (
    .F(pwm_ch_out_ch2_d_28),
    .I0(sub_pwms_0_counter[13]),
    .I1(_zz_pwm_area_channels_0_counter_map[13]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s25.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch2_d_s26 (
    .F(pwm_ch_out_ch2_d_29),
    .I0(pwm_ch_out_ch2_d_36),
    .I1(pwm_ch_out_ch2_d_28),
    .I2(pwm_area_channels_1_ccr[13]) 
);
defparam pwm_ch_out_ch2_d_s26.INIT=8'h4D;
  LUT3 pwm_ch_out_ch3_d_s11 (
    .F(pwm_ch_out_ch3_d_14),
    .I0(pwm_ch_out_ch3_d_25),
    .I1(pwm_area_channels_2_ccr[5]),
    .I2(pwm_ch_out_ch3_d_26) 
);
defparam pwm_ch_out_ch3_d_s11.INIT=8'hB0;
  LUT4 pwm_ch_out_ch3_d_s12 (
    .F(pwm_ch_out_ch3_d_15),
    .I0(pwm_area_channels_2_ccr[2]),
    .I1(pwm_ch_out_ch3_d_27),
    .I2(pwm_ch_out_ch3_d_28),
    .I3(pwm_ch_out_ch3_d_29) 
);
defparam pwm_ch_out_ch3_d_s12.INIT=16'h2B00;
  LUT4 pwm_ch_out_ch3_d_s13 (
    .F(pwm_ch_out_ch3_d_16),
    .I0(pwm_area_channels_2_ccr[5]),
    .I1(pwm_ch_out_ch3_d_25),
    .I2(pwm_area_channels_2_ccr[6]),
    .I3(pwm_ch_out_ch3_d_30) 
);
defparam pwm_ch_out_ch3_d_s13.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch3_d_s14 (
    .F(pwm_ch_out_ch3_d_17),
    .I0(pwm_area_channels_2_ccr[7]),
    .I1(pwm_ch_out_ch3_d_31),
    .I2(pwm_area_channels_2_ccr[8]),
    .I3(pwm_ch_out_ch3_d_32) 
);
defparam pwm_ch_out_ch3_d_s14.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch3_d_s15 (
    .F(pwm_ch_out_ch3_d_18),
    .I0(sub_pwms_0_counter[9]),
    .I1(_zz_pwm_area_channels_0_counter_map[9]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s15.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch3_d_s16 (
    .F(pwm_ch_out_ch3_d_19),
    .I0(pwm_ch_out_ch3_d_33),
    .I1(pwm_area_channels_2_ccr[8]),
    .I2(pwm_ch_out_ch3_d_32) 
);
defparam pwm_ch_out_ch3_d_s16.INIT=8'h4D;
  LUT4 pwm_ch_out_ch3_d_s17 (
    .F(pwm_ch_out_ch3_d_20),
    .I0(sub_pwms_0_counter[10]),
    .I1(_zz_pwm_area_channels_0_counter_map[10]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s17.INIT=16'h0C0A;
  LUT2 pwm_ch_out_ch3_d_s18 (
    .F(pwm_ch_out_ch3_d_21),
    .I0(pwm_ch_out_ch3_d_34),
    .I1(pwm_area_channels_2_ccr[11]) 
);
defparam pwm_ch_out_ch3_d_s18.INIT=4'h4;
  LUT4 pwm_ch_out_ch3_d_s19 (
    .F(pwm_ch_out_ch3_d_22),
    .I0(pwm_ch_out_ch3_d_35),
    .I1(pwm_area_channels_2_ccr[12]),
    .I2(pwm_ch_out_ch3_d_24),
    .I3(pwm_area_channels_2_ccr[13]) 
);
defparam pwm_ch_out_ch3_d_s19.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch3_d_s20 (
    .F(pwm_ch_out_ch3_d_23),
    .I0(pwm_area_channels_2_ccr[12]),
    .I1(pwm_area_channels_2_ccr[11]),
    .I2(pwm_ch_out_ch3_d_35),
    .I3(pwm_ch_out_ch3_d_34) 
);
defparam pwm_ch_out_ch3_d_s20.INIT=16'h8EAF;
  LUT4 pwm_ch_out_ch3_d_s21 (
    .F(pwm_ch_out_ch3_d_24),
    .I0(sub_pwms_0_counter[13]),
    .I1(_zz_pwm_area_channels_0_counter_map[13]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s21.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch4_d_s11 (
    .F(pwm_ch_out_ch4_d_14),
    .I0(pwm_area_channels_3_ccr[2]),
    .I1(pwm_ch_out_ch4_d_28),
    .I2(pwm_ch_out_ch4_d_29),
    .I3(pwm_ch_out_ch4_d_30) 
);
defparam pwm_ch_out_ch4_d_s11.INIT=16'hA8FE;
  LUT4 pwm_ch_out_ch4_d_s12 (
    .F(pwm_ch_out_ch4_d_15),
    .I0(sub_pwms_0_counter[3]),
    .I1(_zz_pwm_area_channels_0_counter_map[3]),
    .I2(pwm_area_ccrmap_regs_0[7]),
    .I3(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s12.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch4_d_s13 (
    .F(pwm_ch_out_ch4_d_16),
    .I0(pwm_ch_out_ch4_d_31),
    .I1(pwm_area_channels_3_ccr[4]),
    .I2(pwm_ch_out_ch4_d_18),
    .I3(pwm_area_channels_3_ccr[5]) 
);
defparam pwm_ch_out_ch4_d_s13.INIT=16'hB0BB;
  LUT2 pwm_ch_out_ch4_d_s14 (
    .F(pwm_ch_out_ch4_d_17),
    .I0(pwm_area_channels_3_ccr[4]),
    .I1(pwm_ch_out_ch4_d_31) 
);
defparam pwm_ch_out_ch4_d_s14.INIT=4'h4;
  LUT4 pwm_ch_out_ch4_d_s15 (
    .F(pwm_ch_out_ch4_d_18),
    .I0(sub_pwms_0_counter[5]),
    .I1(_zz_pwm_area_channels_0_counter_map[5]),
    .I2(pwm_area_ccrmap_regs_0[7]),
    .I3(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s15.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch4_d_s16 (
    .F(pwm_ch_out_ch4_d_19),
    .I0(pwm_ch_out_ch4_d_32),
    .I1(pwm_area_channels_3_ccr[7]),
    .I2(pwm_ch_out_ch4_d_33),
    .I3(pwm_ch_out_ch4_d_22) 
);
defparam pwm_ch_out_ch4_d_s16.INIT=16'hD000;
  LUT4 pwm_ch_out_ch4_d_s17 (
    .F(pwm_ch_out_ch4_d_20),
    .I0(sub_pwms_0_counter[9]),
    .I1(_zz_pwm_area_channels_0_counter_map[9]),
    .I2(pwm_area_ccrmap_regs_0[7]),
    .I3(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s17.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch4_d_s18 (
    .F(pwm_ch_out_ch4_d_21),
    .I0(pwm_ch_out_ch4_d_34),
    .I1(pwm_area_channels_3_ccr[8]),
    .I2(pwm_ch_out_ch4_d_35) 
);
defparam pwm_ch_out_ch4_d_s18.INIT=8'h4D;
  LUT4 pwm_ch_out_ch4_d_s19 (
    .F(pwm_ch_out_ch4_d_22),
    .I0(pwm_area_channels_3_ccr[9]),
    .I1(pwm_ch_out_ch4_d_20),
    .I2(pwm_area_channels_3_ccr[10]),
    .I3(pwm_ch_out_ch4_d_23) 
);
defparam pwm_ch_out_ch4_d_s19.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch4_d_s20 (
    .F(pwm_ch_out_ch4_d_23),
    .I0(sub_pwms_0_counter[10]),
    .I1(_zz_pwm_area_channels_0_counter_map[10]),
    .I2(pwm_area_ccrmap_regs_0[7]),
    .I3(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s20.INIT=16'h0C0A;
  LUT2 pwm_ch_out_ch4_d_s21 (
    .F(pwm_ch_out_ch4_d_24),
    .I0(pwm_ch_out_ch4_d_36),
    .I1(pwm_area_channels_3_ccr[11]) 
);
defparam pwm_ch_out_ch4_d_s21.INIT=4'h4;
  LUT4 pwm_ch_out_ch4_d_s22 (
    .F(pwm_ch_out_ch4_d_25),
    .I0(pwm_ch_out_ch4_d_37),
    .I1(pwm_area_channels_3_ccr[12]),
    .I2(pwm_ch_out_ch4_d_27),
    .I3(pwm_area_channels_3_ccr[13]) 
);
defparam pwm_ch_out_ch4_d_s22.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch4_d_s23 (
    .F(pwm_ch_out_ch4_d_26),
    .I0(pwm_area_channels_3_ccr[12]),
    .I1(pwm_area_channels_3_ccr[11]),
    .I2(pwm_ch_out_ch4_d_37),
    .I3(pwm_ch_out_ch4_d_36) 
);
defparam pwm_ch_out_ch4_d_s23.INIT=16'h8EAF;
  LUT4 pwm_ch_out_ch4_d_s24 (
    .F(pwm_ch_out_ch4_d_27),
    .I0(sub_pwms_0_counter[13]),
    .I1(_zz_pwm_area_channels_0_counter_map[13]),
    .I2(pwm_area_ccrmap_regs_0[7]),
    .I3(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s24.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch5_d_s13 (
    .F(pwm_ch_out_ch5_d_16),
    .I0(pwm_ch_out_ch5_d_27),
    .I1(pwm_area_channels_4_ccr[4]),
    .I2(pwm_ch_out_ch5_d_28) 
);
defparam pwm_ch_out_ch5_d_s13.INIT=8'hB0;
  LUT3 pwm_ch_out_ch5_d_s14 (
    .F(pwm_ch_out_ch5_d_17),
    .I0(pwm_area_channels_4_ccr[2]),
    .I1(pwm_ch_out_ch5_d_29),
    .I2(pwm_ch_out_ch5_d_30) 
);
defparam pwm_ch_out_ch5_d_s14.INIT=8'h2B;
  LUT4 pwm_ch_out_ch5_d_s15 (
    .F(pwm_ch_out_ch5_d_18),
    .I0(pwm_area_channels_4_ccr[7]),
    .I1(pwm_ch_out_ch5_d_31),
    .I2(pwm_area_channels_4_ccr[8]),
    .I3(pwm_ch_out_ch5_d_21) 
);
defparam pwm_ch_out_ch5_d_s15.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch5_d_s16 (
    .F(pwm_ch_out_ch5_d_19),
    .I0(pwm_ch_out_ch5_d_32),
    .I1(pwm_ch_out_ch5_d_33),
    .I2(pwm_area_channels_4_ccr[5]),
    .I3(pwm_ch_out_ch5_d_34) 
);
defparam pwm_ch_out_ch5_d_s16.INIT=16'h00B2;
  LUT4 pwm_ch_out_ch5_d_s17 (
    .F(pwm_ch_out_ch5_d_20),
    .I0(pwm_area_channels_4_ccr[7]),
    .I1(pwm_ch_out_ch5_d_31),
    .I2(pwm_ch_out_ch5_d_35),
    .I3(pwm_area_channels_4_ccr[6]) 
);
defparam pwm_ch_out_ch5_d_s17.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch5_d_s18 (
    .F(pwm_ch_out_ch5_d_21),
    .I0(sub_pwms_0_counter[8]),
    .I1(_zz_pwm_area_channels_0_counter_map[8]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s18.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch5_d_s19 (
    .F(pwm_ch_out_ch5_d_22),
    .I0(sub_pwms_0_counter[11]),
    .I1(_zz_pwm_area_channels_0_counter_map[11]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s19.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch5_d_s20 (
    .F(pwm_ch_out_ch5_d_23),
    .I0(sub_pwms_0_counter[14]),
    .I1(_zz_pwm_area_channels_0_counter_map[14]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s20.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch5_d_s21 (
    .F(pwm_ch_out_ch5_d_24),
    .I0(sub_pwms_0_counter[12]),
    .I1(_zz_pwm_area_channels_0_counter_map[12]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s21.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch5_d_s22 (
    .F(pwm_ch_out_ch5_d_25),
    .I0(sub_pwms_0_counter[13]),
    .I1(_zz_pwm_area_channels_0_counter_map[13]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s22.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch5_d_s23 (
    .F(pwm_ch_out_ch5_d_26),
    .I0(pwm_ch_out_ch5_d_36),
    .I1(pwm_ch_out_ch5_d_25),
    .I2(pwm_area_channels_4_ccr[13]) 
);
defparam pwm_ch_out_ch5_d_s23.INIT=8'h4D;
  LUT3 pwm_ch_out_ch6_d_s13 (
    .F(pwm_ch_out_ch6_d_16),
    .I0(pwm_ch_out_ch6_d_27),
    .I1(pwm_area_channels_5_ccr[5]),
    .I2(pwm_ch_out_ch6_d_28) 
);
defparam pwm_ch_out_ch6_d_s13.INIT=8'hB0;
  LUT4 pwm_ch_out_ch6_d_s14 (
    .F(pwm_ch_out_ch6_d_17),
    .I0(pwm_ch_out_ch6_d_29),
    .I1(pwm_ch_out_ch6_d_30),
    .I2(pwm_area_channels_5_ccr[2]),
    .I3(pwm_ch_out_ch6_d_31) 
);
defparam pwm_ch_out_ch6_d_s14.INIT=16'h7100;
  LUT4 pwm_ch_out_ch6_d_s15 (
    .F(pwm_ch_out_ch6_d_18),
    .I0(pwm_area_channels_5_ccr[5]),
    .I1(pwm_ch_out_ch6_d_27),
    .I2(pwm_area_channels_5_ccr[6]),
    .I3(pwm_ch_out_ch6_d_32) 
);
defparam pwm_ch_out_ch6_d_s15.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch6_d_s16 (
    .F(pwm_ch_out_ch6_d_19),
    .I0(pwm_area_channels_5_ccr[7]),
    .I1(pwm_ch_out_ch6_d_33),
    .I2(pwm_area_channels_5_ccr[8]),
    .I3(pwm_ch_out_ch6_d_21) 
);
defparam pwm_ch_out_ch6_d_s16.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch6_d_s17 (
    .F(pwm_ch_out_ch6_d_20),
    .I0(pwm_area_channels_5_ccr[7]),
    .I1(pwm_ch_out_ch6_d_33),
    .I2(pwm_ch_out_ch6_d_32),
    .I3(pwm_area_channels_5_ccr[6]) 
);
defparam pwm_ch_out_ch6_d_s17.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch6_d_s18 (
    .F(pwm_ch_out_ch6_d_21),
    .I0(sub_pwms_0_counter[8]),
    .I1(_zz_pwm_area_channels_0_counter_map[8]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s18.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch6_d_s19 (
    .F(pwm_ch_out_ch6_d_22),
    .I0(sub_pwms_0_counter[11]),
    .I1(_zz_pwm_area_channels_0_counter_map[11]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s19.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch6_d_s20 (
    .F(pwm_ch_out_ch6_d_23),
    .I0(sub_pwms_0_counter[14]),
    .I1(_zz_pwm_area_channels_0_counter_map[14]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s20.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch6_d_s21 (
    .F(pwm_ch_out_ch6_d_24),
    .I0(sub_pwms_0_counter[12]),
    .I1(_zz_pwm_area_channels_0_counter_map[12]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s21.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch6_d_s22 (
    .F(pwm_ch_out_ch6_d_25),
    .I0(sub_pwms_0_counter[13]),
    .I1(_zz_pwm_area_channels_0_counter_map[13]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s22.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch6_d_s23 (
    .F(pwm_ch_out_ch6_d_26),
    .I0(pwm_ch_out_ch6_d_34),
    .I1(pwm_ch_out_ch6_d_25),
    .I2(pwm_area_channels_5_ccr[13]) 
);
defparam pwm_ch_out_ch6_d_s23.INIT=8'h4D;
  LUT3 pwm_ch_out_ch7_d_s11 (
    .F(pwm_ch_out_ch7_d_14),
    .I0(pwm_ch_out_ch7_d_25),
    .I1(pwm_area_channels_6_ccr[5]),
    .I2(pwm_ch_out_ch7_d_26) 
);
defparam pwm_ch_out_ch7_d_s11.INIT=8'hB0;
  LUT4 pwm_ch_out_ch7_d_s12 (
    .F(pwm_ch_out_ch7_d_15),
    .I0(pwm_ch_out_ch7_d_27),
    .I1(pwm_ch_out_ch7_d_28),
    .I2(pwm_area_channels_6_ccr[2]),
    .I3(pwm_ch_out_ch7_d_29) 
);
defparam pwm_ch_out_ch7_d_s12.INIT=16'h7100;
  LUT4 pwm_ch_out_ch7_d_s13 (
    .F(pwm_ch_out_ch7_d_16),
    .I0(pwm_area_channels_6_ccr[5]),
    .I1(pwm_ch_out_ch7_d_25),
    .I2(pwm_area_channels_6_ccr[6]),
    .I3(pwm_ch_out_ch7_d_30) 
);
defparam pwm_ch_out_ch7_d_s13.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch7_d_s14 (
    .F(pwm_ch_out_ch7_d_17),
    .I0(pwm_area_channels_6_ccr[7]),
    .I1(pwm_ch_out_ch7_d_31),
    .I2(pwm_area_channels_6_ccr[8]),
    .I3(pwm_ch_out_ch7_d_32) 
);
defparam pwm_ch_out_ch7_d_s14.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch7_d_s15 (
    .F(pwm_ch_out_ch7_d_18),
    .I0(sub_pwms_0_counter[9]),
    .I1(_zz_pwm_area_channels_0_counter_map[9]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s15.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch7_d_s16 (
    .F(pwm_ch_out_ch7_d_19),
    .I0(pwm_ch_out_ch7_d_33),
    .I1(pwm_area_channels_6_ccr[8]),
    .I2(pwm_ch_out_ch7_d_32) 
);
defparam pwm_ch_out_ch7_d_s16.INIT=8'h4D;
  LUT4 pwm_ch_out_ch7_d_s17 (
    .F(pwm_ch_out_ch7_d_20),
    .I0(sub_pwms_0_counter[10]),
    .I1(_zz_pwm_area_channels_0_counter_map[10]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s17.INIT=16'h0C0A;
  LUT2 pwm_ch_out_ch7_d_s18 (
    .F(pwm_ch_out_ch7_d_21),
    .I0(pwm_ch_out_ch7_d_34),
    .I1(pwm_area_channels_6_ccr[11]) 
);
defparam pwm_ch_out_ch7_d_s18.INIT=4'h4;
  LUT4 pwm_ch_out_ch7_d_s19 (
    .F(pwm_ch_out_ch7_d_22),
    .I0(pwm_ch_out_ch7_d_35),
    .I1(pwm_area_channels_6_ccr[12]),
    .I2(pwm_ch_out_ch7_d_24),
    .I3(pwm_area_channels_6_ccr[13]) 
);
defparam pwm_ch_out_ch7_d_s19.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch7_d_s20 (
    .F(pwm_ch_out_ch7_d_23),
    .I0(pwm_area_channels_6_ccr[12]),
    .I1(pwm_area_channels_6_ccr[11]),
    .I2(pwm_ch_out_ch7_d_35),
    .I3(pwm_ch_out_ch7_d_34) 
);
defparam pwm_ch_out_ch7_d_s20.INIT=16'h8EAF;
  LUT4 pwm_ch_out_ch7_d_s21 (
    .F(pwm_ch_out_ch7_d_24),
    .I0(sub_pwms_0_counter[13]),
    .I1(_zz_pwm_area_channels_0_counter_map[13]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s21.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch8_d_s11 (
    .F(pwm_ch_out_ch8_d_14),
    .I0(pwm_ch_out_ch8_d_25),
    .I1(pwm_ch_out_ch8_d_26),
    .I2(pwm_area_channels_7_ccr[2]),
    .I3(pwm_ch_out_ch8_d_27) 
);
defparam pwm_ch_out_ch8_d_s11.INIT=16'h7100;
  LUT3 pwm_ch_out_ch8_d_s12 (
    .F(pwm_ch_out_ch8_d_15),
    .I0(pwm_ch_out_ch8_d_28),
    .I1(pwm_area_channels_7_ccr[5]),
    .I2(pwm_ch_out_ch8_d_29) 
);
defparam pwm_ch_out_ch8_d_s12.INIT=8'hB0;
  LUT4 pwm_ch_out_ch8_d_s13 (
    .F(pwm_ch_out_ch8_d_16),
    .I0(pwm_area_channels_7_ccr[5]),
    .I1(pwm_ch_out_ch8_d_28),
    .I2(pwm_area_channels_7_ccr[6]),
    .I3(pwm_ch_out_ch8_d_30) 
);
defparam pwm_ch_out_ch8_d_s13.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch8_d_s14 (
    .F(pwm_ch_out_ch8_d_17),
    .I0(pwm_area_channels_7_ccr[7]),
    .I1(pwm_ch_out_ch8_d_31),
    .I2(pwm_area_channels_7_ccr[8]),
    .I3(pwm_ch_out_ch8_d_32) 
);
defparam pwm_ch_out_ch8_d_s14.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch8_d_s15 (
    .F(pwm_ch_out_ch8_d_18),
    .I0(sub_pwms_0_counter[9]),
    .I1(_zz_pwm_area_channels_0_counter_map[9]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s15.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch8_d_s16 (
    .F(pwm_ch_out_ch8_d_19),
    .I0(pwm_ch_out_ch8_d_33),
    .I1(pwm_area_channels_7_ccr[8]),
    .I2(pwm_ch_out_ch8_d_32) 
);
defparam pwm_ch_out_ch8_d_s16.INIT=8'h4D;
  LUT4 pwm_ch_out_ch8_d_s17 (
    .F(pwm_ch_out_ch8_d_20),
    .I0(sub_pwms_0_counter[10]),
    .I1(_zz_pwm_area_channels_0_counter_map[10]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s17.INIT=16'h0C0A;
  LUT2 pwm_ch_out_ch8_d_s18 (
    .F(pwm_ch_out_ch8_d_21),
    .I0(pwm_ch_out_ch8_d_34),
    .I1(pwm_area_channels_7_ccr[11]) 
);
defparam pwm_ch_out_ch8_d_s18.INIT=4'h4;
  LUT4 pwm_ch_out_ch8_d_s19 (
    .F(pwm_ch_out_ch8_d_22),
    .I0(pwm_ch_out_ch8_d_35),
    .I1(pwm_area_channels_7_ccr[12]),
    .I2(pwm_ch_out_ch8_d_24),
    .I3(pwm_area_channels_7_ccr[13]) 
);
defparam pwm_ch_out_ch8_d_s19.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch8_d_s20 (
    .F(pwm_ch_out_ch8_d_23),
    .I0(pwm_area_channels_7_ccr[12]),
    .I1(pwm_area_channels_7_ccr[11]),
    .I2(pwm_ch_out_ch8_d_35),
    .I3(pwm_ch_out_ch8_d_34) 
);
defparam pwm_ch_out_ch8_d_s20.INIT=16'h8EAF;
  LUT4 pwm_ch_out_ch8_d_s21 (
    .F(pwm_ch_out_ch8_d_24),
    .I0(sub_pwms_0_counter[13]),
    .I1(_zz_pwm_area_channels_0_counter_map[13]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s21.INIT=16'h0C0A;
  LUT2 when_MyTopLevel_l233_s5 (
    .F(when_MyTopLevel_l233_8),
    .I0(ctrl_master_drive_state[2]),
    .I1(ctrl_master_drive_state[0]) 
);
defparam when_MyTopLevel_l233_s5.INIT=4'h4;
  LUT4 when_StateMachine_l230_3_s4 (
    .F(when_StateMachine_l230_3_7),
    .I0(ctrl_fsm_hit_hit_state[0]),
    .I1(ctrl_fsm_hit_hit_context),
    .I2(init_ok),
    .I3(ctrl_fsm_stateReg[2]) 
);
defparam when_StateMachine_l230_3_s4.INIT=16'h770F;
  LUT4 pwm_1_apb_PWDATA_7_s9 (
    .F(pwm_1_apb_PWDATA_7_13),
    .I0(pwm_area_ccrmap_regs_0[15]),
    .I1(pwm_1_apb_PWDATA_6_34),
    .I2(ctrl_reg_choose_addr[5]),
    .I3(pwm_1_apb_PWDATA_7_21) 
);
defparam pwm_1_apb_PWDATA_7_s9.INIT=16'h7F00;
  LUT4 pwm_1_apb_PWDATA_7_s10 (
    .F(pwm_1_apb_PWDATA_7_14),
    .I0(pwm_1_apb_PWDATA_7_22),
    .I1(pwm_area_channels_3_ccr_15_8),
    .I2(pwm_1_apb_PWDATA_7_23),
    .I3(config_reg_14_9) 
);
defparam pwm_1_apb_PWDATA_7_s10.INIT=16'hB0BB;
  LUT4 pwm_1_apb_PWDATA_7_s11 (
    .F(pwm_1_apb_PWDATA_7_15),
    .I0(pwm_area_channels_3_ccr[15]),
    .I1(pwm_area_channels_3_ccr_15_8),
    .I2(pwm_1_apb_PWDATA_7_24),
    .I3(sub_pwms_0_period_15_8) 
);
defparam pwm_1_apb_PWDATA_7_s11.INIT=16'h8F00;
  LUT4 pwm_1_apb_PWDATA_7_s12 (
    .F(pwm_1_apb_PWDATA_7_16),
    .I0(pwm_area_channels_7_ccr[15]),
    .I1(pwm_area_channels_7_ccr_15_7),
    .I2(pwm_1_apb_PWDATA_7_25),
    .I3(sub_pwms_0_period_15_7) 
);
defparam pwm_1_apb_PWDATA_7_s12.INIT=16'h7077;
  LUT4 pwm_1_apb_PWDATA_7_s13 (
    .F(pwm_1_apb_PWDATA_7_17),
    .I0(pwm_area_channels_0_ccr[7]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(pwm_1_apb_PWDATA_7_26),
    .I3(sub_pwms_0_period_15_7) 
);
defparam pwm_1_apb_PWDATA_7_s13.INIT=16'h8F00;
  LUT4 pwm_1_apb_PWDATA_7_s14 (
    .F(pwm_1_apb_PWDATA_7_18),
    .I0(pwm_area_channels_3_ccr[7]),
    .I1(pwm_area_channels_3_ccr_15_7),
    .I2(_zz_when_MyTopLevel_l97[7]),
    .I3(_zz_when_MyTopLevel_l97_15_7) 
);
defparam pwm_1_apb_PWDATA_7_s14.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_7_s15 (
    .F(pwm_1_apb_PWDATA_7_19),
    .I0(pwm_1_apb_PWDATA_7_27),
    .I1(config_reg_14_9),
    .I2(pwm_1_apb_PWDATA_7_28),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_7_s15.INIT=16'hB0BB;
  LUT4 pwm_1_apb_PWDATA_7_s16 (
    .F(pwm_1_apb_PWDATA_7_20),
    .I0(pwm_1_apb_PWDATA_7_29),
    .I1(pwm_area_channels_1_ccr_15_7),
    .I2(pwm_1_apb_PWDATA_7_30),
    .I3(pwm_1_apb_PWDATA_7_31) 
);
defparam pwm_1_apb_PWDATA_7_s16.INIT=16'h0B00;
  LUT4 pwm_1_apb_PWDATA_6_s4 (
    .F(pwm_1_apb_PWDATA_6_8),
    .I0(ctrl_reg_choose_addr[1]),
    .I1(ctrl_reg_choose_addr[5]),
    .I2(pwm_1_apb_PWDATA_6_18),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_6_s4.INIT=16'h1000;
  LUT4 pwm_1_apb_PWDATA_6_s5 (
    .F(pwm_1_apb_PWDATA_6_9),
    .I0(pwm_1_apb_PWDATA_6_19),
    .I1(pwm_area_channels_2_ccr_15_8),
    .I2(pwm_1_apb_PWDATA_6_20),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_6_s5.INIT=16'hB0BB;
  LUT4 pwm_1_apb_PWDATA_6_s6 (
    .F(pwm_1_apb_PWDATA_6_10),
    .I0(_zz_when_MyTopLevel_l97_15_7),
    .I1(_zz_when_MyTopLevel_l97[14]),
    .I2(pwm_1_apb_PWDATA_6_21),
    .I3(pwm_1_apb_PWDATA_6_22) 
);
defparam pwm_1_apb_PWDATA_6_s6.INIT=16'h0007;
  LUT4 pwm_1_apb_PWDATA_6_s7 (
    .F(pwm_1_apb_PWDATA_6_11),
    .I0(sub_pwms_0_period[14]),
    .I1(sub_pwms_0_period_15_7),
    .I2(sub_pwms_0_period_15_8),
    .I3(ctrl_fsm_master_read_read_state[0]) 
);
defparam pwm_1_apb_PWDATA_6_s7.INIT=16'h007F;
  LUT4 pwm_1_apb_PWDATA_6_s9 (
    .F(pwm_1_apb_PWDATA_6_13),
    .I0(pwm_area_timeout_area_cnt_max_0[14]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(pwm_1_apb_PWDATA_6_23),
    .I3(config_reg_14_9) 
);
defparam pwm_1_apb_PWDATA_6_s9.INIT=16'h8F00;
  LUT4 pwm_1_apb_PWDATA_6_s10 (
    .F(pwm_1_apb_PWDATA_6_14),
    .I0(pwm_1_apb_PWDATA_6_24),
    .I1(sub_pwms_0_period_15_7),
    .I2(pwm_1_apb_PWDATA_6_25),
    .I3(ctrl_fsm_master_read_read_state[0]) 
);
defparam pwm_1_apb_PWDATA_6_s10.INIT=16'h0B00;
  LUT4 pwm_1_apb_PWDATA_6_s11 (
    .F(pwm_1_apb_PWDATA_6_15),
    .I0(pwm_1_apb_PWDATA_6_26),
    .I1(pwm_area_channels_2_ccr_15_8),
    .I2(pwm_1_apb_PWDATA_6_27),
    .I3(config_reg_14_9) 
);
defparam pwm_1_apb_PWDATA_6_s11.INIT=16'hB0BB;
  LUT4 pwm_1_apb_PWDATA_6_s12 (
    .F(pwm_1_apb_PWDATA_6_16),
    .I0(pwm_1_apb_PWDATA_6_34),
    .I1(pwm_1_apb_PWDATA_6_28),
    .I2(_zz_when_MyTopLevel_l97[6]),
    .I3(_zz_when_MyTopLevel_l97_15_7) 
);
defparam pwm_1_apb_PWDATA_6_s12.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_6_s13 (
    .F(pwm_1_apb_PWDATA_6_17),
    .I0(pwm_area_channels_7_ccr[6]),
    .I1(pwm_area_channels_7_ccr_15_7),
    .I2(pwm_1_apb_PWDATA_6_29),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_6_s13.INIT=16'h7077;
  LUT4 pwm_1_apb_PWDATA_5_s9 (
    .F(pwm_1_apb_PWDATA_5_13),
    .I0(pwm_area_channels_5_ccr[13]),
    .I1(pwm_area_channels_5_ccr_15_7),
    .I2(pwm_area_channels_6_ccr[13]),
    .I3(pwm_area_channels_6_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_5_s9.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_5_s10 (
    .F(pwm_1_apb_PWDATA_5_14),
    .I0(pwm_area_channels_3_ccr[13]),
    .I1(sub_pwms_0_period_15_8),
    .I2(pwm_area_channels_4_ccr[13]),
    .I3(pwm_area_channels_0_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_5_s10.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_5_s11 (
    .F(pwm_1_apb_PWDATA_5_15),
    .I0(sub_pwms_0_period_15_8),
    .I1(sub_pwms_0_period[13]),
    .I2(pwm_1_apb_PWDATA_5_21),
    .I3(sub_pwms_0_period_15_7) 
);
defparam pwm_1_apb_PWDATA_5_s11.INIT=16'h8F00;
  LUT4 pwm_1_apb_PWDATA_5_s12 (
    .F(pwm_1_apb_PWDATA_5_16),
    .I0(pwm_area_channels_0_ccr[13]),
    .I1(pwm_area_channels_0_ccr_15_7),
    .I2(_zz_when_MyTopLevel_l97[13]),
    .I3(_zz_when_MyTopLevel_l97_15_7) 
);
defparam pwm_1_apb_PWDATA_5_s12.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_5_s13 (
    .F(pwm_1_apb_PWDATA_5_17),
    .I0(pwm_area_ccrmap_regs_0[5]),
    .I1(pwm_area_ccrmap_regs_0_15_7),
    .I2(pwm_1_apb_PWDATA_5_22),
    .I3(config_reg_14_9) 
);
defparam pwm_1_apb_PWDATA_5_s13.INIT=16'h7077;
  LUT4 pwm_1_apb_PWDATA_5_s14 (
    .F(pwm_1_apb_PWDATA_5_18),
    .I0(pwm_area_channels_2_ccr[5]),
    .I1(pwm_area_channels_2_ccr_15_7),
    .I2(pwm_area_channels_6_ccr[5]),
    .I3(pwm_area_channels_6_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_5_s14.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_5_s15 (
    .F(pwm_1_apb_PWDATA_5_19),
    .I0(pwm_area_channels_0_ccr_15_8),
    .I1(pwm_area_channels_0_ccr[5]),
    .I2(pwm_1_apb_PWDATA_5_23),
    .I3(sub_pwms_0_period_15_7) 
);
defparam pwm_1_apb_PWDATA_5_s15.INIT=16'h8F00;
  LUT4 pwm_1_apb_PWDATA_5_s16 (
    .F(pwm_1_apb_PWDATA_5_20),
    .I0(pwm_area_channels_3_ccr[5]),
    .I1(sub_pwms_0_period_15_8),
    .I2(pwm_1_apb_PWDATA_5_24),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_5_s16.INIT=16'h8F00;
  LUT4 pwm_1_apb_PWDATA_4_s6 (
    .F(pwm_1_apb_PWDATA_4_10),
    .I0(pwm_1_apb_PWDATA_4_19),
    .I1(config_reg_14_9),
    .I2(pwm_area_channels_2_ccr[12]),
    .I3(pwm_area_channels_2_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_4_s6.INIT=16'h0BBB;
  LUT4 pwm_1_apb_PWDATA_4_s7 (
    .F(pwm_1_apb_PWDATA_4_11),
    .I0(pwm_area_channels_5_ccr[12]),
    .I1(pwm_area_channels_5_ccr_15_7),
    .I2(pwm_1_apb_PWDATA_4_20),
    .I3(pwm_area_ccrmap_regs_0_15_8) 
);
defparam pwm_1_apb_PWDATA_4_s7.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_4_s8 (
    .F(pwm_1_apb_PWDATA_4_12),
    .I0(pwm_1_apb_PWDATA_4_21),
    .I1(sub_pwms_0_period_15_7),
    .I2(pwm_area_channels_3_ccr[12]),
    .I3(pwm_area_channels_3_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_4_s8.INIT=16'h0BBB;
  LUT4 pwm_1_apb_PWDATA_4_s9 (
    .F(pwm_1_apb_PWDATA_4_13),
    .I0(pwm_1_apb_PWDATA_6_34),
    .I1(pwm_1_apb_PWDATA_4_22),
    .I2(_zz_when_MyTopLevel_l97[12]),
    .I3(_zz_when_MyTopLevel_l97_15_7) 
);
defparam pwm_1_apb_PWDATA_4_s9.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_4_s10 (
    .F(pwm_1_apb_PWDATA_4_14),
    .I0(pwm_area_channels_6_ccr[12]),
    .I1(pwm_area_channels_6_ccr_15_7),
    .I2(pwm_area_channels_7_ccr[12]),
    .I3(pwm_area_channels_7_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_4_s10.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_4_s11 (
    .F(pwm_1_apb_PWDATA_4_15),
    .I0(pwm_1_apb_PWDATA_4_23),
    .I1(config_reg_14_9),
    .I2(pwm_1_apb_PWDATA_4_24),
    .I3(pwm_1_apb_PWDATA_4_25) 
);
defparam pwm_1_apb_PWDATA_4_s11.INIT=16'h0B00;
  LUT4 pwm_1_apb_PWDATA_4_s12 (
    .F(pwm_1_apb_PWDATA_4_16),
    .I0(pwm_1_apb_PWDATA_4_26),
    .I1(sub_pwms_0_period_15_7),
    .I2(pwm_1_apb_PWDATA_4_27),
    .I3(pwm_area_channels_0_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_4_s12.INIT=16'hB0BB;
  LUT4 pwm_1_apb_PWDATA_4_s13 (
    .F(pwm_1_apb_PWDATA_4_17),
    .I0(pwm_area_channels_7_ccr[4]),
    .I1(pwm_area_channels_7_ccr_15_7),
    .I2(_zz_when_MyTopLevel_l97[4]),
    .I3(_zz_when_MyTopLevel_l97_15_7) 
);
defparam pwm_1_apb_PWDATA_4_s13.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_4_s14 (
    .F(pwm_1_apb_PWDATA_4_18),
    .I0(pwm_area_channels_2_ccr[4]),
    .I1(pwm_area_channels_2_ccr_15_7),
    .I2(pwm_1_apb_PWDATA_4_28),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_4_s14.INIT=16'h7077;
  LUT4 pwm_1_apb_PWDATA_3_s4 (
    .F(pwm_1_apb_PWDATA_3_8),
    .I0(pwm_1_apb_PWDATA_3_17),
    .I1(sub_pwms_0_period_15_7),
    .I2(_zz_when_MyTopLevel_l97[11]),
    .I3(_zz_when_MyTopLevel_l97_15_7) 
);
defparam pwm_1_apb_PWDATA_3_s4.INIT=16'h0BBB;
  LUT4 pwm_1_apb_PWDATA_3_s5 (
    .F(pwm_1_apb_PWDATA_3_9),
    .I0(pwm_area_timeout_area_cnt_max_1_15_7),
    .I1(pwm_area_timeout_area_cnt_max_1[11]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0_15_7) 
);
defparam pwm_1_apb_PWDATA_3_s5.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_3_s6 (
    .F(pwm_1_apb_PWDATA_3_10),
    .I0(pwm_area_channels_2_ccr[11]),
    .I1(pwm_area_channels_2_ccr_15_7),
    .I2(config_reg[11]),
    .I3(config_reg_14_8) 
);
defparam pwm_1_apb_PWDATA_3_s6.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_3_s7 (
    .F(pwm_1_apb_PWDATA_3_11),
    .I0(pwm_area_timeout_area_cnt_max_0[11]),
    .I1(pwm_area_timeout_area_cnt_max_0_15_7),
    .I2(pwm_1_apb_PWDATA_3_18),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_3_s7.INIT=16'h7077;
  LUT4 pwm_1_apb_PWDATA_3_s8 (
    .F(pwm_1_apb_PWDATA_3_12),
    .I0(pwm_area_channels_0_ccr[11]),
    .I1(pwm_area_channels_0_ccr_15_7),
    .I2(pwm_1_apb_PWDATA_3_19),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_3_s8.INIT=16'h7077;
  LUT4 pwm_1_apb_PWDATA_3_s9 (
    .F(pwm_1_apb_PWDATA_3_13),
    .I0(pwm_1_apb_PWDATA_3_20),
    .I1(config_reg_14_9),
    .I2(pwm_1_apb_PWDATA_3_21),
    .I3(pwm_1_apb_PWDATA_3_22) 
);
defparam pwm_1_apb_PWDATA_3_s9.INIT=16'h0B00;
  LUT4 pwm_1_apb_PWDATA_3_s10 (
    .F(pwm_1_apb_PWDATA_3_14),
    .I0(pwm_area_channels_7_ccr[3]),
    .I1(pwm_area_channels_7_ccr_15_7),
    .I2(_zz_when_MyTopLevel_l97[3]),
    .I3(_zz_when_MyTopLevel_l97_15_7) 
);
defparam pwm_1_apb_PWDATA_3_s10.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_3_s11 (
    .F(pwm_1_apb_PWDATA_3_15),
    .I0(pwm_area_channels_6_ccr[3]),
    .I1(pwm_area_channels_6_ccr_15_7),
    .I2(pwm_1_apb_PWDATA_3_23),
    .I3(pwm_area_channels_0_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_3_s11.INIT=16'h7077;
  LUT4 pwm_1_apb_PWDATA_3_s12 (
    .F(pwm_1_apb_PWDATA_3_16),
    .I0(sub_pwms_0_period_15_7),
    .I1(pwm_1_apb_PWDATA_3_24),
    .I2(pwm_area_channels_5_ccr[3]),
    .I3(pwm_area_channels_5_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_3_s12.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_2_s7 (
    .F(pwm_1_apb_PWDATA_2_11),
    .I0(pwm_area_channels_3_ccr[10]),
    .I1(sub_pwms_0_period_15_8),
    .I2(pwm_area_channels_4_ccr[10]),
    .I3(pwm_area_channels_0_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_2_s7.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_2_s8 (
    .F(pwm_1_apb_PWDATA_2_12),
    .I0(pwm_area_channels_1_ccr_15_7),
    .I1(pwm_area_channels_5_ccr[10]),
    .I2(pwm_area_channels_6_ccr[10]),
    .I3(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_2_s8.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_2_s9 (
    .F(pwm_1_apb_PWDATA_2_13),
    .I0(pwm_area_channels_7_ccr_15_7),
    .I1(pwm_area_channels_7_ccr[10]),
    .I2(pwm_1_apb_PWDATA_2_20),
    .I3(ctrl_fsm_master_read_read_state[0]) 
);
defparam pwm_1_apb_PWDATA_2_s9.INIT=16'h0007;
  LUT4 pwm_1_apb_PWDATA_2_s10 (
    .F(pwm_1_apb_PWDATA_2_14),
    .I0(sub_pwms_0_period[10]),
    .I1(sub_pwms_0_period_15_8),
    .I2(pwm_1_apb_PWDATA_2_21),
    .I3(sub_pwms_0_period_15_7) 
);
defparam pwm_1_apb_PWDATA_2_s10.INIT=16'h8F00;
  LUT4 pwm_1_apb_PWDATA_2_s11 (
    .F(pwm_1_apb_PWDATA_2_15),
    .I0(_zz_when_MyTopLevel_l97_15_7),
    .I1(_zz_when_MyTopLevel_l97[10]),
    .I2(pwm_1_apb_PWDATA_2_22),
    .I3(pwm_1_apb_PWDATA_2_23) 
);
defparam pwm_1_apb_PWDATA_2_s11.INIT=16'h0007;
  LUT4 pwm_1_apb_PWDATA_2_s12 (
    .F(pwm_1_apb_PWDATA_2_16),
    .I0(pwm_1_apb_PWDATA_2_24),
    .I1(pwm_area_channels_3_ccr_15_8),
    .I2(pwm_1_apb_PWDATA_2_25),
    .I3(sub_pwms_0_period_15_7) 
);
defparam pwm_1_apb_PWDATA_2_s12.INIT=16'hB0BB;
  LUT4 pwm_1_apb_PWDATA_2_s13 (
    .F(pwm_1_apb_PWDATA_2_17),
    .I0(pwm_1_apb_PWDATA_6_34),
    .I1(pwm_1_apb_PWDATA_2_26),
    .I2(pwm_1_apb_PWDATA_2_27),
    .I3(config_reg_14_9) 
);
defparam pwm_1_apb_PWDATA_2_s13.INIT=16'h7077;
  LUT4 pwm_1_apb_PWDATA_2_s14 (
    .F(pwm_1_apb_PWDATA_2_18),
    .I0(pwm_area_channels_7_ccr_15_7),
    .I1(pwm_area_channels_7_ccr[2]),
    .I2(pwm_1_apb_PWDATA_2_28),
    .I3(pwm_1_apb_PWDATA_2_29) 
);
defparam pwm_1_apb_PWDATA_2_s14.INIT=16'h0700;
  LUT4 pwm_1_apb_PWDATA_2_s15 (
    .F(pwm_1_apb_PWDATA_2_19),
    .I0(pwm_area_channels_4_ccr[2]),
    .I1(pwm_area_channels_4_ccr_15_7),
    .I2(_zz_when_MyTopLevel_l97[2]),
    .I3(_zz_when_MyTopLevel_l97_15_7) 
);
defparam pwm_1_apb_PWDATA_2_s15.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_1_s10 (
    .F(pwm_1_apb_PWDATA_1_14),
    .I0(sub_pwms_0_period_15_8),
    .I1(sub_pwms_0_period[9]),
    .I2(pwm_area_channels_2_ccr[9]),
    .I3(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_1_s10.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_1_s11 (
    .F(pwm_1_apb_PWDATA_1_15),
    .I0(pwm_area_channels_0_ccr_15_8),
    .I1(pwm_area_channels_4_ccr[9]),
    .I2(pwm_area_channels_6_ccr[9]),
    .I3(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_1_s11.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_1_s13 (
    .F(pwm_1_apb_PWDATA_1_17),
    .I0(pwm_1_apb_PWDATA_1_23),
    .I1(pwm_area_channels_1_ccr_15_7),
    .I2(pwm_1_apb_PWDATA_1_24),
    .I3(config_reg_14_9) 
);
defparam pwm_1_apb_PWDATA_1_s13.INIT=16'hB0BB;
  LUT4 pwm_1_apb_PWDATA_1_s14 (
    .F(pwm_1_apb_PWDATA_1_18),
    .I0(pwm_area_channels_3_ccr[1]),
    .I1(pwm_area_channels_3_ccr_15_8),
    .I2(pwm_1_apb_PWDATA_1_25),
    .I3(sub_pwms_0_period_15_8) 
);
defparam pwm_1_apb_PWDATA_1_s14.INIT=16'h8F00;
  LUT4 pwm_1_apb_PWDATA_1_s15 (
    .F(pwm_1_apb_PWDATA_1_19),
    .I0(pwm_1_apb_PWDATA_1_26),
    .I1(pwm_area_channels_1_ccr_15_7),
    .I2(pwm_area_channels_2_ccr[1]),
    .I3(pwm_area_channels_2_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_1_s15.INIT=16'h0BBB;
  LUT4 pwm_1_apb_PWDATA_1_s16 (
    .F(pwm_1_apb_PWDATA_1_20),
    .I0(pwm_area_channels_0_ccr_15_7),
    .I1(pwm_area_channels_0_ccr[1]),
    .I2(pwm_area_channels_6_ccr[1]),
    .I3(pwm_area_channels_6_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_1_s16.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_1_s17 (
    .F(pwm_1_apb_PWDATA_1_21),
    .I0(pwm_area_channels_4_ccr[1]),
    .I1(pwm_area_channels_4_ccr_15_7),
    .I2(pwm_area_channels_7_ccr[1]),
    .I3(pwm_area_channels_7_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_1_s17.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_1_s18 (
    .F(pwm_1_apb_PWDATA_1_22),
    .I0(pwm_area_timeout_area_cnt_max_0[1]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(pwm_area_timeout_area_cnt_max_1[1]),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_1_s18.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_0_s7 (
    .F(pwm_1_apb_PWDATA_0_11),
    .I0(pwm_area_channels_3_ccr[0]),
    .I1(sub_pwms_0_period_15_8),
    .I2(pwm_area_channels_5_ccr[0]),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_0_s7.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_0_s8 (
    .F(pwm_1_apb_PWDATA_0_12),
    .I0(pwm_area_channels_1_ccr[0]),
    .I1(sub_pwms_0_period_15_7),
    .I2(pwm_1_apb_PWDATA_0_20),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_0_s8.INIT=16'hF800;
  LUT4 pwm_1_apb_PWDATA_0_s9 (
    .F(pwm_1_apb_PWDATA_0_13),
    .I0(sub_pwms_0_period[0]),
    .I1(sub_pwms_0_period_15_7),
    .I2(sub_pwms_0_period_15_8),
    .I3(ctrl_fsm_master_read_read_state[0]) 
);
defparam pwm_1_apb_PWDATA_0_s9.INIT=16'h7F00;
  LUT4 pwm_1_apb_PWDATA_0_s10 (
    .F(pwm_1_apb_PWDATA_0_14),
    .I0(config_reg_14_9),
    .I1(pwm_area_timeout_area_cnt_max_0[0]),
    .I2(pwm_1_apb_PWDATA_0_21),
    .I3(pwm_area_channels_0_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_0_s10.INIT=16'h8F00;
  LUT4 pwm_1_apb_PWDATA_0_s11 (
    .F(pwm_1_apb_PWDATA_0_15),
    .I0(config_reg[0]),
    .I1(config_reg_14_8),
    .I2(pwm_1_apb_PWDATA_0_22),
    .I3(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_0_s11.INIT=16'h7077;
  LUT4 pwm_1_apb_PWDATA_0_s12 (
    .F(pwm_1_apb_PWDATA_0_16),
    .I0(_zz_when_MyTopLevel_l97_15_7),
    .I1(_zz_when_MyTopLevel_l97[8]),
    .I2(ctrl_fsm_master_read_read_state[0]),
    .I3(pwm_1_apb_PWDATA_0_23) 
);
defparam pwm_1_apb_PWDATA_0_s12.INIT=16'h0007;
  LUT4 pwm_1_apb_PWDATA_0_s13 (
    .F(pwm_1_apb_PWDATA_0_17),
    .I0(pwm_area_ccrmap_regs_0[8]),
    .I1(pwm_1_apb_PWDATA_6_34),
    .I2(ctrl_reg_choose_addr[5]),
    .I3(pwm_1_apb_PWDATA_0_24) 
);
defparam pwm_1_apb_PWDATA_0_s13.INIT=16'h007F;
  LUT4 pwm_1_apb_PWDATA_0_s14 (
    .F(pwm_1_apb_PWDATA_0_18),
    .I0(pwm_1_apb_PWDATA_0_25),
    .I1(pwm_1_apb_PWDATA_0_26),
    .I2(sub_pwms_0_period_15_7),
    .I3(pwm_1_apb_PWDATA_0_27) 
);
defparam pwm_1_apb_PWDATA_0_s14.INIT=16'h004F;
  LUT4 pwm_1_apb_PWDATA_0_s15 (
    .F(pwm_1_apb_PWDATA_0_19),
    .I0(pwm_area_channels_7_ccr[8]),
    .I1(pwm_area_channels_7_ccr_15_7),
    .I2(pwm_1_apb_PWDATA_0_28),
    .I3(sub_pwms_0_period_15_8) 
);
defparam pwm_1_apb_PWDATA_0_s15.INIT=16'h7077;
  LUT4 pwm_ch_out_ch1_d_s27 (
    .F(pwm_ch_out_ch1_d_30),
    .I0(sub_pwms_0_counter[2]),
    .I1(_zz_pwm_area_channels_0_counter_map[2]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s27.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch1_d_s28 (
    .F(pwm_ch_out_ch1_d_31),
    .I0(pwm_area_channels_0_ccr[1]),
    .I1(pwm_ch_out_ch1_d_38),
    .I2(pwm_ch_out_ch1_d_39),
    .I3(pwm_area_channels_0_ccr[0]) 
);
defparam pwm_ch_out_ch1_d_s28.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch1_d_s29 (
    .F(pwm_ch_out_ch1_d_32),
    .I0(pwm_area_channels_0_ccr[3]),
    .I1(pwm_ch_out_ch1_d_34),
    .I2(pwm_area_channels_0_ccr[4]),
    .I3(pwm_ch_out_ch1_d_33) 
);
defparam pwm_ch_out_ch1_d_s29.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch1_d_s30 (
    .F(pwm_ch_out_ch1_d_33),
    .I0(sub_pwms_0_counter[4]),
    .I1(_zz_pwm_area_channels_0_counter_map[4]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s30.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch1_d_s31 (
    .F(pwm_ch_out_ch1_d_34),
    .I0(sub_pwms_0_counter[3]),
    .I1(_zz_pwm_area_channels_0_counter_map[3]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s31.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch1_d_s32 (
    .F(pwm_ch_out_ch1_d_35),
    .I0(sub_pwms_0_counter[8]),
    .I1(_zz_pwm_area_channels_0_counter_map[8]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s32.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch1_d_s33 (
    .F(pwm_ch_out_ch1_d_36),
    .I0(pwm_area_channels_0_ccr[7]),
    .I1(pwm_ch_out_ch1_d_19),
    .I2(pwm_ch_out_ch1_d_6),
    .I3(pwm_area_channels_0_ccr[6]) 
);
defparam pwm_ch_out_ch1_d_s33.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch1_d_s34 (
    .F(pwm_ch_out_ch1_d_37),
    .I0(pwm_area_channels_0_ccr[12]),
    .I1(pwm_area_channels_0_ccr[11]),
    .I2(pwm_ch_out_ch1_d_27),
    .I3(pwm_ch_out_ch1_d_26) 
);
defparam pwm_ch_out_ch1_d_s34.INIT=16'h8EAF;
  LUT4 pwm_ch_out_ch2_d_s27 (
    .F(pwm_ch_out_ch2_d_30),
    .I0(sub_pwms_0_counter[2]),
    .I1(_zz_pwm_area_channels_0_counter_map[2]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s27.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch2_d_s28 (
    .F(pwm_ch_out_ch2_d_31),
    .I0(pwm_area_channels_1_ccr[1]),
    .I1(pwm_ch_out_ch2_d_37),
    .I2(pwm_ch_out_ch2_d_38),
    .I3(pwm_area_channels_1_ccr[0]) 
);
defparam pwm_ch_out_ch2_d_s28.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch2_d_s29 (
    .F(pwm_ch_out_ch2_d_32),
    .I0(pwm_area_channels_1_ccr[3]),
    .I1(pwm_ch_out_ch2_d_34),
    .I2(pwm_area_channels_1_ccr[4]),
    .I3(pwm_ch_out_ch2_d_33) 
);
defparam pwm_ch_out_ch2_d_s29.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch2_d_s30 (
    .F(pwm_ch_out_ch2_d_33),
    .I0(sub_pwms_0_counter[4]),
    .I1(_zz_pwm_area_channels_0_counter_map[4]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s30.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch2_d_s31 (
    .F(pwm_ch_out_ch2_d_34),
    .I0(sub_pwms_0_counter[3]),
    .I1(_zz_pwm_area_channels_0_counter_map[3]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s31.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch2_d_s32 (
    .F(pwm_ch_out_ch2_d_35),
    .I0(pwm_area_channels_1_ccr[7]),
    .I1(pwm_ch_out_ch2_d_19),
    .I2(pwm_ch_out_ch2_d_18),
    .I3(pwm_area_channels_1_ccr[6]) 
);
defparam pwm_ch_out_ch2_d_s32.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch2_d_s33 (
    .F(pwm_ch_out_ch2_d_36),
    .I0(pwm_area_channels_1_ccr[12]),
    .I1(pwm_area_channels_1_ccr[11]),
    .I2(pwm_ch_out_ch2_d_27),
    .I3(pwm_ch_out_ch2_d_25) 
);
defparam pwm_ch_out_ch2_d_s33.INIT=16'h8EAF;
  LUT4 pwm_ch_out_ch3_d_s22 (
    .F(pwm_ch_out_ch3_d_25),
    .I0(sub_pwms_0_counter[5]),
    .I1(_zz_pwm_area_channels_0_counter_map[5]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s22.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch3_d_s23 (
    .F(pwm_ch_out_ch3_d_26),
    .I0(pwm_area_channels_2_ccr[4]),
    .I1(pwm_ch_out_ch3_d_36),
    .I2(pwm_ch_out_ch3_d_37),
    .I3(pwm_area_channels_2_ccr[3]) 
);
defparam pwm_ch_out_ch3_d_s23.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch3_d_s24 (
    .F(pwm_ch_out_ch3_d_27),
    .I0(sub_pwms_0_counter[2]),
    .I1(_zz_pwm_area_channels_0_counter_map[2]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s24.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch3_d_s25 (
    .F(pwm_ch_out_ch3_d_28),
    .I0(pwm_area_channels_2_ccr[1]),
    .I1(pwm_ch_out_ch3_d_38),
    .I2(pwm_ch_out_ch3_d_39),
    .I3(pwm_area_channels_2_ccr[0]) 
);
defparam pwm_ch_out_ch3_d_s25.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch3_d_s26 (
    .F(pwm_ch_out_ch3_d_29),
    .I0(pwm_area_channels_2_ccr[3]),
    .I1(pwm_ch_out_ch3_d_37),
    .I2(pwm_area_channels_2_ccr[4]),
    .I3(pwm_ch_out_ch3_d_36) 
);
defparam pwm_ch_out_ch3_d_s26.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch3_d_s27 (
    .F(pwm_ch_out_ch3_d_30),
    .I0(sub_pwms_0_counter[6]),
    .I1(_zz_pwm_area_channels_0_counter_map[6]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s27.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch3_d_s28 (
    .F(pwm_ch_out_ch3_d_31),
    .I0(sub_pwms_0_counter[7]),
    .I1(_zz_pwm_area_channels_0_counter_map[7]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s28.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch3_d_s29 (
    .F(pwm_ch_out_ch3_d_32),
    .I0(sub_pwms_0_counter[8]),
    .I1(_zz_pwm_area_channels_0_counter_map[8]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s29.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch3_d_s30 (
    .F(pwm_ch_out_ch3_d_33),
    .I0(pwm_area_channels_2_ccr[7]),
    .I1(pwm_ch_out_ch3_d_31),
    .I2(pwm_ch_out_ch3_d_30),
    .I3(pwm_area_channels_2_ccr[6]) 
);
defparam pwm_ch_out_ch3_d_s30.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch3_d_s31 (
    .F(pwm_ch_out_ch3_d_34),
    .I0(sub_pwms_0_counter[11]),
    .I1(_zz_pwm_area_channels_0_counter_map[11]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s31.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch3_d_s32 (
    .F(pwm_ch_out_ch3_d_35),
    .I0(sub_pwms_0_counter[12]),
    .I1(_zz_pwm_area_channels_0_counter_map[12]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s32.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch4_d_s25 (
    .F(pwm_ch_out_ch4_d_28),
    .I0(pwm_ch_out_ch4_d_38),
    .I1(pwm_area_channels_3_ccr[0]),
    .I2(pwm_ch_out_ch4_d_39),
    .I3(pwm_area_channels_3_ccr[1]) 
);
defparam pwm_ch_out_ch4_d_s25.INIT=16'h8F00;
  LUT4 pwm_ch_out_ch4_d_s26 (
    .F(pwm_ch_out_ch4_d_29),
    .I0(pwm_ch_out_ch4_d_38),
    .I1(pwm_area_ccrmap_regs_0[7]),
    .I2(pwm_ch_out_ch4_d_39),
    .I3(pwm_area_channels_3_ccr[0]) 
);
defparam pwm_ch_out_ch4_d_s26.INIT=16'h0E00;
  LUT4 pwm_ch_out_ch4_d_s27 (
    .F(pwm_ch_out_ch4_d_30),
    .I0(sub_pwms_0_counter[2]),
    .I1(_zz_pwm_area_channels_0_counter_map[2]),
    .I2(pwm_area_ccrmap_regs_0[7]),
    .I3(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s27.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch4_d_s28 (
    .F(pwm_ch_out_ch4_d_31),
    .I0(sub_pwms_0_counter[4]),
    .I1(_zz_pwm_area_channels_0_counter_map[4]),
    .I2(pwm_area_ccrmap_regs_0[7]),
    .I3(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s28.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch4_d_s29 (
    .F(pwm_ch_out_ch4_d_32),
    .I0(sub_pwms_0_counter[7]),
    .I1(_zz_pwm_area_channels_0_counter_map[7]),
    .I2(pwm_area_ccrmap_regs_0[7]),
    .I3(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s29.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch4_d_s30 (
    .F(pwm_ch_out_ch4_d_33),
    .I0(pwm_area_channels_3_ccr[6]),
    .I1(pwm_ch_out_ch4_d_40),
    .I2(pwm_area_channels_3_ccr[8]),
    .I3(pwm_ch_out_ch4_d_35) 
);
defparam pwm_ch_out_ch4_d_s30.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch4_d_s31 (
    .F(pwm_ch_out_ch4_d_34),
    .I0(pwm_area_channels_3_ccr[7]),
    .I1(pwm_ch_out_ch4_d_32),
    .I2(pwm_ch_out_ch4_d_40),
    .I3(pwm_area_channels_3_ccr[6]) 
);
defparam pwm_ch_out_ch4_d_s31.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch4_d_s32 (
    .F(pwm_ch_out_ch4_d_35),
    .I0(sub_pwms_0_counter[8]),
    .I1(_zz_pwm_area_channels_0_counter_map[8]),
    .I2(pwm_area_ccrmap_regs_0[7]),
    .I3(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s32.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch4_d_s33 (
    .F(pwm_ch_out_ch4_d_36),
    .I0(sub_pwms_0_counter[11]),
    .I1(_zz_pwm_area_channels_0_counter_map[11]),
    .I2(pwm_area_ccrmap_regs_0[7]),
    .I3(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s33.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch4_d_s34 (
    .F(pwm_ch_out_ch4_d_37),
    .I0(sub_pwms_0_counter[12]),
    .I1(_zz_pwm_area_channels_0_counter_map[12]),
    .I2(pwm_area_ccrmap_regs_0[7]),
    .I3(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s34.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch5_d_s24 (
    .F(pwm_ch_out_ch5_d_27),
    .I0(sub_pwms_0_counter[4]),
    .I1(_zz_pwm_area_channels_0_counter_map[4]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s24.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch5_d_s25 (
    .F(pwm_ch_out_ch5_d_28),
    .I0(pwm_ch_out_ch5_d_37),
    .I1(pwm_area_channels_4_ccr[3]),
    .I2(pwm_ch_out_ch5_d_33),
    .I3(pwm_area_channels_4_ccr[5]) 
);
defparam pwm_ch_out_ch5_d_s25.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch5_d_s26 (
    .F(pwm_ch_out_ch5_d_29),
    .I0(pwm_area_channels_4_ccr[1]),
    .I1(pwm_ch_out_ch5_d_38),
    .I2(pwm_ch_out_ch5_d_39),
    .I3(pwm_area_channels_4_ccr[0]) 
);
defparam pwm_ch_out_ch5_d_s26.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch5_d_s27 (
    .F(pwm_ch_out_ch5_d_30),
    .I0(sub_pwms_0_counter[2]),
    .I1(_zz_pwm_area_channels_0_counter_map[2]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s27.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch5_d_s28 (
    .F(pwm_ch_out_ch5_d_31),
    .I0(sub_pwms_0_counter[7]),
    .I1(_zz_pwm_area_channels_0_counter_map[7]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s28.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch5_d_s29 (
    .F(pwm_ch_out_ch5_d_32),
    .I0(pwm_area_channels_4_ccr[4]),
    .I1(pwm_area_channels_4_ccr[3]),
    .I2(pwm_ch_out_ch5_d_27),
    .I3(pwm_ch_out_ch5_d_37) 
);
defparam pwm_ch_out_ch5_d_s29.INIT=16'h8EAF;
  LUT4 pwm_ch_out_ch5_d_s30 (
    .F(pwm_ch_out_ch5_d_33),
    .I0(sub_pwms_0_counter[5]),
    .I1(_zz_pwm_area_channels_0_counter_map[5]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s30.INIT=16'h0C0A;
  LUT2 pwm_ch_out_ch5_d_s31 (
    .F(pwm_ch_out_ch5_d_34),
    .I0(pwm_area_channels_4_ccr[6]),
    .I1(pwm_ch_out_ch5_d_35) 
);
defparam pwm_ch_out_ch5_d_s31.INIT=4'h4;
  LUT4 pwm_ch_out_ch5_d_s32 (
    .F(pwm_ch_out_ch5_d_35),
    .I0(sub_pwms_0_counter[6]),
    .I1(_zz_pwm_area_channels_0_counter_map[6]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s32.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch5_d_s33 (
    .F(pwm_ch_out_ch5_d_36),
    .I0(pwm_area_channels_4_ccr[12]),
    .I1(pwm_area_channels_4_ccr[11]),
    .I2(pwm_ch_out_ch5_d_24),
    .I3(pwm_ch_out_ch5_d_22) 
);
defparam pwm_ch_out_ch5_d_s33.INIT=16'h8EAF;
  LUT4 pwm_ch_out_ch6_d_s24 (
    .F(pwm_ch_out_ch6_d_27),
    .I0(sub_pwms_0_counter[5]),
    .I1(_zz_pwm_area_channels_0_counter_map[5]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s24.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch6_d_s25 (
    .F(pwm_ch_out_ch6_d_28),
    .I0(pwm_area_channels_5_ccr[4]),
    .I1(pwm_ch_out_ch6_d_35),
    .I2(pwm_ch_out_ch6_d_36),
    .I3(pwm_area_channels_5_ccr[3]) 
);
defparam pwm_ch_out_ch6_d_s25.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch6_d_s26 (
    .F(pwm_ch_out_ch6_d_29),
    .I0(pwm_area_channels_5_ccr[1]),
    .I1(pwm_ch_out_ch6_d_37),
    .I2(pwm_ch_out_ch6_d_38),
    .I3(pwm_area_channels_5_ccr[0]) 
);
defparam pwm_ch_out_ch6_d_s26.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch6_d_s27 (
    .F(pwm_ch_out_ch6_d_30),
    .I0(sub_pwms_0_counter[2]),
    .I1(_zz_pwm_area_channels_0_counter_map[2]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s27.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch6_d_s28 (
    .F(pwm_ch_out_ch6_d_31),
    .I0(pwm_area_channels_5_ccr[3]),
    .I1(pwm_ch_out_ch6_d_36),
    .I2(pwm_area_channels_5_ccr[4]),
    .I3(pwm_ch_out_ch6_d_35) 
);
defparam pwm_ch_out_ch6_d_s28.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch6_d_s29 (
    .F(pwm_ch_out_ch6_d_32),
    .I0(sub_pwms_0_counter[6]),
    .I1(_zz_pwm_area_channels_0_counter_map[6]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s29.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch6_d_s30 (
    .F(pwm_ch_out_ch6_d_33),
    .I0(sub_pwms_0_counter[7]),
    .I1(_zz_pwm_area_channels_0_counter_map[7]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s30.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch6_d_s31 (
    .F(pwm_ch_out_ch6_d_34),
    .I0(pwm_area_channels_5_ccr[12]),
    .I1(pwm_area_channels_5_ccr[11]),
    .I2(pwm_ch_out_ch6_d_24),
    .I3(pwm_ch_out_ch6_d_22) 
);
defparam pwm_ch_out_ch6_d_s31.INIT=16'h8EAF;
  LUT4 pwm_ch_out_ch7_d_s22 (
    .F(pwm_ch_out_ch7_d_25),
    .I0(sub_pwms_0_counter[5]),
    .I1(_zz_pwm_area_channels_0_counter_map[5]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s22.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch7_d_s23 (
    .F(pwm_ch_out_ch7_d_26),
    .I0(pwm_area_channels_6_ccr[4]),
    .I1(pwm_ch_out_ch7_d_36),
    .I2(pwm_ch_out_ch7_d_37),
    .I3(pwm_area_channels_6_ccr[3]) 
);
defparam pwm_ch_out_ch7_d_s23.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch7_d_s24 (
    .F(pwm_ch_out_ch7_d_27),
    .I0(pwm_area_channels_6_ccr[1]),
    .I1(pwm_ch_out_ch7_d_38),
    .I2(pwm_ch_out_ch7_d_39),
    .I3(pwm_area_channels_6_ccr[0]) 
);
defparam pwm_ch_out_ch7_d_s24.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch7_d_s25 (
    .F(pwm_ch_out_ch7_d_28),
    .I0(sub_pwms_0_counter[2]),
    .I1(_zz_pwm_area_channels_0_counter_map[2]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s25.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch7_d_s26 (
    .F(pwm_ch_out_ch7_d_29),
    .I0(pwm_area_channels_6_ccr[3]),
    .I1(pwm_ch_out_ch7_d_37),
    .I2(pwm_area_channels_6_ccr[4]),
    .I3(pwm_ch_out_ch7_d_36) 
);
defparam pwm_ch_out_ch7_d_s26.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch7_d_s27 (
    .F(pwm_ch_out_ch7_d_30),
    .I0(sub_pwms_0_counter[6]),
    .I1(_zz_pwm_area_channels_0_counter_map[6]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s27.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch7_d_s28 (
    .F(pwm_ch_out_ch7_d_31),
    .I0(sub_pwms_0_counter[7]),
    .I1(_zz_pwm_area_channels_0_counter_map[7]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s28.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch7_d_s29 (
    .F(pwm_ch_out_ch7_d_32),
    .I0(sub_pwms_0_counter[8]),
    .I1(_zz_pwm_area_channels_0_counter_map[8]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s29.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch7_d_s30 (
    .F(pwm_ch_out_ch7_d_33),
    .I0(pwm_area_channels_6_ccr[7]),
    .I1(pwm_ch_out_ch7_d_31),
    .I2(pwm_ch_out_ch7_d_30),
    .I3(pwm_area_channels_6_ccr[6]) 
);
defparam pwm_ch_out_ch7_d_s30.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch7_d_s31 (
    .F(pwm_ch_out_ch7_d_34),
    .I0(sub_pwms_0_counter[11]),
    .I1(_zz_pwm_area_channels_0_counter_map[11]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s31.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch7_d_s32 (
    .F(pwm_ch_out_ch7_d_35),
    .I0(sub_pwms_0_counter[12]),
    .I1(_zz_pwm_area_channels_0_counter_map[12]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s32.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch8_d_s22 (
    .F(pwm_ch_out_ch8_d_25),
    .I0(pwm_area_channels_7_ccr[1]),
    .I1(pwm_ch_out_ch8_d_36),
    .I2(pwm_ch_out_ch8_d_37),
    .I3(pwm_area_channels_7_ccr[0]) 
);
defparam pwm_ch_out_ch8_d_s22.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch8_d_s23 (
    .F(pwm_ch_out_ch8_d_26),
    .I0(sub_pwms_0_counter[2]),
    .I1(_zz_pwm_area_channels_0_counter_map[2]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s23.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch8_d_s24 (
    .F(pwm_ch_out_ch8_d_27),
    .I0(pwm_area_channels_7_ccr[3]),
    .I1(pwm_ch_out_ch8_d_38),
    .I2(pwm_area_channels_7_ccr[4]),
    .I3(pwm_ch_out_ch8_d_39) 
);
defparam pwm_ch_out_ch8_d_s24.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch8_d_s25 (
    .F(pwm_ch_out_ch8_d_28),
    .I0(sub_pwms_0_counter[5]),
    .I1(_zz_pwm_area_channels_0_counter_map[5]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s25.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch8_d_s26 (
    .F(pwm_ch_out_ch8_d_29),
    .I0(pwm_area_channels_7_ccr[4]),
    .I1(pwm_ch_out_ch8_d_39),
    .I2(pwm_ch_out_ch8_d_38),
    .I3(pwm_area_channels_7_ccr[3]) 
);
defparam pwm_ch_out_ch8_d_s26.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch8_d_s27 (
    .F(pwm_ch_out_ch8_d_30),
    .I0(sub_pwms_0_counter[6]),
    .I1(_zz_pwm_area_channels_0_counter_map[6]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s27.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch8_d_s28 (
    .F(pwm_ch_out_ch8_d_31),
    .I0(sub_pwms_0_counter[7]),
    .I1(_zz_pwm_area_channels_0_counter_map[7]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s28.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch8_d_s29 (
    .F(pwm_ch_out_ch8_d_32),
    .I0(sub_pwms_0_counter[8]),
    .I1(_zz_pwm_area_channels_0_counter_map[8]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s29.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch8_d_s30 (
    .F(pwm_ch_out_ch8_d_33),
    .I0(pwm_area_channels_7_ccr[7]),
    .I1(pwm_ch_out_ch8_d_31),
    .I2(pwm_ch_out_ch8_d_30),
    .I3(pwm_area_channels_7_ccr[6]) 
);
defparam pwm_ch_out_ch8_d_s30.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch8_d_s31 (
    .F(pwm_ch_out_ch8_d_34),
    .I0(sub_pwms_0_counter[11]),
    .I1(_zz_pwm_area_channels_0_counter_map[11]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s31.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch8_d_s32 (
    .F(pwm_ch_out_ch8_d_35),
    .I0(sub_pwms_0_counter[12]),
    .I1(_zz_pwm_area_channels_0_counter_map[12]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s32.INIT=16'h0C0A;
  LUT4 pwm_1_apb_PWDATA_7_s17 (
    .F(pwm_1_apb_PWDATA_7_21),
    .I0(pwm_area_channels_0_ccr[15]),
    .I1(sub_pwms_0_period_15_7),
    .I2(pwm_area_channels_0_ccr_15_8),
    .I3(ctrl_fsm_master_read_read_state[0]) 
);
defparam pwm_1_apb_PWDATA_7_s17.INIT=16'h007F;
  LUT4 pwm_1_apb_PWDATA_7_s18 (
    .F(pwm_1_apb_PWDATA_7_22),
    .I0(pwm_area_channels_4_ccr[15]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(pwm_area_channels_5_ccr[15]),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_7_s18.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_7_s19 (
    .F(pwm_1_apb_PWDATA_7_23),
    .I0(pwm_area_timeout_area_cnt_max_0[15]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(pwm_area_timeout_area_cnt_max_1[15]),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_7_s19.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_7_s20 (
    .F(pwm_1_apb_PWDATA_7_24),
    .I0(sub_pwms_0_period_15_7),
    .I1(sub_pwms_0_period[15]),
    .I2(config_reg[15]),
    .I3(config_reg_14_9) 
);
defparam pwm_1_apb_PWDATA_7_s20.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_7_s21 (
    .F(pwm_1_apb_PWDATA_7_25),
    .I0(pwm_area_channels_1_ccr_15_7),
    .I1(pwm_area_channels_1_ccr[15]),
    .I2(pwm_area_channels_2_ccr[15]),
    .I3(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_7_s21.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_7_s22 (
    .F(pwm_1_apb_PWDATA_7_26),
    .I0(sub_pwms_0_period_15_8),
    .I1(sub_pwms_0_period[7]),
    .I2(pwm_area_channels_2_ccr[7]),
    .I3(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_7_s22.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_7_s23 (
    .F(pwm_1_apb_PWDATA_7_27),
    .I0(config_reg[7]),
    .I1(sub_pwms_0_period_15_8),
    .I2(pwm_area_timeout_area_cnt_max_1[7]),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_7_s23.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_7_s24 (
    .F(pwm_1_apb_PWDATA_7_28),
    .I0(pwm_area_channels_0_ccr_15_8),
    .I1(pwm_area_channels_4_ccr[7]),
    .I2(pwm_area_channels_6_ccr[7]),
    .I3(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_7_s24.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_7_s25 (
    .F(pwm_1_apb_PWDATA_7_29),
    .I0(sub_pwms_0_period_15_7),
    .I1(pwm_area_channels_1_ccr[7]),
    .I2(pwm_area_channels_5_ccr[7]),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_7_s25.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_7_s26 (
    .F(pwm_1_apb_PWDATA_7_30),
    .I0(pwm_1_apb_PWDATA_7_32),
    .I1(ctrl_reg_choose_addr[2]),
    .I2(ctrl_reg_choose_addr[4]),
    .I3(pwm_area_ccrmap_regs_0_15_9) 
);
defparam pwm_1_apb_PWDATA_7_s26.INIT=16'h0100;
  LUT4 pwm_1_apb_PWDATA_7_s27 (
    .F(pwm_1_apb_PWDATA_7_31),
    .I0(pwm_area_timeout_area_cnt_max_0[7]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(config_reg_14_9),
    .I3(ctrl_fsm_master_read_read_state[0]) 
);
defparam pwm_1_apb_PWDATA_7_s27.INIT=16'h7F00;
  LUT4 pwm_1_apb_PWDATA_6_s14 (
    .F(pwm_1_apb_PWDATA_6_18),
    .I0(pwm_area_channels_3_ccr[14]),
    .I1(pwm_area_channels_4_ccr[14]),
    .I2(ctrl_reg_choose_addr[6]),
    .I3(ctrl_reg_choose_addr[0]) 
);
defparam pwm_1_apb_PWDATA_6_s14.INIT=16'h0C0A;
  LUT4 pwm_1_apb_PWDATA_6_s15 (
    .F(pwm_1_apb_PWDATA_6_19),
    .I0(sub_pwms_0_period_15_7),
    .I1(pwm_area_channels_2_ccr[14]),
    .I2(pwm_area_channels_6_ccr[14]),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_6_s15.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_6_s16 (
    .F(pwm_1_apb_PWDATA_6_20),
    .I0(sub_pwms_0_period_15_7),
    .I1(pwm_area_channels_1_ccr[14]),
    .I2(pwm_area_channels_5_ccr[14]),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_6_s16.INIT=16'h0777;
  LUT3 pwm_1_apb_PWDATA_6_s17 (
    .F(pwm_1_apb_PWDATA_6_21),
    .I0(pwm_area_channels_7_ccr[14]),
    .I1(pwm_area_ccrmap_regs_0_15_9),
    .I2(pwm_area_channels_7_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_6_s17.INIT=8'h80;
  LUT3 pwm_1_apb_PWDATA_6_s18 (
    .F(pwm_1_apb_PWDATA_6_22),
    .I0(pwm_area_channels_0_ccr[14]),
    .I1(sub_pwms_0_period_15_7),
    .I2(pwm_area_channels_0_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_6_s18.INIT=8'h80;
  LUT4 pwm_1_apb_PWDATA_6_s19 (
    .F(pwm_1_apb_PWDATA_6_23),
    .I0(pwm_area_channels_1_ccr_15_7),
    .I1(pwm_area_timeout_area_cnt_max_1[14]),
    .I2(config_reg[14]),
    .I3(sub_pwms_0_period_15_8) 
);
defparam pwm_1_apb_PWDATA_6_s19.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_6_s20 (
    .F(pwm_1_apb_PWDATA_6_24),
    .I0(pwm_area_channels_0_ccr[6]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(pwm_1_apb_PWDATA_6_30),
    .I3(pwm_1_apb_PWDATA_6_31) 
);
defparam pwm_1_apb_PWDATA_6_s20.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_6_s21 (
    .F(pwm_1_apb_PWDATA_6_25),
    .I0(pwm_1_apb_PWDATA_6_32),
    .I1(ctrl_reg_choose_addr[3]),
    .I2(ctrl_reg_choose_addr[4]),
    .I3(pwm_area_channels_0_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_6_s21.INIT=16'h0100;
  LUT4 pwm_1_apb_PWDATA_6_s22 (
    .F(pwm_1_apb_PWDATA_6_26),
    .I0(sub_pwms_0_period_15_7),
    .I1(pwm_area_channels_2_ccr[6]),
    .I2(pwm_area_channels_6_ccr[6]),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_6_s22.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_6_s23 (
    .F(pwm_1_apb_PWDATA_6_27),
    .I0(config_reg[6]),
    .I1(sub_pwms_0_period_15_8),
    .I2(pwm_area_timeout_area_cnt_max_1[6]),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_6_s23.INIT=16'h0777;
  LUT2 pwm_1_apb_PWDATA_6_s24 (
    .F(pwm_1_apb_PWDATA_6_28),
    .I0(ctrl_reg_choose_addr[5]),
    .I1(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_1_apb_PWDATA_6_s24.INIT=4'h8;
  LUT4 pwm_1_apb_PWDATA_6_s25 (
    .F(pwm_1_apb_PWDATA_6_29),
    .I0(pwm_area_channels_3_ccr[6]),
    .I1(sub_pwms_0_period_15_8),
    .I2(pwm_area_channels_5_ccr[6]),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_6_s25.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_5_s17 (
    .F(pwm_1_apb_PWDATA_5_21),
    .I0(pwm_area_channels_1_ccr_15_7),
    .I1(pwm_area_channels_1_ccr[13]),
    .I2(pwm_area_channels_2_ccr[13]),
    .I3(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_5_s17.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_5_s18 (
    .F(pwm_1_apb_PWDATA_5_22),
    .I0(config_reg[5]),
    .I1(sub_pwms_0_period_15_8),
    .I2(pwm_area_timeout_area_cnt_max_0[5]),
    .I3(pwm_area_channels_0_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_5_s18.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_5_s19 (
    .F(pwm_1_apb_PWDATA_5_23),
    .I0(sub_pwms_0_period[5]),
    .I1(sub_pwms_0_period_15_8),
    .I2(pwm_area_channels_1_ccr[5]),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_5_s19.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_5_s20 (
    .F(pwm_1_apb_PWDATA_5_24),
    .I0(pwm_area_channels_4_ccr[5]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(pwm_area_channels_5_ccr[5]),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_5_s20.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_4_s15 (
    .F(pwm_1_apb_PWDATA_4_19),
    .I0(pwm_area_timeout_area_cnt_max_0[12]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(pwm_area_timeout_area_cnt_max_1[12]),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_4_s15.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_4_s16 (
    .F(pwm_1_apb_PWDATA_4_20),
    .I0(sub_pwms_0_period[12]),
    .I1(config_reg[12]),
    .I2(ctrl_reg_choose_addr[7]),
    .I3(sub_pwms_0_period_15_8) 
);
defparam pwm_1_apb_PWDATA_4_s16.INIT=16'hCA00;
  LUT4 pwm_1_apb_PWDATA_4_s17 (
    .F(pwm_1_apb_PWDATA_4_21),
    .I0(pwm_area_channels_0_ccr[12]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(pwm_area_channels_1_ccr[12]),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_4_s17.INIT=16'h0777;
  LUT2 pwm_1_apb_PWDATA_4_s18 (
    .F(pwm_1_apb_PWDATA_4_22),
    .I0(ctrl_reg_choose_addr[5]),
    .I1(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_1_apb_PWDATA_4_s18.INIT=4'h8;
  LUT4 pwm_1_apb_PWDATA_4_s19 (
    .F(pwm_1_apb_PWDATA_4_23),
    .I0(pwm_area_timeout_area_cnt_max_0[4]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(pwm_1_apb_PWDATA_4_29),
    .I3(pwm_1_apb_PWDATA_6_31) 
);
defparam pwm_1_apb_PWDATA_4_s19.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_4_s20 (
    .F(pwm_1_apb_PWDATA_4_24),
    .I0(ctrl_reg_choose_addr[5]),
    .I1(pwm_area_ccrmap_regs_0[4]),
    .I2(pwm_area_ccrmap_regs_0_15_8),
    .I3(pwm_area_ccrmap_regs_0_15_9) 
);
defparam pwm_1_apb_PWDATA_4_s20.INIT=16'h8000;
  LUT4 pwm_1_apb_PWDATA_4_s21 (
    .F(pwm_1_apb_PWDATA_4_25),
    .I0(pwm_area_channels_6_ccr[4]),
    .I1(pwm_area_channels_3_ccr_15_8),
    .I2(pwm_area_channels_2_ccr_15_8),
    .I3(ctrl_fsm_master_read_read_state[0]) 
);
defparam pwm_1_apb_PWDATA_4_s21.INIT=16'h7F00;
  LUT4 pwm_1_apb_PWDATA_4_s22 (
    .F(pwm_1_apb_PWDATA_4_26),
    .I0(sub_pwms_0_period[4]),
    .I1(sub_pwms_0_period_15_8),
    .I2(pwm_area_channels_1_ccr[4]),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_4_s22.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_4_s23 (
    .F(pwm_1_apb_PWDATA_4_27),
    .I0(pwm_area_channels_4_ccr[4]),
    .I1(pwm_area_channels_3_ccr_15_8),
    .I2(sub_pwms_0_period_15_7),
    .I3(pwm_area_channels_0_ccr[4]) 
);
defparam pwm_1_apb_PWDATA_4_s23.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_4_s24 (
    .F(pwm_1_apb_PWDATA_4_28),
    .I0(pwm_area_channels_3_ccr[4]),
    .I1(sub_pwms_0_period_15_8),
    .I2(pwm_area_channels_5_ccr[4]),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_4_s24.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_3_s13 (
    .F(pwm_1_apb_PWDATA_3_17),
    .I0(sub_pwms_0_period[11]),
    .I1(sub_pwms_0_period_15_8),
    .I2(pwm_area_channels_1_ccr[11]),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_3_s13.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_3_s14 (
    .F(pwm_1_apb_PWDATA_3_18),
    .I0(pwm_area_channels_1_ccr_15_7),
    .I1(pwm_area_channels_5_ccr[11]),
    .I2(pwm_area_channels_6_ccr[11]),
    .I3(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_3_s14.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_3_s15 (
    .F(pwm_1_apb_PWDATA_3_19),
    .I0(pwm_area_channels_3_ccr[11]),
    .I1(sub_pwms_0_period_15_8),
    .I2(pwm_area_channels_4_ccr[11]),
    .I3(pwm_area_channels_0_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_3_s15.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_3_s16 (
    .F(pwm_1_apb_PWDATA_3_20),
    .I0(pwm_area_timeout_area_cnt_max_0[3]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(pwm_1_apb_PWDATA_3_25),
    .I3(pwm_1_apb_PWDATA_6_31) 
);
defparam pwm_1_apb_PWDATA_3_s16.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_3_s17 (
    .F(pwm_1_apb_PWDATA_3_21),
    .I0(ctrl_reg_choose_addr[5]),
    .I1(pwm_area_ccrmap_regs_0[3]),
    .I2(pwm_area_ccrmap_regs_0_15_8),
    .I3(pwm_area_ccrmap_regs_0_15_9) 
);
defparam pwm_1_apb_PWDATA_3_s17.INIT=16'h8000;
  LUT4 pwm_1_apb_PWDATA_3_s18 (
    .F(pwm_1_apb_PWDATA_3_22),
    .I0(pwm_area_channels_3_ccr[3]),
    .I1(pwm_area_channels_3_ccr_15_8),
    .I2(sub_pwms_0_period_15_8),
    .I3(ctrl_fsm_master_read_read_state[0]) 
);
defparam pwm_1_apb_PWDATA_3_s18.INIT=16'h7F00;
  LUT4 pwm_1_apb_PWDATA_3_s19 (
    .F(pwm_1_apb_PWDATA_3_23),
    .I0(sub_pwms_0_period_15_7),
    .I1(pwm_area_channels_0_ccr[3]),
    .I2(pwm_area_channels_4_ccr[3]),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_3_s19.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_3_s20 (
    .F(pwm_1_apb_PWDATA_3_24),
    .I0(sub_pwms_0_period[3]),
    .I1(ctrl_reg_choose_addr[1]),
    .I2(pwm_1_apb_PWDATA_3_26),
    .I3(pwm_1_apb_PWDATA_6_31) 
);
defparam pwm_1_apb_PWDATA_3_s20.INIT=16'h0E00;
  LUT3 pwm_1_apb_PWDATA_2_s16 (
    .F(pwm_1_apb_PWDATA_2_20),
    .I0(pwm_area_channels_2_ccr[10]),
    .I1(sub_pwms_0_period_15_7),
    .I2(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_2_s16.INIT=8'h80;
  LUT4 pwm_1_apb_PWDATA_2_s17 (
    .F(pwm_1_apb_PWDATA_2_21),
    .I0(pwm_area_channels_0_ccr[10]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(pwm_area_channels_1_ccr[10]),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_2_s17.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_2_s18 (
    .F(pwm_1_apb_PWDATA_2_22),
    .I0(ctrl_reg_choose_addr[7]),
    .I1(pwm_area_timeout_area_cnt_max_0[10]),
    .I2(pwm_area_channels_0_ccr_15_8),
    .I3(pwm_area_ccrmap_regs_0_15_8) 
);
defparam pwm_1_apb_PWDATA_2_s18.INIT=16'h8000;
  LUT4 pwm_1_apb_PWDATA_2_s19 (
    .F(pwm_1_apb_PWDATA_2_23),
    .I0(ctrl_reg_choose_addr[0]),
    .I1(ctrl_reg_choose_addr[5]),
    .I2(pwm_1_apb_PWDATA_2_30),
    .I3(config_reg_14_9) 
);
defparam pwm_1_apb_PWDATA_2_s19.INIT=16'h1000;
  LUT4 pwm_1_apb_PWDATA_2_s20 (
    .F(pwm_1_apb_PWDATA_2_24),
    .I0(pwm_area_channels_1_ccr_15_7),
    .I1(pwm_area_channels_5_ccr[2]),
    .I2(pwm_area_channels_6_ccr[2]),
    .I3(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_2_s20.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_2_s21 (
    .F(pwm_1_apb_PWDATA_2_25),
    .I0(pwm_area_channels_0_ccr[2]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(pwm_1_apb_PWDATA_2_31),
    .I3(pwm_1_apb_PWDATA_6_31) 
);
defparam pwm_1_apb_PWDATA_2_s21.INIT=16'h7077;
  LUT2 pwm_1_apb_PWDATA_2_s22 (
    .F(pwm_1_apb_PWDATA_2_26),
    .I0(ctrl_reg_choose_addr[5]),
    .I1(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_1_apb_PWDATA_2_s22.INIT=4'h8;
  LUT4 pwm_1_apb_PWDATA_2_s23 (
    .F(pwm_1_apb_PWDATA_2_27),
    .I0(pwm_area_timeout_area_cnt_max_0[2]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(pwm_1_apb_PWDATA_2_32),
    .I3(pwm_1_apb_PWDATA_6_31) 
);
defparam pwm_1_apb_PWDATA_2_s23.INIT=16'h0777;
  LUT3 pwm_1_apb_PWDATA_2_s24 (
    .F(pwm_1_apb_PWDATA_2_28),
    .I0(pwm_area_channels_3_ccr[2]),
    .I1(pwm_area_channels_3_ccr_15_8),
    .I2(sub_pwms_0_period_15_8) 
);
defparam pwm_1_apb_PWDATA_2_s24.INIT=8'h80;
  LUT4 pwm_1_apb_PWDATA_2_s25 (
    .F(pwm_1_apb_PWDATA_2_29),
    .I0(pwm_area_channels_1_ccr[2]),
    .I1(pwm_area_channels_1_ccr_15_7),
    .I2(sub_pwms_0_period_15_7),
    .I3(ctrl_fsm_master_read_read_state[0]) 
);
defparam pwm_1_apb_PWDATA_2_s25.INIT=16'h7F00;
  LUT4 pwm_1_apb_PWDATA_1_s19 (
    .F(pwm_1_apb_PWDATA_1_23),
    .I0(sub_pwms_0_period_15_7),
    .I1(pwm_area_channels_1_ccr[9]),
    .I2(pwm_area_channels_5_ccr[9]),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_1_s19.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_1_s20 (
    .F(pwm_1_apb_PWDATA_1_24),
    .I0(pwm_area_timeout_area_cnt_max_0[9]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(pwm_area_channels_1_ccr_15_7),
    .I3(pwm_area_timeout_area_cnt_max_1[9]) 
);
defparam pwm_1_apb_PWDATA_1_s20.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_1_s21 (
    .F(pwm_1_apb_PWDATA_1_25),
    .I0(sub_pwms_0_period_15_7),
    .I1(sub_pwms_0_period[1]),
    .I2(config_reg[1]),
    .I3(config_reg_14_9) 
);
defparam pwm_1_apb_PWDATA_1_s21.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_1_s22 (
    .F(pwm_1_apb_PWDATA_1_26),
    .I0(sub_pwms_0_period_15_7),
    .I1(pwm_area_channels_1_ccr[1]),
    .I2(pwm_area_channels_5_ccr[1]),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_1_s22.INIT=16'h0777;
  LUT3 pwm_1_apb_PWDATA_0_s16 (
    .F(pwm_1_apb_PWDATA_0_20),
    .I0(ctrl_reg_choose_addr[7]),
    .I1(pwm_area_timeout_area_cnt_max_1[0]),
    .I2(pwm_area_ccrmap_regs_0_15_8) 
);
defparam pwm_1_apb_PWDATA_0_s16.INIT=8'h80;
  LUT4 pwm_1_apb_PWDATA_0_s17 (
    .F(pwm_1_apb_PWDATA_0_21),
    .I0(sub_pwms_0_period_15_7),
    .I1(pwm_area_channels_0_ccr[0]),
    .I2(pwm_area_channels_4_ccr[0]),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_0_s17.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_0_s18 (
    .F(pwm_1_apb_PWDATA_0_22),
    .I0(sub_pwms_0_period_15_7),
    .I1(pwm_area_channels_2_ccr[0]),
    .I2(pwm_area_channels_6_ccr[0]),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_0_s18.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_0_s19 (
    .F(pwm_1_apb_PWDATA_0_23),
    .I0(ctrl_reg_choose_addr[3]),
    .I1(ctrl_reg_choose_addr[4]),
    .I2(pwm_1_apb_PWDATA_0_29),
    .I3(pwm_area_channels_0_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_0_s19.INIT=16'h1000;
  LUT4 pwm_1_apb_PWDATA_0_s20 (
    .F(pwm_1_apb_PWDATA_0_24),
    .I0(pwm_1_apb_PWDATA_0_30),
    .I1(ctrl_reg_choose_addr[5]),
    .I2(ctrl_reg_choose_addr[6]),
    .I3(config_reg_14_9) 
);
defparam pwm_1_apb_PWDATA_0_s20.INIT=16'h0100;
  LUT2 pwm_1_apb_PWDATA_0_s21 (
    .F(pwm_1_apb_PWDATA_0_25),
    .I0(sub_pwms_0_period[8]),
    .I1(sub_pwms_0_period_15_8) 
);
defparam pwm_1_apb_PWDATA_0_s21.INIT=4'h8;
  LUT4 pwm_1_apb_PWDATA_0_s22 (
    .F(pwm_1_apb_PWDATA_0_26),
    .I0(pwm_area_channels_1_ccr_15_7),
    .I1(pwm_area_channels_1_ccr[8]),
    .I2(pwm_area_channels_2_ccr[8]),
    .I3(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_0_s22.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_0_s23 (
    .F(pwm_1_apb_PWDATA_0_27),
    .I0(ctrl_reg_choose_addr[5]),
    .I1(ctrl_reg_choose_addr[1]),
    .I2(pwm_1_apb_PWDATA_0_31),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_0_s23.INIT=16'h4000;
  LUT4 pwm_1_apb_PWDATA_0_s24 (
    .F(pwm_1_apb_PWDATA_0_28),
    .I0(pwm_area_channels_3_ccr_15_8),
    .I1(pwm_area_channels_3_ccr[8]),
    .I2(config_reg[8]),
    .I3(config_reg_14_9) 
);
defparam pwm_1_apb_PWDATA_0_s24.INIT=16'h0777;
  LUT4 pwm_ch_out_ch1_d_s35 (
    .F(pwm_ch_out_ch1_d_38),
    .I0(sub_pwms_0_counter[1]),
    .I1(_zz_pwm_area_channels_0_counter_map[1]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s35.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch1_d_s36 (
    .F(pwm_ch_out_ch1_d_39),
    .I0(sub_pwms_0_counter[0]),
    .I1(_zz_pwm_area_channels_0_counter_map[0]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s36.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch2_d_s34 (
    .F(pwm_ch_out_ch2_d_37),
    .I0(sub_pwms_0_counter[1]),
    .I1(_zz_pwm_area_channels_0_counter_map[1]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s34.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch2_d_s35 (
    .F(pwm_ch_out_ch2_d_38),
    .I0(sub_pwms_0_counter[0]),
    .I1(_zz_pwm_area_channels_0_counter_map[0]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s35.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch3_d_s33 (
    .F(pwm_ch_out_ch3_d_36),
    .I0(sub_pwms_0_counter[4]),
    .I1(_zz_pwm_area_channels_0_counter_map[4]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s33.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch3_d_s34 (
    .F(pwm_ch_out_ch3_d_37),
    .I0(sub_pwms_0_counter[3]),
    .I1(_zz_pwm_area_channels_0_counter_map[3]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s34.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch3_d_s35 (
    .F(pwm_ch_out_ch3_d_38),
    .I0(sub_pwms_0_counter[1]),
    .I1(_zz_pwm_area_channels_0_counter_map[1]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s35.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch3_d_s36 (
    .F(pwm_ch_out_ch3_d_39),
    .I0(sub_pwms_0_counter[0]),
    .I1(_zz_pwm_area_channels_0_counter_map[0]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s36.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch4_d_s35 (
    .F(pwm_ch_out_ch4_d_38),
    .I0(sub_pwms_0_counter[0]),
    .I1(_zz_pwm_area_channels_0_counter_map[0]),
    .I2(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s35.INIT=8'h35;
  LUT4 pwm_ch_out_ch4_d_s36 (
    .F(pwm_ch_out_ch4_d_39),
    .I0(sub_pwms_0_counter[1]),
    .I1(_zz_pwm_area_channels_0_counter_map[1]),
    .I2(pwm_area_ccrmap_regs_0[7]),
    .I3(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s36.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch4_d_s37 (
    .F(pwm_ch_out_ch4_d_40),
    .I0(sub_pwms_0_counter[6]),
    .I1(_zz_pwm_area_channels_0_counter_map[6]),
    .I2(pwm_area_ccrmap_regs_0[7]),
    .I3(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s37.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch5_d_s34 (
    .F(pwm_ch_out_ch5_d_37),
    .I0(sub_pwms_0_counter[3]),
    .I1(_zz_pwm_area_channels_0_counter_map[3]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s34.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch5_d_s35 (
    .F(pwm_ch_out_ch5_d_38),
    .I0(sub_pwms_0_counter[1]),
    .I1(_zz_pwm_area_channels_0_counter_map[1]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s35.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch5_d_s36 (
    .F(pwm_ch_out_ch5_d_39),
    .I0(sub_pwms_0_counter[0]),
    .I1(_zz_pwm_area_channels_0_counter_map[0]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s36.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch6_d_s32 (
    .F(pwm_ch_out_ch6_d_35),
    .I0(sub_pwms_0_counter[4]),
    .I1(_zz_pwm_area_channels_0_counter_map[4]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s32.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch6_d_s33 (
    .F(pwm_ch_out_ch6_d_36),
    .I0(sub_pwms_0_counter[3]),
    .I1(_zz_pwm_area_channels_0_counter_map[3]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s33.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch6_d_s34 (
    .F(pwm_ch_out_ch6_d_37),
    .I0(sub_pwms_0_counter[1]),
    .I1(_zz_pwm_area_channels_0_counter_map[1]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s34.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch6_d_s35 (
    .F(pwm_ch_out_ch6_d_38),
    .I0(sub_pwms_0_counter[0]),
    .I1(_zz_pwm_area_channels_0_counter_map[0]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s35.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch7_d_s33 (
    .F(pwm_ch_out_ch7_d_36),
    .I0(sub_pwms_0_counter[4]),
    .I1(_zz_pwm_area_channels_0_counter_map[4]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s33.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch7_d_s34 (
    .F(pwm_ch_out_ch7_d_37),
    .I0(sub_pwms_0_counter[3]),
    .I1(_zz_pwm_area_channels_0_counter_map[3]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s34.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch7_d_s35 (
    .F(pwm_ch_out_ch7_d_38),
    .I0(sub_pwms_0_counter[1]),
    .I1(_zz_pwm_area_channels_0_counter_map[1]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s35.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch7_d_s36 (
    .F(pwm_ch_out_ch7_d_39),
    .I0(sub_pwms_0_counter[0]),
    .I1(_zz_pwm_area_channels_0_counter_map[0]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s36.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch8_d_s33 (
    .F(pwm_ch_out_ch8_d_36),
    .I0(sub_pwms_0_counter[1]),
    .I1(_zz_pwm_area_channels_0_counter_map[1]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s33.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch8_d_s34 (
    .F(pwm_ch_out_ch8_d_37),
    .I0(sub_pwms_0_counter[0]),
    .I1(_zz_pwm_area_channels_0_counter_map[0]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s34.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch8_d_s35 (
    .F(pwm_ch_out_ch8_d_38),
    .I0(sub_pwms_0_counter[3]),
    .I1(_zz_pwm_area_channels_0_counter_map[3]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s35.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch8_d_s36 (
    .F(pwm_ch_out_ch8_d_39),
    .I0(sub_pwms_0_counter[4]),
    .I1(_zz_pwm_area_channels_0_counter_map[4]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s36.INIT=16'h0C0A;
  LUT4 pwm_1_apb_PWDATA_7_s28 (
    .F(pwm_1_apb_PWDATA_7_32),
    .I0(pwm_area_ccrmap_regs_0[7]),
    .I1(pwm_area_channels_7_ccr[7]),
    .I2(ctrl_reg_choose_addr[3]),
    .I3(ctrl_reg_choose_addr[5]) 
);
defparam pwm_1_apb_PWDATA_7_s28.INIT=16'hF53F;
  LUT4 pwm_1_apb_PWDATA_6_s26 (
    .F(pwm_1_apb_PWDATA_6_30),
    .I0(sub_pwms_0_period[6]),
    .I1(pwm_area_channels_1_ccr[6]),
    .I2(ctrl_reg_choose_addr[0]),
    .I3(ctrl_reg_choose_addr[1]) 
);
defparam pwm_1_apb_PWDATA_6_s26.INIT=16'h0C0A;
  LUT2 pwm_1_apb_PWDATA_6_s27 (
    .F(pwm_1_apb_PWDATA_6_31),
    .I0(ctrl_reg_choose_addr[5]),
    .I1(ctrl_reg_choose_addr[6]) 
);
defparam pwm_1_apb_PWDATA_6_s27.INIT=4'h1;
  LUT4 pwm_1_apb_PWDATA_6_s28 (
    .F(pwm_1_apb_PWDATA_6_32),
    .I0(pwm_area_timeout_area_cnt_max_0[6]),
    .I1(pwm_area_channels_4_ccr[6]),
    .I2(ctrl_reg_choose_addr[2]),
    .I3(ctrl_reg_choose_addr[7]) 
);
defparam pwm_1_apb_PWDATA_6_s28.INIT=16'hF53F;
  LUT4 pwm_1_apb_PWDATA_4_s25 (
    .F(pwm_1_apb_PWDATA_4_29),
    .I0(config_reg[4]),
    .I1(pwm_area_timeout_area_cnt_max_1[4]),
    .I2(ctrl_reg_choose_addr[0]),
    .I3(ctrl_reg_choose_addr[1]) 
);
defparam pwm_1_apb_PWDATA_4_s25.INIT=16'h0C0A;
  LUT4 pwm_1_apb_PWDATA_3_s21 (
    .F(pwm_1_apb_PWDATA_3_25),
    .I0(config_reg[3]),
    .I1(pwm_area_timeout_area_cnt_max_1[3]),
    .I2(ctrl_reg_choose_addr[0]),
    .I3(ctrl_reg_choose_addr[1]) 
);
defparam pwm_1_apb_PWDATA_3_s21.INIT=16'h0C0A;
  LUT4 pwm_1_apb_PWDATA_3_s22 (
    .F(pwm_1_apb_PWDATA_3_26),
    .I0(pwm_area_channels_2_ccr[3]),
    .I1(pwm_area_channels_1_ccr[3]),
    .I2(ctrl_reg_choose_addr[1]),
    .I3(ctrl_reg_choose_addr[0]) 
);
defparam pwm_1_apb_PWDATA_3_s22.INIT=16'h5F30;
  LUT4 pwm_1_apb_PWDATA_2_s26 (
    .F(pwm_1_apb_PWDATA_2_30),
    .I0(config_reg[10]),
    .I1(pwm_area_timeout_area_cnt_max_1[10]),
    .I2(ctrl_reg_choose_addr[6]),
    .I3(ctrl_reg_choose_addr[1]) 
);
defparam pwm_1_apb_PWDATA_2_s26.INIT=16'h0C0A;
  LUT4 pwm_1_apb_PWDATA_2_s27 (
    .F(pwm_1_apb_PWDATA_2_31),
    .I0(sub_pwms_0_period[2]),
    .I1(pwm_area_channels_2_ccr[2]),
    .I2(ctrl_reg_choose_addr[0]),
    .I3(ctrl_reg_choose_addr[1]) 
);
defparam pwm_1_apb_PWDATA_2_s27.INIT=16'h3FF5;
  LUT4 pwm_1_apb_PWDATA_2_s28 (
    .F(pwm_1_apb_PWDATA_2_32),
    .I0(config_reg[2]),
    .I1(pwm_area_timeout_area_cnt_max_1[2]),
    .I2(ctrl_reg_choose_addr[0]),
    .I3(ctrl_reg_choose_addr[1]) 
);
defparam pwm_1_apb_PWDATA_2_s28.INIT=16'h0C0A;
  LUT4 pwm_1_apb_PWDATA_0_s25 (
    .F(pwm_1_apb_PWDATA_0_29),
    .I0(pwm_area_channels_0_ccr[8]),
    .I1(pwm_area_channels_4_ccr[8]),
    .I2(ctrl_reg_choose_addr[7]),
    .I3(ctrl_reg_choose_addr[2]) 
);
defparam pwm_1_apb_PWDATA_0_s25.INIT=16'h0C0A;
  LUT4 pwm_1_apb_PWDATA_0_s26 (
    .F(pwm_1_apb_PWDATA_0_30),
    .I0(pwm_area_timeout_area_cnt_max_1[8]),
    .I1(pwm_area_timeout_area_cnt_max_0[8]),
    .I2(ctrl_reg_choose_addr[0]),
    .I3(ctrl_reg_choose_addr[1]) 
);
defparam pwm_1_apb_PWDATA_0_s26.INIT=16'hF53F;
  LUT4 pwm_1_apb_PWDATA_0_s27 (
    .F(pwm_1_apb_PWDATA_0_31),
    .I0(pwm_area_channels_5_ccr[8]),
    .I1(pwm_area_channels_6_ccr[8]),
    .I2(ctrl_reg_choose_addr[6]),
    .I3(ctrl_reg_choose_addr[0]) 
);
defparam pwm_1_apb_PWDATA_0_s27.INIT=16'h0C0A;
  LUT4 apb_operate_area_active_s16 (
    .F(apb_operate_area_active_22),
    .I0(ctrl_master_drive_state_3_11),
    .I1(ctrl_master_drive_state[1]),
    .I2(ctrl_master_drive_state[0]),
    .I3(ctrl_master_drive_state[2]) 
);
defparam apb_operate_area_active_s16.INIT=16'h0051;
  LUT3 int_ctrl_int_ctrl_state_0_s5 (
    .F(int_ctrl_int_ctrl_state_0_11),
    .I0(int_1_regNext),
    .I1(i2c_apb_io_interrupt),
    .I2(n1413_9) 
);
defparam int_ctrl_int_ctrl_state_0_s5.INIT=8'h4F;
  LUT4 n1184_s6 (
    .F(n1184_11),
    .I0(ctrl_fsm_idle_state[2]),
    .I1(ctrl_fsm_idle_state_3_9),
    .I2(ctrl_fsm_idle_state[0]),
    .I3(ctrl_fsm_idle_state[1]) 
);
defparam n1184_s6.INIT=16'h8000;
  LUT4 pwm_1_apb_PWDATA_2_s29 (
    .F(pwm_1_apb_PWDATA_2_34),
    .I0(ctrl_slave_drive_state_3_9),
    .I1(ctrl_slave_drive_state[1]),
    .I2(ctrl_slave_drive_state[0]),
    .I3(ctrl_slave_drive_state[2]) 
);
defparam pwm_1_apb_PWDATA_2_s29.INIT=16'h002A;
  LUT3 pwm_area_timeout_area_cnt_max_0_15_s4 (
    .F(pwm_area_timeout_area_cnt_max_0_15_9),
    .I0(config_reg_14_7),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(config_reg_14_9) 
);
defparam pwm_area_timeout_area_cnt_max_0_15_s4.INIT=8'h80;
  LUT4 ctrl_fsm_idle_state_3_s7 (
    .F(ctrl_fsm_idle_state_3_13),
    .I0(ctrl_fsm_idle_state_3_9),
    .I1(ctrl_fsm_stateReg[0]),
    .I2(ctrl_fsm_stateReg[1]),
    .I3(ctrl_fsm_stateReg[2]) 
);
defparam ctrl_fsm_idle_state_3_s7.INIT=16'h0554;
  LUT4 n1184_s7 (
    .F(n1184_13),
    .I0(ctrl_slave_drive_state_3_14),
    .I1(ctrl_fsm_stateReg[0]),
    .I2(ctrl_fsm_stateReg[1]),
    .I3(ctrl_fsm_stateReg[2]) 
);
defparam n1184_s7.INIT=16'h0554;
  LUT4 n1185_s5 (
    .F(n1185_10),
    .I0(n1185_6),
    .I1(ctrl_fsm_stateReg[0]),
    .I2(ctrl_fsm_stateReg[1]),
    .I3(ctrl_fsm_stateReg[2]) 
);
defparam n1185_s5.INIT=16'h0554;
  LUT4 n1286_s3 (
    .F(n1286_8),
    .I0(sub_pwms_0_counter[9]),
    .I1(sub_pwms_0_counter[8]),
    .I2(sub_pwms_0_counter[7]),
    .I3(n1289_6) 
);
defparam n1286_s3.INIT=16'h8000;
  LUT4 n1288_s3 (
    .F(n1288_8),
    .I0(sub_pwms_0_counter[8]),
    .I1(sub_pwms_0_counter[7]),
    .I2(n1289_6),
    .I3(n1296_6) 
);
defparam n1288_s3.INIT=16'h6A00;
  LUT4 ctrl_master_drive_state_3_s5 (
    .F(ctrl_master_drive_state_3_11),
    .I0(ctrl_fsm_hit_hit_context),
    .I1(ctrl_fsm_hit_hit_state[0]),
    .I2(when_StateMachine_l230_3_4),
    .I3(pwm_1_apb_PWDATA_9_7) 
);
defparam ctrl_master_drive_state_3_s5.INIT=16'h00BF;
  LUT4 n2377_s6 (
    .F(n2377_12),
    .I0(n2132_14),
    .I1(ctrl_fsm_master_write_reg_temp_15_7),
    .I2(ctrl_fsm_master_write_write_state[0]),
    .I3(ctrl_fsm_master_write_write_state[1]) 
);
defparam n2377_s6.INIT=16'h001F;
  LUT4 n2378_s5 (
    .F(n2378_11),
    .I0(n1186_5),
    .I1(n2377_9),
    .I2(n2132_14),
    .I3(ctrl_fsm_master_write_reg_temp_15_7) 
);
defparam n2378_s5.INIT=16'hEEE0;
  LUT3 pwm_area_channels_3_ccr_15_s5 (
    .F(pwm_area_channels_3_ccr_15_10),
    .I0(config_reg_14_7),
    .I1(pwm_area_channels_3_ccr_15_8),
    .I2(sub_pwms_0_period_15_8) 
);
defparam pwm_area_channels_3_ccr_15_s5.INIT=8'h80;
  LUT3 pwm_area_channels_4_ccr_15_s4 (
    .F(pwm_area_channels_4_ccr_15_9),
    .I0(config_reg_14_7),
    .I1(pwm_area_channels_3_ccr_15_8),
    .I2(pwm_area_channels_0_ccr_15_8) 
);
defparam pwm_area_channels_4_ccr_15_s4.INIT=8'h80;
  LUT3 pwm_area_channels_5_ccr_15_s4 (
    .F(pwm_area_channels_5_ccr_15_9),
    .I0(config_reg_14_7),
    .I1(pwm_area_channels_1_ccr_15_7),
    .I2(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_area_channels_5_ccr_15_s4.INIT=8'h80;
  LUT4 pwm_1_apb_PWDATA_5_s21 (
    .F(pwm_1_apb_PWDATA_5_26),
    .I0(pwm_area_channels_1_ccr_15_7),
    .I1(config_reg_14_9),
    .I2(pwm_area_timeout_area_cnt_max_1[5]),
    .I3(pwm_1_apb_PWDATA_5_17) 
);
defparam pwm_1_apb_PWDATA_5_s21.INIT=16'h7F00;
  LUT3 pwm_area_timeout_area_cnt_max_1_15_s4 (
    .F(pwm_area_timeout_area_cnt_max_1_15_9),
    .I0(config_reg_14_7),
    .I1(pwm_area_channels_1_ccr_15_7),
    .I2(config_reg_14_9) 
);
defparam pwm_area_timeout_area_cnt_max_1_15_s4.INIT=8'h80;
  LUT4 when_MyTopLevel_l233_s6 (
    .F(when_MyTopLevel_l233_10),
    .I0(pwm_1_apb_PWDATA_17_5),
    .I1(n1014_9),
    .I2(ctrl_fsm_stateReg[2]),
    .I3(n1014_8) 
);
defparam when_MyTopLevel_l233_s6.INIT=16'h0054;
  LUT4 pwm_1_apb_PWDATA_1_s23 (
    .F(pwm_1_apb_PWDATA_1_28),
    .I0(sub_pwms_0_period_15_8),
    .I1(config_reg_14_9),
    .I2(config_reg[9]),
    .I3(ctrl_fsm_master_read_read_state[0]) 
);
defparam pwm_1_apb_PWDATA_1_s23.INIT=16'h007F;
  LUT3 config_reg_14_s6 (
    .F(config_reg_14_11),
    .I0(config_reg_14_7),
    .I1(sub_pwms_0_period_15_8),
    .I2(config_reg_14_9) 
);
defparam config_reg_14_s6.INIT=8'h80;
  LUT3 pwm_area_channels_0_ccr_15_s5 (
    .F(pwm_area_channels_0_ccr_15_10),
    .I0(config_reg_14_7),
    .I1(sub_pwms_0_period_15_7),
    .I2(pwm_area_channels_0_ccr_15_8) 
);
defparam pwm_area_channels_0_ccr_15_s5.INIT=8'h80;
  LUT4 ctrl_slave_drive_state_3_s8 (
    .F(ctrl_slave_drive_state_3_14),
    .I0(ctrl_slave_drive_state_3_11),
    .I1(int_ctrl_int_ctrl_state[0]),
    .I2(apb_operate_area_operating_4),
    .I3(int_ctrl_int_ctrl_state[1]) 
);
defparam ctrl_slave_drive_state_3_s8.INIT=16'h1000;
  LUT4 n1517_s5 (
    .F(n1517_10),
    .I0(ctrl_master_drive_state[2]),
    .I1(int_ctrl_int_ctrl_state[0]),
    .I2(int_ctrl_int_ctrl_state[1]),
    .I3(apb_operate_area_operating_4) 
);
defparam n1517_s5.INIT=16'h4100;
  LUT3 apb_operate_area_active_s17 (
    .F(apb_operate_area_active_24),
    .I0(n1014_4),
    .I1(int_ctrl_int_ctrl_state[0]),
    .I2(int_ctrl_int_ctrl_state[1]) 
);
defparam apb_operate_area_active_s17.INIT=8'h41;
  LUT4 n1438_s12 (
    .F(n1438_19),
    .I0(int_ctrl_int_ctrl_state[0]),
    .I1(int_ctrl_int_ctrl_state[1]),
    .I2(apb_operate_area_operating_4),
    .I3(apb_operate_area_active_17) 
);
defparam n1438_s12.INIT=16'h9000;
  LUT3 n1413_s4 (
    .F(n1413_9),
    .I0(apb_operate_area_operating_4),
    .I1(int_ctrl_int_ctrl_state[0]),
    .I2(int_ctrl_int_ctrl_state[1]) 
);
defparam n1413_s4.INIT=8'hD7;
  LUT3 pwm_area_channels_2_ccr_15_s5 (
    .F(pwm_area_channels_2_ccr_15_10),
    .I0(config_reg_14_7),
    .I1(sub_pwms_0_period_15_7),
    .I2(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_area_channels_2_ccr_15_s5.INIT=8'h80;
  LUT4 ctrl_fsm_idle_state_3_s8 (
    .F(ctrl_fsm_idle_state_3_15),
    .I0(ctrl_fsm_stateReg[0]),
    .I1(ctrl_fsm_stateReg[2]),
    .I2(ctrl_fsm_stateReg[1]),
    .I3(ctrl_fsm_idle_state_3_10) 
);
defparam ctrl_fsm_idle_state_3_s8.INIT=16'h10FF;
  LUT4 pwm_1_apb_PWDATA_4_s26 (
    .F(pwm_1_apb_PWDATA_4_31),
    .I0(pwm_1_apb_PWDATA_2_5),
    .I1(ctrl_slave_drive_state_3_9),
    .I2(pwm_1_apb_PWDATA_9_4),
    .I3(pwm_1_apb_PWDATA_17_5) 
);
defparam pwm_1_apb_PWDATA_4_s26.INIT=16'h000E;
  LUT4 pwm_1_apb_PWDATA_7_s29 (
    .F(pwm_1_apb_PWDATA_7_34),
    .I0(n860_6),
    .I1(ctrl_slave_drive_state_3_9),
    .I2(pwm_1_apb_PWDATA_9_4),
    .I3(pwm_1_apb_PWDATA_17_5) 
);
defparam pwm_1_apb_PWDATA_7_s29.INIT=16'h000E;
  LUT3 pwm_1_apb_PWDATA_15_s0 (
    .F(pwm_1_apb_PWDATA_15),
    .I0(pwm_1_apb_PWDATA_9_4),
    .I1(pwm_1_apb_PWDATA_17_5),
    .I2(n855_5) 
);
defparam pwm_1_apb_PWDATA_15_s0.INIT=8'h10;
  LUT4 pwm_area_ccrmap_regs_0_15_s6 (
    .F(pwm_area_ccrmap_regs_0_15_11),
    .I0(config_reg_14_7),
    .I1(ctrl_reg_choose_addr[5]),
    .I2(pwm_area_ccrmap_regs_0_15_8),
    .I3(pwm_area_ccrmap_regs_0_15_9) 
);
defparam pwm_area_ccrmap_regs_0_15_s6.INIT=16'h8000;
  LUT4 pwm_1_apb_PWDATA_6_s29 (
    .F(pwm_1_apb_PWDATA_6_34),
    .I0(ctrl_reg_choose_addr[2]),
    .I1(ctrl_reg_choose_addr[3]),
    .I2(ctrl_reg_choose_addr[4]),
    .I3(pwm_area_ccrmap_regs_0_15_9) 
);
defparam pwm_1_apb_PWDATA_6_s29.INIT=16'h0100;
  LUT3 pwm_area_channels_6_ccr_15_s4 (
    .F(pwm_area_channels_6_ccr_15_9),
    .I0(config_reg_14_7),
    .I1(pwm_area_channels_3_ccr_15_8),
    .I2(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_area_channels_6_ccr_15_s4.INIT=8'h80;
  LUT4 pwm_ch_out_ch8_d_s37 (
    .F(pwm_ch_out_ch8_d_41),
    .I0(pwm_ch_out_ch8_d_13),
    .I1(pwm_area_channels_7_ccr[15]),
    .I2(config_reg[15]),
    .I3(pwm_area_timeout_area_flag) 
);
defparam pwm_ch_out_ch8_d_s37.INIT=16'h0DDD;
  LUT4 pwm_ch_out_ch7_d_s37 (
    .F(pwm_ch_out_ch7_d_41),
    .I0(pwm_ch_out_ch7_d_13),
    .I1(pwm_area_channels_6_ccr[15]),
    .I2(config_reg[15]),
    .I3(pwm_area_timeout_area_flag) 
);
defparam pwm_ch_out_ch7_d_s37.INIT=16'h0DDD;
  LUT4 pwm_ch_out_ch4_d_s38 (
    .F(pwm_ch_out_ch4_d_42),
    .I0(pwm_ch_out_ch4_d_13),
    .I1(pwm_area_channels_3_ccr[15]),
    .I2(config_reg[15]),
    .I3(pwm_area_timeout_area_flag) 
);
defparam pwm_ch_out_ch4_d_s38.INIT=16'h0DDD;
  LUT4 pwm_ch_out_ch3_d_s37 (
    .F(pwm_ch_out_ch3_d_41),
    .I0(pwm_ch_out_ch3_d_13),
    .I1(pwm_area_channels_2_ccr[15]),
    .I2(config_reg[15]),
    .I3(pwm_area_timeout_area_flag) 
);
defparam pwm_ch_out_ch3_d_s37.INIT=16'h0DDD;
  LUT4 ctrl_slave_drive_state_3_s9 (
    .F(ctrl_slave_drive_state_3_16),
    .I0(ctrl_fsm_stateReg[1]),
    .I1(ctrl_fsm_stateReg[0]),
    .I2(ctrl_fsm_stateReg[2]),
    .I3(ctrl_slave_drive_state_3_14) 
);
defparam ctrl_slave_drive_state_3_s9.INIT=16'hFF10;
  LUT4 pwm_area_channels_7_ccr_15_s5 (
    .F(pwm_area_channels_7_ccr_15_10),
    .I0(ctrl_fsm_master_write_write_state[0]),
    .I1(ctrl_fsm_master_write_write_state[1]),
    .I2(n2377_9),
    .I3(pwm_area_channels_7_ccr_15_7) 
);
defparam pwm_area_channels_7_ccr_15_s5.INIT=16'h4000;
  LUT4 _zz_when_MyTopLevel_l97_15_s6 (
    .F(_zz_when_MyTopLevel_l97_15_11),
    .I0(ctrl_fsm_master_write_write_state[0]),
    .I1(ctrl_fsm_master_write_write_state[1]),
    .I2(n2377_9),
    .I3(_zz_when_MyTopLevel_l97_15_7) 
);
defparam _zz_when_MyTopLevel_l97_15_s6.INIT=16'h4000;
  LUT4 n1282_s3 (
    .F(n1282_8),
    .I0(sub_pwms_0_counter[14]),
    .I1(n1282_6),
    .I2(n501_2),
    .I3(n483_3) 
);
defparam n1282_s3.INIT=16'h0600;
  LUT4 n1283_s3 (
    .F(n1283_8),
    .I0(n1283_6),
    .I1(sub_pwms_0_counter[13]),
    .I2(n501_2),
    .I3(n483_3) 
);
defparam n1283_s3.INIT=16'h0600;
  LUT4 n1285_s3 (
    .F(n1285_8),
    .I0(sub_pwms_0_counter[11]),
    .I1(n1285_6),
    .I2(n501_2),
    .I3(n483_3) 
);
defparam n1285_s3.INIT=16'h0600;
  LUT4 n1286_s4 (
    .F(n1286_10),
    .I0(n1286_8),
    .I1(sub_pwms_0_counter[10]),
    .I2(n501_2),
    .I3(n483_3) 
);
defparam n1286_s4.INIT=16'h0600;
  LUT4 n1289_s3 (
    .F(n1289_8),
    .I0(sub_pwms_0_counter[7]),
    .I1(n1289_6),
    .I2(n501_2),
    .I3(n483_3) 
);
defparam n1289_s3.INIT=16'h0600;
  LUT4 n1290_s3 (
    .F(n1290_8),
    .I0(n1290_6),
    .I1(sub_pwms_0_counter[6]),
    .I2(n501_2),
    .I3(n483_3) 
);
defparam n1290_s3.INIT=16'h0600;
  LUT4 n1292_s3 (
    .F(n1292_8),
    .I0(sub_pwms_0_counter[4]),
    .I1(n1292_6),
    .I2(n501_2),
    .I3(n483_3) 
);
defparam n1292_s3.INIT=16'h0600;
  LUT4 n1293_s3 (
    .F(n1293_8),
    .I0(n1293_6),
    .I1(sub_pwms_0_counter[3]),
    .I2(n501_2),
    .I3(n483_3) 
);
defparam n1293_s3.INIT=16'h0600;
  LUT4 n1295_s2 (
    .F(n1295_7),
    .I0(sub_pwms_0_counter[1]),
    .I1(sub_pwms_0_counter[0]),
    .I2(n501_2),
    .I3(n483_3) 
);
defparam n1295_s2.INIT=16'h0600;
  LUT4 n1314_s3 (
    .F(n1314_8),
    .I0(n1314_6),
    .I1(_zz_pwm_area_channels_0_counter_map[15]),
    .I2(n536_2),
    .I3(n518_3) 
);
defparam n1314_s3.INIT=16'h0600;
  LUT4 n1315_s3 (
    .F(n1315_8),
    .I0(n1315_6),
    .I1(_zz_pwm_area_channels_0_counter_map[14]),
    .I2(n536_2),
    .I3(n518_3) 
);
defparam n1315_s3.INIT=16'h0600;
  LUT4 n1317_s3 (
    .F(n1317_8),
    .I0(_zz_pwm_area_channels_0_counter_map[12]),
    .I1(n1317_6),
    .I2(n536_2),
    .I3(n518_3) 
);
defparam n1317_s3.INIT=16'h0600;
  LUT4 n1318_s3 (
    .F(n1318_8),
    .I0(n1318_6),
    .I1(_zz_pwm_area_channels_0_counter_map[11]),
    .I2(n536_2),
    .I3(n518_3) 
);
defparam n1318_s3.INIT=16'h0600;
  LUT4 n1320_s3 (
    .F(n1320_8),
    .I0(_zz_pwm_area_channels_0_counter_map[9]),
    .I1(n1320_6),
    .I2(n536_2),
    .I3(n518_3) 
);
defparam n1320_s3.INIT=16'h0600;
  LUT4 n1322_s3 (
    .F(n1322_8),
    .I0(_zz_pwm_area_channels_0_counter_map[7]),
    .I1(n1322_6),
    .I2(n536_2),
    .I3(n518_3) 
);
defparam n1322_s3.INIT=16'h0600;
  LUT4 n1323_s3 (
    .F(n1323_8),
    .I0(n1323_6),
    .I1(_zz_pwm_area_channels_0_counter_map[6]),
    .I2(n536_2),
    .I3(n518_3) 
);
defparam n1323_s3.INIT=16'h0600;
  LUT4 n1325_s3 (
    .F(n1325_8),
    .I0(_zz_pwm_area_channels_0_counter_map[4]),
    .I1(n1325_6),
    .I2(n536_2),
    .I3(n518_3) 
);
defparam n1325_s3.INIT=16'h0600;
  LUT4 n1326_s3 (
    .F(n1326_8),
    .I0(n1326_6),
    .I1(_zz_pwm_area_channels_0_counter_map[3]),
    .I2(n536_2),
    .I3(n518_3) 
);
defparam n1326_s3.INIT=16'h0600;
  LUT4 n1328_s2 (
    .F(n1328_7),
    .I0(_zz_pwm_area_channels_0_counter_map[1]),
    .I1(_zz_pwm_area_channels_0_counter_map[0]),
    .I2(n536_2),
    .I3(n518_3) 
);
defparam n1328_s2.INIT=16'h0600;
  LUT3 n1329_s2 (
    .F(n1329_7),
    .I0(_zz_pwm_area_channels_0_counter_map[0]),
    .I1(n536_2),
    .I2(n518_3) 
);
defparam n1329_s2.INIT=8'h10;
  LUT4 _zz_pwm_area_channels_0_counter_map_15_s4 (
    .F(_zz_pwm_area_channels_0_counter_map_15_9),
    .I0(n536_2),
    .I1(n518_3),
    .I2(config_reg[14]),
    .I3(n240_3) 
);
defparam _zz_pwm_area_channels_0_counter_map_15_s4.INIT=16'h00FB;
  LUT3 n1247_s3 (
    .F(n1247_8),
    .I0(when_StateMachine_l230_3_4),
    .I1(when_StateMachine_l230_3_5),
    .I2(n1184_5) 
);
defparam n1247_s3.INIT=8'hEF;
  LUT4 n2128_s12 (
    .F(n2128_18),
    .I0(when_StateMachine_l230_3_4),
    .I1(when_StateMachine_l230_3_5),
    .I2(n1184_5),
    .I3(apb_operate_area_result[0]) 
);
defparam n2128_s12.INIT=16'hEF00;
  LUT4 pwm_area_timeout_area_flag_s4 (
    .F(pwm_area_timeout_area_flag_10),
    .I0(when_StateMachine_l230_3_4),
    .I1(when_StateMachine_l230_3_5),
    .I2(n1184_5),
    .I3(n466_3) 
);
defparam pwm_area_timeout_area_flag_s4.INIT=16'h10FF;
  LUT4 n1296_s5 (
    .F(n1296_14),
    .I0(sub_pwms_0_counter[0]),
    .I1(n501_2),
    .I2(n483_3),
    .I3(n240_3) 
);
defparam n1296_s5.INIT=16'hAA10;
  LUT4 n1439_s13 (
    .F(n1439_19),
    .I0(init_state[1]),
    .I1(init_state[0]),
    .I2(init_state[2]),
    .I3(n1438_19) 
);
defparam n1439_s13.INIT=16'hA6AA;
  LUT3 n1440_s11 (
    .F(n1440_17),
    .I0(init_state[0]),
    .I1(init_state[2]),
    .I2(n1438_19) 
);
defparam n1440_s11.INIT=8'h9A;
  LUT3 n2766_s3 (
    .F(n2766_8),
    .I0(pwm_area_timeout_area_counter[0]),
    .I1(pwm_area_timeout_area_flag),
    .I2(config_reg[15]) 
);
defparam n2766_s3.INIT=8'h9A;
  LUT2 when_MyTopLevel_l167_s1 (
    .F(when_MyTopLevel_l167),
    .I0(pwm_area_timeout_area_flag),
    .I1(config_reg[15]) 
);
defparam when_MyTopLevel_l167_s1.INIT=4'h4;
  LUT4 n1516_s4 (
    .F(n1516_9),
    .I0(ctrl_master_drive_state[1]),
    .I1(ctrl_slave_drive_state_3_14),
    .I2(n1516_6),
    .I3(ctrl_master_drive_state_3_11) 
);
defparam n1516_s4.INIT=16'h2212;
  LUT2 ctrl_master_drive_state_3_s6 (
    .F(ctrl_master_drive_state_3_13),
    .I0(ctrl_slave_drive_state_3_14),
    .I1(ctrl_master_drive_state_3_11) 
);
defparam ctrl_master_drive_state_3_s6.INIT=4'hB;
  LUT3 n860_s3 (
    .F(n860_8),
    .I0(pwm_1_apb_PWDATA_9_4),
    .I1(pwm_1_apb_PWDATA_2_34),
    .I2(n860_6) 
);
defparam n860_s3.INIT=8'h10;
  DFFCE config_reg_14_s0 (
    .Q(config_reg[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1235_6) 
);
  DFFCE config_reg_13_s0 (
    .Q(config_reg[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1235_6) 
);
  DFFCE config_reg_12_s0 (
    .Q(config_reg[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1235_6) 
);
  DFFCE config_reg_11_s0 (
    .Q(config_reg[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1235_6) 
);
  DFFCE config_reg_10_s0 (
    .Q(config_reg[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1235_6) 
);
  DFFCE config_reg_9_s0 (
    .Q(config_reg[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1235_6) 
);
  DFFCE config_reg_8_s0 (
    .Q(config_reg[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1235_6) 
);
  DFFCE config_reg_7_s0 (
    .Q(config_reg[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1235_6) 
);
  DFFCE config_reg_6_s0 (
    .Q(config_reg[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1235_6) 
);
  DFFCE config_reg_5_s0 (
    .Q(config_reg[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1235_6) 
);
  DFFCE config_reg_4_s0 (
    .Q(config_reg[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1235_6) 
);
  DFFCE config_reg_3_s0 (
    .Q(config_reg[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1235_6) 
);
  DFFCE config_reg_2_s0 (
    .Q(config_reg[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1235_6) 
);
  DFFCE config_reg_1_s0 (
    .Q(config_reg[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1235_6) 
);
  DFFCE config_reg_0_s0 (
    .Q(config_reg[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1235_6) 
);
  DFFCE sub_pwms_0_period_15_s0 (
    .Q(sub_pwms_0_period[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .CLEAR(n1235_6) 
);
  DFFCE sub_pwms_0_period_14_s0 (
    .Q(sub_pwms_0_period[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .CLEAR(n1235_6) 
);
  DFFCE sub_pwms_0_period_13_s0 (
    .Q(sub_pwms_0_period[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .CLEAR(n1235_6) 
);
  DFFCE sub_pwms_0_period_12_s0 (
    .Q(sub_pwms_0_period[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .CLEAR(n1235_6) 
);
  DFFCE sub_pwms_0_period_11_s0 (
    .Q(sub_pwms_0_period[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .CLEAR(n1235_6) 
);
  DFFPE sub_pwms_0_period_9_s0 (
    .Q(sub_pwms_0_period[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .PRESET(n1235_6) 
);
  DFFPE sub_pwms_0_period_8_s0 (
    .Q(sub_pwms_0_period[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .PRESET(n1235_6) 
);
  DFFPE sub_pwms_0_period_7_s0 (
    .Q(sub_pwms_0_period[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .PRESET(n1235_6) 
);
  DFFPE sub_pwms_0_period_6_s0 (
    .Q(sub_pwms_0_period[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .PRESET(n1235_6) 
);
  DFFCE sub_pwms_0_period_5_s0 (
    .Q(sub_pwms_0_period[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .CLEAR(n1235_6) 
);
  DFFPE sub_pwms_0_period_4_s0 (
    .Q(sub_pwms_0_period[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .PRESET(n1235_6) 
);
  DFFCE sub_pwms_0_period_3_s0 (
    .Q(sub_pwms_0_period[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .CLEAR(n1235_6) 
);
  DFFCE sub_pwms_0_period_2_s0 (
    .Q(sub_pwms_0_period[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .CLEAR(n1235_6) 
);
  DFFCE sub_pwms_0_period_1_s0 (
    .Q(sub_pwms_0_period[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .CLEAR(n1235_6) 
);
  DFFCE sub_pwms_0_period_0_s0 (
    .Q(sub_pwms_0_period[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .CLEAR(n1235_6) 
);
  DFFCE sub_pwms_0_counter_15_s0 (
    .Q(sub_pwms_0_counter[15]),
    .D(n1281_5),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l138_7),
    .CLEAR(n1235_6) 
);
  DFFCE sub_pwms_0_counter_14_s0 (
    .Q(sub_pwms_0_counter[14]),
    .D(n1282_8),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l138_7),
    .CLEAR(n1235_6) 
);
  DFFCE sub_pwms_0_counter_13_s0 (
    .Q(sub_pwms_0_counter[13]),
    .D(n1283_8),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l138_7),
    .CLEAR(n1235_6) 
);
  DFFCE sub_pwms_0_counter_12_s0 (
    .Q(sub_pwms_0_counter[12]),
    .D(n1284_5),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l138_7),
    .CLEAR(n1235_6) 
);
  DFFCE sub_pwms_0_counter_11_s0 (
    .Q(sub_pwms_0_counter[11]),
    .D(n1285_8),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l138_7),
    .CLEAR(n1235_6) 
);
  DFFCE sub_pwms_0_counter_10_s0 (
    .Q(sub_pwms_0_counter[10]),
    .D(n1286_10),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l138_7),
    .CLEAR(n1235_6) 
);
  DFFCE sub_pwms_0_counter_9_s0 (
    .Q(sub_pwms_0_counter[9]),
    .D(n1287_5),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l138_7),
    .CLEAR(n1235_6) 
);
  DFFCE sub_pwms_0_counter_8_s0 (
    .Q(sub_pwms_0_counter[8]),
    .D(n1288_8),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l138_7),
    .CLEAR(n1235_6) 
);
  DFFCE sub_pwms_0_counter_7_s0 (
    .Q(sub_pwms_0_counter[7]),
    .D(n1289_8),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l138_7),
    .CLEAR(n1235_6) 
);
  DFFCE sub_pwms_0_counter_6_s0 (
    .Q(sub_pwms_0_counter[6]),
    .D(n1290_8),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l138_7),
    .CLEAR(n1235_6) 
);
  DFFCE sub_pwms_0_counter_5_s0 (
    .Q(sub_pwms_0_counter[5]),
    .D(n1291_5),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l138_7),
    .CLEAR(n1235_6) 
);
  DFFCE sub_pwms_0_counter_4_s0 (
    .Q(sub_pwms_0_counter[4]),
    .D(n1292_8),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l138_7),
    .CLEAR(n1235_6) 
);
  DFFCE sub_pwms_0_counter_3_s0 (
    .Q(sub_pwms_0_counter[3]),
    .D(n1293_8),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l138_7),
    .CLEAR(n1235_6) 
);
  DFFCE sub_pwms_0_counter_2_s0 (
    .Q(sub_pwms_0_counter[2]),
    .D(n1294_5),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l138_7),
    .CLEAR(n1235_6) 
);
  DFFCE sub_pwms_0_counter_1_s0 (
    .Q(sub_pwms_0_counter[1]),
    .D(n1295_7),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l138_7),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_when_MyTopLevel_l97_15_s0 (
    .Q(_zz_when_MyTopLevel_l97[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_when_MyTopLevel_l97_14_s0 (
    .Q(_zz_when_MyTopLevel_l97[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_when_MyTopLevel_l97_13_s0 (
    .Q(_zz_when_MyTopLevel_l97[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_when_MyTopLevel_l97_12_s0 (
    .Q(_zz_when_MyTopLevel_l97[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_when_MyTopLevel_l97_11_s0 (
    .Q(_zz_when_MyTopLevel_l97[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .CLEAR(n1235_6) 
);
  DFFPE _zz_when_MyTopLevel_l97_10_s0 (
    .Q(_zz_when_MyTopLevel_l97[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .PRESET(n1235_6) 
);
  DFFPE _zz_when_MyTopLevel_l97_9_s0 (
    .Q(_zz_when_MyTopLevel_l97[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .PRESET(n1235_6) 
);
  DFFPE _zz_when_MyTopLevel_l97_8_s0 (
    .Q(_zz_when_MyTopLevel_l97[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .PRESET(n1235_6) 
);
  DFFPE _zz_when_MyTopLevel_l97_7_s0 (
    .Q(_zz_when_MyTopLevel_l97[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .PRESET(n1235_6) 
);
  DFFPE _zz_when_MyTopLevel_l97_6_s0 (
    .Q(_zz_when_MyTopLevel_l97[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .PRESET(n1235_6) 
);
  DFFCE _zz_when_MyTopLevel_l97_5_s0 (
    .Q(_zz_when_MyTopLevel_l97[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .CLEAR(n1235_6) 
);
  DFFPE _zz_when_MyTopLevel_l97_4_s0 (
    .Q(_zz_when_MyTopLevel_l97[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .PRESET(n1235_6) 
);
  DFFCE _zz_when_MyTopLevel_l97_3_s0 (
    .Q(_zz_when_MyTopLevel_l97[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_when_MyTopLevel_l97_2_s0 (
    .Q(_zz_when_MyTopLevel_l97[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_when_MyTopLevel_l97_1_s0 (
    .Q(_zz_when_MyTopLevel_l97[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_when_MyTopLevel_l97_0_s0 (
    .Q(_zz_when_MyTopLevel_l97[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_15_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[15]),
    .D(n1314_8),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_14_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[14]),
    .D(n1315_8),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_13_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[13]),
    .D(n1316_5),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_12_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[12]),
    .D(n1317_8),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_11_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[11]),
    .D(n1318_8),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_10_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[10]),
    .D(n1319_5),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_9_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[9]),
    .D(n1320_8),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_8_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[8]),
    .D(n1321_5),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_7_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[7]),
    .D(n1322_8),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_6_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[6]),
    .D(n1323_8),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_5_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[5]),
    .D(n1324_5),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_4_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[4]),
    .D(n1325_8),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_3_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[3]),
    .D(n1326_8),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_2_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[2]),
    .D(n1327_5),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_1_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[1]),
    .D(n1328_7),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_0_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[0]),
    .D(n1329_7),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1235_6) 
);
  DFFC pre_divicder_counter_4_s0 (
    .Q(pre_divicder_counter[4]),
    .D(n1242_5),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC pre_divicder_counter_3_s0 (
    .Q(pre_divicder_counter[3]),
    .D(n1243_5),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC pre_divicder_counter_2_s0 (
    .Q(pre_divicder_counter[2]),
    .D(n1244_5),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC pre_divicder_counter_1_s0 (
    .Q(pre_divicder_counter[1]),
    .D(n1245_5),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC pre_divicder_counter_0_s0 (
    .Q(pre_divicder_counter[0]),
    .D(n1246_5),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_15_s0 (
    .Q(pwm_area_ccrmap_regs_0[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_14_s0 (
    .Q(pwm_area_ccrmap_regs_0[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_13_s0 (
    .Q(pwm_area_ccrmap_regs_0[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_12_s0 (
    .Q(pwm_area_ccrmap_regs_0[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_11_s0 (
    .Q(pwm_area_ccrmap_regs_0[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_10_s0 (
    .Q(pwm_area_ccrmap_regs_0[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_9_s0 (
    .Q(pwm_area_ccrmap_regs_0[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_8_s0 (
    .Q(pwm_area_ccrmap_regs_0[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_7_s0 (
    .Q(pwm_area_ccrmap_regs_0[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_6_s0 (
    .Q(pwm_area_ccrmap_regs_0[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_5_s0 (
    .Q(pwm_area_ccrmap_regs_0[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_4_s0 (
    .Q(pwm_area_ccrmap_regs_0[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_3_s0 (
    .Q(pwm_area_ccrmap_regs_0[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_2_s0 (
    .Q(pwm_area_ccrmap_regs_0[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_1_s0 (
    .Q(pwm_area_ccrmap_regs_0[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_0_s0 (
    .Q(pwm_area_ccrmap_regs_0[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_0_ccr_15_s0 (
    .Q(pwm_area_channels_0_ccr[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_0_ccr_14_s0 (
    .Q(pwm_area_channels_0_ccr[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_0_ccr_13_s0 (
    .Q(pwm_area_channels_0_ccr[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_0_ccr_12_s0 (
    .Q(pwm_area_channels_0_ccr[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_0_ccr_11_s0 (
    .Q(pwm_area_channels_0_ccr[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_0_ccr_10_s0 (
    .Q(pwm_area_channels_0_ccr[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_0_ccr_9_s0 (
    .Q(pwm_area_channels_0_ccr[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_0_ccr_8_s0 (
    .Q(pwm_area_channels_0_ccr[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_0_ccr_7_s0 (
    .Q(pwm_area_channels_0_ccr[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_0_ccr_6_s0 (
    .Q(pwm_area_channels_0_ccr[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_0_ccr_5_s0 (
    .Q(pwm_area_channels_0_ccr[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_0_ccr_4_s0 (
    .Q(pwm_area_channels_0_ccr[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_0_ccr_3_s0 (
    .Q(pwm_area_channels_0_ccr[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_0_ccr_2_s0 (
    .Q(pwm_area_channels_0_ccr[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_0_ccr_1_s0 (
    .Q(pwm_area_channels_0_ccr[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_0_ccr_0_s0 (
    .Q(pwm_area_channels_0_ccr[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_1_ccr_15_s0 (
    .Q(pwm_area_channels_1_ccr[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_1_ccr_14_s0 (
    .Q(pwm_area_channels_1_ccr[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_1_ccr_13_s0 (
    .Q(pwm_area_channels_1_ccr[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_1_ccr_12_s0 (
    .Q(pwm_area_channels_1_ccr[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_1_ccr_11_s0 (
    .Q(pwm_area_channels_1_ccr[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_1_ccr_10_s0 (
    .Q(pwm_area_channels_1_ccr[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_1_ccr_9_s0 (
    .Q(pwm_area_channels_1_ccr[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_1_ccr_8_s0 (
    .Q(pwm_area_channels_1_ccr[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_1_ccr_7_s0 (
    .Q(pwm_area_channels_1_ccr[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_1_ccr_6_s0 (
    .Q(pwm_area_channels_1_ccr[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_1_ccr_5_s0 (
    .Q(pwm_area_channels_1_ccr[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_1_ccr_4_s0 (
    .Q(pwm_area_channels_1_ccr[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_1_ccr_3_s0 (
    .Q(pwm_area_channels_1_ccr[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_1_ccr_2_s0 (
    .Q(pwm_area_channels_1_ccr[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_1_ccr_1_s0 (
    .Q(pwm_area_channels_1_ccr[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_1_ccr_0_s0 (
    .Q(pwm_area_channels_1_ccr[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_2_ccr_15_s0 (
    .Q(pwm_area_channels_2_ccr[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_2_ccr_14_s0 (
    .Q(pwm_area_channels_2_ccr[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_2_ccr_13_s0 (
    .Q(pwm_area_channels_2_ccr[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_2_ccr_12_s0 (
    .Q(pwm_area_channels_2_ccr[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_2_ccr_11_s0 (
    .Q(pwm_area_channels_2_ccr[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_2_ccr_10_s0 (
    .Q(pwm_area_channels_2_ccr[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_2_ccr_9_s0 (
    .Q(pwm_area_channels_2_ccr[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_2_ccr_8_s0 (
    .Q(pwm_area_channels_2_ccr[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_2_ccr_7_s0 (
    .Q(pwm_area_channels_2_ccr[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_2_ccr_6_s0 (
    .Q(pwm_area_channels_2_ccr[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_2_ccr_5_s0 (
    .Q(pwm_area_channels_2_ccr[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_2_ccr_4_s0 (
    .Q(pwm_area_channels_2_ccr[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_2_ccr_3_s0 (
    .Q(pwm_area_channels_2_ccr[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_2_ccr_2_s0 (
    .Q(pwm_area_channels_2_ccr[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_2_ccr_1_s0 (
    .Q(pwm_area_channels_2_ccr[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_2_ccr_0_s0 (
    .Q(pwm_area_channels_2_ccr[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_3_ccr_15_s0 (
    .Q(pwm_area_channels_3_ccr[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_3_ccr_14_s0 (
    .Q(pwm_area_channels_3_ccr[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_3_ccr_13_s0 (
    .Q(pwm_area_channels_3_ccr[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_3_ccr_12_s0 (
    .Q(pwm_area_channels_3_ccr[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_3_ccr_11_s0 (
    .Q(pwm_area_channels_3_ccr[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_3_ccr_10_s0 (
    .Q(pwm_area_channels_3_ccr[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_3_ccr_9_s0 (
    .Q(pwm_area_channels_3_ccr[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_3_ccr_8_s0 (
    .Q(pwm_area_channels_3_ccr[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_3_ccr_7_s0 (
    .Q(pwm_area_channels_3_ccr[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_3_ccr_6_s0 (
    .Q(pwm_area_channels_3_ccr[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_3_ccr_5_s0 (
    .Q(pwm_area_channels_3_ccr[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_3_ccr_4_s0 (
    .Q(pwm_area_channels_3_ccr[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_3_ccr_3_s0 (
    .Q(pwm_area_channels_3_ccr[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_3_ccr_2_s0 (
    .Q(pwm_area_channels_3_ccr[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_3_ccr_1_s0 (
    .Q(pwm_area_channels_3_ccr[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_3_ccr_0_s0 (
    .Q(pwm_area_channels_3_ccr[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_4_ccr_15_s0 (
    .Q(pwm_area_channels_4_ccr[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_4_ccr_14_s0 (
    .Q(pwm_area_channels_4_ccr[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_4_ccr_13_s0 (
    .Q(pwm_area_channels_4_ccr[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_4_ccr_12_s0 (
    .Q(pwm_area_channels_4_ccr[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_4_ccr_11_s0 (
    .Q(pwm_area_channels_4_ccr[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_4_ccr_10_s0 (
    .Q(pwm_area_channels_4_ccr[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_4_ccr_9_s0 (
    .Q(pwm_area_channels_4_ccr[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_4_ccr_8_s0 (
    .Q(pwm_area_channels_4_ccr[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_4_ccr_7_s0 (
    .Q(pwm_area_channels_4_ccr[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_4_ccr_6_s0 (
    .Q(pwm_area_channels_4_ccr[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_4_ccr_5_s0 (
    .Q(pwm_area_channels_4_ccr[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_4_ccr_4_s0 (
    .Q(pwm_area_channels_4_ccr[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_4_ccr_3_s0 (
    .Q(pwm_area_channels_4_ccr[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_4_ccr_2_s0 (
    .Q(pwm_area_channels_4_ccr[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_4_ccr_1_s0 (
    .Q(pwm_area_channels_4_ccr[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_4_ccr_0_s0 (
    .Q(pwm_area_channels_4_ccr[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_5_ccr_15_s0 (
    .Q(pwm_area_channels_5_ccr[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_5_ccr_14_s0 (
    .Q(pwm_area_channels_5_ccr[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_5_ccr_13_s0 (
    .Q(pwm_area_channels_5_ccr[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_5_ccr_12_s0 (
    .Q(pwm_area_channels_5_ccr[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_5_ccr_11_s0 (
    .Q(pwm_area_channels_5_ccr[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_5_ccr_10_s0 (
    .Q(pwm_area_channels_5_ccr[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_5_ccr_9_s0 (
    .Q(pwm_area_channels_5_ccr[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_5_ccr_8_s0 (
    .Q(pwm_area_channels_5_ccr[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_5_ccr_7_s0 (
    .Q(pwm_area_channels_5_ccr[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_5_ccr_6_s0 (
    .Q(pwm_area_channels_5_ccr[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_5_ccr_5_s0 (
    .Q(pwm_area_channels_5_ccr[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_5_ccr_4_s0 (
    .Q(pwm_area_channels_5_ccr[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_5_ccr_3_s0 (
    .Q(pwm_area_channels_5_ccr[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_5_ccr_2_s0 (
    .Q(pwm_area_channels_5_ccr[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_5_ccr_1_s0 (
    .Q(pwm_area_channels_5_ccr[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_5_ccr_0_s0 (
    .Q(pwm_area_channels_5_ccr[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_6_ccr_15_s0 (
    .Q(pwm_area_channels_6_ccr[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_6_ccr_14_s0 (
    .Q(pwm_area_channels_6_ccr[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_6_ccr_13_s0 (
    .Q(pwm_area_channels_6_ccr[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_6_ccr_12_s0 (
    .Q(pwm_area_channels_6_ccr[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_6_ccr_11_s0 (
    .Q(pwm_area_channels_6_ccr[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_6_ccr_10_s0 (
    .Q(pwm_area_channels_6_ccr[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_6_ccr_9_s0 (
    .Q(pwm_area_channels_6_ccr[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_6_ccr_8_s0 (
    .Q(pwm_area_channels_6_ccr[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_6_ccr_7_s0 (
    .Q(pwm_area_channels_6_ccr[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_6_ccr_6_s0 (
    .Q(pwm_area_channels_6_ccr[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_6_ccr_5_s0 (
    .Q(pwm_area_channels_6_ccr[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_6_ccr_4_s0 (
    .Q(pwm_area_channels_6_ccr[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_6_ccr_3_s0 (
    .Q(pwm_area_channels_6_ccr[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_6_ccr_2_s0 (
    .Q(pwm_area_channels_6_ccr[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_6_ccr_1_s0 (
    .Q(pwm_area_channels_6_ccr[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_6_ccr_0_s0 (
    .Q(pwm_area_channels_6_ccr[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_7_ccr_15_s0 (
    .Q(pwm_area_channels_7_ccr[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_7_ccr_14_s0 (
    .Q(pwm_area_channels_7_ccr[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_7_ccr_13_s0 (
    .Q(pwm_area_channels_7_ccr[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_7_ccr_12_s0 (
    .Q(pwm_area_channels_7_ccr[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_7_ccr_11_s0 (
    .Q(pwm_area_channels_7_ccr[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_7_ccr_10_s0 (
    .Q(pwm_area_channels_7_ccr[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_7_ccr_9_s0 (
    .Q(pwm_area_channels_7_ccr[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_7_ccr_8_s0 (
    .Q(pwm_area_channels_7_ccr[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_7_ccr_7_s0 (
    .Q(pwm_area_channels_7_ccr[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_7_ccr_6_s0 (
    .Q(pwm_area_channels_7_ccr[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_7_ccr_5_s0 (
    .Q(pwm_area_channels_7_ccr[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_7_ccr_4_s0 (
    .Q(pwm_area_channels_7_ccr[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_7_ccr_3_s0 (
    .Q(pwm_area_channels_7_ccr[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_7_ccr_2_s0 (
    .Q(pwm_area_channels_7_ccr[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_7_ccr_1_s0 (
    .Q(pwm_area_channels_7_ccr[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_channels_7_ccr_0_s0 (
    .Q(pwm_area_channels_7_ccr[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_15_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_14_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_13_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_12_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_11_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_10_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_9_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_8_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_7_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_6_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_5_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_4_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_3_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_2_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_1_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_0_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_15_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_14_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_13_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_12_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_11_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_10_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_9_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_8_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_7_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_6_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_5_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_4_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_3_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_2_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_1_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_0_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1235_6) 
);
  DFFCE apb_operate_area_result_7_s0 (
    .Q(apb_operate_area_result[7]),
    .D(i2c_apb_io_apb_PRDATA[7]),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l233),
    .CLEAR(n1235_6) 
);
  DFFCE apb_operate_area_result_6_s0 (
    .Q(apb_operate_area_result[6]),
    .D(i2c_apb_io_apb_PRDATA[6]),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l233),
    .CLEAR(n1235_6) 
);
  DFFCE apb_operate_area_result_5_s0 (
    .Q(apb_operate_area_result[5]),
    .D(i2c_apb_io_apb_PRDATA[5]),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l233),
    .CLEAR(n1235_6) 
);
  DFFCE apb_operate_area_result_4_s0 (
    .Q(apb_operate_area_result[4]),
    .D(i2c_apb_io_apb_PRDATA[4]),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l233),
    .CLEAR(n1235_6) 
);
  DFFCE apb_operate_area_result_3_s0 (
    .Q(apb_operate_area_result[3]),
    .D(i2c_apb_io_apb_PRDATA[3]),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l233),
    .CLEAR(n1235_6) 
);
  DFFCE apb_operate_area_result_2_s0 (
    .Q(apb_operate_area_result[2]),
    .D(i2c_apb_io_apb_PRDATA[2]),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l233),
    .CLEAR(n1235_6) 
);
  DFFCE apb_operate_area_result_1_s0 (
    .Q(apb_operate_area_result[1]),
    .D(i2c_apb_io_apb_PRDATA[1]),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l233),
    .CLEAR(n1235_6) 
);
  DFFCE apb_operate_area_result_0_s0 (
    .Q(apb_operate_area_result[0]),
    .D(i2c_apb_io_apb_PRDATA[0]),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l233),
    .CLEAR(n1235_6) 
);
  DFFC int_ctrl_int_ctrl_state_1_s0 (
    .Q(int_ctrl_int_ctrl_state[1]),
    .D(n1423_8),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC int_1_regNext_s0 (
    .Q(int_1_regNext),
    .D(i2c_apb_io_interrupt),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFCE init_ok_s0 (
    .Q(init_ok),
    .D(VCC),
    .CLK(clk_osc),
    .CE(n1437_13),
    .CLEAR(n1235_6) 
);
  DFFC init_state_2_s0 (
    .Q(init_state[2]),
    .D(n1438_16),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFCE ctrl_reg_choose_addr_7_s0 (
    .Q(ctrl_reg_choose_addr[7]),
    .D(apb_operate_area_result[7]),
    .CLK(clk_osc),
    .CE(n2132_14),
    .CLEAR(n1235_6) 
);
  DFFCE ctrl_reg_choose_addr_6_s0 (
    .Q(ctrl_reg_choose_addr[6]),
    .D(apb_operate_area_result[6]),
    .CLK(clk_osc),
    .CE(n2132_14),
    .CLEAR(n1235_6) 
);
  DFFCE ctrl_reg_choose_addr_5_s0 (
    .Q(ctrl_reg_choose_addr[5]),
    .D(apb_operate_area_result[5]),
    .CLK(clk_osc),
    .CE(n2132_14),
    .CLEAR(n1235_6) 
);
  DFFCE ctrl_reg_choose_addr_4_s0 (
    .Q(ctrl_reg_choose_addr[4]),
    .D(apb_operate_area_result[4]),
    .CLK(clk_osc),
    .CE(n2132_14),
    .CLEAR(n1235_6) 
);
  DFFCE ctrl_reg_choose_addr_3_s0 (
    .Q(ctrl_reg_choose_addr[3]),
    .D(apb_operate_area_result[3]),
    .CLK(clk_osc),
    .CE(n2132_14),
    .CLEAR(n1235_6) 
);
  DFFCE ctrl_reg_choose_addr_2_s0 (
    .Q(ctrl_reg_choose_addr[2]),
    .D(apb_operate_area_result[2]),
    .CLK(clk_osc),
    .CE(n2132_14),
    .CLEAR(n1235_6) 
);
  DFFCE ctrl_reg_choose_addr_1_s0 (
    .Q(ctrl_reg_choose_addr[1]),
    .D(apb_operate_area_result[1]),
    .CLK(clk_osc),
    .CE(n2132_14),
    .CLEAR(n1235_6) 
);
  DFFCE ctrl_reg_choose_addr_0_s0 (
    .Q(ctrl_reg_choose_addr[0]),
    .D(apb_operate_area_result[0]),
    .CLK(clk_osc),
    .CE(n2132_14),
    .CLEAR(n1235_6) 
);
  DFFC ctrl_fsm_stateReg_2_s0 (
    .Q(ctrl_fsm_stateReg[2]),
    .D(n1184_5),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC ctrl_fsm_stateReg_1_s0 (
    .Q(ctrl_fsm_stateReg[1]),
    .D(n1185_10),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC ctrl_fsm_stateReg_0_s0 (
    .Q(ctrl_fsm_stateReg[0]),
    .D(n1186_5),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFF sub_pwms_0_period_buf_15_s0 (
    .Q(sub_pwms_0_period_buf[15]),
    .D(sub_pwms_0_period[15]),
    .CLK(clk_osc) 
);
  DFF sub_pwms_0_period_buf_14_s0 (
    .Q(sub_pwms_0_period_buf[14]),
    .D(sub_pwms_0_period[14]),
    .CLK(clk_osc) 
);
  DFF sub_pwms_0_period_buf_13_s0 (
    .Q(sub_pwms_0_period_buf[13]),
    .D(sub_pwms_0_period[13]),
    .CLK(clk_osc) 
);
  DFF sub_pwms_0_period_buf_12_s0 (
    .Q(sub_pwms_0_period_buf[12]),
    .D(sub_pwms_0_period[12]),
    .CLK(clk_osc) 
);
  DFF sub_pwms_0_period_buf_11_s0 (
    .Q(sub_pwms_0_period_buf[11]),
    .D(sub_pwms_0_period[11]),
    .CLK(clk_osc) 
);
  DFF sub_pwms_0_period_buf_10_s0 (
    .Q(sub_pwms_0_period_buf[10]),
    .D(sub_pwms_0_period[10]),
    .CLK(clk_osc) 
);
  DFF sub_pwms_0_period_buf_9_s0 (
    .Q(sub_pwms_0_period_buf[9]),
    .D(sub_pwms_0_period[9]),
    .CLK(clk_osc) 
);
  DFF sub_pwms_0_period_buf_8_s0 (
    .Q(sub_pwms_0_period_buf[8]),
    .D(sub_pwms_0_period[8]),
    .CLK(clk_osc) 
);
  DFF sub_pwms_0_period_buf_7_s0 (
    .Q(sub_pwms_0_period_buf[7]),
    .D(sub_pwms_0_period[7]),
    .CLK(clk_osc) 
);
  DFF sub_pwms_0_period_buf_6_s0 (
    .Q(sub_pwms_0_period_buf[6]),
    .D(sub_pwms_0_period[6]),
    .CLK(clk_osc) 
);
  DFF sub_pwms_0_period_buf_5_s0 (
    .Q(sub_pwms_0_period_buf[5]),
    .D(sub_pwms_0_period[5]),
    .CLK(clk_osc) 
);
  DFF sub_pwms_0_period_buf_4_s0 (
    .Q(sub_pwms_0_period_buf[4]),
    .D(sub_pwms_0_period[4]),
    .CLK(clk_osc) 
);
  DFF sub_pwms_0_period_buf_3_s0 (
    .Q(sub_pwms_0_period_buf[3]),
    .D(sub_pwms_0_period[3]),
    .CLK(clk_osc) 
);
  DFF sub_pwms_0_period_buf_2_s0 (
    .Q(sub_pwms_0_period_buf[2]),
    .D(sub_pwms_0_period[2]),
    .CLK(clk_osc) 
);
  DFF sub_pwms_0_period_buf_1_s0 (
    .Q(sub_pwms_0_period_buf[1]),
    .D(sub_pwms_0_period[1]),
    .CLK(clk_osc) 
);
  DFF sub_pwms_0_period_buf_0_s0 (
    .Q(sub_pwms_0_period_buf[0]),
    .D(sub_pwms_0_period[0]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_15_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[15]),
    .D(_zz_when_MyTopLevel_l97[15]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_14_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[14]),
    .D(_zz_when_MyTopLevel_l97[14]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_13_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[13]),
    .D(_zz_when_MyTopLevel_l97[13]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_12_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[12]),
    .D(_zz_when_MyTopLevel_l97[12]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_11_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[11]),
    .D(_zz_when_MyTopLevel_l97[11]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_10_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[10]),
    .D(_zz_when_MyTopLevel_l97[10]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_9_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[9]),
    .D(_zz_when_MyTopLevel_l97[9]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_8_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[8]),
    .D(_zz_when_MyTopLevel_l97[8]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_7_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[7]),
    .D(_zz_when_MyTopLevel_l97[7]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_6_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[6]),
    .D(_zz_when_MyTopLevel_l97[6]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_5_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[5]),
    .D(_zz_when_MyTopLevel_l97[5]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_4_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[4]),
    .D(_zz_when_MyTopLevel_l97[4]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_3_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[3]),
    .D(_zz_when_MyTopLevel_l97[3]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_2_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[2]),
    .D(_zz_when_MyTopLevel_l97[2]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_1_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[1]),
    .D(_zz_when_MyTopLevel_l97[1]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_0_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[0]),
    .D(_zz_when_MyTopLevel_l97[0]),
    .CLK(clk_osc) 
);
  DFFRE pwm_area_timeout_area_counter_31_s0 (
    .Q(pwm_area_timeout_area_counter[31]),
    .D(n2735_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_30_s0 (
    .Q(pwm_area_timeout_area_counter[30]),
    .D(n2736_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_29_s0 (
    .Q(pwm_area_timeout_area_counter[29]),
    .D(n2737_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_28_s0 (
    .Q(pwm_area_timeout_area_counter[28]),
    .D(n2738_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_27_s0 (
    .Q(pwm_area_timeout_area_counter[27]),
    .D(n2739_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_26_s0 (
    .Q(pwm_area_timeout_area_counter[26]),
    .D(n2740_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_25_s0 (
    .Q(pwm_area_timeout_area_counter[25]),
    .D(n2741_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_24_s0 (
    .Q(pwm_area_timeout_area_counter[24]),
    .D(n2742_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_23_s0 (
    .Q(pwm_area_timeout_area_counter[23]),
    .D(n2743_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_22_s0 (
    .Q(pwm_area_timeout_area_counter[22]),
    .D(n2744_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_21_s0 (
    .Q(pwm_area_timeout_area_counter[21]),
    .D(n2745_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_20_s0 (
    .Q(pwm_area_timeout_area_counter[20]),
    .D(n2746_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_19_s0 (
    .Q(pwm_area_timeout_area_counter[19]),
    .D(n2747_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_18_s0 (
    .Q(pwm_area_timeout_area_counter[18]),
    .D(n2748_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_17_s0 (
    .Q(pwm_area_timeout_area_counter[17]),
    .D(n2749_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_16_s0 (
    .Q(pwm_area_timeout_area_counter[16]),
    .D(n2750_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_15_s0 (
    .Q(pwm_area_timeout_area_counter[15]),
    .D(n2751_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_14_s0 (
    .Q(pwm_area_timeout_area_counter[14]),
    .D(n2752_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_13_s0 (
    .Q(pwm_area_timeout_area_counter[13]),
    .D(n2753_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_12_s0 (
    .Q(pwm_area_timeout_area_counter[12]),
    .D(n2754_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_11_s0 (
    .Q(pwm_area_timeout_area_counter[11]),
    .D(n2755_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_10_s0 (
    .Q(pwm_area_timeout_area_counter[10]),
    .D(n2756_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_9_s0 (
    .Q(pwm_area_timeout_area_counter[9]),
    .D(n2757_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_8_s0 (
    .Q(pwm_area_timeout_area_counter[8]),
    .D(n2758_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_7_s0 (
    .Q(pwm_area_timeout_area_counter[7]),
    .D(n2759_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_6_s0 (
    .Q(pwm_area_timeout_area_counter[6]),
    .D(n2760_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_5_s0 (
    .Q(pwm_area_timeout_area_counter[5]),
    .D(n2761_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_4_s0 (
    .Q(pwm_area_timeout_area_counter[4]),
    .D(n2762_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_3_s0 (
    .Q(pwm_area_timeout_area_counter[3]),
    .D(n2763_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_2_s0 (
    .Q(pwm_area_timeout_area_counter[2]),
    .D(n2764_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_1_s0 (
    .Q(pwm_area_timeout_area_counter[1]),
    .D(n2765_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFE ctrl_fsm_master_write_reg_temp_15_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[15]),
    .D(apb_operate_area_result[7]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_15_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_14_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[14]),
    .D(apb_operate_area_result[6]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_15_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_13_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[13]),
    .D(apb_operate_area_result[5]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_15_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_12_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[12]),
    .D(apb_operate_area_result[4]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_15_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_11_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[11]),
    .D(apb_operate_area_result[3]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_15_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_10_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[10]),
    .D(apb_operate_area_result[2]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_15_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_9_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[9]),
    .D(apb_operate_area_result[1]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_15_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_8_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[8]),
    .D(apb_operate_area_result[0]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_15_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_7_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[7]),
    .D(apb_operate_area_result[7]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_7_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_6_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[6]),
    .D(apb_operate_area_result[6]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_7_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_5_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[5]),
    .D(apb_operate_area_result[5]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_7_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_4_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[4]),
    .D(apb_operate_area_result[4]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_7_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_3_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[3]),
    .D(apb_operate_area_result[3]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_7_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_2_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[2]),
    .D(apb_operate_area_result[2]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_7_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_1_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[1]),
    .D(apb_operate_area_result[1]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_7_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_0_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[0]),
    .D(apb_operate_area_result[0]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_7_6) 
);
  DFFCE config_reg_15_s0 (
    .Q(config_reg[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1235_6) 
);
  DFFPE sub_pwms_0_period_10_s0 (
    .Q(sub_pwms_0_period[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .PRESET(n1235_6) 
);
  DFFCE pwm_area_timeout_area_flag_s1 (
    .Q(pwm_area_timeout_area_flag),
    .D(n1247_8),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_flag_10),
    .CLEAR(n1235_6) 
);
defparam pwm_area_timeout_area_flag_s1.INIT=1'b0;
  DFFCE int_ctrl_int_ctrl_state_0_s1 (
    .Q(int_ctrl_int_ctrl_state[0]),
    .D(n1413_9),
    .CLK(clk_osc),
    .CE(int_ctrl_int_ctrl_state_0_11),
    .CLEAR(n1235_6) 
);
defparam int_ctrl_int_ctrl_state_0_s1.INIT=1'b0;
  DFFCE ctrl_slave_drive_state_2_s1 (
    .Q(ctrl_slave_drive_state[2]),
    .D(n1480_5),
    .CLK(clk_osc),
    .CE(ctrl_slave_drive_state_3_16),
    .CLEAR(n1235_6) 
);
defparam ctrl_slave_drive_state_2_s1.INIT=1'b0;
  DFFCE ctrl_slave_drive_state_1_s1 (
    .Q(ctrl_slave_drive_state[1]),
    .D(n1481_5),
    .CLK(clk_osc),
    .CE(ctrl_slave_drive_state_3_16),
    .CLEAR(n1235_6) 
);
defparam ctrl_slave_drive_state_1_s1.INIT=1'b0;
  DFFCE ctrl_slave_drive_state_0_s1 (
    .Q(ctrl_slave_drive_state[0]),
    .D(n1482_5),
    .CLK(clk_osc),
    .CE(ctrl_slave_drive_state_3_16),
    .CLEAR(n1235_6) 
);
defparam ctrl_slave_drive_state_0_s1.INIT=1'b0;
  DFFCE ctrl_master_drive_state_2_s1 (
    .Q(ctrl_master_drive_state[2]),
    .D(n1515_5),
    .CLK(clk_osc),
    .CE(ctrl_master_drive_state_3_13),
    .CLEAR(n1235_6) 
);
defparam ctrl_master_drive_state_2_s1.INIT=1'b0;
  DFFCE ctrl_master_drive_state_0_s1 (
    .Q(ctrl_master_drive_state[0]),
    .D(n1517_5),
    .CLK(clk_osc),
    .CE(ctrl_master_drive_state_3_13),
    .CLEAR(n1235_6) 
);
defparam ctrl_master_drive_state_0_s1.INIT=1'b0;
  DFFCE ctrl_fsm_idle_state_2_s1 (
    .Q(ctrl_fsm_idle_state[2]),
    .D(n2370_15),
    .CLK(clk_osc),
    .CE(ctrl_fsm_idle_state_3_15),
    .CLEAR(n1235_6) 
);
defparam ctrl_fsm_idle_state_2_s1.INIT=1'b0;
  DFFCE ctrl_fsm_idle_state_1_s1 (
    .Q(ctrl_fsm_idle_state[1]),
    .D(n2371_15),
    .CLK(clk_osc),
    .CE(ctrl_fsm_idle_state_3_15),
    .CLEAR(n1235_6) 
);
defparam ctrl_fsm_idle_state_1_s1.INIT=1'b0;
  DFFCE ctrl_fsm_idle_state_0_s1 (
    .Q(ctrl_fsm_idle_state[0]),
    .D(n2372_15),
    .CLK(clk_osc),
    .CE(ctrl_fsm_idle_state_3_15),
    .CLEAR(n1235_6) 
);
defparam ctrl_fsm_idle_state_0_s1.INIT=1'b0;
  DFFCE ctrl_fsm_master_read_read_state_0_s1 (
    .Q(ctrl_fsm_master_read_read_state[0]),
    .D(n2142_17),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_read_read_state_0_8),
    .CLEAR(n1235_6) 
);
defparam ctrl_fsm_master_read_read_state_0_s1.INIT=1'b0;
  DFFCE ctrl_fsm_hit_hit_state_0_s1 (
    .Q(ctrl_fsm_hit_hit_state[0]),
    .D(n1247_8),
    .CLK(clk_osc),
    .CE(ctrl_fsm_hit_hit_state_0_8),
    .CLEAR(n1235_6) 
);
defparam ctrl_fsm_hit_hit_state_0_s1.INIT=1'b0;
  DFFCE ctrl_fsm_hit_hit_context_s1 (
    .Q(ctrl_fsm_hit_hit_context),
    .D(n2128_18),
    .CLK(clk_osc),
    .CE(ctrl_fsm_hit_hit_state_0_8),
    .CLEAR(n1235_6) 
);
defparam ctrl_fsm_hit_hit_context_s1.INIT=1'b0;
  DFFCE apb_operate_area_operating_s1 (
    .Q(apb_operate_area_operating_4),
    .D(n1379_5),
    .CLK(clk_osc),
    .CE(apb_operate_area_active_17),
    .CLEAR(n1235_6) 
);
  DFFCE ctrl_fsm_master_write_write_state_1_s1 (
    .Q(ctrl_fsm_master_write_write_state[1]),
    .D(n2377_8),
    .CLK(clk_osc),
    .CE(n2377_6),
    .CLEAR(n1235_6) 
);
  DFFCE ctrl_fsm_master_write_write_state_0_s1 (
    .Q(ctrl_fsm_master_write_write_state[0]),
    .D(n2378_8),
    .CLK(clk_osc),
    .CE(n2378_11),
    .CLEAR(n1235_6) 
);
  DFFC sub_pwms_0_counter_0_s1 (
    .Q(sub_pwms_0_counter[0]),
    .D(n1296_14),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
defparam sub_pwms_0_counter_0_s1.INIT=1'b0;
  DFFC init_state_1_s4 (
    .Q(init_state[1]),
    .D(n1439_19),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
defparam init_state_1_s4.INIT=1'b0;
  DFFC init_state_0_s4 (
    .Q(init_state[0]),
    .D(n1440_17),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
defparam init_state_0_s4.INIT=1'b0;
  DFFR pwm_area_timeout_area_counter_0_s1 (
    .Q(pwm_area_timeout_area_counter[0]),
    .D(n2766_8),
    .CLK(clk_osc),
    .RESET(when_StateMachine_l230_3) 
);
defparam pwm_area_timeout_area_counter_0_s1.INIT=1'b0;
  DFFC ctrl_master_drive_state_1_s3 (
    .Q(ctrl_master_drive_state[1]),
    .D(n1516_9),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
defparam ctrl_master_drive_state_1_s3.INIT=1'b0;
  ALU n2765_s (
    .SUM(n2765_1),
    .COUT(n2765_2),
    .I0(pwm_area_timeout_area_counter[1]),
    .I1(pwm_area_timeout_area_counter[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n2765_s.ALU_MODE=0;
  ALU n2764_s (
    .SUM(n2764_1),
    .COUT(n2764_2),
    .I0(pwm_area_timeout_area_counter[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n2765_2) 
);
defparam n2764_s.ALU_MODE=0;
  ALU n2763_s (
    .SUM(n2763_1),
    .COUT(n2763_2),
    .I0(pwm_area_timeout_area_counter[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n2764_2) 
);
defparam n2763_s.ALU_MODE=0;
  ALU n2762_s (
    .SUM(n2762_1),
    .COUT(n2762_2),
    .I0(pwm_area_timeout_area_counter[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n2763_2) 
);
defparam n2762_s.ALU_MODE=0;
  ALU n2761_s (
    .SUM(n2761_1),
    .COUT(n2761_2),
    .I0(pwm_area_timeout_area_counter[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n2762_2) 
);
defparam n2761_s.ALU_MODE=0;
  ALU n2760_s (
    .SUM(n2760_1),
    .COUT(n2760_2),
    .I0(pwm_area_timeout_area_counter[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n2761_2) 
);
defparam n2760_s.ALU_MODE=0;
  ALU n2759_s (
    .SUM(n2759_1),
    .COUT(n2759_2),
    .I0(pwm_area_timeout_area_counter[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n2760_2) 
);
defparam n2759_s.ALU_MODE=0;
  ALU n2758_s (
    .SUM(n2758_1),
    .COUT(n2758_2),
    .I0(pwm_area_timeout_area_counter[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n2759_2) 
);
defparam n2758_s.ALU_MODE=0;
  ALU n2757_s (
    .SUM(n2757_1),
    .COUT(n2757_2),
    .I0(pwm_area_timeout_area_counter[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n2758_2) 
);
defparam n2757_s.ALU_MODE=0;
  ALU n2756_s (
    .SUM(n2756_1),
    .COUT(n2756_2),
    .I0(pwm_area_timeout_area_counter[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n2757_2) 
);
defparam n2756_s.ALU_MODE=0;
  ALU n2755_s (
    .SUM(n2755_1),
    .COUT(n2755_2),
    .I0(pwm_area_timeout_area_counter[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n2756_2) 
);
defparam n2755_s.ALU_MODE=0;
  ALU n2754_s (
    .SUM(n2754_1),
    .COUT(n2754_2),
    .I0(pwm_area_timeout_area_counter[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n2755_2) 
);
defparam n2754_s.ALU_MODE=0;
  ALU n2753_s (
    .SUM(n2753_1),
    .COUT(n2753_2),
    .I0(pwm_area_timeout_area_counter[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n2754_2) 
);
defparam n2753_s.ALU_MODE=0;
  ALU n2752_s (
    .SUM(n2752_1),
    .COUT(n2752_2),
    .I0(pwm_area_timeout_area_counter[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n2753_2) 
);
defparam n2752_s.ALU_MODE=0;
  ALU n2751_s (
    .SUM(n2751_1),
    .COUT(n2751_2),
    .I0(pwm_area_timeout_area_counter[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n2752_2) 
);
defparam n2751_s.ALU_MODE=0;
  ALU n2750_s (
    .SUM(n2750_1),
    .COUT(n2750_2),
    .I0(pwm_area_timeout_area_counter[16]),
    .I1(GND),
    .I3(GND),
    .CIN(n2751_2) 
);
defparam n2750_s.ALU_MODE=0;
  ALU n2749_s (
    .SUM(n2749_1),
    .COUT(n2749_2),
    .I0(pwm_area_timeout_area_counter[17]),
    .I1(GND),
    .I3(GND),
    .CIN(n2750_2) 
);
defparam n2749_s.ALU_MODE=0;
  ALU n2748_s (
    .SUM(n2748_1),
    .COUT(n2748_2),
    .I0(pwm_area_timeout_area_counter[18]),
    .I1(GND),
    .I3(GND),
    .CIN(n2749_2) 
);
defparam n2748_s.ALU_MODE=0;
  ALU n2747_s (
    .SUM(n2747_1),
    .COUT(n2747_2),
    .I0(pwm_area_timeout_area_counter[19]),
    .I1(GND),
    .I3(GND),
    .CIN(n2748_2) 
);
defparam n2747_s.ALU_MODE=0;
  ALU n2746_s (
    .SUM(n2746_1),
    .COUT(n2746_2),
    .I0(pwm_area_timeout_area_counter[20]),
    .I1(GND),
    .I3(GND),
    .CIN(n2747_2) 
);
defparam n2746_s.ALU_MODE=0;
  ALU n2745_s (
    .SUM(n2745_1),
    .COUT(n2745_2),
    .I0(pwm_area_timeout_area_counter[21]),
    .I1(GND),
    .I3(GND),
    .CIN(n2746_2) 
);
defparam n2745_s.ALU_MODE=0;
  ALU n2744_s (
    .SUM(n2744_1),
    .COUT(n2744_2),
    .I0(pwm_area_timeout_area_counter[22]),
    .I1(GND),
    .I3(GND),
    .CIN(n2745_2) 
);
defparam n2744_s.ALU_MODE=0;
  ALU n2743_s (
    .SUM(n2743_1),
    .COUT(n2743_2),
    .I0(pwm_area_timeout_area_counter[23]),
    .I1(GND),
    .I3(GND),
    .CIN(n2744_2) 
);
defparam n2743_s.ALU_MODE=0;
  ALU n2742_s (
    .SUM(n2742_1),
    .COUT(n2742_2),
    .I0(pwm_area_timeout_area_counter[24]),
    .I1(GND),
    .I3(GND),
    .CIN(n2743_2) 
);
defparam n2742_s.ALU_MODE=0;
  ALU n2741_s (
    .SUM(n2741_1),
    .COUT(n2741_2),
    .I0(pwm_area_timeout_area_counter[25]),
    .I1(GND),
    .I3(GND),
    .CIN(n2742_2) 
);
defparam n2741_s.ALU_MODE=0;
  ALU n2740_s (
    .SUM(n2740_1),
    .COUT(n2740_2),
    .I0(pwm_area_timeout_area_counter[26]),
    .I1(GND),
    .I3(GND),
    .CIN(n2741_2) 
);
defparam n2740_s.ALU_MODE=0;
  ALU n2739_s (
    .SUM(n2739_1),
    .COUT(n2739_2),
    .I0(pwm_area_timeout_area_counter[27]),
    .I1(GND),
    .I3(GND),
    .CIN(n2740_2) 
);
defparam n2739_s.ALU_MODE=0;
  ALU n2738_s (
    .SUM(n2738_1),
    .COUT(n2738_2),
    .I0(pwm_area_timeout_area_counter[28]),
    .I1(GND),
    .I3(GND),
    .CIN(n2739_2) 
);
defparam n2738_s.ALU_MODE=0;
  ALU n2737_s (
    .SUM(n2737_1),
    .COUT(n2737_2),
    .I0(pwm_area_timeout_area_counter[29]),
    .I1(GND),
    .I3(GND),
    .CIN(n2738_2) 
);
defparam n2737_s.ALU_MODE=0;
  ALU n2736_s (
    .SUM(n2736_1),
    .COUT(n2736_2),
    .I0(pwm_area_timeout_area_counter[30]),
    .I1(GND),
    .I3(GND),
    .CIN(n2737_2) 
);
defparam n2736_s.ALU_MODE=0;
  ALU n2735_s (
    .SUM(n2735_1),
    .COUT(n2735_0_COUT),
    .I0(pwm_area_timeout_area_counter[31]),
    .I1(GND),
    .I3(GND),
    .CIN(n2736_2) 
);
defparam n2735_s.ALU_MODE=0;
  ALU n236_s0 (
    .SUM(n236_1_SUM),
    .COUT(n236_3),
    .I0(pre_divicder_counter[0]),
    .I1(config_reg[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n236_s0.ALU_MODE=3;
  ALU n237_s0 (
    .SUM(n237_1_SUM),
    .COUT(n237_3),
    .I0(pre_divicder_counter[1]),
    .I1(config_reg[1]),
    .I3(GND),
    .CIN(n236_3) 
);
defparam n237_s0.ALU_MODE=3;
  ALU n238_s0 (
    .SUM(n238_1_SUM),
    .COUT(n238_3),
    .I0(pre_divicder_counter[2]),
    .I1(config_reg[2]),
    .I3(GND),
    .CIN(n237_3) 
);
defparam n238_s0.ALU_MODE=3;
  ALU n239_s0 (
    .SUM(n239_1_SUM),
    .COUT(n239_3),
    .I0(pre_divicder_counter[3]),
    .I1(config_reg[3]),
    .I3(GND),
    .CIN(n238_3) 
);
defparam n239_s0.ALU_MODE=3;
  ALU n240_s0 (
    .SUM(n240_1_SUM),
    .COUT(n240_3),
    .I0(pre_divicder_counter[4]),
    .I1(config_reg[4]),
    .I3(GND),
    .CIN(n239_3) 
);
defparam n240_s0.ALU_MODE=3;
  ALU n435_s0 (
    .SUM(n435_1_SUM),
    .COUT(n435_3),
    .I0(pwm_area_timeout_area_counter[0]),
    .I1(pwm_area_timeout_area_cnt_max_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n435_s0.ALU_MODE=3;
  ALU n436_s0 (
    .SUM(n436_1_SUM),
    .COUT(n436_3),
    .I0(pwm_area_timeout_area_counter[1]),
    .I1(pwm_area_timeout_area_cnt_max_0[1]),
    .I3(GND),
    .CIN(n435_3) 
);
defparam n436_s0.ALU_MODE=3;
  ALU n437_s0 (
    .SUM(n437_1_SUM),
    .COUT(n437_3),
    .I0(pwm_area_timeout_area_counter[2]),
    .I1(pwm_area_timeout_area_cnt_max_0[2]),
    .I3(GND),
    .CIN(n436_3) 
);
defparam n437_s0.ALU_MODE=3;
  ALU n438_s0 (
    .SUM(n438_1_SUM),
    .COUT(n438_3),
    .I0(pwm_area_timeout_area_counter[3]),
    .I1(pwm_area_timeout_area_cnt_max_0[3]),
    .I3(GND),
    .CIN(n437_3) 
);
defparam n438_s0.ALU_MODE=3;
  ALU n439_s0 (
    .SUM(n439_1_SUM),
    .COUT(n439_3),
    .I0(pwm_area_timeout_area_counter[4]),
    .I1(pwm_area_timeout_area_cnt_max_0[4]),
    .I3(GND),
    .CIN(n438_3) 
);
defparam n439_s0.ALU_MODE=3;
  ALU n440_s0 (
    .SUM(n440_1_SUM),
    .COUT(n440_3),
    .I0(pwm_area_timeout_area_counter[5]),
    .I1(pwm_area_timeout_area_cnt_max_0[5]),
    .I3(GND),
    .CIN(n439_3) 
);
defparam n440_s0.ALU_MODE=3;
  ALU n441_s0 (
    .SUM(n441_1_SUM),
    .COUT(n441_3),
    .I0(pwm_area_timeout_area_counter[6]),
    .I1(pwm_area_timeout_area_cnt_max_0[6]),
    .I3(GND),
    .CIN(n440_3) 
);
defparam n441_s0.ALU_MODE=3;
  ALU n442_s0 (
    .SUM(n442_1_SUM),
    .COUT(n442_3),
    .I0(pwm_area_timeout_area_counter[7]),
    .I1(pwm_area_timeout_area_cnt_max_0[7]),
    .I3(GND),
    .CIN(n441_3) 
);
defparam n442_s0.ALU_MODE=3;
  ALU n443_s0 (
    .SUM(n443_1_SUM),
    .COUT(n443_3),
    .I0(pwm_area_timeout_area_counter[8]),
    .I1(pwm_area_timeout_area_cnt_max_0[8]),
    .I3(GND),
    .CIN(n442_3) 
);
defparam n443_s0.ALU_MODE=3;
  ALU n444_s0 (
    .SUM(n444_1_SUM),
    .COUT(n444_3),
    .I0(pwm_area_timeout_area_counter[9]),
    .I1(pwm_area_timeout_area_cnt_max_0[9]),
    .I3(GND),
    .CIN(n443_3) 
);
defparam n444_s0.ALU_MODE=3;
  ALU n445_s0 (
    .SUM(n445_1_SUM),
    .COUT(n445_3),
    .I0(pwm_area_timeout_area_counter[10]),
    .I1(pwm_area_timeout_area_cnt_max_0[10]),
    .I3(GND),
    .CIN(n444_3) 
);
defparam n445_s0.ALU_MODE=3;
  ALU n446_s0 (
    .SUM(n446_1_SUM),
    .COUT(n446_3),
    .I0(pwm_area_timeout_area_counter[11]),
    .I1(pwm_area_timeout_area_cnt_max_0[11]),
    .I3(GND),
    .CIN(n445_3) 
);
defparam n446_s0.ALU_MODE=3;
  ALU n447_s0 (
    .SUM(n447_1_SUM),
    .COUT(n447_3),
    .I0(pwm_area_timeout_area_counter[12]),
    .I1(pwm_area_timeout_area_cnt_max_0[12]),
    .I3(GND),
    .CIN(n446_3) 
);
defparam n447_s0.ALU_MODE=3;
  ALU n448_s0 (
    .SUM(n448_1_SUM),
    .COUT(n448_3),
    .I0(pwm_area_timeout_area_counter[13]),
    .I1(pwm_area_timeout_area_cnt_max_0[13]),
    .I3(GND),
    .CIN(n447_3) 
);
defparam n448_s0.ALU_MODE=3;
  ALU n449_s0 (
    .SUM(n449_1_SUM),
    .COUT(n449_3),
    .I0(pwm_area_timeout_area_counter[14]),
    .I1(pwm_area_timeout_area_cnt_max_0[14]),
    .I3(GND),
    .CIN(n448_3) 
);
defparam n449_s0.ALU_MODE=3;
  ALU n450_s0 (
    .SUM(n450_1_SUM),
    .COUT(n450_3),
    .I0(pwm_area_timeout_area_counter[15]),
    .I1(pwm_area_timeout_area_cnt_max_0[15]),
    .I3(GND),
    .CIN(n449_3) 
);
defparam n450_s0.ALU_MODE=3;
  ALU n451_s0 (
    .SUM(n451_1_SUM),
    .COUT(n451_3),
    .I0(pwm_area_timeout_area_counter[16]),
    .I1(pwm_area_timeout_area_cnt_max_1[0]),
    .I3(GND),
    .CIN(n450_3) 
);
defparam n451_s0.ALU_MODE=3;
  ALU n452_s0 (
    .SUM(n452_1_SUM),
    .COUT(n452_3),
    .I0(pwm_area_timeout_area_counter[17]),
    .I1(pwm_area_timeout_area_cnt_max_1[1]),
    .I3(GND),
    .CIN(n451_3) 
);
defparam n452_s0.ALU_MODE=3;
  ALU n453_s0 (
    .SUM(n453_1_SUM),
    .COUT(n453_3),
    .I0(pwm_area_timeout_area_counter[18]),
    .I1(pwm_area_timeout_area_cnt_max_1[2]),
    .I3(GND),
    .CIN(n452_3) 
);
defparam n453_s0.ALU_MODE=3;
  ALU n454_s0 (
    .SUM(n454_1_SUM),
    .COUT(n454_3),
    .I0(pwm_area_timeout_area_counter[19]),
    .I1(pwm_area_timeout_area_cnt_max_1[3]),
    .I3(GND),
    .CIN(n453_3) 
);
defparam n454_s0.ALU_MODE=3;
  ALU n455_s0 (
    .SUM(n455_1_SUM),
    .COUT(n455_3),
    .I0(pwm_area_timeout_area_counter[20]),
    .I1(pwm_area_timeout_area_cnt_max_1[4]),
    .I3(GND),
    .CIN(n454_3) 
);
defparam n455_s0.ALU_MODE=3;
  ALU n456_s0 (
    .SUM(n456_1_SUM),
    .COUT(n456_3),
    .I0(pwm_area_timeout_area_counter[21]),
    .I1(pwm_area_timeout_area_cnt_max_1[5]),
    .I3(GND),
    .CIN(n455_3) 
);
defparam n456_s0.ALU_MODE=3;
  ALU n457_s0 (
    .SUM(n457_1_SUM),
    .COUT(n457_3),
    .I0(pwm_area_timeout_area_counter[22]),
    .I1(pwm_area_timeout_area_cnt_max_1[6]),
    .I3(GND),
    .CIN(n456_3) 
);
defparam n457_s0.ALU_MODE=3;
  ALU n458_s0 (
    .SUM(n458_1_SUM),
    .COUT(n458_3),
    .I0(pwm_area_timeout_area_counter[23]),
    .I1(pwm_area_timeout_area_cnt_max_1[7]),
    .I3(GND),
    .CIN(n457_3) 
);
defparam n458_s0.ALU_MODE=3;
  ALU n459_s0 (
    .SUM(n459_1_SUM),
    .COUT(n459_3),
    .I0(pwm_area_timeout_area_counter[24]),
    .I1(pwm_area_timeout_area_cnt_max_1[8]),
    .I3(GND),
    .CIN(n458_3) 
);
defparam n459_s0.ALU_MODE=3;
  ALU n460_s0 (
    .SUM(n460_1_SUM),
    .COUT(n460_3),
    .I0(pwm_area_timeout_area_counter[25]),
    .I1(pwm_area_timeout_area_cnt_max_1[9]),
    .I3(GND),
    .CIN(n459_3) 
);
defparam n460_s0.ALU_MODE=3;
  ALU n461_s0 (
    .SUM(n461_1_SUM),
    .COUT(n461_3),
    .I0(pwm_area_timeout_area_counter[26]),
    .I1(pwm_area_timeout_area_cnt_max_1[10]),
    .I3(GND),
    .CIN(n460_3) 
);
defparam n461_s0.ALU_MODE=3;
  ALU n462_s0 (
    .SUM(n462_1_SUM),
    .COUT(n462_3),
    .I0(pwm_area_timeout_area_counter[27]),
    .I1(pwm_area_timeout_area_cnt_max_1[11]),
    .I3(GND),
    .CIN(n461_3) 
);
defparam n462_s0.ALU_MODE=3;
  ALU n463_s0 (
    .SUM(n463_1_SUM),
    .COUT(n463_3),
    .I0(pwm_area_timeout_area_counter[28]),
    .I1(pwm_area_timeout_area_cnt_max_1[12]),
    .I3(GND),
    .CIN(n462_3) 
);
defparam n463_s0.ALU_MODE=3;
  ALU n464_s0 (
    .SUM(n464_1_SUM),
    .COUT(n464_3),
    .I0(pwm_area_timeout_area_counter[29]),
    .I1(pwm_area_timeout_area_cnt_max_1[13]),
    .I3(GND),
    .CIN(n463_3) 
);
defparam n464_s0.ALU_MODE=3;
  ALU n465_s0 (
    .SUM(n465_1_SUM),
    .COUT(n465_3),
    .I0(pwm_area_timeout_area_counter[30]),
    .I1(pwm_area_timeout_area_cnt_max_1[14]),
    .I3(GND),
    .CIN(n464_3) 
);
defparam n465_s0.ALU_MODE=3;
  ALU n466_s0 (
    .SUM(n466_1_SUM),
    .COUT(n466_3),
    .I0(pwm_area_timeout_area_counter[31]),
    .I1(pwm_area_timeout_area_cnt_max_1[15]),
    .I3(GND),
    .CIN(n465_3) 
);
defparam n466_s0.ALU_MODE=3;
  ALU n468_s0 (
    .SUM(n468_1_SUM),
    .COUT(n468_3),
    .I0(sub_pwms_0_counter[0]),
    .I1(sub_pwms_0_period[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n468_s0.ALU_MODE=3;
  ALU n469_s0 (
    .SUM(n469_1_SUM),
    .COUT(n469_3),
    .I0(sub_pwms_0_counter[1]),
    .I1(sub_pwms_0_period[1]),
    .I3(GND),
    .CIN(n468_3) 
);
defparam n469_s0.ALU_MODE=3;
  ALU n470_s0 (
    .SUM(n470_1_SUM),
    .COUT(n470_3),
    .I0(sub_pwms_0_counter[2]),
    .I1(sub_pwms_0_period[2]),
    .I3(GND),
    .CIN(n469_3) 
);
defparam n470_s0.ALU_MODE=3;
  ALU n471_s0 (
    .SUM(n471_1_SUM),
    .COUT(n471_3),
    .I0(sub_pwms_0_counter[3]),
    .I1(sub_pwms_0_period[3]),
    .I3(GND),
    .CIN(n470_3) 
);
defparam n471_s0.ALU_MODE=3;
  ALU n472_s0 (
    .SUM(n472_1_SUM),
    .COUT(n472_3),
    .I0(sub_pwms_0_counter[4]),
    .I1(sub_pwms_0_period[4]),
    .I3(GND),
    .CIN(n471_3) 
);
defparam n472_s0.ALU_MODE=3;
  ALU n473_s0 (
    .SUM(n473_1_SUM),
    .COUT(n473_3),
    .I0(sub_pwms_0_counter[5]),
    .I1(sub_pwms_0_period[5]),
    .I3(GND),
    .CIN(n472_3) 
);
defparam n473_s0.ALU_MODE=3;
  ALU n474_s0 (
    .SUM(n474_1_SUM),
    .COUT(n474_3),
    .I0(sub_pwms_0_counter[6]),
    .I1(sub_pwms_0_period[6]),
    .I3(GND),
    .CIN(n473_3) 
);
defparam n474_s0.ALU_MODE=3;
  ALU n475_s0 (
    .SUM(n475_1_SUM),
    .COUT(n475_3),
    .I0(sub_pwms_0_counter[7]),
    .I1(sub_pwms_0_period[7]),
    .I3(GND),
    .CIN(n474_3) 
);
defparam n475_s0.ALU_MODE=3;
  ALU n476_s0 (
    .SUM(n476_1_SUM),
    .COUT(n476_3),
    .I0(sub_pwms_0_counter[8]),
    .I1(sub_pwms_0_period[8]),
    .I3(GND),
    .CIN(n475_3) 
);
defparam n476_s0.ALU_MODE=3;
  ALU n477_s0 (
    .SUM(n477_1_SUM),
    .COUT(n477_3),
    .I0(sub_pwms_0_counter[9]),
    .I1(sub_pwms_0_period[9]),
    .I3(GND),
    .CIN(n476_3) 
);
defparam n477_s0.ALU_MODE=3;
  ALU n478_s0 (
    .SUM(n478_1_SUM),
    .COUT(n478_3),
    .I0(sub_pwms_0_counter[10]),
    .I1(sub_pwms_0_period[10]),
    .I3(GND),
    .CIN(n477_3) 
);
defparam n478_s0.ALU_MODE=3;
  ALU n479_s0 (
    .SUM(n479_1_SUM),
    .COUT(n479_3),
    .I0(sub_pwms_0_counter[11]),
    .I1(sub_pwms_0_period[11]),
    .I3(GND),
    .CIN(n478_3) 
);
defparam n479_s0.ALU_MODE=3;
  ALU n480_s0 (
    .SUM(n480_1_SUM),
    .COUT(n480_3),
    .I0(sub_pwms_0_counter[12]),
    .I1(sub_pwms_0_period[12]),
    .I3(GND),
    .CIN(n479_3) 
);
defparam n480_s0.ALU_MODE=3;
  ALU n481_s0 (
    .SUM(n481_1_SUM),
    .COUT(n481_3),
    .I0(sub_pwms_0_counter[13]),
    .I1(sub_pwms_0_period[13]),
    .I3(GND),
    .CIN(n480_3) 
);
defparam n481_s0.ALU_MODE=3;
  ALU n482_s0 (
    .SUM(n482_1_SUM),
    .COUT(n482_3),
    .I0(sub_pwms_0_counter[14]),
    .I1(sub_pwms_0_period[14]),
    .I3(GND),
    .CIN(n481_3) 
);
defparam n482_s0.ALU_MODE=3;
  ALU n483_s0 (
    .SUM(n483_1_SUM),
    .COUT(n483_3),
    .I0(sub_pwms_0_counter[15]),
    .I1(sub_pwms_0_period[15]),
    .I3(GND),
    .CIN(n482_3) 
);
defparam n483_s0.ALU_MODE=3;
  ALU n485_s0 (
    .SUM(n485_1_SUM),
    .COUT(n485_3),
    .I0(sub_pwms_0_period_buf[0]),
    .I1(sub_pwms_0_period[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n485_s0.ALU_MODE=3;
  ALU n486_s0 (
    .SUM(n486_1_SUM),
    .COUT(n486_3),
    .I0(sub_pwms_0_period_buf[1]),
    .I1(sub_pwms_0_period[1]),
    .I3(GND),
    .CIN(n485_3) 
);
defparam n486_s0.ALU_MODE=3;
  ALU n487_s0 (
    .SUM(n487_1_SUM),
    .COUT(n487_3),
    .I0(sub_pwms_0_period_buf[2]),
    .I1(sub_pwms_0_period[2]),
    .I3(GND),
    .CIN(n486_3) 
);
defparam n487_s0.ALU_MODE=3;
  ALU n488_s0 (
    .SUM(n488_1_SUM),
    .COUT(n488_3),
    .I0(sub_pwms_0_period_buf[3]),
    .I1(sub_pwms_0_period[3]),
    .I3(GND),
    .CIN(n487_3) 
);
defparam n488_s0.ALU_MODE=3;
  ALU n489_s0 (
    .SUM(n489_1_SUM),
    .COUT(n489_3),
    .I0(sub_pwms_0_period_buf[4]),
    .I1(sub_pwms_0_period[4]),
    .I3(GND),
    .CIN(n488_3) 
);
defparam n489_s0.ALU_MODE=3;
  ALU n490_s0 (
    .SUM(n490_1_SUM),
    .COUT(n490_3),
    .I0(sub_pwms_0_period_buf[5]),
    .I1(sub_pwms_0_period[5]),
    .I3(GND),
    .CIN(n489_3) 
);
defparam n490_s0.ALU_MODE=3;
  ALU n491_s0 (
    .SUM(n491_1_SUM),
    .COUT(n491_3),
    .I0(sub_pwms_0_period_buf[6]),
    .I1(sub_pwms_0_period[6]),
    .I3(GND),
    .CIN(n490_3) 
);
defparam n491_s0.ALU_MODE=3;
  ALU n492_s0 (
    .SUM(n492_1_SUM),
    .COUT(n492_3),
    .I0(sub_pwms_0_period_buf[7]),
    .I1(sub_pwms_0_period[7]),
    .I3(GND),
    .CIN(n491_3) 
);
defparam n492_s0.ALU_MODE=3;
  ALU n493_s0 (
    .SUM(n493_1_SUM),
    .COUT(n493_3),
    .I0(sub_pwms_0_period_buf[8]),
    .I1(sub_pwms_0_period[8]),
    .I3(GND),
    .CIN(n492_3) 
);
defparam n493_s0.ALU_MODE=3;
  ALU n494_s0 (
    .SUM(n494_1_SUM),
    .COUT(n494_3),
    .I0(sub_pwms_0_period_buf[9]),
    .I1(sub_pwms_0_period[9]),
    .I3(GND),
    .CIN(n493_3) 
);
defparam n494_s0.ALU_MODE=3;
  ALU n495_s0 (
    .SUM(n495_1_SUM),
    .COUT(n495_3),
    .I0(sub_pwms_0_period_buf[10]),
    .I1(sub_pwms_0_period[10]),
    .I3(GND),
    .CIN(n494_3) 
);
defparam n495_s0.ALU_MODE=3;
  ALU n496_s0 (
    .SUM(n496_1_SUM),
    .COUT(n496_3),
    .I0(sub_pwms_0_period_buf[11]),
    .I1(sub_pwms_0_period[11]),
    .I3(GND),
    .CIN(n495_3) 
);
defparam n496_s0.ALU_MODE=3;
  ALU n497_s0 (
    .SUM(n497_1_SUM),
    .COUT(n497_3),
    .I0(sub_pwms_0_period_buf[12]),
    .I1(sub_pwms_0_period[12]),
    .I3(GND),
    .CIN(n496_3) 
);
defparam n497_s0.ALU_MODE=3;
  ALU n498_s0 (
    .SUM(n498_1_SUM),
    .COUT(n498_3),
    .I0(sub_pwms_0_period_buf[13]),
    .I1(sub_pwms_0_period[13]),
    .I3(GND),
    .CIN(n497_3) 
);
defparam n498_s0.ALU_MODE=3;
  ALU n499_s0 (
    .SUM(n499_1_SUM),
    .COUT(n499_3),
    .I0(sub_pwms_0_period_buf[14]),
    .I1(sub_pwms_0_period[14]),
    .I3(GND),
    .CIN(n498_3) 
);
defparam n499_s0.ALU_MODE=3;
  ALU n500_s0 (
    .SUM(n500_1_SUM),
    .COUT(n501_2),
    .I0(sub_pwms_0_period_buf[15]),
    .I1(sub_pwms_0_period[15]),
    .I3(GND),
    .CIN(n499_3) 
);
defparam n500_s0.ALU_MODE=3;
  ALU n503_s0 (
    .SUM(n503_1_SUM),
    .COUT(n503_3),
    .I0(_zz_pwm_area_channels_0_counter_map[0]),
    .I1(_zz_when_MyTopLevel_l97[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n503_s0.ALU_MODE=3;
  ALU n504_s0 (
    .SUM(n504_1_SUM),
    .COUT(n504_3),
    .I0(_zz_pwm_area_channels_0_counter_map[1]),
    .I1(_zz_when_MyTopLevel_l97[1]),
    .I3(GND),
    .CIN(n503_3) 
);
defparam n504_s0.ALU_MODE=3;
  ALU n505_s0 (
    .SUM(n505_1_SUM),
    .COUT(n505_3),
    .I0(_zz_pwm_area_channels_0_counter_map[2]),
    .I1(_zz_when_MyTopLevel_l97[2]),
    .I3(GND),
    .CIN(n504_3) 
);
defparam n505_s0.ALU_MODE=3;
  ALU n506_s0 (
    .SUM(n506_1_SUM),
    .COUT(n506_3),
    .I0(_zz_pwm_area_channels_0_counter_map[3]),
    .I1(_zz_when_MyTopLevel_l97[3]),
    .I3(GND),
    .CIN(n505_3) 
);
defparam n506_s0.ALU_MODE=3;
  ALU n507_s0 (
    .SUM(n507_1_SUM),
    .COUT(n507_3),
    .I0(_zz_pwm_area_channels_0_counter_map[4]),
    .I1(_zz_when_MyTopLevel_l97[4]),
    .I3(GND),
    .CIN(n506_3) 
);
defparam n507_s0.ALU_MODE=3;
  ALU n508_s0 (
    .SUM(n508_1_SUM),
    .COUT(n508_3),
    .I0(_zz_pwm_area_channels_0_counter_map[5]),
    .I1(_zz_when_MyTopLevel_l97[5]),
    .I3(GND),
    .CIN(n507_3) 
);
defparam n508_s0.ALU_MODE=3;
  ALU n509_s0 (
    .SUM(n509_1_SUM),
    .COUT(n509_3),
    .I0(_zz_pwm_area_channels_0_counter_map[6]),
    .I1(_zz_when_MyTopLevel_l97[6]),
    .I3(GND),
    .CIN(n508_3) 
);
defparam n509_s0.ALU_MODE=3;
  ALU n510_s0 (
    .SUM(n510_1_SUM),
    .COUT(n510_3),
    .I0(_zz_pwm_area_channels_0_counter_map[7]),
    .I1(_zz_when_MyTopLevel_l97[7]),
    .I3(GND),
    .CIN(n509_3) 
);
defparam n510_s0.ALU_MODE=3;
  ALU n511_s0 (
    .SUM(n511_1_SUM),
    .COUT(n511_3),
    .I0(_zz_pwm_area_channels_0_counter_map[8]),
    .I1(_zz_when_MyTopLevel_l97[8]),
    .I3(GND),
    .CIN(n510_3) 
);
defparam n511_s0.ALU_MODE=3;
  ALU n512_s0 (
    .SUM(n512_1_SUM),
    .COUT(n512_3),
    .I0(_zz_pwm_area_channels_0_counter_map[9]),
    .I1(_zz_when_MyTopLevel_l97[9]),
    .I3(GND),
    .CIN(n511_3) 
);
defparam n512_s0.ALU_MODE=3;
  ALU n513_s0 (
    .SUM(n513_1_SUM),
    .COUT(n513_3),
    .I0(_zz_pwm_area_channels_0_counter_map[10]),
    .I1(_zz_when_MyTopLevel_l97[10]),
    .I3(GND),
    .CIN(n512_3) 
);
defparam n513_s0.ALU_MODE=3;
  ALU n514_s0 (
    .SUM(n514_1_SUM),
    .COUT(n514_3),
    .I0(_zz_pwm_area_channels_0_counter_map[11]),
    .I1(_zz_when_MyTopLevel_l97[11]),
    .I3(GND),
    .CIN(n513_3) 
);
defparam n514_s0.ALU_MODE=3;
  ALU n515_s0 (
    .SUM(n515_1_SUM),
    .COUT(n515_3),
    .I0(_zz_pwm_area_channels_0_counter_map[12]),
    .I1(_zz_when_MyTopLevel_l97[12]),
    .I3(GND),
    .CIN(n514_3) 
);
defparam n515_s0.ALU_MODE=3;
  ALU n516_s0 (
    .SUM(n516_1_SUM),
    .COUT(n516_3),
    .I0(_zz_pwm_area_channels_0_counter_map[13]),
    .I1(_zz_when_MyTopLevel_l97[13]),
    .I3(GND),
    .CIN(n515_3) 
);
defparam n516_s0.ALU_MODE=3;
  ALU n517_s0 (
    .SUM(n517_1_SUM),
    .COUT(n517_3),
    .I0(_zz_pwm_area_channels_0_counter_map[14]),
    .I1(_zz_when_MyTopLevel_l97[14]),
    .I3(GND),
    .CIN(n516_3) 
);
defparam n517_s0.ALU_MODE=3;
  ALU n518_s0 (
    .SUM(n518_1_SUM),
    .COUT(n518_3),
    .I0(_zz_pwm_area_channels_0_counter_map[15]),
    .I1(_zz_when_MyTopLevel_l97[15]),
    .I3(GND),
    .CIN(n517_3) 
);
defparam n518_s0.ALU_MODE=3;
  ALU n520_s0 (
    .SUM(n520_1_SUM),
    .COUT(n520_3),
    .I0(_zz_when_MyTopLevel_l97_1[0]),
    .I1(_zz_when_MyTopLevel_l97[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n520_s0.ALU_MODE=3;
  ALU n521_s0 (
    .SUM(n521_1_SUM),
    .COUT(n521_3),
    .I0(_zz_when_MyTopLevel_l97_1[1]),
    .I1(_zz_when_MyTopLevel_l97[1]),
    .I3(GND),
    .CIN(n520_3) 
);
defparam n521_s0.ALU_MODE=3;
  ALU n522_s0 (
    .SUM(n522_1_SUM),
    .COUT(n522_3),
    .I0(_zz_when_MyTopLevel_l97_1[2]),
    .I1(_zz_when_MyTopLevel_l97[2]),
    .I3(GND),
    .CIN(n521_3) 
);
defparam n522_s0.ALU_MODE=3;
  ALU n523_s0 (
    .SUM(n523_1_SUM),
    .COUT(n523_3),
    .I0(_zz_when_MyTopLevel_l97_1[3]),
    .I1(_zz_when_MyTopLevel_l97[3]),
    .I3(GND),
    .CIN(n522_3) 
);
defparam n523_s0.ALU_MODE=3;
  ALU n524_s0 (
    .SUM(n524_1_SUM),
    .COUT(n524_3),
    .I0(_zz_when_MyTopLevel_l97_1[4]),
    .I1(_zz_when_MyTopLevel_l97[4]),
    .I3(GND),
    .CIN(n523_3) 
);
defparam n524_s0.ALU_MODE=3;
  ALU n525_s0 (
    .SUM(n525_1_SUM),
    .COUT(n525_3),
    .I0(_zz_when_MyTopLevel_l97_1[5]),
    .I1(_zz_when_MyTopLevel_l97[5]),
    .I3(GND),
    .CIN(n524_3) 
);
defparam n525_s0.ALU_MODE=3;
  ALU n526_s0 (
    .SUM(n526_1_SUM),
    .COUT(n526_3),
    .I0(_zz_when_MyTopLevel_l97_1[6]),
    .I1(_zz_when_MyTopLevel_l97[6]),
    .I3(GND),
    .CIN(n525_3) 
);
defparam n526_s0.ALU_MODE=3;
  ALU n527_s0 (
    .SUM(n527_1_SUM),
    .COUT(n527_3),
    .I0(_zz_when_MyTopLevel_l97_1[7]),
    .I1(_zz_when_MyTopLevel_l97[7]),
    .I3(GND),
    .CIN(n526_3) 
);
defparam n527_s0.ALU_MODE=3;
  ALU n528_s0 (
    .SUM(n528_1_SUM),
    .COUT(n528_3),
    .I0(_zz_when_MyTopLevel_l97_1[8]),
    .I1(_zz_when_MyTopLevel_l97[8]),
    .I3(GND),
    .CIN(n527_3) 
);
defparam n528_s0.ALU_MODE=3;
  ALU n529_s0 (
    .SUM(n529_1_SUM),
    .COUT(n529_3),
    .I0(_zz_when_MyTopLevel_l97_1[9]),
    .I1(_zz_when_MyTopLevel_l97[9]),
    .I3(GND),
    .CIN(n528_3) 
);
defparam n529_s0.ALU_MODE=3;
  ALU n530_s0 (
    .SUM(n530_1_SUM),
    .COUT(n530_3),
    .I0(_zz_when_MyTopLevel_l97_1[10]),
    .I1(_zz_when_MyTopLevel_l97[10]),
    .I3(GND),
    .CIN(n529_3) 
);
defparam n530_s0.ALU_MODE=3;
  ALU n531_s0 (
    .SUM(n531_1_SUM),
    .COUT(n531_3),
    .I0(_zz_when_MyTopLevel_l97_1[11]),
    .I1(_zz_when_MyTopLevel_l97[11]),
    .I3(GND),
    .CIN(n530_3) 
);
defparam n531_s0.ALU_MODE=3;
  ALU n532_s0 (
    .SUM(n532_1_SUM),
    .COUT(n532_3),
    .I0(_zz_when_MyTopLevel_l97_1[12]),
    .I1(_zz_when_MyTopLevel_l97[12]),
    .I3(GND),
    .CIN(n531_3) 
);
defparam n532_s0.ALU_MODE=3;
  ALU n533_s0 (
    .SUM(n533_1_SUM),
    .COUT(n533_3),
    .I0(_zz_when_MyTopLevel_l97_1[13]),
    .I1(_zz_when_MyTopLevel_l97[13]),
    .I3(GND),
    .CIN(n532_3) 
);
defparam n533_s0.ALU_MODE=3;
  ALU n534_s0 (
    .SUM(n534_1_SUM),
    .COUT(n534_3),
    .I0(_zz_when_MyTopLevel_l97_1[14]),
    .I1(_zz_when_MyTopLevel_l97[14]),
    .I3(GND),
    .CIN(n533_3) 
);
defparam n534_s0.ALU_MODE=3;
  ALU n535_s0 (
    .SUM(n535_1_SUM),
    .COUT(n536_2),
    .I0(_zz_when_MyTopLevel_l97_1[15]),
    .I1(_zz_when_MyTopLevel_l97[15]),
    .I3(GND),
    .CIN(n534_3) 
);
defparam n535_s0.ALU_MODE=3;
  INV n1235_s2 (
    .O(n1235_6),
    .I(resetn_d) 
);
  INV n1379_s2 (
    .O(n1379_5),
    .I(apb_operate_area_operating_4) 
);
  INV when_MyTopLevel_l138_s2 (
    .O(when_MyTopLevel_l138_7),
    .I(n240_3) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* PWM */
module BufferCC (
  clk_osc,
  n1235_6,
  i2c_scl_in,
  io_i2c_scl_read_buffercc_io_dataOut
)
;
input clk_osc;
input n1235_6;
input i2c_scl_in;
output io_i2c_scl_read_buffercc_io_dataOut;
wire buffers_0;
wire VCC;
wire GND;
  DFFP buffers_1_s0 (
    .Q(io_i2c_scl_read_buffercc_io_dataOut),
    .D(buffers_0),
    .CLK(clk_osc),
    .PRESET(n1235_6) 
);
  DFFP buffers_0_s0 (
    .Q(buffers_0),
    .D(i2c_scl_in),
    .CLK(clk_osc),
    .PRESET(n1235_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* BufferCC */
module BufferCC_0 (
  clk_osc,
  n1235_6,
  i2c_sda_in,
  io_i2c_sda_read_buffercc_io_dataOut
)
;
input clk_osc;
input n1235_6;
input i2c_sda_in;
output io_i2c_sda_read_buffercc_io_dataOut;
wire buffers_0;
wire VCC;
wire GND;
  DFFP buffers_1_s0 (
    .Q(io_i2c_sda_read_buffercc_io_dataOut),
    .D(buffers_0),
    .CLK(clk_osc),
    .PRESET(n1235_6) 
);
  DFFP buffers_0_s0 (
    .Q(buffers_0),
    .D(i2c_sda_in),
    .CLK(clk_osc),
    .PRESET(n1235_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* BufferCC_0 */
module I2cSlave (
  clk_osc,
  n1235_6,
  i2cCtrl_io_bus_rsp_valid,
  n200_3,
  i2cCtrl_io_bus_rsp_enable_6,
  i2cCtrl_io_bus_rsp_data,
  bridge_rxData_listen_10,
  bridge_rxAck_value_7,
  bridge_rxAck_listen_7,
  i2cCtrl_io_bus_rsp_valid_4,
  n200_4,
  n202_19,
  bridge_inAckState,
  i2cCtrl_io_bus_rsp_data_4,
  bridge_wasntAck,
  i2cCtrl_io_bus_rsp_valid_9,
  bridge_txData_enable,
  i2c_scl_in,
  i2c_sda_in,
  _zz_io_config_samplingClockDivider_0,
  _zz_io_config_samplingClockDivider_1,
  _zz_io_config_samplingClockDivider_2,
  _zz_io_config_samplingClockDivider_3,
  _zz_io_config_samplingClockDivider_4,
  _zz_io_config_samplingClockDivider_5,
  _zz_io_config_samplingClockDivider_6,
  _zz_io_config_samplingClockDivider_7,
  _zz_io_config_samplingClockDivider_9,
  _zz_io_config_tsuData,
  _zz_io_config_timeout_0,
  _zz_io_config_timeout_1,
  _zz_io_config_timeout_2,
  _zz_io_config_timeout_3,
  _zz_io_config_timeout_4,
  _zz_io_config_timeout_5,
  _zz_io_config_timeout_6,
  _zz_io_config_timeout_7,
  _zz_io_config_timeout_9,
  _zz_io_config_timeout_14,
  _zz_io_config_timeout_15,
  _zz_io_config_timeout_19,
  i2cCtrl_io_bus_cmd_data,
  filter_scl,
  filter_scl_regNext,
  filter_sda_regNext,
  ctrl_rspBufferIn_rValid,
  ctrl_inFrame,
  ctrl_inFrameData,
  when_I2CSlave_l239,
  i2cCtrl_io_i2c_scl_write,
  i2cCtrl_io_i2c_sda_write,
  n179_5,
  n185_4,
  n179_6,
  n156_9,
  timeout_counter
)
;
input clk_osc;
input n1235_6;
input i2cCtrl_io_bus_rsp_valid;
input n200_3;
input i2cCtrl_io_bus_rsp_enable_6;
input i2cCtrl_io_bus_rsp_data;
input bridge_rxData_listen_10;
input bridge_rxAck_value_7;
input bridge_rxAck_listen_7;
input i2cCtrl_io_bus_rsp_valid_4;
input n200_4;
input n202_19;
input bridge_inAckState;
input i2cCtrl_io_bus_rsp_data_4;
input bridge_wasntAck;
input i2cCtrl_io_bus_rsp_valid_9;
input bridge_txData_enable;
input i2c_scl_in;
input i2c_sda_in;
input _zz_io_config_samplingClockDivider_0;
input _zz_io_config_samplingClockDivider_1;
input _zz_io_config_samplingClockDivider_2;
input _zz_io_config_samplingClockDivider_3;
input _zz_io_config_samplingClockDivider_4;
input _zz_io_config_samplingClockDivider_5;
input _zz_io_config_samplingClockDivider_6;
input _zz_io_config_samplingClockDivider_7;
input _zz_io_config_samplingClockDivider_9;
input [5:0] _zz_io_config_tsuData;
input _zz_io_config_timeout_0;
input _zz_io_config_timeout_1;
input _zz_io_config_timeout_2;
input _zz_io_config_timeout_3;
input _zz_io_config_timeout_4;
input _zz_io_config_timeout_5;
input _zz_io_config_timeout_6;
input _zz_io_config_timeout_7;
input _zz_io_config_timeout_9;
input _zz_io_config_timeout_14;
input _zz_io_config_timeout_15;
input _zz_io_config_timeout_19;
output i2cCtrl_io_bus_cmd_data;
output filter_scl;
output filter_scl_regNext;
output filter_sda_regNext;
output ctrl_rspBufferIn_rValid;
output ctrl_inFrame;
output ctrl_inFrameData;
output when_I2CSlave_l239;
output i2cCtrl_io_i2c_scl_write;
output i2cCtrl_io_i2c_sda_write;
output n179_5;
output n185_4;
output n179_6;
output n156_9;
output [19:19] timeout_counter;
wire n309_3;
wire n116_3;
wire n117_3;
wire n118_3;
wire n119_3;
wire n120_3;
wire n121_3;
wire n122_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n310_3;
wire n141_3;
wire n142_3;
wire n143_3;
wire n144_3;
wire n145_3;
wire n146_3;
wire n179_3;
wire n180_3;
wire n181_3;
wire n182_3;
wire n183_3;
wire n184_3;
wire n185_3;
wire n186_3;
wire n187_3;
wire n188_3;
wire n189_3;
wire n190_3;
wire n191_3;
wire n192_3;
wire n193_3;
wire n194_3;
wire n195_3;
wire n196_3;
wire n197_3;
wire n198_3;
wire tsuData_counter_5_8;
wire ctrl_inFrameData_8;
wire n155_6;
wire filter_timer_tick_4;
wire n309_4;
wire n118_4;
wire n119_4;
wire n120_4;
wire n121_4;
wire n122_4;
wire n123_4;
wire n310_4;
wire n141_4;
wire n141_5;
wire n142_4;
wire n143_4;
wire n144_4;
wire n179_4;
wire n180_4;
wire n181_4;
wire n182_4;
wire n183_4;
wire n184_4;
wire n186_4;
wire n187_4;
wire n188_4;
wire n189_4;
wire n190_4;
wire n191_4;
wire n192_4;
wire n193_4;
wire n194_4;
wire n195_4;
wire n196_4;
wire i2cCtrl_io_i2c_scl_write_4;
wire i2cCtrl_io_i2c_sda_write_4;
wire i2cCtrl_io_i2c_sda_write_5;
wire n141_6;
wire n185_5;
wire i2cCtrl_io_i2c_scl_write_5;
wire i2cCtrl_io_i2c_scl_write_6;
wire n141_7;
wire n179_7;
wire filter_timer_tick;
wire ctrl_inFrame_10;
wire n156_11;
wire _zz_filter_sampler_sclSamples_2;
wire _zz_filter_sampler_sdaSamples_1;
wire _zz_filter_sampler_sdaSamples_2;
wire ctrl_rspBufferIn_rData_enable;
wire ctrl_rspBufferIn_rData_data;
wire _zz_filter_sampler_sclSamples_1;
wire io_i2c_scl_read_buffercc_io_dataOut;
wire io_i2c_sda_read_buffercc_io_dataOut;
wire [9:0] filter_timer_counter;
wire [18:0] timeout_counter_0;
wire [5:0] tsuData_counter;
wire VCC;
wire GND;
  LUT2 n309_s0 (
    .F(n309_3),
    .I0(n309_4),
    .I1(filter_timer_tick) 
);
defparam n309_s0.INIT=4'h4;
  LUT4 when_I2CSlave_l239_s0 (
    .F(when_I2CSlave_l239),
    .I0(filter_scl),
    .I1(filter_scl_regNext),
    .I2(ctrl_inFrame),
    .I3(ctrl_rspBufferIn_rValid) 
);
defparam when_I2CSlave_l239_s0.INIT=16'h40FF;
  LUT4 n116_s0 (
    .F(n116_3),
    .I0(_zz_io_config_samplingClockDivider_9),
    .I1(filter_timer_counter[8]),
    .I2(filter_timer_tick_4),
    .I3(filter_timer_counter[9]) 
);
defparam n116_s0.INIT=16'hCF20;
  LUT4 n117_s0 (
    .F(n117_3),
    .I0(_zz_io_config_samplingClockDivider_9),
    .I1(filter_timer_counter[9]),
    .I2(filter_timer_counter[8]),
    .I3(filter_timer_tick_4) 
);
defparam n117_s0.INIT=16'h0EF0;
  LUT4 n118_s0 (
    .F(n118_3),
    .I0(_zz_io_config_samplingClockDivider_7),
    .I1(filter_timer_tick),
    .I2(n118_4),
    .I3(filter_timer_counter[7]) 
);
defparam n118_s0.INIT=16'h0BB0;
  LUT4 n119_s0 (
    .F(n119_3),
    .I0(_zz_io_config_samplingClockDivider_6),
    .I1(filter_timer_tick),
    .I2(n119_4),
    .I3(filter_timer_counter[6]) 
);
defparam n119_s0.INIT=16'h0BB0;
  LUT4 n120_s0 (
    .F(n120_3),
    .I0(_zz_io_config_samplingClockDivider_5),
    .I1(filter_timer_tick),
    .I2(n120_4),
    .I3(filter_timer_counter[5]) 
);
defparam n120_s0.INIT=16'h0BB0;
  LUT4 n121_s0 (
    .F(n121_3),
    .I0(_zz_io_config_samplingClockDivider_4),
    .I1(filter_timer_tick),
    .I2(n121_4),
    .I3(filter_timer_counter[4]) 
);
defparam n121_s0.INIT=16'h0BB0;
  LUT4 n122_s0 (
    .F(n122_3),
    .I0(_zz_io_config_samplingClockDivider_3),
    .I1(n122_4),
    .I2(filter_timer_counter[3]),
    .I3(filter_timer_tick) 
);
defparam n122_s0.INIT=16'hAA3C;
  LUT4 n123_s0 (
    .F(n123_3),
    .I0(_zz_io_config_samplingClockDivider_2),
    .I1(n123_4),
    .I2(filter_timer_counter[2]),
    .I3(filter_timer_tick) 
);
defparam n123_s0.INIT=16'hAA3C;
  LUT4 n124_s0 (
    .F(n124_3),
    .I0(_zz_io_config_samplingClockDivider_1),
    .I1(filter_timer_tick),
    .I2(filter_timer_counter[0]),
    .I3(filter_timer_counter[1]) 
);
defparam n124_s0.INIT=16'hB00B;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(filter_timer_tick),
    .I1(_zz_io_config_samplingClockDivider_0),
    .I2(filter_timer_counter[0]) 
);
defparam n125_s0.INIT=8'h0D;
  LUT2 n310_s0 (
    .F(n310_3),
    .I0(n310_4),
    .I1(filter_timer_tick) 
);
defparam n310_s0.INIT=4'h4;
  LUT4 n141_s0 (
    .F(n141_3),
    .I0(_zz_io_config_tsuData[5]),
    .I1(n141_4),
    .I2(tsuData_counter[5]),
    .I3(n141_5) 
);
defparam n141_s0.INIT=16'hAA3C;
  LUT4 n142_s0 (
    .F(n142_3),
    .I0(_zz_io_config_tsuData[4]),
    .I1(tsuData_counter[4]),
    .I2(n142_4),
    .I3(n141_5) 
);
defparam n142_s0.INIT=16'hAA3C;
  LUT4 n143_s0 (
    .F(n143_3),
    .I0(_zz_io_config_tsuData[3]),
    .I1(n143_4),
    .I2(tsuData_counter[3]),
    .I3(n141_5) 
);
defparam n143_s0.INIT=16'hAA3C;
  LUT4 n144_s0 (
    .F(n144_3),
    .I0(_zz_io_config_tsuData[2]),
    .I1(n144_4),
    .I2(tsuData_counter[2]),
    .I3(n141_5) 
);
defparam n144_s0.INIT=16'hAA3C;
  LUT4 n145_s0 (
    .F(n145_3),
    .I0(_zz_io_config_tsuData[1]),
    .I1(tsuData_counter[1]),
    .I2(tsuData_counter[0]),
    .I3(n141_5) 
);
defparam n145_s0.INIT=16'hAAC3;
  LUT3 n146_s0 (
    .F(n146_3),
    .I0(_zz_io_config_tsuData[0]),
    .I1(tsuData_counter[0]),
    .I2(n141_5) 
);
defparam n146_s0.INIT=8'hA3;
  LUT4 n179_s0 (
    .F(n179_3),
    .I0(_zz_io_config_timeout_19),
    .I1(n179_4),
    .I2(timeout_counter[19]),
    .I3(n179_5) 
);
defparam n179_s0.INIT=16'h3CAA;
  LUT4 n180_s0 (
    .F(n180_3),
    .I0(_zz_io_config_timeout_19),
    .I1(n180_4),
    .I2(timeout_counter_0[18]),
    .I3(n179_5) 
);
defparam n180_s0.INIT=16'h3CAA;
  LUT4 n181_s0 (
    .F(n181_3),
    .I0(_zz_io_config_timeout_19),
    .I1(n181_4),
    .I2(timeout_counter_0[17]),
    .I3(n179_5) 
);
defparam n181_s0.INIT=16'h3CAA;
  LUT4 n182_s0 (
    .F(n182_3),
    .I0(_zz_io_config_timeout_19),
    .I1(timeout_counter_0[16]),
    .I2(n182_4),
    .I3(n179_5) 
);
defparam n182_s0.INIT=16'h3CAA;
  LUT4 n183_s0 (
    .F(n183_3),
    .I0(_zz_io_config_timeout_15),
    .I1(n183_4),
    .I2(timeout_counter_0[15]),
    .I3(n179_5) 
);
defparam n183_s0.INIT=16'h3CAA;
  LUT4 n184_s0 (
    .F(n184_3),
    .I0(_zz_io_config_timeout_14),
    .I1(n184_4),
    .I2(timeout_counter_0[14]),
    .I3(n179_5) 
);
defparam n184_s0.INIT=16'h3CAA;
  LUT4 n185_s0 (
    .F(n185_3),
    .I0(_zz_io_config_timeout_14),
    .I1(timeout_counter_0[13]),
    .I2(n185_4),
    .I3(n179_5) 
);
defparam n185_s0.INIT=16'h3CAA;
  LUT4 n186_s0 (
    .F(n186_3),
    .I0(_zz_io_config_timeout_14),
    .I1(n186_4),
    .I2(timeout_counter_0[12]),
    .I3(n179_5) 
);
defparam n186_s0.INIT=16'h3CAA;
  LUT4 n187_s0 (
    .F(n187_3),
    .I0(_zz_io_config_timeout_14),
    .I1(n187_4),
    .I2(timeout_counter_0[11]),
    .I3(n179_5) 
);
defparam n187_s0.INIT=16'h3CAA;
  LUT4 n188_s0 (
    .F(n188_3),
    .I0(_zz_io_config_timeout_14),
    .I1(n188_4),
    .I2(timeout_counter_0[10]),
    .I3(n179_5) 
);
defparam n188_s0.INIT=16'h3CAA;
  LUT4 n189_s0 (
    .F(n189_3),
    .I0(_zz_io_config_timeout_9),
    .I1(n189_4),
    .I2(timeout_counter_0[9]),
    .I3(n179_5) 
);
defparam n189_s0.INIT=16'h3CAA;
  LUT4 n190_s0 (
    .F(n190_3),
    .I0(_zz_io_config_timeout_9),
    .I1(n190_4),
    .I2(timeout_counter_0[8]),
    .I3(n179_5) 
);
defparam n190_s0.INIT=16'h3CAA;
  LUT4 n191_s0 (
    .F(n191_3),
    .I0(_zz_io_config_timeout_7),
    .I1(timeout_counter_0[7]),
    .I2(n191_4),
    .I3(n179_5) 
);
defparam n191_s0.INIT=16'h3CAA;
  LUT4 n192_s0 (
    .F(n192_3),
    .I0(_zz_io_config_timeout_6),
    .I1(n192_4),
    .I2(timeout_counter_0[6]),
    .I3(n179_5) 
);
defparam n192_s0.INIT=16'h3CAA;
  LUT4 n193_s0 (
    .F(n193_3),
    .I0(_zz_io_config_timeout_5),
    .I1(n193_4),
    .I2(timeout_counter_0[5]),
    .I3(n179_5) 
);
defparam n193_s0.INIT=16'h3CAA;
  LUT4 n194_s0 (
    .F(n194_3),
    .I0(_zz_io_config_timeout_4),
    .I1(timeout_counter_0[4]),
    .I2(n194_4),
    .I3(n179_5) 
);
defparam n194_s0.INIT=16'h3CAA;
  LUT4 n195_s0 (
    .F(n195_3),
    .I0(_zz_io_config_timeout_3),
    .I1(n195_4),
    .I2(timeout_counter_0[3]),
    .I3(n179_5) 
);
defparam n195_s0.INIT=16'h3CAA;
  LUT4 n196_s0 (
    .F(n196_3),
    .I0(_zz_io_config_timeout_2),
    .I1(n196_4),
    .I2(timeout_counter_0[2]),
    .I3(n179_5) 
);
defparam n196_s0.INIT=16'h3CAA;
  LUT4 n197_s0 (
    .F(n197_3),
    .I0(_zz_io_config_timeout_1),
    .I1(timeout_counter_0[1]),
    .I2(timeout_counter_0[0]),
    .I3(n179_5) 
);
defparam n197_s0.INIT=16'hC3AA;
  LUT3 n198_s0 (
    .F(n198_3),
    .I0(_zz_io_config_timeout_0),
    .I1(timeout_counter_0[0]),
    .I2(n179_5) 
);
defparam n198_s0.INIT=8'h3A;
  LUT4 tsuData_counter_5_s3 (
    .F(tsuData_counter_5_8),
    .I0(tsuData_counter[4]),
    .I1(tsuData_counter[5]),
    .I2(n141_5),
    .I3(n142_4) 
);
defparam tsuData_counter_5_s3.INIT=16'hFEFF;
  LUT4 ctrl_inFrameData_s3 (
    .F(ctrl_inFrameData_8),
    .I0(filter_scl),
    .I1(ctrl_inFrame),
    .I2(filter_scl_regNext),
    .I3(n155_6) 
);
defparam ctrl_inFrameData_s3.INIT=16'h40FF;
  LUT3 n155_s2 (
    .F(n155_6),
    .I0(bridge_rxData_listen_10),
    .I1(n156_9),
    .I2(bridge_rxAck_value_7) 
);
defparam n155_s2.INIT=8'h01;
  LUT3 i2cCtrl_io_i2c_scl_write_s (
    .F(i2cCtrl_io_i2c_scl_write),
    .I0(i2cCtrl_io_i2c_scl_write_4),
    .I1(n141_5),
    .I2(tsuData_counter_5_8) 
);
defparam i2cCtrl_io_i2c_scl_write_s.INIT=8'h13;
  LUT4 i2cCtrl_io_i2c_sda_write_s (
    .F(i2cCtrl_io_i2c_sda_write),
    .I0(i2cCtrl_io_bus_rsp_valid),
    .I1(i2cCtrl_io_i2c_sda_write_4),
    .I2(i2cCtrl_io_i2c_sda_write_5),
    .I3(i2cCtrl_io_i2c_scl_write_4) 
);
defparam i2cCtrl_io_i2c_sda_write_s.INIT=16'h07FF;
  LUT2 filter_timer_tick_s1 (
    .F(filter_timer_tick_4),
    .I0(filter_timer_counter[7]),
    .I1(n118_4) 
);
defparam filter_timer_tick_s1.INIT=4'h4;
  LUT4 n309_s1 (
    .F(n309_4),
    .I0(i2cCtrl_io_bus_cmd_data),
    .I1(io_i2c_sda_read_buffercc_io_dataOut),
    .I2(_zz_filter_sampler_sdaSamples_1),
    .I3(_zz_filter_sampler_sdaSamples_2) 
);
defparam n309_s1.INIT=16'hBFFD;
  LUT4 n118_s1 (
    .F(n118_4),
    .I0(filter_timer_counter[4]),
    .I1(filter_timer_counter[5]),
    .I2(filter_timer_counter[6]),
    .I3(n121_4) 
);
defparam n118_s1.INIT=16'h0100;
  LUT3 n119_s1 (
    .F(n119_4),
    .I0(filter_timer_counter[4]),
    .I1(filter_timer_counter[5]),
    .I2(n121_4) 
);
defparam n119_s1.INIT=8'h10;
  LUT2 n120_s1 (
    .F(n120_4),
    .I0(filter_timer_counter[4]),
    .I1(n121_4) 
);
defparam n120_s1.INIT=4'h4;
  LUT4 n121_s1 (
    .F(n121_4),
    .I0(filter_timer_counter[0]),
    .I1(filter_timer_counter[1]),
    .I2(filter_timer_counter[2]),
    .I3(filter_timer_counter[3]) 
);
defparam n121_s1.INIT=16'h0001;
  LUT3 n122_s1 (
    .F(n122_4),
    .I0(filter_timer_counter[0]),
    .I1(filter_timer_counter[1]),
    .I2(filter_timer_counter[2]) 
);
defparam n122_s1.INIT=8'h01;
  LUT2 n123_s1 (
    .F(n123_4),
    .I0(filter_timer_counter[0]),
    .I1(filter_timer_counter[1]) 
);
defparam n123_s1.INIT=4'h1;
  LUT4 n310_s1 (
    .F(n310_4),
    .I0(io_i2c_scl_read_buffercc_io_dataOut),
    .I1(_zz_filter_sampler_sclSamples_1),
    .I2(_zz_filter_sampler_sclSamples_2),
    .I3(filter_scl) 
);
defparam n310_s1.INIT=16'hFE7F;
  LUT2 n141_s1 (
    .F(n141_4),
    .I0(tsuData_counter[4]),
    .I1(n142_4) 
);
defparam n141_s1.INIT=4'h4;
  LUT4 n141_s2 (
    .F(n141_5),
    .I0(bridge_rxAck_value_7),
    .I1(bridge_rxAck_listen_7),
    .I2(i2cCtrl_io_bus_rsp_valid_4),
    .I3(n141_6) 
);
defparam n141_s2.INIT=16'hEF00;
  LUT4 n142_s1 (
    .F(n142_4),
    .I0(tsuData_counter[0]),
    .I1(tsuData_counter[1]),
    .I2(tsuData_counter[2]),
    .I3(tsuData_counter[3]) 
);
defparam n142_s1.INIT=16'h0001;
  LUT3 n143_s1 (
    .F(n143_4),
    .I0(tsuData_counter[0]),
    .I1(tsuData_counter[1]),
    .I2(tsuData_counter[2]) 
);
defparam n143_s1.INIT=8'h01;
  LUT2 n144_s1 (
    .F(n144_4),
    .I0(tsuData_counter[0]),
    .I1(tsuData_counter[1]) 
);
defparam n144_s1.INIT=4'h1;
  LUT2 n179_s1 (
    .F(n179_4),
    .I0(n185_4),
    .I1(n179_6) 
);
defparam n179_s1.INIT=4'h8;
  LUT3 n179_s2 (
    .F(n179_5),
    .I0(filter_scl),
    .I1(filter_scl_regNext),
    .I2(ctrl_inFrame) 
);
defparam n179_s2.INIT=8'h90;
  LUT3 n180_s1 (
    .F(n180_4),
    .I0(timeout_counter_0[16]),
    .I1(timeout_counter_0[17]),
    .I2(n182_4) 
);
defparam n180_s1.INIT=8'h10;
  LUT2 n181_s1 (
    .F(n181_4),
    .I0(timeout_counter_0[16]),
    .I1(n182_4) 
);
defparam n181_s1.INIT=4'h4;
  LUT4 n182_s1 (
    .F(n182_4),
    .I0(timeout_counter_0[13]),
    .I1(timeout_counter_0[14]),
    .I2(timeout_counter_0[15]),
    .I3(n185_4) 
);
defparam n182_s1.INIT=16'h0100;
  LUT3 n183_s1 (
    .F(n183_4),
    .I0(timeout_counter_0[13]),
    .I1(timeout_counter_0[14]),
    .I2(n185_4) 
);
defparam n183_s1.INIT=8'h10;
  LUT2 n184_s1 (
    .F(n184_4),
    .I0(timeout_counter_0[13]),
    .I1(n185_4) 
);
defparam n184_s1.INIT=4'h4;
  LUT4 n185_s1 (
    .F(n185_4),
    .I0(timeout_counter_0[11]),
    .I1(timeout_counter_0[12]),
    .I2(n191_4),
    .I3(n185_5) 
);
defparam n185_s1.INIT=16'h1000;
  LUT3 n186_s1 (
    .F(n186_4),
    .I0(timeout_counter_0[11]),
    .I1(n191_4),
    .I2(n185_5) 
);
defparam n186_s1.INIT=8'h40;
  LUT2 n187_s1 (
    .F(n187_4),
    .I0(n191_4),
    .I1(n185_5) 
);
defparam n187_s1.INIT=4'h8;
  LUT4 n188_s1 (
    .F(n188_4),
    .I0(timeout_counter_0[7]),
    .I1(timeout_counter_0[8]),
    .I2(timeout_counter_0[9]),
    .I3(n191_4) 
);
defparam n188_s1.INIT=16'h0100;
  LUT3 n189_s1 (
    .F(n189_4),
    .I0(timeout_counter_0[7]),
    .I1(timeout_counter_0[8]),
    .I2(n191_4) 
);
defparam n189_s1.INIT=8'h10;
  LUT2 n190_s1 (
    .F(n190_4),
    .I0(timeout_counter_0[7]),
    .I1(n191_4) 
);
defparam n190_s1.INIT=4'h4;
  LUT4 n191_s1 (
    .F(n191_4),
    .I0(timeout_counter_0[4]),
    .I1(timeout_counter_0[5]),
    .I2(timeout_counter_0[6]),
    .I3(n194_4) 
);
defparam n191_s1.INIT=16'h0100;
  LUT3 n192_s1 (
    .F(n192_4),
    .I0(timeout_counter_0[4]),
    .I1(timeout_counter_0[5]),
    .I2(n194_4) 
);
defparam n192_s1.INIT=8'h10;
  LUT2 n193_s1 (
    .F(n193_4),
    .I0(timeout_counter_0[4]),
    .I1(n194_4) 
);
defparam n193_s1.INIT=4'h4;
  LUT4 n194_s1 (
    .F(n194_4),
    .I0(timeout_counter_0[0]),
    .I1(timeout_counter_0[1]),
    .I2(timeout_counter_0[2]),
    .I3(timeout_counter_0[3]) 
);
defparam n194_s1.INIT=16'h0001;
  LUT3 n195_s1 (
    .F(n195_4),
    .I0(timeout_counter_0[0]),
    .I1(timeout_counter_0[1]),
    .I2(timeout_counter_0[2]) 
);
defparam n195_s1.INIT=8'h01;
  LUT2 n196_s1 (
    .F(n196_4),
    .I0(timeout_counter_0[0]),
    .I1(timeout_counter_0[1]) 
);
defparam n196_s1.INIT=4'h1;
  LUT4 i2cCtrl_io_i2c_scl_write_s0 (
    .F(i2cCtrl_io_i2c_scl_write_4),
    .I0(n200_4),
    .I1(i2cCtrl_io_i2c_scl_write_5),
    .I2(i2cCtrl_io_i2c_scl_write_6),
    .I3(ctrl_inFrameData) 
);
defparam i2cCtrl_io_i2c_scl_write_s0.INIT=16'hF400;
  LUT4 i2cCtrl_io_i2c_sda_write_s0 (
    .F(i2cCtrl_io_i2c_sda_write_4),
    .I0(n202_19),
    .I1(bridge_inAckState),
    .I2(ctrl_rspBufferIn_rValid),
    .I3(i2cCtrl_io_bus_rsp_data_4) 
);
defparam i2cCtrl_io_i2c_sda_write_s0.INIT=16'h000D;
  LUT2 i2cCtrl_io_i2c_sda_write_s1 (
    .F(i2cCtrl_io_i2c_sda_write_5),
    .I0(ctrl_rspBufferIn_rData_data),
    .I1(ctrl_rspBufferIn_rValid) 
);
defparam i2cCtrl_io_i2c_sda_write_s1.INIT=4'h4;
  LUT4 n141_s3 (
    .F(n141_6),
    .I0(bridge_wasntAck),
    .I1(bridge_inAckState),
    .I2(i2cCtrl_io_bus_rsp_valid_9),
    .I3(n141_7) 
);
defparam n141_s3.INIT=16'hBF00;
  LUT4 n179_s3 (
    .F(n179_6),
    .I0(timeout_counter_0[13]),
    .I1(timeout_counter_0[14]),
    .I2(timeout_counter_0[15]),
    .I3(n179_7) 
);
defparam n179_s3.INIT=16'h0100;
  LUT4 n185_s2 (
    .F(n185_5),
    .I0(timeout_counter_0[7]),
    .I1(timeout_counter_0[8]),
    .I2(timeout_counter_0[9]),
    .I3(timeout_counter_0[10]) 
);
defparam n185_s2.INIT=16'h0001;
  LUT4 i2cCtrl_io_i2c_scl_write_s1 (
    .F(i2cCtrl_io_i2c_scl_write_5),
    .I0(bridge_txData_enable),
    .I1(bridge_inAckState),
    .I2(bridge_wasntAck),
    .I3(ctrl_rspBufferIn_rValid) 
);
defparam i2cCtrl_io_i2c_scl_write_s1.INIT=16'h000E;
  LUT2 i2cCtrl_io_i2c_scl_write_s2 (
    .F(i2cCtrl_io_i2c_scl_write_6),
    .I0(ctrl_rspBufferIn_rData_enable),
    .I1(ctrl_rspBufferIn_rValid) 
);
defparam i2cCtrl_io_i2c_scl_write_s2.INIT=4'h8;
  LUT2 n141_s4 (
    .F(n141_7),
    .I0(ctrl_rspBufferIn_rValid),
    .I1(ctrl_inFrameData) 
);
defparam n141_s4.INIT=4'h4;
  LUT3 n179_s4 (
    .F(n179_7),
    .I0(timeout_counter_0[16]),
    .I1(timeout_counter_0[17]),
    .I2(timeout_counter_0[18]) 
);
defparam n179_s4.INIT=8'h01;
  LUT4 n156_s4 (
    .F(n156_9),
    .I0(n185_4),
    .I1(timeout_counter[19]),
    .I2(n179_6),
    .I3(n179_5) 
);
defparam n156_s4.INIT=16'h2000;
  LUT4 filter_timer_tick_s2 (
    .F(filter_timer_tick),
    .I0(filter_timer_counter[8]),
    .I1(filter_timer_counter[9]),
    .I2(filter_timer_counter[7]),
    .I3(n118_4) 
);
defparam filter_timer_tick_s2.INIT=16'h0100;
  LUT3 ctrl_inFrame_s4 (
    .F(ctrl_inFrame_10),
    .I0(bridge_rxData_listen_10),
    .I1(n156_9),
    .I2(bridge_rxAck_value_7) 
);
defparam ctrl_inFrame_s4.INIT=8'hFE;
  LUT4 n156_s5 (
    .F(n156_11),
    .I0(filter_sda_regNext),
    .I1(filter_scl),
    .I2(i2cCtrl_io_bus_cmd_data),
    .I3(n156_9) 
);
defparam n156_s5.INIT=16'h00BF;
  DFFC filter_timer_counter_8_s0 (
    .Q(filter_timer_counter[8]),
    .D(n117_3),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC filter_timer_counter_7_s0 (
    .Q(filter_timer_counter[7]),
    .D(n118_3),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC filter_timer_counter_6_s0 (
    .Q(filter_timer_counter[6]),
    .D(n119_3),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC filter_timer_counter_5_s0 (
    .Q(filter_timer_counter[5]),
    .D(n120_3),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC filter_timer_counter_4_s0 (
    .Q(filter_timer_counter[4]),
    .D(n121_3),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC filter_timer_counter_3_s0 (
    .Q(filter_timer_counter[3]),
    .D(n122_3),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC filter_timer_counter_2_s0 (
    .Q(filter_timer_counter[2]),
    .D(n123_3),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC filter_timer_counter_1_s0 (
    .Q(filter_timer_counter[1]),
    .D(n124_3),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC filter_timer_counter_0_s0 (
    .Q(filter_timer_counter[0]),
    .D(n125_3),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFPE _zz_filter_sampler_sclSamples_2_s0 (
    .Q(_zz_filter_sampler_sclSamples_2),
    .D(_zz_filter_sampler_sclSamples_1),
    .CLK(clk_osc),
    .CE(filter_timer_tick),
    .PRESET(n1235_6) 
);
  DFFPE _zz_filter_sampler_sdaSamples_1_s0 (
    .Q(_zz_filter_sampler_sdaSamples_1),
    .D(io_i2c_sda_read_buffercc_io_dataOut),
    .CLK(clk_osc),
    .CE(filter_timer_tick),
    .PRESET(n1235_6) 
);
  DFFPE _zz_filter_sampler_sdaSamples_2_s0 (
    .Q(_zz_filter_sampler_sdaSamples_2),
    .D(_zz_filter_sampler_sdaSamples_1),
    .CLK(clk_osc),
    .CE(filter_timer_tick),
    .PRESET(n1235_6) 
);
  DFFPE filter_sda_s0 (
    .Q(i2cCtrl_io_bus_cmd_data),
    .D(_zz_filter_sampler_sdaSamples_2),
    .CLK(clk_osc),
    .CE(n309_3),
    .PRESET(n1235_6) 
);
  DFFPE filter_scl_s0 (
    .Q(filter_scl),
    .D(_zz_filter_sampler_sclSamples_2),
    .CLK(clk_osc),
    .CE(n310_3),
    .PRESET(n1235_6) 
);
  DFFP filter_scl_regNext_s0 (
    .Q(filter_scl_regNext),
    .D(filter_scl),
    .CLK(clk_osc),
    .PRESET(n1235_6) 
);
  DFFP filter_sda_regNext_s0 (
    .Q(filter_sda_regNext),
    .D(i2cCtrl_io_bus_cmd_data),
    .CLK(clk_osc),
    .PRESET(n1235_6) 
);
  DFFCE ctrl_rspBufferIn_rValid_s0 (
    .Q(ctrl_rspBufferIn_rValid),
    .D(i2cCtrl_io_bus_rsp_valid),
    .CLK(clk_osc),
    .CE(when_I2CSlave_l239),
    .CLEAR(n1235_6) 
);
  DFFC timeout_counter_19_s0 (
    .Q(timeout_counter[19]),
    .D(n179_3),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC timeout_counter_18_s0 (
    .Q(timeout_counter_0[18]),
    .D(n180_3),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC timeout_counter_17_s0 (
    .Q(timeout_counter_0[17]),
    .D(n181_3),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC timeout_counter_16_s0 (
    .Q(timeout_counter_0[16]),
    .D(n182_3),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC timeout_counter_15_s0 (
    .Q(timeout_counter_0[15]),
    .D(n183_3),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC timeout_counter_14_s0 (
    .Q(timeout_counter_0[14]),
    .D(n184_3),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC timeout_counter_13_s0 (
    .Q(timeout_counter_0[13]),
    .D(n185_3),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC timeout_counter_12_s0 (
    .Q(timeout_counter_0[12]),
    .D(n186_3),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC timeout_counter_11_s0 (
    .Q(timeout_counter_0[11]),
    .D(n187_3),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC timeout_counter_10_s0 (
    .Q(timeout_counter_0[10]),
    .D(n188_3),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC timeout_counter_9_s0 (
    .Q(timeout_counter_0[9]),
    .D(n189_3),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC timeout_counter_8_s0 (
    .Q(timeout_counter_0[8]),
    .D(n190_3),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC timeout_counter_7_s0 (
    .Q(timeout_counter_0[7]),
    .D(n191_3),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC timeout_counter_6_s0 (
    .Q(timeout_counter_0[6]),
    .D(n192_3),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC timeout_counter_5_s0 (
    .Q(timeout_counter_0[5]),
    .D(n193_3),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC timeout_counter_4_s0 (
    .Q(timeout_counter_0[4]),
    .D(n194_3),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC timeout_counter_3_s0 (
    .Q(timeout_counter_0[3]),
    .D(n195_3),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC timeout_counter_2_s0 (
    .Q(timeout_counter_0[2]),
    .D(n196_3),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC timeout_counter_1_s0 (
    .Q(timeout_counter_0[1]),
    .D(n197_3),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFC timeout_counter_0_s0 (
    .Q(timeout_counter_0[0]),
    .D(n198_3),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFRE ctrl_rspBufferIn_rData_enable_s0 (
    .Q(ctrl_rspBufferIn_rData_enable),
    .D(n200_3),
    .CLK(clk_osc),
    .CE(when_I2CSlave_l239),
    .RESET(i2cCtrl_io_bus_rsp_enable_6) 
);
  DFFE ctrl_rspBufferIn_rData_data_s0 (
    .Q(ctrl_rspBufferIn_rData_data),
    .D(i2cCtrl_io_bus_rsp_data),
    .CLK(clk_osc),
    .CE(when_I2CSlave_l239) 
);
  DFFC filter_timer_counter_9_s0 (
    .Q(filter_timer_counter[9]),
    .D(n116_3),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFPE _zz_filter_sampler_sclSamples_1_s0 (
    .Q(_zz_filter_sampler_sclSamples_1),
    .D(io_i2c_scl_read_buffercc_io_dataOut),
    .CLK(clk_osc),
    .CE(filter_timer_tick),
    .PRESET(n1235_6) 
);
  DFFCE tsuData_counter_5_s1 (
    .Q(tsuData_counter[5]),
    .D(n141_3),
    .CLK(clk_osc),
    .CE(tsuData_counter_5_8),
    .CLEAR(n1235_6) 
);
defparam tsuData_counter_5_s1.INIT=1'b0;
  DFFCE tsuData_counter_4_s1 (
    .Q(tsuData_counter[4]),
    .D(n142_3),
    .CLK(clk_osc),
    .CE(tsuData_counter_5_8),
    .CLEAR(n1235_6) 
);
defparam tsuData_counter_4_s1.INIT=1'b0;
  DFFCE tsuData_counter_3_s1 (
    .Q(tsuData_counter[3]),
    .D(n143_3),
    .CLK(clk_osc),
    .CE(tsuData_counter_5_8),
    .CLEAR(n1235_6) 
);
defparam tsuData_counter_3_s1.INIT=1'b0;
  DFFCE tsuData_counter_2_s1 (
    .Q(tsuData_counter[2]),
    .D(n144_3),
    .CLK(clk_osc),
    .CE(tsuData_counter_5_8),
    .CLEAR(n1235_6) 
);
defparam tsuData_counter_2_s1.INIT=1'b0;
  DFFCE tsuData_counter_1_s1 (
    .Q(tsuData_counter[1]),
    .D(n145_3),
    .CLK(clk_osc),
    .CE(tsuData_counter_5_8),
    .CLEAR(n1235_6) 
);
defparam tsuData_counter_1_s1.INIT=1'b0;
  DFFCE tsuData_counter_0_s1 (
    .Q(tsuData_counter[0]),
    .D(n146_3),
    .CLK(clk_osc),
    .CE(tsuData_counter_5_8),
    .CLEAR(n1235_6) 
);
defparam tsuData_counter_0_s1.INIT=1'b0;
  DFFCE ctrl_inFrame_s1 (
    .Q(ctrl_inFrame),
    .D(n156_11),
    .CLK(clk_osc),
    .CE(ctrl_inFrame_10),
    .CLEAR(n1235_6) 
);
defparam ctrl_inFrame_s1.INIT=1'b0;
  DFFCE ctrl_inFrameData_s1 (
    .Q(ctrl_inFrameData),
    .D(n155_6),
    .CLK(clk_osc),
    .CE(ctrl_inFrameData_8),
    .CLEAR(n1235_6) 
);
defparam ctrl_inFrameData_s1.INIT=1'b0;
  BufferCC io_i2c_scl_read_buffercc (
    .clk_osc(clk_osc),
    .n1235_6(n1235_6),
    .i2c_scl_in(i2c_scl_in),
    .io_i2c_scl_read_buffercc_io_dataOut(io_i2c_scl_read_buffercc_io_dataOut)
);
  BufferCC_0 io_i2c_sda_read_buffercc (
    .clk_osc(clk_osc),
    .n1235_6(n1235_6),
    .i2c_sda_in(i2c_sda_in),
    .io_i2c_sda_read_buffercc_io_dataOut(io_i2c_sda_read_buffercc_io_dataOut)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* I2cSlave */
module Apb3I2cCtrl (
  clk_osc,
  n1235_6,
  when_MyTopLevel_l233_10,
  apb_operate_area_operating_4,
  ctrl_slave_drive_state_3_9,
  ctrl_master_drive_state_3_11,
  when_MyTopLevel_l233_7,
  apb_operate_area_active_18,
  pwm_1_apb_PWDATA_9_4,
  apb_operate_area_active_22,
  when_MyTopLevel_l233_5,
  ctrl_fsm_idle_state_3_9,
  n1413_7,
  n3496_3,
  n855_5,
  n860_8,
  i2c_scl_in,
  i2c_sda_in,
  pwm_1_apb_PWDATA_0,
  pwm_1_apb_PWDATA_1,
  pwm_1_apb_PWDATA_2,
  pwm_1_apb_PWDATA_3,
  pwm_1_apb_PWDATA_4,
  pwm_1_apb_PWDATA_5,
  pwm_1_apb_PWDATA_6,
  pwm_1_apb_PWDATA_7,
  pwm_1_apb_PWDATA_9,
  pwm_1_apb_PWDATA_15,
  pwm_1_apb_PWDATA_17,
  init_state,
  ctrl_slave_drive_state,
  ctrl_master_drive_state,
  ctrl_fsm_idle_state,
  ctrl_fsm_hit_hit_state,
  ctrl_fsm_stateReg,
  i2c_apb_io_i2c_scl_write,
  i2c_apb_io_i2c_sda_write,
  i2c_apb_io_interrupt,
  n1014_4,
  n1014_6,
  n943_10,
  n943_12,
  n1014_8,
  n1014_9,
  n950_6,
  i2c_apb_io_apb_PRDATA
)
;
input clk_osc;
input n1235_6;
input when_MyTopLevel_l233_10;
input apb_operate_area_operating_4;
input ctrl_slave_drive_state_3_9;
input ctrl_master_drive_state_3_11;
input when_MyTopLevel_l233_7;
input apb_operate_area_active_18;
input pwm_1_apb_PWDATA_9_4;
input apb_operate_area_active_22;
input when_MyTopLevel_l233_5;
input ctrl_fsm_idle_state_3_9;
input n1413_7;
input n3496_3;
input n855_5;
input n860_8;
input i2c_scl_in;
input i2c_sda_in;
input pwm_1_apb_PWDATA_0;
input pwm_1_apb_PWDATA_1;
input pwm_1_apb_PWDATA_2;
input pwm_1_apb_PWDATA_3;
input pwm_1_apb_PWDATA_4;
input pwm_1_apb_PWDATA_5;
input pwm_1_apb_PWDATA_6;
input pwm_1_apb_PWDATA_7;
input pwm_1_apb_PWDATA_9;
input pwm_1_apb_PWDATA_15;
input pwm_1_apb_PWDATA_17;
input [2:0] init_state;
input [2:0] ctrl_slave_drive_state;
input [2:0] ctrl_master_drive_state;
input [2:0] ctrl_fsm_idle_state;
input [0:0] ctrl_fsm_hit_hit_state;
input [2:0] ctrl_fsm_stateReg;
output i2c_apb_io_i2c_scl_write;
output i2c_apb_io_i2c_sda_write;
output i2c_apb_io_interrupt;
output n1014_4;
output n1014_6;
output n943_10;
output n943_12;
output n1014_8;
output n1014_9;
output n950_6;
output [7:0] i2c_apb_io_apb_PRDATA;
wire n202_10;
wire n202_11;
wire n202_12;
wire n202_13;
wire n162_3;
wire i2cCtrl_io_bus_rsp_valid;
wire n200_3;
wire i2cCtrl_io_bus_rsp_data;
wire n361_4;
wire n364_4;
wire n1014_3;
wire n959_3;
wire n969_3;
wire n977_3;
wire n993_3;
wire n994_3;
wire n995_3;
wire n997_3;
wire n998_3;
wire n999_3;
wire n1045_3;
wire i2cCtrl_io_bus_rsp_enable_6;
wire bridge_rxAck_listen_7;
wire bridge_txAck_valid_8;
wire bridge_interruptCtrl_start_flag_8;
wire bridge_interruptCtrl_restart_flag_8;
wire bridge_interruptCtrl_end_flag_8;
wire bridge_interruptCtrl_drop_flag_8;
wire bridge_txData_valid_8;
wire bridge_inAckState_8;
wire n381_6;
wire n377_6;
wire n373_6;
wire n369_6;
wire n353_5;
wire n345_5;
wire n344_5;
wire n355_7;
wire n162_4;
wire i2cCtrl_io_bus_rsp_valid_4;
wire i2cCtrl_io_bus_rsp_valid_6;
wire n200_4;
wire i2cCtrl_io_bus_rsp_data_4;
wire n943_4;
wire n943_5;
wire n943_6;
wire n1014_5;
wire n1014_7;
wire n959_4;
wire n993_4;
wire n996_4;
wire n1045_4;
wire bridge_rxAck_value_7;
wire bridge_rxAck_value_8;
wire bridge_rxData_listen_9;
wire bridge_rxData_listen_10;
wire bridge_rxData_valid_9;
wire bridge_txAck_valid_10;
wire bridge_interruptCtrl_start_flag_9;
wire bridge_interruptCtrl_start_flag_10;
wire bridge_interruptCtrl_restart_flag_9;
wire bridge_interruptCtrl_end_flag_9;
wire bridge_interruptCtrl_drop_flag_9;
wire bridge_txData_valid_9;
wire i2c_apb_io_apb_PRDATA_7_5;
wire i2c_apb_io_apb_PRDATA_6_4;
wire i2c_apb_io_apb_PRDATA_5_4;
wire i2c_apb_io_apb_PRDATA_4_4;
wire i2c_apb_io_apb_PRDATA_0_5;
wire i2c_apb_io_interrupt_4;
wire i2c_apb_io_interrupt_5;
wire i2cCtrl_io_bus_rsp_valid_9;
wire n943_7;
wire n943_8;
wire n943_9;
wire n1014_10;
wire n959_5;
wire n993_5;
wire bridge_txAck_valid_11;
wire i2c_apb_io_interrupt_6;
wire i2cCtrl_io_bus_rsp_valid_10;
wire i2cCtrl_io_bus_rsp_valid_11;
wire n943_13;
wire n943_14;
wire n943_15;
wire n959_6;
wire n993_6;
wire i2cCtrl_io_bus_rsp_valid_12;
wire bridge_wasntAck_10;
wire bridge_txAck_valid_14;
wire bridge_inAckState_11;
wire n343_7;
wire n349_6;
wire n996_6;
wire n943_17;
wire n365_7;
wire bridge_txAck_repeat_9;
wire i2c_apb_io_apb_PRDATA_0_7;
wire bridge_txAck_valid_16;
wire bridge_dataCounter_2_11;
wire i2cCtrl_io_bus_rsp_valid_14;
wire bridge_dataCounter_2_13;
wire n362_7;
wire bridge_txData_repeat_9;
wire i2c_apb_io_apb_PRDATA_7_7;
wire n304_20;
wire n305_20;
wire i2cCtrl_io_bus_rsp_valid_16;
wire i2cCtrl_io_bus_rsp_valid_18;
wire bridge_interruptCtrl_filterGen_flag_10;
wire bridge_txAck_enable_13;
wire n1025_5;
wire n950_8;
wire bridge_txData_enable_13;
wire bridge_addressFilter_addresses_0_enable;
wire bridge_interruptCtrl_rxDataEnable;
wire bridge_interruptCtrl_rxAckEnable;
wire bridge_interruptCtrl_txDataEnable;
wire bridge_interruptCtrl_txAckEnable;
wire bridge_interruptCtrl_start_enable;
wire bridge_interruptCtrl_restart_enable;
wire bridge_interruptCtrl_end_enable;
wire bridge_interruptCtrl_drop_enable;
wire bridge_interruptCtrl_filterGen_enable;
wire _zz_when_I2cCtrl_l299_regNext;
wire bridge_txAck_value;
wire bridge_rxData_event;
wire bridge_txData_repeat;
wire bridge_txData_enable;
wire bridge_txAck_valid;
wire bridge_txAck_repeat;
wire bridge_txAck_enable;
wire bridge_wasntAck;
wire bridge_interruptCtrl_start_flag;
wire bridge_interruptCtrl_restart_flag;
wire bridge_interruptCtrl_end_flag;
wire bridge_interruptCtrl_drop_flag;
wire bridge_interruptCtrl_filterGen_flag;
wire bridge_txData_valid;
wire bridge_inAckState;
wire bridge_addressFilter_addresses_0_is10Bit;
wire n138_1_SUM;
wire n138_3;
wire n139_1_SUM;
wire n139_3;
wire n140_1_SUM;
wire n140_3;
wire n141_1_SUM;
wire n141_3;
wire n142_1_SUM;
wire n142_3;
wire n143_1_SUM;
wire n143_3;
wire n144_1_SUM;
wire n144_3;
wire n148_1_SUM;
wire n148_3;
wire n149_1_SUM;
wire n149_3;
wire n150_1_SUM;
wire n150_3;
wire n151_1_SUM;
wire n151_3;
wire n152_1_SUM;
wire n152_3;
wire n153_1_SUM;
wire n153_3;
wire n154_1_SUM;
wire n154_3;
wire n155_1_SUM;
wire n155_3;
wire n156_1_SUM;
wire n156_3;
wire n157_1_SUM;
wire n157_3;
wire n202_15;
wire n202_17;
wire n202_19;
wire _zz_when_I2cCtrl_l299_regNext_7;
wire i2cCtrl_io_bus_cmd_data;
wire filter_scl;
wire filter_scl_regNext;
wire filter_sda_regNext;
wire ctrl_rspBufferIn_rValid;
wire ctrl_inFrame;
wire ctrl_inFrameData;
wire when_I2CSlave_l239;
wire i2cCtrl_io_i2c_scl_write;
wire i2cCtrl_io_i2c_sda_write;
wire n179_5;
wire n185_4;
wire n179_6;
wire n156_9;
wire [9:0] _zz_io_config_samplingClockDivider;
wire [7:0] bridge_addressFilter_byte0;
wire [7:0] bridge_addressFilter_byte1;
wire [7:0] bridge_rxData_value;
wire [7:0] bridge_txData_value;
wire [9:0] bridge_addressFilter_addresses_0_value;
wire [19:0] _zz_io_config_timeout;
wire [5:0] _zz_io_config_tsuData;
wire [2:0] bridge_dataCounter;
wire [1:0] bridge_addressFilter_state;
wire [19:19] timeout_counter;
wire VCC;
wire GND;
  LUT3 n202_s17 (
    .F(n202_10),
    .I0(bridge_txData_value[1]),
    .I1(bridge_txData_value[0]),
    .I2(bridge_dataCounter[0]) 
);
defparam n202_s17.INIT=8'hCA;
  LUT3 n202_s16 (
    .F(n202_11),
    .I0(bridge_txData_value[3]),
    .I1(bridge_txData_value[2]),
    .I2(bridge_dataCounter[0]) 
);
defparam n202_s16.INIT=8'hCA;
  LUT3 n202_s19 (
    .F(n202_12),
    .I0(bridge_txData_value[5]),
    .I1(bridge_txData_value[4]),
    .I2(bridge_dataCounter[0]) 
);
defparam n202_s19.INIT=8'hCA;
  LUT3 n202_s18 (
    .F(n202_13),
    .I0(bridge_txData_value[7]),
    .I1(bridge_txData_value[6]),
    .I2(bridge_dataCounter[0]) 
);
defparam n202_s18.INIT=8'hCA;
  LUT4 n162_s0 (
    .F(n162_3),
    .I0(n162_4),
    .I1(n144_3),
    .I2(bridge_addressFilter_state[1]),
    .I3(bridge_addressFilter_addresses_0_is10Bit) 
);
defparam n162_s0.INIT=16'hA031;
  LUT4 i2cCtrl_io_bus_rsp_valid_s0 (
    .F(i2cCtrl_io_bus_rsp_valid),
    .I0(bridge_rxAck_listen_7),
    .I1(i2cCtrl_io_bus_rsp_valid_4),
    .I2(i2cCtrl_io_bus_rsp_valid_14),
    .I3(i2cCtrl_io_bus_rsp_valid_6) 
);
defparam i2cCtrl_io_bus_rsp_valid_s0.INIT=16'hFF40;
  LUT3 n200_s0 (
    .F(n200_3),
    .I0(bridge_txData_enable),
    .I1(bridge_inAckState),
    .I2(n200_4) 
);
defparam n200_s0.INIT=8'h0E;
  LUT3 i2cCtrl_io_bus_rsp_data_s0 (
    .F(i2cCtrl_io_bus_rsp_data),
    .I0(bridge_inAckState),
    .I1(n202_19),
    .I2(i2cCtrl_io_bus_rsp_data_4) 
);
defparam i2cCtrl_io_bus_rsp_data_s0.INIT=8'hF4;
  LUT3 n943_s0 (
    .F(n361_4),
    .I0(n943_4),
    .I1(n943_5),
    .I2(n943_6) 
);
defparam n943_s0.INIT=8'h80;
  LUT3 n946_s0 (
    .F(n364_4),
    .I0(n943_4),
    .I1(n943_6),
    .I2(n943_5) 
);
defparam n946_s0.INIT=8'h40;
  LUT4 n1014_s0 (
    .F(n1014_3),
    .I0(n1014_4),
    .I1(n1014_5),
    .I2(n1014_6),
    .I3(n1014_7) 
);
defparam n1014_s0.INIT=16'h4000;
  LUT4 n959_s0 (
    .F(n959_3),
    .I0(n943_5),
    .I1(n943_4),
    .I2(n959_4),
    .I3(n1014_7) 
);
defparam n959_s0.INIT=16'h4000;
  LUT3 n969_s0 (
    .F(n969_3),
    .I0(bridge_addressFilter_state[0]),
    .I1(bridge_addressFilter_state[1]),
    .I2(bridge_rxData_event) 
);
defparam n969_s0.INIT=8'h10;
  LUT3 n977_s0 (
    .F(n977_3),
    .I0(bridge_addressFilter_state[1]),
    .I1(bridge_addressFilter_state[0]),
    .I2(bridge_rxData_event) 
);
defparam n977_s0.INIT=8'h40;
  LUT4 n993_s0 (
    .F(n993_3),
    .I0(bridge_dataCounter[0]),
    .I1(bridge_dataCounter[1]),
    .I2(bridge_dataCounter[2]),
    .I3(n993_4) 
);
defparam n993_s0.INIT=16'h0100;
  LUT4 n994_s0 (
    .F(n994_3),
    .I0(bridge_dataCounter[1]),
    .I1(bridge_dataCounter[2]),
    .I2(bridge_dataCounter[0]),
    .I3(n993_4) 
);
defparam n994_s0.INIT=16'h1000;
  LUT4 n995_s0 (
    .F(n995_3),
    .I0(bridge_dataCounter[0]),
    .I1(bridge_dataCounter[2]),
    .I2(bridge_dataCounter[1]),
    .I3(n993_4) 
);
defparam n995_s0.INIT=16'h1000;
  LUT4 n997_s0 (
    .F(n997_3),
    .I0(bridge_dataCounter[0]),
    .I1(bridge_dataCounter[1]),
    .I2(bridge_dataCounter[2]),
    .I3(n993_4) 
);
defparam n997_s0.INIT=16'h1000;
  LUT4 n998_s0 (
    .F(n998_3),
    .I0(bridge_dataCounter[1]),
    .I1(bridge_dataCounter[0]),
    .I2(bridge_dataCounter[2]),
    .I3(n993_4) 
);
defparam n998_s0.INIT=16'h4000;
  LUT4 n999_s0 (
    .F(n999_3),
    .I0(bridge_dataCounter[0]),
    .I1(bridge_dataCounter[1]),
    .I2(bridge_dataCounter[2]),
    .I3(n993_4) 
);
defparam n999_s0.INIT=16'h4000;
  LUT4 n1045_s0 (
    .F(n1045_3),
    .I0(init_state[0]),
    .I1(n1045_4),
    .I2(init_state[1]),
    .I3(n1014_7) 
);
defparam n1045_s0.INIT=16'h4000;
  LUT2 i2cCtrl_io_bus_rsp_enable_s2 (
    .F(i2cCtrl_io_bus_rsp_enable_6),
    .I0(bridge_wasntAck),
    .I1(when_I2CSlave_l239) 
);
defparam i2cCtrl_io_bus_rsp_enable_s2.INIT=4'h8;
  LUT4 bridge_rxData_listen_s3 (
    .F(bridge_rxAck_listen_7),
    .I0(n185_4),
    .I1(bridge_rxData_listen_9),
    .I2(bridge_rxData_listen_10),
    .I3(ctrl_inFrame) 
);
defparam bridge_rxData_listen_s3.INIT=16'hF800;
  LUT4 bridge_txAck_valid_s3 (
    .F(bridge_txAck_valid_8),
    .I0(bridge_rxAck_listen_7),
    .I1(n364_4),
    .I2(bridge_txAck_valid_14),
    .I3(bridge_txAck_valid_10) 
);
defparam bridge_txAck_valid_s3.INIT=16'hFFFE;
  LUT4 bridge_interruptCtrl_start_flag_s3 (
    .F(bridge_interruptCtrl_start_flag_8),
    .I0(n943_4),
    .I1(n943_5),
    .I2(bridge_interruptCtrl_start_flag_9),
    .I3(bridge_interruptCtrl_start_flag_10) 
);
defparam bridge_interruptCtrl_start_flag_s3.INIT=16'h10FF;
  LUT4 bridge_interruptCtrl_restart_flag_s3 (
    .F(bridge_interruptCtrl_restart_flag_8),
    .I0(n943_4),
    .I1(n943_5),
    .I2(bridge_interruptCtrl_start_flag_9),
    .I3(bridge_interruptCtrl_restart_flag_9) 
);
defparam bridge_interruptCtrl_restart_flag_s3.INIT=16'h10FF;
  LUT4 bridge_interruptCtrl_end_flag_s3 (
    .F(bridge_interruptCtrl_end_flag_8),
    .I0(n943_4),
    .I1(n943_5),
    .I2(bridge_interruptCtrl_start_flag_9),
    .I3(bridge_interruptCtrl_end_flag_9) 
);
defparam bridge_interruptCtrl_end_flag_s3.INIT=16'h10FF;
  LUT4 bridge_interruptCtrl_drop_flag_s3 (
    .F(bridge_interruptCtrl_drop_flag_8),
    .I0(n943_4),
    .I1(n943_5),
    .I2(bridge_interruptCtrl_start_flag_9),
    .I3(bridge_interruptCtrl_drop_flag_9) 
);
defparam bridge_interruptCtrl_drop_flag_s3.INIT=16'h10FF;
  LUT4 bridge_txData_valid_s3 (
    .F(bridge_txData_valid_8),
    .I0(bridge_txData_valid),
    .I1(bridge_txData_valid_9),
    .I2(bridge_rxAck_listen_7),
    .I3(n361_4) 
);
defparam bridge_txData_valid_s3.INIT=16'hFFF8;
  LUT4 i2c_apb_io_apb_PRDATA_7_s (
    .F(i2c_apb_io_apb_PRDATA[7]),
    .I0(n943_5),
    .I1(bridge_interruptCtrl_drop_flag),
    .I2(i2c_apb_io_apb_PRDATA_7_7),
    .I3(i2c_apb_io_apb_PRDATA_7_5) 
);
defparam i2c_apb_io_apb_PRDATA_7_s.INIT=16'h40FF;
  LUT4 i2c_apb_io_apb_PRDATA_6_s (
    .F(i2c_apb_io_apb_PRDATA[6]),
    .I0(n943_5),
    .I1(bridge_interruptCtrl_end_flag),
    .I2(i2c_apb_io_apb_PRDATA_7_7),
    .I3(i2c_apb_io_apb_PRDATA_6_4) 
);
defparam i2c_apb_io_apb_PRDATA_6_s.INIT=16'h40FF;
  LUT4 i2c_apb_io_apb_PRDATA_5_s (
    .F(i2c_apb_io_apb_PRDATA[5]),
    .I0(n943_5),
    .I1(bridge_interruptCtrl_restart_flag),
    .I2(i2c_apb_io_apb_PRDATA_7_7),
    .I3(i2c_apb_io_apb_PRDATA_5_4) 
);
defparam i2c_apb_io_apb_PRDATA_5_s.INIT=16'h40FF;
  LUT4 i2c_apb_io_apb_PRDATA_4_s (
    .F(i2c_apb_io_apb_PRDATA[4]),
    .I0(n943_5),
    .I1(bridge_interruptCtrl_start_flag),
    .I2(i2c_apb_io_apb_PRDATA_7_7),
    .I3(i2c_apb_io_apb_PRDATA_4_4) 
);
defparam i2c_apb_io_apb_PRDATA_4_s.INIT=16'h40FF;
  LUT4 i2c_apb_io_apb_PRDATA_0_s (
    .F(i2c_apb_io_apb_PRDATA[0]),
    .I0(n950_6),
    .I1(bridge_interruptCtrl_rxDataEnable),
    .I2(i2c_apb_io_apb_PRDATA_0_7),
    .I3(i2c_apb_io_apb_PRDATA_0_5) 
);
defparam i2c_apb_io_apb_PRDATA_0_s.INIT=16'hFFF4;
  LUT4 i2c_apb_io_apb_PRDATA_3_s (
    .F(i2c_apb_io_apb_PRDATA[3]),
    .I0(bridge_rxData_value[3]),
    .I1(bridge_rxData_valid_9),
    .I2(n950_6),
    .I3(bridge_interruptCtrl_txAckEnable) 
);
defparam i2c_apb_io_apb_PRDATA_3_s.INIT=16'h8F88;
  LUT4 i2c_apb_io_apb_PRDATA_2_s (
    .F(i2c_apb_io_apb_PRDATA[2]),
    .I0(bridge_rxData_value[2]),
    .I1(bridge_rxData_valid_9),
    .I2(n950_6),
    .I3(bridge_interruptCtrl_txDataEnable) 
);
defparam i2c_apb_io_apb_PRDATA_2_s.INIT=16'h8F88;
  LUT4 i2c_apb_io_apb_PRDATA_1_s (
    .F(i2c_apb_io_apb_PRDATA[1]),
    .I0(bridge_rxData_value[1]),
    .I1(bridge_rxData_valid_9),
    .I2(n950_6),
    .I3(bridge_interruptCtrl_rxAckEnable) 
);
defparam i2c_apb_io_apb_PRDATA_1_s.INIT=16'h8F88;
  LUT4 bridge_inAckState_s3 (
    .F(bridge_inAckState_8),
    .I0(bridge_rxAck_value_8),
    .I1(bridge_inAckState_11),
    .I2(bridge_rxAck_value_7),
    .I3(bridge_rxAck_listen_7) 
);
defparam bridge_inAckState_s3.INIT=16'hFFF2;
  LUT4 n381_s2 (
    .F(n381_6),
    .I0(n943_4),
    .I1(n943_5),
    .I2(bridge_interruptCtrl_start_flag_9),
    .I3(bridge_interruptCtrl_drop_enable) 
);
defparam n381_s2.INIT=16'hEF00;
  LUT4 n377_s2 (
    .F(n377_6),
    .I0(n943_4),
    .I1(n943_5),
    .I2(bridge_interruptCtrl_start_flag_9),
    .I3(bridge_interruptCtrl_end_enable) 
);
defparam n377_s2.INIT=16'hEF00;
  LUT4 n373_s2 (
    .F(n373_6),
    .I0(n943_4),
    .I1(n943_5),
    .I2(bridge_interruptCtrl_start_flag_9),
    .I3(bridge_interruptCtrl_restart_enable) 
);
defparam n373_s2.INIT=16'hEF00;
  LUT4 n369_s2 (
    .F(n369_6),
    .I0(n943_4),
    .I1(n943_5),
    .I2(bridge_interruptCtrl_start_flag_9),
    .I3(bridge_interruptCtrl_start_enable) 
);
defparam n369_s2.INIT=16'hEF00;
  LUT2 n353_s1 (
    .F(n353_5),
    .I0(bridge_rxAck_listen_7),
    .I1(i2cCtrl_io_bus_cmd_data) 
);
defparam n353_s1.INIT=4'h4;
  LUT2 n345_s1 (
    .F(n345_5),
    .I0(bridge_dataCounter[0]),
    .I1(bridge_dataCounter_2_11) 
);
defparam n345_s1.INIT=4'h4;
  LUT3 n344_s1 (
    .F(n344_5),
    .I0(bridge_dataCounter[0]),
    .I1(bridge_dataCounter[1]),
    .I2(bridge_dataCounter_2_11) 
);
defparam n344_s1.INIT=8'h60;
  LUT3 n355_s3 (
    .F(n355_7),
    .I0(bridge_inAckState),
    .I1(bridge_rxAck_listen_7),
    .I2(bridge_rxAck_value_7) 
);
defparam n355_s3.INIT=8'h01;
  LUT4 i2c_apb_io_interrupt_s (
    .F(i2c_apb_io_interrupt),
    .I0(bridge_interruptCtrl_rxAckEnable),
    .I1(GND),
    .I2(i2c_apb_io_interrupt_4),
    .I3(i2c_apb_io_interrupt_5) 
);
defparam i2c_apb_io_interrupt_s.INIT=16'h8FFF;
  LUT3 n162_s1 (
    .F(n162_4),
    .I0(n157_3),
    .I1(bridge_addressFilter_addresses_0_is10Bit),
    .I2(bridge_addressFilter_state[0]) 
);
defparam n162_s1.INIT=8'h07;
  LUT4 i2cCtrl_io_bus_rsp_valid_s1 (
    .F(i2cCtrl_io_bus_rsp_valid_4),
    .I0(bridge_wasntAck),
    .I1(i2cCtrl_io_bus_rsp_valid_16),
    .I2(i2cCtrl_io_bus_rsp_valid_18),
    .I3(when_I2CSlave_l239) 
);
defparam i2cCtrl_io_bus_rsp_valid_s1.INIT=16'hFE00;
  LUT3 i2cCtrl_io_bus_rsp_valid_s3 (
    .F(i2cCtrl_io_bus_rsp_valid_6),
    .I0(bridge_wasntAck),
    .I1(bridge_inAckState),
    .I2(i2cCtrl_io_bus_rsp_valid_9) 
);
defparam i2cCtrl_io_bus_rsp_valid_s3.INIT=8'h40;
  LUT3 n200_s1 (
    .F(n200_4),
    .I0(bridge_txAck_enable),
    .I1(i2cCtrl_io_bus_rsp_valid_9),
    .I2(bridge_inAckState) 
);
defparam n200_s1.INIT=8'h10;
  LUT3 i2cCtrl_io_bus_rsp_data_s1 (
    .F(i2cCtrl_io_bus_rsp_data_4),
    .I0(i2cCtrl_io_bus_rsp_valid_9),
    .I1(bridge_txAck_value),
    .I2(bridge_inAckState) 
);
defparam i2cCtrl_io_bus_rsp_data_s1.INIT=8'h40;
  LUT3 n943_s1 (
    .F(n943_4),
    .I0(n943_7),
    .I1(n1014_5),
    .I2(n943_8) 
);
defparam n943_s1.INIT=8'hB0;
  LUT4 n943_s2 (
    .F(n943_5),
    .I0(n943_9),
    .I1(n943_10),
    .I2(n943_17),
    .I3(n943_12) 
);
defparam n943_s2.INIT=16'h001F;
  LUT3 n943_s3 (
    .F(n943_6),
    .I0(when_MyTopLevel_l233_10),
    .I1(n959_4),
    .I2(apb_operate_area_operating_4) 
);
defparam n943_s3.INIT=8'h10;
  LUT4 n1014_s1 (
    .F(n1014_4),
    .I0(ctrl_slave_drive_state[0]),
    .I1(ctrl_slave_drive_state[1]),
    .I2(ctrl_slave_drive_state[2]),
    .I3(ctrl_slave_drive_state_3_9) 
);
defparam n1014_s1.INIT=16'h1700;
  LUT4 n1014_s2 (
    .F(n1014_5),
    .I0(n1014_8),
    .I1(n1014_9),
    .I2(ctrl_master_drive_state_3_11),
    .I3(n1014_10) 
);
defparam n1014_s2.INIT=16'hB0BB;
  LUT3 n1014_s3 (
    .F(n1014_6),
    .I0(init_state[2]),
    .I1(init_state[1]),
    .I2(init_state[0]) 
);
defparam n1014_s3.INIT=8'h40;
  LUT2 n1014_s4 (
    .F(n1014_7),
    .I0(when_MyTopLevel_l233_10),
    .I1(apb_operate_area_operating_4) 
);
defparam n1014_s4.INIT=4'h4;
  LUT4 n959_s1 (
    .F(n959_4),
    .I0(n959_5),
    .I1(when_MyTopLevel_l233_7),
    .I2(apb_operate_area_active_18),
    .I3(pwm_1_apb_PWDATA_9_4) 
);
defparam n959_s1.INIT=16'h000E;
  LUT3 n993_s1 (
    .F(n993_4),
    .I0(bridge_inAckState),
    .I1(bridge_rxAck_value_7),
    .I2(n993_5) 
);
defparam n993_s1.INIT=8'h10;
  LUT2 n996_s1 (
    .F(n996_4),
    .I0(bridge_dataCounter[0]),
    .I1(bridge_dataCounter[1]) 
);
defparam n996_s1.INIT=4'h8;
  LUT4 n1045_s1 (
    .F(n1045_4),
    .I0(init_state[2]),
    .I1(apb_operate_area_active_18),
    .I2(apb_operate_area_active_22),
    .I3(n1014_4) 
);
defparam n1045_s1.INIT=16'h0001;
  LUT3 bridge_rxAck_value_s3 (
    .F(bridge_rxAck_value_7),
    .I0(i2cCtrl_io_bus_cmd_data),
    .I1(filter_scl),
    .I2(filter_sda_regNext) 
);
defparam bridge_rxAck_value_s3.INIT=8'h40;
  LUT3 bridge_rxAck_value_s4 (
    .F(bridge_rxAck_value_8),
    .I0(bridge_rxData_listen_9),
    .I1(n185_4),
    .I2(n993_5) 
);
defparam bridge_rxAck_value_s4.INIT=8'h70;
  LUT3 bridge_rxData_listen_s4 (
    .F(bridge_rxData_listen_9),
    .I0(timeout_counter[19]),
    .I1(n179_6),
    .I2(n179_5) 
);
defparam bridge_rxData_listen_s4.INIT=8'h40;
  LUT3 bridge_rxData_listen_s5 (
    .F(bridge_rxData_listen_10),
    .I0(filter_sda_regNext),
    .I1(filter_scl),
    .I2(i2cCtrl_io_bus_cmd_data) 
);
defparam bridge_rxData_listen_s5.INIT=8'h40;
  LUT3 bridge_rxData_valid_s4 (
    .F(bridge_rxData_valid_9),
    .I0(n943_17),
    .I1(n1014_4),
    .I2(n959_4) 
);
defparam bridge_rxData_valid_s4.INIT=8'hD0;
  LUT4 bridge_txAck_valid_s5 (
    .F(bridge_txAck_valid_10),
    .I0(bridge_txAck_valid_16),
    .I1(bridge_txAck_valid),
    .I2(bridge_inAckState),
    .I3(bridge_rxAck_value_8) 
);
defparam bridge_txAck_valid_s5.INIT=16'h8000;
  LUT3 bridge_interruptCtrl_start_flag_s4 (
    .F(bridge_interruptCtrl_start_flag_9),
    .I0(when_MyTopLevel_l233_5),
    .I1(n959_4),
    .I2(apb_operate_area_operating_4) 
);
defparam bridge_interruptCtrl_start_flag_s4.INIT=8'h10;
  LUT3 bridge_interruptCtrl_start_flag_s5 (
    .F(bridge_interruptCtrl_start_flag_10),
    .I0(bridge_rxAck_value_7),
    .I1(ctrl_inFrame),
    .I2(bridge_interruptCtrl_start_enable) 
);
defparam bridge_interruptCtrl_start_flag_s5.INIT=8'hD0;
  LUT3 bridge_interruptCtrl_restart_flag_s4 (
    .F(bridge_interruptCtrl_restart_flag_9),
    .I0(bridge_rxAck_value_8),
    .I1(bridge_rxAck_value_7),
    .I2(bridge_interruptCtrl_restart_enable) 
);
defparam bridge_interruptCtrl_restart_flag_s4.INIT=8'h70;
  LUT3 bridge_interruptCtrl_end_flag_s4 (
    .F(bridge_interruptCtrl_end_flag_9),
    .I0(bridge_rxAck_listen_7),
    .I1(n156_9),
    .I2(bridge_interruptCtrl_end_enable) 
);
defparam bridge_interruptCtrl_end_flag_s4.INIT=8'hD0;
  LUT2 bridge_interruptCtrl_drop_flag_s4 (
    .F(bridge_interruptCtrl_drop_flag_9),
    .I0(n156_9),
    .I1(bridge_interruptCtrl_drop_enable) 
);
defparam bridge_interruptCtrl_drop_flag_s4.INIT=4'h4;
  LUT4 bridge_txData_valid_s4 (
    .F(bridge_txData_valid_9),
    .I0(bridge_txData_repeat),
    .I1(bridge_dataCounter[2]),
    .I2(n993_4),
    .I3(n996_4) 
);
defparam bridge_txData_valid_s4.INIT=16'h4000;
  LUT4 i2c_apb_io_apb_PRDATA_7_s1 (
    .F(i2c_apb_io_apb_PRDATA_7_5),
    .I0(bridge_rxData_value[7]),
    .I1(bridge_rxData_valid_9),
    .I2(n950_6),
    .I3(bridge_interruptCtrl_drop_enable) 
);
defparam i2c_apb_io_apb_PRDATA_7_s1.INIT=16'h7077;
  LUT4 i2c_apb_io_apb_PRDATA_6_s0 (
    .F(i2c_apb_io_apb_PRDATA_6_4),
    .I0(bridge_rxData_value[6]),
    .I1(bridge_rxData_valid_9),
    .I2(n950_6),
    .I3(bridge_interruptCtrl_end_enable) 
);
defparam i2c_apb_io_apb_PRDATA_6_s0.INIT=16'h7077;
  LUT4 i2c_apb_io_apb_PRDATA_5_s0 (
    .F(i2c_apb_io_apb_PRDATA_5_4),
    .I0(bridge_rxData_value[5]),
    .I1(bridge_rxData_valid_9),
    .I2(n950_6),
    .I3(bridge_interruptCtrl_restart_enable) 
);
defparam i2c_apb_io_apb_PRDATA_5_s0.INIT=16'h7077;
  LUT4 i2c_apb_io_apb_PRDATA_4_s0 (
    .F(i2c_apb_io_apb_PRDATA_4_4),
    .I0(bridge_rxData_value[4]),
    .I1(bridge_rxData_valid_9),
    .I2(n950_6),
    .I3(bridge_interruptCtrl_start_enable) 
);
defparam i2c_apb_io_apb_PRDATA_4_s0.INIT=16'h7077;
  LUT4 i2c_apb_io_apb_PRDATA_0_s1 (
    .F(i2c_apb_io_apb_PRDATA_0_5),
    .I0(bridge_txAck_valid_11),
    .I1(bridge_addressFilter_byte0[0]),
    .I2(n943_4),
    .I3(when_MyTopLevel_l233_10) 
);
defparam i2c_apb_io_apb_PRDATA_0_s1.INIT=16'hAC00;
  LUT4 i2c_apb_io_interrupt_s0 (
    .F(i2c_apb_io_interrupt_4),
    .I0(bridge_txData_valid),
    .I1(bridge_interruptCtrl_txDataEnable),
    .I2(GND),
    .I3(bridge_interruptCtrl_rxDataEnable) 
);
defparam i2c_apb_io_interrupt_s0.INIT=16'h0BBB;
  LUT4 i2c_apb_io_interrupt_s1 (
    .F(i2c_apb_io_interrupt_5),
    .I0(bridge_interruptCtrl_restart_flag),
    .I1(bridge_interruptCtrl_start_flag),
    .I2(bridge_interruptCtrl_end_flag),
    .I3(i2c_apb_io_interrupt_6) 
);
defparam i2c_apb_io_interrupt_s1.INIT=16'h0100;
  LUT4 i2cCtrl_io_bus_rsp_valid_s6 (
    .F(i2cCtrl_io_bus_rsp_valid_9),
    .I0(i2cCtrl_io_bus_rsp_valid_10),
    .I1(bridge_addressFilter_byte0[7]),
    .I2(bridge_addressFilter_addresses_0_is10Bit),
    .I3(i2cCtrl_io_bus_rsp_valid_11) 
);
defparam i2cCtrl_io_bus_rsp_valid_s6.INIT=16'h8000;
  LUT4 n943_s4 (
    .F(n943_7),
    .I0(ctrl_slave_drive_state[0]),
    .I1(n943_13),
    .I2(n943_14),
    .I3(ctrl_slave_drive_state_3_9) 
);
defparam n943_s4.INIT=16'h5CCC;
  LUT4 n943_s5 (
    .F(n943_8),
    .I0(pwm_1_apb_PWDATA_9_4),
    .I1(ctrl_master_drive_state[0]),
    .I2(n943_15),
    .I3(n1014_8) 
);
defparam n943_s5.INIT=16'h7770;
  LUT3 n943_s6 (
    .F(n943_9),
    .I0(n1014_6),
    .I1(pwm_1_apb_PWDATA_9_4),
    .I2(n1014_4) 
);
defparam n943_s6.INIT=8'h0D;
  LUT4 n943_s7 (
    .F(n943_10),
    .I0(ctrl_slave_drive_state[0]),
    .I1(ctrl_slave_drive_state[1]),
    .I2(ctrl_slave_drive_state[2]),
    .I3(ctrl_slave_drive_state_3_9) 
);
defparam n943_s7.INIT=16'h0100;
  LUT4 n943_s9 (
    .F(n943_12),
    .I0(ctrl_fsm_idle_state[1]),
    .I1(ctrl_fsm_idle_state[2]),
    .I2(ctrl_fsm_idle_state[0]),
    .I3(ctrl_fsm_idle_state_3_9) 
);
defparam n943_s9.INIT=16'h1000;
  LUT4 n1014_s5 (
    .F(n1014_8),
    .I0(ctrl_fsm_hit_hit_state[0]),
    .I1(ctrl_fsm_stateReg[1]),
    .I2(ctrl_fsm_stateReg[2]),
    .I3(ctrl_fsm_stateReg[0]) 
);
defparam n1014_s5.INIT=16'hEFF3;
  LUT3 n1014_s6 (
    .F(n1014_9),
    .I0(ctrl_fsm_idle_state[1]),
    .I1(ctrl_fsm_idle_state[0]),
    .I2(ctrl_fsm_idle_state[2]) 
);
defparam n1014_s6.INIT=8'h3D;
  LUT3 n1014_s7 (
    .F(n1014_10),
    .I0(ctrl_master_drive_state[1]),
    .I1(ctrl_master_drive_state[0]),
    .I2(ctrl_master_drive_state[2]) 
);
defparam n1014_s7.INIT=8'h0D;
  LUT4 n959_s2 (
    .F(n959_5),
    .I0(ctrl_slave_drive_state[2]),
    .I1(n959_6),
    .I2(ctrl_slave_drive_state_3_9),
    .I3(n943_14) 
);
defparam n959_s2.INIT=16'hACCC;
  LUT4 n993_s2 (
    .F(n993_5),
    .I0(bridge_rxAck_value_7),
    .I1(n993_6),
    .I2(bridge_rxData_listen_10),
    .I3(ctrl_inFrame) 
);
defparam n993_s2.INIT=16'h0E00;
  LUT2 bridge_txAck_valid_s6 (
    .F(bridge_txAck_valid_11),
    .I0(bridge_addressFilter_addresses_0_enable),
    .I1(n162_3) 
);
defparam bridge_txAck_valid_s6.INIT=4'h8;
  LUT4 i2c_apb_io_interrupt_s2 (
    .F(i2c_apb_io_interrupt_6),
    .I0(bridge_interruptCtrl_txAckEnable),
    .I1(bridge_txAck_valid),
    .I2(bridge_interruptCtrl_drop_flag),
    .I3(bridge_interruptCtrl_filterGen_flag) 
);
defparam i2c_apb_io_interrupt_s2.INIT=16'h000D;
  LUT4 i2cCtrl_io_bus_rsp_valid_s7 (
    .F(i2cCtrl_io_bus_rsp_valid_10),
    .I0(bridge_addressFilter_byte0[1]),
    .I1(bridge_addressFilter_addresses_0_value[9]),
    .I2(bridge_addressFilter_byte0[2]),
    .I3(bridge_addressFilter_addresses_0_enable) 
);
defparam i2cCtrl_io_bus_rsp_valid_s7.INIT=16'h8100;
  LUT4 i2cCtrl_io_bus_rsp_valid_s8 (
    .F(i2cCtrl_io_bus_rsp_valid_11),
    .I0(bridge_addressFilter_byte0[3]),
    .I1(i2cCtrl_io_bus_rsp_valid_12),
    .I2(bridge_addressFilter_byte0[4]),
    .I3(bridge_addressFilter_byte0[5]) 
);
defparam i2cCtrl_io_bus_rsp_valid_s8.INIT=16'h4000;
  LUT4 n943_s10 (
    .F(n943_13),
    .I0(init_state[1]),
    .I1(init_state[0]),
    .I2(n1413_7),
    .I3(init_state[2]) 
);
defparam n943_s10.INIT=16'hF0BB;
  LUT3 n943_s11 (
    .F(n943_14),
    .I0(ctrl_slave_drive_state[0]),
    .I1(ctrl_slave_drive_state[1]),
    .I2(ctrl_slave_drive_state[2]) 
);
defparam n943_s11.INIT=8'h17;
  LUT4 n943_s12 (
    .F(n943_15),
    .I0(ctrl_fsm_idle_state[2]),
    .I1(ctrl_fsm_idle_state[1]),
    .I2(ctrl_fsm_idle_state[0]),
    .I3(ctrl_fsm_stateReg[2]) 
);
defparam n943_s12.INIT=16'h00F4;
  LUT3 n959_s3 (
    .F(n959_6),
    .I0(init_state[1]),
    .I1(init_state[0]),
    .I2(init_state[2]) 
);
defparam n959_s3.INIT=8'h0D;
  LUT4 n993_s3 (
    .F(n993_6),
    .I0(ctrl_inFrameData),
    .I1(ctrl_rspBufferIn_rValid),
    .I2(filter_scl_regNext),
    .I3(filter_scl) 
);
defparam n993_s3.INIT=16'h0D00;
  LUT3 i2cCtrl_io_bus_rsp_valid_s9 (
    .F(i2cCtrl_io_bus_rsp_valid_12),
    .I0(bridge_addressFilter_state[1]),
    .I1(bridge_addressFilter_state[0]),
    .I2(bridge_addressFilter_byte0[6]) 
);
defparam i2cCtrl_io_bus_rsp_valid_s9.INIT=8'h40;
  LUT4 bridge_wasntAck_s4 (
    .F(bridge_wasntAck_10),
    .I0(bridge_rxAck_value_7),
    .I1(bridge_inAckState),
    .I2(bridge_rxAck_value_8),
    .I3(bridge_dataCounter_2_11) 
);
defparam bridge_wasntAck_s4.INIT=16'h40FF;
  LUT3 bridge_txAck_valid_s8 (
    .F(bridge_txAck_valid_14),
    .I0(_zz_when_I2cCtrl_l299_regNext),
    .I1(bridge_addressFilter_addresses_0_enable),
    .I2(n162_3) 
);
defparam bridge_txAck_valid_s8.INIT=8'h40;
  LUT4 bridge_inAckState_s5 (
    .F(bridge_inAckState_11),
    .I0(bridge_dataCounter[0]),
    .I1(bridge_dataCounter[1]),
    .I2(bridge_dataCounter[2]),
    .I3(bridge_inAckState) 
);
defparam bridge_inAckState_s5.INIT=16'h007F;
  LUT4 n343_s2 (
    .F(n343_7),
    .I0(bridge_dataCounter[2]),
    .I1(bridge_dataCounter[0]),
    .I2(bridge_dataCounter[1]),
    .I3(bridge_dataCounter_2_11) 
);
defparam n343_s2.INIT=16'h6A00;
  LUT4 n349_s1 (
    .F(n349_6),
    .I0(bridge_dataCounter[2]),
    .I1(n993_4),
    .I2(bridge_dataCounter[0]),
    .I3(bridge_dataCounter[1]) 
);
defparam n349_s1.INIT=16'h8000;
  LUT4 n996_s2 (
    .F(n996_6),
    .I0(bridge_dataCounter[2]),
    .I1(n993_4),
    .I2(bridge_dataCounter[0]),
    .I3(bridge_dataCounter[1]) 
);
defparam n996_s2.INIT=16'h4000;
  LUT4 n943_s13 (
    .F(n943_17),
    .I0(when_MyTopLevel_l233_7),
    .I1(n1014_9),
    .I2(ctrl_fsm_stateReg[2]),
    .I3(n1014_8) 
);
defparam n943_s13.INIT=16'h5501;
  LUT4 n950_s2 (
    .F(n950_6),
    .I0(n943_10),
    .I1(pwm_1_apb_PWDATA_9_4),
    .I2(ctrl_master_drive_state[0]),
    .I3(n943_12) 
);
defparam n950_s2.INIT=16'h0051;
  LUT3 n365_s2 (
    .F(n365_7),
    .I0(n943_4),
    .I1(n943_6),
    .I2(n943_5) 
);
defparam n365_s2.INIT=8'hBF;
  LUT4 bridge_txAck_repeat_s3 (
    .F(bridge_txAck_repeat_9),
    .I0(bridge_rxAck_listen_7),
    .I1(n943_4),
    .I2(n943_6),
    .I3(n943_5) 
);
defparam bridge_txAck_repeat_s3.INIT=16'hBAAA;
  LUT4 i2c_apb_io_apb_PRDATA_0_s2 (
    .F(i2c_apb_io_apb_PRDATA_0_7),
    .I0(bridge_rxData_value[0]),
    .I1(n943_17),
    .I2(n1014_4),
    .I3(n959_4) 
);
defparam i2c_apb_io_apb_PRDATA_0_s2.INIT=16'hA200;
  LUT4 bridge_txAck_valid_s9 (
    .F(bridge_txAck_valid_16),
    .I0(bridge_txAck_repeat),
    .I1(i2cCtrl_io_bus_cmd_data),
    .I2(filter_scl),
    .I3(filter_sda_regNext) 
);
defparam bridge_txAck_valid_s9.INIT=16'h4555;
  LUT4 bridge_dataCounter_2_s5 (
    .F(bridge_dataCounter_2_11),
    .I0(bridge_rxAck_listen_7),
    .I1(i2cCtrl_io_bus_cmd_data),
    .I2(filter_scl),
    .I3(filter_sda_regNext) 
);
defparam bridge_dataCounter_2_s5.INIT=16'h4555;
  LUT4 i2cCtrl_io_bus_rsp_valid_s10 (
    .F(i2cCtrl_io_bus_rsp_valid_14),
    .I0(i2cCtrl_io_bus_cmd_data),
    .I1(filter_scl),
    .I2(filter_sda_regNext),
    .I3(ctrl_inFrameData) 
);
defparam i2cCtrl_io_bus_rsp_valid_s10.INIT=16'hBF00;
  LUT4 bridge_dataCounter_2_s6 (
    .F(bridge_dataCounter_2_13),
    .I0(bridge_inAckState),
    .I1(bridge_rxAck_value_7),
    .I2(n993_5),
    .I3(bridge_dataCounter_2_11) 
);
defparam bridge_dataCounter_2_s6.INIT=16'h10FF;
  LUT3 n362_s2 (
    .F(n362_7),
    .I0(n943_4),
    .I1(n943_5),
    .I2(n943_6) 
);
defparam n362_s2.INIT=8'h7F;
  LUT4 bridge_txData_repeat_s3 (
    .F(bridge_txData_repeat_9),
    .I0(bridge_rxAck_listen_7),
    .I1(n943_4),
    .I2(n943_5),
    .I3(n943_6) 
);
defparam bridge_txData_repeat_s3.INIT=16'hEAAA;
  LUT4 i2c_apb_io_apb_PRDATA_7_s2 (
    .F(i2c_apb_io_apb_PRDATA_7_7),
    .I0(n943_7),
    .I1(n1014_5),
    .I2(n943_8),
    .I3(n959_4) 
);
defparam i2c_apb_io_apb_PRDATA_7_s2.INIT=16'h004F;
  LUT4 n304_s12 (
    .F(n304_20),
    .I0(bridge_addressFilter_state[1]),
    .I1(bridge_addressFilter_state[0]),
    .I2(bridge_dataCounter_2_11),
    .I3(bridge_rxData_event) 
);
defparam n304_s12.INIT=16'hE0A0;
  LUT4 n305_s12 (
    .F(n305_20),
    .I0(bridge_addressFilter_state[1]),
    .I1(bridge_addressFilter_state[0]),
    .I2(bridge_dataCounter_2_11),
    .I3(bridge_rxData_event) 
);
defparam n305_s12.INIT=16'h90C0;
  LUT2 i2cCtrl_io_bus_rsp_valid_s11 (
    .F(i2cCtrl_io_bus_rsp_valid_16),
    .I0(bridge_txAck_valid),
    .I1(bridge_inAckState) 
);
defparam i2cCtrl_io_bus_rsp_valid_s11.INIT=4'h8;
  LUT2 i2cCtrl_io_bus_rsp_valid_s12 (
    .F(i2cCtrl_io_bus_rsp_valid_18),
    .I0(bridge_inAckState),
    .I1(bridge_txData_valid) 
);
defparam i2cCtrl_io_bus_rsp_valid_s12.INIT=4'h4;
  LUT4 bridge_interruptCtrl_filterGen_flag_s4 (
    .F(bridge_interruptCtrl_filterGen_flag_10),
    .I0(_zz_when_I2cCtrl_l299_regNext),
    .I1(bridge_addressFilter_addresses_0_enable),
    .I2(n162_3),
    .I3(bridge_interruptCtrl_filterGen_enable) 
);
defparam bridge_interruptCtrl_filterGen_flag_s4.INIT=16'h40FF;
  LUT4 bridge_txAck_enable_s6 (
    .F(bridge_txAck_enable_13),
    .I0(bridge_rxAck_listen_7),
    .I1(n943_4),
    .I2(n943_6),
    .I3(n943_5) 
);
defparam bridge_txAck_enable_s6.INIT=16'hBAAA;
  LUT4 n1025_s1 (
    .F(n1025_5),
    .I0(n943_4),
    .I1(n959_4),
    .I2(when_MyTopLevel_l233_10),
    .I3(apb_operate_area_operating_4) 
);
defparam n1025_s1.INIT=16'h0400;
  LUT3 n950_s3 (
    .F(n950_8),
    .I0(n950_6),
    .I1(when_MyTopLevel_l233_10),
    .I2(apb_operate_area_operating_4) 
);
defparam n950_s3.INIT=8'h10;
  LUT4 bridge_txData_enable_s6 (
    .F(bridge_txData_enable_13),
    .I0(bridge_rxAck_listen_7),
    .I1(n943_4),
    .I2(n943_5),
    .I3(n943_6) 
);
defparam bridge_txData_enable_s6.INIT=16'hEAAA;
  DFFCE bridge_addressFilter_addresses_0_enable_s0 (
    .Q(bridge_addressFilter_addresses_0_enable),
    .D(pwm_1_apb_PWDATA_15),
    .CLK(clk_osc),
    .CE(n1014_3),
    .CLEAR(n1235_6) 
);
  DFFCE bridge_interruptCtrl_rxDataEnable_s0 (
    .Q(bridge_interruptCtrl_rxDataEnable),
    .D(pwm_1_apb_PWDATA_0),
    .CLK(clk_osc),
    .CE(n950_8),
    .CLEAR(n1235_6) 
);
  DFFCE bridge_interruptCtrl_rxAckEnable_s0 (
    .Q(bridge_interruptCtrl_rxAckEnable),
    .D(pwm_1_apb_PWDATA_1),
    .CLK(clk_osc),
    .CE(n950_8),
    .CLEAR(n1235_6) 
);
  DFFCE bridge_interruptCtrl_txDataEnable_s0 (
    .Q(bridge_interruptCtrl_txDataEnable),
    .D(pwm_1_apb_PWDATA_2),
    .CLK(clk_osc),
    .CE(n950_8),
    .CLEAR(n1235_6) 
);
  DFFCE bridge_interruptCtrl_txAckEnable_s0 (
    .Q(bridge_interruptCtrl_txAckEnable),
    .D(pwm_1_apb_PWDATA_3),
    .CLK(clk_osc),
    .CE(n950_8),
    .CLEAR(n1235_6) 
);
  DFFCE bridge_interruptCtrl_start_enable_s0 (
    .Q(bridge_interruptCtrl_start_enable),
    .D(pwm_1_apb_PWDATA_4),
    .CLK(clk_osc),
    .CE(n950_8),
    .CLEAR(n1235_6) 
);
  DFFCE bridge_interruptCtrl_restart_enable_s0 (
    .Q(bridge_interruptCtrl_restart_enable),
    .D(pwm_1_apb_PWDATA_5),
    .CLK(clk_osc),
    .CE(n950_8),
    .CLEAR(n1235_6) 
);
  DFFCE bridge_interruptCtrl_end_enable_s0 (
    .Q(bridge_interruptCtrl_end_enable),
    .D(pwm_1_apb_PWDATA_6),
    .CLK(clk_osc),
    .CE(n950_8),
    .CLEAR(n1235_6) 
);
  DFFCE bridge_interruptCtrl_drop_enable_s0 (
    .Q(bridge_interruptCtrl_drop_enable),
    .D(pwm_1_apb_PWDATA_7),
    .CLK(clk_osc),
    .CE(n950_8),
    .CLEAR(n1235_6) 
);
  DFFCE bridge_interruptCtrl_filterGen_enable_s0 (
    .Q(bridge_interruptCtrl_filterGen_enable),
    .D(pwm_1_apb_PWDATA_17),
    .CLK(clk_osc),
    .CE(n950_8),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_io_config_samplingClockDivider_9_s0 (
    .Q(_zz_io_config_samplingClockDivider[9]),
    .D(pwm_1_apb_PWDATA_9),
    .CLK(clk_osc),
    .CE(n959_3),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_io_config_samplingClockDivider_7_s0 (
    .Q(_zz_io_config_samplingClockDivider[7]),
    .D(pwm_1_apb_PWDATA_7),
    .CLK(clk_osc),
    .CE(n959_3),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_io_config_samplingClockDivider_6_s0 (
    .Q(_zz_io_config_samplingClockDivider[6]),
    .D(pwm_1_apb_PWDATA_6),
    .CLK(clk_osc),
    .CE(n959_3),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_io_config_samplingClockDivider_5_s0 (
    .Q(_zz_io_config_samplingClockDivider[5]),
    .D(pwm_1_apb_PWDATA_5),
    .CLK(clk_osc),
    .CE(n959_3),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_io_config_samplingClockDivider_4_s0 (
    .Q(_zz_io_config_samplingClockDivider[4]),
    .D(pwm_1_apb_PWDATA_4),
    .CLK(clk_osc),
    .CE(n959_3),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_io_config_samplingClockDivider_3_s0 (
    .Q(_zz_io_config_samplingClockDivider[3]),
    .D(pwm_1_apb_PWDATA_3),
    .CLK(clk_osc),
    .CE(n959_3),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_io_config_samplingClockDivider_2_s0 (
    .Q(_zz_io_config_samplingClockDivider[2]),
    .D(pwm_1_apb_PWDATA_2),
    .CLK(clk_osc),
    .CE(n959_3),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_io_config_samplingClockDivider_1_s0 (
    .Q(_zz_io_config_samplingClockDivider[1]),
    .D(pwm_1_apb_PWDATA_1),
    .CLK(clk_osc),
    .CE(n959_3),
    .CLEAR(n1235_6) 
);
  DFFCE _zz_io_config_samplingClockDivider_0_s0 (
    .Q(_zz_io_config_samplingClockDivider[0]),
    .D(pwm_1_apb_PWDATA_0),
    .CLK(clk_osc),
    .CE(n959_3),
    .CLEAR(n1235_6) 
);
  DFFP bridge_i2cBuffer_scl_write_regNext_s0 (
    .Q(i2c_apb_io_i2c_scl_write),
    .D(i2cCtrl_io_i2c_scl_write),
    .CLK(clk_osc),
    .PRESET(n1235_6) 
);
  DFFP bridge_i2cBuffer_sda_write_regNext_s0 (
    .Q(i2c_apb_io_i2c_sda_write),
    .D(i2cCtrl_io_i2c_sda_write),
    .CLK(clk_osc),
    .PRESET(n1235_6) 
);
  DFFE bridge_addressFilter_byte0_7_s0 (
    .Q(bridge_addressFilter_byte0[7]),
    .D(bridge_rxData_value[7]),
    .CLK(clk_osc),
    .CE(n969_3) 
);
  DFFE bridge_addressFilter_byte0_6_s0 (
    .Q(bridge_addressFilter_byte0[6]),
    .D(bridge_rxData_value[6]),
    .CLK(clk_osc),
    .CE(n969_3) 
);
  DFFE bridge_addressFilter_byte0_5_s0 (
    .Q(bridge_addressFilter_byte0[5]),
    .D(bridge_rxData_value[5]),
    .CLK(clk_osc),
    .CE(n969_3) 
);
  DFFE bridge_addressFilter_byte0_4_s0 (
    .Q(bridge_addressFilter_byte0[4]),
    .D(bridge_rxData_value[4]),
    .CLK(clk_osc),
    .CE(n969_3) 
);
  DFFE bridge_addressFilter_byte0_3_s0 (
    .Q(bridge_addressFilter_byte0[3]),
    .D(bridge_rxData_value[3]),
    .CLK(clk_osc),
    .CE(n969_3) 
);
  DFFE bridge_addressFilter_byte0_2_s0 (
    .Q(bridge_addressFilter_byte0[2]),
    .D(bridge_rxData_value[2]),
    .CLK(clk_osc),
    .CE(n969_3) 
);
  DFFE bridge_addressFilter_byte0_1_s0 (
    .Q(bridge_addressFilter_byte0[1]),
    .D(bridge_rxData_value[1]),
    .CLK(clk_osc),
    .CE(n969_3) 
);
  DFFE bridge_addressFilter_byte0_0_s0 (
    .Q(bridge_addressFilter_byte0[0]),
    .D(bridge_rxData_value[0]),
    .CLK(clk_osc),
    .CE(n969_3) 
);
  DFFE bridge_addressFilter_byte1_7_s0 (
    .Q(bridge_addressFilter_byte1[7]),
    .D(bridge_rxData_value[7]),
    .CLK(clk_osc),
    .CE(n977_3) 
);
  DFFE bridge_addressFilter_byte1_6_s0 (
    .Q(bridge_addressFilter_byte1[6]),
    .D(bridge_rxData_value[6]),
    .CLK(clk_osc),
    .CE(n977_3) 
);
  DFFE bridge_addressFilter_byte1_5_s0 (
    .Q(bridge_addressFilter_byte1[5]),
    .D(bridge_rxData_value[5]),
    .CLK(clk_osc),
    .CE(n977_3) 
);
  DFFE bridge_addressFilter_byte1_4_s0 (
    .Q(bridge_addressFilter_byte1[4]),
    .D(bridge_rxData_value[4]),
    .CLK(clk_osc),
    .CE(n977_3) 
);
  DFFE bridge_addressFilter_byte1_3_s0 (
    .Q(bridge_addressFilter_byte1[3]),
    .D(bridge_rxData_value[3]),
    .CLK(clk_osc),
    .CE(n977_3) 
);
  DFFE bridge_addressFilter_byte1_2_s0 (
    .Q(bridge_addressFilter_byte1[2]),
    .D(bridge_rxData_value[2]),
    .CLK(clk_osc),
    .CE(n977_3) 
);
  DFFE bridge_addressFilter_byte1_1_s0 (
    .Q(bridge_addressFilter_byte1[1]),
    .D(bridge_rxData_value[1]),
    .CLK(clk_osc),
    .CE(n977_3) 
);
  DFFE bridge_addressFilter_byte1_0_s0 (
    .Q(bridge_addressFilter_byte1[0]),
    .D(bridge_rxData_value[0]),
    .CLK(clk_osc),
    .CE(n977_3) 
);
  DFFR _zz_when_I2cCtrl_l299_regNext_s0 (
    .Q(_zz_when_I2cCtrl_l299_regNext),
    .D(n162_3),
    .CLK(clk_osc),
    .RESET(_zz_when_I2cCtrl_l299_regNext_7) 
);
  DFFE bridge_rxData_value_7_s0 (
    .Q(bridge_rxData_value[7]),
    .D(i2cCtrl_io_bus_cmd_data),
    .CLK(clk_osc),
    .CE(n993_3) 
);
  DFFE bridge_rxData_value_6_s0 (
    .Q(bridge_rxData_value[6]),
    .D(i2cCtrl_io_bus_cmd_data),
    .CLK(clk_osc),
    .CE(n994_3) 
);
  DFFE bridge_rxData_value_5_s0 (
    .Q(bridge_rxData_value[5]),
    .D(i2cCtrl_io_bus_cmd_data),
    .CLK(clk_osc),
    .CE(n995_3) 
);
  DFFE bridge_rxData_value_4_s0 (
    .Q(bridge_rxData_value[4]),
    .D(i2cCtrl_io_bus_cmd_data),
    .CLK(clk_osc),
    .CE(n996_6) 
);
  DFFE bridge_rxData_value_3_s0 (
    .Q(bridge_rxData_value[3]),
    .D(i2cCtrl_io_bus_cmd_data),
    .CLK(clk_osc),
    .CE(n997_3) 
);
  DFFE bridge_rxData_value_2_s0 (
    .Q(bridge_rxData_value[2]),
    .D(i2cCtrl_io_bus_cmd_data),
    .CLK(clk_osc),
    .CE(n998_3) 
);
  DFFE bridge_rxData_value_1_s0 (
    .Q(bridge_rxData_value[1]),
    .D(i2cCtrl_io_bus_cmd_data),
    .CLK(clk_osc),
    .CE(n999_3) 
);
  DFFE bridge_rxData_value_0_s0 (
    .Q(bridge_rxData_value[0]),
    .D(i2cCtrl_io_bus_cmd_data),
    .CLK(clk_osc),
    .CE(n349_6) 
);
  DFFE bridge_txData_value_7_s0 (
    .Q(bridge_txData_value[7]),
    .D(pwm_1_apb_PWDATA_7),
    .CLK(clk_osc),
    .CE(n361_4) 
);
  DFFE bridge_txData_value_6_s0 (
    .Q(bridge_txData_value[6]),
    .D(pwm_1_apb_PWDATA_6),
    .CLK(clk_osc),
    .CE(n361_4) 
);
  DFFE bridge_txData_value_5_s0 (
    .Q(bridge_txData_value[5]),
    .D(pwm_1_apb_PWDATA_5),
    .CLK(clk_osc),
    .CE(n361_4) 
);
  DFFE bridge_txData_value_4_s0 (
    .Q(bridge_txData_value[4]),
    .D(pwm_1_apb_PWDATA_4),
    .CLK(clk_osc),
    .CE(n361_4) 
);
  DFFE bridge_txData_value_3_s0 (
    .Q(bridge_txData_value[3]),
    .D(pwm_1_apb_PWDATA_3),
    .CLK(clk_osc),
    .CE(n361_4) 
);
  DFFE bridge_txData_value_2_s0 (
    .Q(bridge_txData_value[2]),
    .D(pwm_1_apb_PWDATA_2),
    .CLK(clk_osc),
    .CE(n361_4) 
);
  DFFE bridge_txData_value_1_s0 (
    .Q(bridge_txData_value[1]),
    .D(pwm_1_apb_PWDATA_1),
    .CLK(clk_osc),
    .CE(n361_4) 
);
  DFFE bridge_txData_value_0_s0 (
    .Q(bridge_txData_value[0]),
    .D(pwm_1_apb_PWDATA_0),
    .CLK(clk_osc),
    .CE(n361_4) 
);
  DFFE bridge_txAck_value_s0 (
    .Q(bridge_txAck_value),
    .D(pwm_1_apb_PWDATA_0),
    .CLK(clk_osc),
    .CE(n364_4) 
);
  DFFE bridge_addressFilter_addresses_0_value_9_s0 (
    .Q(bridge_addressFilter_addresses_0_value[9]),
    .D(pwm_1_apb_PWDATA_9),
    .CLK(clk_osc),
    .CE(n1014_3) 
);
  DFFE bridge_addressFilter_addresses_0_value_7_s0 (
    .Q(bridge_addressFilter_addresses_0_value[7]),
    .D(pwm_1_apb_PWDATA_7),
    .CLK(clk_osc),
    .CE(n1014_3) 
);
  DFFE bridge_addressFilter_addresses_0_value_6_s0 (
    .Q(bridge_addressFilter_addresses_0_value[6]),
    .D(pwm_1_apb_PWDATA_6),
    .CLK(clk_osc),
    .CE(n1014_3) 
);
  DFFE bridge_addressFilter_addresses_0_value_5_s0 (
    .Q(bridge_addressFilter_addresses_0_value[5]),
    .D(pwm_1_apb_PWDATA_5),
    .CLK(clk_osc),
    .CE(n1014_3) 
);
  DFFE bridge_addressFilter_addresses_0_value_4_s0 (
    .Q(bridge_addressFilter_addresses_0_value[4]),
    .D(pwm_1_apb_PWDATA_4),
    .CLK(clk_osc),
    .CE(n1014_3) 
);
  DFFE bridge_addressFilter_addresses_0_value_3_s0 (
    .Q(bridge_addressFilter_addresses_0_value[3]),
    .D(pwm_1_apb_PWDATA_3),
    .CLK(clk_osc),
    .CE(n1014_3) 
);
  DFFE bridge_addressFilter_addresses_0_value_2_s0 (
    .Q(bridge_addressFilter_addresses_0_value[2]),
    .D(pwm_1_apb_PWDATA_2),
    .CLK(clk_osc),
    .CE(n1014_3) 
);
  DFFE bridge_addressFilter_addresses_0_value_1_s0 (
    .Q(bridge_addressFilter_addresses_0_value[1]),
    .D(pwm_1_apb_PWDATA_1),
    .CLK(clk_osc),
    .CE(n1014_3) 
);
  DFFE bridge_addressFilter_addresses_0_value_0_s0 (
    .Q(bridge_addressFilter_addresses_0_value[0]),
    .D(pwm_1_apb_PWDATA_0),
    .CLK(clk_osc),
    .CE(n1014_3) 
);
  DFFE _zz_io_config_timeout_9_s0 (
    .Q(_zz_io_config_timeout[9]),
    .D(pwm_1_apb_PWDATA_9),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_9_s0.INIT=1'b0;
  DFFE _zz_io_config_timeout_7_s0 (
    .Q(_zz_io_config_timeout[7]),
    .D(pwm_1_apb_PWDATA_7),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_7_s0.INIT=1'b0;
  DFFE _zz_io_config_timeout_6_s0 (
    .Q(_zz_io_config_timeout[6]),
    .D(pwm_1_apb_PWDATA_6),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_6_s0.INIT=1'b0;
  DFFE _zz_io_config_timeout_5_s0 (
    .Q(_zz_io_config_timeout[5]),
    .D(pwm_1_apb_PWDATA_5),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_5_s0.INIT=1'b0;
  DFFE _zz_io_config_timeout_4_s0 (
    .Q(_zz_io_config_timeout[4]),
    .D(pwm_1_apb_PWDATA_4),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_4_s0.INIT=1'b0;
  DFFE _zz_io_config_timeout_3_s0 (
    .Q(_zz_io_config_timeout[3]),
    .D(pwm_1_apb_PWDATA_3),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_3_s0.INIT=1'b0;
  DFFE _zz_io_config_timeout_2_s0 (
    .Q(_zz_io_config_timeout[2]),
    .D(pwm_1_apb_PWDATA_2),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_2_s0.INIT=1'b0;
  DFFE _zz_io_config_timeout_1_s0 (
    .Q(_zz_io_config_timeout[1]),
    .D(pwm_1_apb_PWDATA_1),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_1_s0.INIT=1'b0;
  DFFE _zz_io_config_timeout_0_s0 (
    .Q(_zz_io_config_timeout[0]),
    .D(pwm_1_apb_PWDATA_0),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_0_s0.INIT=1'b0;
  DFFE _zz_io_config_tsuData_5_s0 (
    .Q(_zz_io_config_tsuData[5]),
    .D(pwm_1_apb_PWDATA_5),
    .CLK(clk_osc),
    .CE(n1045_3) 
);
defparam _zz_io_config_tsuData_5_s0.INIT=1'b0;
  DFFE _zz_io_config_tsuData_4_s0 (
    .Q(_zz_io_config_tsuData[4]),
    .D(pwm_1_apb_PWDATA_4),
    .CLK(clk_osc),
    .CE(n1045_3) 
);
defparam _zz_io_config_tsuData_4_s0.INIT=1'b0;
  DFFE _zz_io_config_tsuData_3_s0 (
    .Q(_zz_io_config_tsuData[3]),
    .D(pwm_1_apb_PWDATA_3),
    .CLK(clk_osc),
    .CE(n1045_3) 
);
defparam _zz_io_config_tsuData_3_s0.INIT=1'b0;
  DFFE _zz_io_config_tsuData_2_s0 (
    .Q(_zz_io_config_tsuData[2]),
    .D(pwm_1_apb_PWDATA_2),
    .CLK(clk_osc),
    .CE(n1045_3) 
);
defparam _zz_io_config_tsuData_2_s0.INIT=1'b0;
  DFFE _zz_io_config_tsuData_1_s0 (
    .Q(_zz_io_config_tsuData[1]),
    .D(pwm_1_apb_PWDATA_1),
    .CLK(clk_osc),
    .CE(n1045_3) 
);
defparam _zz_io_config_tsuData_1_s0.INIT=1'b0;
  DFFE _zz_io_config_tsuData_0_s0 (
    .Q(_zz_io_config_tsuData[0]),
    .D(pwm_1_apb_PWDATA_0),
    .CLK(clk_osc),
    .CE(n1045_3) 
);
defparam _zz_io_config_tsuData_0_s0.INIT=1'b0;
  DFFC bridge_rxData_event_s0 (
    .Q(bridge_rxData_event),
    .D(n349_6),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
  DFFPE bridge_txData_repeat_s1 (
    .Q(bridge_txData_repeat),
    .D(n362_7),
    .CLK(clk_osc),
    .CE(bridge_txData_repeat_9),
    .PRESET(n1235_6) 
);
defparam bridge_txData_repeat_s1.INIT=1'b1;
  DFFCE bridge_txData_enable_s1 (
    .Q(bridge_txData_enable),
    .D(n361_4),
    .CLK(clk_osc),
    .CE(bridge_txData_enable_13),
    .CLEAR(n1235_6) 
);
defparam bridge_txData_enable_s1.INIT=1'b0;
  DFFPE bridge_txAck_valid_s1 (
    .Q(bridge_txAck_valid),
    .D(bridge_txAck_repeat_9),
    .CLK(clk_osc),
    .CE(bridge_txAck_valid_8),
    .PRESET(n1235_6) 
);
defparam bridge_txAck_valid_s1.INIT=1'b1;
  DFFPE bridge_txAck_repeat_s1 (
    .Q(bridge_txAck_repeat),
    .D(n365_7),
    .CLK(clk_osc),
    .CE(bridge_txAck_repeat_9),
    .PRESET(n1235_6) 
);
defparam bridge_txAck_repeat_s1.INIT=1'b1;
  DFFCE bridge_txAck_enable_s1 (
    .Q(bridge_txAck_enable),
    .D(n364_4),
    .CLK(clk_osc),
    .CE(bridge_txAck_enable_13),
    .CLEAR(n1235_6) 
);
defparam bridge_txAck_enable_s1.INIT=1'b0;
  DFFCE bridge_dataCounter_2_s1 (
    .Q(bridge_dataCounter[2]),
    .D(n343_7),
    .CLK(clk_osc),
    .CE(bridge_dataCounter_2_13),
    .CLEAR(n1235_6) 
);
defparam bridge_dataCounter_2_s1.INIT=1'b0;
  DFFCE bridge_dataCounter_1_s1 (
    .Q(bridge_dataCounter[1]),
    .D(n344_5),
    .CLK(clk_osc),
    .CE(bridge_dataCounter_2_13),
    .CLEAR(n1235_6) 
);
defparam bridge_dataCounter_1_s1.INIT=1'b0;
  DFFCE bridge_dataCounter_0_s1 (
    .Q(bridge_dataCounter[0]),
    .D(n345_5),
    .CLK(clk_osc),
    .CE(bridge_dataCounter_2_13),
    .CLEAR(n1235_6) 
);
defparam bridge_dataCounter_0_s1.INIT=1'b0;
  DFFCE bridge_wasntAck_s1 (
    .Q(bridge_wasntAck),
    .D(n353_5),
    .CLK(clk_osc),
    .CE(bridge_wasntAck_10),
    .CLEAR(n1235_6) 
);
defparam bridge_wasntAck_s1.INIT=1'b0;
  DFFCE bridge_interruptCtrl_start_flag_s1 (
    .Q(bridge_interruptCtrl_start_flag),
    .D(n369_6),
    .CLK(clk_osc),
    .CE(bridge_interruptCtrl_start_flag_8),
    .CLEAR(n1235_6) 
);
defparam bridge_interruptCtrl_start_flag_s1.INIT=1'b0;
  DFFCE bridge_interruptCtrl_restart_flag_s1 (
    .Q(bridge_interruptCtrl_restart_flag),
    .D(n373_6),
    .CLK(clk_osc),
    .CE(bridge_interruptCtrl_restart_flag_8),
    .CLEAR(n1235_6) 
);
defparam bridge_interruptCtrl_restart_flag_s1.INIT=1'b0;
  DFFCE bridge_interruptCtrl_end_flag_s1 (
    .Q(bridge_interruptCtrl_end_flag),
    .D(n377_6),
    .CLK(clk_osc),
    .CE(bridge_interruptCtrl_end_flag_8),
    .CLEAR(n1235_6) 
);
defparam bridge_interruptCtrl_end_flag_s1.INIT=1'b0;
  DFFCE bridge_interruptCtrl_drop_flag_s1 (
    .Q(bridge_interruptCtrl_drop_flag),
    .D(n381_6),
    .CLK(clk_osc),
    .CE(bridge_interruptCtrl_drop_flag_8),
    .CLEAR(n1235_6) 
);
defparam bridge_interruptCtrl_drop_flag_s1.INIT=1'b0;
  DFFCE bridge_interruptCtrl_filterGen_flag_s1 (
    .Q(bridge_interruptCtrl_filterGen_flag),
    .D(bridge_interruptCtrl_filterGen_enable),
    .CLK(clk_osc),
    .CE(bridge_interruptCtrl_filterGen_flag_10),
    .CLEAR(n1235_6) 
);
defparam bridge_interruptCtrl_filterGen_flag_s1.INIT=1'b0;
  DFFPE bridge_txData_valid_s1 (
    .Q(bridge_txData_valid),
    .D(bridge_txData_repeat_9),
    .CLK(clk_osc),
    .CE(bridge_txData_valid_8),
    .PRESET(n1235_6) 
);
defparam bridge_txData_valid_s1.INIT=1'b1;
  DFFCE bridge_inAckState_s1 (
    .Q(bridge_inAckState),
    .D(n355_7),
    .CLK(clk_osc),
    .CE(bridge_inAckState_8),
    .CLEAR(n1235_6) 
);
  DFFC bridge_addressFilter_state_1_s5 (
    .Q(bridge_addressFilter_state[1]),
    .D(n304_20),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
defparam bridge_addressFilter_state_1_s5.INIT=1'b0;
  DFFC bridge_addressFilter_state_0_s4 (
    .Q(bridge_addressFilter_state[0]),
    .D(n305_20),
    .CLK(clk_osc),
    .CLEAR(n1235_6) 
);
defparam bridge_addressFilter_state_0_s4.INIT=1'b0;
  DFFE _zz_io_config_timeout_19_s1 (
    .Q(_zz_io_config_timeout[19]),
    .D(n3496_3),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_19_s1.INIT=1'b0;
  DFFE _zz_io_config_timeout_15_s1 (
    .Q(_zz_io_config_timeout[15]),
    .D(n855_5),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_15_s1.INIT=1'b0;
  DFFE _zz_io_config_timeout_14_s1 (
    .Q(_zz_io_config_timeout[14]),
    .D(n860_8),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_14_s1.INIT=1'b0;
  DFFE bridge_addressFilter_addresses_0_is10Bit_s1 (
    .Q(bridge_addressFilter_addresses_0_is10Bit),
    .D(n860_8),
    .CLK(clk_osc),
    .CE(n1014_3) 
);
  ALU n138_s0 (
    .SUM(n138_1_SUM),
    .COUT(n138_3),
    .I0(bridge_addressFilter_byte0[1]),
    .I1(bridge_addressFilter_addresses_0_value[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n138_s0.ALU_MODE=3;
  ALU n139_s0 (
    .SUM(n139_1_SUM),
    .COUT(n139_3),
    .I0(bridge_addressFilter_byte0[2]),
    .I1(bridge_addressFilter_addresses_0_value[1]),
    .I3(GND),
    .CIN(n138_3) 
);
defparam n139_s0.ALU_MODE=3;
  ALU n140_s0 (
    .SUM(n140_1_SUM),
    .COUT(n140_3),
    .I0(bridge_addressFilter_byte0[3]),
    .I1(bridge_addressFilter_addresses_0_value[2]),
    .I3(GND),
    .CIN(n139_3) 
);
defparam n140_s0.ALU_MODE=3;
  ALU n141_s0 (
    .SUM(n141_1_SUM),
    .COUT(n141_3),
    .I0(bridge_addressFilter_byte0[4]),
    .I1(bridge_addressFilter_addresses_0_value[3]),
    .I3(GND),
    .CIN(n140_3) 
);
defparam n141_s0.ALU_MODE=3;
  ALU n142_s0 (
    .SUM(n142_1_SUM),
    .COUT(n142_3),
    .I0(bridge_addressFilter_byte0[5]),
    .I1(bridge_addressFilter_addresses_0_value[4]),
    .I3(GND),
    .CIN(n141_3) 
);
defparam n142_s0.ALU_MODE=3;
  ALU n143_s0 (
    .SUM(n143_1_SUM),
    .COUT(n143_3),
    .I0(bridge_addressFilter_byte0[6]),
    .I1(bridge_addressFilter_addresses_0_value[5]),
    .I3(GND),
    .CIN(n142_3) 
);
defparam n143_s0.ALU_MODE=3;
  ALU n144_s0 (
    .SUM(n144_1_SUM),
    .COUT(n144_3),
    .I0(bridge_addressFilter_byte0[7]),
    .I1(bridge_addressFilter_addresses_0_value[6]),
    .I3(GND),
    .CIN(n143_3) 
);
defparam n144_s0.ALU_MODE=3;
  ALU n148_s0 (
    .SUM(n148_1_SUM),
    .COUT(n148_3),
    .I0(bridge_addressFilter_byte1[0]),
    .I1(bridge_addressFilter_addresses_0_value[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n148_s0.ALU_MODE=3;
  ALU n149_s0 (
    .SUM(n149_1_SUM),
    .COUT(n149_3),
    .I0(bridge_addressFilter_byte1[1]),
    .I1(bridge_addressFilter_addresses_0_value[1]),
    .I3(GND),
    .CIN(n148_3) 
);
defparam n149_s0.ALU_MODE=3;
  ALU n150_s0 (
    .SUM(n150_1_SUM),
    .COUT(n150_3),
    .I0(bridge_addressFilter_byte1[2]),
    .I1(bridge_addressFilter_addresses_0_value[2]),
    .I3(GND),
    .CIN(n149_3) 
);
defparam n150_s0.ALU_MODE=3;
  ALU n151_s0 (
    .SUM(n151_1_SUM),
    .COUT(n151_3),
    .I0(bridge_addressFilter_byte1[3]),
    .I1(bridge_addressFilter_addresses_0_value[3]),
    .I3(GND),
    .CIN(n150_3) 
);
defparam n151_s0.ALU_MODE=3;
  ALU n152_s0 (
    .SUM(n152_1_SUM),
    .COUT(n152_3),
    .I0(bridge_addressFilter_byte1[4]),
    .I1(bridge_addressFilter_addresses_0_value[4]),
    .I3(GND),
    .CIN(n151_3) 
);
defparam n152_s0.ALU_MODE=3;
  ALU n153_s0 (
    .SUM(n153_1_SUM),
    .COUT(n153_3),
    .I0(bridge_addressFilter_byte1[5]),
    .I1(bridge_addressFilter_addresses_0_value[5]),
    .I3(GND),
    .CIN(n152_3) 
);
defparam n153_s0.ALU_MODE=3;
  ALU n154_s0 (
    .SUM(n154_1_SUM),
    .COUT(n154_3),
    .I0(bridge_addressFilter_byte1[6]),
    .I1(bridge_addressFilter_addresses_0_value[6]),
    .I3(GND),
    .CIN(n153_3) 
);
defparam n154_s0.ALU_MODE=3;
  ALU n155_s0 (
    .SUM(n155_1_SUM),
    .COUT(n155_3),
    .I0(bridge_addressFilter_byte1[7]),
    .I1(bridge_addressFilter_addresses_0_value[7]),
    .I3(GND),
    .CIN(n154_3) 
);
defparam n155_s0.ALU_MODE=3;
  ALU n156_s0 (
    .SUM(n156_1_SUM),
    .COUT(n156_3),
    .I0(bridge_addressFilter_byte0[1]),
    .I1(bridge_addressFilter_addresses_0_value[9]),
    .I3(GND),
    .CIN(n155_3) 
);
defparam n156_s0.ALU_MODE=3;
  ALU n157_s0 (
    .SUM(n157_1_SUM),
    .COUT(n157_3),
    .I0(bridge_addressFilter_byte0[2]),
    .I1(bridge_addressFilter_addresses_0_value[9]),
    .I3(GND),
    .CIN(n156_3) 
);
defparam n157_s0.ALU_MODE=3;
  MUX2_LUT5 n202_s15 (
    .O(n202_15),
    .I0(n202_11),
    .I1(n202_10),
    .S0(bridge_dataCounter[1]) 
);
  MUX2_LUT5 n202_s14 (
    .O(n202_17),
    .I0(n202_13),
    .I1(n202_12),
    .S0(bridge_dataCounter[1]) 
);
  MUX2_LUT6 n202_s13 (
    .O(n202_19),
    .I0(n202_17),
    .I1(n202_15),
    .S0(bridge_dataCounter[2]) 
);
  INV _zz_when_I2cCtrl_l299_regNext_s3 (
    .O(_zz_when_I2cCtrl_l299_regNext_7),
    .I(bridge_addressFilter_addresses_0_enable) 
);
  I2cSlave i2cCtrl (
    .clk_osc(clk_osc),
    .n1235_6(n1235_6),
    .i2cCtrl_io_bus_rsp_valid(i2cCtrl_io_bus_rsp_valid),
    .n200_3(n200_3),
    .i2cCtrl_io_bus_rsp_enable_6(i2cCtrl_io_bus_rsp_enable_6),
    .i2cCtrl_io_bus_rsp_data(i2cCtrl_io_bus_rsp_data),
    .bridge_rxData_listen_10(bridge_rxData_listen_10),
    .bridge_rxAck_value_7(bridge_rxAck_value_7),
    .bridge_rxAck_listen_7(bridge_rxAck_listen_7),
    .i2cCtrl_io_bus_rsp_valid_4(i2cCtrl_io_bus_rsp_valid_4),
    .n200_4(n200_4),
    .n202_19(n202_19),
    .bridge_inAckState(bridge_inAckState),
    .i2cCtrl_io_bus_rsp_data_4(i2cCtrl_io_bus_rsp_data_4),
    .bridge_wasntAck(bridge_wasntAck),
    .i2cCtrl_io_bus_rsp_valid_9(i2cCtrl_io_bus_rsp_valid_9),
    .bridge_txData_enable(bridge_txData_enable),
    .i2c_scl_in(i2c_scl_in),
    .i2c_sda_in(i2c_sda_in),
    ._zz_io_config_samplingClockDivider_0(_zz_io_config_samplingClockDivider[0]),
    ._zz_io_config_samplingClockDivider_1(_zz_io_config_samplingClockDivider[1]),
    ._zz_io_config_samplingClockDivider_2(_zz_io_config_samplingClockDivider[2]),
    ._zz_io_config_samplingClockDivider_3(_zz_io_config_samplingClockDivider[3]),
    ._zz_io_config_samplingClockDivider_4(_zz_io_config_samplingClockDivider[4]),
    ._zz_io_config_samplingClockDivider_5(_zz_io_config_samplingClockDivider[5]),
    ._zz_io_config_samplingClockDivider_6(_zz_io_config_samplingClockDivider[6]),
    ._zz_io_config_samplingClockDivider_7(_zz_io_config_samplingClockDivider[7]),
    ._zz_io_config_samplingClockDivider_9(_zz_io_config_samplingClockDivider[9]),
    ._zz_io_config_tsuData(_zz_io_config_tsuData[5:0]),
    ._zz_io_config_timeout_0(_zz_io_config_timeout[0]),
    ._zz_io_config_timeout_1(_zz_io_config_timeout[1]),
    ._zz_io_config_timeout_2(_zz_io_config_timeout[2]),
    ._zz_io_config_timeout_3(_zz_io_config_timeout[3]),
    ._zz_io_config_timeout_4(_zz_io_config_timeout[4]),
    ._zz_io_config_timeout_5(_zz_io_config_timeout[5]),
    ._zz_io_config_timeout_6(_zz_io_config_timeout[6]),
    ._zz_io_config_timeout_7(_zz_io_config_timeout[7]),
    ._zz_io_config_timeout_9(_zz_io_config_timeout[9]),
    ._zz_io_config_timeout_14(_zz_io_config_timeout[14]),
    ._zz_io_config_timeout_15(_zz_io_config_timeout[15]),
    ._zz_io_config_timeout_19(_zz_io_config_timeout[19]),
    .i2cCtrl_io_bus_cmd_data(i2cCtrl_io_bus_cmd_data),
    .filter_scl(filter_scl),
    .filter_scl_regNext(filter_scl_regNext),
    .filter_sda_regNext(filter_sda_regNext),
    .ctrl_rspBufferIn_rValid(ctrl_rspBufferIn_rValid),
    .ctrl_inFrame(ctrl_inFrame),
    .ctrl_inFrameData(ctrl_inFrameData),
    .when_I2CSlave_l239(when_I2CSlave_l239),
    .i2cCtrl_io_i2c_scl_write(i2cCtrl_io_i2c_scl_write),
    .i2cCtrl_io_i2c_sda_write(i2cCtrl_io_i2c_sda_write),
    .n179_5(n179_5),
    .n185_4(n185_4),
    .n179_6(n179_6),
    .n156_9(n156_9),
    .timeout_counter(timeout_counter[19])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Apb3I2cCtrl */
module MyTopLevel (
  clk_osc,
  resetn_d,
  i2c_scl_in,
  i2c_sda_in,
  pwm_ch_out_ch1_d,
  pwm_ch_out_ch2_d,
  pwm_ch_out_ch3_d,
  pwm_ch_out_ch4_d,
  pwm_ch_out_ch5_d,
  pwm_ch_out_ch6_d,
  pwm_ch_out_ch7_d,
  pwm_ch_out_ch8_d,
  i2c_apb_io_i2c_scl_write,
  i2c_apb_io_i2c_sda_write
)
;
input clk_osc;
input resetn_d;
input i2c_scl_in;
input i2c_sda_in;
output pwm_ch_out_ch1_d;
output pwm_ch_out_ch2_d;
output pwm_ch_out_ch3_d;
output pwm_ch_out_ch4_d;
output pwm_ch_out_ch5_d;
output pwm_ch_out_ch6_d;
output pwm_ch_out_ch7_d;
output pwm_ch_out_ch8_d;
output i2c_apb_io_i2c_scl_write;
output i2c_apb_io_i2c_sda_write;
wire apb_operate_area_operating_4;
wire n3496_3;
wire n855_5;
wire when_MyTopLevel_l233_5;
wire pwm_1_apb_PWDATA_9_4;
wire ctrl_slave_drive_state_3_9;
wire ctrl_fsm_idle_state_3_9;
wire n1413_7;
wire apb_operate_area_active_18;
wire when_MyTopLevel_l233_7;
wire apb_operate_area_active_22;
wire ctrl_master_drive_state_3_11;
wire when_MyTopLevel_l233_10;
wire n860_8;
wire n1235_6;
wire i2c_apb_io_interrupt;
wire n1014_4;
wire n1014_6;
wire n943_10;
wire n943_12;
wire n1014_8;
wire n1014_9;
wire n950_6;
wire [2:0] init_state;
wire [2:0] ctrl_fsm_stateReg;
wire [2:0] ctrl_slave_drive_state;
wire [2:0] ctrl_master_drive_state;
wire [2:0] ctrl_fsm_idle_state;
wire [0:0] ctrl_fsm_hit_hit_state;
wire [17:0] pwm_1_apb_PWDATA;
wire [7:0] i2c_apb_io_apb_PRDATA;
wire VCC;
wire GND;
  PWM pwm_1 (
    .clk_osc(clk_osc),
    .i2c_apb_io_interrupt(i2c_apb_io_interrupt),
    .n950_6(n950_6),
    .n943_10(n943_10),
    .n943_12(n943_12),
    .n1014_6(n1014_6),
    .n1014_9(n1014_9),
    .n1014_8(n1014_8),
    .n1014_4(n1014_4),
    .resetn_d(resetn_d),
    .i2c_apb_io_apb_PRDATA(i2c_apb_io_apb_PRDATA[7:0]),
    .apb_operate_area_operating_4(apb_operate_area_operating_4),
    .pwm_ch_out_ch1_d(pwm_ch_out_ch1_d),
    .pwm_ch_out_ch2_d(pwm_ch_out_ch2_d),
    .pwm_ch_out_ch3_d(pwm_ch_out_ch3_d),
    .pwm_ch_out_ch4_d(pwm_ch_out_ch4_d),
    .pwm_ch_out_ch5_d(pwm_ch_out_ch5_d),
    .pwm_ch_out_ch6_d(pwm_ch_out_ch6_d),
    .pwm_ch_out_ch7_d(pwm_ch_out_ch7_d),
    .pwm_ch_out_ch8_d(pwm_ch_out_ch8_d),
    .n3496_3(n3496_3),
    .n855_5(n855_5),
    .when_MyTopLevel_l233_5(when_MyTopLevel_l233_5),
    .pwm_1_apb_PWDATA_9_4(pwm_1_apb_PWDATA_9_4),
    .ctrl_slave_drive_state_3_9(ctrl_slave_drive_state_3_9),
    .ctrl_fsm_idle_state_3_9(ctrl_fsm_idle_state_3_9),
    .n1413_7(n1413_7),
    .apb_operate_area_active_18(apb_operate_area_active_18),
    .when_MyTopLevel_l233_7(when_MyTopLevel_l233_7),
    .apb_operate_area_active_22(apb_operate_area_active_22),
    .ctrl_master_drive_state_3_11(ctrl_master_drive_state_3_11),
    .when_MyTopLevel_l233_10(when_MyTopLevel_l233_10),
    .n860_8(n860_8),
    .n1235_6(n1235_6),
    .init_state(init_state[2:0]),
    .ctrl_fsm_stateReg(ctrl_fsm_stateReg[2:0]),
    .ctrl_slave_drive_state(ctrl_slave_drive_state[2:0]),
    .ctrl_master_drive_state(ctrl_master_drive_state[2:0]),
    .ctrl_fsm_idle_state(ctrl_fsm_idle_state[2:0]),
    .ctrl_fsm_hit_hit_state(ctrl_fsm_hit_hit_state[0]),
    .pwm_1_apb_PWDATA_0(pwm_1_apb_PWDATA[0]),
    .pwm_1_apb_PWDATA_1(pwm_1_apb_PWDATA[1]),
    .pwm_1_apb_PWDATA_2(pwm_1_apb_PWDATA[2]),
    .pwm_1_apb_PWDATA_3(pwm_1_apb_PWDATA[3]),
    .pwm_1_apb_PWDATA_4(pwm_1_apb_PWDATA[4]),
    .pwm_1_apb_PWDATA_5(pwm_1_apb_PWDATA[5]),
    .pwm_1_apb_PWDATA_6(pwm_1_apb_PWDATA[6]),
    .pwm_1_apb_PWDATA_7(pwm_1_apb_PWDATA[7]),
    .pwm_1_apb_PWDATA_9(pwm_1_apb_PWDATA[9]),
    .pwm_1_apb_PWDATA_15(pwm_1_apb_PWDATA[15]),
    .pwm_1_apb_PWDATA_17(pwm_1_apb_PWDATA[17])
);
  Apb3I2cCtrl i2c_apb (
    .clk_osc(clk_osc),
    .n1235_6(n1235_6),
    .when_MyTopLevel_l233_10(when_MyTopLevel_l233_10),
    .apb_operate_area_operating_4(apb_operate_area_operating_4),
    .ctrl_slave_drive_state_3_9(ctrl_slave_drive_state_3_9),
    .ctrl_master_drive_state_3_11(ctrl_master_drive_state_3_11),
    .when_MyTopLevel_l233_7(when_MyTopLevel_l233_7),
    .apb_operate_area_active_18(apb_operate_area_active_18),
    .pwm_1_apb_PWDATA_9_4(pwm_1_apb_PWDATA_9_4),
    .apb_operate_area_active_22(apb_operate_area_active_22),
    .when_MyTopLevel_l233_5(when_MyTopLevel_l233_5),
    .ctrl_fsm_idle_state_3_9(ctrl_fsm_idle_state_3_9),
    .n1413_7(n1413_7),
    .n3496_3(n3496_3),
    .n855_5(n855_5),
    .n860_8(n860_8),
    .i2c_scl_in(i2c_scl_in),
    .i2c_sda_in(i2c_sda_in),
    .pwm_1_apb_PWDATA_0(pwm_1_apb_PWDATA[0]),
    .pwm_1_apb_PWDATA_1(pwm_1_apb_PWDATA[1]),
    .pwm_1_apb_PWDATA_2(pwm_1_apb_PWDATA[2]),
    .pwm_1_apb_PWDATA_3(pwm_1_apb_PWDATA[3]),
    .pwm_1_apb_PWDATA_4(pwm_1_apb_PWDATA[4]),
    .pwm_1_apb_PWDATA_5(pwm_1_apb_PWDATA[5]),
    .pwm_1_apb_PWDATA_6(pwm_1_apb_PWDATA[6]),
    .pwm_1_apb_PWDATA_7(pwm_1_apb_PWDATA[7]),
    .pwm_1_apb_PWDATA_9(pwm_1_apb_PWDATA[9]),
    .pwm_1_apb_PWDATA_15(pwm_1_apb_PWDATA[15]),
    .pwm_1_apb_PWDATA_17(pwm_1_apb_PWDATA[17]),
    .init_state(init_state[2:0]),
    .ctrl_slave_drive_state(ctrl_slave_drive_state[2:0]),
    .ctrl_master_drive_state(ctrl_master_drive_state[2:0]),
    .ctrl_fsm_idle_state(ctrl_fsm_idle_state[2:0]),
    .ctrl_fsm_hit_hit_state(ctrl_fsm_hit_hit_state[0]),
    .ctrl_fsm_stateReg(ctrl_fsm_stateReg[2:0]),
    .i2c_apb_io_i2c_scl_write(i2c_apb_io_i2c_scl_write),
    .i2c_apb_io_i2c_sda_write(i2c_apb_io_i2c_sda_write),
    .i2c_apb_io_interrupt(i2c_apb_io_interrupt),
    .n1014_4(n1014_4),
    .n1014_6(n1014_6),
    .n943_10(n943_10),
    .n943_12(n943_12),
    .n1014_8(n1014_8),
    .n1014_9(n1014_9),
    .n950_6(n950_6),
    .i2c_apb_io_apb_PRDATA(i2c_apb_io_apb_PRDATA[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* MyTopLevel */
module Gowin_OSC (
  clk_osc
)
;
output clk_osc;
wire VCC;
wire GND;
  OSCH osc_inst (
    .OSCOUT(clk_osc) 
);
defparam osc_inst.FREQ_DIV=6;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_OSC */
module TopWrap (
  pwm_ch_out_ch1,
  pwm_ch_out_ch2,
  pwm_ch_out_ch3,
  pwm_ch_out_ch4,
  pwm_ch_out_ch5,
  pwm_ch_out_ch6,
  pwm_ch_out_ch7,
  pwm_ch_out_ch8,
  i2c_scl,
  i2c_sda,
  resetn
)
;
output pwm_ch_out_ch1;
output pwm_ch_out_ch2;
output pwm_ch_out_ch3;
output pwm_ch_out_ch4;
output pwm_ch_out_ch5;
output pwm_ch_out_ch6;
output pwm_ch_out_ch7;
output pwm_ch_out_ch8;
inout i2c_scl;
inout i2c_sda;
input resetn;
wire resetn_d;
wire i2c_scl_in;
wire i2c_sda_in;
wire pwm_ch_out_ch1_d;
wire pwm_ch_out_ch2_d;
wire pwm_ch_out_ch3_d;
wire pwm_ch_out_ch4_d;
wire pwm_ch_out_ch5_d;
wire pwm_ch_out_ch6_d;
wire pwm_ch_out_ch7_d;
wire pwm_ch_out_ch8_d;
wire i2c_apb_io_i2c_scl_write;
wire i2c_apb_io_i2c_sda_write;
wire clk_osc;
wire VCC;
wire GND;
  IBUF resetn_ibuf (
    .O(resetn_d),
    .I(resetn) 
);
  IOBUF i2c_scl_iobuf (
    .O(i2c_scl_in),
    .IO(i2c_scl),
    .I(GND),
    .OEN(i2c_apb_io_i2c_scl_write) 
);
  IOBUF i2c_sda_iobuf (
    .O(i2c_sda_in),
    .IO(i2c_sda),
    .I(GND),
    .OEN(i2c_apb_io_i2c_sda_write) 
);
  OBUF pwm_ch_out_ch1_obuf (
    .O(pwm_ch_out_ch1),
    .I(pwm_ch_out_ch1_d) 
);
  OBUF pwm_ch_out_ch2_obuf (
    .O(pwm_ch_out_ch2),
    .I(pwm_ch_out_ch2_d) 
);
  OBUF pwm_ch_out_ch3_obuf (
    .O(pwm_ch_out_ch3),
    .I(pwm_ch_out_ch3_d) 
);
  OBUF pwm_ch_out_ch4_obuf (
    .O(pwm_ch_out_ch4),
    .I(pwm_ch_out_ch4_d) 
);
  OBUF pwm_ch_out_ch5_obuf (
    .O(pwm_ch_out_ch5),
    .I(pwm_ch_out_ch5_d) 
);
  OBUF pwm_ch_out_ch6_obuf (
    .O(pwm_ch_out_ch6),
    .I(pwm_ch_out_ch6_d) 
);
  OBUF pwm_ch_out_ch7_obuf (
    .O(pwm_ch_out_ch7),
    .I(pwm_ch_out_ch7_d) 
);
  OBUF pwm_ch_out_ch8_obuf (
    .O(pwm_ch_out_ch8),
    .I(pwm_ch_out_ch8_d) 
);
  MyTopLevel mytop (
    .clk_osc(clk_osc),
    .resetn_d(resetn_d),
    .i2c_scl_in(i2c_scl_in),
    .i2c_sda_in(i2c_sda_in),
    .pwm_ch_out_ch1_d(pwm_ch_out_ch1_d),
    .pwm_ch_out_ch2_d(pwm_ch_out_ch2_d),
    .pwm_ch_out_ch3_d(pwm_ch_out_ch3_d),
    .pwm_ch_out_ch4_d(pwm_ch_out_ch4_d),
    .pwm_ch_out_ch5_d(pwm_ch_out_ch5_d),
    .pwm_ch_out_ch6_d(pwm_ch_out_ch6_d),
    .pwm_ch_out_ch7_d(pwm_ch_out_ch7_d),
    .pwm_ch_out_ch8_d(pwm_ch_out_ch8_d),
    .i2c_apb_io_i2c_scl_write(i2c_apb_io_i2c_scl_write),
    .i2c_apb_io_i2c_sda_write(i2c_apb_io_i2c_sda_write)
);
  Gowin_OSC osc (
    .clk_osc(clk_osc)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* TopWrap */
