{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1747054632059 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1747054632059 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "GreenP EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"GreenP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1747054632064 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747054632151 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747054632151 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1747054632374 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1747054632435 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747054632505 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747054632505 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747054632505 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1747054632505 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747054632510 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747054632510 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747054632510 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747054632510 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747054632510 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1747054632510 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1747054632514 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 71 " "No exact pin location assignment(s) for 1 pins of 71 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1747054632924 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "GreenP.sdc " "Synopsys Design Constraints File file not found: 'GreenP.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1747054633304 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1747054633305 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1747054633306 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1747054633307 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1747054633308 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1747054633308 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1747054633309 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1747054633313 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747054633314 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747054633314 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747054633315 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747054633316 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1747054633317 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1747054633317 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1747054633317 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1747054633317 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1747054633318 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1747054633318 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 0 1 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 0 output, 1 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1747054633342 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1747054633342 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1747054633342 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 12 5 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747054633343 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 11 8 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747054633343 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 20 6 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747054633343 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 15 12 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747054633343 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747054633343 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 2 12 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747054633343 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 6 20 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747054633343 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 9 17 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747054633343 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1747054633343 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1747054633343 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747054633380 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1747054633386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1747054634183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747054634249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1747054634265 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1747054634390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747054634390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1747054634780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1747054635350 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1747054635350 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1747054635417 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1747054635417 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1747054635417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747054635420 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1747054635565 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747054635574 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747054635829 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747054635829 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747054636138 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747054636634 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "71 " "Following 71 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "M1 a permanently disabled " "Pin M1 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { M1 } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 5 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "P3 a permanently disabled " "Pin P3 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { P3 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P3" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 6 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "T7 a permanently disabled " "Pin T7 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { T7 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "T7" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "T6 a permanently disabled " "Pin T6 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { T6 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "T6" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "T5 a permanently disabled " "Pin T5 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { T5 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "T5" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "T4 a permanently disabled " "Pin T4 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { T4 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "T4" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "T3 a permanently disabled " "Pin T3 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { T3 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "T3" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "T2 a permanently disabled " "Pin T2 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { T2 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "T2" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "P2 a permanently disabled " "Pin P2 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { P2 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P2" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "N2 a permanently disabled " "Pin N2 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { N2 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "N2" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "L2 a permanently disabled " "Pin L2 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { L2 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "L2" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "K2 a permanently disabled " "Pin K2 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { K2 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "K2" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "J2 a permanently disabled " "Pin J2 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { J2 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "J2" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "G1 a permanently disabled " "Pin G1 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { G1 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G1" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F1 a permanently disabled " "Pin F1 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { F1 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "F1" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "C2 a permanently disabled " "Pin C2 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { C2 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "C2" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D3 a permanently disabled " "Pin D3 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { D3 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D3" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E5 a permanently disabled " "Pin E5 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { E5 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "E5" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "N5 a permanently disabled " "Pin N5 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { N5 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "N5" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "N3 a permanently disabled " "Pin N3 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { N3 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "N3" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "R7 a permanently disabled " "Pin R7 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { R7 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R7" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "R6 a permanently disabled " "Pin R6 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { R6 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R6" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "R5 a permanently disabled " "Pin R5 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { R5 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R5" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "R4 a permanently disabled " "Pin R4 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { R4 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R4" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "R3 a permanently disabled " "Pin R3 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { R3 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R3" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "R1 a permanently disabled " "Pin R1 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { R1 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R1" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "P1 a permanently disabled " "Pin P1 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { P1 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P1" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "N1 a permanently disabled " "Pin N1 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { N1 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "N1" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "L1 a permanently disabled " "Pin L1 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { L1 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "L1" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "K1 a permanently disabled " "Pin K1 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { K1 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "K1" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "J1 a permanently disabled " "Pin J1 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { J1 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "J1" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "G2 a permanently disabled " "Pin G2 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { G2 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G2" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F2 a permanently disabled " "Pin F2 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { F2 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "F2" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B1 a permanently disabled " "Pin B1 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { B1 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "B1" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D4 a permanently disabled " "Pin D4 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { D4 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D4" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D5 a permanently disabled " "Pin D5 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { D5 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D5" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "T14 a permanently disabled " "Pin T14 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { T14 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "T14" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "R13 a permanently disabled " "Pin R13 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { R13 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R13" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "T13 a permanently disabled " "Pin T13 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { T13 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "T13" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "R11 a permanently disabled " "Pin R11 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { R11 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R11" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "M10 a permanently disabled " "Pin M10 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { M10 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M10" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "P9 a permanently disabled " "Pin P9 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { P9 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P9" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "N9 a permanently enabled " "Pin N9 has a permanently enabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { N9 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "N9" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 3 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "M9 a permanently enabled " "Pin M9 has a permanently enabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { M9 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M9" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 4 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "M8 a permanently disabled " "Pin M8 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { M8 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M8" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "N8 a permanently disabled " "Pin N8 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { N8 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "N8" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "P8 a permanently disabled " "Pin P8 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { P8 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P8" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "N12 a permanently disabled " "Pin N12 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { N12 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "N12" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "M11 a permanently disabled " "Pin M11 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { M11 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M11" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "T11 a permanently disabled " "Pin T11 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { T11 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "T11" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "R10 a permanently disabled " "Pin R10 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { R10 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R10" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "T10 a permanently disabled " "Pin T10 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { T10 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "T10" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "R9 a permanently disabled " "Pin R9 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { R9 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R9" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "T9 a permanently disabled " "Pin T9 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { T9 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "T9" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "T8 a permanently disabled " "Pin T8 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { T8 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "T8" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "R8 a permanently disabled " "Pin R8 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { R8 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R8" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "N6 a permanently disabled " "Pin N6 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { N6 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "N6" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "C16 a permanently disabled " "Pin C16 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { C16 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "C16" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B12 a permanently disabled " "Pin B12 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { B12 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "B12" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A12 a permanently disabled " "Pin A12 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { A12 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A12" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B11 a permanently disabled " "Pin B11 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { B11 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "B11" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A11 a permanently disabled " "Pin A11 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { A11 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A11" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B9 a permanently disabled " "Pin B9 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { B9 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "B9" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A9 a permanently disabled " "Pin A9 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { A9 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A9" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A8 a permanently disabled " "Pin A8 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { A8 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A8" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B8 a permanently disabled " "Pin B8 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { B8 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "B8" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A7 a permanently disabled " "Pin A7 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { A7 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A7" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B7 a permanently disabled " "Pin B7 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { B7 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "B7" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A6 a permanently disabled " "Pin A6 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { A6 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A6" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B6 a permanently disabled " "Pin B6 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { B6 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "B6" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "C6 a permanently disabled " "Pin C6 has a permanently disabled output enable" {  } { { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/amur/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { C6 } } } { "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/amur/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "C6" } } } } { "GreenP.v" "" { Text "/home/amur/project_2161/backend/app/data/2161_Green/GreenP.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/amur/project_2161/backend/app/data/2161_Green/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747054637056 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1747054637056 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/amur/project_2161/backend/app/data/2161_Green/output_files/GreenP.fit.smsg " "Generated suppressed messages file /home/amur/project_2161/backend/app/data/2161_Green/output_files/GreenP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1747054637126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "662 " "Peak virtual memory: 662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747054637567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 12 15:57:17 2025 " "Processing ended: Mon May 12 15:57:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747054637567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747054637567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747054637567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1747054637567 ""}
