Karl J. Lieberherr, Towards a standard hardware description language, Proceedings of the 21st conference on Design automation, p.265-272, June 25-27, 1984, Albuquerque, New Mexico, United States
Renato De Mori , Régis Cardin, A recursive algorithm for binary multiplication and its implementation, ACM Transactions on Computer Systems (TOCS), v.3 n.4, p.294-314, Nov. 1985
Luigi Ciminiera , Paolo Montuschi, Carry-Save Multiplication Schemes Without Final Addition, IEEE Transactions on Computers, v.45 n.9, p.1050-1055, September 1996
A. R. Hurson , B. Shirazi, A systolic multiplier unit and its VLSI design, ACM SIGARCH Computer Architecture News, v.13 n.3, p.302-309, June 1985
K'andrea C. Bickerstaff , Michael J. Schulte , Earl E. Swartzlander, Jr., Parallel reduced area multipliers, Journal of VLSI Signal Processing Systems, v.9 n.3, p.181-191, April 1995
Graham A. Jullien , Zhongde Wang , William C. Miller, A New Design Technique for Column Compression Multipliers, IEEE Transactions on Computers, v.44 n.8, p.962-970, August 1995
Alain Mérigot, Associative Nets: A Graph-Based Parallel Computing Model, IEEE Transactions on Computers, v.46 n.5, p.558-571, May 1997
E. da Costa , J. Monteiro , S. Bampi, A new array architecture for signed multiplication using Gray encoded radix-2m operands, Integration, the VLSI Journal, v.40 n.2, p.118-132, February, 2007
