<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html dir="ltr" lang="en-gb">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta http-equiv="Content-Style-Type" content="text/css">
<meta http-equiv="Content-Language" content="en-gb">
<title>nesdev.com :: View topic - How to understanding APU status register $4015</title>

<style type="text/css">
<!--

body {
	font-family: Verdana,serif;
	font-size: 10pt;
}

img {
	border: 0;
}

td {
	font-family: Verdana,serif;
	font-size: 10pt;
	line-height: 150%;
}

.code, .codecontent, 
.quote, .quotecontent {
	margin: 0 5px 0 5px;
	padding: 5px;
	font-size: smaller;
	border: black solid 1px;
}

.quotetitle {
	color: black;
	display : block;
	font-weight: bold;
}

.forum {
	font-family: Arial,Helvetica,sans-serif;
	font-weight: bold;
	font-size: 18pt;
}

.topic {
	font-family: Arial,Helvetica,sans-serif;
	font-size: 14pt;
	font-weight: bold;
}

.gensmall {
	font-size: 8pt;
}

hr {
	color: #888;
	height: 3px;
	border-style: solid;
}

hr.sep {
	color: #aaa;
	height: 1px;
	border-style: dashed;
}
//-->
</style>

</head>
<body>

<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
<tr>
	<td colspan="2" align="center"><span class="Forum">nesdev.com</span><br /><span class="gensmall"><a href="http://forums.nesdev.com/">http://forums.nesdev.com/</a></span></td>
</tr>
<tr>
	<td colspan="2"><br /></td>
</tr>
<tr>
	<td><span class="topic">How to understanding APU status register $4015</span><br /><span class="gensmall"><a href="http://forums.nesdev.com/viewtopic.php?f=3&amp;t=11088">http://forums.nesdev.com/viewtopic.php?f=3&amp;t=11088</a></span></td>
	<td align="right" valign="bottom"><span class="gensmall">Page <strong>1</strong> of <strong>1</strong></span></td>
</tr>
</table>



	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>Boolean</b> [ Tue Mar 11, 2014 12:24 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>How to understanding APU status register $4015</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Question A<br />$4015 IF-D NT21<br />$4017 MI-- ----<br />Focus only on $4015.D6 and $4017.D6.<br />1. If $4017.D6 is 0, when read $4015, then $4015.D6 return 0 and $4015.D6 set 1.<br />2. If $4017.D6 is 0, when read $4015, then $4015.D6 return 1 and $4015.D6 set 0.<br />3. If $4017.D6 is 1, when read $4015, then $4015.D6 return 0 and $4015.D6 set 1.<br />4. If $4017.D6 is 1, when read $4015, then $4015.D6 return 1 and $4015.D6 set 0.<br />Which two are right?<br /><br />Question B<br />Assume 4015.D0 is set and $4000.D5(length counter halt) is <strong>set</strong>.<br />Write $4003, whether reload length counter or not?<br />Thanks.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>Quietust</b> [ Tue Mar 11, 2014 6:13 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: How to understanding APU status register $4015</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" /><div class="quotetitle">Boolean wrote:</div><div class="quotecontent">Question A<br />$4015 IF-D NT21<br />$4017 MI-- ----<br />Focus only on $4015.D6 and $4017.D6.<br />1. If $4017.D6 is 0, when read $4015, then $4015.D6 return 0 and $4015.D6 set 1.<br />2. If $4017.D6 is 0, when read $4015, then $4015.D6 return 1 and $4015.D6 set 0.<br />3. If $4017.D6 is 1, when read $4015, then $4015.D6 return 0 and $4015.D6 set 1.<br />4. If $4017.D6 is 1, when read $4015, then $4015.D6 return 1 and $4015.D6 set 0.<br />Which two are right?</div><br />Reading $4015 returns D6=1 when there is an active Frame IRQ (and also acknowledges the interrupt, causing subsequent reads to give D6=0), and Frame IRQs can only occur when both $4017.D6 <strong>and</strong> $4017.D7 are 0 (in which case they occur approximately once per frame).<br /><br /><div class="quotetitle">Boolean wrote:</div><div class="quotecontent">Question B<br />Assume 4015.D0 is set and $4000.D5(length counter halt) is <strong>set</strong>.<br />Write $4003, whether reload length counter or not?</div><br />The length counter is reloaded whether the &quot;halt&quot; flag is set or clear.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>Boolean</b> [ Tue Mar 11, 2014 6:51 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: How to understanding APU status register $4015</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Question A confusing me a long time.<br />Thank you for your answer.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>Boolean</b> [ Fri Mar 21, 2014 1:41 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: How to understanding APU status register $4015</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" /><div class="quotetitle">Quietust wrote:</div><div class="quotecontent">Reading $4015 returns D6=1 when there is an active Frame IRQ (and also acknowledges the interrupt, causing subsequent reads to give D6=0), and Frame IRQs can only occur when both $4017.D6 <strong>and</strong> $4017.D7 are 0 (in which case they occur approximately once per frame).</div><br />Whether the CPU will be generated Frame IRQs by the APU<br /><strong>when both $4017.D6 and $4017.D7 are 0, but the CPU status register(its D3 == 1) disables IRQ?</strong>

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>Bregalad</b> [ Fri Mar 21, 2014 2:07 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: How to understanding APU status register $4015</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />While physically the sound hardware and the CPU are in the same chip, they are separate components internally.<br /><br />The APU will still generate the IRQ, as it doesn't have a clue about the I flag of the 6502.<br />Similarly, the 6502 will ignore the IRQ because the I flag is set, no matter if the IRQ comes from the APU or the cartridge (or whatever else), because it just knowns that the &quot;IRQ&quot; signal is low, but doesn't know who causes it.<br /><br />This applies to both frame IRQs and DMC IRQs, too.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>Boolean</b> [ Fri Mar 21, 2014 8:31 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: How to understanding APU status register $4015</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" /><div class="quotetitle">Bregalad wrote:</div><div class="quotecontent">The APU will still generate the IRQ, as it doesn't have a clue about the I flag of the 6502.<br />Similarly, the 6502 will ignore the IRQ because the I flag is set, no matter if the IRQ comes from the APU or the cartridge (or whatever else), because it just knowns that the &quot;IRQ&quot; signal is low, but doesn't know who causes it.</div><br /><br />When the 6502 ignores an Frame IRQ only because of I flag, does the $4015.D6 set to 1?

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>rainwarrior</b> [ Fri Mar 21, 2014 10:00 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: How to understanding APU status register $4015</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Yes, the $4015 IRQ flag (and the IRQ assertion itself) will operate the same whether or not the I flag is set.<br /><br />When the I flag is set, the IRQ line still gets asserted, it just doesn't branch to the IRQ vector unless the I flag is clear. If you haven't read $4015 to clear it and its IRQ flag is still on when you happen to CLI, it will immediately branch to the IRQ.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>Boolean</b> [ Fri Mar 21, 2014 11:14 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: How to understanding APU status register $4015</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Thank you

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>Boolean</b> [ Tue Apr 08, 2014 6:16 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: How to understanding APU status register $4015</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" /><div class="quotetitle">apu_ref.txt by blargg wrote:</div><div class="quotecontent">When $4015 is read, the status of the channels' length counters and bytes<br />remaining in the current DMC sample, and interrupt flags are returned.<br />Afterwards the Frame Sequencer's frame interrupt flag is cleared.<br /></div><br /><strong>Afterwards the Frame Sequencer's frame interrupt flag is cleared</strong> means bit 6 of register $4017 is <strong>SET</strong> to disable frame IRQs?

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>rainwarrior</b> [ Wed Apr 09, 2014 12:35 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: How to understanding APU status register $4015</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />No. That is a different flag.<br /><br />When the IRQ happens, the IRQ flag bit in $4015 is set and will remain set until you read it. If the CPU is not masking IRQ signals (i.e. depending on the use of sei/cli instructions) the CPU will receive an IRQ signal while this bit is set.<br /><br />$4017's IRQ inhibit flag will prevent the operation of the IRQ flag bit in $4015, but reading $4015 does not set the IRQ inhibit flag in $4017.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>Boolean</b> [ Wed Apr 09, 2014 6:12 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: How to understanding APU status register $4015</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Thank you. Reading or writing $4015 never impact each bit of $4017. The frame IRQ occured($4017 wrote with %00xx xxxx) flag is set at $4015.D6 only and its clearing is in reading $4015.<br />When the $4015.D6 is set, we write a $80 or $40 to $4017, so if the $4015.D6 will be cleared <img src="./images/smilies/icon_question.gif" alt=":?:" title="Question" />

		

		</td>
	</tr>
	</table>


<hr width="85%" />

<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
<tr>
	<td><span class="gensmall">Page <strong>1</strong> of <strong>1</strong></span></td>
	<td align="right"><span class="gensmall">All times are UTC - 7 hours </span></td>
</tr>
<tr>
	<td colspan="2" align="center"><span class="gensmall">Powered by phpBB&reg; Forum Software &copy; phpBB Group<br />http://www.phpbb.com/</span></td>
</tr>
</table>

</body>
</html>