
//ldi->reg[00101], valor 1101000100
//st(reg[00101])->M[111]
//ld(M[111])->reg[00011]
//000000000000000000000//out(reg[00011])      firstClock <= 1;
