//! **************************************************************************
// Written by: Map P.20131013 on Wed Feb 18 16:36:45 2015
//! **************************************************************************

SCHEMATIC START;
COMP "processing_system7_0_DDR_ODT" LOCATE = SITE "P5" LEVEL 1;
COMP "processing_system7_0_DDR_Addr[13]" LOCATE = SITE "F4" LEVEL 1;
COMP "processing_system7_0_DDR_Addr[14]" LOCATE = SITE "G4" LEVEL 1;
COMP "processing_system7_0_DDR_Addr[11]" LOCATE = SITE "G5" LEVEL 1;
COMP "processing_system7_0_DDR_Addr[12]" LOCATE = SITE "H4" LEVEL 1;
COMP "processing_system7_0_DDR_Addr[10]" LOCATE = SITE "J3" LEVEL 1;
COMP "processing_system7_0_DDR_WEB_pin" LOCATE = SITE "R4" LEVEL 1;
COMP "processing_system7_0_MIO[24]" LOCATE = SITE "B7" LEVEL 1;
COMP "processing_system7_0_MIO[23]" LOCATE = SITE "E11" LEVEL 1;
COMP "processing_system7_0_MIO[26]" LOCATE = SITE "A13" LEVEL 1;
COMP "processing_system7_0_MIO[25]" LOCATE = SITE "F12" LEVEL 1;
COMP "processing_system7_0_MIO[28]" LOCATE = SITE "A12" LEVEL 1;
COMP "processing_system7_0_MIO[27]" LOCATE = SITE "D7" LEVEL 1;
COMP "processing_system7_0_MIO[29]" LOCATE = SITE "E8" LEVEL 1;
COMP "processing_system7_0_MIO[20]" LOCATE = SITE "A8" LEVEL 1;
COMP "processing_system7_0_MIO[22]" LOCATE = SITE "A14" LEVEL 1;
COMP "processing_system7_0_MIO[21]" LOCATE = SITE "F11" LEVEL 1;
COMP "processing_system7_0_MIO[14]" LOCATE = SITE "B6" LEVEL 1;
COMP "processing_system7_0_MIO[13]" LOCATE = SITE "A6" LEVEL 1;
COMP "processing_system7_0_MIO[16]" LOCATE = SITE "D6" LEVEL 1;
COMP "processing_system7_0_MIO[15]" LOCATE = SITE "E6" LEVEL 1;
COMP "processing_system7_0_MIO[18]" LOCATE = SITE "A7" LEVEL 1;
COMP "processing_system7_0_MIO[17]" LOCATE = SITE "E9" LEVEL 1;
COMP "processing_system7_0_MIO[19]" LOCATE = SITE "E10" LEVEL 1;
COMP "processing_system7_0_MIO[10]" LOCATE = SITE "G7" LEVEL 1;
COMP "processing_system7_0_MIO[12]" LOCATE = SITE "C5" LEVEL 1;
COMP "processing_system7_0_DDR_CAS_n" LOCATE = SITE "P3" LEVEL 1;
COMP "processing_system7_0_MIO[11]" LOCATE = SITE "B4" LEVEL 1;
COMP "processing_system7_0_MIO[44]" LOCATE = SITE "E13" LEVEL 1;
COMP "processing_system7_0_MIO[43]" LOCATE = SITE "B11" LEVEL 1;
COMP "processing_system7_0_MIO[46]" LOCATE = SITE "D12" LEVEL 1;
COMP "processing_system7_0_MIO[45]" LOCATE = SITE "B9" LEVEL 1;
COMP "processing_system7_0_MIO[48]" LOCATE = SITE "D11" LEVEL 1;
COMP "processing_system7_0_MIO[47]" LOCATE = SITE "B10" LEVEL 1;
COMP "processing_system7_0_MIO[49]" LOCATE = SITE "C14" LEVEL 1;
COMP "processing_system7_0_MIO[40]" LOCATE = SITE "E14" LEVEL 1;
COMP "processing_system7_0_DDR_BankAddr[0]" LOCATE = SITE "L7" LEVEL 1;
COMP "processing_system7_0_MIO[42]" LOCATE = SITE "D8" LEVEL 1;
COMP "processing_system7_0_DDR_BankAddr[1]" LOCATE = SITE "L6" LEVEL 1;
COMP "processing_system7_0_MIO[41]" LOCATE = SITE "C8" LEVEL 1;
COMP "processing_system7_0_DDR_BankAddr[2]" LOCATE = SITE "M6" LEVEL 1;
COMP "processing_system7_0_MIO[34]" LOCATE = SITE "B12" LEVEL 1;
COMP "processing_system7_0_MIO[33]" LOCATE = SITE "G13" LEVEL 1;
COMP "processing_system7_0_MIO[36]" LOCATE = SITE "A9" LEVEL 1;
COMP "processing_system7_0_MIO[35]" LOCATE = SITE "F14" LEVEL 1;
COMP "processing_system7_0_MIO[38]" LOCATE = SITE "F13" LEVEL 1;
COMP "processing_system7_0_MIO[37]" LOCATE = SITE "B14" LEVEL 1;
COMP "processing_system7_0_MIO[39]" LOCATE = SITE "C13" LEVEL 1;
COMP "processing_system7_0_MIO[30]" LOCATE = SITE "A11" LEVEL 1;
COMP "processing_system7_0_MIO[32]" LOCATE = SITE "C7" LEVEL 1;
COMP "processing_system7_0_MIO[31]" LOCATE = SITE "F9" LEVEL 1;
COMP "processing_system7_0_DDR_RAS_n" LOCATE = SITE "R5" LEVEL 1;
COMP "basicquadrotorcontrol_hdl_dut_pcore_0_PmodJA1_out_pin[0]" LOCATE = SITE
        "Y11" LEVEL 1;
COMP "basicquadrotorcontrol_hdl_dut_pcore_0_PmodJA1_out_pin[2]" LOCATE = SITE
        "Y10" LEVEL 1;
COMP "basicquadrotorcontrol_hdl_dut_pcore_0_PmodJA1_out_pin[1]" LOCATE = SITE
        "AA11" LEVEL 1;
COMP "processing_system7_0_DDR_DQS_n[0]" LOCATE = SITE "D2" LEVEL 1;
COMP "processing_system7_0_DDR_DQS_n[1]" LOCATE = SITE "J2" LEVEL 1;
COMP "processing_system7_0_DDR_DQS_n[2]" LOCATE = SITE "P2" LEVEL 1;
COMP "processing_system7_0_DDR_DQ[31]" LOCATE = SITE "Y1" LEVEL 1;
COMP "processing_system7_0_DDR_DQS_n[3]" LOCATE = SITE "W2" LEVEL 1;
COMP "processing_system7_0_DDR_DQ[30]" LOCATE = SITE "W3" LEVEL 1;
COMP "processing_system7_0_DDR_DQ[22]" LOCATE = SITE "M2" LEVEL 1;
COMP "processing_system7_0_DDR_DQ[21]" LOCATE = SITE "T2" LEVEL 1;
COMP "processing_system7_0_DDR_DQ[20]" LOCATE = SITE "R3" LEVEL 1;
COMP "processing_system7_0_DDR_DQ[26]" LOCATE = SITE "AA1" LEVEL 1;
COMP "processing_system7_0_DDR_DQ[25]" LOCATE = SITE "U1" LEVEL 1;
COMP "processing_system7_0_DDR_DQ[2]" LOCATE = SITE "B2" LEVEL 1;
COMP "processing_system7_0_DDR_Addr[9]" LOCATE = SITE "H5" LEVEL 1;
COMP "processing_system7_0_DDR_DQ[24]" LOCATE = SITE "AA3" LEVEL 1;
COMP "processing_system7_0_DDR_DQ[1]" LOCATE = SITE "C3" LEVEL 1;
COMP "processing_system7_0_DDR_Addr[8]" LOCATE = SITE "J5" LEVEL 1;
COMP "processing_system7_0_DDR_DQ[23]" LOCATE = SITE "R1" LEVEL 1;
COMP "processing_system7_0_DDR_DQ[0]" LOCATE = SITE "D1" LEVEL 1;
COMP "processing_system7_0_DDR_Addr[7]" LOCATE = SITE "J6" LEVEL 1;
COMP "processing_system7_0_DDR_Addr[6]" LOCATE = SITE "J7" LEVEL 1;
COMP "processing_system7_0_DDR_DQ[29]" LOCATE = SITE "Y3" LEVEL 1;
COMP "processing_system7_0_DDR_DQ[6]" LOCATE = SITE "F2" LEVEL 1;
COMP "processing_system7_0_DDR_Addr[5]" LOCATE = SITE "K5" LEVEL 1;
COMP "processing_system7_0_DDR_DQ[28]" LOCATE = SITE "W1" LEVEL 1;
COMP "processing_system7_0_DDR_DQ[5]" LOCATE = SITE "E1" LEVEL 1;
COMP "processing_system7_0_DDR_Addr[4]" LOCATE = SITE "K6" LEVEL 1;
COMP "processing_system7_0_DDR_DQ[27]" LOCATE = SITE "U2" LEVEL 1;
COMP "processing_system7_0_DDR_DQ[4]" LOCATE = SITE "E3" LEVEL 1;
COMP "processing_system7_0_DDR_Addr[3]" LOCATE = SITE "L4" LEVEL 1;
COMP "processing_system7_0_DDR_DQ[3]" LOCATE = SITE "D3" LEVEL 1;
COMP "processing_system7_0_DDR_Addr[2]" LOCATE = SITE "K4" LEVEL 1;
COMP "processing_system7_0_DDR_Addr[1]" LOCATE = SITE "M5" LEVEL 1;
COMP "processing_system7_0_DDR_DQ[9]" LOCATE = SITE "G1" LEVEL 1;
COMP "processing_system7_0_DDR_Addr[0]" LOCATE = SITE "M4" LEVEL 1;
COMP "basicquadrotorcontrol_hdl_dut_pcore_0_PmodJB1_pin[0]" LOCATE = SITE
        "W12" LEVEL 1;
COMP "processing_system7_0_DDR_DQ[8]" LOCATE = SITE "G2" LEVEL 1;
COMP "processing_system7_0_DDR_DQ[12]" LOCATE = SITE "L3" LEVEL 1;
COMP "processing_system7_0_DDR_DQ[7]" LOCATE = SITE "F1" LEVEL 1;
COMP "basicquadrotorcontrol_hdl_dut_pcore_0_PmodJB1_pin[2]" LOCATE = SITE
        "V10" LEVEL 1;
COMP "processing_system7_0_DDR_DQ[11]" LOCATE = SITE "L2" LEVEL 1;
COMP "basicquadrotorcontrol_hdl_dut_pcore_0_PmodJB1_pin[1]" LOCATE = SITE
        "W11" LEVEL 1;
COMP "processing_system7_0_DDR_DQ[10]" LOCATE = SITE "L1" LEVEL 1;
COMP "basicquadrotorcontrol_hdl_dut_pcore_0_PmodJB1_pin[4]" LOCATE = SITE
        "V12" LEVEL 1;
COMP "basicquadrotorcontrol_hdl_dut_pcore_0_PmodJB1_pin[3]" LOCATE = SITE "W8"
        LEVEL 1;
COMP "processing_system7_0_DDR_DQ[16]" LOCATE = SITE "M1" LEVEL 1;
COMP "basicquadrotorcontrol_hdl_dut_pcore_0_PmodJB1_pin[6]" LOCATE = SITE "V9"
        LEVEL 1;
COMP "processing_system7_0_DDR_DQ[15]" LOCATE = SITE "K3" LEVEL 1;
COMP "basicquadrotorcontrol_hdl_dut_pcore_0_PmodJB1_pin[5]" LOCATE = SITE
        "W10" LEVEL 1;
COMP "processing_system7_0_DDR_DQ[14]" LOCATE = SITE "J1" LEVEL 1;
COMP "processing_system7_0_DDR_DQ[13]" LOCATE = SITE "K1" LEVEL 1;
COMP "basicquadrotorcontrol_hdl_dut_pcore_0_PmodJB1_pin[7]" LOCATE = SITE "V8"
        LEVEL 1;
COMP "processing_system7_0_DDR_DQ[19]" LOCATE = SITE "T1" LEVEL 1;
COMP "processing_system7_0_DDR_DQ[18]" LOCATE = SITE "N3" LEVEL 1;
COMP "processing_system7_0_DDR_DQ[17]" LOCATE = SITE "T3" LEVEL 1;
COMP "processing_system7_0_DDR_Clk" LOCATE = SITE "N4" LEVEL 1;
COMP "processing_system7_0_MIO[4]" LOCATE = SITE "E4" LEVEL 1;
COMP "processing_system7_0_MIO[3]" LOCATE = SITE "F6" LEVEL 1;
COMP "processing_system7_0_MIO[6]" LOCATE = SITE "A4" LEVEL 1;
COMP "processing_system7_0_MIO[5]" LOCATE = SITE "A3" LEVEL 1;
COMP "processing_system7_0_MIO[8]" LOCATE = SITE "E5" LEVEL 1;
COMP "processing_system7_0_MIO[7]" LOCATE = SITE "D5" LEVEL 1;
COMP "processing_system7_0_MIO[9]" LOCATE = SITE "C4" LEVEL 1;
COMP "processing_system7_0_MIO[0]" LOCATE = SITE "G6" LEVEL 1;
COMP "processing_system7_0_MIO[2]" LOCATE = SITE "A2" LEVEL 1;
COMP "processing_system7_0_MIO[1]" LOCATE = SITE "A1" LEVEL 1;
COMP "processing_system7_0_DDR_VRN" LOCATE = SITE "M7" LEVEL 1;
COMP "processing_system7_0_DDR_VRP" LOCATE = SITE "N7" LEVEL 1;
COMP "processing_system7_0_DDR_Clk_n" LOCATE = SITE "N5" LEVEL 1;
COMP "processing_system7_0_DDR_CS_n" LOCATE = SITE "P6" LEVEL 1;
COMP "basicquadrotorcontrol_hdl_dut_pcore_0_PmodJA1_in_pin" LOCATE = SITE
        "AA9" LEVEL 1;
COMP "processing_system7_0_DDR_CKE" LOCATE = SITE "V3" LEVEL 1;
COMP "processing_system7_0_DDR_DM[2]" LOCATE = SITE "P1" LEVEL 1;
COMP "processing_system7_0_DDR_DM[1]" LOCATE = SITE "H3" LEVEL 1;
COMP "processing_system7_0_DDR_DM[0]" LOCATE = SITE "B1" LEVEL 1;
COMP "processing_system7_0_DDR_DM[3]" LOCATE = SITE "AA2" LEVEL 1;
COMP "processing_system7_0_MIO[53]" LOCATE = SITE "C12" LEVEL 1;
COMP "processing_system7_0_MIO[50]" LOCATE = SITE "D13" LEVEL 1;
COMP "processing_system7_0_MIO[52]" LOCATE = SITE "D10" LEVEL 1;
COMP "processing_system7_0_MIO[51]" LOCATE = SITE "C10" LEVEL 1;
COMP "processing_system7_0_DDR_DRSTB" LOCATE = SITE "F3" LEVEL 1;
COMP "processing_system7_0_DDR_DQS[2]" LOCATE = SITE "N2" LEVEL 1;
COMP "processing_system7_0_DDR_DQS[1]" LOCATE = SITE "H2" LEVEL 1;
COMP "processing_system7_0_DDR_DQS[0]" LOCATE = SITE "C2" LEVEL 1;
COMP "processing_system7_0_DDR_DQS[3]" LOCATE = SITE "V2" LEVEL 1;
PIN system_i/ps7_0/ps7_0/PS7_i_pins<357> = BEL "system_i/ps7_0/ps7_0/PS7_i"
        PINNAME MAXIGP0ACLK;
TIMEGRP system_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_CMD_VLD"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/wr_enb_1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/wdata_0"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/wdata_1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled_out1_10"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/wdata_2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled_out1_11"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/wdata_3"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Write/SDI_reg"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled_out1_12"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/wdata_4"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled_out1_13"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/wdata_5"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/wdata_6"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/wdata_7"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/wdata_8"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/wdata_9"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/axi_lite_rstate_FSM_FFd1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled1_out1_10"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled1_out1_11"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled1_out1_12"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled1_out1_13"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled1_out1_14"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled1_out1_15"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_CMD_0"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_CMD_1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_CMD_2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_CMD_3"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_CMD_4"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_CMD_5"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_CMD_6"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_CMD_7"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_CMD_8"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_CMD_9"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled2_out1_0"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled2_out1_1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled2_out1_2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled2_out1_3"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Read_X_Y_Z/SDI_reg"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Read_X_Y_Z/is_Read_X_Y_Z_FSM_FFd1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled2_out1_4"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled2_out1_5"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Read_X_Y_Z/is_Read_X_Y_Z_FSM_FFd2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled2_out1_6"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Read_X_Y_Z/is_Read_X_Y_Z_FSM_FFd3"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled2_out1_7"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled2_out1_8"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled2_out1_9"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/waddr_2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/waddr_3"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/waddr_4"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/waddr_5"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/waddr_6"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/waddr_7"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/waddr_8"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/waddr_9"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_X_10"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_X_11"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_X_12"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_CMD_10"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_X_13"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_X_14"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_CMD_11"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_CMD_12"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_X_15"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_CMD_13"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_CMD_15"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor3/u_Chart/PWM_reg"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled2_out1_10"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled2_out1_11"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled2_out1_12"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled2_out1_13"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled2_out1_14"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled2_out1_15"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/PWM_reg"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/soft_reset"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/is_Chart_FSM_FFd1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/is_Chart_FSM_FFd2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Y_10"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Y_11"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Y_12"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Y_13"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Y_14"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Y_15"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor3/u_Chart/count_0"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor3/u_Chart/count_1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor3/u_Chart/count_2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor3/u_Chart/count_3"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor3/u_Chart/count_4"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor3/u_Chart/count_5"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor3/u_Chart/count_6"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor3/u_Chart/count_7"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor3/u_Chart/count_8"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor3/u_Chart/count_9"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled_out1_0"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled_out1_1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled_out1_2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled_out1_3"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled_out1_4"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled_out1_5"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled_out1_6"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled_out1_7"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled_out1_8"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled_out1_9"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Z_10"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Z_11"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Z_12"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Z_13"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Z_14"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Z_15"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor3/u_Chart/is_Chart_FSM_FFd1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor3/u_Chart/is_Chart_FSM_FFd2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/count_0"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/count_1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/count_2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/count_3"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/count_4"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/count_5"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/count_6"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/count_7"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/count_8"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/count_9"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_X_0"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_X_1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_X_2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_X_3"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_X_4"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_X_5"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_X_6"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_X_7"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_X_8"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_X_9"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_10"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_11"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_12"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_13"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_14"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Y_0"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Y_1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Y_2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Y_3"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Y_4"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Y_5"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Y_6"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Y_7"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Y_8"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Y_9"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled3_out1_10"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled3_out1_11"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled3_out1_12"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled3_out1_13"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled3_out1_14"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled3_out1_15"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Z_0"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Z_1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Z_2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Z_3"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Z_4"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Z_5"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Z_6"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Z_7"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Z_8"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_Z_9"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/read_reg_XYZ_Valid"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/waddr_10"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/waddr_11"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/waddr_12"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/waddr_13"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/waddr_14"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/waddr_15"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled1_out1_0"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled1_out1_1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled1_out1_2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled1_out1_3"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled1_out1_4"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled1_out1_5"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled1_out1_6"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled1_out1_7"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled1_out1_8"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled1_out1_9"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Read_X_Y_Z/CSn_reg"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Control_Signals/Unit_Delay_Enabled_Resettable_zero_delay"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/count_10"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/count_11"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/count_12"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/count_13"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/count_14"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/count_15"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Write/is_Write_FSM_FFd1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Write/is_Write_FSM_FFd2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Write/is_Write_FSM_FFd3"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Control_Signals/Unit_Delay_Enabled_Resettable_switch_delay"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor3/u_Chart/count_10"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor3/u_Chart/count_11"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor3/u_Chart/count_12"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor3/u_Chart/count_13"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor3/u_Chart/count_14"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor3/u_Chart/count_15"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_10"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_11"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_12"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_13"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_14"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_15"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_31"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Delay4_out1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Delay5_out1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor2/u_Chart/count_10"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor2/u_Chart/count_11"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor2/u_Chart/count_12"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor2/u_Chart/count_13"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor2/u_Chart/count_14"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor2/u_Chart/count_15"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Delay6_out1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_axi_enable"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Delay7_out1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled3_out1_0"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled3_out1_1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled3_out1_2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled3_out1_3"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Read_X_Y_Z/READ_SHIFT_reg"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled3_out1_4"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled3_out1_5"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled3_out1_6"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled3_out1_7"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled3_out1_8"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/Unit_Delay_Enabled3_out1_9"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/PWM_reg"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_en_motor1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Write/CSn_CONV_reg"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_en_motor2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_en_motor3"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_en_motor4"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_0"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_3"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_5"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_6"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_7"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor2/u_Chart/PWM_reg"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor2_0"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor2_1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor2_2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor2_3"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor2_4"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor2_5"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor2_6"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor2_7"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Write/SCK_reg"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor2/u_Chart/is_Chart_FSM_FFd1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor2/u_Chart/is_Chart_FSM_FFd2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor3_0"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor3_1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor3_2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor3_3"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor3_4"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor3_5"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor3_6"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor3_7"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/wdata_10"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/wdata_11"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/wdata_12"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/wdata_13"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/wdata_15"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor4_0"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor4_1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor4_2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor4_3"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Read_X_Y_Z/clock_cnt_0"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor4_4"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Read_X_Y_Z/clock_cnt_1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor4_5"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Read_X_Y_Z/clock_cnt_2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor4_6"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Read_X_Y_Z/clock_cnt_3"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor4_7"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Read_X_Y_Z/clock_cnt_4"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Read_X_Y_Z/clock_cnt_5"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Write/count_0"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Write/count_1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Write/count_2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Write/count_3"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_10"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_11"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_12"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Write/clock_cnt_0"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_13"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Write/clock_cnt_1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_14"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Write/clock_cnt_2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_20"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_15"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Write/clock_cnt_3"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_21"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_16"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_22"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_17"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_0"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_18"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_23"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_19"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_24"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_25"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_30"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_31"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_3"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_26"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_27"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_4"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_32"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_28"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_5"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_33"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_6"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_34"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_29"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_7"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_35"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_40"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_8"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_41"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_36"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_9"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_42"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_37"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_43"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_38"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_44"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_39"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_45"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_46"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_47"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Read_X_Y_Z/SCK_reg"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/is_Chart_FSM_FFd1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/is_Chart_FSM_FFd2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor2/u_Chart/count_0"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor2/u_Chart/count_1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor2/u_Chart/count_2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor2/u_Chart/count_3"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor2/u_Chart/count_4"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor2/u_Chart/count_5"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor2/u_Chart/count_6"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor2/u_Chart/count_7"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor2/u_Chart/count_8"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor2/u_Chart/count_9"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_0"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_3"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_4"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_5"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_6"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_7"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_8"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_9"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Read_X_Y_Z/count_0"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Read_X_Y_Z/count_1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Read_X_Y_Z/count_2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_Read_X_Y_Z/count_3"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_0"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_1"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_2"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_3"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_4"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_5"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_6"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_7"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_8"
        BEL
        "system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_ADXL345_read/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_9"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/reset"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1"
        BEL
        "system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i"
        BEL
        "system_i/axi4_lite/axi4_lite/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset"
        BEL
        "system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_0"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_1"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_2"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_3"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_4"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_5"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_6"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_7"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_8"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_9"
        BEL
        "system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_awvalid_reg_0"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_10"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_11"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_14"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_20"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_15"
        BEL
        "system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_21"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_16"
        BEL
        "system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_22"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_17"
        BEL
        "system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_23"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_18"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_19"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_24"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_25"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_30"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_31"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_26"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_27"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_32"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_33"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_28"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_29"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_34"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_40"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_35"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_36"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_41"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_42"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_37"
        BEL
        "system_i/axi4_lite/axi4_lite/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_43"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_38"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_39"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_44"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_45"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_46"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_52"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_47"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_53"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_arready_i"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg_0"
        BEL
        "system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_0"
        BEL
        "system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_1"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_rlast_i"
        BEL
        "system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_2"
        BEL
        "system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cs_0"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/write_cs_FSM_FFd1"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/write_cs_FSM_FFd2"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0"
        BEL
        "system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i_0"
        BEL
        "system_i/clock_generator_0/clock_generator_0/MMCM1_CLKOUT0_BUFG_INST"
        BEL "system_i/reset_0/reset_0/Interconnect_aresetn_0" BEL
        "system_i/reset_0/reset_0/Peripheral_aresetn_0" BEL
        "system_i/reset_0/reset_0/EXT_LPF/POR_SRL_I" BEL
        "system_i/reset_0/reset_0/EXT_LPF/asr_lpf_3" BEL
        "system_i/reset_0/reset_0/EXT_LPF/exr_lpf_3" BEL
        "system_i/reset_0/reset_0/EXT_LPF/asr_lpf_2" BEL
        "system_i/reset_0/reset_0/EXT_LPF/exr_lpf_2" BEL
        "system_i/reset_0/reset_0/EXT_LPF/asr_lpf_1" BEL
        "system_i/reset_0/reset_0/EXT_LPF/exr_lpf_1" BEL
        "system_i/reset_0/reset_0/EXT_LPF/exr_lpf_0" BEL
        "system_i/reset_0/reset_0/EXT_LPF/lpf_int" BEL
        "system_i/reset_0/reset_0/SEQ/SEQ_COUNTER/q_int_5" BEL
        "system_i/reset_0/reset_0/SEQ/SEQ_COUNTER/q_int_4" BEL
        "system_i/reset_0/reset_0/SEQ/SEQ_COUNTER/q_int_3" BEL
        "system_i/reset_0/reset_0/SEQ/SEQ_COUNTER/q_int_2" BEL
        "system_i/reset_0/reset_0/SEQ/SEQ_COUNTER/q_int_1" BEL
        "system_i/reset_0/reset_0/SEQ/SEQ_COUNTER/q_int_0" BEL
        "system_i/reset_0/reset_0/EXT_LPF/exr_d1" BEL
        "system_i/reset_0/reset_0/SEQ/seq_clr" BEL
        "system_i/reset_0/reset_0/SEQ/pr_dec_2" BEL
        "system_i/reset_0/reset_0/SEQ/pr_dec_0" BEL
        "system_i/reset_0/reset_0/SEQ/bsr_dec_2" BEL
        "system_i/reset_0/reset_0/SEQ/bsr_dec_0" BEL
        "system_i/reset_0/reset_0/SEQ/core_dec_2" BEL
        "system_i/reset_0/reset_0/SEQ/core_dec_1" BEL
        "system_i/reset_0/reset_0/SEQ/core_dec_0" BEL
        "system_i/reset_0/reset_0/EXT_LPF/lpf_exr" BEL
        "system_i/reset_0/reset_0/EXT_LPF/lpf_asr" BEL
        "system_i/reset_0/reset_0/SEQ/from_sys" BEL
        "system_i/reset_0/reset_0/SEQ/bsr" BEL
        "system_i/reset_0/reset_0/SEQ/seq_cnt_en" BEL
        "system_i/reset_0/reset_0/SEQ/pr" BEL
        "system_i/reset_0/reset_0/SEQ/Core" BEL
        "system_i/reset_0/reset_0/EXT_LPF/Mshreg_asr_lpf_0" BEL
        "system_i/reset_0/reset_0/EXT_LPF/asr_lpf_0" PIN
        "system_i/ps7_0/ps7_0/PS7_i_pins<357>";
TIMEGRP axi4_lite_reset_resync = BEL
        "system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0"
        BEL
        "system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1"
        BEL
        "system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2";
PIN
        system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst_pins<2>
        = BEL
        "system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst"
        PINNAME CLKIN1;
TIMEGRP clk_fpga_0 = PIN
        "system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst_pins<2>";
TIMEGRP axi4_lite_reset_source = FFS(*) PADS(*);
TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
PATH TS_axi4_lite_reset_resync_path = FROM TIMEGRP "axi4_lite_reset_source" TO
        TIMEGRP "axi4_lite_reset_resync";
PATH "TS_axi4_lite_reset_resync_path" TIG;
TS_system_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0"
        TS_clk_fpga_0 * 0.5 HIGH 50%;
SCHEMATIC END;

