<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/CodeGen/TargetRegisterInfo.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L91'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//==- TargetRegisterInfo.cpp - Target Register Information Implementation --==//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file implements the TargetRegisterInfo interface.</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/ArrayRef.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/BitVector.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/STLExtras.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/SmallSet.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/StringExtras.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/BinaryFormat/Dwarf.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveInterval.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFrameInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunction.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetFrameLowering.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetSubtargetInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/VirtRegMap.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGenTypes/MachineValueType.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Config/llvm-config.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/Attributes.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/DebugInfoMetadata.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/Function.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/CommandLine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/Compiler.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/Debug.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/MathExtras.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/Printable.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/raw_ostream.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cassert&gt;</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;utility&gt;</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;target-reg-info&quot;</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;unsigned&gt;</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    HugeSizeForSplit(&quot;huge-size-for-split&quot;, cl::Hidden,</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     cl::desc(&quot;A threshold of live range size which may cause &quot;</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              &quot;high compile time cost in global splitting.&quot;),</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     cl::init(5000));</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>TargetRegisterInfo::TargetRegisterInfo(</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const TargetRegisterInfoDesc *ID, regclass_iterator RCB,</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    regclass_iterator RCE, const char *const *SRINames,</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const SubRegCoveredBits *SubIdxRanges, const LaneBitmask *SRILaneMasks,</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    LaneBitmask SRICoveringLanes, const RegClassInfo *const RCIs,</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const MVT::SimpleValueType *const RCVTLists, unsigned Mode)</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>77.3k</pre></td><td class='code'><pre>    : InfoDesc(ID), SubRegIndexNames(SRINames), SubRegIdxRanges(SubIdxRanges),</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>77.3k</pre></td><td class='code'><pre>      SubRegIndexLaneMasks(SRILaneMasks), RegClassBegin(RCB), RegClassEnd(RCE),</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>77.3k</pre></td><td class='code'><pre>      CoveringLanes(SRICoveringLanes), RCInfos(RCIs), RCVTLists(RCVTLists),</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>77.3k</pre></td><td class='code'><pre>      HwMode(Mode) {}</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>77.2k</pre></td><td class='code'><pre>TargetRegisterInfo::~TargetRegisterInfo() = default;</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool TargetRegisterInfo::shouldRegionSplitForVirtReg(</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>9.07k</pre></td><td class='code'><pre>    const MachineFunction &amp;MF, const LiveInterval &amp;VirtReg) const {</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>9.07k</pre></td><td class='code'><pre>  const TargetInstrInfo *TII = MF.getSubtarget().getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>9.07k</pre></td><td class='code'><pre>  const MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>9.07k</pre></td><td class='code'><pre>  MachineInstr *MI = MRI.getUniqueVRegDef(VirtReg.reg());</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>9.07k</pre></td><td class='code'><pre>  if (MI &amp;&amp; <div class='tooltip'>TII-&gt;isTriviallyReMaterializable(*MI)<span class='tooltip-content'>4.83k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L71' href='#L71'><span>71:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.83k</span>, <span class='None'>False</span>: <span class='covered-line'>4.23k</span>]
  Branch (<span class='line-number'><a name='L71' href='#L71'><span>71:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>824</span>, <span class='None'>False</span>: <span class='covered-line'>4.01k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>9.07k</pre></td><td class='code'><pre>      <div class='tooltip'>VirtReg.size() &gt; HugeSizeForSplit<span class='tooltip-content'>824</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L72' href='#L72'><span>72:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>821</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L71'><span>71:7</span></a></span>) to (<span class='line-number'><a href='#L71'><span>72:40</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (71:7)
     Condition C2 --> (71:13)
     Condition C3 --> (72:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>9.06k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>9.07k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void TargetRegisterInfo::markSuperRegs(BitVector &amp;RegisterSet,</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>17.1M</pre></td><td class='code'><pre>                                       MCRegister Reg) const {</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>17.1M</pre></td><td class='code'><pre>  for (MCPhysReg SR : superregs_inclusive(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L79' href='#L79'><span>79:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43.8M</span>, <span class='None'>False</span>: <span class='covered-line'>17.1M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>43.8M</pre></td><td class='code'><pre>    RegisterSet.set(SR);</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>17.1M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool TargetRegisterInfo::checkAllSuperRegsMarked(const BitVector &amp;RegisterSet,</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>4.08M</pre></td><td class='code'><pre>    ArrayRef&lt;MCPhysReg&gt; Exceptions) const {</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check that all super registers of reserved regs are reserved as well.</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>4.08M</pre></td><td class='code'><pre>  BitVector Checked(getNumRegs());</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>142M</pre></td><td class='code'><pre>  for (unsigned Reg : RegisterSet.set_bits()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L87' href='#L87'><span>87:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>142M</span>, <span class='None'>False</span>: <span class='covered-line'>4.08M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>142M</pre></td><td class='code'><pre>    if (Checked[Reg])</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L88' href='#L88'><span>88:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53.1M</span>, <span class='None'>False</span>: <span class='covered-line'>89.7M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>53.1M</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>144M</pre></td><td class='code'><pre>    <div class='tooltip'>for (MCPhysReg SR : superregs(Reg))<span class='tooltip-content'>89.7M</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L90' href='#L90'><span>90:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>144M</span>, <span class='None'>False</span>: <span class='covered-line'>89.7M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>144M</pre></td><td class='code'><pre>      if (!RegisterSet[SR] &amp;&amp; <div class='tooltip'>!is_contained(Exceptions, Reg)<span class='tooltip-content'>1.74M</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L91' href='#L91'><span>91:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.74M</span>, <span class='None'>False</span>: <span class='covered-line'>143M</span>]
  Branch (<span class='line-number'><a name='L91' href='#L91'><span>91:31</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.74M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L91'><span>91:11</span></a></span>) to (<span class='line-number'><a href='#L91'><span>91:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (91:11)
     Condition C2 --> (91:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        dbgs() &lt;&lt; &quot;Error: Super register &quot; &lt;&lt; printReg(SR, this)</span></pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>               &lt;&lt; &quot; of reserved register &quot; &lt;&lt; printReg(Reg, this)</span></pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>               &lt;&lt; &quot; is not reserved.\n&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        return false;</span></pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We transitively check superregs. So we can remember this for later</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // to avoid compiletime explosion in deep register hierarchies.</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>144M</pre></td><td class='code'><pre>      Checked.set(SR);</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>144M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>89.7M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>4.08M</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>4.08M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm {</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Printable printReg(Register Reg, const TargetRegisterInfo *TRI,</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>2.52M</pre></td><td class='code'><pre>                   unsigned SubIdx, const MachineRegisterInfo *MRI) {</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>2.52M</pre></td><td class='code'><pre>  return Printable([Reg, TRI, SubIdx, MRI](raw_ostream &amp;OS) {</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>2.52M</pre></td><td class='code'><pre>    if (!Reg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L111' href='#L111'><span>111:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34.0k</span>, <span class='None'>False</span>: <span class='covered-line'>2.49M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>34.0k</pre></td><td class='code'><pre>      OS &lt;&lt; &quot;$noreg&quot;;</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>2.49M</pre></td><td class='code'><pre>    else if (Register::isStackSlot(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L113' href='#L113'><span>113:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>2.49M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>      OS &lt;&lt; &quot;SS#&quot; &lt;&lt; Register::stackSlot2Index(Reg);</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>2.49M</pre></td><td class='code'><pre>    else if (Reg.isVirtual()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L115' href='#L115'><span>115:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.04M</span>, <span class='None'>False</span>: <span class='covered-line'>1.44M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>1.04M</pre></td><td class='code'><pre>      StringRef Name = MRI ? <div class='tooltip'>MRI-&gt;getVRegName(Reg)<span class='tooltip-content'>996k</span></div> : <div class='tooltip'>&quot;&quot;<span class='tooltip-content'>52.4k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L116' href='#L116'><span>116:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>996k</span>, <span class='None'>False</span>: <span class='covered-line'>52.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>1.04M</pre></td><td class='code'><pre>      if (Name != &quot;&quot;) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L117' href='#L117'><span>117:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.2k</span>, <span class='None'>False</span>: <span class='covered-line'>1.02M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>25.2k</pre></td><td class='code'><pre>        OS &lt;&lt; &apos;%&apos; &lt;&lt; Name;</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>        OS &lt;&lt; &apos;%&apos; &lt;&lt; Register::virtReg2Index(Reg);</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>1.44M</pre></td><td class='code'><pre>    } else if (!TRI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L122' href='#L122'><span>122:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1.44M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      OS &lt;&lt; &apos;$&apos; &lt;&lt; &quot;physreg&quot; &lt;&lt; Reg;</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>1.44M</pre></td><td class='code'><pre>    else if (Reg &lt; TRI-&gt;getNumRegs()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L124' href='#L124'><span>124:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.44M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>1.44M</pre></td><td class='code'><pre>      OS &lt;&lt; &apos;$&apos;;</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>1.44M</pre></td><td class='code'><pre>      printLowerCase(TRI-&gt;getName(Reg), OS);</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>1.44M</pre></td><td class='code'><pre>    } else</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>llvm_unreachable</span>(&quot;Register kind is unsupported.&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>2.52M</pre></td><td class='code'><pre>    if (SubIdx) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L130' href='#L130'><span>130:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>152</span>, <span class='None'>False</span>: <span class='covered-line'>2.52M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>152</pre></td><td class='code'><pre>      if (TRI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L131' href='#L131'><span>131:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>152</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>152</pre></td><td class='code'><pre>        OS &lt;&lt; &apos;:&apos; &lt;&lt; TRI-&gt;getSubRegIndexName(SubIdx);</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      else</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>OS &lt;&lt; &quot;:sub(&quot; &lt;&lt; SubIdx &lt;&lt; &apos;)&apos;</span>;</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>152</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>2.52M</pre></td><td class='code'><pre>  });</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>2.52M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>4.56k</pre></td><td class='code'><pre>Printable printRegUnit(unsigned Unit, const TargetRegisterInfo *TRI) {</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>4.56k</pre></td><td class='code'><pre>  return Printable([Unit, TRI](raw_ostream &amp;OS) {</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Generic printout when TRI is missing.</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>4.56k</pre></td><td class='code'><pre>    if (!TRI) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L142' href='#L142'><span>142:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4.56k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      OS &lt;&lt; &quot;Unit~&quot; &lt;&lt; Unit;</span></pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return;</span></pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check for invalid register units.</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>4.56k</pre></td><td class='code'><pre>    if (Unit &gt;= TRI-&gt;getNumRegUnits()) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L148' href='#L148'><span>148:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4.56k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      OS &lt;&lt; &quot;BadUnit~&quot; &lt;&lt; Unit;</span></pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return;</span></pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Normal units have at least one root.</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>4.56k</pre></td><td class='code'><pre>    MCRegUnitRootIterator Roots(Unit, TRI);</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>4.56k</pre></td><td class='code'><pre>    assert(Roots.isValid() &amp;&amp; &quot;Unit has no roots.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>4.56k</pre></td><td class='code'><pre>    OS &lt;&lt; TRI-&gt;getName(*Roots);</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>    for (++Roots; Roots.isValid(); <div class='tooltip'>++Roots<span class='tooltip-content'>6</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L157' href='#L157'><span>157:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>4.56k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      OS &lt;&lt; &apos;~&apos; &lt;&lt; TRI-&gt;getName(*Roots);</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>4.56k</pre></td><td class='code'><pre>  });</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>4.56k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>3.53k</pre></td><td class='code'><pre>Printable printVRegOrUnit(unsigned Unit, const TargetRegisterInfo *TRI) {</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>3.53k</pre></td><td class='code'><pre>  return Printable([Unit, TRI](raw_ostream &amp;OS) {</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>3.53k</pre></td><td class='code'><pre>    if (Register::isVirtualRegister(Unit)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L164' href='#L164'><span>164:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.82k</span>, <span class='None'>False</span>: <span class='covered-line'>711</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>2.82k</pre></td><td class='code'><pre>      OS &lt;&lt; &apos;%&apos; &lt;&lt; Register::virtReg2Index(Unit);</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>2.82k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>711</pre></td><td class='code'><pre>      OS &lt;&lt; printRegUnit(Unit, TRI);</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>711</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>3.53k</pre></td><td class='code'><pre>  });</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>3.53k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Printable printRegClassOrBank(Register Reg, const MachineRegisterInfo &amp;RegInfo,</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>1.00M</pre></td><td class='code'><pre>                              const TargetRegisterInfo *TRI) {</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>1.00M</pre></td><td class='code'><pre>  return Printable([Reg, &amp;RegInfo, TRI](raw_ostream &amp;OS) {</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>1.00M</pre></td><td class='code'><pre>    if (RegInfo.getRegClassOrNull(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L175' href='#L175'><span>175:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>385k</span>, <span class='None'>False</span>: <span class='covered-line'>621k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>385k</pre></td><td class='code'><pre>      OS &lt;&lt; StringRef(TRI-&gt;getRegClassName(RegInfo.getRegClass(Reg))).lower();</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>621k</pre></td><td class='code'><pre>    else if (RegInfo.getRegBankOrNull(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L177' href='#L177'><span>177:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62.6k</span>, <span class='None'>False</span>: <span class='covered-line'>558k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>62.6k</pre></td><td class='code'><pre>      OS &lt;&lt; StringRef(RegInfo.getRegBankOrNull(Reg)-&gt;getName()).lower();</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>558k</pre></td><td class='code'><pre>    else {</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>558k</pre></td><td class='code'><pre>      OS &lt;&lt; &quot;_&quot;;</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>558k</pre></td><td class='code'><pre>      assert((RegInfo.def_empty(Reg) || RegInfo.getType(Reg).isValid()) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>558k</pre></td><td class='code'><pre>             &quot;Generic registers must have a valid type&quot;);</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>558k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>1.00M</pre></td><td class='code'><pre>  });</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>1.00M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end namespace llvm</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// getAllocatableClass - Return the maximal subclass of the given register</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// class that is alloctable, or NULL.</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const TargetRegisterClass *</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>7.67M</pre></td><td class='code'><pre>TargetRegisterInfo::getAllocatableClass(const TargetRegisterClass *RC) const {</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>7.67M</pre></td><td class='code'><pre>  if (!RC || <div class='tooltip'>RC-&gt;isAllocatable()<span class='tooltip-content'>6.74M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L193' href='#L193'><span>193:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>925k</span>, <span class='None'>False</span>: <span class='covered-line'>6.74M</span>]
  Branch (<span class='line-number'><a name='L193' href='#L193'><span>193:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.68M</span>, <span class='None'>False</span>: <span class='covered-line'>63.8k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L193'><span>193:7</span></a></span>) to (<span class='line-number'><a href='#L193'><span>193:33</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (193:7)
     Condition C2 --> (193:14)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>7.61M</pre></td><td class='code'><pre>    return RC;</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>160k</pre></td><td class='code'><pre>  <div class='tooltip'>for (BitMaskClassIterator It(RC-&gt;getSubClassMask(), *this); <span class='tooltip-content'>63.8k</span></div>It.isValid();</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L196' href='#L196'><span>196:63</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>125k</span>, <span class='None'>False</span>: <span class='covered-line'>35.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>125k</pre></td><td class='code'><pre>       <div class='tooltip'>++It<span class='tooltip-content'>96.9k</span></div>) {</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>125k</pre></td><td class='code'><pre>    const TargetRegisterClass *SubRC = getRegClass(It.getID());</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>125k</pre></td><td class='code'><pre>    if (SubRC-&gt;isAllocatable())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L199' href='#L199'><span>199:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28.4k</span>, <span class='None'>False</span>: <span class='covered-line'>96.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>28.4k</pre></td><td class='code'><pre>      return SubRC;</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>125k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>35.4k</pre></td><td class='code'><pre>  return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>63.8k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// getMinimalPhysRegClass - Returns the Register Class of a physical</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// register of the given type, picking the most sub register class of</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// the right type that contains this physreg.</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const TargetRegisterClass *</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>3.27M</pre></td><td class='code'><pre>TargetRegisterInfo::getMinimalPhysRegClass(MCRegister reg, MVT VT) const {</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>3.27M</pre></td><td class='code'><pre>  assert(Register::isPhysicalRegister(reg) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>3.27M</pre></td><td class='code'><pre>         &quot;reg must be a physical register&quot;);</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Pick the most sub register class of the right type that contains</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // this physreg.</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>3.27M</pre></td><td class='code'><pre>  const TargetRegisterClass* BestRC = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>1.47G</pre></td><td class='code'><pre>  for (const TargetRegisterClass* RC : regclasses()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L216' href='#L216'><span>216:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.47G</span>, <span class='None'>False</span>: <span class='covered-line'>3.27M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>1.47G</pre></td><td class='code'><pre>    if ((VT == MVT::Other || <div class='tooltip'>isTypeLegalForClass(*RC, VT)<span class='tooltip-content'>60.4M</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L217' href='#L217'><span>217:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.0M</span>, <span class='None'>False</span>: <span class='covered-line'>1.46G</span>]
  Branch (<span class='line-number'><a name='L217' href='#L217'><span>217:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.41G</span>, <span class='None'>False</span>: <span class='covered-line'>60.4M</span>]
  Branch (<span class='line-number'><a name='L217' href='#L217'><span>217:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.84M</span>, <span class='None'>False</span>: <span class='covered-line'>53.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>1.47G</pre></td><td class='code'><pre>        <div class='tooltip'>RC-&gt;contains(reg)<span class='tooltip-content'>1.42G</span></div> &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>30.4M</span></div><div class='tooltip'>!BestRC<span class='tooltip-content'>30.4M</span></div> || <div class='tooltip'>BestRC-&gt;hasSubClass(RC)<span class='tooltip-content'>27.1M</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L218' href='#L218'><span>218:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.4M</span>, <span class='None'>False</span>: <span class='covered-line'>1.39G</span>]
  Branch (<span class='line-number'><a name='L218' href='#L218'><span>218:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.27M</span>, <span class='None'>False</span>: <span class='covered-line'>27.1M</span>]
  Branch (<span class='line-number'><a name='L218' href='#L218'><span>218:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.7M</span>, <span class='None'>False</span>: <span class='covered-line'>16.4M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L217'><span>217:9</span></a></span>) to (<span class='line-number'><a href='#L217'><span>218:66</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (217:10)
     Condition C2 --> (217:30)
     Condition C3 --> (218:9)
     Condition C4 --> (218:31)
     Condition C5 --> (218:42)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  F,  -,  -,  -  = F      }
  2 { T,  -,  F,  -,  -  = F      }
  3 { T,  -,  T,  F,  F  = F      }
  4 { T,  -,  T,  T,  -  = T      }
  5 { F,  T,  F,  -,  -  = F      }
  6 { F,  T,  T,  F,  F  = F      }
  7 { F,  T,  T,  T,  -  = T      }
  8 { T,  -,  T,  F,  T  = T      }
  9 { F,  T,  T,  F,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (1,7)
  C3-Pair: covered: (2,4)
  C4-Pair: covered: (3,4)
  C5-Pair: covered: (3,8)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>14.0M</pre></td><td class='code'><pre>      BestRC = RC;</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>1.47G</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>3.27M</pre></td><td class='code'><pre>  assert(BestRC &amp;&amp; &quot;Couldn&apos;t find the register class&quot;);</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='covered-line'><pre>3.27M</pre></td><td class='code'><pre>  return BestRC;</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>3.27M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const TargetRegisterClass *</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>2.37M</pre></td><td class='code'><pre>TargetRegisterInfo::getMinimalPhysRegClassLLT(MCRegister reg, LLT Ty) const {</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>2.37M</pre></td><td class='code'><pre>  assert(Register::isPhysicalRegister(reg) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>2.37M</pre></td><td class='code'><pre>         &quot;reg must be a physical register&quot;);</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Pick the most sub register class of the right type that contains</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // this physreg.</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>2.37M</pre></td><td class='code'><pre>  const TargetRegisterClass *BestRC = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>1.35G</pre></td><td class='code'><pre>  for (const TargetRegisterClass *RC : regclasses()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L234' href='#L234'><span>234:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.35G</span>, <span class='None'>False</span>: <span class='covered-line'>2.37M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>1.35G</pre></td><td class='code'><pre>    if ((!Ty.isValid() || <div class='tooltip'>isTypeLegalForClass(*RC, Ty)<span class='tooltip-content'>1.34G</span></div>) &amp;&amp; <div class='tooltip'>RC-&gt;contains(reg)<span class='tooltip-content'>119M</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L235' href='#L235'><span>235:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.9M</span>, <span class='None'>False</span>: <span class='covered-line'>1.34G</span>]
  Branch (<span class='line-number'><a name='L235' href='#L235'><span>235:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>108M</span>, <span class='None'>False</span>: <span class='covered-line'>1.24G</span>]
  Branch (<span class='line-number'><a name='L235' href='#L235'><span>235:60</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.9M</span>, <span class='None'>False</span>: <span class='covered-line'>108M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>1.35G</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>10.9M</span></div><div class='tooltip'>!BestRC<span class='tooltip-content'>10.9M</span></div> || <div class='tooltip'>BestRC-&gt;hasSubClass(RC)<span class='tooltip-content'>9.71M</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L236' href='#L236'><span>236:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.27M</span>, <span class='None'>False</span>: <span class='covered-line'>9.71M</span>]
  Branch (<span class='line-number'><a name='L236' href='#L236'><span>236:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.04M</span>, <span class='None'>False</span>: <span class='covered-line'>5.67M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L235'><span>235:9</span></a></span>) to (<span class='line-number'><a href='#L235'><span>236:45</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (235:10)
     Condition C2 --> (235:27)
     Condition C3 --> (235:60)
     Condition C4 --> (236:10)
     Condition C5 --> (236:21)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  F,  -,  -,  -  = F      }
  2 { T,  -,  F,  -,  -  = F      }
  3 { T,  -,  T,  F,  F  = F      }
  4 { T,  -,  T,  T,  -  = T      }
  5 { F,  T,  F,  -,  -  = F      }
  6 { F,  T,  T,  F,  F  = F      }
  7 { F,  T,  T,  T,  -  = T      }
  8 { T,  -,  T,  F,  T  = T      }
  9 { F,  T,  T,  F,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (1,7)
  C3-Pair: covered: (2,4)
  C4-Pair: covered: (3,4)
  C5-Pair: covered: (3,8)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>5.31M</pre></td><td class='code'><pre>      BestRC = RC;</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>1.35G</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>2.37M</pre></td><td class='code'><pre>  return BestRC;</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>2.37M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// getAllocatableSetForRC - Toggle the bits that represent allocatable</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// registers for the specific register class.</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void getAllocatableSetForRC(const MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>433k</pre></td><td class='code'><pre>                                   const TargetRegisterClass *RC, BitVector &amp;R){</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>433k</pre></td><td class='code'><pre>  assert(RC-&gt;isAllocatable() &amp;&amp; &quot;invalid for nonallocatable sets&quot;);</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>433k</pre></td><td class='code'><pre>  ArrayRef&lt;MCPhysReg&gt; Order = RC-&gt;getRawAllocationOrder(MF);</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>433k</pre></td><td class='code'><pre>  for (MCPhysReg PR : Order)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L249' href='#L249'><span>249:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.2M</span>, <span class='None'>False</span>: <span class='covered-line'>433k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>17.2M</pre></td><td class='code'><pre>    R.set(PR);</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>433k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>BitVector TargetRegisterInfo::getAllocatableSet(const MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>                                          const TargetRegisterClass *RC) const {</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>  BitVector Allocatable(getNumRegs());</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>  if (RC) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L256' href='#L256'><span>256:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>419k</span>, <span class='None'>False</span>: <span class='covered-line'>77</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // A register class with no allocatable subclass returns an empty set.</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>    const TargetRegisterClass *SubClass = getAllocatableClass(RC);</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>    if (SubClass)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L259' href='#L259'><span>259:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>419k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>      getAllocatableSetForRC(MF, SubClass, Allocatable);</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>    for (const TargetRegisterClass *C : regclasses())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L262' href='#L262'><span>262:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.1k</span>, <span class='None'>False</span>: <span class='covered-line'>77</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>14.1k</pre></td><td class='code'><pre>      if (C-&gt;isAllocatable())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L263' href='#L263'><span>263:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.5k</span>, <span class='None'>False</span>: <span class='covered-line'>666</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>13.5k</pre></td><td class='code'><pre>        getAllocatableSetForRC(MF, C, Allocatable);</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Mask out the reserved registers</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>  const MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>  const BitVector &amp;Reserved = MRI.getReservedRegs();</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>  Allocatable.reset(Reserved);</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>  return Allocatable;</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static inline</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const TargetRegisterClass *firstCommonClass(const uint32_t *A,</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            const uint32_t *B,</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>15.7M</pre></td><td class='code'><pre>                                            const TargetRegisterInfo *TRI) {</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>146M</pre></td><td class='code'><pre>  for (unsigned I = 0, E = TRI-&gt;getNumRegClasses(); I &lt; E; <div class='tooltip'>I += 32<span class='tooltip-content'>131M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L279' href='#L279'><span>279:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>144M</span>, <span class='None'>False</span>: <span class='covered-line'>2.32M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>144M</pre></td><td class='code'><pre>    if (unsigned Common = *A++ &amp; *B++)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L280' href='#L280'><span>280:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.4M</span>, <span class='None'>False</span>: <span class='covered-line'>131M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>13.4M</pre></td><td class='code'><pre>      return TRI-&gt;getRegClass(I + llvm::countr_zero(Common));</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='covered-line'><pre>2.32M</pre></td><td class='code'><pre>  return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>15.7M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const TargetRegisterClass *</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>TargetRegisterInfo::getCommonSubClass(const TargetRegisterClass *A,</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>7.88M</pre></td><td class='code'><pre>                                      const TargetRegisterClass *B) const {</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // First take care of the trivial cases.</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>7.88M</pre></td><td class='code'><pre>  if (A == B)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L289' href='#L289'><span>289:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.83M</span>, <span class='None'>False</span>: <span class='covered-line'>4.05M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>3.83M</pre></td><td class='code'><pre>    return A;</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>4.05M</pre></td><td class='code'><pre>  if (!A || <div class='tooltip'>!B<span class='tooltip-content'>4.05M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L291' href='#L291'><span>291:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>4.05M</span>]
  Branch (<span class='line-number'><a name='L291' href='#L291'><span>291:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>209k</span>, <span class='None'>False</span>: <span class='covered-line'>3.84M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L291'><span>291:7</span></a></span>) to (<span class='line-number'><a href='#L291'><span>291:15</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (291:7)
     Condition C2 --> (291:13)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>    return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Register classes are ordered topologically, so the largest common</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // sub-class it the common sub-class with the smallest ID.</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>3.84M</pre></td><td class='code'><pre>  return firstCommonClass(A-&gt;getSubClassMask(), B-&gt;getSubClassMask(), this);</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>4.05M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const TargetRegisterClass *</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>TargetRegisterInfo::getMatchingSuperRegClass(const TargetRegisterClass *A,</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                             const TargetRegisterClass *B,</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>7.09M</pre></td><td class='code'><pre>                                             unsigned Idx) const {</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='covered-line'><pre>7.09M</pre></td><td class='code'><pre>  assert(A &amp;&amp; B &amp;&amp; &quot;Missing register class&quot;);</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>7.09M</pre></td><td class='code'><pre>  assert(Idx &amp;&amp; &quot;Bad sub-register index&quot;);</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Find Idx in the list of super-register indices.</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>18.6M</pre></td><td class='code'><pre>  <div class='tooltip'>for (SuperRegClassIterator RCI(B, this); <span class='tooltip-content'>7.09M</span></div>RCI.isValid(); <div class='tooltip'>++RCI<span class='tooltip-content'>11.5M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L307' href='#L307'><span>307:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.6M</span>, <span class='None'>False</span>: <span class='covered-line'>21.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>18.6M</pre></td><td class='code'><pre>    if (RCI.getSubReg() == Idx)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L308' href='#L308'><span>308:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.07M</span>, <span class='None'>False</span>: <span class='covered-line'>11.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // The bit mask contains all register classes that are projected into B</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // by Idx. Find a class that is also a sub-class of A.</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='covered-line'><pre>7.07M</pre></td><td class='code'><pre>      return firstCommonClass(RCI.getMask(), A-&gt;getSubClassMask(), this);</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>  return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>7.09M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const TargetRegisterClass *TargetRegisterInfo::</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>getCommonSuperRegClass(const TargetRegisterClass *RCA, unsigned SubA,</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                       const TargetRegisterClass *RCB, unsigned SubB,</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>126k</pre></td><td class='code'><pre>                       unsigned &amp;PreA, unsigned &amp;PreB) const {</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>126k</pre></td><td class='code'><pre>  assert(RCA &amp;&amp; SubA &amp;&amp; RCB &amp;&amp; SubB &amp;&amp; &quot;Invalid arguments&quot;);</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Search all pairs of sub-register indices that project into RCA and RCB</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // respectively. This is quadratic, but usually the sets are very small. On</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // most targets like X86, there will only be a single sub-register index</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // (e.g., sub_16bit projecting into GR16).</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The worst case is a register class like DPR on ARM.</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We have indices dsub_0..dsub_7 projecting into that class.</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // It is very common that one register class is a sub-register of the other.</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Arrange for RCA to be the larger register so the answer will be found in</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the first iteration. This makes the search linear for the most common</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // case.</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>126k</pre></td><td class='code'><pre>  const TargetRegisterClass *BestRC = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>126k</pre></td><td class='code'><pre>  unsigned *BestPreA = &amp;PreA;</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>126k</pre></td><td class='code'><pre>  unsigned *BestPreB = &amp;PreB;</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>126k</pre></td><td class='code'><pre>  if (getRegSizeInBits(*RCA) &lt; getRegSizeInBits(*RCB)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L336' href='#L336'><span>336:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.91k</span>, <span class='None'>False</span>: <span class='covered-line'>117k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>8.91k</pre></td><td class='code'><pre>    std::swap(RCA, RCB);</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>8.91k</pre></td><td class='code'><pre>    std::swap(SubA, SubB);</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>8.91k</pre></td><td class='code'><pre>    std::swap(BestPreA, BestPreB);</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>8.91k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Also terminate the search one we have found a register class as small as</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // RCA.</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>126k</pre></td><td class='code'><pre>  unsigned MinSize = getRegSizeInBits(*RCA);</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>335k</pre></td><td class='code'><pre>  for (SuperRegClassIterator IA(RCA, this, true); IA.isValid(); <div class='tooltip'>++IA<span class='tooltip-content'>209k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L346' href='#L346'><span>346:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>321k</span>, <span class='None'>False</span>: <span class='covered-line'>14.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>321k</pre></td><td class='code'><pre>    unsigned FinalA = composeSubRegIndices(IA.getSubReg(), SubA);</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>5.03M</pre></td><td class='code'><pre>    for (SuperRegClassIterator IB(RCB, this, true); IB.isValid(); <div class='tooltip'>++IB<span class='tooltip-content'>4.71M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L348' href='#L348'><span>348:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.82M</span>, <span class='None'>False</span>: <span class='covered-line'>209k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Check if a common super-register class exists for this index pair.</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>4.82M</pre></td><td class='code'><pre>      const TargetRegisterClass *RC =</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>4.82M</pre></td><td class='code'><pre>        firstCommonClass(IA.getMask(), IB.getMask(), this);</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>4.82M</pre></td><td class='code'><pre>      if (!RC || <div class='tooltip'>getRegSizeInBits(*RC) &lt; MinSize<span class='tooltip-content'>4.26M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L352' href='#L352'><span>352:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>559k</span>, <span class='None'>False</span>: <span class='covered-line'>4.26M</span>]
  Branch (<span class='line-number'><a name='L352' href='#L352'><span>352:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>559k</span>, <span class='None'>False</span>: <span class='covered-line'>4.26M</span>]
  Branch (<span class='line-number'><a name='L352' href='#L352'><span>352:18</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4.26M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L352'><span>352:11</span></a></span>) to (<span class='line-number'><a href='#L352'><span>352:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (352:11)
     Condition C2 --> (352:18)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='covered-line'><pre>559k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // The indexes must compose identically: PreA+SubA == PreB+SubB.</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>4.26M</pre></td><td class='code'><pre>      unsigned FinalB = composeSubRegIndices(IB.getSubReg(), SubB);</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>4.26M</pre></td><td class='code'><pre>      if (FinalA != FinalB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.04M</span>, <span class='None'>False</span>: <span class='covered-line'>218k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>4.04M</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Is RC a better candidate than BestRC?</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='covered-line'><pre>218k</pre></td><td class='code'><pre>      if (BestRC &amp;&amp; <div class='tooltip'>getRegSizeInBits(*RC) &gt;= getRegSizeInBits(*BestRC)<span class='tooltip-content'>102k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L361' href='#L361'><span>361:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>102k</span>, <span class='None'>False</span>: <span class='covered-line'>115k</span>]
  Branch (<span class='line-number'><a name='L361' href='#L361'><span>361:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>102k</span>, <span class='None'>False</span>: <span class='covered-line'>115k</span>]
  Branch (<span class='line-number'><a name='L361' href='#L361'><span>361:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>102k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L361'><span>361:11</span></a></span>) to (<span class='line-number'><a href='#L361'><span>361:71</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (361:11)
     Condition C2 --> (361:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>102k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Yes, RC is the smallest super-register seen so far.</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>115k</pre></td><td class='code'><pre>      BestRC = RC;</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>115k</pre></td><td class='code'><pre>      *BestPreA = IA.getSubReg();</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>115k</pre></td><td class='code'><pre>      *BestPreB = IB.getSubReg();</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Bail early if we reached MinSize. We won&apos;t find a better candidate.</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>115k</pre></td><td class='code'><pre>      if (getRegSizeInBits(*BestRC) == MinSize)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L370' href='#L370'><span>370:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>111k</span>, <span class='None'>False</span>: <span class='covered-line'>3.83k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>111k</pre></td><td class='code'><pre>        return BestRC;</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>115k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>321k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>14.5k</pre></td><td class='code'><pre>  return BestRC;</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>126k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Check if the registers defined by the pair (RegisterClass, SubReg)</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// share the same register file.</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool shareSameRegisterFile(const TargetRegisterInfo &amp;TRI,</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  const TargetRegisterClass *DefRC,</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  unsigned DefSubReg,</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  const TargetRegisterClass *SrcRC,</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>436k</pre></td><td class='code'><pre>                                  unsigned SrcSubReg) {</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Same register class.</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>436k</pre></td><td class='code'><pre>  if (DefRC == SrcRC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L385' href='#L385'><span>385:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33.9k</span>, <span class='None'>False</span>: <span class='covered-line'>402k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>33.9k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Both operands are sub registers. Check if they share a register class.</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>402k</pre></td><td class='code'><pre>  unsigned SrcIdx, DefIdx;</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>402k</pre></td><td class='code'><pre>  if (SrcSubReg &amp;&amp; <div class='tooltip'>DefSubReg<span class='tooltip-content'>165k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L390' href='#L390'><span>390:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>165k</span>, <span class='None'>False</span>: <span class='covered-line'>236k</span>]
  Branch (<span class='line-number'><a name='L390' href='#L390'><span>390:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>165k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L390'><span>390:7</span></a></span>) to (<span class='line-number'><a href='#L390'><span>390:29</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (390:7)
     Condition C2 --> (390:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    return TRI.getCommonSuperRegClass(SrcRC, SrcSubReg, DefRC, DefSubReg,</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>                                      SrcIdx, DefIdx) != nullptr;</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // At most one of the register is a sub register, make it Src to avoid</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // duplicating the test.</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>402k</pre></td><td class='code'><pre>  if (!SrcSubReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L397' href='#L397'><span>397:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>236k</span>, <span class='None'>False</span>: <span class='covered-line'>165k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='covered-line'><pre>236k</pre></td><td class='code'><pre>    std::swap(DefSubReg, SrcSubReg);</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='covered-line'><pre>236k</pre></td><td class='code'><pre>    std::swap(DefRC, SrcRC);</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='covered-line'><pre>236k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // One of the register is a sub register, check if we can get a superclass.</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>402k</pre></td><td class='code'><pre>  if (SrcSubReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L403' href='#L403'><span>403:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>329k</span>, <span class='None'>False</span>: <span class='covered-line'>73.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='covered-line'><pre>329k</pre></td><td class='code'><pre>    return TRI.getMatchingSuperRegClass(SrcRC, DefRC, SrcSubReg) != nullptr;</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Plain copy.</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>73.0k</pre></td><td class='code'><pre>  return TRI.getCommonSubClass(DefRC, SrcRC) != nullptr;</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='covered-line'><pre>402k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool TargetRegisterInfo::shouldRewriteCopySrc(const TargetRegisterClass *DefRC,</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                              unsigned DefSubReg,</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                              const TargetRegisterClass *SrcRC,</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>436k</pre></td><td class='code'><pre>                                              unsigned SrcSubReg) const {</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If this source does not incur a cross register bank copy, use it.</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='covered-line'><pre>436k</pre></td><td class='code'><pre>  return shareSameRegisterFile(*this, DefRC, DefSubReg, SrcRC, SrcSubReg);</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>436k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Compute target-independent register allocator hints to help eliminate copies.</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool TargetRegisterInfo::getRegAllocationHints(</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Register VirtReg, ArrayRef&lt;MCPhysReg&gt; Order,</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    SmallVectorImpl&lt;MCPhysReg&gt; &amp;Hints, const MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>8.77M</pre></td><td class='code'><pre>    const VirtRegMap *VRM, const LiveRegMatrix *Matrix) const {</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>8.77M</pre></td><td class='code'><pre>  const MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>8.77M</pre></td><td class='code'><pre>  const std::pair&lt;unsigned, SmallVector&lt;Register, 4&gt;&gt; &amp;Hints_MRI =</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>8.77M</pre></td><td class='code'><pre>      MRI.getRegAllocationHints(VirtReg);</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>8.77M</pre></td><td class='code'><pre>  SmallSet&lt;Register, 32&gt; HintedRegs;</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // First hint may be a target hint.</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>8.77M</pre></td><td class='code'><pre>  bool Skip = (Hints_MRI.first != 0);</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='covered-line'><pre>8.77M</pre></td><td class='code'><pre>  for (auto Reg : Hints_MRI.second) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L430' href='#L430'><span>430:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.58M</span>, <span class='None'>False</span>: <span class='covered-line'>8.77M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>4.58M</pre></td><td class='code'><pre>    if (Skip) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L431' href='#L431'><span>431:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>300</span>, <span class='None'>False</span>: <span class='covered-line'>4.58M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>300</pre></td><td class='code'><pre>      Skip = false;</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='covered-line'><pre>300</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>300</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Target-independent hints are either a physical or a virtual register.</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>4.58M</pre></td><td class='code'><pre>    Register Phys = Reg;</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>4.58M</pre></td><td class='code'><pre>    if (VRM &amp;&amp; Phys.isVirtual())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L438' href='#L438'><span>438:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.58M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L438' href='#L438'><span>438:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.70M</span>, <span class='None'>False</span>: <span class='covered-line'>1.87M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L438'><span>438:9</span></a></span>) to (<span class='line-number'><a href='#L438'><span>438:32</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (438:9)
     Condition C2 --> (438:16)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>2.70M</pre></td><td class='code'><pre>      Phys = VRM-&gt;getPhys(Phys);</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Don&apos;t add the same reg twice (Hints_MRI may contain multiple virtual</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // registers allocated to the same physreg).</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='covered-line'><pre>4.58M</pre></td><td class='code'><pre>    if (!HintedRegs.insert(Phys).second)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L443' href='#L443'><span>443:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>552k</span>, <span class='None'>False</span>: <span class='covered-line'>4.03M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>552k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check that Phys is a valid hint in VirtReg&apos;s register class.</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='covered-line'><pre>4.03M</pre></td><td class='code'><pre>    if (!Phys.isPhysical())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L446' href='#L446'><span>446:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.01M</span>, <span class='None'>False</span>: <span class='covered-line'>3.02M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='covered-line'><pre>1.01M</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>3.02M</pre></td><td class='code'><pre>    if (MRI.isReserved(Phys))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L448' href='#L448'><span>448:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.02M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check that Phys is in the allocation order. We shouldn&apos;t heed hints</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // from VirtReg&apos;s register class if they aren&apos;t in the allocation order. The</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // target probably has a reason for removing the register.</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='covered-line'><pre>3.02M</pre></td><td class='code'><pre>    if (!is_contained(Order, Phys))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L453' href='#L453'><span>453:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37.8k</span>, <span class='None'>False</span>: <span class='covered-line'>2.98M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='covered-line'><pre>37.8k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // All clear, tell the register allocator to prefer this register.</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>2.98M</pre></td><td class='code'><pre>    Hints.push_back(Phys);</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>2.98M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='covered-line'><pre>8.77M</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='covered-line'><pre>8.77M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool TargetRegisterInfo::isCalleeSavedPhysReg(</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>    MCRegister PhysReg, const MachineFunction &amp;MF) const {</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>  if (PhysReg == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L464' href='#L464'><span>464:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.10k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>  const uint32_t *callerPreservedRegs =</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>      getCallPreservedMask(MF, MF.getFunction().getCallingConv());</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>  if (callerPreservedRegs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L468' href='#L468'><span>468:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.10k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>    assert(Register::isPhysicalRegister(PhysReg) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>           &quot;Expected physical register&quot;);</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>    return (callerPreservedRegs[PhysReg / 32] &gt;&gt; PhysReg % 32) &amp; 1;</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>290k</pre></td><td class='code'><pre>bool TargetRegisterInfo::canRealignStack(const MachineFunction &amp;MF) const {</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>290k</pre></td><td class='code'><pre>  return !MF.getFunction().hasFnAttribute(&quot;no-realign-stack&quot;);</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>290k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='covered-line'><pre>12.3M</pre></td><td class='code'><pre>bool TargetRegisterInfo::shouldRealignStack(const MachineFunction &amp;MF) const {</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='covered-line'><pre>12.3M</pre></td><td class='code'><pre>  const MachineFrameInfo &amp;MFI = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='covered-line'><pre>12.3M</pre></td><td class='code'><pre>  const TargetFrameLowering *TFI = MF.getSubtarget().getFrameLowering();</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='covered-line'><pre>12.3M</pre></td><td class='code'><pre>  const Function &amp;F = MF.getFunction();</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>12.3M</pre></td><td class='code'><pre>  return F.hasFnAttribute(&quot;stackrealign&quot;) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L484' href='#L484'><span>484:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.36k</span>, <span class='None'>False</span>: <span class='covered-line'>12.3M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>12.3M</pre></td><td class='code'><pre>         <div class='tooltip'>(MFI.getMaxAlign() &gt; TFI-&gt;getStackAlign())<span class='tooltip-content'>12.3M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L485' href='#L485'><span>485:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>178k</span>, <span class='None'>False</span>: <span class='covered-line'>12.1M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>12.3M</pre></td><td class='code'><pre>         <div class='tooltip'>F.hasFnAttribute(Attribute::StackAlignment)<span class='tooltip-content'>12.1M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L486' href='#L486'><span>486:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>563</span>, <span class='None'>False</span>: <span class='covered-line'>12.1M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L484'><span>484:10</span></a></span>) to (<span class='line-number'><a href='#L484'><span>486:53</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (484:10)
     Condition C2 --> (485:10)
     Condition C3 --> (486:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='covered-line'><pre>12.3M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool TargetRegisterInfo::regmaskSubsetEqual(const uint32_t *mask0,</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>364</pre></td><td class='code'><pre>                                            const uint32_t *mask1) const {</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>364</pre></td><td class='code'><pre>  unsigned N = (getNumRegs()+31) / 32;</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='covered-line'><pre>4.20k</pre></td><td class='code'><pre>  for (unsigned I = 0; I &lt; N; <div class='tooltip'>++I<span class='tooltip-content'>3.84k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L492' href='#L492'><span>492:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.88k</span>, <span class='None'>False</span>: <span class='covered-line'>329</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>3.88k</pre></td><td class='code'><pre>    if ((mask0[I] &amp; mask1[I]) != mask0[I])</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L493' href='#L493'><span>493:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35</span>, <span class='None'>False</span>: <span class='covered-line'>3.84k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>329</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>364</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>TypeSize</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>TargetRegisterInfo::getRegSizeInBits(Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='covered-line'><pre>8.32M</pre></td><td class='code'><pre>                                     const MachineRegisterInfo &amp;MRI) const {</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>8.32M</pre></td><td class='code'><pre>  const TargetRegisterClass *RC{};</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='covered-line'><pre>8.32M</pre></td><td class='code'><pre>  if (Reg.isPhysical()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L502' href='#L502'><span>502:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.38M</span>, <span class='None'>False</span>: <span class='covered-line'>5.93M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The size is not directly available for physical registers.</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Instead, we need to access a register class that contains Reg and</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // get the size of that register class.</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>2.38M</pre></td><td class='code'><pre>    RC = getMinimalPhysRegClass(Reg);</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>2.38M</pre></td><td class='code'><pre>    assert(RC &amp;&amp; &quot;Unable to deduce the register class&quot;);</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='covered-line'><pre>2.38M</pre></td><td class='code'><pre>    return getRegSizeInBits(*RC);</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='covered-line'><pre>2.38M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='covered-line'><pre>5.93M</pre></td><td class='code'><pre>  LLT Ty = MRI.getType(Reg);</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='covered-line'><pre>5.93M</pre></td><td class='code'><pre>  if (Ty.isValid())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L511' href='#L511'><span>511:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.22M</span>, <span class='None'>False</span>: <span class='covered-line'>706k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>5.22M</pre></td><td class='code'><pre>    return Ty.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Since Reg is not a generic register, it may have a register class.</pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>706k</pre></td><td class='code'><pre>  RC = MRI.getRegClass(Reg);</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='covered-line'><pre>706k</pre></td><td class='code'><pre>  assert(RC &amp;&amp; &quot;Unable to deduce the register class&quot;);</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='covered-line'><pre>706k</pre></td><td class='code'><pre>  return getRegSizeInBits(*RC);</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='covered-line'><pre>706k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool TargetRegisterInfo::getCoveringSubRegIndexes(</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const MachineRegisterInfo &amp;MRI, const TargetRegisterClass *RC,</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='covered-line'><pre>3.63k</pre></td><td class='code'><pre>    LaneBitmask LaneMask, SmallVectorImpl&lt;unsigned&gt; &amp;NeededIndexes) const {</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='covered-line'><pre>3.63k</pre></td><td class='code'><pre>  SmallVector&lt;unsigned, 8&gt; PossibleIndexes;</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='covered-line'><pre>3.63k</pre></td><td class='code'><pre>  unsigned BestIdx = 0;</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='covered-line'><pre>3.63k</pre></td><td class='code'><pre>  unsigned BestCover = 0;</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='covered-line'><pre>840k</pre></td><td class='code'><pre>  for (unsigned Idx = 1, E = getNumSubRegIndices(); Idx &lt; E; <div class='tooltip'>++Idx<span class='tooltip-content'>837k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L527' href='#L527'><span>527:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>838k</span>, <span class='None'>False</span>: <span class='covered-line'>2.15k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Is this index even compatible with the given class?</pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='covered-line'><pre>838k</pre></td><td class='code'><pre>    if (getSubClassWithSubReg(RC, Idx) != RC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L529' href='#L529'><span>529:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>790k</span>, <span class='None'>False</span>: <span class='covered-line'>48.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>790k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='covered-line'><pre>48.1k</pre></td><td class='code'><pre>    LaneBitmask SubRegMask = getSubRegIndexLaneMask(Idx);</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Early exit if we found a perfect match.</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>48.1k</pre></td><td class='code'><pre>    if (SubRegMask == LaneMask) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L533' href='#L533'><span>533:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.48k</span>, <span class='None'>False</span>: <span class='covered-line'>46.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='covered-line'><pre>1.48k</pre></td><td class='code'><pre>      BestIdx = Idx;</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>1.48k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>1.48k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The index must not cover any lanes outside \p LaneMask.</pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>46.6k</pre></td><td class='code'><pre>    if ((SubRegMask &amp; ~LaneMask).any())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L539' href='#L539'><span>539:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.9k</span>, <span class='None'>False</span>: <span class='covered-line'>30.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>15.9k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>30.7k</pre></td><td class='code'><pre>    unsigned PopCount = SubRegMask.getNumLanes();</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>30.7k</pre></td><td class='code'><pre>    PossibleIndexes.push_back(Idx);</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>30.7k</pre></td><td class='code'><pre>    if (PopCount &gt; BestCover) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L544' href='#L544'><span>544:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.26k</span>, <span class='None'>False</span>: <span class='covered-line'>22.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>      BestCover = PopCount;</pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>      BestIdx = Idx;</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>30.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Abort if we cannot possibly implement the COPY with the given indexes.</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>3.63k</pre></td><td class='code'><pre>  if (BestIdx == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L551' href='#L551'><span>551:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.63k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>3.63k</pre></td><td class='code'><pre>  NeededIndexes.push_back(BestIdx);</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Greedy heuristic: Keep iterating keeping the best covering subreg index</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // each time.</pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='covered-line'><pre>3.63k</pre></td><td class='code'><pre>  LaneBitmask LanesLeft = LaneMask &amp; ~getSubRegIndexLaneMask(BestIdx);</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='covered-line'><pre>5.87k</pre></td><td class='code'><pre>  while (LanesLeft.any()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L559' href='#L559'><span>559:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.23k</span>, <span class='None'>False</span>: <span class='covered-line'>3.63k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='covered-line'><pre>2.23k</pre></td><td class='code'><pre>    unsigned BestIdx = 0;</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>2.23k</pre></td><td class='code'><pre>    int BestCover = std::numeric_limits&lt;int&gt;::min();</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>19.1k</pre></td><td class='code'><pre>    for (unsigned Idx : PossibleIndexes) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L562' href='#L562'><span>562:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.1k</span>, <span class='None'>False</span>: <span class='covered-line'>79</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>19.1k</pre></td><td class='code'><pre>      LaneBitmask SubRegMask = getSubRegIndexLaneMask(Idx);</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Early exit if we found a perfect match.</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>19.1k</pre></td><td class='code'><pre>      if (SubRegMask == LanesLeft) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L565' href='#L565'><span>565:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.15k</span>, <span class='None'>False</span>: <span class='covered-line'>17.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>2.15k</pre></td><td class='code'><pre>        BestIdx = Idx;</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='covered-line'><pre>2.15k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='covered-line'><pre>2.15k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Do not cover already-covered lanes to avoid creating cycles</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // in copy bundles (= bundle contains copies that write to the</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // registers).</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>      if ((SubRegMask &amp; ~LanesLeft).any())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L573' href='#L573'><span>573:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.2k</span>, <span class='None'>False</span>: <span class='covered-line'>1.78k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Try to cover as many of the remaining lanes as possible.</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>1.78k</pre></td><td class='code'><pre>      const int Cover = (SubRegMask &amp; LanesLeft).getNumLanes();</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>1.78k</pre></td><td class='code'><pre>      if (Cover &gt; BestCover) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L578' href='#L578'><span>578:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>397</span>, <span class='None'>False</span>: <span class='covered-line'>1.39k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>397</pre></td><td class='code'><pre>        BestCover = Cover;</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>397</pre></td><td class='code'><pre>        BestIdx = Idx;</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>397</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='covered-line'><pre>1.78k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='covered-line'><pre>2.23k</pre></td><td class='code'><pre>    if (BestIdx == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L584' href='#L584'><span>584:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.23k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>; // Impossible to handle</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='covered-line'><pre>2.23k</pre></td><td class='code'><pre>    NeededIndexes.push_back(BestIdx);</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='covered-line'><pre>2.23k</pre></td><td class='code'><pre>    LanesLeft &amp;= ~getSubRegIndexLaneMask(BestIdx);</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>2.23k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='covered-line'><pre>3.63k</pre></td><td class='code'><pre>  return BestIdx;</pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='covered-line'><pre>3.63k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='covered-line'><pre>10.4M</pre></td><td class='code'><pre>unsigned TargetRegisterInfo::getSubRegIdxSize(unsigned Idx) const {</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='covered-line'><pre>10.4M</pre></td><td class='code'><pre>  assert(Idx &amp;&amp; Idx &lt; getNumSubRegIndices() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='covered-line'><pre>10.4M</pre></td><td class='code'><pre>         &quot;This is not a subregister index&quot;);</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='covered-line'><pre>10.4M</pre></td><td class='code'><pre>  return SubRegIdxRanges[HwMode * getNumSubRegIndices() + Idx].Size;</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>10.4M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='covered-line'><pre>7.15M</pre></td><td class='code'><pre>unsigned TargetRegisterInfo::getSubRegIdxOffset(unsigned Idx) const {</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='covered-line'><pre>7.15M</pre></td><td class='code'><pre>  assert(Idx &amp;&amp; Idx &lt; getNumSubRegIndices() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='covered-line'><pre>7.15M</pre></td><td class='code'><pre>         &quot;This is not a subregister index&quot;);</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='covered-line'><pre>7.15M</pre></td><td class='code'><pre>  return SubRegIdxRanges[HwMode * getNumSubRegIndices() + Idx].Offset;</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='covered-line'><pre>7.15M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Register</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>TargetRegisterInfo::lookThruCopyLike(Register SrcReg,</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>454k</pre></td><td class='code'><pre>                                     const MachineRegisterInfo *MRI) const {</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>491k</pre></td><td class='code'><pre>  while (true) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L610' href='#L610'><span>610:10</span></a></span>): [Folded - Ignored]
</pre></div></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>491k</pre></td><td class='code'><pre>    const MachineInstr *MI = MRI-&gt;getVRegDef(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='covered-line'><pre>491k</pre></td><td class='code'><pre>    if (!MI-&gt;isCopyLike())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L612' href='#L612'><span>612:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>308k</span>, <span class='None'>False</span>: <span class='covered-line'>183k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='covered-line'><pre>308k</pre></td><td class='code'><pre>      return SrcReg;</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='covered-line'><pre>183k</pre></td><td class='code'><pre>    Register CopySrcReg;</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='covered-line'><pre>183k</pre></td><td class='code'><pre>    if (MI-&gt;isCopy())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L616' href='#L616'><span>616:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>177k</span>, <span class='None'>False</span>: <span class='covered-line'>6.06k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>      CopySrcReg = MI-&gt;getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>6.06k</pre></td><td class='code'><pre>    else {</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='covered-line'><pre>6.06k</pre></td><td class='code'><pre>      assert(MI-&gt;isSubregToReg() &amp;&amp; &quot;Bad opcode for lookThruCopyLike&quot;);</pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='covered-line'><pre>6.06k</pre></td><td class='code'><pre>      CopySrcReg = MI-&gt;getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>6.06k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='covered-line'><pre>183k</pre></td><td class='code'><pre>    if (!CopySrcReg.isVirtual())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L623' href='#L623'><span>623:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>146k</span>, <span class='None'>False</span>: <span class='covered-line'>37.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='covered-line'><pre>146k</pre></td><td class='code'><pre>      return CopySrcReg;</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='covered-line'><pre>37.0k</pre></td><td class='code'><pre>    SrcReg = CopySrcReg;</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='covered-line'><pre>37.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='covered-line'><pre>454k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Register TargetRegisterInfo::lookThruSingleUseCopyChain(</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    Register SrcReg, const MachineRegisterInfo *MRI) const {</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  while (true) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L632' href='#L632'><span>632:10</span></a></span>): [Folded - Ignored]
</pre></div></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    const MachineInstr *MI = MRI-&gt;getVRegDef(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Found the real definition, return it if it has a single use.</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    if (!MI-&gt;isCopyLike())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L635' href='#L635'><span>635:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      return MRI-&gt;hasOneNonDBGUse(SrcReg) ? SrcReg : <div class='tooltip'><span class='red'>Register()</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L636' href='#L636'><span>636:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    Register CopySrcReg;</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    if (MI-&gt;isCopy())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L639' href='#L639'><span>639:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      CopySrcReg = MI-&gt;getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    else <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      assert(MI-&gt;isSubregToReg() &amp;&amp; &quot;Bad opcode for lookThruCopyLike&quot;)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>CopySrcReg = MI-&gt;getOperand(2).getReg();</span></pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Continue only if the next definition in the chain is for a virtual</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // register that has a single use.</pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    if (!CopySrcReg.isVirtual() || <div class='tooltip'><span class='red'>!MRI-&gt;hasOneNonDBGUse(CopySrcReg)</span><span class='tooltip-content'>0</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L648' href='#L648'><span>648:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L648' href='#L648'><span>648:36</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L648'><span>648:9</span></a></span>) to (<span class='line-number'><a href='#L648'><span>648:69</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (648:9)
     Condition C2 --> (648:36)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      return Register();</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>SrcReg = CopySrcReg;</span></pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void TargetRegisterInfo::getOffsetOpcodes(</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>    const StackOffset &amp;Offset, SmallVectorImpl&lt;uint64_t&gt; &amp;Ops) const {</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>  assert(!Offset.getScalable() &amp;&amp; &quot;Scalable offsets are not handled&quot;);</pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>  DIExpression::appendOffset(Ops, Offset.getFixed());</pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>DIExpression *</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>TargetRegisterInfo::prependOffsetExpression(const DIExpression *Expr,</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            unsigned PrependFlags,</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='covered-line'><pre>316</pre></td><td class='code'><pre>                                            const StackOffset &amp;Offset) const {</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='covered-line'><pre>316</pre></td><td class='code'><pre>  assert((PrependFlags &amp;</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='covered-line'><pre>316</pre></td><td class='code'><pre>          ~(DIExpression::DerefBefore | DIExpression::DerefAfter |</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='covered-line'><pre>316</pre></td><td class='code'><pre>            DIExpression::StackValue | DIExpression::EntryValue)) == 0 &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>316</pre></td><td class='code'><pre>         &quot;Unsupported prepend flag&quot;);</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='covered-line'><pre>316</pre></td><td class='code'><pre>  SmallVector&lt;uint64_t, 16&gt; OffsetExpr;</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='covered-line'><pre>316</pre></td><td class='code'><pre>  if (PrependFlags &amp; DIExpression::DerefBefore)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L670' href='#L670'><span>670:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>316</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>OffsetExpr.push_back(dwarf::DW_OP_deref)</span>;</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='covered-line'><pre>316</pre></td><td class='code'><pre>  getOffsetOpcodes(Offset, OffsetExpr);</pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='covered-line'><pre>316</pre></td><td class='code'><pre>  if (PrependFlags &amp; DIExpression::DerefAfter)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L673' href='#L673'><span>673:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>311</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    OffsetExpr.push_back(dwarf::DW_OP_deref);</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='covered-line'><pre>316</pre></td><td class='code'><pre>  return DIExpression::prependOpcodes(Expr, OffsetExpr,</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='covered-line'><pre>316</pre></td><td class='code'><pre>                                      PrependFlags &amp; DIExpression::StackValue,</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>316</pre></td><td class='code'><pre>                                      PrependFlags &amp; DIExpression::EntryValue);</pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='covered-line'><pre>316</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>LLVM_DUMP_METHOD</pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void TargetRegisterInfo::dumpReg(Register Reg, unsigned SubRegIndex,</pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                 const TargetRegisterInfo *TRI) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  dbgs() &lt;&lt; printReg(Reg, TRI, SubRegIndex) &lt;&lt; &quot;\n&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr></table></div></body></html>