Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct  9 11:23:52 2023
| Host         : james-surface running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 203 register/latch pins with no clock driven by root clock pin: clk100m/SLOW_CLOCK_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 706 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.469        0.000                      0                  134        0.182        0.000                      0                  134        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.469        0.000                      0                  134        0.182        0.000                      0                  134        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 clk6p25m/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.890ns (22.553%)  route 3.056ns (77.447%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.552     5.073    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y55         FDRE                                         r  clk6p25m/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  clk6p25m/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.809     6.400    clk6p25m/COUNT_reg[27]
    SLICE_X35Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.524 r  clk6p25m/COUNT[0]_i_7/O
                         net (fo=1, routed)           0.405     6.929    clk6p25m/COUNT[0]_i_7_n_0
    SLICE_X35Y55         LUT2 (Prop_lut2_I0_O)        0.124     7.053 r  clk6p25m/COUNT[0]_i_3/O
                         net (fo=2, routed)           0.754     7.808    clk6p25m/COUNT[0]_i_3_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.932 r  clk6p25m/COUNT[0]_i_1/O
                         net (fo=33, routed)          1.087     9.019    clk6p25m/clear
    SLICE_X34Y56         FDRE                                         r  clk6p25m/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.434    14.775    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y56         FDRE                                         r  clk6p25m/COUNT_reg[28]/C
                         clock pessimism              0.273    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X34Y56         FDRE (Setup_fdre_C_R)       -0.524    14.489    clk6p25m/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -9.019    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 clk6p25m/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.890ns (22.553%)  route 3.056ns (77.447%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.552     5.073    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y55         FDRE                                         r  clk6p25m/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  clk6p25m/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.809     6.400    clk6p25m/COUNT_reg[27]
    SLICE_X35Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.524 r  clk6p25m/COUNT[0]_i_7/O
                         net (fo=1, routed)           0.405     6.929    clk6p25m/COUNT[0]_i_7_n_0
    SLICE_X35Y55         LUT2 (Prop_lut2_I0_O)        0.124     7.053 r  clk6p25m/COUNT[0]_i_3/O
                         net (fo=2, routed)           0.754     7.808    clk6p25m/COUNT[0]_i_3_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.932 r  clk6p25m/COUNT[0]_i_1/O
                         net (fo=33, routed)          1.087     9.019    clk6p25m/clear
    SLICE_X34Y56         FDRE                                         r  clk6p25m/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.434    14.775    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y56         FDRE                                         r  clk6p25m/COUNT_reg[29]/C
                         clock pessimism              0.273    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X34Y56         FDRE (Setup_fdre_C_R)       -0.524    14.489    clk6p25m/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -9.019    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 clk6p25m/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.890ns (22.553%)  route 3.056ns (77.447%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.552     5.073    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y55         FDRE                                         r  clk6p25m/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  clk6p25m/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.809     6.400    clk6p25m/COUNT_reg[27]
    SLICE_X35Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.524 r  clk6p25m/COUNT[0]_i_7/O
                         net (fo=1, routed)           0.405     6.929    clk6p25m/COUNT[0]_i_7_n_0
    SLICE_X35Y55         LUT2 (Prop_lut2_I0_O)        0.124     7.053 r  clk6p25m/COUNT[0]_i_3/O
                         net (fo=2, routed)           0.754     7.808    clk6p25m/COUNT[0]_i_3_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.932 r  clk6p25m/COUNT[0]_i_1/O
                         net (fo=33, routed)          1.087     9.019    clk6p25m/clear
    SLICE_X34Y56         FDRE                                         r  clk6p25m/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.434    14.775    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y56         FDRE                                         r  clk6p25m/COUNT_reg[30]/C
                         clock pessimism              0.273    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X34Y56         FDRE (Setup_fdre_C_R)       -0.524    14.489    clk6p25m/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -9.019    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 clk6p25m/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.890ns (22.553%)  route 3.056ns (77.447%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.552     5.073    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y55         FDRE                                         r  clk6p25m/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  clk6p25m/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.809     6.400    clk6p25m/COUNT_reg[27]
    SLICE_X35Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.524 r  clk6p25m/COUNT[0]_i_7/O
                         net (fo=1, routed)           0.405     6.929    clk6p25m/COUNT[0]_i_7_n_0
    SLICE_X35Y55         LUT2 (Prop_lut2_I0_O)        0.124     7.053 r  clk6p25m/COUNT[0]_i_3/O
                         net (fo=2, routed)           0.754     7.808    clk6p25m/COUNT[0]_i_3_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.932 r  clk6p25m/COUNT[0]_i_1/O
                         net (fo=33, routed)          1.087     9.019    clk6p25m/clear
    SLICE_X34Y56         FDRE                                         r  clk6p25m/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.434    14.775    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y56         FDRE                                         r  clk6p25m/COUNT_reg[31]/C
                         clock pessimism              0.273    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X34Y56         FDRE (Setup_fdre_C_R)       -0.524    14.489    clk6p25m/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -9.019    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 clk6p25m/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.890ns (23.373%)  route 2.918ns (76.627%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.552     5.073    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y55         FDRE                                         r  clk6p25m/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  clk6p25m/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.809     6.400    clk6p25m/COUNT_reg[27]
    SLICE_X35Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.524 r  clk6p25m/COUNT[0]_i_7/O
                         net (fo=1, routed)           0.405     6.929    clk6p25m/COUNT[0]_i_7_n_0
    SLICE_X35Y55         LUT2 (Prop_lut2_I0_O)        0.124     7.053 r  clk6p25m/COUNT[0]_i_3/O
                         net (fo=2, routed)           0.754     7.808    clk6p25m/COUNT[0]_i_3_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.932 r  clk6p25m/COUNT[0]_i_1/O
                         net (fo=33, routed)          0.949     8.881    clk6p25m/clear
    SLICE_X34Y55         FDRE                                         r  clk6p25m/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.434    14.775    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y55         FDRE                                         r  clk6p25m/COUNT_reg[24]/C
                         clock pessimism              0.298    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X34Y55         FDRE (Setup_fdre_C_R)       -0.524    14.514    clk6p25m/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -8.881    
  -------------------------------------------------------------------
                         slack                                  5.633    

Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 clk6p25m/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.890ns (23.373%)  route 2.918ns (76.627%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.552     5.073    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y55         FDRE                                         r  clk6p25m/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  clk6p25m/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.809     6.400    clk6p25m/COUNT_reg[27]
    SLICE_X35Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.524 r  clk6p25m/COUNT[0]_i_7/O
                         net (fo=1, routed)           0.405     6.929    clk6p25m/COUNT[0]_i_7_n_0
    SLICE_X35Y55         LUT2 (Prop_lut2_I0_O)        0.124     7.053 r  clk6p25m/COUNT[0]_i_3/O
                         net (fo=2, routed)           0.754     7.808    clk6p25m/COUNT[0]_i_3_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.932 r  clk6p25m/COUNT[0]_i_1/O
                         net (fo=33, routed)          0.949     8.881    clk6p25m/clear
    SLICE_X34Y55         FDRE                                         r  clk6p25m/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.434    14.775    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y55         FDRE                                         r  clk6p25m/COUNT_reg[25]/C
                         clock pessimism              0.298    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X34Y55         FDRE (Setup_fdre_C_R)       -0.524    14.514    clk6p25m/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -8.881    
  -------------------------------------------------------------------
                         slack                                  5.633    

Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 clk6p25m/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.890ns (23.373%)  route 2.918ns (76.627%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.552     5.073    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y55         FDRE                                         r  clk6p25m/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  clk6p25m/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.809     6.400    clk6p25m/COUNT_reg[27]
    SLICE_X35Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.524 r  clk6p25m/COUNT[0]_i_7/O
                         net (fo=1, routed)           0.405     6.929    clk6p25m/COUNT[0]_i_7_n_0
    SLICE_X35Y55         LUT2 (Prop_lut2_I0_O)        0.124     7.053 r  clk6p25m/COUNT[0]_i_3/O
                         net (fo=2, routed)           0.754     7.808    clk6p25m/COUNT[0]_i_3_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.932 r  clk6p25m/COUNT[0]_i_1/O
                         net (fo=33, routed)          0.949     8.881    clk6p25m/clear
    SLICE_X34Y55         FDRE                                         r  clk6p25m/COUNT_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.434    14.775    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y55         FDRE                                         r  clk6p25m/COUNT_reg[26]/C
                         clock pessimism              0.298    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X34Y55         FDRE (Setup_fdre_C_R)       -0.524    14.514    clk6p25m/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -8.881    
  -------------------------------------------------------------------
                         slack                                  5.633    

Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 clk6p25m/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.890ns (23.373%)  route 2.918ns (76.627%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.552     5.073    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y55         FDRE                                         r  clk6p25m/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  clk6p25m/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.809     6.400    clk6p25m/COUNT_reg[27]
    SLICE_X35Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.524 r  clk6p25m/COUNT[0]_i_7/O
                         net (fo=1, routed)           0.405     6.929    clk6p25m/COUNT[0]_i_7_n_0
    SLICE_X35Y55         LUT2 (Prop_lut2_I0_O)        0.124     7.053 r  clk6p25m/COUNT[0]_i_3/O
                         net (fo=2, routed)           0.754     7.808    clk6p25m/COUNT[0]_i_3_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.932 r  clk6p25m/COUNT[0]_i_1/O
                         net (fo=33, routed)          0.949     8.881    clk6p25m/clear
    SLICE_X34Y55         FDRE                                         r  clk6p25m/COUNT_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.434    14.775    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y55         FDRE                                         r  clk6p25m/COUNT_reg[27]/C
                         clock pessimism              0.298    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X34Y55         FDRE (Setup_fdre_C_R)       -0.524    14.514    clk6p25m/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -8.881    
  -------------------------------------------------------------------
                         slack                                  5.633    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 clk6p25m/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.890ns (23.812%)  route 2.848ns (76.188%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.552     5.073    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y55         FDRE                                         r  clk6p25m/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  clk6p25m/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.809     6.400    clk6p25m/COUNT_reg[27]
    SLICE_X35Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.524 r  clk6p25m/COUNT[0]_i_7/O
                         net (fo=1, routed)           0.405     6.929    clk6p25m/COUNT[0]_i_7_n_0
    SLICE_X35Y55         LUT2 (Prop_lut2_I0_O)        0.124     7.053 r  clk6p25m/COUNT[0]_i_3/O
                         net (fo=2, routed)           0.754     7.808    clk6p25m/COUNT[0]_i_3_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.932 r  clk6p25m/COUNT[0]_i_1/O
                         net (fo=33, routed)          0.879     8.811    clk6p25m/clear
    SLICE_X34Y53         FDRE                                         r  clk6p25m/COUNT_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.434    14.775    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y53         FDRE                                         r  clk6p25m/COUNT_reg[16]/C
                         clock pessimism              0.273    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X34Y53         FDRE (Setup_fdre_C_R)       -0.524    14.489    clk6p25m/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 clk6p25m/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.890ns (23.812%)  route 2.848ns (76.188%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.552     5.073    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y55         FDRE                                         r  clk6p25m/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  clk6p25m/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.809     6.400    clk6p25m/COUNT_reg[27]
    SLICE_X35Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.524 r  clk6p25m/COUNT[0]_i_7/O
                         net (fo=1, routed)           0.405     6.929    clk6p25m/COUNT[0]_i_7_n_0
    SLICE_X35Y55         LUT2 (Prop_lut2_I0_O)        0.124     7.053 r  clk6p25m/COUNT[0]_i_3/O
                         net (fo=2, routed)           0.754     7.808    clk6p25m/COUNT[0]_i_3_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.932 r  clk6p25m/COUNT[0]_i_1/O
                         net (fo=33, routed)          0.879     8.811    clk6p25m/clear
    SLICE_X34Y53         FDRE                                         r  clk6p25m/COUNT_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.434    14.775    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y53         FDRE                                         r  clk6p25m/COUNT_reg[17]/C
                         clock pessimism              0.273    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X34Y53         FDRE (Setup_fdre_C_R)       -0.524    14.489    clk6p25m/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                  5.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 clk6p25m/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.407ns (69.812%)  route 0.176ns (30.188%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.446    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk6p25m/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  clk6p25m/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.175     1.785    clk6p25m/COUNT_reg[0]
    SLICE_X34Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.830 r  clk6p25m/COUNT[0]_i_6/O
                         net (fo=1, routed)           0.000     1.830    clk6p25m/COUNT[0]_i_6_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.975 r  clk6p25m/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.976    clk6p25m/COUNT_reg[0]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.029 r  clk6p25m/COUNT_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.029    clk6p25m/COUNT_reg[4]_i_1_n_7
    SLICE_X34Y50         FDRE                                         r  clk6p25m/COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.829     1.957    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clk6p25m/COUNT_reg[4]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk6p25m/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 clk6p25m/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.420ns (70.470%)  route 0.176ns (29.530%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.446    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk6p25m/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  clk6p25m/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.175     1.785    clk6p25m/COUNT_reg[0]
    SLICE_X34Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.830 r  clk6p25m/COUNT[0]_i_6/O
                         net (fo=1, routed)           0.000     1.830    clk6p25m/COUNT[0]_i_6_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.975 r  clk6p25m/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.976    clk6p25m/COUNT_reg[0]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.042 r  clk6p25m/COUNT_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.042    clk6p25m/COUNT_reg[4]_i_1_n_5
    SLICE_X34Y50         FDRE                                         r  clk6p25m/COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.829     1.957    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clk6p25m/COUNT_reg[6]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk6p25m/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 clk6p25m/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.443ns (71.568%)  route 0.176ns (28.432%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.446    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk6p25m/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  clk6p25m/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.175     1.785    clk6p25m/COUNT_reg[0]
    SLICE_X34Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.830 r  clk6p25m/COUNT[0]_i_6/O
                         net (fo=1, routed)           0.000     1.830    clk6p25m/COUNT[0]_i_6_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.975 r  clk6p25m/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.976    clk6p25m/COUNT_reg[0]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.065 r  clk6p25m/COUNT_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.065    clk6p25m/COUNT_reg[4]_i_1_n_6
    SLICE_X34Y50         FDRE                                         r  clk6p25m/COUNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.829     1.957    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clk6p25m/COUNT_reg[5]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk6p25m/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 clk6p25m/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.445ns (71.659%)  route 0.176ns (28.341%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.446    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk6p25m/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  clk6p25m/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.175     1.785    clk6p25m/COUNT_reg[0]
    SLICE_X34Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.830 r  clk6p25m/COUNT[0]_i_6/O
                         net (fo=1, routed)           0.000     1.830    clk6p25m/COUNT[0]_i_6_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.975 r  clk6p25m/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.976    clk6p25m/COUNT_reg[0]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.067 r  clk6p25m/COUNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.067    clk6p25m/COUNT_reg[4]_i_1_n_4
    SLICE_X34Y50         FDRE                                         r  clk6p25m/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.829     1.957    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clk6p25m/COUNT_reg[7]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk6p25m/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 clk6p25m/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.447ns (71.750%)  route 0.176ns (28.250%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.446    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk6p25m/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  clk6p25m/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.175     1.785    clk6p25m/COUNT_reg[0]
    SLICE_X34Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.830 r  clk6p25m/COUNT[0]_i_6/O
                         net (fo=1, routed)           0.000     1.830    clk6p25m/COUNT[0]_i_6_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.975 r  clk6p25m/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.976    clk6p25m/COUNT_reg[0]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.016 r  clk6p25m/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.016    clk6p25m/COUNT_reg[4]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.069 r  clk6p25m/COUNT_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.069    clk6p25m/COUNT_reg[8]_i_1_n_7
    SLICE_X34Y51         FDRE                                         r  clk6p25m/COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.829     1.957    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  clk6p25m/COUNT_reg[8]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    clk6p25m/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 clk6p25m/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.460ns (72.328%)  route 0.176ns (27.672%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.446    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk6p25m/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  clk6p25m/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.175     1.785    clk6p25m/COUNT_reg[0]
    SLICE_X34Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.830 r  clk6p25m/COUNT[0]_i_6/O
                         net (fo=1, routed)           0.000     1.830    clk6p25m/COUNT[0]_i_6_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.975 r  clk6p25m/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.976    clk6p25m/COUNT_reg[0]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.016 r  clk6p25m/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.016    clk6p25m/COUNT_reg[4]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.082 r  clk6p25m/COUNT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.082    clk6p25m/COUNT_reg[8]_i_1_n_5
    SLICE_X34Y51         FDRE                                         r  clk6p25m/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.829     1.957    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  clk6p25m/COUNT_reg[10]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    clk6p25m/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 clk6p25m/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.483ns (73.293%)  route 0.176ns (26.707%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.446    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk6p25m/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  clk6p25m/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.175     1.785    clk6p25m/COUNT_reg[0]
    SLICE_X34Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.830 r  clk6p25m/COUNT[0]_i_6/O
                         net (fo=1, routed)           0.000     1.830    clk6p25m/COUNT[0]_i_6_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.975 r  clk6p25m/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.976    clk6p25m/COUNT_reg[0]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.016 r  clk6p25m/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.016    clk6p25m/COUNT_reg[4]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.105 r  clk6p25m/COUNT_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.105    clk6p25m/COUNT_reg[8]_i_1_n_6
    SLICE_X34Y51         FDRE                                         r  clk6p25m/COUNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.829     1.957    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  clk6p25m/COUNT_reg[9]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    clk6p25m/COUNT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 clk6p25m/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.485ns (73.374%)  route 0.176ns (26.626%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.446    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk6p25m/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  clk6p25m/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.175     1.785    clk6p25m/COUNT_reg[0]
    SLICE_X34Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.830 r  clk6p25m/COUNT[0]_i_6/O
                         net (fo=1, routed)           0.000     1.830    clk6p25m/COUNT[0]_i_6_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.975 r  clk6p25m/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.976    clk6p25m/COUNT_reg[0]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.016 r  clk6p25m/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.016    clk6p25m/COUNT_reg[4]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.107 r  clk6p25m/COUNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.107    clk6p25m/COUNT_reg[8]_i_1_n_4
    SLICE_X34Y51         FDRE                                         r  clk6p25m/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.829     1.957    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  clk6p25m/COUNT_reg[11]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    clk6p25m/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk6p25m/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.487ns (73.455%)  route 0.176ns (26.545%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.446    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk6p25m/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  clk6p25m/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.175     1.785    clk6p25m/COUNT_reg[0]
    SLICE_X34Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.830 r  clk6p25m/COUNT[0]_i_6/O
                         net (fo=1, routed)           0.000     1.830    clk6p25m/COUNT[0]_i_6_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.975 r  clk6p25m/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.976    clk6p25m/COUNT_reg[0]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.016 r  clk6p25m/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.016    clk6p25m/COUNT_reg[4]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.056 r  clk6p25m/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.056    clk6p25m/COUNT_reg[8]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.109 r  clk6p25m/COUNT_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.109    clk6p25m/COUNT_reg[12]_i_1_n_7
    SLICE_X34Y52         FDRE                                         r  clk6p25m/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.829     1.957    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  clk6p25m/COUNT_reg[12]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.134     1.847    clk6p25m/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk100m/SLOW_CLOCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100m/SLOW_CLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.446    clk100m/clock_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clk100m/SLOW_CLOCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk100m/SLOW_CLOCK_reg/Q
                         net (fo=2, routed)           0.168     1.755    clk100m/clk100
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.045     1.800 r  clk100m/SLOW_CLOCK_i_1__0/O
                         net (fo=1, routed)           0.000     1.800    clk100m/SLOW_CLOCK_i_1__0_n_0
    SLICE_X37Y46         FDRE                                         r  clk100m/SLOW_CLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.959    clk100m/clock_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clk100m/SLOW_CLOCK_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    clk100m/SLOW_CLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   clk100m/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk100m/COUNT_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk100m/COUNT_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk100m/COUNT_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clk100m/COUNT_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clk100m/COUNT_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   clk100m/COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clk100m/COUNT_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clk100m/COUNT_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk100m/COUNT_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk100m/COUNT_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk100m/COUNT_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk100m/COUNT_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk100m/COUNT_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk100m/COUNT_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk100m/COUNT_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clk100m/COUNT_reg[32]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk100m/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk100m/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clk100m/COUNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clk100m/COUNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk100m/COUNT_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk100m/COUNT_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk100m/COUNT_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clk100m/COUNT_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clk100m/COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clk100m/COUNT_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clk100m/COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y41   clk100m/COUNT_reg[4]/C



