m255
K3
13
cModel Technology
Z0 dC:\Users\pcons\Desktop\SOL1_MiniComputer\verilog
valu
Z1 DXx6 sv_std 3 std 0 22 F[19LRNL:5;XmIFh[XOPn1
Z2 IYW>DJLRA6J[HmWhQ[K3he0
Z3 VlUgJaHE>Tmi6iLF>OG5GE3
Z4 !s105 alu_sv_unit
S1
Z5 dC:\Users\pcons\Desktop\SOL1_MiniComputer\modelsim
Z6 w1671230350
Z7 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/alu.sv
Z8 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/alu.sv
L0 1
Z9 OV;L;10.1b;51
r1
31
Z10 o-work work -sv -O0
Z11 !s100 O<?EZQ5?42O;6^]Z`LYjb2
Z12 !s108 1671291519.390000
Z13 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/alu.sv|
Z14 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/alu.sv|
!i10b 1
!s85 0
!s101 -O0
vclock
R1
Z15 Ic;1aEEK`V`<zHENo[A@Jl2
Z16 VaE]<7Odcjd4@m:=2>P=K61
Z17 !s105 clock_sv_unit
S1
R5
Z18 w1670968375
Z19 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/clock.sv
Z20 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/clock.sv
L0 1
R9
r1
31
R10
Z21 !s100 G9XMeP62]Cd;A8060ToeK0
Z22 !s108 1671291519.516000
Z23 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/clock.sv|
Z24 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/clock.sv|
!i10b 1
!s85 0
!s101 -O0
vcpu_top
R1
Z25 DXx4 work 12 pa_microcode 0 22 A`lYgAi<R=1Sm346j0NP41
Z26 DXx4 work 15 cpu_top_sv_unit 0 22 AjJJkX5;l`]jCXC_mB6520
Z27 VMjm1O`a`]NznV9eS1I1QM3
r1
31
Z28 I0kS9Wd;C1m@_1ZIjz:f^L0
Z29 !s105 cpu_top_sv_unit
S1
R5
Z30 w1671242328
Z31 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/cpu_top.sv
Z32 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/cpu_top.sv
L0 3
R9
Z33 !s108 1671291519.580000
Z34 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/cpu_top.sv|
Z35 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/cpu_top.sv|
R10
Z36 !s100 lRdCVogA^B71l@MI?S1510
!s85 0
!i10b 1
!s101 -O0
Xcpu_top_sv_unit
R1
R25
Z37 VAjJJkX5;l`]jCXC_mB6520
r1
31
Z38 IAjJJkX5;l`]jCXC_mB6520
S1
R5
R30
R31
R32
L0 1
R9
R33
R34
R35
R10
Z39 !s100 UmXJXYK@hI=S0V]^@To=l1
!s85 0
!i10b 1
!i103 1
!s101 -O0
vmicrocode_sequencer
R1
R25
Z40 I;2Z?3>cRVfBb9l95L?n4i2
Z41 VD5MD0fZAkj@L5Rn7O@79]1
Z42 !s105 microcode_sequencer_sv_unit
S1
R5
Z43 w1671244387
Z44 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/microcode_sequencer.sv
Z45 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/microcode_sequencer.sv
L0 1
R9
r1
31
R10
Z46 !s100 e=FolTjH]V][Ui5N@PgO@0
Z47 !s108 1671291519.724000
Z48 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/microcode_sequencer.sv|
Z49 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/microcode_sequencer.sv|
!i10b 1
!s85 0
!s101 -O0
Xpa_microcode
R1
Z50 IzkWERJe:lkC0cR:D8>P<F2
Z51 VzkWERJe:lkC0cR:D8>P<F2
S1
R5
Z52 w1671241924
Z53 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_microcode.sv
Z54 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_microcode.sv
L0 1
R9
r1
31
R10
!i10b 1
Z55 !s100 8H8=gG0>_XgPQ6W50LC9F3
!s85 0
Z56 !s108 1671291519.802000
Z57 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_microcode.sv|
Z58 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_microcode.sv|
!s101 -O0
vtestbench
R1
!i10b 1
!s100 b3Uamz0bH[2;kKT2ZoR1R2
I@zQ<IZ?o_KQ>B6gkBj5_j2
Z59 VhGfW:390DM[oDMzegDH9`2
Z60 !s105 testbench_sv_unit
S1
R5
Z61 w1671238481
8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/testbench.sv
FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/testbench.sv
L0 1
R9
r1
!s85 0
31
!s108 1671291519.898000
!s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/testbench.sv|
!s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/testbench.sv|
!s101 -O0
R10
