$date
	Sun Oct  6 05:10:58 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_and $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#5
1#
#10
0#
1"
