#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Aug  1 18:35:55 2024
# Process ID: 4496
# Current directory: C:/Users/lenovo/UART_TX_AND_RX_TO_BLE
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11844 C:\Users\lenovo\UART_TX_AND_RX_TO_BLE\UART_TX_AND_RX_TO_BLE.xpr
# Log file: C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/vivado.log
# Journal file: C:/Users/lenovo/UART_TX_AND_RX_TO_BLE\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 770.602 ; gain = 57.684
update_compile_order -fileset sources_1
open_bd_design {C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.srcs/sources_1/bd/BLE_UART/BLE_UART.bd}
Adding cell -- xilinx.com:module_ref:Seven_seg:1.0 - Seven_seg_UART
Adding cell -- xilinx.com:module_ref:UART_Rx:1.0 - UART_Rx_0
Adding cell -- xilinx.com:module_ref:UART_Rx:1.0 - UART_Rx_1
Adding cell -- xilinx.com:module_ref:Seven_seg:1.0 - Seven_seg_BLE
Successfully read diagram <BLE_UART> from BD file <C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.srcs/sources_1/bd/BLE_UART/BLE_UART.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 853.215 ; gain = 72.316
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug  1 18:39:14 2024...
