#ifndef CYGONCE_PKGCONF_HAL_MIPS_PB44_H
#define CYGONCE_PKGCONF_HAL_MIPS_PB44_H
/*
 * File <pkgconf/hal_mips_pb44.h>
 *
 * This file is generated automatically by the configuration
 * system. It should not be edited. Any changes to this file
 * may be overwritten.
 */

#define CYGINT_DEVS_FLASH_AR7100_REQUIRED 1
#define CYGINT_DEVS_FLASH_AR7100_REQUIRED_1
#define CYGNUM_HAL_RTC_CONSTANTS 1
#define CYGNUM_HAL_RTC_NUMERATOR 1000000000
#define CYGNUM_HAL_RTC_NUMERATOR_1000000000
#define CYGNUM_HAL_RTC_DENOMINATOR 100
#define CYGNUM_HAL_RTC_DENOMINATOR_100
#define CYGNUM_HAL_RTC_PERIOD 1100000
#define CYGNUM_HAL_RTC_PERIOD_1100000
#define CYGNUM_HAL_BOARD_TYPE "JA76PF2HX"
#define CYGNUM_CONFIG_PRODUCT_ID 131
#define CYGNUM_CONFIG_PRODUCT_ID_131
#define CYGNUM_PLL_FREQ AR7100_PLL_680_340_170
#define CYGNUM_PLL_FREQ_AR7100_PLL_680_340_170
#define CYGNUM_CONFIG_SEC_PLL 0x000050C0
#define CYGNUM_CONFIG_SEC_PLL_0x000050C0
#define CYGNUM_CONFIG_ETH_EXT_CLOCK 0x00001313
#define CYGNUM_CONFIG_ETH_EXT_CLOCK_0x00001313
#define CYGNUM_CONFIG_PCI_CLOCK 0x000000EE
#define CYGNUM_CONFIG_PCI_CLOCK_0x000000EE
#define CYGNUM_RAM_ENTRY 0x80500000
#define CYGNUM_RAM_ENTRY_0x80500000
#define CYGNUM_RAM_SIZE 0x04000000
#define CYGNUM_RAM_SIZE_0x04000000
#define CYGNUM_DDR_REFRESH_VAL 0x0000461B
#define CYGNUM_DDR_REFRESH_VAL_0x0000461B
#define CYGNUM_DDR_MODE_VAL 0x00000063
#define CYGNUM_DDR_MODE_VAL_0x00000063
#define CYGNUM_DDR_RD_DATA_THIS_CYCLE_VAL 0x000000FF
#define CYGNUM_DDR_RD_DATA_THIS_CYCLE_VAL_0x000000FF
#define CYGNUM_DDR_CONFIG_VAL 0x6FB8884E
#define CYGNUM_DDR_CONFIG_VAL_0x6FB8884E
#define CYGNUM_DDR_CONFIG2_VAL 0x812CD6A8
#define CYGNUM_DDR_CONFIG2_VAL_0x812CD6A8
#define CYGNUM_EFFECTIVE_RAM_SIZE 0x03FF0000
#define CYGNUM_EFFECTIVE_RAM_SIZE_0x03FF0000
#define CYGNUM_FLASH_BLOCK_NUM 0x100
#define CYGNUM_FLASH_BLOCK_NUM_0x100
#define CYGNUM_FLASH_BLOCK_SIZE 0x00010000
#define CYGNUM_FLASH_BLOCK_SIZE_0x00010000
#define CYGNUM_FLASH_SIZE 0x01000000
#define CYGNUM_FLASH_SIZE_0x01000000
#define CYGNUM_FLASH_BASE 0xBF000000
#define CYGNUM_FLASH_BASE_0xBF000000
#define CYGNUM_FLASH_WIDTH 16
#define CYGNUM_FLASH_WIDTH_16
#define CYGNUM_FLASH_END_RESERVED_BYTES 0x00010000
#define CYGNUM_FLASH_END_RESERVED_BYTES_0x00010000
#define CYGNUM_INIT_SP_OFFSET 0x00001000
#define CYGNUM_INIT_SP_OFFSET_0x00001000
#define CYGNUM_USE_ENET_PHY AR7100_ATHRS16_ENET_PHY
#define CYGNUM_USE_ENET_PHY_AR7100_ATHRS16_ENET_PHY
#define CYGNUM_GE0_IFTYPE AR7100_IF_RGMII
#define CYGNUM_GE0_IFTYPE_AR7100_IF_RGMII
#define CYGNUM_GE1_IFTYPE AR7100_IF_RGMII
#define CYGNUM_GE1_IFTYPE_AR7100_IF_RGMII
#define CYGNUM_HAL_BREAKPOINT_LIST_SIZE 25
#define CYGNUM_HAL_BREAKPOINT_LIST_SIZE_25
#define CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS 1
#define CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS_1
#define CYGNUM_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL 0
#define CYGNUM_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL_0
#define CYGNUM_HAL_VIRTUAL_VECTOR_CHANNELS_DEFAULT_BAUD 115200
#define CYGNUM_HAL_VIRTUAL_VECTOR_CHANNELS_DEFAULT_BAUD_115200
#define CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD 115200
#define CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD_115200
#define CYGNUM_GPIO_OE 0x5bf
#define CYGNUM_GPIO_OE_0x5bf
#define CYGNUM_GPIO_OUT 0x1b
#define CYGNUM_GPIO_OUT_0x1b
#define CYGSEM_HAL_ROM_MONITOR 1

#endif
