<HTML>
<HEAD><TITLE>Place & Route Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par"></A>PAR: Place And Route Diamond (64-bit) 3.13.0.56.2.
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Fri Sep  6 10:54:43 2024

/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/bin/lin64/par -f
OneBitSDR_impl1.p2t OneBitSDR_impl1_map.ncd OneBitSDR_impl1.dir
OneBitSDR_impl1.prf -gui -msgset
/home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version0-modified/promote.xml


Preference file: OneBitSDR_impl1.prf.

<A name="par_cts"></A><B><U><big>Cost Table Summary</big></U></B>
Level/       Number       Worst        Timing       Worst        Timing       Run          NCD
Cost [ncd]   Unrouted     Slack        Score        Slack(hold)  Score(hold)  Time         Status
----------   --------     -----        ------       -----------  -----------  ----         ------
<span style="background-color:red">5_1   *      0            -3.132       10028042     -0.806       69866        02:32        Completed</span>
* : Design saved.

Total (real) run time for 1-seed: 2 mins 32 secs 

par done!

Note: user must run &apos;Trace&apos; for timing closure signoff.

Lattice Place and Route Report for Design &quot;OneBitSDR_impl1_map.ncd&quot;
Fri Sep  6 10:54:43 2024


<A name="par_best"></A><B><U><big>Best Par Run</big></U></B>
PAR: Place And Route Diamond (64-bit) 3.13.0.56.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version0-modified/promote.xml -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF:parASE=1:par_low_skew_clock_net=0 OneBitSDR_impl1_map.ncd OneBitSDR_impl1.dir/5_1.ncd OneBitSDR_impl1.prf
Preference file: OneBitSDR_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file OneBitSDR_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application par from file &apos;sa5p85.nph&apos; in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.
License checked out.


Ignore Preference Error(s):  True

<A name="par_dus"></A><B><U><big>Device utilization summary:</big></U></B>

   PIO (prelim)      22/365           6% used
                     22/205          10% bonded

   SLICE           3031/41820         7% used

   EBR                2/208          &lt;1% used
   PLL                1/4            25% used
   MULT18             2/156           1% used


Number of Signals: 8169
Number of Connections: 17098

Pin Constraint Summary:
   21 out of 21 pins locked (100% locked).


The following 10 signals are selected to use the primary clock routing resources:
    clk_80mhz (driver: pll_inst/PLLInst_0, clk/ce/sr load #: 1547/0/0)
    cic_sine_clk (driver: cic_sine_inst/SLICE_1727, clk/ce/sr load #: 44/0/0)
    uart_rx_inst/UartClk[2] (driver: uart_rx_inst/SLICE_2564, clk/ce/sr load #: 28/0/0)
    cic_cosine_inst/clk_80mhz_enable_652 (driver: cic_cosine_inst/SLICE_1721, clk/ce/sr load #: 0/50/0)
    cic_cosine_inst/clk_80mhz_enable_802 (driver: cic_cosine_inst/SLICE_1723, clk/ce/sr load #: 0/50/0)
    cic_cosine_inst/clk_80mhz_enable_850 (driver: cic_cosine_inst/SLICE_1717, clk/ce/sr load #: 0/49/0)
    cic_cosine_inst/clk_80mhz_enable_136 (driver: cic_cosine_inst/SLICE_1717, clk/ce/sr load #: 0/48/0)
    cic_cosine_inst/clk_80mhz_enable_499 (driver: cic_cosine_inst/SLICE_1720, clk/ce/sr load #: 0/46/0)
    cic_cosine_inst/clk_80mhz_enable_394 (driver: cic_cosine_inst/SLICE_1719, clk/ce/sr load #: 0/44/0)
    cic_cosine_inst/clk_80mhz_enable_71 (driver: cic_cosine_inst/SLICE_1717, clk/ce/sr load #: 0/43/0)


No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
..............
Finished Placer Phase 0.  REAL time: 44 secs 


Starting Placer Phase 1.
.....................
Placer score = 2596863.
Finished Placer Phase 1.  REAL time: 1 mins 5 secs 

Starting Placer Phase 2.
.
Placer score =  2144201
Finished Placer Phase 2.  REAL time: 1 mins 8 secs 



<A name="par_clk"></A><B><U><big>Clock Report</big></U></B>

Global Clock Resources:
  CLK_PIN    : 0 out of 12 (0%)
  GR_PCLK    : 0 out of 12 (0%)
  PLL        : 1 out of 4 (25%)
  DCS        : 0 out of 2 (0%)
  DCC        : 0 out of 60 (0%)
  CLKDIV     : 0 out of 4 (0%)

Quadrant TL Clocks:
  PRIMARY &quot;clk_80mhz&quot; from CLKOP on comp &quot;pll_inst/PLLInst_0&quot; on PLL site &quot;PLL_BL0&quot;, CLK/CE/SR load = 448
  PRIMARY &quot;cic_sine_clk&quot; from Q0 on comp &quot;cic_sine_inst/SLICE_1727&quot; on site &quot;R59C67A&quot;, CLK/CE/SR load = 8
  PRIMARY &quot;uart_rx_inst/UartClk[2]&quot; from Q0 on comp &quot;uart_rx_inst/SLICE_2564&quot; on site &quot;R59C68A&quot;, CLK/CE/SR load = 28
  PRIMARY &quot;cic_cosine_inst/clk_80mhz_enable_850&quot; from F0 on comp &quot;cic_cosine_inst/SLICE_1717&quot; on site &quot;R45C74B&quot;, CLK/CE/SR load = 26
  PRIMARY &quot;cic_cosine_inst/clk_80mhz_enable_136&quot; from Q1 on comp &quot;cic_cosine_inst/SLICE_1717&quot; on site &quot;R45C74B&quot;, CLK/CE/SR load = 10
  PRIMARY &quot;cic_cosine_inst/clk_80mhz_enable_71&quot; from Q0 on comp &quot;cic_cosine_inst/SLICE_1717&quot; on site &quot;R45C74B&quot;, CLK/CE/SR load = 4

  PRIMARY  : 6 out of 16 (37%)

Quadrant TR Clocks:
  PRIMARY &quot;clk_80mhz&quot; from CLKOP on comp &quot;pll_inst/PLLInst_0&quot; on PLL site &quot;PLL_BL0&quot;, CLK/CE/SR load = 546
  PRIMARY &quot;cic_cosine_inst/clk_80mhz_enable_652&quot; from Q1 on comp &quot;cic_cosine_inst/SLICE_1721&quot; on site &quot;R41C85A&quot;, CLK/CE/SR load = 50
  PRIMARY &quot;cic_cosine_inst/clk_80mhz_enable_802&quot; from Q0 on comp &quot;cic_cosine_inst/SLICE_1723&quot; on site &quot;R92C123C&quot;, CLK/CE/SR load = 50
  PRIMARY &quot;cic_cosine_inst/clk_80mhz_enable_850&quot; from F0 on comp &quot;cic_cosine_inst/SLICE_1717&quot; on site &quot;R45C74B&quot;, CLK/CE/SR load = 23
  PRIMARY &quot;cic_cosine_inst/clk_80mhz_enable_136&quot; from Q1 on comp &quot;cic_cosine_inst/SLICE_1717&quot; on site &quot;R45C74B&quot;, CLK/CE/SR load = 38
  PRIMARY &quot;cic_cosine_inst/clk_80mhz_enable_499&quot; from Q0 on comp &quot;cic_cosine_inst/SLICE_1720&quot; on site &quot;R35C88C&quot;, CLK/CE/SR load = 46
  PRIMARY &quot;cic_cosine_inst/clk_80mhz_enable_394&quot; from Q0 on comp &quot;cic_cosine_inst/SLICE_1719&quot; on site &quot;R35C86C&quot;, CLK/CE/SR load = 44
  PRIMARY &quot;cic_cosine_inst/clk_80mhz_enable_71&quot; from Q0 on comp &quot;cic_cosine_inst/SLICE_1717&quot; on site &quot;R45C74B&quot;, CLK/CE/SR load = 39

  PRIMARY  : 8 out of 16 (50%)

Quadrant BL Clocks:
  PRIMARY &quot;clk_80mhz&quot; from CLKOP on comp &quot;pll_inst/PLLInst_0&quot; on PLL site &quot;PLL_BL0&quot;, CLK/CE/SR load = 549
  PRIMARY &quot;cic_sine_clk&quot; from Q0 on comp &quot;cic_sine_inst/SLICE_1727&quot; on site &quot;R59C67A&quot;, CLK/CE/SR load = 36

  PRIMARY  : 2 out of 16 (12%)

Quadrant BR Clocks:
  PRIMARY &quot;clk_80mhz&quot; from CLKOP on comp &quot;pll_inst/PLLInst_0&quot; on PLL site &quot;PLL_BL0&quot;, CLK/CE/SR load = 4

  PRIMARY  : 1 out of 16 (6%)

Edge Clocks:

  No edge clock selected.





+
I/O Usage Summary (final):
   22 out of 365 (6.0%) PIO sites used.
   22 out of 205 (10.7%) bonded PIO sites used.
   Number of PIO comps: 21; differential: 1.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 8 / 27 ( 29%) | 3.3V       | -          | -          |
| 1        | 0 / 33 (  0%) | -          | -          | -          |
| 2        | 2 / 34 (  5%) | 1.2V       | -          | -          |
| 3        | 1 / 33 (  3%) | 3.3V       | -          | -          |
| 6        | 2 / 33 (  6%) | 3.3V       | -          | -          |
| 7        | 9 / 32 ( 28%) | 3.3V       | -          | -          |
| 8        | 0 / 13 (  0%) | -          | -          | -          |
+----------+---------------+------------+------------+------------+

---------------------------------- DSP Report ----------------------------------

DSP Slice #:           1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26
# of MULT9                                                                                         
# of MULT18                                                                                        
# of ALU24                                                                                         
# of ALU54                                                                                         
# of PRADD9                                                                                        
# of PRADD18                                                                                       

DSP Slice #:          27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52
# of MULT9                                                                                         
# of MULT18                                                                                        
# of ALU24                                                                                         
# of ALU54                                                                                         
# of PRADD9                                                                                        
# of PRADD18                                                                                       

DSP Slice #:          53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78
# of MULT9                                                                                         
# of MULT18                                             1  1                                       
# of ALU24                                                                                         
# of ALU54                                                                                         
# of PRADD9                                                                                        
# of PRADD18                                                                                       

DSP Slice 64         Component_Type       Physical_Type                     Instance_Name                  
 MULT18_R58C54         MULT18X18D             MULT18          AMDemodulator_inst/Multiplier1/dsp_mult_0    

DSP Slice 65         Component_Type       Physical_Type                     Instance_Name                  
 MULT18_R58C58         MULT18X18D             MULT18          AMDemodulator_inst/Multiplier2/dsp_mult_0    

------------------------------ End of DSP Report -------------------------------
Total placer CPU time: 1 mins 7 secs 

Dumping design to file OneBitSDR_impl1.dir/5_1.ncd.

0 connections routed; 17098 unrouted.
Starting router resource preassignment
DSP info: No dsp pins have been swapped.

Completed router resource preassignment. Real time: 1 mins 44 secs 

Start NBR router at Fri Sep 06 10:56:27 CEST 2024

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at Fri Sep 06 10:56:29 CEST 2024

Start NBR section for initial routing at Fri Sep 06 10:56:30 CEST 2024
Level 1, iteration 1
221(0.01%) conflicts; 11322(66.22%) untouched conns; 209954 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -5.676ns/-209.955ns; real time: 1 mins 54 secs 
Level 2, iteration 1
75(0.00%) conflicts; 11047(64.61%) untouched conns; 2185229 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -3.331ns/-2185.230ns; real time: 1 mins 56 secs 
Level 3, iteration 1
147(0.00%) conflicts; 9044(52.90%) untouched conns; 2160165 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -3.329ns/-2160.166ns; real time: 1 mins 58 secs 
Level 4, iteration 1
1042(0.03%) conflicts; 0(0.00%) untouched conn; 2337564 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -3.508ns/-2337.564ns; real time: 2 mins 3 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at Fri Sep 06 10:56:47 CEST 2024
Level 1, iteration 1
92(0.00%) conflicts; 1326(7.76%) untouched conns; 574201 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -3.132ns/-574.202ns; real time: 2 mins 6 secs 
Level 4, iteration 1
758(0.02%) conflicts; 0(0.00%) untouched conn; 982757 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -3.132ns/-982.758ns; real time: 2 mins 8 secs 
Level 4, iteration 2
479(0.01%) conflicts; 0(0.00%) untouched conn; 527007 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -3.132ns/-527.008ns; real time: 2 mins 10 secs 
Level 4, iteration 3
265(0.01%) conflicts; 0(0.00%) untouched conn; 1688309 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -3.132ns/-1688.310ns; real time: 2 mins 12 secs 
Level 4, iteration 4
141(0.00%) conflicts; 0(0.00%) untouched conn; 1688309 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -3.132ns/-1688.310ns; real time: 2 mins 13 secs 
Level 4, iteration 5
77(0.00%) conflicts; 0(0.00%) untouched conn; 1322083 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -3.132ns/-1322.084ns; real time: 2 mins 14 secs 
Level 4, iteration 6
53(0.00%) conflicts; 0(0.00%) untouched conn; 1322083 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -3.132ns/-1322.084ns; real time: 2 mins 14 secs 
Level 4, iteration 7
26(0.00%) conflicts; 0(0.00%) untouched conn; 1108975 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -3.132ns/-1108.976ns; real time: 2 mins 15 secs 
Level 4, iteration 8
11(0.00%) conflicts; 0(0.00%) untouched conn; 1108975 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -3.132ns/-1108.976ns; real time: 2 mins 15 secs 
Level 4, iteration 9
6(0.00%) conflicts; 0(0.00%) untouched conn; 1556064 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -3.132ns/-1556.065ns; real time: 2 mins 16 secs 
Level 4, iteration 10
2(0.00%) conflicts; 0(0.00%) untouched conn; 1556064 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -3.132ns/-1556.065ns; real time: 2 mins 16 secs 
Level 4, iteration 11
1(0.00%) conflict; 0(0.00%) untouched conn; 1557442 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -3.132ns/-1557.443ns; real time: 2 mins 17 secs 
Level 4, iteration 12
1(0.00%) conflict; 0(0.00%) untouched conn; 1557442 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -3.132ns/-1557.443ns; real time: 2 mins 17 secs 
Level 4, iteration 13
0(0.00%) conflict; 0(0.00%) untouched conn; 1557456 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -3.132ns/-1557.457ns; real time: 2 mins 18 secs 

Start NBR section for performance tuning (iteration 1) at Fri Sep 06 10:57:01 CEST 2024
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 1557456 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -3.132ns/-1557.457ns; real time: 2 mins 18 secs 

Start NBR section for re-routing at Fri Sep 06 10:57:01 CEST 2024
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 1552160 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -3.132ns/-1552.161ns; real time: 2 mins 19 secs 

Start NBR section for post-routing at Fri Sep 06 10:57:02 CEST 2024

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 1025 (5.99%)
  Estimated worst slack&lt;setup&gt; : -3.132ns
  Timing score&lt;setup&gt; : 10028042
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 2 mins 28 secs 
Total REAL time: 2 mins 29 secs 
Completely routed.
End of route.  17098 routed (100.00%); 0 unrouted.

Hold time timing score: 69, hold timing errors: 211

Timing score: 10028042 

Dumping design to file OneBitSDR_impl1.dir/5_1.ncd.


All signals are completely routed.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack&lt;setup/&lt;ns&gt;&gt; = -3.132
PAR_SUMMARY::Timing score&lt;setup/&lt;ns&gt;&gt; = 10028.042
PAR_SUMMARY::Worst  slack&lt;hold /&lt;ns&gt;&gt; = -0.806
PAR_SUMMARY::Timing score&lt;hold /&lt;ns&gt;&gt; = 69.866
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 2 mins 31 secs 
Total REAL time to completion: 2 mins 32 secs 

par done!

Note: user must run &apos;Trace&apos; for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
