<!DOCTYPE html><html lang="zh"><head><meta charset="UTF-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><title>Verilog中的相关术语(2) | Arknights</title><script>var config = {"hostname":"http://example.com","root":"/","preload":false,"path":""}</script><link rel="stylesheet" href="/css/arknights.css"><link rel="stylesheet" href="//unpkg.com/@highlightjs/cdn-assets@11.4.0/styles/atom-one-dark-reasonable.min.css"><style>@font-face {
 font-family: BenderLight;
 src: local('Bender'), url("/font/BenderLight.ttf");
}
@font-face {
 font-family: 'JetBrains Mono';
 src: local('JetBrains Mono'), url('/font/JetBrainsMono-Regular.woff2') format('woff2');
}</style><meta name="generator" content="Hexo 6.1.0"></head><body style="background-image:url(https://ak.hypergryph.com/assets/index/images/ak/pc/bk.jpg);"><div id="cursor-container"><div id="cursor-outer"></div><div id="cursor-effect"></div></div><main><header><nav><div class="navBtn"><i class="navBtnIcon"><span class="navBtnIconBar"></span><span class="navBtnIconBar"></span><span class="navBtnIconBar"></span></i></div><ol class="navContent"><li class="navItem search-header"><input autocomplete="off" autocorrect="off" autocapitalize="none" placeholder="数据检索" spellcheck="false" maxlength="50" type="text" id="search-input"></li><li class="navItem"><a href="/"><span class="navItemTitle">Home</span></a></li><li class="navItem"><a href="/archives/"><span class="navItemTitle">Archives</span></a></li></ol></nav><div class="search-popup"><div id="search-result"></div></div></header><article><div id="post-bg"><div id="post-title"><h1>Verilog中的相关术语(2)</h1><div id="post-info"><span>First Post:<span class="control"><time datetime="2022-06-22T14:50:49.000Z" id="date"> 2022-06-22</time></span></span><br><span>Last Update:<span class="control"><time datetime="2022-06-23T16:09:19.414Z" id="updated"> 2022-06-24</time></span></span></div></div><hr><div id="post-content"><h2 id="Verilog-抽象的模型基本如下"><a href="#Verilog-抽象的模型基本如下" class="headerlink" title="Verilog 抽象的模型基本如下:"></a>Verilog 抽象的模型基本如下:</h2><p><strong>系统级</strong>(system-level):用语言提供的高级结构能够实现待设计模块的外部性能的模型.<br><strong>算法级</strong>(algorithm-level):用语言提供的高级结构能够实现算法运行的模型.<br><strong>RTL级</strong>(register transfer level):描述数据在寄存器之间的流动和如何处理,控制这些数据流动的模型.<br>以上三种都属于行为描述,只有RTL级才与逻辑电路有明确的对应关系.<br><strong>门级</strong>(gate-level):描述逻辑门以及逻辑门之间连接的模型.与逻辑电路有确定的连接关系,以上4种数字系统设计工程师必须掌握.<br><strong>开关级</strong>(switch-level):描述器件中三极管和储存节点以及它们之间连接的模型.</p>
<h2 id="激励信号"><a href="#激励信号" class="headerlink" title="激励信号"></a>激励信号</h2><p>激励信号也就是输入信号，主要是减低方波频率以及叠加电压的方式工作。在时序逻辑电路中，又称为组合电路的内部输出信号。<br>[^注]: 我个人觉得这个激励信号更倾向于一个启动信号,大部分使用场景下更像是初始化完成后的第一个信号.打个比方就像跑步,预备,3,2,1.跑!那个跑的信号就类似于一个激励信号.</p>
<div id="paginator"></div></div><div id="post-footer"><div id="pages"><div id="footer-link" style="right: calc(50% - 1px);order: 1;border-right: 1px solid #fe2;padding-left: unset;max-width: calc(50% - 4px);"><a href="/2022/06/23/study-fpga-note4/">← Next FPGA进行一个多路选择器的编写,附带testbench</a></div><div id="footer-link" style="left: 50%;order: 0;border-left: 1px solid #fe2;padding-right: unset;max-width: calc(50% - 5px);"><a href="/2022/06/22/guide-customize-windows-terminal/">Window环境下安装oh-my-posh美化terminal Prev →</a></div></div></div></div><div id="bottom-btn"><a id="to-top" onClick="index.scrolltop();" title="to top" style="opacity: 0; display: none;">∧</a></div></article><div class="aside-box"><aside><div id="aside-top"><div id="about"><a href="/" id="logo"><img src="https://ak.hypergryph.com/assets/index/images/ak/pc/faction/1.png" alt="Logo"></a><h1 id="Dr"><a href="/">Poetryrain</a></h1><div id="description"><p></p></div><!--if page.published === undefined--><section id="total"><a id="total-archives" href="/archives"><span class="total-title">Archives Total:</span><span class="total-number">30</span></a><div id="total-tags"><span class="total-title">Tags:</span><span class="total-number">12</span></div><div id="total-categories"><span class="total-title">Categories:</span><span class="total-number">0</span></div></section></div><div id="aside-block"><div id="toc-div"><h1>INDEX</h1><ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#Verilog-%E6%8A%BD%E8%B1%A1%E7%9A%84%E6%A8%A1%E5%9E%8B%E5%9F%BA%E6%9C%AC%E5%A6%82%E4%B8%8B"><span class="toc-number">1.</span> <span class="toc-text">Verilog 抽象的模型基本如下:</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%BF%80%E5%8A%B1%E4%BF%A1%E5%8F%B7"><span class="toc-number">2.</span> <span class="toc-text">激励信号</span></a></li></ol></div></div></div><footer><nobr><span class="text-title">©</span><span class="text-content">1970 to 2020</span></nobr><br><nobr><span class="text-title">ICP</span><span class="text-content">——备案号——</span></nobr><br><text>published with <a target="_blank" rel="noopener" href="http://hexo.io">Hexo</a></text><text> Theme <a target="_blank" rel="noopener" href="https://github.com/Yue-plus/hexo-theme-arknights">Arknight</a></text><wbr><text>by <a target="_blank" rel="noopener" href="https://github.com/Yue-plus">Yue_plus</a></text></footer></aside></div></main><canvas id="canvas-dust"></canvas><script src="/js/search.js"></script><script>const reset=_=>{}</script><script src="//unpkg.com/@highlightjs/cdn-assets@11.4.0/highlight.min.js"></script><script src="/js/arknights.js"></script><script>document.addEventListener("load",reset())</script></body></html>