/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [6:0] _04_;
  wire [2:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_17z;
  wire [19:0] celloutsig_0_18z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [10:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_31z;
  wire [6:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_47z;
  wire [37:0] celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire [7:0] celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [16:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [18:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_0z ? in_data[32] : 1'h1;
  assign celloutsig_1_1z = ~(_00_ | in_data[134]);
  assign celloutsig_0_39z = ~celloutsig_0_37z;
  assign celloutsig_0_58z = ~_01_;
  assign celloutsig_0_8z = ~in_data[49];
  assign celloutsig_0_23z = ~celloutsig_0_21z;
  assign celloutsig_0_0z = ~((in_data[72] | in_data[54]) & in_data[94]);
  assign celloutsig_1_13z = ~((celloutsig_1_4z[0] | in_data[150]) & celloutsig_1_11z[1]);
  assign celloutsig_1_19z = ~((celloutsig_1_8z | celloutsig_1_17z) & celloutsig_1_10z);
  assign celloutsig_0_20z = ~((celloutsig_0_17z[7] | celloutsig_0_10z) & celloutsig_0_0z);
  assign celloutsig_0_25z = ~((_02_ | 1'h1) & celloutsig_0_23z);
  assign celloutsig_0_14z = ~((celloutsig_0_5z[1] | celloutsig_0_5z[2]) & (celloutsig_0_0z | celloutsig_0_0z));
  assign celloutsig_0_31z = celloutsig_0_21z | ~(celloutsig_0_12z);
  assign celloutsig_1_6z = celloutsig_1_5z[15] | celloutsig_1_2z;
  assign celloutsig_0_6z = celloutsig_0_5z[1] | celloutsig_0_0z;
  assign celloutsig_0_29z = celloutsig_0_25z | celloutsig_0_11z;
  assign celloutsig_1_15z = celloutsig_1_3z ^ celloutsig_1_9z;
  assign celloutsig_1_10z = ~(celloutsig_1_3z ^ celloutsig_1_9z);
  assign celloutsig_1_16z = ~(celloutsig_1_8z ^ celloutsig_1_9z);
  reg [6:0] _25_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _25_ <= 7'h00;
    else _25_ <= in_data[161:155];
  assign { _04_[6], _03_, _00_, _04_[3:0] } = _25_;
  reg [2:0] _26_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _26_ <= 3'h0;
    else _26_ <= celloutsig_0_4z[22:20];
  assign { _05_[2], _02_, _01_ } = _26_;
  assign celloutsig_0_22z = { in_data[85:77], 1'h1 } / { 1'h1, in_data[59:52], in_data[0] };
  assign celloutsig_1_2z = { in_data[185:183], celloutsig_1_1z } === { _00_, _04_[3:1] };
  assign celloutsig_1_8z = { in_data[104:101], celloutsig_1_6z } === in_data[172:168];
  assign celloutsig_0_37z = { celloutsig_0_22z[7:0], celloutsig_0_12z, _05_[2], _02_, _01_ } <= { celloutsig_0_35z[5:4], celloutsig_0_3z, 1'h1, celloutsig_0_14z, celloutsig_0_35z };
  assign celloutsig_0_12z = celloutsig_0_9z[5:2] <= celloutsig_0_4z[6:3];
  assign celloutsig_0_10z = 1'h1 && in_data[37:30];
  assign celloutsig_0_54z = celloutsig_0_17z[7:3] || 1'h1;
  assign celloutsig_0_26z = celloutsig_0_20z & ~(celloutsig_0_3z);
  assign celloutsig_0_57z = - { celloutsig_0_47z[3:1], celloutsig_0_6z, celloutsig_0_54z, celloutsig_0_26z, celloutsig_0_12z, celloutsig_0_29z };
  assign celloutsig_0_21z = | celloutsig_0_17z[5:3];
  assign celloutsig_1_3z = | { celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_9z = | { celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_17z = | { celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_2z, _00_, _04_[3] };
  assign celloutsig_0_27z = | { celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_0_5z = { celloutsig_0_4z[11:8], celloutsig_0_3z } >> { in_data[30:27], celloutsig_0_3z };
  assign celloutsig_1_5z = { in_data[187:177], celloutsig_1_1z, _04_[6], _03_, _00_, _04_[3:0] } << in_data[161:143];
  assign celloutsig_0_9z = { celloutsig_0_5z, celloutsig_0_0z } << { celloutsig_0_5z[3:2], _05_[2], _02_, _01_, celloutsig_0_8z };
  assign celloutsig_0_17z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_9z } << { in_data[9:5], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_4z = { _04_[0], celloutsig_1_3z, celloutsig_1_2z } >> { _00_, _04_[3:2] };
  assign celloutsig_1_11z = in_data[189:187] >> { celloutsig_1_5z[5:4], celloutsig_1_1z };
  assign celloutsig_0_35z = { _02_, _01_, celloutsig_0_8z, celloutsig_0_29z, celloutsig_0_20z, celloutsig_0_27z, celloutsig_0_31z } - { celloutsig_0_18z[14], celloutsig_0_26z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_31z };
  assign celloutsig_0_47z = { celloutsig_0_28z[7:4], in_data[54:53] } - { celloutsig_0_9z[3:1], celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_39z };
  assign celloutsig_1_18z = { celloutsig_1_5z[14:10], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_16z, _04_[6], _03_, _00_, _04_[3:0], celloutsig_1_2z, celloutsig_1_13z } - { celloutsig_1_5z[17:11], celloutsig_1_17z, celloutsig_1_15z, celloutsig_1_10z, _04_[6], _03_, _00_, _04_[3:0] };
  assign celloutsig_0_18z = { celloutsig_0_4z[27:9], celloutsig_0_0z } - { celloutsig_0_4z[22:10], celloutsig_0_0z, 1'h1, celloutsig_0_11z, celloutsig_0_3z, 3'h7 };
  assign celloutsig_0_11z = ~((celloutsig_0_8z & celloutsig_0_0z) | (celloutsig_0_6z & celloutsig_0_0z));
  assign celloutsig_0_4z[3] = ~ in_data[39];
  assign celloutsig_0_4z[4] = ~ in_data[40];
  assign celloutsig_0_4z[8] = ~ in_data[44];
  assign celloutsig_0_4z[9] = ~ in_data[45];
  assign { celloutsig_0_4z[37:10], celloutsig_0_4z[7:5], celloutsig_0_4z[1] } = { in_data[73:46], in_data[43:41], in_data[37] } ^ { in_data[44:17], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign { celloutsig_0_28z[4], celloutsig_0_28z[8], celloutsig_0_28z[1], celloutsig_0_28z[10:9], celloutsig_0_28z[7:5], celloutsig_0_28z[0] } = { celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_9z[5:4], _05_[2], _02_, _01_, celloutsig_0_0z } & { in_data[55], in_data[59], in_data[52], in_data[61:60], in_data[58:56], celloutsig_0_12z };
  assign _04_[5:4] = { _03_, _00_ };
  assign _05_[1:0] = { _02_, _01_ };
  assign celloutsig_0_28z[3:2] = in_data[54:53];
  assign { out_data[144:128], out_data[96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z, celloutsig_0_58z };
endmodule
