/* FE Release Version: 2.4.24 */
/*
 *      CONFIDENTIAL AND PROPRIETARY SOFTWARE OF ARM PHYSICAL IP, INC.
 *     
 *      Copyright (c) 1993 - 2022 ARM Physical IP, Inc.  All Rights Reserved.
 *     
 *      Use of this Software is subject to the terms and conditions of the
 *      applicable license agreement with ARM Physical IP, Inc.
 *      In addition, this Software is protected by patents, copyright law 
 *      and international treaties.
 *     
 *      The copyright notice(s) in this Software does not indicate actual or
 *      intended publication of this Software.
 *
 *      Synopsys model for Synchronous Single-Port Ram
 *
 *       Instance Name:              sram_512w_32b_120mhz_wwm
 *       Words:                      512
 *       Bits:                       32
 *       Mux:                        16
 *       Drive:                      6
 *       Write Mask:                 On
 *       Write Thru:                 On
 *       Extra Margin Adjustment:    On
 *       Redundant Rows:             0
 *       Redundant Columns:          0
 *       Test Muxes                  On
 *       Power Gating:               Off
 *       Retention:                  On
 *       Pipeline:                   On
 *       Weak Bit Test:	        Off
 *       Read Disturb Test:	        Off
 *       
 *       Creation Date:  Sat Dec 10 13:29:41 2022
 *       Version: 	r0p0-00eac0
 *
 *      Verified With: Synopsys Primetime, Cadence Encounter Timing System,
 *                     Magma Talus, Synopsys Design Compiler, Cadence RTL Compiler.
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a default_max_transition
 *          constraint is set to the maximum characterized input slew.  Each
 *          output has a max_capacitance constraint set to the highest characterized
 *          output load.  These two constraints force Design Compiler to synthesize
 *          circuits that operate within the characterization space.  The user can
 *          tighten these constraints, if desired.  When writing SDF from Synopsys 
 *          Design Compiler or Synopsys Primetime, use the version 3.0 or 2.1 option.
 *          This ensures the SDF will annotate to simulation models provided with this
 *          generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was necessary.
 *          When reducing data, minimum values were chosen for the fast case corner
 *          and maximum values were used for the typical and best case corners.  It
 *          is recommended that critical timing and setup and hold times be checked 
 *          at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(USERLIB_nldm_ff_1p10v_1p10v_125c) {
  delay_model         : table_lookup;
  library_features(report_delay_calculation);
  revision            : 1.1;        
  date                : "Sat Dec 10 13:29:41 2022";
  comment             : "Copyright (c) 1993 - 2022 ARM Physical IP, Inc.  All Rights Reserved.";

  /* unit attributes */
  time_unit           : "1ns";
  voltage_unit        : "1V";
  current_unit        : "1mA";
  leakage_power_unit  : "1mW";
  nom_process         : 1;
  nom_temperature     : 125.000;
  nom_voltage         : 1.100;
  capacitive_load_unit(1,pf);
  pulling_resistance_unit       : "1kohm";

  /* default attributes */
  default_cell_leakage_power    : 0;
  default_fanout_load           : 1;
  default_inout_pin_cap         : 0.005;
  default_input_pin_cap         : 0.005;
  default_output_pin_cap        : 0.0;
  default_max_transition        : 1;

  /* threshold definitions */
  default_leakage_power_density : 0.0;
  slew_derate_from_library      : 1.000;
  slew_lower_threshold_pct_fall : 10.000;
  slew_upper_threshold_pct_fall : 90.000;
  slew_lower_threshold_pct_rise : 10.000;
  slew_upper_threshold_pct_rise : 90.000;
  input_threshold_pct_fall      : 50.000;
  input_threshold_pct_rise      : 50.000;
  output_threshold_pct_fall     : 50.000;
  output_threshold_pct_rise     : 50.000;

  /* k-factors */
  k_process_cell_fall           : 1;
  k_process_cell_leakage_power  : 0;
  k_process_cell_rise           : 1;
  k_process_fall_transition     : 1;
  k_process_hold_fall           : 1;
  k_process_hold_rise           : 1;
  k_process_internal_power      : 0;
  k_process_min_pulse_width_high : 1;
  k_process_min_pulse_width_low : 1;
  k_process_pin_cap             : 0;
  k_process_recovery_fall       : 1;
  k_process_recovery_rise       : 1;
  k_process_rise_transition     : 1;
  k_process_setup_fall          : 1;
  k_process_setup_rise          : 1;
  k_process_wire_cap            : 0;
  k_process_wire_res            : 0;
  k_temp_cell_fall              : 0.000;
  k_temp_cell_rise              : 0.000;
  k_temp_hold_fall              : 0.000;
  k_temp_hold_rise              : 0.000;
  k_temp_min_pulse_width_high   : 0.000;
  k_temp_min_pulse_width_low    : 0.000;
  k_temp_min_period             : 0.000;
  k_temp_rise_propagation       : 0.000;
  k_temp_fall_propagation       : 0.000;
  k_temp_rise_transition        : 0.0;
  k_temp_fall_transition        : 0.0;
  k_temp_recovery_fall          : 0.000;
  k_temp_recovery_rise          : 0.000;
  k_temp_setup_fall             : 0.000;
  k_temp_setup_rise             : 0.000;
  k_volt_cell_fall              : 0.000;
  k_volt_cell_rise              : 0.000;
  k_volt_hold_fall              : 0.000;
  k_volt_hold_rise              : 0.000;
  k_volt_min_pulse_width_high   : 0.000;
  k_volt_min_pulse_width_low    : 0.000;
  k_volt_min_period             : 0.000;
  k_volt_rise_propagation       : 0.000;
  k_volt_fall_propagation       : 0.000;
  k_volt_rise_transition        : 0.0;
  k_volt_fall_transition        : 0.0;
  k_volt_recovery_fall          : 0.000;
  k_volt_recovery_rise          : 0.000;
  k_volt_setup_fall             : 0.000;
  k_volt_setup_rise             : 0.000;

  /* operation conditions */
  voltage_map (VDDCE, 1.1);
  voltage_map (VDDPE, 1.1);
  voltage_map (VSSE, 0);
  operating_conditions(ff_1p10v_1p10v_125c) {
    process      : 1;
    temperature  : 125.000;
    voltage      : 1.100;
    tree_type    : balanced_tree;
  }
  default_operating_conditions : ff_1p10v_1p10v_125c;

  /* wire-loads */
  wire_load("sample") {
    resistance   : 1.6e-05;
    capacitance  : 0.0002;
    area         : 1.7;
    slope        : 500;
    fanout_length(1,500);
  }

  /* templates */ 
  define ("peak_current", "cell", "float");
  lu_table_template(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_mux_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_clk_setup_constraint_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_constraint_template) {
     variable_1 : related_pin_transition;
     variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_512w_32b_120mhz_wwm_energy_template_clkslew_load) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_512w_32b_120mhz_wwm_energy_template_sigslew_load) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_512w_32b_120mhz_wwm_energy_template_load) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  type (sram_512w_32b_120mhz_wwm_DATA) {
    base_type : array ;
    data_type : bit ;
    bit_width : 32;
    bit_from : 31;
    bit_to : 0 ;
    downto : true ;
  }
  type (sram_512w_32b_120mhz_wwm_UPM) {
    base_type : array ;
    data_type : bit ;
    bit_width : 3;
    bit_from : 2;
    bit_to : 0 ;
    downto : true ;
  }
  type (sram_512w_32b_120mhz_wwm_ADDRESS) {
    base_type : array ;
    data_type : bit ;
    bit_width : 9;
    bit_from : 8;
    bit_to : 0 ;
    downto : true ;
  }
  type (sram_512w_32b_120mhz_wwm_WRITE) {
    base_type : array ;
    data_type : bit ;
    bit_width : 4;
    bit_from : 3;
    bit_to : 0 ;
    downto : true ;
  }
  cell(sram_512w_32b_120mhz_wwm) {
    area : 35811.319500;
    dont_use : TRUE;
    dont_touch : TRUE;
    interface_timing : TRUE;
    power_gating_cell : "mtcmos";
    memory() {
      type : ram;
      address_width : 9;
      word_width : 32;
    }
    pin(CENY) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "CEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "TEN";
        sdf_cond : "TEN == 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.069444, 0.076147, 0.085723, 0.104875, 0.132646, 0.198720, 0.304056", \
             "0.069802, 0.076505, 0.086081, 0.105233, 0.133003, 0.199078, 0.304413", \
             "0.070201, 0.076904, 0.086480, 0.105632, 0.133402, 0.199476, 0.304812", \
             "0.071012, 0.077715, 0.087291, 0.106443, 0.134214, 0.200288, 0.305624", \
             "0.073405, 0.080109, 0.089685, 0.108837, 0.136607, 0.202681, 0.308017", \
             "0.077394, 0.084098, 0.093674, 0.112826, 0.140596, 0.206670, 0.312006", \
             "0.082635, 0.089338, 0.098914, 0.118066, 0.145837, 0.211911, 0.317247" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.024197, 0.037389, 0.057004, 0.097300, 0.156248, 0.298423, 0.523921", \
             "0.024176, 0.037386, 0.056956, 0.097138, 0.155991, 0.298079, 0.524497", \
             "0.024131, 0.037409, 0.057040, 0.097029, 0.155994, 0.298387, 0.524775", \
             "0.024615, 0.037594, 0.057103, 0.097207, 0.156305, 0.297743, 0.524292", \
             "0.024930, 0.038041, 0.057467, 0.097379, 0.156275, 0.298169, 0.523748", \
             "0.025775, 0.038600, 0.057827, 0.097690, 0.156558, 0.298081, 0.524644", \
             "0.026847, 0.039547, 0.058820, 0.098477, 0.156708, 0.298351, 0.524208" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.076175, 0.080812, 0.087438, 0.100688, 0.119902, 0.165616, 0.238494", \
             "0.077220, 0.081857, 0.088483, 0.101733, 0.120947, 0.166661, 0.239539", \
             "0.078385, 0.083023, 0.089648, 0.102899, 0.122112, 0.167827, 0.240705", \
             "0.080757, 0.085395, 0.092020, 0.105270, 0.124484, 0.170198, 0.243076", \
             "0.087751, 0.092389, 0.099014, 0.112264, 0.131478, 0.177192, 0.250070", \
             "0.099407, 0.104045, 0.110670, 0.123921, 0.143134, 0.188849, 0.261727", \
             "0.114722, 0.119359, 0.125985, 0.139235, 0.158449, 0.204163, 0.277041" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.021280, 0.030130, 0.042675, 0.069105, 0.108026, 0.202765, 0.354678", \
             "0.021320, 0.030096, 0.042754, 0.069151, 0.108112, 0.202762, 0.354780", \
             "0.021255, 0.030018, 0.042786, 0.069091, 0.108138, 0.202940, 0.355038", \
             "0.021519, 0.030166, 0.042842, 0.069183, 0.108258, 0.202986, 0.355102", \
             "0.021804, 0.030504, 0.043245, 0.069341, 0.108456, 0.202962, 0.356325", \
             "0.022498, 0.031334, 0.043534, 0.069659, 0.108579, 0.202945, 0.356270", \
             "0.023429, 0.032273, 0.044346, 0.070151, 0.108905, 0.202985, 0.356361" \
           );
         }
      }
      timing() {
        related_pin : "TCEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "!TEN";
        sdf_cond : "TEN == 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.066784, 0.073487, 0.083063, 0.102215, 0.129986, 0.196060, 0.301396", \
             "0.067142, 0.073845, 0.083421, 0.102573, 0.130343, 0.196418, 0.301753", \
             "0.067541, 0.074244, 0.083820, 0.102972, 0.130742, 0.196816, 0.302152", \
             "0.068352, 0.075055, 0.084631, 0.103783, 0.131554, 0.197628, 0.302964", \
             "0.070745, 0.077449, 0.087025, 0.106177, 0.133947, 0.200021, 0.305357", \
             "0.074734, 0.081438, 0.091014, 0.110166, 0.137936, 0.204010, 0.309346", \
             "0.079975, 0.086678, 0.096254, 0.115406, 0.143177, 0.209251, 0.314587" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.024309, 0.037458, 0.057108, 0.097397, 0.156109, 0.297944, 0.523932", \
             "0.024363, 0.037502, 0.057016, 0.097234, 0.156152, 0.298019, 0.524097", \
             "0.024448, 0.037435, 0.057013, 0.097452, 0.155989, 0.298201, 0.524106", \
             "0.024229, 0.037496, 0.056950, 0.097314, 0.155918, 0.298108, 0.524549", \
             "0.024503, 0.037542, 0.057101, 0.096974, 0.156148, 0.298112, 0.523501", \
             "0.024402, 0.037606, 0.057049, 0.097131, 0.156210, 0.297734, 0.523970", \
             "0.024379, 0.037745, 0.057204, 0.097393, 0.156226, 0.297879, 0.524751" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.077165, 0.081802, 0.088428, 0.101678, 0.120892, 0.166606, 0.239484", \
             "0.078210, 0.082847, 0.089473, 0.102723, 0.121937, 0.167651, 0.240529", \
             "0.079375, 0.084013, 0.090638, 0.103889, 0.123102, 0.168817, 0.241695", \
             "0.081747, 0.086385, 0.093010, 0.106260, 0.125474, 0.171188, 0.244066", \
             "0.088741, 0.093379, 0.100004, 0.113254, 0.132468, 0.178182, 0.251060", \
             "0.100397, 0.105035, 0.111660, 0.124911, 0.144124, 0.189839, 0.262717", \
             "0.115712, 0.120349, 0.126975, 0.140225, 0.159439, 0.205153, 0.278031" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.021200, 0.030123, 0.042847, 0.069101, 0.108280, 0.202808, 0.354806", \
             "0.021208, 0.030025, 0.042862, 0.069138, 0.108000, 0.202986, 0.355232", \
             "0.021273, 0.030040, 0.042853, 0.069171, 0.108216, 0.202999, 0.354769", \
             "0.021505, 0.030105, 0.042827, 0.069252, 0.108219, 0.202992, 0.354707", \
             "0.021788, 0.030367, 0.043104, 0.069246, 0.108089, 0.202960, 0.356392", \
             "0.022612, 0.031079, 0.043800, 0.069674, 0.108588, 0.203275, 0.356232", \
             "0.023738, 0.032131, 0.044405, 0.070294, 0.108959, 0.203031, 0.355785" \
           );
         }
      }
      timing() {
        related_pin : "TEN";
        timing_sense : non_unate;
        timing_type : combinational;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.107409, 0.114112, 0.123688, 0.142840, 0.170611, 0.236685, 0.342021", \
             "0.105986, 0.112689, 0.122265, 0.141417, 0.169187, 0.235261, 0.340597", \
             "0.104397, 0.111101, 0.120677, 0.139829, 0.167599, 0.233673, 0.339009", \
             "0.101167, 0.107870, 0.117446, 0.136598, 0.164368, 0.230442, 0.335778", \
             "0.091638, 0.098342, 0.107918, 0.127070, 0.154840, 0.220914, 0.326250", \
             "0.075758, 0.082461, 0.092037, 0.111189, 0.138960, 0.205034, 0.310370", \
             "0.054894, 0.061598, 0.071174, 0.090326, 0.118096, 0.184170, 0.289506" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.024298, 0.037435, 0.057018, 0.097131, 0.156319, 0.298044, 0.524293", \
             "0.024234, 0.037451, 0.056944, 0.097257, 0.155916, 0.298683, 0.525119", \
             "0.024167, 0.037542, 0.056956, 0.097225, 0.156225, 0.297731, 0.525658", \
             "0.024305, 0.037510, 0.056986, 0.097115, 0.156016, 0.297423, 0.525585", \
             "0.024240, 0.037463, 0.056895, 0.097286, 0.156078, 0.298495, 0.524471", \
             "0.024432, 0.037421, 0.056901, 0.097314, 0.156066, 0.298017, 0.524388", \
             "0.024431, 0.037509, 0.057116, 0.097222, 0.156146, 0.298531, 0.524237" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.121334, 0.125971, 0.132597, 0.145847, 0.165060, 0.210775, 0.283653", \
             "0.125271, 0.129909, 0.136534, 0.149785, 0.168998, 0.214713, 0.287591", \
             "0.129663, 0.134301, 0.140926, 0.154177, 0.173390, 0.219105, 0.291983", \
             "0.138599, 0.143237, 0.149862, 0.163112, 0.182326, 0.228040, 0.300918", \
             "0.164951, 0.169589, 0.176214, 0.189465, 0.208678, 0.254393, 0.327271", \
             "0.208872, 0.213509, 0.220135, 0.233385, 0.252599, 0.298313, 0.371191", \
             "0.266574, 0.271212, 0.277837, 0.291088, 0.310301, 0.356015, 0.428894" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.021202, 0.030144, 0.042843, 0.069043, 0.108156, 0.202898, 0.355934", \
             "0.021197, 0.030064, 0.042679, 0.069135, 0.108096, 0.202856, 0.355514", \
             "0.021233, 0.030019, 0.042804, 0.069215, 0.108242, 0.202626, 0.356117", \
             "0.021231, 0.030108, 0.042771, 0.069131, 0.108193, 0.202807, 0.356930", \
             "0.021354, 0.030039, 0.042762, 0.069131, 0.108160, 0.202717, 0.355632", \
             "0.021232, 0.030082, 0.042892, 0.068991, 0.108247, 0.203077, 0.355726", \
             "0.021226, 0.030300, 0.042762, 0.069104, 0.108223, 0.202787, 0.356678" \
           );
         }
      }
    }
    bus(WENY) {
      bus_type : sram_512w_32b_120mhz_wwm_WRITE;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "WEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "TEN";
        sdf_cond : "TEN == 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.094328, 0.101031, 0.110607, 0.129759, 0.157529, 0.223603, 0.328939", \
             "0.093941, 0.100644, 0.110220, 0.129372, 0.157143, 0.223217, 0.328553", \
             "0.093510, 0.100213, 0.109789, 0.128941, 0.156711, 0.222786, 0.328122", \
             "0.092632, 0.099336, 0.108912, 0.128064, 0.155834, 0.221908, 0.327244", \
             "0.090045, 0.096748, 0.106324, 0.125476, 0.153247, 0.219321, 0.324657", \
             "0.085733, 0.092436, 0.102012, 0.121164, 0.148934, 0.215009, 0.320344", \
             "0.080067, 0.086771, 0.096347, 0.115498, 0.143269, 0.209343, 0.314679" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.025721, 0.038868, 0.058496, 0.098902, 0.158974, 0.302629, 0.532088", \
             "0.025671, 0.038772, 0.058527, 0.098961, 0.158944, 0.302893, 0.533817", \
             "0.025709, 0.038805, 0.058685, 0.099053, 0.158930, 0.302690, 0.533627", \
             "0.025936, 0.039004, 0.058587, 0.099022, 0.158812, 0.302970, 0.533562", \
             "0.026466, 0.039543, 0.059098, 0.099167, 0.158901, 0.302684, 0.533758", \
             "0.027669, 0.040716, 0.059725, 0.099721, 0.158959, 0.302513, 0.533482", \
             "0.029253, 0.042001, 0.060945, 0.100405, 0.159607, 0.302785, 0.533271" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.134975, 0.139613, 0.146238, 0.159489, 0.178702, 0.224417, 0.297295", \
             "0.139121, 0.143759, 0.150384, 0.163634, 0.182848, 0.228562, 0.301440", \
             "0.143745, 0.148383, 0.155008, 0.168258, 0.187472, 0.233186, 0.306064", \
             "0.153152, 0.157790, 0.164415, 0.177666, 0.196879, 0.242594, 0.315472", \
             "0.180897, 0.185534, 0.192160, 0.205410, 0.224624, 0.270338, 0.343216", \
             "0.227137, 0.231775, 0.238400, 0.251651, 0.270864, 0.316579, 0.389457", \
             "0.287888, 0.292525, 0.299151, 0.312401, 0.331615, 0.377329, 0.450207" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.029584, 0.038061, 0.050446, 0.075831, 0.113893, 0.206383, 0.357634", \
             "0.029525, 0.037993, 0.050885, 0.075861, 0.113661, 0.206572, 0.357646", \
             "0.029852, 0.038154, 0.050530, 0.075711, 0.113936, 0.206294, 0.356610", \
             "0.029665, 0.038086, 0.050920, 0.075909, 0.113699, 0.206387, 0.357994", \
             "0.029922, 0.038555, 0.050717, 0.076005, 0.113678, 0.206354, 0.357960", \
             "0.030715, 0.039273, 0.051568, 0.076470, 0.114309, 0.206763, 0.358085", \
             "0.031907, 0.040298, 0.052368, 0.077652, 0.114999, 0.206644, 0.357409" \
           );
         }
      }
      timing() {
        related_pin : "TWEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "!TEN";
        sdf_cond : "TEN == 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.086288, 0.092991, 0.102567, 0.121719, 0.149489, 0.215563, 0.320899", \
             "0.085901, 0.092604, 0.102180, 0.121332, 0.149103, 0.215177, 0.320513", \
             "0.085470, 0.092173, 0.101749, 0.120901, 0.148671, 0.214746, 0.320082", \
             "0.084592, 0.091296, 0.100872, 0.120024, 0.147794, 0.213868, 0.319204", \
             "0.082005, 0.088708, 0.098284, 0.117436, 0.145207, 0.211281, 0.316617", \
             "0.077693, 0.084396, 0.093972, 0.113124, 0.140894, 0.206969, 0.312304", \
             "0.072027, 0.078731, 0.088307, 0.107458, 0.135229, 0.201303, 0.306639" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.025664, 0.038604, 0.058189, 0.098605, 0.158814, 0.301925, 0.533273", \
             "0.025409, 0.038723, 0.058153, 0.098587, 0.159115, 0.301975, 0.533416", \
             "0.025580, 0.038672, 0.058295, 0.098631, 0.158723, 0.301532, 0.533574", \
             "0.025473, 0.038559, 0.058207, 0.098430, 0.158843, 0.302445, 0.533159", \
             "0.025377, 0.038643, 0.058325, 0.098509, 0.159003, 0.302405, 0.533160", \
             "0.025619, 0.038739, 0.058330, 0.098797, 0.158835, 0.301562, 0.533078", \
             "0.025551, 0.038805, 0.058377, 0.098760, 0.158990, 0.301934, 0.532792" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.134075, 0.138713, 0.145338, 0.158589, 0.177802, 0.223517, 0.296395", \
             "0.138221, 0.142859, 0.149484, 0.162734, 0.181948, 0.227662, 0.300540", \
             "0.142845, 0.147483, 0.154108, 0.167358, 0.186572, 0.232286, 0.305164", \
             "0.152252, 0.156890, 0.163515, 0.176766, 0.195979, 0.241694, 0.314572", \
             "0.179997, 0.184634, 0.191260, 0.204510, 0.223724, 0.269438, 0.342316", \
             "0.226237, 0.230875, 0.237500, 0.250751, 0.269964, 0.315679, 0.388557", \
             "0.286988, 0.291625, 0.298251, 0.311501, 0.330715, 0.376429, 0.449307" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.029430, 0.038054, 0.050508, 0.075926, 0.113621, 0.206529, 0.357926", \
             "0.029418, 0.038063, 0.050465, 0.075934, 0.113851, 0.206365, 0.357857", \
             "0.029367, 0.038352, 0.050837, 0.075850, 0.113842, 0.206365, 0.356286", \
             "0.029362, 0.038039, 0.050789, 0.075881, 0.113888, 0.206531, 0.357294", \
             "0.029716, 0.038473, 0.050885, 0.076019, 0.113926, 0.206472, 0.357945", \
             "0.030714, 0.039409, 0.051321, 0.076365, 0.114125, 0.207005, 0.357363", \
             "0.031796, 0.040134, 0.052754, 0.077467, 0.114828, 0.206762, 0.357294" \
           );
         }
      }
      timing() {
        related_pin : "TEN";
        timing_sense : non_unate;
        timing_type : combinational;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.247184, 0.253887, 0.263463, 0.282615, 0.310386, 0.376460, 0.481796", \
             "0.245761, 0.252464, 0.262040, 0.281192, 0.308962, 0.375036, 0.480372", \
             "0.244172, 0.250876, 0.260452, 0.279604, 0.307374, 0.373448, 0.478784", \
             "0.240942, 0.247645, 0.257221, 0.276373, 0.304143, 0.370217, 0.475553", \
             "0.231413, 0.238117, 0.247693, 0.266845, 0.294615, 0.360689, 0.466025", \
             "0.215533, 0.222236, 0.231812, 0.250964, 0.278735, 0.344809, 0.450145", \
             "0.194669, 0.201373, 0.210949, 0.230101, 0.257871, 0.323945, 0.429281" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.025409, 0.038726, 0.058220, 0.098643, 0.159022, 0.301715, 0.533345", \
             "0.025442, 0.038773, 0.058390, 0.098667, 0.158729, 0.301705, 0.532924", \
             "0.025501, 0.038682, 0.058385, 0.098837, 0.158813, 0.301837, 0.532474", \
             "0.025452, 0.038813, 0.058358, 0.098639, 0.158242, 0.301516, 0.533125", \
             "0.025717, 0.038815, 0.058287, 0.098614, 0.158729, 0.301547, 0.533286", \
             "0.025574, 0.038759, 0.058338, 0.098678, 0.158837, 0.302111, 0.532244", \
             "0.025418, 0.038702, 0.058235, 0.098717, 0.158791, 0.301813, 0.531876" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.276450, 0.281088, 0.287713, 0.300964, 0.320177, 0.365891, 0.438770", \
             "0.280388, 0.285026, 0.291651, 0.304901, 0.324115, 0.369829, 0.442707", \
             "0.284780, 0.289418, 0.296043, 0.309293, 0.328507, 0.374221, 0.447099", \
             "0.293715, 0.298353, 0.304978, 0.318229, 0.337442, 0.383157, 0.456035", \
             "0.320068, 0.324705, 0.331331, 0.344581, 0.363795, 0.409509, 0.482387", \
             "0.363988, 0.368626, 0.375251, 0.388502, 0.407715, 0.453430, 0.526308", \
             "0.421691, 0.426328, 0.432954, 0.446204, 0.465418, 0.511132, 0.584010" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.029517, 0.038066, 0.050489, 0.076074, 0.113688, 0.206579, 0.356750", \
             "0.029449, 0.038040, 0.051023, 0.075786, 0.113772, 0.206487, 0.356701", \
             "0.029547, 0.038138, 0.050633, 0.075867, 0.113611, 0.206554, 0.358110", \
             "0.029589, 0.038134, 0.050555, 0.075882, 0.113600, 0.206426, 0.357382", \
             "0.029513, 0.038023, 0.050591, 0.076044, 0.113767, 0.206393, 0.358147", \
             "0.029390, 0.038109, 0.051013, 0.075903, 0.113868, 0.206360, 0.356454", \
             "0.029500, 0.038031, 0.050439, 0.075896, 0.114020, 0.206400, 0.356602" \
           );
         }
      }
    }
    bus(AY) {
      bus_type : sram_512w_32b_120mhz_wwm_ADDRESS;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "A";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "TEN";
        sdf_cond : "TEN == 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.086007, 0.092710, 0.102286, 0.121438, 0.149208, 0.215283, 0.320619", \
             "0.086572, 0.093275, 0.102851, 0.122003, 0.149773, 0.215848, 0.321184", \
             "0.087202, 0.093905, 0.103481, 0.122633, 0.150404, 0.216478, 0.321814", \
             "0.088485, 0.095188, 0.104764, 0.123916, 0.151686, 0.217760, 0.323096", \
             "0.092267, 0.098970, 0.108546, 0.127698, 0.155468, 0.221542, 0.326878", \
             "0.098570, 0.105273, 0.114849, 0.134001, 0.161771, 0.227846, 0.333181", \
             "0.106851, 0.113554, 0.123130, 0.142282, 0.170052, 0.236127, 0.341462" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.022609, 0.036417, 0.056961, 0.098861, 0.160808, 0.308973, 0.545954", \
             "0.022631, 0.036526, 0.056911, 0.098752, 0.160675, 0.308903, 0.545879", \
             "0.022718, 0.036412, 0.056990, 0.098956, 0.160684, 0.308901, 0.546428", \
             "0.022958, 0.036665, 0.056996, 0.098944, 0.160831, 0.309045, 0.545781", \
             "0.023554, 0.037423, 0.057544, 0.099259, 0.160663, 0.308763, 0.545390", \
             "0.024901, 0.038158, 0.057970, 0.099688, 0.160805, 0.308599, 0.544720", \
             "0.026503, 0.039612, 0.059339, 0.100538, 0.161448, 0.308485, 0.545148" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.108419, 0.113057, 0.119682, 0.132933, 0.152146, 0.197861, 0.270739", \
             "0.111522, 0.116160, 0.122785, 0.136036, 0.155249, 0.200964, 0.273842", \
             "0.114984, 0.119621, 0.126247, 0.139497, 0.158710, 0.204425, 0.277303", \
             "0.122025, 0.126663, 0.133288, 0.146539, 0.165752, 0.211467, 0.284345", \
             "0.142792, 0.147430, 0.154055, 0.167306, 0.186519, 0.232233, 0.305112", \
             "0.177404, 0.182041, 0.188667, 0.201917, 0.221130, 0.266845, 0.339723", \
             "0.222876, 0.227514, 0.234139, 0.247389, 0.266603, 0.312317, 0.385195" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.023018, 0.031932, 0.044765, 0.071020, 0.109828, 0.205287, 0.360680", \
             "0.022989, 0.031821, 0.044679, 0.070904, 0.110038, 0.205297, 0.358896", \
             "0.023136, 0.031840, 0.044699, 0.070968, 0.110387, 0.205268, 0.360258", \
             "0.023072, 0.032372, 0.044683, 0.070930, 0.109929, 0.205297, 0.359348", \
             "0.023454, 0.032328, 0.045151, 0.071168, 0.110389, 0.205552, 0.359901", \
             "0.024547, 0.033100, 0.045524, 0.071604, 0.110683, 0.205698, 0.359303", \
             "0.025566, 0.034104, 0.046776, 0.072275, 0.110956, 0.206297, 0.359770" \
           );
         }
      }
      timing() {
        related_pin : "TA";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "!TEN";
        sdf_cond : "TEN == 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.080307, 0.087010, 0.096586, 0.115738, 0.143508, 0.209583, 0.314919", \
             "0.080872, 0.087575, 0.097151, 0.116303, 0.144073, 0.210148, 0.315484", \
             "0.081502, 0.088205, 0.097781, 0.116933, 0.144704, 0.210778, 0.316114", \
             "0.082785, 0.089488, 0.099064, 0.118216, 0.145986, 0.212060, 0.317396", \
             "0.086567, 0.093270, 0.102846, 0.121998, 0.149768, 0.215842, 0.321178", \
             "0.092870, 0.099573, 0.109149, 0.128301, 0.156071, 0.222146, 0.327481", \
             "0.101151, 0.107854, 0.117430, 0.136582, 0.164352, 0.230427, 0.335762" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.022793, 0.036530, 0.056893, 0.098695, 0.160603, 0.308059, 0.544250", \
             "0.022632, 0.036464, 0.056897, 0.098978, 0.160628, 0.308079, 0.544923", \
             "0.022675, 0.036509, 0.056977, 0.098917, 0.160633, 0.308002, 0.545184", \
             "0.022774, 0.036513, 0.056931, 0.099015, 0.160739, 0.308021, 0.544817", \
             "0.022794, 0.036433, 0.056939, 0.098807, 0.160740, 0.308503, 0.544633", \
             "0.022833, 0.036551, 0.056957, 0.098766, 0.160648, 0.308056, 0.545072", \
             "0.023028, 0.036840, 0.057035, 0.099060, 0.160874, 0.308173, 0.545376" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.110619, 0.115257, 0.121882, 0.135133, 0.154346, 0.200061, 0.272939", \
             "0.113722, 0.118360, 0.124985, 0.138236, 0.157449, 0.203164, 0.276042", \
             "0.117184, 0.121821, 0.128447, 0.141697, 0.160910, 0.206625, 0.279503", \
             "0.124225, 0.128863, 0.135488, 0.148739, 0.167952, 0.213667, 0.286545", \
             "0.144992, 0.149630, 0.156255, 0.169506, 0.188719, 0.234433, 0.307312", \
             "0.179604, 0.184241, 0.190867, 0.204117, 0.223330, 0.269045, 0.341923", \
             "0.225076, 0.229714, 0.236339, 0.249589, 0.268803, 0.314517, 0.387395" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.023143, 0.031960, 0.044790, 0.070807, 0.109967, 0.205304, 0.359554", \
             "0.023030, 0.031964, 0.044692, 0.071048, 0.110044, 0.205195, 0.359724", \
             "0.023024, 0.031955, 0.044819, 0.071025, 0.110053, 0.205323, 0.360288", \
             "0.023120, 0.032104, 0.044729, 0.070938, 0.110145, 0.205497, 0.359982", \
             "0.023545, 0.032330, 0.045167, 0.071136, 0.110074, 0.206303, 0.359551", \
             "0.024506, 0.033308, 0.045682, 0.071772, 0.110630, 0.205989, 0.360377", \
             "0.025801, 0.034448, 0.047006, 0.072456, 0.111013, 0.206029, 0.358969" \
           );
         }
      }
      timing() {
        related_pin : "TEN";
        timing_sense : non_unate;
        timing_type : combinational;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.193720, 0.200423, 0.209999, 0.229151, 0.256921, 0.322996, 0.428331", \
             "0.192296, 0.198999, 0.208575, 0.227727, 0.255497, 0.321572, 0.426908", \
             "0.190708, 0.197411, 0.206987, 0.226139, 0.253909, 0.319984, 0.425320", \
             "0.187477, 0.194180, 0.203756, 0.222908, 0.250679, 0.316753, 0.422089", \
             "0.177949, 0.184652, 0.194228, 0.213380, 0.241150, 0.307225, 0.412561", \
             "0.162068, 0.168772, 0.178348, 0.197500, 0.225270, 0.291344, 0.396680", \
             "0.141205, 0.147908, 0.157484, 0.176636, 0.204406, 0.270481, 0.375817" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.022843, 0.036509, 0.056887, 0.098951, 0.160833, 0.308489, 0.544631", \
             "0.022699, 0.036466, 0.056918, 0.098901, 0.160689, 0.309352, 0.545841", \
             "0.022699, 0.036527, 0.057072, 0.098907, 0.160507, 0.308478, 0.544693", \
             "0.022821, 0.036408, 0.056942, 0.098911, 0.160687, 0.308319, 0.544481", \
             "0.022733, 0.036565, 0.057039, 0.098939, 0.160484, 0.309187, 0.544672", \
             "0.022671, 0.036443, 0.056940, 0.098945, 0.160598, 0.308111, 0.544942", \
             "0.022677, 0.036563, 0.056912, 0.098853, 0.160473, 0.308510, 0.544016" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.217809, 0.222447, 0.229072, 0.242322, 0.261536, 0.307250, 0.380128", \
             "0.221747, 0.226384, 0.233010, 0.246260, 0.265473, 0.311188, 0.384066", \
             "0.226139, 0.230776, 0.237402, 0.250652, 0.269865, 0.315580, 0.388458", \
             "0.235074, 0.239712, 0.246337, 0.259588, 0.278801, 0.324515, 0.397394", \
             "0.261426, 0.266064, 0.272689, 0.285940, 0.305153, 0.350868, 0.423746", \
             "0.305347, 0.309985, 0.316610, 0.329860, 0.349074, 0.394788, 0.467666", \
             "0.363049, 0.367687, 0.374312, 0.387563, 0.406776, 0.452491, 0.525369" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.023051, 0.031790, 0.044729, 0.071028, 0.110062, 0.205855, 0.359140", \
             "0.022957, 0.031943, 0.044917, 0.070893, 0.109965, 0.205734, 0.359010", \
             "0.022973, 0.031949, 0.044772, 0.070912, 0.110289, 0.205131, 0.360367", \
             "0.023127, 0.032014, 0.044674, 0.070904, 0.110112, 0.205610, 0.360395", \
             "0.023005, 0.031957, 0.044658, 0.070942, 0.109946, 0.205466, 0.359872", \
             "0.022994, 0.032013, 0.044645, 0.070848, 0.110150, 0.205361, 0.360151", \
             "0.023021, 0.031871, 0.044806, 0.070874, 0.109912, 0.205537, 0.360114" \
           );
         }
      }
    }
    bus(DY) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "D";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "TEN";
        sdf_cond : "TEN == 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.090854, 0.097557, 0.107133, 0.126285, 0.154055, 0.220130, 0.325465", \
             "0.090064, 0.096767, 0.106343, 0.125495, 0.153265, 0.219340, 0.324675", \
             "0.089183, 0.095886, 0.105462, 0.124614, 0.152384, 0.218458, 0.323794", \
             "0.087390, 0.094093, 0.103669, 0.122821, 0.150591, 0.216666, 0.322002", \
             "0.082103, 0.088806, 0.098382, 0.117534, 0.145304, 0.211379, 0.316715", \
             "0.073291, 0.079994, 0.089570, 0.108722, 0.136493, 0.202567, 0.307903", \
             "0.061715, 0.068418, 0.077994, 0.097146, 0.124916, 0.190990, 0.296326" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.025945, 0.039341, 0.059257, 0.099735, 0.159965, 0.304632, 0.534142", \
             "0.026089, 0.039436, 0.059087, 0.099558, 0.159880, 0.304515, 0.535989", \
             "0.026262, 0.039331, 0.059316, 0.099681, 0.159834, 0.304534, 0.535941", \
             "0.026294, 0.039579, 0.059184, 0.099728, 0.159961, 0.304585, 0.536229", \
             "0.026945, 0.040157, 0.059763, 0.100241, 0.160461, 0.303935, 0.536031", \
             "0.028174, 0.041340, 0.060736, 0.100788, 0.160501, 0.304693, 0.535765", \
             "0.029585, 0.042447, 0.061603, 0.101635, 0.160828, 0.305106, 0.535728" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.130459, 0.135096, 0.141722, 0.154972, 0.174186, 0.219900, 0.292778", \
             "0.134615, 0.139253, 0.145878, 0.159128, 0.178342, 0.224056, 0.296934", \
             "0.139251, 0.143888, 0.150514, 0.163764, 0.182977, 0.228692, 0.301570", \
             "0.148682, 0.153319, 0.159945, 0.173195, 0.192409, 0.238123, 0.311001", \
             "0.176496, 0.181133, 0.187759, 0.201009, 0.220222, 0.265937, 0.338815", \
             "0.222852, 0.227490, 0.234115, 0.247366, 0.266579, 0.312293, 0.385172", \
             "0.283755, 0.288393, 0.295018, 0.308268, 0.327482, 0.373196, 0.446074" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.030366, 0.038780, 0.051347, 0.076610, 0.114542, 0.207472, 0.357820", \
             "0.030112, 0.038892, 0.051585, 0.076833, 0.114720, 0.207310, 0.358358", \
             "0.030073, 0.038873, 0.051753, 0.076834, 0.114683, 0.207534, 0.358549", \
             "0.030245, 0.038813, 0.051871, 0.076882, 0.114794, 0.207410, 0.358762", \
             "0.030766, 0.039301, 0.051826, 0.076877, 0.114887, 0.207363, 0.358922", \
             "0.031423, 0.039835, 0.052203, 0.077391, 0.115112, 0.207653, 0.359265", \
             "0.032551, 0.040826, 0.053634, 0.078530, 0.115544, 0.207868, 0.358093" \
           );
         }
      }
      timing() {
        related_pin : "TD";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "!TEN";
        sdf_cond : "TEN == 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.083904, 0.090607, 0.100183, 0.119335, 0.147105, 0.213180, 0.318515", \
             "0.083114, 0.089817, 0.099393, 0.118545, 0.146315, 0.212390, 0.317725", \
             "0.082233, 0.088936, 0.098512, 0.117664, 0.145434, 0.211508, 0.316844", \
             "0.080440, 0.087143, 0.096719, 0.115871, 0.143641, 0.209716, 0.315052", \
             "0.075153, 0.081856, 0.091432, 0.110584, 0.138354, 0.204429, 0.309765", \
             "0.066341, 0.073044, 0.082620, 0.101772, 0.129543, 0.195617, 0.300953", \
             "0.054765, 0.061468, 0.071044, 0.090196, 0.117966, 0.184040, 0.289376" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.025932, 0.039274, 0.059088, 0.099605, 0.159935, 0.303561, 0.535260", \
             "0.025943, 0.039360, 0.058966, 0.099674, 0.160313, 0.303615, 0.535885", \
             "0.025959, 0.039365, 0.058897, 0.099549, 0.160153, 0.303374, 0.535819", \
             "0.026046, 0.039202, 0.058913, 0.099611, 0.160152, 0.304172, 0.535494", \
             "0.026008, 0.039273, 0.059037, 0.099630, 0.160296, 0.304136, 0.535583", \
             "0.026047, 0.039361, 0.058998, 0.099512, 0.159976, 0.303229, 0.535574", \
             "0.026137, 0.039399, 0.059087, 0.099769, 0.160148, 0.303661, 0.535073" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.132059, 0.136696, 0.143322, 0.156572, 0.175786, 0.221500, 0.294378", \
             "0.136215, 0.140853, 0.147478, 0.160728, 0.179942, 0.225656, 0.298534", \
             "0.140851, 0.145488, 0.152114, 0.165364, 0.184577, 0.230292, 0.303170", \
             "0.150282, 0.154919, 0.161545, 0.174795, 0.194009, 0.239723, 0.312601", \
             "0.178096, 0.182733, 0.189359, 0.202609, 0.221822, 0.267537, 0.340415", \
             "0.224452, 0.229090, 0.235715, 0.248966, 0.268179, 0.313893, 0.386772", \
             "0.285355, 0.289993, 0.296618, 0.309868, 0.329082, 0.374796, 0.447674" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.030265, 0.039265, 0.051624, 0.076653, 0.114658, 0.207260, 0.358915", \
             "0.030210, 0.038888, 0.051299, 0.076619, 0.114646, 0.207479, 0.358683", \
             "0.030207, 0.038940, 0.051550, 0.076704, 0.114798, 0.207342, 0.357302", \
             "0.030216, 0.039224, 0.051765, 0.076786, 0.114822, 0.207559, 0.358021", \
             "0.030634, 0.039219, 0.051719, 0.076878, 0.114946, 0.207263, 0.358925", \
             "0.031486, 0.040147, 0.052280, 0.077333, 0.115146, 0.208211, 0.358113", \
             "0.032424, 0.040928, 0.053409, 0.078134, 0.115562, 0.207695, 0.358311" \
           );
         }
      }
      timing() {
        related_pin : "TEN";
        timing_sense : non_unate;
        timing_type : combinational;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.242073, 0.248776, 0.258352, 0.277504, 0.305274, 0.371349, 0.476684", \
             "0.240649, 0.247352, 0.256928, 0.276080, 0.303851, 0.369925, 0.475261", \
             "0.239061, 0.245764, 0.255340, 0.274492, 0.302262, 0.368337, 0.473673", \
             "0.235830, 0.242533, 0.252109, 0.271261, 0.299032, 0.365106, 0.470442", \
             "0.226302, 0.233005, 0.242581, 0.261733, 0.289503, 0.355578, 0.460914", \
             "0.210421, 0.217125, 0.226701, 0.245853, 0.273623, 0.339697, 0.445033", \
             "0.189558, 0.196261, 0.205837, 0.224989, 0.252759, 0.318834, 0.424170" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.025983, 0.039462, 0.058948, 0.099548, 0.160076, 0.303474, 0.534905", \
             "0.026052, 0.039242, 0.058960, 0.099558, 0.159920, 0.303585, 0.535368", \
             "0.026000, 0.039430, 0.059034, 0.099545, 0.159846, 0.303770, 0.535397", \
             "0.026044, 0.039351, 0.059070, 0.099599, 0.159768, 0.303603, 0.535252", \
             "0.026160, 0.039379, 0.058974, 0.099693, 0.160094, 0.303368, 0.535736", \
             "0.026045, 0.039562, 0.059006, 0.099609, 0.159867, 0.303784, 0.534796", \
             "0.026195, 0.039252, 0.058923, 0.099617, 0.159956, 0.303222, 0.534405" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.218115, 0.222753, 0.229378, 0.242629, 0.261842, 0.307557, 0.380435", \
             "0.222053, 0.226691, 0.233316, 0.246567, 0.265780, 0.311494, 0.384373", \
             "0.226445, 0.231083, 0.237708, 0.250959, 0.270172, 0.315886, 0.388765", \
             "0.235381, 0.240018, 0.246644, 0.259894, 0.279108, 0.324822, 0.397700", \
             "0.261733, 0.266371, 0.272996, 0.286247, 0.305460, 0.351174, 0.424052", \
             "0.305653, 0.310291, 0.316916, 0.330167, 0.349380, 0.395095, 0.467973", \
             "0.363356, 0.367994, 0.374619, 0.387869, 0.407083, 0.452797, 0.525675" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.030279, 0.038746, 0.051271, 0.076717, 0.114762, 0.207446, 0.357499", \
             "0.030253, 0.038867, 0.051387, 0.076755, 0.114720, 0.207362, 0.357553", \
             "0.030380, 0.038807, 0.051434, 0.076724, 0.114733, 0.207400, 0.359069", \
             "0.030170, 0.038819, 0.051747, 0.076767, 0.114603, 0.207368, 0.358472", \
             "0.030252, 0.038804, 0.051379, 0.076739, 0.114810, 0.207222, 0.358957", \
             "0.030297, 0.038927, 0.051552, 0.076768, 0.114637, 0.207603, 0.357480", \
             "0.030237, 0.039152, 0.051557, 0.076817, 0.114691, 0.207321, 0.357933" \
           );
         }
      }
    }
    pin(GWENY) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "GWEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "TEN";
        sdf_cond : "TEN == 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.094328, 0.101031, 0.110607, 0.129759, 0.157529, 0.223603, 0.328939", \
             "0.093941, 0.100644, 0.110220, 0.129372, 0.157143, 0.223217, 0.328553", \
             "0.093510, 0.100213, 0.109789, 0.128941, 0.156711, 0.222786, 0.328122", \
             "0.092632, 0.099336, 0.108912, 0.128064, 0.155834, 0.221908, 0.327244", \
             "0.090045, 0.096748, 0.106324, 0.125476, 0.153247, 0.219321, 0.324657", \
             "0.085733, 0.092436, 0.102012, 0.121164, 0.148934, 0.215009, 0.320344", \
             "0.080067, 0.086771, 0.096347, 0.115498, 0.143269, 0.209343, 0.314679" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.024044, 0.037476, 0.057462, 0.098213, 0.158487, 0.302719, 0.532238", \
             "0.024120, 0.037526, 0.057448, 0.098365, 0.158261, 0.301979, 0.531829", \
             "0.023963, 0.037443, 0.057434, 0.098091, 0.158226, 0.302667, 0.532171", \
             "0.024399, 0.037666, 0.057633, 0.098305, 0.158235, 0.301879, 0.532430", \
             "0.024707, 0.038148, 0.057938, 0.098447, 0.158324, 0.302701, 0.532728", \
             "0.025512, 0.038872, 0.058249, 0.098704, 0.158559, 0.302356, 0.533298", \
             "0.026693, 0.039584, 0.059155, 0.099272, 0.159013, 0.302950, 0.532870" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.134975, 0.139613, 0.146238, 0.159489, 0.178702, 0.224417, 0.297295", \
             "0.139121, 0.143759, 0.150384, 0.163634, 0.182848, 0.228562, 0.301440", \
             "0.143745, 0.148383, 0.155008, 0.168258, 0.187472, 0.233186, 0.306064", \
             "0.153152, 0.157790, 0.164415, 0.177666, 0.196879, 0.242594, 0.315472", \
             "0.180897, 0.185534, 0.192160, 0.205410, 0.224624, 0.270338, 0.343216", \
             "0.227137, 0.231775, 0.238400, 0.251651, 0.270864, 0.316579, 0.389457", \
             "0.287888, 0.292525, 0.299151, 0.312401, 0.331615, 0.377329, 0.450207" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.020909, 0.029712, 0.042422, 0.068871, 0.107815, 0.202720, 0.354826", \
             "0.020994, 0.029707, 0.042505, 0.068881, 0.107904, 0.202714, 0.354886", \
             "0.021040, 0.029804, 0.042553, 0.068822, 0.107974, 0.202882, 0.356408", \
             "0.021205, 0.029980, 0.042576, 0.068899, 0.108163, 0.203059, 0.355104", \
             "0.021596, 0.030260, 0.043073, 0.069061, 0.108063, 0.202885, 0.355527", \
             "0.022555, 0.031380, 0.043567, 0.069540, 0.108569, 0.202990, 0.355764", \
             "0.023943, 0.032105, 0.044638, 0.070141, 0.108913, 0.203090, 0.356552" \
           );
         }
      }
      timing() {
        related_pin : "TGWEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "!TEN";
        sdf_cond : "TEN == 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.086288, 0.092991, 0.102567, 0.121719, 0.149489, 0.215563, 0.320899", \
             "0.085901, 0.092604, 0.102180, 0.121332, 0.149103, 0.215177, 0.320513", \
             "0.085470, 0.092173, 0.101749, 0.120901, 0.148671, 0.214746, 0.320082", \
             "0.084592, 0.091296, 0.100872, 0.120024, 0.147794, 0.213868, 0.319204", \
             "0.082005, 0.088708, 0.098284, 0.117436, 0.145207, 0.211281, 0.316617", \
             "0.077693, 0.084396, 0.093972, 0.113124, 0.140894, 0.206969, 0.312304", \
             "0.072027, 0.078731, 0.088307, 0.107458, 0.135229, 0.201303, 0.306639" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.024105, 0.037413, 0.057527, 0.098457, 0.158293, 0.302799, 0.532137", \
             "0.024048, 0.037557, 0.057342, 0.098313, 0.158284, 0.301837, 0.532719", \
             "0.024221, 0.037502, 0.057452, 0.098442, 0.158057, 0.301751, 0.533029", \
             "0.023995, 0.037526, 0.057525, 0.098297, 0.158396, 0.302700, 0.532171", \
             "0.024163, 0.037566, 0.057424, 0.098162, 0.158122, 0.302710, 0.532918", \
             "0.024158, 0.037597, 0.057472, 0.098421, 0.158239, 0.302702, 0.532946", \
             "0.024284, 0.037828, 0.057623, 0.098498, 0.158158, 0.302768, 0.532226" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.134075, 0.138713, 0.145338, 0.158589, 0.177802, 0.223517, 0.296395", \
             "0.138221, 0.142859, 0.149484, 0.162734, 0.181948, 0.227662, 0.300540", \
             "0.142845, 0.147483, 0.154108, 0.167358, 0.186572, 0.232286, 0.305164", \
             "0.152252, 0.156890, 0.163515, 0.176766, 0.195979, 0.241694, 0.314572", \
             "0.179997, 0.184634, 0.191260, 0.204510, 0.223724, 0.269438, 0.342316", \
             "0.226237, 0.230875, 0.237500, 0.250751, 0.269964, 0.315679, 0.388557", \
             "0.286988, 0.291625, 0.298251, 0.311501, 0.330715, 0.376429, 0.449307" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.020766, 0.029757, 0.042464, 0.068808, 0.107984, 0.202811, 0.355021", \
             "0.020829, 0.029711, 0.042495, 0.068870, 0.107791, 0.202903, 0.355356", \
             "0.020918, 0.029806, 0.042535, 0.068858, 0.107924, 0.202901, 0.354930", \
             "0.021155, 0.029757, 0.042554, 0.068945, 0.107945, 0.202921, 0.354956", \
             "0.021506, 0.030143, 0.042803, 0.069125, 0.107892, 0.202915, 0.356414", \
             "0.022312, 0.030943, 0.043392, 0.069517, 0.108307, 0.202819, 0.356333", \
             "0.023495, 0.031962, 0.044201, 0.070104, 0.108666, 0.203085, 0.356050" \
           );
         }
      }
      timing() {
        related_pin : "TEN";
        timing_sense : non_unate;
        timing_type : combinational;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.247184, 0.253887, 0.263463, 0.282615, 0.310386, 0.376460, 0.481796", \
             "0.245761, 0.252464, 0.262040, 0.281192, 0.308962, 0.375036, 0.480372", \
             "0.244172, 0.250876, 0.260452, 0.279604, 0.307374, 0.373448, 0.478784", \
             "0.240942, 0.247645, 0.257221, 0.276373, 0.304143, 0.370217, 0.475553", \
             "0.231413, 0.238117, 0.247693, 0.266845, 0.294615, 0.360689, 0.466025", \
             "0.215533, 0.222236, 0.231812, 0.250964, 0.278735, 0.344809, 0.450145", \
             "0.194669, 0.201373, 0.210949, 0.230101, 0.257871, 0.323945, 0.429281" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.024071, 0.037527, 0.057470, 0.098188, 0.158576, 0.302637, 0.533410", \
             "0.024010, 0.037553, 0.057471, 0.098366, 0.158450, 0.302643, 0.533671", \
             "0.024028, 0.037502, 0.057412, 0.098209, 0.158145, 0.302545, 0.533278", \
             "0.024112, 0.037582, 0.057499, 0.098280, 0.158299, 0.302327, 0.533255", \
             "0.024085, 0.037547, 0.057336, 0.098125, 0.158208, 0.302771, 0.533136", \
             "0.024082, 0.037470, 0.057284, 0.098344, 0.158071, 0.302641, 0.533151", \
             "0.024140, 0.037641, 0.057487, 0.098278, 0.157991, 0.303049, 0.532925" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.276450, 0.281088, 0.287713, 0.300964, 0.320177, 0.365891, 0.438770", \
             "0.280388, 0.285026, 0.291651, 0.304901, 0.324115, 0.369829, 0.442707", \
             "0.284780, 0.289418, 0.296043, 0.309293, 0.328507, 0.374221, 0.447099", \
             "0.293715, 0.298353, 0.304978, 0.318229, 0.337442, 0.383157, 0.456035", \
             "0.320068, 0.324705, 0.331331, 0.344581, 0.363795, 0.409509, 0.482387", \
             "0.363988, 0.368626, 0.375251, 0.388502, 0.407715, 0.453430, 0.526308", \
             "0.421691, 0.426328, 0.432954, 0.446204, 0.465418, 0.511132, 0.584010" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.020867, 0.029839, 0.042526, 0.068832, 0.107998, 0.202873, 0.355997", \
             "0.020894, 0.029722, 0.042417, 0.068914, 0.107922, 0.202893, 0.355659", \
             "0.020975, 0.029774, 0.042515, 0.068761, 0.108062, 0.202640, 0.356166", \
             "0.020961, 0.029758, 0.042493, 0.068876, 0.107928, 0.202717, 0.357164", \
             "0.020966, 0.029782, 0.042471, 0.068909, 0.108002, 0.202606, 0.355803", \
             "0.020982, 0.029804, 0.042643, 0.068852, 0.107939, 0.202848, 0.355977", \
             "0.021071, 0.029767, 0.042512, 0.068886, 0.107976, 0.202621, 0.356727" \
           );
         }
      }
    }
    bus(Q) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.750000;
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.198142, 0.202930, 0.210591, 0.224955, 0.256875, 0.314330, 0.435626", \
             "0.197196, 0.201984, 0.209644, 0.224008, 0.255928, 0.313384, 0.434680", \
             "0.196140, 0.200928, 0.208589, 0.222953, 0.254873, 0.312329, 0.433625", \
             "0.193993, 0.198781, 0.206442, 0.220806, 0.252726, 0.310182, 0.431478", \
             "0.187661, 0.192449, 0.200110, 0.214474, 0.246394, 0.303850, 0.425145", \
             "0.177107, 0.181895, 0.189556, 0.203920, 0.235840, 0.293296, 0.414592", \
             "0.163242, 0.168030, 0.175691, 0.190055, 0.221975, 0.279431, 0.400726" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.016276, 0.026872, 0.044431, 0.078242, 0.155750, 0.295962, 0.592719", \
             "0.016253, 0.026877, 0.044461, 0.078449, 0.155820, 0.295733, 0.592893", \
             "0.016335, 0.026867, 0.044371, 0.078488, 0.155721, 0.295679, 0.592807", \
             "0.016375, 0.026923, 0.044419, 0.078335, 0.155713, 0.295363, 0.593467", \
             "0.016285, 0.026873, 0.044284, 0.078263, 0.155681, 0.295261, 0.594045", \
             "0.016268, 0.026743, 0.044249, 0.078187, 0.155728, 0.295693, 0.593621", \
             "0.016222, 0.026818, 0.044361, 0.078262, 0.155276, 0.296168, 0.592692" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.232291, 0.235604, 0.240904, 0.250842, 0.272926, 0.312678, 0.396598", \
             "0.231345, 0.234658, 0.239958, 0.249896, 0.271980, 0.311732, 0.395652", \
             "0.230290, 0.233602, 0.238902, 0.248840, 0.270925, 0.310676, 0.394597", \
             "0.228142, 0.231455, 0.236755, 0.246693, 0.268777, 0.308529, 0.392449", \
             "0.221810, 0.225123, 0.230423, 0.240361, 0.262445, 0.302197, 0.386117", \
             "0.211257, 0.214569, 0.219869, 0.229807, 0.251892, 0.291643, 0.375564", \
             "0.197391, 0.200704, 0.206004, 0.215942, 0.238026, 0.277778, 0.361698" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.016230, 0.022594, 0.032586, 0.052074, 0.097420, 0.181323, 0.360214", \
             "0.016180, 0.022461, 0.032600, 0.052128, 0.097496, 0.181249, 0.360368", \
             "0.016274, 0.022470, 0.032606, 0.052130, 0.097452, 0.181241, 0.360449", \
             "0.016167, 0.022426, 0.032950, 0.052180, 0.097380, 0.181241, 0.360501", \
             "0.016215, 0.022554, 0.032824, 0.052131, 0.097529, 0.181327, 0.360183", \
             "0.016163, 0.022541, 0.032695, 0.052177, 0.097552, 0.181234, 0.360331", \
             "0.016265, 0.023114, 0.032781, 0.052201, 0.097412, 0.181240, 0.360364" \
           );
         }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.404006, 0.422705, 0.452622, 0.508718, 0.633375, 0.857757, 1.331452");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
    }
    bus(QI) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.750000;
      memory_read() {
        address : A;
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b0 && EMA[0]== 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.256836, 0.261624, 0.269285, 0.283649, 0.315569, 0.373025, 0.494321", \
             "0.255890, 0.260678, 0.268339, 0.282703, 0.314623, 0.372079, 0.493375", \
             "0.254835, 0.259623, 0.267284, 0.281648, 0.313568, 0.371024, 0.492319", \
             "0.252688, 0.257476, 0.265137, 0.279501, 0.311420, 0.368876, 0.490172", \
             "0.246356, 0.251144, 0.258804, 0.273168, 0.305088, 0.362544, 0.483840", \
             "0.235802, 0.240590, 0.248251, 0.262615, 0.294535, 0.351991, 0.473286", \
             "0.221937, 0.226725, 0.234385, 0.248749, 0.280669, 0.338125, 0.459421" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.024403, 0.034575, 0.051447, 0.083424, 0.157355, 0.294221, 0.587170", \
             "0.024195, 0.034719, 0.051368, 0.083559, 0.157442, 0.294604, 0.588672", \
             "0.024324, 0.034637, 0.051658, 0.083579, 0.157256, 0.294681, 0.589068", \
             "0.024247, 0.034698, 0.051257, 0.083484, 0.157595, 0.294743, 0.588028", \
             "0.024279, 0.034676, 0.051401, 0.083531, 0.157577, 0.294636, 0.589028", \
             "0.024296, 0.034629, 0.051359, 0.083462, 0.157541, 0.294163, 0.587975", \
             "0.024184, 0.034772, 0.051375, 0.083665, 0.157272, 0.294652, 0.587514" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.254646, 0.257959, 0.263259, 0.273197, 0.295281, 0.335033, 0.418953", \
             "0.253700, 0.257013, 0.262313, 0.272251, 0.294335, 0.334087, 0.418007", \
             "0.252645, 0.255957, 0.261258, 0.271196, 0.293280, 0.333032, 0.416952", \
             "0.250498, 0.253810, 0.259111, 0.269048, 0.291133, 0.330884, 0.414805", \
             "0.244165, 0.247478, 0.252778, 0.262716, 0.284800, 0.324552, 0.408472", \
             "0.233612, 0.236924, 0.242225, 0.252163, 0.274247, 0.313999, 0.397919", \
             "0.219746, 0.223059, 0.228359, 0.238297, 0.260381, 0.300133, 0.384053" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.027740, 0.035484, 0.046515, 0.066535, 0.109876, 0.189160, 0.362738", \
             "0.027848, 0.035318, 0.046695, 0.066547, 0.109699, 0.189231, 0.362514", \
             "0.027723, 0.035371, 0.046598, 0.066444, 0.109806, 0.189468, 0.362561", \
             "0.027717, 0.035190, 0.046533, 0.066328, 0.109919, 0.189417, 0.361962", \
             "0.027903, 0.035472, 0.046481, 0.066524, 0.109867, 0.189253, 0.362308", \
             "0.027563, 0.035308, 0.046523, 0.066313, 0.109836, 0.189462, 0.362843", \
             "0.027739, 0.035260, 0.046422, 0.066495, 0.109857, 0.189165, 0.362776" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b0 && EMA[0]== 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.297080, 0.301868, 0.309528, 0.323892, 0.355812, 0.413268, 0.534564", \
             "0.296133, 0.300921, 0.308582, 0.322946, 0.354866, 0.412322, 0.533618", \
             "0.295078, 0.299866, 0.307527, 0.321891, 0.353811, 0.411267, 0.532562", \
             "0.292931, 0.297719, 0.305380, 0.319744, 0.351664, 0.409119, 0.530415", \
             "0.286599, 0.291387, 0.299047, 0.313411, 0.345331, 0.402787, 0.524083", \
             "0.276045, 0.280833, 0.288494, 0.302858, 0.334778, 0.392234, 0.513529", \
             "0.262180, 0.266968, 0.274628, 0.288992, 0.320912, 0.378368, 0.499664" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.024403, 0.034575, 0.051447, 0.083424, 0.157355, 0.294221, 0.587170", \
             "0.024195, 0.034719, 0.051368, 0.083559, 0.157442, 0.294604, 0.588672", \
             "0.024324, 0.034637, 0.051658, 0.083579, 0.157256, 0.294681, 0.589068", \
             "0.024247, 0.034698, 0.051257, 0.083484, 0.157595, 0.294743, 0.588028", \
             "0.024279, 0.034676, 0.051401, 0.083531, 0.157577, 0.294636, 0.589028", \
             "0.024296, 0.034629, 0.051359, 0.083462, 0.157541, 0.294163, 0.587975", \
             "0.024184, 0.034772, 0.051375, 0.083665, 0.157272, 0.294652, 0.587514" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.294889, 0.298202, 0.303502, 0.313440, 0.335524, 0.375276, 0.459196", \
             "0.293943, 0.297256, 0.302556, 0.312494, 0.334578, 0.374330, 0.458250", \
             "0.292888, 0.296200, 0.301501, 0.311439, 0.333523, 0.373275, 0.457195", \
             "0.290741, 0.294053, 0.299354, 0.309291, 0.331376, 0.371127, 0.455048", \
             "0.284408, 0.287721, 0.293021, 0.302959, 0.325044, 0.364795, 0.448715", \
             "0.273855, 0.277167, 0.282468, 0.292406, 0.314490, 0.354242, 0.438162", \
             "0.259989, 0.263302, 0.268602, 0.278540, 0.300625, 0.340376, 0.424296" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.027740, 0.035484, 0.046515, 0.066535, 0.109876, 0.189160, 0.362738", \
             "0.027848, 0.035318, 0.046695, 0.066547, 0.109699, 0.189231, 0.362514", \
             "0.027723, 0.035371, 0.046598, 0.066444, 0.109806, 0.189468, 0.362561", \
             "0.027717, 0.035190, 0.046533, 0.066328, 0.109919, 0.189417, 0.361962", \
             "0.027903, 0.035472, 0.046481, 0.066524, 0.109867, 0.189253, 0.362308", \
             "0.027563, 0.035308, 0.046523, 0.066313, 0.109836, 0.189462, 0.362843", \
             "0.027739, 0.035260, 0.046422, 0.066495, 0.109857, 0.189165, 0.362776" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b1 && EMA[0]== 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.348020, 0.352808, 0.360468, 0.374832, 0.406752, 0.464208, 0.585504", \
             "0.347074, 0.351862, 0.359522, 0.373886, 0.405806, 0.463262, 0.584558", \
             "0.346018, 0.350806, 0.358467, 0.372831, 0.404751, 0.462207, 0.583503", \
             "0.343871, 0.348659, 0.356320, 0.370684, 0.402604, 0.460060, 0.581356", \
             "0.337539, 0.342327, 0.349988, 0.364352, 0.396272, 0.453727, 0.575023", \
             "0.326985, 0.331773, 0.339434, 0.353798, 0.385718, 0.443174, 0.564470", \
             "0.313120, 0.317908, 0.325569, 0.339933, 0.371852, 0.429308, 0.550604" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.024403, 0.034575, 0.051447, 0.083424, 0.157355, 0.294221, 0.587170", \
             "0.024195, 0.034719, 0.051368, 0.083559, 0.157442, 0.294604, 0.588672", \
             "0.024324, 0.034637, 0.051658, 0.083579, 0.157256, 0.294681, 0.589068", \
             "0.024247, 0.034698, 0.051257, 0.083484, 0.157595, 0.294743, 0.588028", \
             "0.024279, 0.034676, 0.051401, 0.083531, 0.157577, 0.294636, 0.589028", \
             "0.024296, 0.034629, 0.051359, 0.083462, 0.157541, 0.294163, 0.587975", \
             "0.024184, 0.034772, 0.051375, 0.083665, 0.157272, 0.294652, 0.587514" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.345830, 0.349142, 0.354442, 0.364380, 0.386465, 0.426216, 0.510137", \
             "0.344883, 0.348196, 0.353496, 0.363434, 0.385518, 0.425270, 0.509190", \
             "0.343828, 0.347141, 0.352441, 0.362379, 0.384463, 0.424215, 0.508135", \
             "0.341681, 0.344994, 0.350294, 0.360232, 0.382316, 0.422068, 0.505988", \
             "0.335349, 0.338661, 0.343962, 0.353899, 0.375984, 0.415735, 0.499656", \
             "0.324795, 0.328108, 0.333408, 0.343346, 0.365430, 0.405182, 0.489102", \
             "0.310930, 0.314242, 0.319543, 0.329480, 0.351565, 0.391316, 0.475237" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.027740, 0.035484, 0.046515, 0.066535, 0.109876, 0.189160, 0.362738", \
             "0.027848, 0.035318, 0.046695, 0.066547, 0.109699, 0.189231, 0.362514", \
             "0.027723, 0.035371, 0.046598, 0.066444, 0.109806, 0.189468, 0.362561", \
             "0.027717, 0.035190, 0.046533, 0.066328, 0.109919, 0.189417, 0.361962", \
             "0.027903, 0.035472, 0.046481, 0.066524, 0.109867, 0.189253, 0.362308", \
             "0.027563, 0.035308, 0.046523, 0.066313, 0.109836, 0.189462, 0.362843", \
             "0.027739, 0.035260, 0.046422, 0.066495, 0.109857, 0.189165, 0.362776" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b1 && EMA[0]== 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.366299, 0.371087, 0.378747, 0.393111, 0.425031, 0.482487, 0.603783", \
             "0.365352, 0.370140, 0.377801, 0.392165, 0.424085, 0.481541, 0.602837", \
             "0.364297, 0.369085, 0.376746, 0.391110, 0.423030, 0.480486, 0.601782", \
             "0.362150, 0.366938, 0.374599, 0.388963, 0.420883, 0.478339, 0.599634", \
             "0.355818, 0.360606, 0.368266, 0.382630, 0.414550, 0.472006, 0.593302", \
             "0.345264, 0.350052, 0.357713, 0.372077, 0.403997, 0.461453, 0.582748", \
             "0.331399, 0.336187, 0.343847, 0.358211, 0.390131, 0.447587, 0.568883" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.024403, 0.034575, 0.051447, 0.083424, 0.157355, 0.294221, 0.587170", \
             "0.024195, 0.034719, 0.051368, 0.083559, 0.157442, 0.294604, 0.588672", \
             "0.024324, 0.034637, 0.051658, 0.083579, 0.157256, 0.294681, 0.589068", \
             "0.024247, 0.034698, 0.051257, 0.083484, 0.157595, 0.294743, 0.588028", \
             "0.024279, 0.034676, 0.051401, 0.083531, 0.157577, 0.294636, 0.589028", \
             "0.024296, 0.034629, 0.051359, 0.083462, 0.157541, 0.294163, 0.587975", \
             "0.024184, 0.034772, 0.051375, 0.083665, 0.157272, 0.294652, 0.587514" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.364108, 0.367421, 0.372721, 0.382659, 0.404743, 0.444495, 0.528415", \
             "0.363162, 0.366475, 0.371775, 0.381713, 0.403797, 0.443549, 0.527469", \
             "0.362107, 0.365420, 0.370720, 0.380658, 0.402742, 0.442494, 0.526414", \
             "0.359960, 0.363272, 0.368573, 0.378511, 0.400595, 0.440347, 0.524267", \
             "0.353628, 0.356940, 0.362240, 0.372178, 0.394263, 0.434014, 0.517935", \
             "0.343074, 0.346386, 0.351687, 0.361625, 0.383709, 0.423461, 0.507381", \
             "0.329209, 0.332521, 0.337821, 0.347759, 0.369844, 0.409595, 0.493516" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.027740, 0.035484, 0.046515, 0.066535, 0.109876, 0.189160, 0.362738", \
             "0.027848, 0.035318, 0.046695, 0.066547, 0.109699, 0.189231, 0.362514", \
             "0.027723, 0.035371, 0.046598, 0.066444, 0.109806, 0.189468, 0.362561", \
             "0.027717, 0.035190, 0.046533, 0.066328, 0.109919, 0.189417, 0.361962", \
             "0.027903, 0.035472, 0.046481, 0.066524, 0.109867, 0.189253, 0.362308", \
             "0.027563, 0.035308, 0.046523, 0.066313, 0.109836, 0.189462, 0.362843", \
             "0.027739, 0.035260, 0.046422, 0.066495, 0.109857, 0.189165, 0.362776" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b0 && EMA[0]== 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.024403, 0.034575, 0.051447, 0.083424, 0.157355, 0.294221, 0.587170", \
             "0.024195, 0.034719, 0.051368, 0.083559, 0.157442, 0.294604, 0.588672", \
             "0.024324, 0.034637, 0.051658, 0.083579, 0.157256, 0.294681, 0.589068", \
             "0.024247, 0.034698, 0.051257, 0.083484, 0.157595, 0.294743, 0.588028", \
             "0.024279, 0.034676, 0.051401, 0.083531, 0.157577, 0.294636, 0.589028", \
             "0.024296, 0.034629, 0.051359, 0.083462, 0.157541, 0.294163, 0.587975", \
             "0.024184, 0.034772, 0.051375, 0.083665, 0.157272, 0.294652, 0.587514" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.027740, 0.035484, 0.046515, 0.066535, 0.109876, 0.189160, 0.362738", \
             "0.027848, 0.035318, 0.046695, 0.066547, 0.109699, 0.189231, 0.362514", \
             "0.027723, 0.035371, 0.046598, 0.066444, 0.109806, 0.189468, 0.362561", \
             "0.027717, 0.035190, 0.046533, 0.066328, 0.109919, 0.189417, 0.361962", \
             "0.027903, 0.035472, 0.046481, 0.066524, 0.109867, 0.189253, 0.362308", \
             "0.027563, 0.035308, 0.046523, 0.066313, 0.109836, 0.189462, 0.362843", \
             "0.027739, 0.035260, 0.046422, 0.066495, 0.109857, 0.189165, 0.362776" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b0 && EMA[0]== 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.024403, 0.034575, 0.051447, 0.083424, 0.157355, 0.294221, 0.587170", \
             "0.024195, 0.034719, 0.051368, 0.083559, 0.157442, 0.294604, 0.588672", \
             "0.024324, 0.034637, 0.051658, 0.083579, 0.157256, 0.294681, 0.589068", \
             "0.024247, 0.034698, 0.051257, 0.083484, 0.157595, 0.294743, 0.588028", \
             "0.024279, 0.034676, 0.051401, 0.083531, 0.157577, 0.294636, 0.589028", \
             "0.024296, 0.034629, 0.051359, 0.083462, 0.157541, 0.294163, 0.587975", \
             "0.024184, 0.034772, 0.051375, 0.083665, 0.157272, 0.294652, 0.587514" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.027740, 0.035484, 0.046515, 0.066535, 0.109876, 0.189160, 0.362738", \
             "0.027848, 0.035318, 0.046695, 0.066547, 0.109699, 0.189231, 0.362514", \
             "0.027723, 0.035371, 0.046598, 0.066444, 0.109806, 0.189468, 0.362561", \
             "0.027717, 0.035190, 0.046533, 0.066328, 0.109919, 0.189417, 0.361962", \
             "0.027903, 0.035472, 0.046481, 0.066524, 0.109867, 0.189253, 0.362308", \
             "0.027563, 0.035308, 0.046523, 0.066313, 0.109836, 0.189462, 0.362843", \
             "0.027739, 0.035260, 0.046422, 0.066495, 0.109857, 0.189165, 0.362776" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b1 && EMA[0]== 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.024403, 0.034575, 0.051447, 0.083424, 0.157355, 0.294221, 0.587170", \
             "0.024195, 0.034719, 0.051368, 0.083559, 0.157442, 0.294604, 0.588672", \
             "0.024324, 0.034637, 0.051658, 0.083579, 0.157256, 0.294681, 0.589068", \
             "0.024247, 0.034698, 0.051257, 0.083484, 0.157595, 0.294743, 0.588028", \
             "0.024279, 0.034676, 0.051401, 0.083531, 0.157577, 0.294636, 0.589028", \
             "0.024296, 0.034629, 0.051359, 0.083462, 0.157541, 0.294163, 0.587975", \
             "0.024184, 0.034772, 0.051375, 0.083665, 0.157272, 0.294652, 0.587514" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.027740, 0.035484, 0.046515, 0.066535, 0.109876, 0.189160, 0.362738", \
             "0.027848, 0.035318, 0.046695, 0.066547, 0.109699, 0.189231, 0.362514", \
             "0.027723, 0.035371, 0.046598, 0.066444, 0.109806, 0.189468, 0.362561", \
             "0.027717, 0.035190, 0.046533, 0.066328, 0.109919, 0.189417, 0.361962", \
             "0.027903, 0.035472, 0.046481, 0.066524, 0.109867, 0.189253, 0.362308", \
             "0.027563, 0.035308, 0.046523, 0.066313, 0.109836, 0.189462, 0.362843", \
             "0.027739, 0.035260, 0.046422, 0.066495, 0.109857, 0.189165, 0.362776" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b1 && EMA[0]== 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.024403, 0.034575, 0.051447, 0.083424, 0.157355, 0.294221, 0.587170", \
             "0.024195, 0.034719, 0.051368, 0.083559, 0.157442, 0.294604, 0.588672", \
             "0.024324, 0.034637, 0.051658, 0.083579, 0.157256, 0.294681, 0.589068", \
             "0.024247, 0.034698, 0.051257, 0.083484, 0.157595, 0.294743, 0.588028", \
             "0.024279, 0.034676, 0.051401, 0.083531, 0.157577, 0.294636, 0.589028", \
             "0.024296, 0.034629, 0.051359, 0.083462, 0.157541, 0.294163, 0.587975", \
             "0.024184, 0.034772, 0.051375, 0.083665, 0.157272, 0.294652, 0.587514" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.027740, 0.035484, 0.046515, 0.066535, 0.109876, 0.189160, 0.362738", \
             "0.027848, 0.035318, 0.046695, 0.066547, 0.109699, 0.189231, 0.362514", \
             "0.027723, 0.035371, 0.046598, 0.066444, 0.109806, 0.189468, 0.362561", \
             "0.027717, 0.035190, 0.046533, 0.066328, 0.109919, 0.189417, 0.361962", \
             "0.027903, 0.035472, 0.046481, 0.066524, 0.109867, 0.189253, 0.362308", \
             "0.027563, 0.035308, 0.046523, 0.066313, 0.109836, 0.189462, 0.362843", \
             "0.027739, 0.035260, 0.046422, 0.066495, 0.109857, 0.189165, 0.362776" \
           );
         }
      }
      timing() {
        related_pin : "RETN";
        timing_type  : clear;
        timing_sense : positive_unate;
          cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
            index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
            index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
            values ( \
              "0.432733, 0.438644, 0.448102, 0.465836, 0.505245, 0.576182, 0.725936", \
              "0.435267, 0.441179, 0.450637, 0.468371, 0.507780, 0.578716, 0.728470", \
              "0.438094, 0.444005, 0.453464, 0.471198, 0.510607, 0.581543, 0.731297", \
              "0.443845, 0.449757, 0.459215, 0.476949, 0.516358, 0.587294, 0.737049", \
              "0.460807, 0.466718, 0.476177, 0.493911, 0.533320, 0.604256, 0.754010", \
              "0.489076, 0.494988, 0.504446, 0.522180, 0.561589, 0.632525, 0.782279", \
              "0.526216, 0.532127, 0.541586, 0.559320, 0.598729, 0.669665, 0.819419" \
            );
          }
          fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
            index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
            index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
            values ( \
              "0.063862, 0.069559, 0.078910, 0.096290, 0.133702, 0.204453, 0.356877", \
              "0.064046, 0.069569, 0.079001, 0.096077, 0.133713, 0.202722, 0.356857", \
              "0.064005, 0.069563, 0.078998, 0.096064, 0.133925, 0.203772, 0.356140", \
              "0.064029, 0.069496, 0.078922, 0.095986, 0.133803, 0.202815, 0.357016", \
              "0.064398, 0.069495, 0.078904, 0.095998, 0.133812, 0.203753, 0.356815", \
              "0.063715, 0.069575, 0.078870, 0.095904, 0.133717, 0.202340, 0.356676", \
              "0.064131, 0.069501, 0.078648, 0.095837, 0.133488, 0.203663, 0.356639" \
            );
          }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.414114, 0.435304, 0.469209, 0.532780, 0.674050, 0.928335, 1.465159");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.014025, 0.014025, 0.014025, 0.014025, 0.014025, 0.014025, 0.014025");
        }
      }
    }
    pin(PENY) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.201015, 0.207718, 0.217294, 0.236446, 0.264216, 0.330290, 0.435626", \
             "0.200068, 0.206772, 0.216348, 0.235500, 0.263270, 0.329344, 0.434680", \
             "0.199013, 0.205716, 0.215292, 0.234444, 0.262215, 0.328289, 0.433625", \
             "0.196866, 0.203569, 0.213145, 0.232297, 0.260067, 0.326142, 0.431478", \
             "0.190534, 0.197237, 0.206813, 0.225965, 0.253735, 0.319810, 0.425145", \
             "0.179980, 0.186683, 0.196259, 0.215411, 0.243182, 0.309256, 0.414592", \
             "0.166115, 0.172818, 0.182394, 0.201546, 0.229316, 0.295390, 0.400726" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.031914, 0.046963, 0.069010, 0.114649, 0.181118, 0.340553, 0.595537", \
             "0.031998, 0.046938, 0.069260, 0.114641, 0.181139, 0.340304, 0.595675", \
             "0.032011, 0.047023, 0.069128, 0.114702, 0.180998, 0.340980, 0.595749", \
             "0.031942, 0.046990, 0.069207, 0.114732, 0.181123, 0.340838, 0.596151", \
             "0.031898, 0.046952, 0.069292, 0.114464, 0.181136, 0.340899, 0.595797", \
             "0.031962, 0.046992, 0.069253, 0.114504, 0.180999, 0.340569, 0.596425", \
             "0.031906, 0.046935, 0.069168, 0.114588, 0.181336, 0.340649, 0.595037" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.234279, 0.238916, 0.245542, 0.258792, 0.278006, 0.323720, 0.396598", \
             "0.233333, 0.237970, 0.244595, 0.257846, 0.277059, 0.322774, 0.395652", \
             "0.232277, 0.236915, 0.243540, 0.256791, 0.276004, 0.321718, 0.394597", \
             "0.230130, 0.234768, 0.241393, 0.254644, 0.273857, 0.319571, 0.392449", \
             "0.223798, 0.228436, 0.235061, 0.248311, 0.267525, 0.313239, 0.386117", \
             "0.213244, 0.217882, 0.224507, 0.237758, 0.256971, 0.302685, 0.375564", \
             "0.199379, 0.204016, 0.210642, 0.223892, 0.243106, 0.288820, 0.361698" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.023789, 0.032660, 0.045756, 0.072637, 0.112309, 0.208633, 0.362630", \
             "0.023789, 0.032710, 0.045765, 0.072643, 0.112212, 0.208460, 0.362835", \
             "0.023846, 0.032812, 0.045779, 0.072497, 0.112329, 0.208701, 0.362923", \
             "0.023808, 0.032768, 0.045746, 0.072468, 0.112248, 0.208289, 0.362762", \
             "0.023922, 0.032903, 0.045808, 0.072563, 0.112252, 0.208487, 0.362919", \
             "0.023964, 0.032886, 0.045897, 0.072676, 0.112428, 0.208512, 0.362722", \
             "0.024065, 0.033092, 0.045990, 0.072783, 0.112389, 0.208900, 0.363010" \
           );
         }
      }
    }
    pin(CLK) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.036074;
      clock : true;
      max_transition : 1.000;
      min_pulse_width_high : 0.039;
      min_pulse_width_low : 0.037;
      min_period : 0.752;
      minimum_period() {
        constraint : 0.752;
        when : "(!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq0andEMA0eq0";
      }
      minimum_period() {
        constraint : 0.792;
        when : "(!EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq0andEMA0eq1";
      }
      minimum_period() {
        constraint : 0.843;
        when : "(!EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq1andEMA0eq0";
      }
      minimum_period() {
        constraint : 0.861;
        when : "(!EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq1andEMA0eq1";
      }
      minimum_period() {
        constraint : 999.000;
        when : "(EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq0andEMA0eq0";
      }
      minimum_period() {
        constraint : 999.001;
        when : "(EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq0andEMA0eq1";
      }
      minimum_period() {
        constraint : 999.002;
        when : "(EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq1andEMA0eq0";
      }
      minimum_period() {
        constraint : 999.003;
        when : "(EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq1andEMA0eq1";
      }

      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("21.227394, 21.227394, 21.227394, 21.227394, 21.227394, 21.227394, 21.227394");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.202278, 0.202278, 0.202278, 0.202278, 0.202278, 0.202278, 0.202278");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (!EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("21.747702, 21.747702, 21.747702, 21.747702, 21.747702, 21.747702, 21.747702");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.202278, 0.202278, 0.202278, 0.202278, 0.202278, 0.202278, 0.202278");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (!EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("22.364522, 22.364522, 22.364522, 22.364522, 22.364522, 22.364522, 22.364522");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.202278, 0.202278, 0.202278, 0.202278, 0.202278, 0.202278, 0.202278");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (!EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("22.846800, 22.846800, 22.846800, 22.846800, 22.846800, 22.846800, 22.846800");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.202278, 0.202278, 0.202278, 0.202278, 0.202278, 0.202278, 0.202278");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("23.368306, 23.368306, 23.368306, 23.368306, 23.368306, 23.368306, 23.368306");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.213797, 0.213797, 0.213797, 0.213797, 0.213797, 0.213797, 0.213797");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("23.484794, 23.484794, 23.484794, 23.484794, 23.484794, 23.484794, 23.484794");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.202903, 0.202903, 0.202903, 0.202903, 0.202903, 0.202903, 0.202903");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("23.965398, 23.965398, 23.965398, 23.965398, 23.965398, 23.965398, 23.965398");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.200599, 0.200599, 0.200599, 0.200599, 0.200599, 0.200599, 0.200599");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("23.713050, 23.713050, 23.713050, 23.713050, 23.713050, 23.713050, 23.713050");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.198982, 0.198982, 0.198982, 0.198982, 0.198982, 0.198982, 0.198982");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("28.426611, 28.426611, 28.426611, 28.426611, 28.426611, 28.426611, 28.426611");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.202486, 0.202486, 0.202486, 0.202486, 0.202486, 0.202486, 0.202486");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (!EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("29.395887, 29.395887, 29.395887, 29.395887, 29.395887, 29.395887, 29.395887");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.202486, 0.202486, 0.202486, 0.202486, 0.202486, 0.202486, 0.202486");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (!EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("29.887170, 29.887170, 29.887170, 29.887170, 29.887170, 29.887170, 29.887170");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.202486, 0.202486, 0.202486, 0.202486, 0.202486, 0.202486, 0.202486");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (!EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("30.527843, 30.527843, 30.527843, 30.527843, 30.527843, 30.527843, 30.527843");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.202486, 0.202486, 0.202486, 0.202486, 0.202486, 0.202486, 0.202486");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("31.699915, 31.699915, 31.699915, 31.699915, 31.699915, 31.699915, 31.699915");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.201202, 0.201202, 0.201202, 0.201202, 0.201202, 0.201202, 0.201202");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("31.348288, 31.348288, 31.348288, 31.348288, 31.348288, 31.348288, 31.348288");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.201681, 0.201681, 0.201681, 0.201681, 0.201681, 0.201681, 0.201681");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("31.771450, 31.771450, 31.771450, 31.771450, 31.771450, 31.771450, 31.771450");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.200747, 0.200747, 0.200747, 0.200747, 0.200747, 0.200747, 0.200747");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("32.308670, 32.308670, 32.308670, 32.308670, 32.308670, 32.308670, 32.308670");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.200423, 0.200423, 0.200423, 0.200423, 0.200423, 0.200423, 0.200423");
        }
      }
      internal_power() {
        /* CLK de-select power table  */
        related_pg_pin : "VDDPE";
        when : "RETN & ((CEN & TEN) + (TCEN & !TEN))";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.071314, 0.071314, 0.071314, 0.071314, 0.071314, 0.071314, 0.071314");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.177393, 0.177393, 0.177393, 0.177393, 0.177393, 0.177393, 0.177393");
        }
      }
    }
    pin(CEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.004021;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.070258, 0.071972, 0.073882, 0.077770, 0.089235, 0.108344, 0.133449", \
          "0.072560, 0.074255, 0.076145, 0.079991, 0.091334, 0.110238, 0.135073", \
          "0.075128, 0.076802, 0.078669, 0.082469, 0.093674, 0.112349, 0.136885", \
          "0.080351, 0.081983, 0.083804, 0.087509, 0.098435, 0.116646, 0.140570", \
          "0.095755, 0.097265, 0.098948, 0.102374, 0.112477, 0.129316, 0.151438", \
          "0.121429, 0.122733, 0.124188, 0.127149, 0.135881, 0.150433, 0.169552", \
          "0.155158, 0.156194, 0.157349, 0.159698, 0.166628, 0.178176, 0.193349" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.069839, 0.072240, 0.074918, 0.080365, 0.096431, 0.123208, 0.158386", \
          "0.072141, 0.074523, 0.077181, 0.082587, 0.098529, 0.125101, 0.160010", \
          "0.074709, 0.077070, 0.079705, 0.085064, 0.100870, 0.127213, 0.161822", \
          "0.079932, 0.082252, 0.084840, 0.090104, 0.105631, 0.131509, 0.165507", \
          "0.095336, 0.097533, 0.099984, 0.104969, 0.119673, 0.144179, 0.176375", \
          "0.121010, 0.123002, 0.125224, 0.129744, 0.143076, 0.165296, 0.194489", \
          "0.154739, 0.156462, 0.158384, 0.162293, 0.173823, 0.193040, 0.218286" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.075454, 0.074409, 0.073244, 0.070872, 0.063878, 0.052222, 0.036907", \
          "0.077219, 0.076174, 0.075009, 0.072637, 0.065643, 0.053987, 0.038672", \
          "0.079188, 0.078143, 0.076977, 0.074606, 0.067612, 0.055955, 0.040641", \
          "0.083193, 0.082148, 0.080982, 0.078611, 0.071617, 0.059960, 0.044646", \
          "0.095005, 0.093960, 0.092794, 0.090423, 0.083429, 0.071772, 0.056458", \
          "0.114691, 0.113646, 0.112480, 0.110109, 0.103115, 0.091458, 0.076144", \
          "0.140555, 0.139509, 0.138344, 0.135972, 0.128978, 0.117322, 0.102008" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.075036, 0.074678, 0.074279, 0.073467, 0.071074, 0.067085, 0.061844", \
          "0.076801, 0.076443, 0.076044, 0.075232, 0.072839, 0.068850, 0.063609", \
          "0.078769, 0.078411, 0.078013, 0.077201, 0.074808, 0.070819, 0.065578", \
          "0.082774, 0.082417, 0.082018, 0.081206, 0.078813, 0.074824, 0.069583", \
          "0.094586, 0.094228, 0.093829, 0.093018, 0.090624, 0.086636, 0.081395", \
          "0.114272, 0.113914, 0.113516, 0.112704, 0.110311, 0.106322, 0.101081", \
          "0.140136, 0.139778, 0.139379, 0.138568, 0.136174, 0.132185, 0.126945" \
        );
        }
      }
      /* RETN(R) to CEN(F) HD */
      timing() {
        related_pin : RETN;
        timing_type : non_seq_hold_rising;
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.265855, 0.264509, 0.263007, 0.259952, 0.250941, 0.235924, 0.216193", \
          "0.265855, 0.264509, 0.263007, 0.259952, 0.250941, 0.235924, 0.216193", \
          "0.265855, 0.264509, 0.263007, 0.259952, 0.250941, 0.235924, 0.216193", \
          "0.265855, 0.264509, 0.263007, 0.259952, 0.250941, 0.235924, 0.216193", \
          "0.265855, 0.264509, 0.263007, 0.259952, 0.250941, 0.235924, 0.216193", \
          "0.265855, 0.264509, 0.263007, 0.259952, 0.250941, 0.235924, 0.216193", \
          "0.265855, 0.264509, 0.263007, 0.259952, 0.250941, 0.235924, 0.216193" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.078264, 0.079119, 0.080073, 0.082014, 0.087739, 0.097280, 0.109816");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.041616, 0.042461, 0.043404, 0.045321, 0.050976, 0.060401, 0.072784");
        }
      }
    }
    bus(WEN) {
      bus_type : sram_512w_32b_120mhz_wwm_WRITE;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.028051;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.087769, 0.087382, 0.086951, 0.086074, 0.083486, 0.079174, 0.073508", \
          "0.088715, 0.088328, 0.087897, 0.087020, 0.084432, 0.080120, 0.074455", \
          "0.089770, 0.089384, 0.088952, 0.088075, 0.085488, 0.081175, 0.075510", \
          "0.091917, 0.091531, 0.091100, 0.090222, 0.087635, 0.083323, 0.077657", \
          "0.098250, 0.097863, 0.097432, 0.096554, 0.093967, 0.089655, 0.083989", \
          "0.108803, 0.108417, 0.107985, 0.107108, 0.104521, 0.100208, 0.094543", \
          "0.122669, 0.122282, 0.121851, 0.120973, 0.118386, 0.114074, 0.108408" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.014158, 0.018303, 0.022927, 0.032335, 0.060079, 0.106320, 0.167070", \
          "0.015104, 0.019249, 0.023873, 0.033281, 0.061025, 0.107266, 0.168016", \
          "0.016159, 0.020305, 0.024929, 0.034336, 0.062081, 0.108321, 0.169072", \
          "0.018306, 0.022452, 0.027076, 0.036484, 0.064228, 0.110468, 0.171219", \
          "0.024638, 0.028784, 0.033408, 0.042816, 0.070560, 0.116801, 0.177551", \
          "0.035192, 0.039338, 0.043962, 0.053369, 0.081114, 0.127354, 0.188105", \
          "0.049057, 0.053203, 0.057827, 0.067235, 0.094979, 0.141220, 0.201970" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.046505, 0.046892, 0.047323, 0.048200, 0.050788, 0.055100, 0.060766", \
          "0.046915, 0.047264, 0.047655, 0.048449, 0.050790, 0.054692, 0.059819", \
          "0.047371, 0.047680, 0.048025, 0.048726, 0.050793, 0.054238, 0.058764", \
          "0.048300, 0.048526, 0.048777, 0.049289, 0.050798, 0.053313, 0.056617", \
          "0.051040, 0.051019, 0.050997, 0.050950, 0.050813, 0.050585, 0.050285", \
          "0.055606, 0.055176, 0.054696, 0.053719, 0.050839, 0.046038, 0.039731", \
          "0.061605, 0.060636, 0.059556, 0.057357, 0.050872, 0.040065, 0.025866" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.116614, 0.112468, 0.107844, 0.098437, 0.070692, 0.024452, 0.000000", \
          "0.117023, 0.112841, 0.108176, 0.098685, 0.070695, 0.024044, 0.000000", \
          "0.117480, 0.113257, 0.108546, 0.098962, 0.070697, 0.023590, 0.000000", \
          "0.118409, 0.114102, 0.109298, 0.099525, 0.070702, 0.022665, 0.000000", \
          "0.121149, 0.116596, 0.111518, 0.101187, 0.070718, 0.019937, 0.000000", \
          "0.125715, 0.120752, 0.115217, 0.103955, 0.070743, 0.015390, 0.000000", \
          "0.131714, 0.126213, 0.120077, 0.107593, 0.070777, 0.019864, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("1.399384, 1.401487, 1.403831, 1.408601, 1.422669, 1.446115, 1.476918");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("1.429940, 1.430343, 1.430793, 1.431709, 1.434409, 1.438908, 1.444820");
        }
      }
    }
    bus(A) {
      bus_type : sram_512w_32b_120mhz_wwm_ADDRESS;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.004915;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.175493, 0.176058, 0.176688, 0.177970, 0.181752, 0.188055, 0.196336", \
          "0.176439, 0.177004, 0.177634, 0.178917, 0.182698, 0.189002, 0.197283", \
          "0.177494, 0.178059, 0.178690, 0.179972, 0.183754, 0.190057, 0.198338", \
          "0.179641, 0.180206, 0.180837, 0.182119, 0.185901, 0.192204, 0.200485", \
          "0.185973, 0.186539, 0.187169, 0.188451, 0.192233, 0.198536, 0.206817", \
          "0.196527, 0.197092, 0.197723, 0.199005, 0.202787, 0.209090, 0.217371", \
          "0.210392, 0.210958, 0.211588, 0.212870, 0.216652, 0.222955, 0.231236" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.171499, 0.174602, 0.178063, 0.185105, 0.205872, 0.240483, 0.285956", \
          "0.172445, 0.175548, 0.179010, 0.186051, 0.206818, 0.241430, 0.286902", \
          "0.173501, 0.176604, 0.180065, 0.187107, 0.207874, 0.242485, 0.287957", \
          "0.175648, 0.178751, 0.182212, 0.189254, 0.210021, 0.244632, 0.290104", \
          "0.181980, 0.185083, 0.188544, 0.195586, 0.216353, 0.250964, 0.296437", \
          "0.192534, 0.195637, 0.199098, 0.206140, 0.226907, 0.261518, 0.306990", \
          "0.206399, 0.209502, 0.212963, 0.220005, 0.240772, 0.275383, 0.320856" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.060344, 0.059779, 0.059148, 0.057866, 0.054084, 0.047781, 0.039500", \
          "0.060075, 0.059510, 0.058880, 0.057598, 0.053816, 0.047513, 0.039232", \
          "0.059776, 0.059211, 0.058581, 0.057298, 0.053516, 0.047213, 0.038932", \
          "0.059167, 0.058602, 0.057972, 0.056689, 0.052907, 0.046604, 0.038323", \
          "0.057371, 0.056806, 0.056175, 0.054893, 0.051111, 0.044808, 0.036527", \
          "0.054377, 0.053812, 0.053182, 0.051899, 0.048117, 0.041814, 0.033533", \
          "0.050444, 0.049879, 0.049248, 0.047966, 0.044184, 0.037881, 0.029600" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.078357, 0.075254, 0.071793, 0.064751, 0.043984, 0.009373, 0.000000", \
          "0.078089, 0.074986, 0.071524, 0.064483, 0.043716, 0.009104, 0.000678", \
          "0.077789, 0.074686, 0.071225, 0.064183, 0.043416, 0.008805, 0.001434", \
          "0.077180, 0.074077, 0.070616, 0.063574, 0.042807, 0.008196, 0.002972", \
          "0.075384, 0.072281, 0.068820, 0.061778, 0.041011, 0.007508, 0.007508", \
          "0.072390, 0.069287, 0.065826, 0.058784, 0.038017, 0.015068, 0.015068", \
          "0.068457, 0.065354, 0.061893, 0.054851, 0.034084, 0.025000, 0.025000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.599070, 0.601263, 0.603709, 0.608685, 0.623362, 0.647823, 0.679960");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.623549, 0.625564, 0.627811, 0.632382, 0.645863, 0.668331, 0.697850");
        }
      }
    }
    bus(D) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      memory_write() {
        address : A;
        clocked_on : "CLK";
      }
      direction : input;
      capacitance : 0.002412;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.073591, 0.072801, 0.071919, 0.070127, 0.064840, 0.056028, 0.044451", \
          "0.074537, 0.073747, 0.072866, 0.071073, 0.065786, 0.056974, 0.045398", \
          "0.075592, 0.074802, 0.073921, 0.072128, 0.066841, 0.058030, 0.046453", \
          "0.077739, 0.076949, 0.076068, 0.074275, 0.068988, 0.060177, 0.048600", \
          "0.084071, 0.083281, 0.082400, 0.080608, 0.075321, 0.066509, 0.054932", \
          "0.094625, 0.093835, 0.092954, 0.091161, 0.085874, 0.077063, 0.065486", \
          "0.108490, 0.107700, 0.106819, 0.105027, 0.099740, 0.090928, 0.079351" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.035537, 0.039693, 0.044329, 0.053760, 0.081574, 0.127930, 0.188833", \
          "0.036483, 0.040639, 0.045275, 0.054706, 0.082520, 0.128876, 0.189779", \
          "0.037538, 0.041694, 0.046330, 0.055761, 0.083575, 0.129932, 0.190834", \
          "0.039685, 0.043842, 0.048477, 0.057908, 0.085722, 0.132079, 0.192982", \
          "0.046018, 0.050174, 0.054809, 0.064241, 0.092054, 0.138411, 0.199314", \
          "0.056571, 0.060727, 0.065363, 0.074794, 0.102608, 0.148965, 0.209868", \
          "0.070437, 0.074593, 0.079228, 0.088660, 0.116474, 0.162830, 0.223733" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.056979, 0.057769, 0.058650, 0.060443, 0.065730, 0.074542, 0.086118", \
          "0.057388, 0.058142, 0.058982, 0.060691, 0.065732, 0.074134, 0.085172", \
          "0.057845, 0.058557, 0.059352, 0.060968, 0.065735, 0.073679, 0.084117", \
          "0.058774, 0.059403, 0.060104, 0.061531, 0.065740, 0.072754, 0.081970", \
          "0.061514, 0.061897, 0.062324, 0.063193, 0.065755, 0.070026, 0.075637", \
          "0.066080, 0.066053, 0.066023, 0.065962, 0.065781, 0.065480, 0.065084", \
          "0.072079, 0.071514, 0.070883, 0.069599, 0.065814, 0.059506, 0.051218" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.075989, 0.071833, 0.067197, 0.057766, 0.029952, 0.000000, 0.000000", \
          "0.076398, 0.072205, 0.067529, 0.058014, 0.029954, 0.000539, 0.000000", \
          "0.076855, 0.072621, 0.067899, 0.058291, 0.029957, 0.001139, 0.000000", \
          "0.077784, 0.073467, 0.068651, 0.058854, 0.029962, 0.002361, 0.000000", \
          "0.080524, 0.075960, 0.070871, 0.060516, 0.029977, 0.005966, 0.000000", \
          "0.085090, 0.080117, 0.074570, 0.063285, 0.030003, 0.011973, 0.000000", \
          "0.091089, 0.085577, 0.079430, 0.066922, 0.034984, 0.019864, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN & (! \
                (GWEN) \
                   )";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.207686, 0.208014, 0.208380, 0.209126, 0.211324, 0.214987, 0.219800");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.202964, 0.203314, 0.203705, 0.204500, 0.206844, 0.210750, 0.215882");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN & ( \
                (GWEN) \
                   )";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.050290, 0.050618, 0.050985, 0.051730, 0.053928, 0.057592, 0.062405");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.057938, 0.058289, 0.058679, 0.059474, 0.061818, 0.065724, 0.070856");
        }
      }
    }
    bus(EMA) {
      bus_type : sram_512w_32b_120mhz_wwm_UPM;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.003626;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.750586, 0.750199, 0.749768, 0.748891, 0.746303, 0.790747, 0.851650", \
          "0.751532, 0.751145, 0.750714, 0.749837, 0.747249, 0.791693, 0.852596", \
          "0.752587, 0.752201, 0.751770, 0.750892, 0.748305, 0.792749, 0.853652", \
          "0.754735, 0.754348, 0.753917, 0.753039, 0.750452, 0.794896, 0.855799", \
          "0.761067, 0.760680, 0.760249, 0.759372, 0.756784, 0.801228, 0.862131", \
          "0.771620, 0.771234, 0.770803, 0.769925, 0.767338, 0.811782, 0.872685", \
          "0.785486, 0.785099, 0.784668, 0.783791, 0.781203, 0.825647, 0.886550" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.750586, 0.750199, 0.749768, 0.748891, 0.746303, 0.790747, 0.851650", \
          "0.751532, 0.751145, 0.750714, 0.749837, 0.747249, 0.791693, 0.852596", \
          "0.752587, 0.752201, 0.751770, 0.750892, 0.748305, 0.792749, 0.853652", \
          "0.754735, 0.754348, 0.753917, 0.753039, 0.750452, 0.794896, 0.855799", \
          "0.761067, 0.760680, 0.760249, 0.759372, 0.756784, 0.801228, 0.862131", \
          "0.771620, 0.771234, 0.770803, 0.769925, 0.767338, 0.811782, 0.872685", \
          "0.785486, 0.785099, 0.784668, 0.783791, 0.781203, 0.825647, 0.886550" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.860048, 0.859661, 0.859230, 0.858353, 0.855765, 0.900209, 0.961112", \
          "0.860994, 0.860608, 0.860176, 0.859299, 0.856712, 0.901155, 0.962058", \
          "0.862049, 0.861663, 0.861232, 0.860354, 0.857767, 0.902211, 0.963114", \
          "0.864197, 0.863810, 0.863379, 0.862501, 0.859914, 0.904358, 0.965261", \
          "0.870529, 0.870142, 0.869711, 0.868834, 0.866246, 0.910690, 0.971593", \
          "0.881083, 0.880696, 0.880265, 0.879387, 0.876800, 0.921244, 0.982147", \
          "0.894948, 0.894561, 0.894130, 0.893253, 0.890665, 0.935109, 0.996012" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.860048, 0.859661, 0.859230, 0.858353, 0.855765, 0.900209, 0.961112", \
          "0.860994, 0.860608, 0.860176, 0.859299, 0.856712, 0.901155, 0.962058", \
          "0.862049, 0.861663, 0.861232, 0.860354, 0.857767, 0.902211, 0.963114", \
          "0.864197, 0.863810, 0.863379, 0.862501, 0.859914, 0.904358, 0.965261", \
          "0.870529, 0.870142, 0.869711, 0.868834, 0.866246, 0.910690, 0.971593", \
          "0.881083, 0.880696, 0.880265, 0.879387, 0.876800, 0.921244, 0.982147", \
          "0.894948, 0.894561, 0.894130, 0.893253, 0.890665, 0.935109, 0.996012" \
        );
        }
      }
    }
    pin(TEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.005406;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.486310, 0.485452, 0.484494, 0.482546, 0.476799, 0.467222, 0.454639", \
          "0.487257, 0.486398, 0.485440, 0.483492, 0.477745, 0.468168, 0.455586", \
          "0.488312, 0.487453, 0.486496, 0.484547, 0.478801, 0.469224, 0.456641", \
          "0.490459, 0.489600, 0.488643, 0.486694, 0.480948, 0.471371, 0.458788", \
          "0.496791, 0.495933, 0.494975, 0.493026, 0.487280, 0.477703, 0.465120", \
          "0.507345, 0.506486, 0.505529, 0.503580, 0.497834, 0.488257, 0.475674", \
          "0.521210, 0.520352, 0.519394, 0.517445, 0.511699, 0.502122, 0.489539" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.438833, 0.445874, 0.453727, 0.469704, 0.516824, 0.595356, 0.698530", \
          "0.439779, 0.446820, 0.454673, 0.470650, 0.517770, 0.596302, 0.699476", \
          "0.440835, 0.447875, 0.455729, 0.471706, 0.518825, 0.597357, 0.700532", \
          "0.442982, 0.450023, 0.457876, 0.473853, 0.520972, 0.599504, 0.702679", \
          "0.449314, 0.456355, 0.464208, 0.480185, 0.527304, 0.605836, 0.709011", \
          "0.459868, 0.466908, 0.474762, 0.490739, 0.537858, 0.616390, 0.719565", \
          "0.473733, 0.480774, 0.488627, 0.504604, 0.551723, 0.630255, 0.733430" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.008490", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.008490", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.008490", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.008490", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.008490", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.008490", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.008490" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN"; 
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.314965, 0.315784, 0.316697, 0.318555, 0.324034, 0.333165, 0.345162");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.520739, 0.521951, 0.523302, 0.526050, 0.534156, 0.547666, 0.565415");
        }
      }
    }
    pin(BEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.003363;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.010897, 0.009386, 0.007700, 0.004271, 0.000000, 0.000000, 0.000000", \
          "0.011843, 0.010332, 0.008647, 0.005217, 0.000000, 0.000000, 0.000000", \
          "0.012899, 0.011388, 0.009702, 0.006273, 0.000000, 0.000000, 0.000000", \
          "0.015046, 0.013535, 0.011849, 0.008420, 0.000000, 0.000000, 0.000000", \
          "0.021378, 0.019867, 0.018181, 0.014752, 0.004638, 0.000000, 0.000000", \
          "0.031932, 0.030421, 0.028735, 0.025306, 0.015192, 0.000000, 0.000000", \
          "0.045797, 0.044286, 0.042600, 0.039171, 0.029057, 0.012201, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.061753, 0.065773, 0.070258, 0.079383, 0.106292, 0.151140, 0.210062", \
          "0.062699, 0.066720, 0.071205, 0.080329, 0.107238, 0.152086, 0.211008", \
          "0.063754, 0.067775, 0.072260, 0.081384, 0.108293, 0.153142, 0.212063", \
          "0.065901, 0.069922, 0.074407, 0.083531, 0.110440, 0.155289, 0.214211", \
          "0.072233, 0.076254, 0.080739, 0.089864, 0.116773, 0.161621, 0.220543", \
          "0.082787, 0.086808, 0.091293, 0.100417, 0.127326, 0.172175, 0.231097", \
          "0.096653, 0.100673, 0.105158, 0.114283, 0.141192, 0.186040, 0.244962" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.004587, 0.000566, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.003641, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.002586, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000439, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.003414", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002468", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.001413", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.693676, 0.693901, 0.694151, 0.694659, 0.696159, 0.698660, 0.701945");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.739619, 0.739950, 0.740320, 0.741071, 0.743287, 0.746980, 0.751831");
        }
      }
    }
    pin(TCEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.004433;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.070258, 0.071972, 0.073882, 0.077770, 0.089235, 0.108344, 0.133449", \
          "0.072560, 0.074255, 0.076145, 0.079991, 0.091334, 0.110238, 0.135073", \
          "0.075128, 0.076802, 0.078669, 0.082469, 0.093674, 0.112349, 0.136885", \
          "0.080351, 0.081983, 0.083804, 0.087509, 0.098435, 0.116646, 0.140570", \
          "0.095755, 0.097265, 0.098948, 0.102374, 0.112477, 0.129316, 0.151438", \
          "0.121429, 0.122733, 0.124188, 0.127149, 0.135881, 0.150433, 0.169552", \
          "0.155158, 0.156194, 0.157349, 0.159698, 0.166628, 0.178176, 0.193349" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.069839, 0.072240, 0.074918, 0.080365, 0.096431, 0.123208, 0.158386", \
          "0.072141, 0.074523, 0.077181, 0.082587, 0.098529, 0.125101, 0.160010", \
          "0.074709, 0.077070, 0.079705, 0.085064, 0.100870, 0.127213, 0.161822", \
          "0.079932, 0.082252, 0.084840, 0.090104, 0.105631, 0.131509, 0.165507", \
          "0.095336, 0.097533, 0.099984, 0.104969, 0.119673, 0.144179, 0.176375", \
          "0.121010, 0.123002, 0.125224, 0.129744, 0.143076, 0.165296, 0.194489", \
          "0.154739, 0.156462, 0.158384, 0.162293, 0.173823, 0.193040, 0.218286" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.075454, 0.074409, 0.073244, 0.070872, 0.063878, 0.052222, 0.036907", \
          "0.077219, 0.076174, 0.075009, 0.072637, 0.065643, 0.053987, 0.038672", \
          "0.079188, 0.078143, 0.076977, 0.074606, 0.067612, 0.055955, 0.040641", \
          "0.083193, 0.082148, 0.080982, 0.078611, 0.071617, 0.059960, 0.044646", \
          "0.095005, 0.093960, 0.092794, 0.090423, 0.083429, 0.071772, 0.056458", \
          "0.114691, 0.113646, 0.112480, 0.110109, 0.103115, 0.091458, 0.076144", \
          "0.140555, 0.139509, 0.138344, 0.135972, 0.128978, 0.117322, 0.102008" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.075036, 0.074678, 0.074279, 0.073467, 0.071074, 0.067085, 0.061844", \
          "0.076801, 0.076443, 0.076044, 0.075232, 0.072839, 0.068850, 0.063609", \
          "0.078769, 0.078411, 0.078013, 0.077201, 0.074808, 0.070819, 0.065578", \
          "0.082774, 0.082417, 0.082018, 0.081206, 0.078813, 0.074824, 0.069583", \
          "0.094586, 0.094228, 0.093829, 0.093018, 0.090624, 0.086636, 0.081395", \
          "0.114272, 0.113914, 0.113516, 0.112704, 0.110311, 0.106322, 0.101081", \
          "0.140136, 0.139778, 0.139379, 0.138568, 0.136174, 0.132185, 0.126945" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & !TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.067595, 0.068409, 0.069317, 0.071165, 0.076614, 0.085696, 0.097629");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.042053, 0.042879, 0.043801, 0.045676, 0.051207, 0.060425, 0.072535");
        }
      }
    }
    bus(TWEN) {
      bus_type : sram_512w_32b_120mhz_wwm_WRITE;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.028255;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.087769, 0.087382, 0.086951, 0.086074, 0.083486, 0.079174, 0.073508", \
          "0.088715, 0.088328, 0.087897, 0.087020, 0.084432, 0.080120, 0.074455", \
          "0.089770, 0.089384, 0.088952, 0.088075, 0.085488, 0.081175, 0.075510", \
          "0.091917, 0.091531, 0.091100, 0.090222, 0.087635, 0.083323, 0.077657", \
          "0.098250, 0.097863, 0.097432, 0.096554, 0.093967, 0.089655, 0.083989", \
          "0.108803, 0.108417, 0.107985, 0.107108, 0.104521, 0.100208, 0.094543", \
          "0.122669, 0.122282, 0.121851, 0.120973, 0.118386, 0.114074, 0.108408" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.014158, 0.018303, 0.022927, 0.032335, 0.060079, 0.106320, 0.167070", \
          "0.015104, 0.019249, 0.023873, 0.033281, 0.061025, 0.107266, 0.168016", \
          "0.016159, 0.020305, 0.024929, 0.034336, 0.062081, 0.108321, 0.169072", \
          "0.018306, 0.022452, 0.027076, 0.036484, 0.064228, 0.110468, 0.171219", \
          "0.024638, 0.028784, 0.033408, 0.042816, 0.070560, 0.116801, 0.177551", \
          "0.035192, 0.039338, 0.043962, 0.053369, 0.081114, 0.127354, 0.188105", \
          "0.049057, 0.053203, 0.057827, 0.067235, 0.094979, 0.141220, 0.201970" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.046505, 0.046892, 0.047323, 0.048200, 0.050788, 0.055100, 0.060766", \
          "0.046915, 0.047264, 0.047655, 0.048449, 0.050790, 0.054692, 0.059819", \
          "0.047371, 0.047680, 0.048025, 0.048726, 0.050793, 0.054238, 0.058764", \
          "0.048300, 0.048526, 0.048777, 0.049289, 0.050798, 0.053313, 0.056617", \
          "0.051040, 0.051019, 0.050997, 0.050950, 0.050813, 0.050585, 0.050285", \
          "0.055606, 0.055176, 0.054696, 0.053719, 0.050839, 0.046038, 0.039731", \
          "0.061605, 0.060636, 0.059556, 0.057357, 0.050872, 0.040065, 0.025866" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.116614, 0.112468, 0.107844, 0.098437, 0.070692, 0.024452, 0.000000", \
          "0.117023, 0.112841, 0.108176, 0.098685, 0.070695, 0.024044, 0.000000", \
          "0.117480, 0.113257, 0.108546, 0.098962, 0.070697, 0.023590, 0.000000", \
          "0.118409, 0.114102, 0.109298, 0.099525, 0.070702, 0.022665, 0.000000", \
          "0.121149, 0.116596, 0.111518, 0.101187, 0.070718, 0.019937, 0.000000", \
          "0.125715, 0.120752, 0.115217, 0.103955, 0.070743, 0.015390, 0.000000", \
          "0.131714, 0.126213, 0.120077, 0.107593, 0.070777, 0.019864, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & !TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.126128, 0.128196, 0.130503, 0.135196, 0.149036, 0.172104, 0.202410");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.185411, 0.188016, 0.190921, 0.196831, 0.214261, 0.243310, 0.281476");
        }
      }
    }
    bus(TA) {
      bus_type : sram_512w_32b_120mhz_wwm_ADDRESS;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.004715;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.175493, 0.176058, 0.176688, 0.177970, 0.181752, 0.188055, 0.196336", \
          "0.176439, 0.177004, 0.177634, 0.178917, 0.182698, 0.189002, 0.197283", \
          "0.177494, 0.178059, 0.178690, 0.179972, 0.183754, 0.190057, 0.198338", \
          "0.179641, 0.180206, 0.180837, 0.182119, 0.185901, 0.192204, 0.200485", \
          "0.185973, 0.186539, 0.187169, 0.188451, 0.192233, 0.198536, 0.206817", \
          "0.196527, 0.197092, 0.197723, 0.199005, 0.202787, 0.209090, 0.217371", \
          "0.210392, 0.210958, 0.211588, 0.212870, 0.216652, 0.222955, 0.231236" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.171499, 0.174602, 0.178063, 0.185105, 0.205872, 0.240483, 0.285956", \
          "0.172445, 0.175548, 0.179010, 0.186051, 0.206818, 0.241430, 0.286902", \
          "0.173501, 0.176604, 0.180065, 0.187107, 0.207874, 0.242485, 0.287957", \
          "0.175648, 0.178751, 0.182212, 0.189254, 0.210021, 0.244632, 0.290104", \
          "0.181980, 0.185083, 0.188544, 0.195586, 0.216353, 0.250964, 0.296437", \
          "0.192534, 0.195637, 0.199098, 0.206140, 0.226907, 0.261518, 0.306990", \
          "0.206399, 0.209502, 0.212963, 0.220005, 0.240772, 0.275383, 0.320856" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.060344, 0.059779, 0.059148, 0.057866, 0.054084, 0.047781, 0.039500", \
          "0.060075, 0.059510, 0.058880, 0.057598, 0.053816, 0.047513, 0.039232", \
          "0.059776, 0.059211, 0.058581, 0.057298, 0.053516, 0.047213, 0.038932", \
          "0.059167, 0.058602, 0.057972, 0.056689, 0.052907, 0.046604, 0.038323", \
          "0.057371, 0.056806, 0.056175, 0.054893, 0.051111, 0.044808, 0.036527", \
          "0.054377, 0.053812, 0.053182, 0.051899, 0.048117, 0.041814, 0.033533", \
          "0.050444, 0.049879, 0.049248, 0.047966, 0.044184, 0.037881, 0.029600" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.078357, 0.075254, 0.071793, 0.064751, 0.043984, 0.009373, 0.000000", \
          "0.078089, 0.074986, 0.071524, 0.064483, 0.043716, 0.009104, 0.000678", \
          "0.077789, 0.074686, 0.071225, 0.064183, 0.043416, 0.008805, 0.001434", \
          "0.077180, 0.074077, 0.070616, 0.063574, 0.042807, 0.008196, 0.002972", \
          "0.075384, 0.072281, 0.068820, 0.061778, 0.041011, 0.007508, 0.007508", \
          "0.072390, 0.069287, 0.065826, 0.058784, 0.038017, 0.015068, 0.015068", \
          "0.068457, 0.065354, 0.061893, 0.054851, 0.034084, 0.025000, 0.025000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & !TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.607081, 0.609186, 0.611535, 0.616312, 0.630402, 0.653885, 0.684737");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.620345, 0.622323, 0.624528, 0.629016, 0.642249, 0.664305, 0.693282");
        }
      }
    }
    bus(TD) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      memory_write() {
        address : TA;
        clocked_on : "CLK";
      }
      direction : input;
      capacitance : 0.002904;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.073591, 0.072801, 0.071919, 0.070127, 0.064840, 0.056028, 0.044451", \
          "0.074537, 0.073747, 0.072866, 0.071073, 0.065786, 0.056974, 0.045398", \
          "0.075592, 0.074802, 0.073921, 0.072128, 0.066841, 0.058030, 0.046453", \
          "0.077739, 0.076949, 0.076068, 0.074275, 0.068988, 0.060177, 0.048600", \
          "0.084071, 0.083281, 0.082400, 0.080608, 0.075321, 0.066509, 0.054932", \
          "0.094625, 0.093835, 0.092954, 0.091161, 0.085874, 0.077063, 0.065486", \
          "0.108490, 0.107700, 0.106819, 0.105027, 0.099740, 0.090928, 0.079351" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.035537, 0.039693, 0.044329, 0.053760, 0.081574, 0.127930, 0.188833", \
          "0.036483, 0.040639, 0.045275, 0.054706, 0.082520, 0.128876, 0.189779", \
          "0.037538, 0.041694, 0.046330, 0.055761, 0.083575, 0.129932, 0.190834", \
          "0.039685, 0.043842, 0.048477, 0.057908, 0.085722, 0.132079, 0.192982", \
          "0.046018, 0.050174, 0.054809, 0.064241, 0.092054, 0.138411, 0.199314", \
          "0.056571, 0.060727, 0.065363, 0.074794, 0.102608, 0.148965, 0.209868", \
          "0.070437, 0.074593, 0.079228, 0.088660, 0.116474, 0.162830, 0.223733" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.056979, 0.057769, 0.058650, 0.060443, 0.065730, 0.074542, 0.086118", \
          "0.057388, 0.058142, 0.058982, 0.060691, 0.065732, 0.074134, 0.085172", \
          "0.057845, 0.058557, 0.059352, 0.060968, 0.065735, 0.073679, 0.084117", \
          "0.058774, 0.059403, 0.060104, 0.061531, 0.065740, 0.072754, 0.081970", \
          "0.061514, 0.061897, 0.062324, 0.063193, 0.065755, 0.070026, 0.075637", \
          "0.066080, 0.066053, 0.066023, 0.065962, 0.065781, 0.065480, 0.065084", \
          "0.072079, 0.071514, 0.070883, 0.069599, 0.065814, 0.059506, 0.051218" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.075989, 0.071833, 0.067197, 0.057766, 0.029952, 0.000000, 0.000000", \
          "0.076398, 0.072205, 0.067529, 0.058014, 0.029954, 0.000539, 0.000000", \
          "0.076855, 0.072621, 0.067899, 0.058291, 0.029957, 0.001139, 0.000000", \
          "0.077784, 0.073467, 0.068651, 0.058854, 0.029962, 0.002361, 0.000000", \
          "0.080524, 0.075960, 0.070871, 0.060516, 0.029977, 0.005966, 0.000000", \
          "0.085090, 0.080117, 0.074570, 0.063285, 0.030003, 0.011973, 0.000000", \
          "0.091089, 0.085577, 0.079430, 0.066922, 0.034984, 0.019864, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN &  !TEN & (! \
                   (TGWEN) \
                   )";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.208383, 0.208503, 0.208638, 0.208912, 0.209720, 0.211067, 0.212837");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.203185, 0.203319, 0.203467, 0.203769, 0.204661, 0.206146, 0.208098");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN &  !TEN & ( \
                   (TGWEN) \
                   )";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.050509, 0.050630, 0.050764, 0.051039, 0.051847, 0.053194, 0.054963");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.058063, 0.058196, 0.058344, 0.058647, 0.059538, 0.061023, 0.062975");
        }
       }
    }
    bus(TQ) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.007249;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.011640", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.012586", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.013641", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.015789", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.022121", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.032674", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.046540" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.125104, 0.126670, 0.128417, 0.131971, 0.142453, 0.159922, 0.182873", \
          "0.124158, 0.125724, 0.127471, 0.131025, 0.141507, 0.158976, 0.181927", \
          "0.123102, 0.124668, 0.126415, 0.129969, 0.140451, 0.157921, 0.180872", \
          "0.120955, 0.122521, 0.124268, 0.127822, 0.138304, 0.155773, 0.178725", \
          "0.114623, 0.116189, 0.117936, 0.121490, 0.131972, 0.149441, 0.172393", \
          "0.104069, 0.105635, 0.107382, 0.110936, 0.121418, 0.138888, 0.161839", \
          "0.090204, 0.091770, 0.093517, 0.097071, 0.107553, 0.125022, 0.147974" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.097350, 0.094165, 0.090612, 0.083384, 0.062067, 0.026539, 0.000000", \
          "0.096404, 0.093219, 0.089666, 0.082438, 0.061121, 0.025593, 0.000000", \
          "0.095348, 0.092163, 0.088610, 0.081382, 0.060066, 0.024538, 0.000000", \
          "0.093201, 0.090016, 0.086463, 0.079235, 0.057918, 0.022391, 0.000000", \
          "0.086869, 0.083684, 0.080131, 0.072903, 0.051586, 0.016058, 0.000000", \
          "0.076315, 0.073130, 0.069577, 0.062349, 0.041033, 0.005505, 0.000000", \
          "0.062450, 0.059265, 0.055712, 0.048484, 0.027167, 0.000000, 0.000000" \
        );
        }
      }
    }
    pin(GWEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.008159;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.067489, 0.067838, 0.068226, 0.069017, 0.071350, 0.075237, 0.080345", \
          "0.068435, 0.068784, 0.069173, 0.069964, 0.072296, 0.076183, 0.081291", \
          "0.069491, 0.069839, 0.070228, 0.071019, 0.073351, 0.077239, 0.082346", \
          "0.071638, 0.071986, 0.072375, 0.073166, 0.075499, 0.079386, 0.084493", \
          "0.077970, 0.078319, 0.078707, 0.079498, 0.081831, 0.085718, 0.090825", \
          "0.088524, 0.088872, 0.089261, 0.090052, 0.092384, 0.096272, 0.101379", \
          "0.102389, 0.102738, 0.103126, 0.103917, 0.106250, 0.110137, 0.115245" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.059942, 0.061416, 0.063060, 0.066404, 0.076267, 0.092706, 0.114303", \
          "0.060888, 0.062362, 0.064006, 0.067350, 0.077213, 0.093652, 0.115249", \
          "0.061943, 0.063417, 0.065061, 0.068406, 0.078269, 0.094707, 0.116304", \
          "0.064091, 0.065564, 0.067208, 0.070553, 0.080416, 0.096855, 0.118452", \
          "0.070423, 0.071897, 0.073540, 0.076885, 0.086748, 0.103187, 0.124784", \
          "0.080976, 0.082450, 0.084094, 0.087439, 0.097302, 0.113740, 0.135337", \
          "0.094842, 0.096316, 0.097960, 0.101304, 0.111167, 0.127606, 0.149203" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.090183, 0.089156, 0.088012, 0.085683, 0.078814, 0.067367, 0.052327", \
          "0.090592, 0.089566, 0.088421, 0.086092, 0.079224, 0.067776, 0.052737", \
          "0.091049, 0.090022, 0.088878, 0.086549, 0.079680, 0.068233, 0.053193", \
          "0.091978, 0.090951, 0.089807, 0.087478, 0.080609, 0.069162, 0.054122", \
          "0.094718, 0.093691, 0.092546, 0.090218, 0.083349, 0.071902, 0.056862", \
          "0.099284, 0.098257, 0.097113, 0.094784, 0.087915, 0.076468, 0.061428", \
          "0.105283, 0.104257, 0.103112, 0.100783, 0.093914, 0.082467, 0.067427" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.112785, 0.110634, 0.108234, 0.103352, 0.088952, 0.064954, 0.033425", \
          "0.113195, 0.111043, 0.108643, 0.103761, 0.089362, 0.065363, 0.033834", \
          "0.113651, 0.111500, 0.109100, 0.104218, 0.089818, 0.065820, 0.034291", \
          "0.114580, 0.112429, 0.110029, 0.105147, 0.090747, 0.066749, 0.035220", \
          "0.117320, 0.115169, 0.112769, 0.107886, 0.093487, 0.069489, 0.037959", \
          "0.121886, 0.119735, 0.117335, 0.112453, 0.098053, 0.074055, 0.042526", \
          "0.127886, 0.125734, 0.123334, 0.118452, 0.104052, 0.080054, 0.050000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("4.638980, 4.642341, 4.646091, 4.653720, 4.676218, 4.713715, 4.762978");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("4.523885, 4.526266, 4.528923, 4.534328, 4.550269, 4.576837, 4.611742");
        }
      }
    }
    pin(TGWEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.008214;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.087769, 0.087382, 0.086951, 0.086074, 0.083486, 0.079174, 0.073508", \
          "0.088715, 0.088328, 0.087897, 0.087020, 0.084432, 0.080120, 0.074455", \
          "0.089770, 0.089384, 0.088952, 0.088075, 0.085488, 0.081175, 0.075510", \
          "0.091917, 0.091531, 0.091100, 0.090222, 0.087635, 0.083323, 0.077657", \
          "0.098250, 0.097863, 0.097432, 0.096554, 0.093967, 0.089655, 0.083989", \
          "0.108803, 0.108417, 0.107985, 0.107108, 0.104521, 0.100208, 0.094543", \
          "0.122669, 0.122282, 0.121851, 0.120973, 0.118386, 0.114074, 0.108408" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.014158, 0.018303, 0.022927, 0.032335, 0.060079, 0.106320, 0.167070", \
          "0.015104, 0.019249, 0.023873, 0.033281, 0.061025, 0.107266, 0.168016", \
          "0.016159, 0.020305, 0.024929, 0.034336, 0.062081, 0.108321, 0.169072", \
          "0.018306, 0.022452, 0.027076, 0.036484, 0.064228, 0.110468, 0.171219", \
          "0.024638, 0.028784, 0.033408, 0.042816, 0.070560, 0.116801, 0.177551", \
          "0.035192, 0.039338, 0.043962, 0.053369, 0.081114, 0.127354, 0.188105", \
          "0.049057, 0.053203, 0.057827, 0.067235, 0.094979, 0.141220, 0.201970" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.046505, 0.046892, 0.047323, 0.048200, 0.050788, 0.055100, 0.060766", \
          "0.046915, 0.047264, 0.047655, 0.048449, 0.050790, 0.054692, 0.059819", \
          "0.047371, 0.047680, 0.048025, 0.048726, 0.050793, 0.054238, 0.058764", \
          "0.048300, 0.048526, 0.048777, 0.049289, 0.050798, 0.053313, 0.056617", \
          "0.051040, 0.051019, 0.050997, 0.050950, 0.050813, 0.050585, 0.050285", \
          "0.055606, 0.055176, 0.054696, 0.053719, 0.050839, 0.046038, 0.039731", \
          "0.061605, 0.060636, 0.059556, 0.057357, 0.050872, 0.040065, 0.025866" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.116614, 0.112468, 0.107844, 0.098437, 0.070692, 0.024452, 0.000000", \
          "0.117023, 0.112841, 0.108176, 0.098685, 0.070695, 0.024044, 0.000000", \
          "0.117480, 0.113257, 0.108546, 0.098962, 0.070697, 0.023590, 0.000000", \
          "0.118409, 0.114102, 0.109298, 0.099525, 0.070702, 0.022665, 0.000000", \
          "0.121149, 0.116596, 0.111518, 0.101187, 0.070718, 0.019937, 0.000000", \
          "0.125715, 0.120752, 0.115217, 0.103955, 0.070743, 0.015390, 0.000000", \
          "0.131714, 0.126213, 0.120077, 0.107593, 0.070777, 0.019864, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & !TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.221133, 0.224816, 0.228923, 0.237279, 0.261922, 0.302993, 0.356952");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.185729, 0.189075, 0.192807, 0.200400, 0.222791, 0.260110, 0.309140");
        }
      }
    }
    pin(RETN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_gating_pin (power_pin_1, "1");
      direction : input;
      capacitance : 0.004577;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.071818, 0.072542, 0.073350, 0.074994, 0.079842, 0.087922, 0.098538", \
          "0.074119, 0.074825, 0.075613, 0.077215, 0.081940, 0.089815, 0.100162", \
          "0.076687, 0.077372, 0.078137, 0.079693, 0.084281, 0.091927, 0.101973", \
          "0.081910, 0.082554, 0.083272, 0.084733, 0.089042, 0.096223, 0.105658", \
          "0.097314, 0.097835, 0.098416, 0.099598, 0.103084, 0.108894, 0.116527", \
          "0.122988, 0.123304, 0.123656, 0.124373, 0.126487, 0.130011, 0.134640", \
          "0.156718, 0.156764, 0.156816, 0.156922, 0.157234, 0.157754, 0.158438" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.065843, 0.070778, 0.076282, 0.087481, 0.120509, 0.175554, 0.247873", \
          "0.068145, 0.073061, 0.078545, 0.089703, 0.122607, 0.177448, 0.249497", \
          "0.070712, 0.075608, 0.081069, 0.092180, 0.124947, 0.179559, 0.251308", \
          "0.075935, 0.080790, 0.086204, 0.097221, 0.129709, 0.183856, 0.254994", \
          "0.091339, 0.096071, 0.101348, 0.112085, 0.143751, 0.196526, 0.265862", \
          "0.117013, 0.121540, 0.126588, 0.136860, 0.167154, 0.217643, 0.283975", \
          "0.150743, 0.155000, 0.159749, 0.169409, 0.197901, 0.245387, 0.307773" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.077014, 0.074980, 0.072711, 0.068096, 0.054485, 0.031800, 0.001996", \
          "0.078779, 0.076745, 0.074476, 0.069861, 0.056250, 0.033565, 0.003761", \
          "0.080747, 0.078713, 0.076445, 0.071830, 0.058218, 0.035533, 0.005730", \
          "0.084752, 0.082719, 0.080450, 0.075835, 0.062224, 0.039538, 0.009735", \
          "0.096564, 0.094530, 0.092262, 0.087646, 0.074035, 0.051350, 0.021546", \
          "0.116250, 0.114216, 0.111948, 0.107333, 0.093721, 0.071036, 0.041232", \
          "0.142114, 0.140080, 0.137811, 0.133196, 0.119585, 0.096900, 0.067096" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.071039, 0.073216, 0.075644, 0.080584, 0.095152, 0.119432, 0.151331", \
          "0.072804, 0.074981, 0.077409, 0.082348, 0.096917, 0.121197, 0.153096", \
          "0.074772, 0.076949, 0.079377, 0.084317, 0.098885, 0.123165, 0.155065", \
          "0.078778, 0.080954, 0.083382, 0.088322, 0.102890, 0.127171, 0.159070", \
          "0.090589, 0.092766, 0.095194, 0.100134, 0.114702, 0.138982, 0.170882", \
          "0.110275, 0.112452, 0.114880, 0.119820, 0.134388, 0.158668, 0.190568", \
          "0.136139, 0.138316, 0.140744, 0.145684, 0.160252, 0.184532, 0.216431" \
        );
        }
      }
      /* CEN(R) to RETN(F) HD */
      timing() {
        related_pin : CEN;
        timing_type : non_seq_hold_rising;
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.860048, 0.859661, 0.859230, 0.858353, 0.855765, 0.900209, 0.961112", \
          "0.860994, 0.860608, 0.860176, 0.859299, 0.856712, 0.901155, 0.962058", \
          "0.862049, 0.861663, 0.861232, 0.860354, 0.857767, 0.902211, 0.963114", \
          "0.864197, 0.863810, 0.863379, 0.862501, 0.859914, 0.904358, 0.965261", \
          "0.870529, 0.870142, 0.869711, 0.868834, 0.866246, 0.910690, 0.971593", \
          "0.881083, 0.880696, 0.880265, 0.879387, 0.876800, 0.921244, 0.982147", \
          "0.894948, 0.894561, 0.894130, 0.893253, 0.890665, 0.935109, 0.996012" \
        );
        }
      }
    }
    pin(PEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.006665;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.053251, 0.053251, 0.053251, 0.053251, 0.053251, 0.053251, 0.053251", \
          "0.053251, 0.053251, 0.053251, 0.053251, 0.053251, 0.053251, 0.053251", \
          "0.053251, 0.053251, 0.053251, 0.053251, 0.053251, 0.053251, 0.053251", \
          "0.053251, 0.053251, 0.053251, 0.053251, 0.053251, 0.053251, 0.053251", \
          "0.053251, 0.053251, 0.053251, 0.053251, 0.053251, 0.053251, 0.053251", \
          "0.053251, 0.053251, 0.053251, 0.053251, 0.053251, 0.053251, 0.053251", \
          "0.053251, 0.053251, 0.053251, 0.053251, 0.053251, 0.053251, 0.053251" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.049800, 0.049800, 0.049800, 0.049800, 0.049800, 0.049800, 0.049800", \
          "0.049800, 0.049800, 0.049800, 0.049800, 0.049800, 0.049800, 0.049800", \
          "0.049800, 0.049800, 0.049800, 0.049800, 0.049800, 0.049800, 0.049800", \
          "0.049800, 0.049800, 0.049800, 0.049800, 0.049800, 0.049800, 0.049800", \
          "0.049800, 0.049800, 0.049800, 0.049800, 0.049800, 0.049800, 0.049800", \
          "0.049800, 0.049800, 0.049800, 0.049800, 0.049800, 0.049800, 0.049800", \
          "0.049800, 0.049800, 0.049800, 0.049800, 0.049800, 0.049800, 0.049800" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
      }
      internal_power() {
      related_pg_pin : "VDDPE";
      when : "RETN & TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.000861, 0.001042, 0.001244, 0.001654, 0.002865, 0.004883, 0.007534");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.014560, 0.014772, 0.015008, 0.015489, 0.016906, 0.019268, 0.022372");
        }
      }
    }
    pin(TPEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.001811;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.053251, 0.053251, 0.053251, 0.053251, 0.053251, 0.053251, 0.053251", \
          "0.053251, 0.053251, 0.053251, 0.053251, 0.053251, 0.053251, 0.053251", \
          "0.053251, 0.053251, 0.053251, 0.053251, 0.053251, 0.053251, 0.053251", \
          "0.053251, 0.053251, 0.053251, 0.053251, 0.053251, 0.053251, 0.053251", \
          "0.053251, 0.053251, 0.053251, 0.053251, 0.053251, 0.053251, 0.053251", \
          "0.053251, 0.053251, 0.053251, 0.053251, 0.053251, 0.053251, 0.053251", \
          "0.053251, 0.053251, 0.053251, 0.053251, 0.053251, 0.053251, 0.053251" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.049800, 0.049800, 0.049800, 0.049800, 0.049800, 0.049800, 0.049800", \
          "0.049800, 0.049800, 0.049800, 0.049800, 0.049800, 0.049800, 0.049800", \
          "0.049800, 0.049800, 0.049800, 0.049800, 0.049800, 0.049800, 0.049800", \
          "0.049800, 0.049800, 0.049800, 0.049800, 0.049800, 0.049800, 0.049800", \
          "0.049800, 0.049800, 0.049800, 0.049800, 0.049800, 0.049800, 0.049800", \
          "0.049800, 0.049800, 0.049800, 0.049800, 0.049800, 0.049800, 0.049800", \
          "0.049800, 0.049800, 0.049800, 0.049800, 0.049800, 0.049800, 0.049800" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & !TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.005587, 0.005750, 0.005932, 0.006302, 0.007393, 0.009211, 0.011601");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.008636, 0.008919, 0.009235, 0.009878, 0.011774, 0.014935, 0.019086");
        }
      }
    }
    pg_pin(VSSE) {
      voltage_name : VSSE;
      pg_type : primary_ground;
    }
    pg_pin(VDDPE) {
      voltage_name : VDDPE;
      pg_type : primary_power;
    }
    pg_pin(VDDCE) {
      voltage_name : VDDCE;
      pg_type : primary_power;
    }
    /* Retention-Mode Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      when :"!RETN";
      value : 0.000e+00;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      when :"!RETN";
      value : 1.624549;
    }
    /* Default Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      value : 4.450221;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      value : 1.482423;
    }
  }
}
