Loading plugins phase: Elapsed time ==> 0s.515ms
Initializing data phase: Elapsed time ==> 3s.937ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p E:\6.115\FFT\RS232.cydsn\RS232.cyprj -d CY8C5868AXI-LP035 -s E:\6.115\FFT\RS232.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.765ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.249ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  RS232.v
Program  :   C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=E:\6.115\FFT\RS232.cydsn\RS232.cyprj -dcpsoc3 RS232.v -verilog
======================================================================

======================================================================
Compiling:  RS232.v
Program  :   C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=E:\6.115\FFT\RS232.cydsn\RS232.cyprj -dcpsoc3 RS232.v -verilog
======================================================================

======================================================================
Compiling:  RS232.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=E:\6.115\FFT\RS232.cydsn\RS232.cyprj -dcpsoc3 -verilog RS232.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed May 15 21:49:46 2013


======================================================================
Compiling:  RS232.v
Program  :   vpp
Options  :    -yv2 -q10 RS232.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed May 15 21:49:46 2013

Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'RS232.ctl'.
C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  RS232.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=E:\6.115\FFT\RS232.cydsn\RS232.cyprj -dcpsoc3 -verilog RS232.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed May 15 21:49:47 2013

Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\6.115\FFT\RS232.cydsn\codegentemp\RS232.ctl'.
Linking 'E:\6.115\FFT\RS232.cydsn\codegentemp\RS232.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  RS232.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=E:\6.115\FFT\RS232.cydsn\RS232.cyprj -dcpsoc3 -verilog RS232.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed May 15 21:49:51 2013

Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\6.115\FFT\RS232.cydsn\codegentemp\RS232.ctl'.
Linking 'E:\6.115\FFT\RS232.cydsn\codegentemp\RS232.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:BUART:reset_sr\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_402
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	\UART_Amulet:BUART:reset_sr\
	Net_589
	\UART_Amulet:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\UART_Amulet:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\UART_Amulet:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\UART_Amulet:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_596
	\UART_Amulet:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\UART_Amulet:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\UART_Amulet:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\UART_Amulet:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\UART_Amulet:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\UART_Amulet:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\UART_Amulet:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\UART_Amulet:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\UART_Amulet:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\UART_Amulet:BUART:sRX:MODULE_10:g1:a0:xeq\
	\UART_Amulet:BUART:sRX:MODULE_10:g1:a0:xlt\
	\UART_Amulet:BUART:sRX:MODULE_10:g1:a0:xlte\
	\UART_Amulet:BUART:sRX:MODULE_10:g1:a0:xgt\
	\UART_Amulet:BUART:sRX:MODULE_10:g1:a0:xgte\
	\UART_Amulet:BUART:sRX:MODULE_10:lt\
	\UART_Amulet:BUART:sRX:MODULE_10:eq\
	\UART_Amulet:BUART:sRX:MODULE_10:gt\
	\UART_Amulet:BUART:sRX:MODULE_10:gte\
	\UART_Amulet:BUART:sRX:MODULE_10:lte\


Deleted 51 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing one to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_399 to zero
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__RX_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__TX_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \VDAC8_1:Net_83\ to zero
Aliasing \VDAC8_1:Net_81\ to zero
Aliasing \VDAC8_1:Net_82\ to zero
Aliasing tmpOE__ADC_In_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PGA_1:Net_37\ to zero
Aliasing \PGA_1:Net_40\ to zero
Aliasing \PGA_1:Net_38\ to zero
Aliasing \PGA_1:Net_39\ to zero
Aliasing \ADC_SAR_1:vp_ctl_0\ to zero
Aliasing \ADC_SAR_1:vp_ctl_2\ to zero
Aliasing \ADC_SAR_1:vn_ctl_1\ to zero
Aliasing \ADC_SAR_1:vn_ctl_3\ to zero
Aliasing \ADC_SAR_1:vp_ctl_1\ to zero
Aliasing \ADC_SAR_1:vp_ctl_3\ to zero
Aliasing \ADC_SAR_1:vn_ctl_0\ to zero
Aliasing \ADC_SAR_1:vn_ctl_2\ to zero
Aliasing \ADC_SAR_1:soc\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \ADC_SAR_1:tmpOE__Bypass_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_587 to zero
Aliasing \UART_Amulet:BUART:tx_hd_send_break\ to zero
Aliasing \UART_Amulet:BUART:HalfDuplexSend\ to zero
Aliasing \UART_Amulet:BUART:FinalParityType_1\ to zero
Aliasing \UART_Amulet:BUART:FinalParityType_0\ to zero
Aliasing \UART_Amulet:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_Amulet:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_Amulet:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_Amulet:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_Amulet:BUART:tx_status_6\ to zero
Aliasing \UART_Amulet:BUART:tx_status_5\ to zero
Aliasing \UART_Amulet:BUART:tx_status_4\ to zero
Aliasing \UART_Amulet:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_Amulet:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART_Amulet:BUART:sRX:s23Poll:MODIN6_1\ to \UART_Amulet:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART_Amulet:BUART:sRX:s23Poll:MODIN6_0\ to \UART_Amulet:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART_Amulet:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \UART_Amulet:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART_Amulet:BUART:sRX:s23Poll:MODIN7_1\ to \UART_Amulet:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART_Amulet:BUART:sRX:s23Poll:MODIN7_0\ to \UART_Amulet:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART_Amulet:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART_Amulet:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \UART_Amulet:BUART:rx_status_1\ to zero
Aliasing \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:newa_6\ to zero
Aliasing \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:newa_5\ to zero
Aliasing \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:newa_4\ to zero
Aliasing \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:newb_6\ to zero
Aliasing \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:newb_5\ to zero
Aliasing \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:newb_4\ to zero
Aliasing \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:newb_3\ to zero
Aliasing \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:newb_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:newb_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \UART_Amulet:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__RX_Amulet_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__TX_Amulet_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_403D to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing Net_597D to zero
Aliasing \UART_Amulet:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[2] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[3] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[4] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[5] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[6] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[7] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \UART:Net_61\[27] = \UART:Net_9\[26]
Removing Rhs of wire one[29] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire Net_399[32] = zero[8]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[33] = zero[8]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[34] = zero[8]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[35] = zero[8]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[36] = zero[8]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[37] = zero[8]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[38] = zero[8]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[39] = zero[8]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[40] = zero[8]
Removing Lhs of wire \UART:BUART:reset_reg_dp\[41] = \UART:BUART:reset_reg\[31]
Removing Rhs of wire Net_397[46] = \UART:BUART:tx_interrupt_out\[47]
Removing Rhs of wire Net_396[48] = \UART:BUART:rx_interrupt_out\[49]
Removing Lhs of wire \UART:BUART:tx_status_6\[102] = zero[8]
Removing Lhs of wire \UART:BUART:tx_status_5\[103] = zero[8]
Removing Lhs of wire \UART:BUART:tx_status_4\[104] = zero[8]
Removing Lhs of wire \UART:BUART:tx_status_1\[106] = \UART:BUART:tx_fifo_empty\[67]
Removing Lhs of wire \UART:BUART:tx_status_3\[108] = \UART:BUART:tx_fifo_notfull\[66]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[167] = zero[8]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[175] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[186]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[177] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[187]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[178] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[203]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[179] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[217]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[180] = MODIN1_1[181]
Removing Rhs of wire MODIN1_1[181] = \UART:BUART:pollcount_1\[173]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[182] = MODIN1_0[183]
Removing Rhs of wire MODIN1_0[183] = \UART:BUART:pollcount_0\[176]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[189] = one[29]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[190] = one[29]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[191] = MODIN1_1[181]
Removing Lhs of wire MODIN2_1[192] = MODIN1_1[181]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[193] = MODIN1_0[183]
Removing Lhs of wire MODIN2_0[194] = MODIN1_0[183]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[195] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[196] = one[29]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[197] = MODIN1_1[181]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[198] = MODIN1_0[183]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[199] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[200] = one[29]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[205] = MODIN1_1[181]
Removing Lhs of wire MODIN3_1[206] = MODIN1_1[181]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[207] = MODIN1_0[183]
Removing Lhs of wire MODIN3_0[208] = MODIN1_0[183]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[209] = one[29]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[210] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[211] = MODIN1_1[181]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[212] = MODIN1_0[183]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[213] = one[29]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[214] = zero[8]
Removing Lhs of wire \UART:BUART:rx_status_1\[221] = zero[8]
Removing Rhs of wire \UART:BUART:rx_status_2\[222] = \UART:BUART:rx_parity_error_status\[223]
Removing Rhs of wire \UART:BUART:rx_status_3\[224] = \UART:BUART:rx_stop_bit_error\[225]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[235] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[284]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[239] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[306]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[240] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[241] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[242] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[243] = MODIN4_6[244]
Removing Rhs of wire MODIN4_6[244] = \UART:BUART:rx_count_6\[162]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[245] = MODIN4_5[246]
Removing Rhs of wire MODIN4_5[246] = \UART:BUART:rx_count_5\[163]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[247] = MODIN4_4[248]
Removing Rhs of wire MODIN4_4[248] = \UART:BUART:rx_count_4\[164]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[249] = MODIN4_3[250]
Removing Rhs of wire MODIN4_3[250] = \UART:BUART:rx_count_3\[165]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[251] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[252] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[253] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[254] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[255] = one[29]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[256] = one[29]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[257] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[258] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[259] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[260] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[261] = MODIN4_6[244]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[262] = MODIN4_5[246]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[263] = MODIN4_4[248]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[264] = MODIN4_3[250]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[265] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[266] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[267] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[268] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[269] = one[29]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[270] = one[29]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[271] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[286] = \UART:BUART:rx_postpoll\[121]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[287] = \UART:BUART:rx_parity_bit\[238]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[288] = \UART:BUART:rx_postpoll\[121]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[289] = \UART:BUART:rx_parity_bit\[238]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[290] = \UART:BUART:rx_postpoll\[121]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[291] = \UART:BUART:rx_parity_bit\[238]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[293] = one[29]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[294] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[292]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[295] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[292]
Removing Lhs of wire tmpOE__RX_net_0[317] = one[29]
Removing Lhs of wire tmpOE__TX_net_0[324] = one[29]
Removing Lhs of wire \VDAC8_1:Net_83\[330] = zero[8]
Removing Lhs of wire \VDAC8_1:Net_81\[331] = zero[8]
Removing Lhs of wire \VDAC8_1:Net_82\[332] = zero[8]
Removing Lhs of wire tmpOE__ADC_In_net_0[337] = one[29]
Removing Lhs of wire \PGA_1:Net_37\[345] = zero[8]
Removing Lhs of wire \PGA_1:Net_40\[346] = zero[8]
Removing Lhs of wire \PGA_1:Net_38\[347] = zero[8]
Removing Lhs of wire \PGA_1:Net_39\[348] = zero[8]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_0\[358] = zero[8]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_2\[359] = zero[8]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_1\[360] = zero[8]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_3\[361] = zero[8]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_1\[362] = zero[8]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_3\[363] = zero[8]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_0\[364] = zero[8]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_2\[365] = zero[8]
Removing Lhs of wire \ADC_SAR_1:Net_188\[368] = \ADC_SAR_1:Net_221\[367]
Removing Lhs of wire \ADC_SAR_1:soc\[373] = one[29]
Removing Lhs of wire \ADC_SAR_1:tmpOE__Bypass_net_0\[391] = one[29]
Removing Lhs of wire \UART_Amulet:Net_61\[411] = \UART_Amulet:Net_9\[410]
Removing Lhs of wire Net_587[415] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:tx_hd_send_break\[416] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:HalfDuplexSend\[417] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:FinalParityType_1\[418] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:FinalParityType_0\[419] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:FinalAddrMode_2\[420] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:FinalAddrMode_1\[421] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:FinalAddrMode_0\[422] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:tx_ctrl_mark\[423] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:reset_reg_dp\[424] = \UART_Amulet:BUART:reset_reg\[414]
Removing Rhs of wire Net_590[431] = \UART_Amulet:BUART:rx_interrupt_out\[432]
Removing Lhs of wire \UART_Amulet:BUART:tx_status_6\[485] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:tx_status_5\[486] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:tx_status_4\[487] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:tx_status_1\[489] = \UART_Amulet:BUART:tx_fifo_empty\[450]
Removing Lhs of wire \UART_Amulet:BUART:tx_status_3\[491] = \UART_Amulet:BUART:tx_fifo_notfull\[449]
Removing Lhs of wire \UART_Amulet:BUART:rx_count7_bit8_wire\[550] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\[558] = \UART_Amulet:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[569]
Removing Lhs of wire \UART_Amulet:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\[560] = \UART_Amulet:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[570]
Removing Lhs of wire \UART_Amulet:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[561] = \UART_Amulet:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[586]
Removing Lhs of wire \UART_Amulet:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\[562] = \UART_Amulet:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[600]
Removing Lhs of wire \UART_Amulet:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[563] = \UART_Amulet:BUART:sRX:s23Poll:MODIN5_1\[564]
Removing Lhs of wire \UART_Amulet:BUART:sRX:s23Poll:MODIN5_1\[564] = \UART_Amulet:BUART:pollcount_1\[556]
Removing Lhs of wire \UART_Amulet:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[565] = \UART_Amulet:BUART:sRX:s23Poll:MODIN5_0\[566]
Removing Lhs of wire \UART_Amulet:BUART:sRX:s23Poll:MODIN5_0\[566] = \UART_Amulet:BUART:pollcount_0\[559]
Removing Lhs of wire \UART_Amulet:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[572] = one[29]
Removing Lhs of wire \UART_Amulet:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[573] = one[29]
Removing Lhs of wire \UART_Amulet:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[574] = \UART_Amulet:BUART:pollcount_1\[556]
Removing Lhs of wire \UART_Amulet:BUART:sRX:s23Poll:MODIN6_1\[575] = \UART_Amulet:BUART:pollcount_1\[556]
Removing Lhs of wire \UART_Amulet:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[576] = \UART_Amulet:BUART:pollcount_0\[559]
Removing Lhs of wire \UART_Amulet:BUART:sRX:s23Poll:MODIN6_0\[577] = \UART_Amulet:BUART:pollcount_0\[559]
Removing Lhs of wire \UART_Amulet:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[578] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[579] = one[29]
Removing Lhs of wire \UART_Amulet:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[580] = \UART_Amulet:BUART:pollcount_1\[556]
Removing Lhs of wire \UART_Amulet:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[581] = \UART_Amulet:BUART:pollcount_0\[559]
Removing Lhs of wire \UART_Amulet:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[582] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[583] = one[29]
Removing Lhs of wire \UART_Amulet:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[588] = \UART_Amulet:BUART:pollcount_1\[556]
Removing Lhs of wire \UART_Amulet:BUART:sRX:s23Poll:MODIN7_1\[589] = \UART_Amulet:BUART:pollcount_1\[556]
Removing Lhs of wire \UART_Amulet:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[590] = \UART_Amulet:BUART:pollcount_0\[559]
Removing Lhs of wire \UART_Amulet:BUART:sRX:s23Poll:MODIN7_0\[591] = \UART_Amulet:BUART:pollcount_0\[559]
Removing Lhs of wire \UART_Amulet:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[592] = one[29]
Removing Lhs of wire \UART_Amulet:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[593] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[594] = \UART_Amulet:BUART:pollcount_1\[556]
Removing Lhs of wire \UART_Amulet:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[595] = \UART_Amulet:BUART:pollcount_0\[559]
Removing Lhs of wire \UART_Amulet:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[596] = one[29]
Removing Lhs of wire \UART_Amulet:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[597] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:rx_status_1\[604] = zero[8]
Removing Rhs of wire \UART_Amulet:BUART:rx_status_2\[605] = \UART_Amulet:BUART:rx_parity_error_status\[606]
Removing Rhs of wire \UART_Amulet:BUART:rx_status_3\[607] = \UART_Amulet:BUART:rx_stop_bit_error\[608]
Removing Lhs of wire \UART_Amulet:BUART:sRX:cmp_vv_vv_MODGEN_9\[618] = \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:lta_0\[667]
Removing Lhs of wire \UART_Amulet:BUART:sRX:cmp_vv_vv_MODGEN_10\[622] = \UART_Amulet:BUART:sRX:MODULE_10:g1:a0:xneq\[689]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:newa_6\[623] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:newa_5\[624] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:newa_4\[625] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:newa_3\[626] = \UART_Amulet:BUART:sRX:MODIN8_6\[627]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODIN8_6\[627] = \UART_Amulet:BUART:rx_count_6\[545]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:newa_2\[628] = \UART_Amulet:BUART:sRX:MODIN8_5\[629]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODIN8_5\[629] = \UART_Amulet:BUART:rx_count_5\[546]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:newa_1\[630] = \UART_Amulet:BUART:sRX:MODIN8_4\[631]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODIN8_4\[631] = \UART_Amulet:BUART:rx_count_4\[547]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:newa_0\[632] = \UART_Amulet:BUART:sRX:MODIN8_3\[633]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODIN8_3\[633] = \UART_Amulet:BUART:rx_count_3\[548]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:newb_6\[634] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:newb_5\[635] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:newb_4\[636] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:newb_3\[637] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:newb_2\[638] = one[29]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:newb_1\[639] = one[29]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:newb_0\[640] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:dataa_6\[641] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:dataa_5\[642] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:dataa_4\[643] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:dataa_3\[644] = \UART_Amulet:BUART:rx_count_6\[545]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:dataa_2\[645] = \UART_Amulet:BUART:rx_count_5\[546]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:dataa_1\[646] = \UART_Amulet:BUART:rx_count_4\[547]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:dataa_0\[647] = \UART_Amulet:BUART:rx_count_3\[548]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:datab_6\[648] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:datab_5\[649] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:datab_4\[650] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:datab_3\[651] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:datab_2\[652] = one[29]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:datab_1\[653] = one[29]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_9:g2:a0:datab_0\[654] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_10:g1:a0:newa_0\[669] = \UART_Amulet:BUART:rx_postpoll\[504]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_10:g1:a0:newb_0\[670] = \UART_Amulet:BUART:rx_parity_bit\[621]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_10:g1:a0:dataa_0\[671] = \UART_Amulet:BUART:rx_postpoll\[504]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_10:g1:a0:datab_0\[672] = \UART_Amulet:BUART:rx_parity_bit\[621]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[673] = \UART_Amulet:BUART:rx_postpoll\[504]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[674] = \UART_Amulet:BUART:rx_parity_bit\[621]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[676] = one[29]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[677] = \UART_Amulet:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[675]
Removing Lhs of wire \UART_Amulet:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[678] = \UART_Amulet:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[675]
Removing Lhs of wire tmpOE__RX_Amulet_net_0[700] = one[29]
Removing Lhs of wire tmpOE__TX_Amulet_net_0[705] = one[29]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[711] = zero[8]
Removing Lhs of wire \UART:BUART:tx_bitclk\\D\[716] = \UART:BUART:tx_bitclk_enable_pre\[53]
Removing Lhs of wire Net_403D[717] = zero[8]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[726] = \UART:BUART:rx_bitclk_pre\[156]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[735] = \UART:BUART:rx_parity_error_pre\[233]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[736] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:reset_reg\\D\[740] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:tx_bitclk\\D\[745] = \UART_Amulet:BUART:tx_bitclk_enable_pre\[436]
Removing Lhs of wire Net_597D[746] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:rx_bitclk\\D\[755] = \UART_Amulet:BUART:rx_bitclk_pre\[539]
Removing Lhs of wire \UART_Amulet:BUART:rx_parity_error_pre\\D\[764] = \UART_Amulet:BUART:rx_parity_error_pre\[616]
Removing Lhs of wire \UART_Amulet:BUART:rx_break_status\\D\[765] = zero[8]

------------------------------------------------------
Aliased 0 equations, 231 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:counter_load\' (cost = 3):
\UART:BUART:counter_load\ <= ((not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART:BUART:tx_counter_tc\' (cost = 0):
\UART:BUART:tx_counter_tc\ <= (not \UART:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_Amulet:BUART:counter_load\' (cost = 3):
\UART_Amulet:BUART:counter_load\ <= ((not \UART_Amulet:BUART:tx_state_1\ and not \UART_Amulet:BUART:tx_state_0\ and \UART_Amulet:BUART:tx_bitclk\)
	OR (not \UART_Amulet:BUART:tx_state_1\ and not \UART_Amulet:BUART:tx_state_0\ and not \UART_Amulet:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART_Amulet:BUART:tx_counter_tc\' (cost = 0):
\UART_Amulet:BUART:tx_counter_tc\ <= (not \UART_Amulet:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UART_Amulet:BUART:rx_addressmatch\' (cost = 0):
\UART_Amulet:BUART:rx_addressmatch\ <= (\UART_Amulet:BUART:rx_addressmatch2\
	OR \UART_Amulet:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_Amulet:BUART:rx_bitclk_pre\' (cost = 1):
\UART_Amulet:BUART:rx_bitclk_pre\ <= ((not \UART_Amulet:BUART:rx_count_2\ and not \UART_Amulet:BUART:rx_count_1\ and not \UART_Amulet:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Amulet:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_Amulet:BUART:rx_bitclk_pre16x\ <= ((not \UART_Amulet:BUART:rx_count_2\ and \UART_Amulet:BUART:rx_count_1\ and \UART_Amulet:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Amulet:BUART:rx_poll_bit1\' (cost = 1):
\UART_Amulet:BUART:rx_poll_bit1\ <= ((not \UART_Amulet:BUART:rx_count_2\ and not \UART_Amulet:BUART:rx_count_1\ and \UART_Amulet:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Amulet:BUART:rx_poll_bit2\' (cost = 1):
\UART_Amulet:BUART:rx_poll_bit2\ <= ((not \UART_Amulet:BUART:rx_count_2\ and not \UART_Amulet:BUART:rx_count_1\ and not \UART_Amulet:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Amulet:BUART:pollingrange\' (cost = 4):
\UART_Amulet:BUART:pollingrange\ <= ((not \UART_Amulet:BUART:rx_count_2\ and not \UART_Amulet:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_Amulet:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_Amulet:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_Amulet:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_Amulet:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\' (cost = 0):
\UART_Amulet:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ <= (not \UART_Amulet:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_Amulet:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART_Amulet:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Amulet:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART_Amulet:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (\UART_Amulet:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Amulet:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\UART_Amulet:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not \UART_Amulet:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Amulet:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART_Amulet:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Amulet:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\UART_Amulet:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Amulet:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\UART_Amulet:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Amulet:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\UART_Amulet:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Amulet:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\UART_Amulet:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Amulet:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\UART_Amulet:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Amulet:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\UART_Amulet:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Amulet:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\UART_Amulet:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Amulet:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\UART_Amulet:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (\UART_Amulet:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Amulet:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\UART_Amulet:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not \UART_Amulet:BUART:rx_count_6\ and not \UART_Amulet:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_Amulet:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\UART_Amulet:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (\UART_Amulet:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Amulet:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\UART_Amulet:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not \UART_Amulet:BUART:rx_count_6\ and not \UART_Amulet:BUART:rx_count_4\)
	OR (not \UART_Amulet:BUART:rx_count_6\ and not \UART_Amulet:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_Amulet:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_Amulet:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (\UART_Amulet:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Amulet:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\UART_Amulet:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not \UART_Amulet:BUART:rx_count_6\ and not \UART_Amulet:BUART:rx_count_4\)
	OR (not \UART_Amulet:BUART:rx_count_6\ and not \UART_Amulet:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_Amulet:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\UART_Amulet:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not \UART_Amulet:BUART:pollcount_1\ and not \UART_Amulet:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_Amulet:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\UART_Amulet:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not \UART_Amulet:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Amulet:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\' (cost = 2):
\UART_Amulet:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ <= ((not \UART_Amulet:BUART:pollcount_0\ and \UART_Amulet:BUART:pollcount_1\)
	OR (not \UART_Amulet:BUART:pollcount_1\ and \UART_Amulet:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_400 and MODIN1_0));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_400 and not MODIN1_1 and not \UART:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART:BUART:rx_parity_bit\)
	OR (Net_400 and MODIN1_0 and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_400 and not MODIN1_1 and not \UART:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART:BUART:rx_parity_bit\)
	OR (Net_400 and MODIN1_0 and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_Amulet:BUART:rx_postpoll\' (cost = 72):
\UART_Amulet:BUART:rx_postpoll\ <= (\UART_Amulet:BUART:pollcount_1\
	OR (Net_588 and \UART_Amulet:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_Amulet:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_Amulet:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_Amulet:BUART:pollcount_1\ and not Net_588 and not \UART_Amulet:BUART:rx_parity_bit\)
	OR (not \UART_Amulet:BUART:pollcount_1\ and not \UART_Amulet:BUART:pollcount_0\ and not \UART_Amulet:BUART:rx_parity_bit\)
	OR (\UART_Amulet:BUART:pollcount_1\ and \UART_Amulet:BUART:rx_parity_bit\)
	OR (Net_588 and \UART_Amulet:BUART:pollcount_0\ and \UART_Amulet:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_Amulet:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_Amulet:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_Amulet:BUART:pollcount_1\ and not Net_588 and not \UART_Amulet:BUART:rx_parity_bit\)
	OR (not \UART_Amulet:BUART:pollcount_1\ and not \UART_Amulet:BUART:pollcount_0\ and not \UART_Amulet:BUART:rx_parity_bit\)
	OR (\UART_Amulet:BUART:pollcount_1\ and \UART_Amulet:BUART:rx_parity_bit\)
	OR (Net_588 and \UART_Amulet:BUART:pollcount_0\ and \UART_Amulet:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 68 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \UART_Amulet:BUART:rx_status_0\ to zero
Aliasing \UART_Amulet:BUART:rx_status_6\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_Amulet:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_Amulet:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_Amulet:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[120] = \UART:BUART:rx_bitclk\[168]
Removing Lhs of wire \UART:BUART:rx_status_0\[219] = zero[8]
Removing Lhs of wire \UART:BUART:rx_status_6\[228] = zero[8]
Removing Rhs of wire \UART_Amulet:BUART:rx_bitclk_enable\[503] = \UART_Amulet:BUART:rx_bitclk\[551]
Removing Lhs of wire \UART_Amulet:BUART:rx_status_0\[602] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:rx_status_6\[611] = zero[8]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[718] = \UART:BUART:tx_ctrl_mark_last\[111]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[730] = zero[8]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[731] = zero[8]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[733] = zero[8]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[734] = \UART:BUART:rx_markspace_pre\[232]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[739] = \UART:BUART:rx_parity_bit\[238]
Removing Lhs of wire \UART_Amulet:BUART:tx_ctrl_mark_last\\D\[747] = \UART_Amulet:BUART:tx_ctrl_mark_last\[494]
Removing Lhs of wire \UART_Amulet:BUART:rx_markspace_status\\D\[759] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:rx_parity_error_status\\D\[760] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:rx_addr_match_status\\D\[762] = zero[8]
Removing Lhs of wire \UART_Amulet:BUART:rx_markspace_pre\\D\[763] = \UART_Amulet:BUART:rx_markspace_pre\[615]
Removing Lhs of wire \UART_Amulet:BUART:rx_parity_bit\\D\[768] = \UART_Amulet:BUART:rx_parity_bit\[621]

------------------------------------------------------
Aliased 0 equations, 18 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_400 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \UART:BUART:rx_parity_bit\)
	OR (not Net_400 and not MODIN1_1 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\UART_Amulet:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \UART_Amulet:BUART:rx_parity_bit\ and Net_588 and \UART_Amulet:BUART:pollcount_0\)
	OR (not \UART_Amulet:BUART:pollcount_1\ and not \UART_Amulet:BUART:pollcount_0\ and \UART_Amulet:BUART:rx_parity_bit\)
	OR (not \UART_Amulet:BUART:pollcount_1\ and not Net_588 and \UART_Amulet:BUART:rx_parity_bit\)
	OR (not \UART_Amulet:BUART:rx_parity_bit\ and \UART_Amulet:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp
Warp Program   : C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=E:\6.115\FFT\RS232.cydsn\RS232.cyprj -dcpsoc3 RS232.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 7s.249ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.1.0.1118, Family: PSoC3, Started at: Wednesday, 15 May 2013 21:49:53
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=E:\6.115\FFT\RS232.cydsn\RS232.cyprj -d CY8C5868AXI-LP035 RS232.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: Net_403 from registered to combinatorial
    Converted constant MacroCell: Net_597 from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_Amulet:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_Amulet:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Amulet:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Amulet:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Amulet:BUART:rx_status_2\ from registered to combinatorial

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_403:macrocell'
    Removed unused cell/equation 'Net_597:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\UART_Amulet:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART_Amulet:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UART_Amulet:BUART:rx_markspace_status\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ADC_SAR_1_theACLK'. Fanout=2, Signal=\ADC_SAR_1:Net_221\
    Digital Clock 0: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'UART_Amulet_IntClock'. Fanout=1, Signal=\UART_Amulet:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_566
    Digital Clock 3: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_581
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_Amulet:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_Amulet_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_Amulet_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: \ADC_SAR_1:Bypass(0)\


Removing unused cells resulting from optimization
    Removed unused cell/equation '\UART:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '\UART_Amulet:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UART_Amulet:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UART_Amulet:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_Amulet:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART_Amulet:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UART_Amulet:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART_Amulet:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART_Amulet:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_Amulet:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_Amulet:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_Amulet:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART_Amulet:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART_Amulet:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UART_Amulet:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UART_Amulet:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART_Amulet:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART_Amulet:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_Amulet:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_Amulet:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_Amulet:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_Amulet:BUART:tx_parity_bit\, Duplicate of \UART_Amulet:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Amulet:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Amulet:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_Amulet:BUART:tx_mark\, Duplicate of \UART_Amulet:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Amulet:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Amulet:BUART:tx_mark\ (fanout=0)

    Removing \UART_Amulet:BUART:tx_ctrl_mark_last\, Duplicate of \UART_Amulet:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Amulet:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Amulet:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART_Amulet:BUART:rx_state_1\, Duplicate of \UART_Amulet:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Amulet:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Amulet:BUART:rx_state_1\ (fanout=8)

    Removing \UART_Amulet:BUART:rx_parity_error_pre\, Duplicate of \UART_Amulet:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Amulet:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Amulet:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_Amulet:BUART:rx_parity_bit\, Duplicate of \UART_Amulet:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Amulet:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Amulet:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_Amulet:BUART:rx_markspace_pre\, Duplicate of \UART_Amulet:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Amulet:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Amulet:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

    Removing \UART:BUART:tx_ctrl_mark_last\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = ADC_In(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_576 ,
            pad => ADC_In(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            fb => Net_400 ,
            pad => RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RX_Amulet(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            fb => Net_588 ,
            pad => RX_Amulet(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_398 ,
            pad => TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TX_Amulet(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_583 ,
            pad => TX_Amulet(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_SAR_1:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => \ADC_SAR_1:Net_215\ ,
            pad => \ADC_SAR_1:Bypass(0)_PAD\ );

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_400 * 
              MODIN1_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_400 * 
              !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_400 * 
              MODIN1_1
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_400 * 
              !MODIN1_1 * MODIN1_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * MODIN1_1 * 
              !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=Net_398, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_398 (fanout=1)

    MacroCell: Name=Net_583, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Amulet:BUART:txn\
        );
        Output = Net_583 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_400
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_5
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_400 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * !Net_400 * 
              !MODIN1_1 * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * !MODIN1_1 * 
              !MODIN1_0 * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_5
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !Net_400 * 
              !\UART:BUART:rx_address_detected\ * \UART:BUART:rx_last\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_5
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_5
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * !Net_400 * 
              !MODIN1_1 * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * !MODIN1_1 * 
              !MODIN1_0 * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * \UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_Amulet:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Amulet:BUART:tx_state_1\ * 
              !\UART_Amulet:BUART:tx_state_0\ * 
              !\UART_Amulet:BUART:tx_state_2\
            + !\UART_Amulet:BUART:tx_state_1\ * 
              !\UART_Amulet:BUART:tx_state_0\ * \UART_Amulet:BUART:tx_bitclk\
        );
        Output = \UART_Amulet:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_Amulet:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Amulet:BUART:rx_count_2\ * 
              !\UART_Amulet:BUART:rx_count_1\ * !Net_588 * 
              \UART_Amulet:BUART:pollcount_0\
            + !\UART_Amulet:BUART:rx_count_2\ * 
              !\UART_Amulet:BUART:rx_count_1\ * Net_588 * 
              !\UART_Amulet:BUART:pollcount_0\
        );
        Output = \UART_Amulet:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_Amulet:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Amulet:BUART:rx_count_2\ * 
              !\UART_Amulet:BUART:rx_count_1\ * 
              !\UART_Amulet:BUART:pollcount_1\ * Net_588 * 
              \UART_Amulet:BUART:pollcount_0\
            + !\UART_Amulet:BUART:rx_count_2\ * 
              !\UART_Amulet:BUART:rx_count_1\ * 
              \UART_Amulet:BUART:pollcount_1\ * !Net_588
            + !\UART_Amulet:BUART:rx_count_2\ * 
              !\UART_Amulet:BUART:rx_count_1\ * 
              \UART_Amulet:BUART:pollcount_1\ * 
              !\UART_Amulet:BUART:pollcount_0\
        );
        Output = \UART_Amulet:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_Amulet:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Amulet:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART_Amulet:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Amulet:BUART:rx_count_2\ * 
              !\UART_Amulet:BUART:rx_count_1\ * 
              !\UART_Amulet:BUART:rx_count_0\
        );
        Output = \UART_Amulet:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_Amulet:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Amulet:BUART:rx_state_0\ * 
              !\UART_Amulet:BUART:rx_state_3\ * 
              !\UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:rx_address_detected\
        );
        Output = \UART_Amulet:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_Amulet:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_588
        );
        Output = \UART_Amulet:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_Amulet:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Amulet:BUART:rx_state_0\ * 
              \UART_Amulet:BUART:rx_bitclk_enable\ * 
              \UART_Amulet:BUART:rx_state_3\ * 
              !\UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:rx_address_detected\
            + \UART_Amulet:BUART:rx_state_0\ * 
              !\UART_Amulet:BUART:rx_state_3\ * 
              !\UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:rx_count_6\ * 
              !\UART_Amulet:BUART:rx_count_5\ * 
              !\UART_Amulet:BUART:rx_address_detected\
            + \UART_Amulet:BUART:rx_state_0\ * 
              !\UART_Amulet:BUART:rx_state_3\ * 
              !\UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:rx_count_6\ * 
              !\UART_Amulet:BUART:rx_count_4\ * 
              !\UART_Amulet:BUART:rx_address_detected\
        );
        Output = \UART_Amulet:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_Amulet:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_Amulet:BUART:pollcount_1\
            + Net_588 * \UART_Amulet:BUART:pollcount_0\
        );
        Output = \UART_Amulet:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_Amulet:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Amulet:BUART:rx_state_0\ * 
              \UART_Amulet:BUART:rx_bitclk_enable\ * 
              !\UART_Amulet:BUART:rx_state_3\ * 
              \UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:pollcount_1\ * !Net_588 * 
              !\UART_Amulet:BUART:rx_address_detected\
            + !\UART_Amulet:BUART:rx_state_0\ * 
              \UART_Amulet:BUART:rx_bitclk_enable\ * 
              !\UART_Amulet:BUART:rx_state_3\ * 
              \UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:pollcount_1\ * 
              !\UART_Amulet:BUART:pollcount_0\ * 
              !\UART_Amulet:BUART:rx_address_detected\
            + \UART_Amulet:BUART:rx_state_0\ * 
              !\UART_Amulet:BUART:rx_state_3\ * 
              !\UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:rx_count_6\ * 
              !\UART_Amulet:BUART:rx_count_5\ * 
              !\UART_Amulet:BUART:rx_address_detected\
            + \UART_Amulet:BUART:rx_state_0\ * 
              !\UART_Amulet:BUART:rx_state_3\ * 
              !\UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:rx_count_6\ * 
              !\UART_Amulet:BUART:rx_count_4\ * 
              !\UART_Amulet:BUART:rx_address_detected\
        );
        Output = \UART_Amulet:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_Amulet:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Amulet:BUART:rx_state_0\ * 
              \UART_Amulet:BUART:rx_bitclk_enable\ * 
              \UART_Amulet:BUART:rx_state_3\ * 
              !\UART_Amulet:BUART:rx_address_detected\
            + !\UART_Amulet:BUART:rx_state_0\ * 
              \UART_Amulet:BUART:rx_bitclk_enable\ * 
              \UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:rx_address_detected\
            + !\UART_Amulet:BUART:rx_state_0\ * 
              !\UART_Amulet:BUART:rx_state_3\ * 
              !\UART_Amulet:BUART:rx_state_2\ * !Net_588 * 
              !\UART_Amulet:BUART:rx_address_detected\ * 
              \UART_Amulet:BUART:rx_last\
            + \UART_Amulet:BUART:rx_state_0\ * 
              !\UART_Amulet:BUART:rx_state_3\ * 
              !\UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:rx_count_6\ * 
              !\UART_Amulet:BUART:rx_count_5\ * 
              !\UART_Amulet:BUART:rx_address_detected\
            + \UART_Amulet:BUART:rx_state_0\ * 
              !\UART_Amulet:BUART:rx_state_3\ * 
              !\UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:rx_count_6\ * 
              !\UART_Amulet:BUART:rx_count_4\ * 
              !\UART_Amulet:BUART:rx_address_detected\
        );
        Output = \UART_Amulet:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_Amulet:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Amulet:BUART:rx_state_0\ * 
              \UART_Amulet:BUART:rx_bitclk_enable\ * 
              \UART_Amulet:BUART:rx_state_3\ * \UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:rx_address_detected\
            + \UART_Amulet:BUART:rx_state_0\ * 
              !\UART_Amulet:BUART:rx_state_3\ * 
              !\UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:rx_count_6\ * 
              !\UART_Amulet:BUART:rx_count_5\ * 
              !\UART_Amulet:BUART:rx_address_detected\
            + \UART_Amulet:BUART:rx_state_0\ * 
              !\UART_Amulet:BUART:rx_state_3\ * 
              !\UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:rx_count_6\ * 
              !\UART_Amulet:BUART:rx_count_4\ * 
              !\UART_Amulet:BUART:rx_address_detected\
        );
        Output = \UART_Amulet:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_Amulet:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Amulet:BUART:rx_state_0\ * 
              \UART_Amulet:BUART:rx_state_3\ * \UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:rx_address_detected\
        );
        Output = \UART_Amulet:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_Amulet:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Amulet:BUART:rx_state_0\ * 
              \UART_Amulet:BUART:rx_bitclk_enable\ * 
              \UART_Amulet:BUART:rx_state_3\ * \UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:pollcount_1\ * !Net_588 * 
              !\UART_Amulet:BUART:rx_address_detected\
            + !\UART_Amulet:BUART:rx_state_0\ * 
              \UART_Amulet:BUART:rx_bitclk_enable\ * 
              \UART_Amulet:BUART:rx_state_3\ * \UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:pollcount_1\ * 
              !\UART_Amulet:BUART:pollcount_0\ * 
              !\UART_Amulet:BUART:rx_address_detected\
        );
        Output = \UART_Amulet:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_Amulet:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Amulet:BUART:rx_load_fifo\ * 
              \UART_Amulet:BUART:rx_fifofull\
        );
        Output = \UART_Amulet:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_Amulet:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Amulet:BUART:rx_fifonotempty\ * 
              \UART_Amulet:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Amulet:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_Amulet:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Amulet:BUART:tx_bitclk_dp\
        );
        Output = \UART_Amulet:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART_Amulet:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Amulet:BUART:tx_bitclk_dp\
        );
        Output = \UART_Amulet:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART_Amulet:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Amulet:BUART:tx_state_1\ * 
              !\UART_Amulet:BUART:tx_state_0\ * 
              !\UART_Amulet:BUART:tx_fifo_empty\ * 
              !\UART_Amulet:BUART:tx_state_2\
            + !\UART_Amulet:BUART:tx_state_1\ * 
              !\UART_Amulet:BUART:tx_state_0\ * 
              !\UART_Amulet:BUART:tx_fifo_empty\ * 
              \UART_Amulet:BUART:tx_bitclk\
            + \UART_Amulet:BUART:tx_state_1\ * \UART_Amulet:BUART:tx_state_0\ * 
              \UART_Amulet:BUART:tx_fifo_empty\ * 
              \UART_Amulet:BUART:tx_bitclk\
            + \UART_Amulet:BUART:tx_state_0\ * 
              !\UART_Amulet:BUART:tx_state_2\ * \UART_Amulet:BUART:tx_bitclk\
        );
        Output = \UART_Amulet:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART_Amulet:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Amulet:BUART:tx_state_1\ * \UART_Amulet:BUART:tx_state_0\ * 
              \UART_Amulet:BUART:tx_bitclk\
            + \UART_Amulet:BUART:tx_state_1\ * 
              !\UART_Amulet:BUART:tx_state_2\ * \UART_Amulet:BUART:tx_bitclk\ * 
              !\UART_Amulet:BUART:tx_counter_dp\
            + \UART_Amulet:BUART:tx_state_0\ * 
              !\UART_Amulet:BUART:tx_state_2\ * \UART_Amulet:BUART:tx_bitclk\
        );
        Output = \UART_Amulet:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART_Amulet:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Amulet:BUART:tx_state_1\ * 
              !\UART_Amulet:BUART:tx_state_0\ * 
              \UART_Amulet:BUART:tx_state_2\ * \UART_Amulet:BUART:tx_bitclk\
            + \UART_Amulet:BUART:tx_state_1\ * \UART_Amulet:BUART:tx_state_0\ * 
              \UART_Amulet:BUART:tx_bitclk\
            + \UART_Amulet:BUART:tx_state_1\ * 
              !\UART_Amulet:BUART:tx_state_2\ * \UART_Amulet:BUART:tx_bitclk\ * 
              !\UART_Amulet:BUART:tx_counter_dp\
        );
        Output = \UART_Amulet:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART_Amulet:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Amulet:BUART:tx_state_1\ * 
              !\UART_Amulet:BUART:tx_state_0\ * 
              \UART_Amulet:BUART:tx_fifo_empty\ * 
              \UART_Amulet:BUART:tx_state_2\ * \UART_Amulet:BUART:tx_bitclk\
        );
        Output = \UART_Amulet:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_Amulet:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Amulet:BUART:tx_fifo_notfull\
        );
        Output = \UART_Amulet:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_Amulet:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Amulet:BUART:txn\ * \UART_Amulet:BUART:tx_state_1\ * 
              !\UART_Amulet:BUART:tx_bitclk\
            + \UART_Amulet:BUART:txn\ * \UART_Amulet:BUART:tx_state_2\
            + !\UART_Amulet:BUART:tx_state_1\ * 
              \UART_Amulet:BUART:tx_state_0\ * 
              !\UART_Amulet:BUART:tx_shift_out\ * 
              !\UART_Amulet:BUART:tx_state_2\
            + !\UART_Amulet:BUART:tx_state_1\ * 
              \UART_Amulet:BUART:tx_state_0\ * 
              !\UART_Amulet:BUART:tx_state_2\ * 
              !\UART_Amulet:BUART:tx_bitclk\
            + \UART_Amulet:BUART:tx_state_1\ * 
              !\UART_Amulet:BUART:tx_state_0\ * 
              !\UART_Amulet:BUART:tx_shift_out\ * 
              !\UART_Amulet:BUART:tx_state_2\ * \UART_Amulet:BUART:tx_bitclk\ * 
              \UART_Amulet:BUART:tx_counter_dp\
        );
        Output = \UART_Amulet:BUART:txn\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            cl0_comb => \UART:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Amulet:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_Amulet:Net_9\ ,
            cs_addr_2 => \UART_Amulet:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART_Amulet:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_Amulet:BUART:rx_bitclk_enable\ ,
            route_si => \UART_Amulet:BUART:rx_postpoll\ ,
            f0_load => \UART_Amulet:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_Amulet:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_Amulet:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Amulet:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_Amulet:Net_9\ ,
            cs_addr_2 => \UART_Amulet:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_Amulet:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_Amulet:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_Amulet:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_Amulet:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_Amulet:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Amulet:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_Amulet:Net_9\ ,
            cs_addr_0 => \UART_Amulet:BUART:counter_load_not\ ,
            cl0_comb => \UART_Amulet:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART_Amulet:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_396 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ ,
            interrupt => Net_397 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Amulet:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_Amulet:Net_9\ ,
            status_5 => \UART_Amulet:BUART:rx_status_5\ ,
            status_4 => \UART_Amulet:BUART:rx_status_4\ ,
            status_3 => \UART_Amulet:BUART:rx_status_3\ ,
            interrupt => Net_590 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Amulet:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_Amulet:Net_9\ ,
            status_3 => \UART_Amulet:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_Amulet:BUART:tx_status_2\ ,
            status_1 => \UART_Amulet:BUART:tx_fifo_empty\ ,
            status_0 => \UART_Amulet:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_Amulet:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_Amulet:Net_9\ ,
            load => \UART_Amulet:BUART:rx_counter_load\ ,
            count_6 => \UART_Amulet:BUART:rx_count_6\ ,
            count_5 => \UART_Amulet:BUART:rx_count_5\ ,
            count_4 => \UART_Amulet:BUART:rx_count_4\ ,
            count_3 => \UART_Amulet:BUART:rx_count_3\ ,
            count_2 => \UART_Amulet:BUART:rx_count_2\ ,
            count_1 => \UART_Amulet:BUART:rx_count_1\ ,
            count_0 => \UART_Amulet:BUART:rx_count_0\ ,
            tc => \UART_Amulet:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Clock_ISR
        PORT MAP (
            interrupt => Net_581_local );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =FFT_ISR
        PORT MAP (
            interrupt => Net_566_local );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_553 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =rx_int
        PORT MAP (
            interrupt => Net_396 );
        Properties:
        {
            int_type = "01"
        }

    interrupt: Name =rx_int_Amulet
        PORT MAP (
            interrupt => Net_590 );
        Properties:
        {
            int_type = "01"
        }

    interrupt: Name =tx_int
        PORT MAP (
            interrupt => Net_397 );
        Properties:
        {
            int_type = "01"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    4 :    4 :    8 :  50.00%
Analog domain clock dividers  :    1 :    3 :    4 :  25.00%
Pins                          :   16 :   56 :   72 :  22.22%
Macrocells                    :   51 :  141 :  192 :  26.56%
Unique Pterms                 :   84 :  300 :  384 :  21.88%
Total Pterms                  :  104 :      :      : 
Datapath Cells                :    6 :   18 :   24 :  25.00%
Status Cells                  :    4 :   20 :   24 :  16.67%
            StatusI Registers :    4 
Control Cells                 :    2 :   22 :   24 :   8.33%
                 Count7 Cells :    2 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    6 :   26 :   32 :  18.75%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    1 :    3 :    4 :  25.00%
SC Fixed Blocks               :    1 :    3 :    4 :  25.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    1 :    1 :    2 :  50.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.421ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.531ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(0)][IoId=(1)] : ADC_In(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : RX(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : RX_Amulet(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : TX(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : TX_Amulet(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\ (SAR-ExtVref, SAR-VDAC)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_SAR_1:Bypass(0)\ (SAR-ExtVref)
SC[0]@[FFB(SC,0)] : \PGA_1:SC\
VIDAC[1]@[FFB(VIDAC,1)] : \VDAC8_1:viDAC8\ (SAR-VDAC)
Log: apr.M0058: The analog placement iterative improvement is 91% done. (App=cydsfit)
Analog Placement Results:
IO_1@[IOP=(0)][IoId=(1)] : ADC_In(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : RX(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : RX_Amulet(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : TX(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : TX_Amulet(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\ (SAR-ExtVref, SAR-VDAC)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_SAR_1:Bypass(0)\ (SAR-ExtVref)
SC[2]@[FFB(SC,2)] : \PGA_1:SC\
VIDAC[1]@[FFB(VIDAC,1)] : \VDAC8_1:viDAC8\ (SAR-VDAC)

Analog Placement phase: Elapsed time ==> 0s.515ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
============ VeraRouter Final Answer Routes ============
Connect Signal: Net_576 => (GPIO P0[1] (007)) (SC/CT 2vin (950)) 
Route#422: 
  (SC/CT 2vin (950)) [sc2 Vin Wire [751]] 
    (sc2 Vin Sw__2a (1015)) [sc2 Vin Sw__2b [408]] (sc2 Vin Sw__2c (1016)##) [AGL[5] [543]] 
    (GPIO P0[1] Sw__1c (013)##) [GPIO P0[1] Sw__1b [003]] (GPIO P0[1] Sw__1a (012)) [GPIO P0[1] Wire [540]] 
    (GPIO P0[1] (007)) 
Connect Signal: Net_573 => (SAR1 Vp (730)) (SC/CT 2out (958)) 
Route#423: 
  (SC/CT 2out (958)) [sc2 out Wire [759]] 
    (sc2 out Sw__0a (1045)) [sc2 out Sw__0b [423]] (sc2 out Sw__0c (1046)##) [AGL[4] [539]] 
    (AGL2AGR[4] Sw__0a (490)) [AGL2AGR[4] Sw__0b [180]] (AGL2AGR[4] Sw__0c (491)##) [AGR[4] [595]] 
    (SAR vplus sw R__1c (738)##) [SAR vplus sw R__1b [281]] (SAR vplus sw R__1a (737)) [SAR vplus wire R [730]] 
    (SAR1 Vp (730)) 
Connect Signal: \ADC_SAR_1:Net_126\ => (SAR1 Vn (731)) (SAR1 vrefhi_out (732)) 
Route#424: 
  (SAR1 vrefhi_out (732)) [SAR vrefhi_out wire R [732]] 
    (SAR vminus sw R__7c (774)##) [SAR vminus sw R__7b [299]] (SAR vminus sw R__7a (773)) [SAR vminus wire R [731]] 
    (SAR1 Vn (731)) 
Connect Signal: \ADC_SAR_1:Net_215\ => (SAR1 extvref (733)) (GPIO P0[2] (014)) 
Route#425: 
  (GPIO P0[2] (014)) [GPIO P0[2] Wire [544]] 
    (GPIO P0[2] Wire ExVref Sw (016)) [GPIO P0[2] Wire ExVref [546]] 
    (SAR1 extvref (733)) 
Connect Signal: \ADC_SAR_1:Net_248\ => (SAR1 vref (734)) (VIDAC Vout 1 (593)) 
Route#426: 
  (VIDAC Vout 1 (593)) [v1 Wire [712]] 
    (v1 Wire sar1 Sw (787)) [v1 Wire sar1 [738]] 
    (SAR vref sw R__2c (782)!!) [SAR vref sw R__2b [303]] (SAR vref sw R__2a (781)) [SAR vref wire R [733]] 
    (SAR1 vref (734)) 
Connect Signal: \PGA_1:Net_17\ => (SC/CT 2vref (954)) 
Route#427: 
  (SC/CT 2vref (954)) 
Connect Signal: \VDAC8_1:Net_77\ => (VIDAC Iout 1 (597)) 
Route#428: 
  (VIDAC Iout 1 (597)) 
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
Analog Code Generation phase: Elapsed time ==> 0s.734ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   19 :   29 :   48 :  39.58%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.00
                   Pterms :            5.16
               Macrocells :            2.68
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 413, final cost is 413 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         10 :       9.90 :       5.10
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_Amulet:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Amulet:BUART:rx_state_0\ * 
              !\UART_Amulet:BUART:rx_state_3\ * 
              !\UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:rx_address_detected\
        );
        Output = \UART_Amulet:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Amulet:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Amulet:BUART:rx_state_0\ * 
              \UART_Amulet:BUART:rx_bitclk_enable\ * 
              \UART_Amulet:BUART:rx_state_3\ * 
              !\UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:rx_address_detected\
            + \UART_Amulet:BUART:rx_state_0\ * 
              !\UART_Amulet:BUART:rx_state_3\ * 
              !\UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:rx_count_6\ * 
              !\UART_Amulet:BUART:rx_count_5\ * 
              !\UART_Amulet:BUART:rx_address_detected\
            + \UART_Amulet:BUART:rx_state_0\ * 
              !\UART_Amulet:BUART:rx_state_3\ * 
              !\UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:rx_count_6\ * 
              !\UART_Amulet:BUART:rx_count_4\ * 
              !\UART_Amulet:BUART:rx_address_detected\
        );
        Output = \UART_Amulet:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Amulet:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Amulet:BUART:rx_state_0\ * 
              \UART_Amulet:BUART:rx_bitclk_enable\ * 
              !\UART_Amulet:BUART:rx_state_3\ * 
              \UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:pollcount_1\ * !Net_588 * 
              !\UART_Amulet:BUART:rx_address_detected\
            + !\UART_Amulet:BUART:rx_state_0\ * 
              \UART_Amulet:BUART:rx_bitclk_enable\ * 
              !\UART_Amulet:BUART:rx_state_3\ * 
              \UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:pollcount_1\ * 
              !\UART_Amulet:BUART:pollcount_0\ * 
              !\UART_Amulet:BUART:rx_address_detected\
            + \UART_Amulet:BUART:rx_state_0\ * 
              !\UART_Amulet:BUART:rx_state_3\ * 
              !\UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:rx_count_6\ * 
              !\UART_Amulet:BUART:rx_count_5\ * 
              !\UART_Amulet:BUART:rx_address_detected\
            + \UART_Amulet:BUART:rx_state_0\ * 
              !\UART_Amulet:BUART:rx_state_3\ * 
              !\UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:rx_count_6\ * 
              !\UART_Amulet:BUART:rx_count_4\ * 
              !\UART_Amulet:BUART:rx_address_detected\
        );
        Output = \UART_Amulet:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Amulet:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Amulet:BUART:rx_state_0\ * 
              \UART_Amulet:BUART:rx_bitclk_enable\ * 
              \UART_Amulet:BUART:rx_state_3\ * 
              !\UART_Amulet:BUART:rx_address_detected\
            + !\UART_Amulet:BUART:rx_state_0\ * 
              \UART_Amulet:BUART:rx_bitclk_enable\ * 
              \UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:rx_address_detected\
            + !\UART_Amulet:BUART:rx_state_0\ * 
              !\UART_Amulet:BUART:rx_state_3\ * 
              !\UART_Amulet:BUART:rx_state_2\ * !Net_588 * 
              !\UART_Amulet:BUART:rx_address_detected\ * 
              \UART_Amulet:BUART:rx_last\
            + \UART_Amulet:BUART:rx_state_0\ * 
              !\UART_Amulet:BUART:rx_state_3\ * 
              !\UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:rx_count_6\ * 
              !\UART_Amulet:BUART:rx_count_5\ * 
              !\UART_Amulet:BUART:rx_address_detected\
            + \UART_Amulet:BUART:rx_state_0\ * 
              !\UART_Amulet:BUART:rx_state_3\ * 
              !\UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:rx_count_6\ * 
              !\UART_Amulet:BUART:rx_count_4\ * 
              !\UART_Amulet:BUART:rx_address_detected\
        );
        Output = \UART_Amulet:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Amulet:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Amulet:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Amulet:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Amulet:BUART:rx_state_0\ * 
              \UART_Amulet:BUART:rx_bitclk_enable\ * 
              \UART_Amulet:BUART:rx_state_3\ * \UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:pollcount_1\ * !Net_588 * 
              !\UART_Amulet:BUART:rx_address_detected\
            + !\UART_Amulet:BUART:rx_state_0\ * 
              \UART_Amulet:BUART:rx_bitclk_enable\ * 
              \UART_Amulet:BUART:rx_state_3\ * \UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:pollcount_1\ * 
              !\UART_Amulet:BUART:pollcount_0\ * 
              !\UART_Amulet:BUART:rx_address_detected\
        );
        Output = \UART_Amulet:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Amulet:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Amulet:BUART:rx_state_0\ * 
              \UART_Amulet:BUART:rx_state_3\ * \UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:rx_address_detected\
        );
        Output = \UART_Amulet:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_Amulet:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_Amulet:Net_9\ ,
        load => \UART_Amulet:BUART:rx_counter_load\ ,
        count_6 => \UART_Amulet:BUART:rx_count_6\ ,
        count_5 => \UART_Amulet:BUART:rx_count_5\ ,
        count_4 => \UART_Amulet:BUART:rx_count_4\ ,
        count_3 => \UART_Amulet:BUART:rx_count_3\ ,
        count_2 => \UART_Amulet:BUART:rx_count_2\ ,
        count_1 => \UART_Amulet:BUART:rx_count_1\ ,
        count_0 => \UART_Amulet:BUART:rx_count_0\ ,
        tc => \UART_Amulet:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_Amulet:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Amulet:BUART:rx_load_fifo\ * 
              \UART_Amulet:BUART:rx_fifofull\
        );
        Output = \UART_Amulet:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_Amulet:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Amulet:BUART:tx_bitclk_dp\
        );
        Output = \UART_Amulet:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Amulet:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Amulet:BUART:rx_count_2\ * 
              !\UART_Amulet:BUART:rx_count_1\ * 
              !\UART_Amulet:BUART:pollcount_1\ * Net_588 * 
              \UART_Amulet:BUART:pollcount_0\
            + !\UART_Amulet:BUART:rx_count_2\ * 
              !\UART_Amulet:BUART:rx_count_1\ * 
              \UART_Amulet:BUART:pollcount_1\ * !Net_588
            + !\UART_Amulet:BUART:rx_count_2\ * 
              !\UART_Amulet:BUART:rx_count_1\ * 
              \UART_Amulet:BUART:pollcount_1\ * 
              !\UART_Amulet:BUART:pollcount_0\
        );
        Output = \UART_Amulet:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Amulet:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Amulet:BUART:rx_count_2\ * 
              !\UART_Amulet:BUART:rx_count_1\ * !Net_588 * 
              \UART_Amulet:BUART:pollcount_0\
            + !\UART_Amulet:BUART:rx_count_2\ * 
              !\UART_Amulet:BUART:rx_count_1\ * Net_588 * 
              !\UART_Amulet:BUART:pollcount_0\
        );
        Output = \UART_Amulet:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Amulet:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_Amulet:BUART:pollcount_1\
            + Net_588 * \UART_Amulet:BUART:pollcount_0\
        );
        Output = \UART_Amulet:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Amulet:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Amulet:BUART:rx_count_2\ * 
              !\UART_Amulet:BUART:rx_count_1\ * 
              !\UART_Amulet:BUART:rx_count_0\
        );
        Output = \UART_Amulet:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_Amulet:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_Amulet:Net_9\ ,
        cs_addr_2 => \UART_Amulet:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART_Amulet:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_Amulet:BUART:rx_bitclk_enable\ ,
        route_si => \UART_Amulet:BUART:rx_postpoll\ ,
        f0_load => \UART_Amulet:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_Amulet:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_Amulet:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_Amulet:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_Amulet:Net_9\ ,
        status_5 => \UART_Amulet:BUART:rx_status_5\ ,
        status_4 => \UART_Amulet:BUART:rx_status_4\ ,
        status_3 => \UART_Amulet:BUART:rx_status_3\ ,
        interrupt => Net_590 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Amulet:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Amulet:BUART:rx_fifonotempty\ * 
              \UART_Amulet:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Amulet:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_Amulet:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_588
        );
        Output = \UART_Amulet:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_396 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_5
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=5, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_400 * 
              MODIN1_1
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_400 * 
              !MODIN1_1 * MODIN1_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * MODIN1_1 * 
              !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_400 * 
              MODIN1_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_400 * 
              !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_400 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !Net_400 * 
              !\UART:BUART:rx_address_detected\ * \UART:BUART:rx_last\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_5
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * !Net_400 * 
              !MODIN1_1 * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * !MODIN1_1 * 
              !MODIN1_0 * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * !Net_400 * 
              !MODIN1_1 * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * !MODIN1_1 * 
              !MODIN1_0 * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_5
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_400
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_5
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_398, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_398 (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_Amulet:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Amulet:BUART:rx_state_0\ * 
              \UART_Amulet:BUART:rx_bitclk_enable\ * 
              \UART_Amulet:BUART:rx_state_3\ * \UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:rx_address_detected\
            + \UART_Amulet:BUART:rx_state_0\ * 
              !\UART_Amulet:BUART:rx_state_3\ * 
              !\UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:rx_count_6\ * 
              !\UART_Amulet:BUART:rx_count_5\ * 
              !\UART_Amulet:BUART:rx_address_detected\
            + \UART_Amulet:BUART:rx_state_0\ * 
              !\UART_Amulet:BUART:rx_state_3\ * 
              !\UART_Amulet:BUART:rx_state_2\ * 
              !\UART_Amulet:BUART:rx_count_6\ * 
              !\UART_Amulet:BUART:rx_count_4\ * 
              !\UART_Amulet:BUART:rx_address_detected\
        );
        Output = \UART_Amulet:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        cl0_comb => \UART:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * \UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_Amulet:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_Amulet:Net_9\ ,
        cs_addr_0 => \UART_Amulet:BUART:counter_load_not\ ,
        cl0_comb => \UART_Amulet:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART_Amulet:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_Amulet:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Amulet:BUART:tx_state_1\ * 
              !\UART_Amulet:BUART:tx_state_0\ * 
              \UART_Amulet:BUART:tx_state_2\ * \UART_Amulet:BUART:tx_bitclk\
            + \UART_Amulet:BUART:tx_state_1\ * \UART_Amulet:BUART:tx_state_0\ * 
              \UART_Amulet:BUART:tx_bitclk\
            + \UART_Amulet:BUART:tx_state_1\ * 
              !\UART_Amulet:BUART:tx_state_2\ * \UART_Amulet:BUART:tx_bitclk\ * 
              !\UART_Amulet:BUART:tx_counter_dp\
        );
        Output = \UART_Amulet:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Amulet:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Amulet:BUART:tx_state_1\ * 
              !\UART_Amulet:BUART:tx_state_0\ * 
              !\UART_Amulet:BUART:tx_state_2\
            + !\UART_Amulet:BUART:tx_state_1\ * 
              !\UART_Amulet:BUART:tx_state_0\ * \UART_Amulet:BUART:tx_bitclk\
        );
        Output = \UART_Amulet:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Amulet:BUART:txn\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Amulet:BUART:txn\ * \UART_Amulet:BUART:tx_state_1\ * 
              !\UART_Amulet:BUART:tx_bitclk\
            + \UART_Amulet:BUART:txn\ * \UART_Amulet:BUART:tx_state_2\
            + !\UART_Amulet:BUART:tx_state_1\ * 
              \UART_Amulet:BUART:tx_state_0\ * 
              !\UART_Amulet:BUART:tx_shift_out\ * 
              !\UART_Amulet:BUART:tx_state_2\
            + !\UART_Amulet:BUART:tx_state_1\ * 
              \UART_Amulet:BUART:tx_state_0\ * 
              !\UART_Amulet:BUART:tx_state_2\ * 
              !\UART_Amulet:BUART:tx_bitclk\
            + \UART_Amulet:BUART:tx_state_1\ * 
              !\UART_Amulet:BUART:tx_state_0\ * 
              !\UART_Amulet:BUART:tx_shift_out\ * 
              !\UART_Amulet:BUART:tx_state_2\ * \UART_Amulet:BUART:tx_bitclk\ * 
              \UART_Amulet:BUART:tx_counter_dp\
        );
        Output = \UART_Amulet:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ ,
        interrupt => Net_397 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_583, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Amulet:BUART:txn\
        );
        Output = Net_583 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Amulet:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Amulet:BUART:tx_bitclk_dp\
        );
        Output = \UART_Amulet:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_Amulet:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Amulet:BUART:tx_state_1\ * 
              !\UART_Amulet:BUART:tx_state_0\ * 
              \UART_Amulet:BUART:tx_fifo_empty\ * 
              \UART_Amulet:BUART:tx_state_2\ * \UART_Amulet:BUART:tx_bitclk\
        );
        Output = \UART_Amulet:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_Amulet:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Amulet:BUART:tx_state_1\ * \UART_Amulet:BUART:tx_state_0\ * 
              \UART_Amulet:BUART:tx_bitclk\
            + \UART_Amulet:BUART:tx_state_1\ * 
              !\UART_Amulet:BUART:tx_state_2\ * \UART_Amulet:BUART:tx_bitclk\ * 
              !\UART_Amulet:BUART:tx_counter_dp\
            + \UART_Amulet:BUART:tx_state_0\ * 
              !\UART_Amulet:BUART:tx_state_2\ * \UART_Amulet:BUART:tx_bitclk\
        );
        Output = \UART_Amulet:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=1, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_Amulet:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Amulet:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Amulet:BUART:tx_state_1\ * 
              !\UART_Amulet:BUART:tx_state_0\ * 
              !\UART_Amulet:BUART:tx_fifo_empty\ * 
              !\UART_Amulet:BUART:tx_state_2\
            + !\UART_Amulet:BUART:tx_state_1\ * 
              !\UART_Amulet:BUART:tx_state_0\ * 
              !\UART_Amulet:BUART:tx_fifo_empty\ * 
              \UART_Amulet:BUART:tx_bitclk\
            + \UART_Amulet:BUART:tx_state_1\ * \UART_Amulet:BUART:tx_state_0\ * 
              \UART_Amulet:BUART:tx_fifo_empty\ * 
              \UART_Amulet:BUART:tx_bitclk\
            + \UART_Amulet:BUART:tx_state_0\ * 
              !\UART_Amulet:BUART:tx_state_2\ * \UART_Amulet:BUART:tx_bitclk\
        );
        Output = \UART_Amulet:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_Amulet:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Amulet:BUART:tx_fifo_notfull\
        );
        Output = \UART_Amulet:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_Amulet:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_Amulet:Net_9\ ,
        cs_addr_2 => \UART_Amulet:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_Amulet:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_Amulet:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_Amulet:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_Amulet:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_Amulet:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_Amulet:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_Amulet:Net_9\ ,
        status_3 => \UART_Amulet:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_Amulet:BUART:tx_status_2\ ,
        status_1 => \UART_Amulet:BUART:tx_fifo_empty\ ,
        status_0 => \UART_Amulet:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =Clock_ISR
        PORT MAP (
            interrupt => Net_581_local );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =FFT_ISR
        PORT MAP (
            interrupt => Net_566_local );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_553 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =rx_int
        PORT MAP (
            interrupt => Net_396 );
        Properties:
        {
            int_type = "01"
        }
  Intr@ [IntrHod=(0)][IntrId=(4)] 
    interrupt: Name =rx_int_Amulet
        PORT MAP (
            interrupt => Net_590 );
        Properties:
        {
            int_type = "01"
        }
  Intr@ [IntrHod=(0)][IntrId=(5)] 
    interrupt: Name =tx_int
        PORT MAP (
            interrupt => Net_397 );
        Properties:
        {
            int_type = "01"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = ADC_In(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_576 ,
        pad => ADC_In(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \ADC_SAR_1:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => \ADC_SAR_1:Net_215\ ,
        pad => \ADC_SAR_1:Bypass(0)_PAD\ );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 is empty
Port 4 is empty
Port 5 is empty
Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        fb => Net_400 ,
        pad => RX(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_398 ,
        pad => TX(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = RX_Amulet(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        fb => Net_588 ,
        pad => RX_Amulet(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = TX_Amulet(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_583 ,
        pad => TX_Amulet(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            aclk_glb_0 => \ADC_SAR_1:Net_221\ ,
            aclk_0 => \ADC_SAR_1:Net_221_local\ ,
            clk_a_dig_glb_0 => \ADC_SAR_1:Net_221_adig\ ,
            clk_a_dig_0 => \ADC_SAR_1:Net_221_adig_local\ ,
            dclk_glb_0 => \UART:Net_9\ ,
            dclk_0 => \UART:Net_9_local\ ,
            dclk_glb_1 => \UART_Amulet:Net_9\ ,
            dclk_1 => \UART_Amulet:Net_9_local\ ,
            dclk_glb_2 => Net_566 ,
            dclk_2 => Net_566_local ,
            dclk_glb_3 => Net_581 ,
            dclk_3 => Net_581_local );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: 
    SC Block @ [FFB(SC,2)]: 
    sccell: Name =\PGA_1:SC\
        PORT MAP (
            vref => \PGA_1:Net_17\ ,
            vin => Net_576 ,
            modout => \PGA_1:Net_41\ ,
            vout => Net_573 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: 
    VIDAC Block @ [FFB(VIDAC,1)]: 
    vidaccell: Name =\VDAC8_1:viDAC8\
        PORT MAP (
            vout => \ADC_SAR_1:Net_248\ ,
            iout => \VDAC8_1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: 
    SAR @ [FFB(SAR,1)]: 
    sarcell: Name =\ADC_SAR_1:ADC_SAR\
        PORT MAP (
            vplus => Net_573 ,
            vminus => \ADC_SAR_1:Net_126\ ,
            ext_pin => \ADC_SAR_1:Net_215\ ,
            vrefhi_out => \ADC_SAR_1:Net_126\ ,
            vref => \ADC_SAR_1:Net_248\ ,
            clock => \ADC_SAR_1:Net_221\ ,
            pump_clock => \ADC_SAR_1:Net_221\ ,
            sof_udb => __ONE__ ,
            irq => \ADC_SAR_1:Net_252\ ,
            next => Net_556 ,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\ ,
            eof_udb => Net_553 );
        Properties:
        {
            cy_registers = ""
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   0 |   1 |     * |      NONE |      HI_Z_ANALOG |             ADC_In(0) | Analog(Net_576)
     |   2 |       |      NONE |      HI_Z_ANALOG | \ADC_SAR_1:Bypass(0)\ | Analog(\ADC_SAR_1:Net_215\)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   6 |   0 |     * |      NONE |     HI_Z_DIGITAL |                 RX(0) | FB(Net_400)
     |   6 |     * |      NONE |         CMOS_OUT |                 TX(0) | In(Net_398)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
  12 |   2 |     * |      NONE |     HI_Z_DIGITAL |          RX_Amulet(0) | FB(Net_588)
     |   3 |     * |      NONE |         CMOS_OUT |          TX_Amulet(0) | In(Net_583)
-------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
Log: plm.M0038: The pin named ADC_In(0) at location P0[1] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Log: plm.M0040: The pin named \ADC_SAR_1:Bypass(0)\ at location P0[2] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0038: The pin named \LCD:LCDPort(3)\ at location P2[3] prevents usage of special purposes: Trace. (App=cydsfit)
Log: plm.M0038: The pin named \LCD:LCDPort(4)\ at location P2[4] prevents usage of special purposes: Trace. (App=cydsfit)
Log: plm.M0038: The pin named \LCD:LCDPort(5)\ at location P2[5] prevents usage of special purposes: Trace. (App=cydsfit)
Log: plm.M0038: The pin named \LCD:LCDPort(6)\ at location P2[6] prevents usage of special purposes: Trace. (App=cydsfit)
Log: plm.M0038: The pin named RX_Amulet(0) at location P12[2] prevents usage of special purposes: SIO. (App=cydsfit)
Log: plm.M0038: The pin named TX_Amulet(0) at location P12[3] prevents usage of special purposes: SIO. (App=cydsfit)
Info: plm.M0037: RS232.rpt: 
      Certain internal analog resources use the following pins for preferred routing: P0[1], P0[2], P2[3], P2[4], P2[5], P2[6], P12[2], P12[3].
      Please check the "Final Placement Details" section of the report file (RS232.rpt) to see what resources are impacted by your pin selections.
     (File=E:\6.115\FFT\RS232.cydsn\RS232.rpt(1))
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 3s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.734ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 3s.578ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.156ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in RS232_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.593ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.671ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 15s.781ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 15s.828ms
API generation phase: Elapsed time ==> 6s.249ms
Dependency generation phase: Elapsed time ==> 0s.249ms
Cleanup phase: Elapsed time ==> 0s.078ms
