<def f='dpdk_1805/drivers/net/ark/ark_pktchkr.h' l='26' ll='40'/>
<size>56</size>
<doc f='dpdk_1805/drivers/net/ark/ark_pktchkr.h' l='22'>/*
 * This are overlay structures to a memory mapped FPGA device.  These
 * structs will never be instantiated in ram memory
 */</doc>
<mbr r='ark_pkt_chkr_stat_regs::r0' o='0' t='uint32_t'/>
<mbr r='ark_pkt_chkr_stat_regs::pkt_start_stop' o='32' t='uint32_t'/>
<mbr r='ark_pkt_chkr_stat_regs::pkt_ctrl' o='64' t='uint32_t'/>
<mbr r='ark_pkt_chkr_stat_regs::pkts_rcvd' o='96' t='uint32_t'/>
<mbr r='ark_pkt_chkr_stat_regs::bytes_rcvd' o='128' t='uint64_t'/>
<mbr r='ark_pkt_chkr_stat_regs::pkts_ok' o='192' t='uint32_t'/>
<mbr r='ark_pkt_chkr_stat_regs::pkts_mismatch' o='224' t='uint32_t'/>
<mbr r='ark_pkt_chkr_stat_regs::pkts_err' o='256' t='uint32_t'/>
<mbr r='ark_pkt_chkr_stat_regs::first_mismatch' o='288' t='uint32_t'/>
<mbr r='ark_pkt_chkr_stat_regs::resync_events' o='320' t='uint32_t'/>
<mbr r='ark_pkt_chkr_stat_regs::pkts_missing' o='352' t='uint32_t'/>
<mbr r='ark_pkt_chkr_stat_regs::min_latency' o='384' t='uint32_t'/>
<mbr r='ark_pkt_chkr_stat_regs::max_latency' o='416' t='uint32_t'/>
