

================================================================
== Vitis HLS Report for 'generic_asin_double_s'
================================================================
* Date:           Wed Dec 14 18:16:35 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        inversekinematics
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.946 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       90|  10.000 ns|  0.900 us|    1|   90|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       84|       84|         2|          1|          1|    84|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 8 9 2 
2 --> 3 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 7 8 
7 --> 8 
8 --> 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %in_r" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_asin_acos.h:84]   --->   Operation 14 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 15 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 16 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 17 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i64 %data_V"   --->   Operation 18 'trunc' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node inabs_2)   --->   "%xor_ln96 = xor i64 %data_V, i64 9223372036854775808" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_asin_acos.h:96]   --->   Operation 19 'xor' 'xor_ln96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node inabs_2)   --->   "%inabs = bitcast i64 %xor_ln96" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_asin_acos.h:96]   --->   Operation 20 'bitcast' 'inabs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.49ns) (out node of the LUT)   --->   "%inabs_2 = select i1 %p_Result_17, i64 %inabs, i64 %in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_asin_acos.h:95]   --->   Operation 21 'select' 'inabs_2' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.85ns)   --->   "%icmp_ln103 = icmp_eq  i11 %tmp_37, i11 2047" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_asin_acos.h:103]   --->   Operation 22 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.66ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void, void %_ZNK13ap_fixed_baseILi86ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvdEv.exit" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_asin_acos.h:103]   --->   Operation 23 'br' 'br_ln103' <Predicate = true> <Delay = 0.66>
ST_1 : Operation 24 [1/1] (0.85ns)   --->   "%icmp_ln106 = icmp_eq  i11 %tmp_37, i11 0" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_asin_acos.h:106]   --->   Operation 24 'icmp' 'icmp_ln106' <Predicate = (!icmp_ln103)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.66ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void, void %_ZNK13ap_fixed_baseILi86ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvdEv.exit" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_asin_acos.h:106]   --->   Operation 25 'br' 'br_ln106' <Predicate = (!icmp_ln103)> <Delay = 0.66>
ST_1 : Operation 26 [1/1] (0.85ns)   --->   "%icmp_ln109 = icmp_ult  i11 %tmp_37, i11 997" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_asin_acos.h:109]   --->   Operation 26 'icmp' 'icmp_ln109' <Predicate = (!icmp_ln103 & !icmp_ln106)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.66ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void, void %_ZNK13ap_fixed_baseILi86ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvdEv.exit" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_asin_acos.h:109]   --->   Operation 27 'br' 'br_ln109' <Predicate = (!icmp_ln103 & !icmp_ln106)> <Delay = 0.66>
ST_1 : Operation 28 [1/1] (0.85ns)   --->   "%icmp_ln112 = icmp_eq  i11 %tmp_37, i11 1023" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_asin_acos.h:112]   --->   Operation 28 'icmp' 'icmp_ln112' <Predicate = (!icmp_ln103 & !icmp_ln106 & !icmp_ln109)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_asin_acos.h:112]   --->   Operation 29 'br' 'br_ln112' <Predicate = (!icmp_ln103 & !icmp_ln106 & !icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 62" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_asin_acos.h:120]   --->   Operation 30 'bitselect' 'tmp_28' <Predicate = (!icmp_ln103 & !icmp_ln106 & !icmp_ln109 & !icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.66ns)   --->   "%br_ln120 = br i1 %tmp_28, void %_ifconv, void %_ZNK13ap_fixed_baseILi86ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvdEv.exit" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_asin_acos.h:120]   --->   Operation 31 'br' 'br_ln120' <Predicate = (!icmp_ln103 & !icmp_ln106 & !icmp_ln109 & !icmp_ln112)> <Delay = 0.66>
ST_1 : Operation 32 [1/1] (1.34ns)   --->   "%icmp_ln824 = icmp_eq  i52 %tmp_38, i52 0"   --->   Operation 32 'icmp' 'icmp_ln824' <Predicate = (!icmp_ln103 & !icmp_ln106 & !icmp_ln109 & icmp_ln112)> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.94>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %inabs_2"   --->   Operation 33 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln509 = trunc i64 %ireg"   --->   Operation 34 'trunc' 'trunc_ln509' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 35 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 36 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln409 = zext i11 %exp_tmp"   --->   Operation 37 'zext' 'zext_ln409' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln519 = trunc i64 %ireg"   --->   Operation 38 'trunc' 'trunc_ln519' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_19 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln519"   --->   Operation 39 'bitconcatenate' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln523 = zext i53 %p_Result_19"   --->   Operation 40 'zext' 'zext_ln523' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.32ns)   --->   "%man_V_2 = sub i54 0, i54 %zext_ln523"   --->   Operation 41 'sub' 'man_V_2' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.41ns)   --->   "%man_V = select i1 %p_Result_18, i54 %man_V_2, i54 %zext_ln523"   --->   Operation 42 'select' 'man_V' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.46ns)   --->   "%icmp_ln525 = icmp_eq  i63 %trunc_ln509, i63 0"   --->   Operation 43 'icmp' 'icmp_ln525' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.96ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln409"   --->   Operation 44 'sub' 'F2' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.86ns)   --->   "%icmp_ln535 = icmp_sgt  i12 %F2, i12 83"   --->   Operation 45 'icmp' 'icmp_ln535' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.96ns)   --->   "%add_ln535 = add i12 %F2, i12 4013"   --->   Operation 46 'add' 'add_ln535' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.96ns)   --->   "%sub_ln535 = sub i12 83, i12 %F2"   --->   Operation 47 'sub' 'sub_ln535' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.43ns)   --->   "%sh_amt = select i1 %icmp_ln535, i12 %add_ln535, i12 %sub_ln535"   --->   Operation 48 'select' 'sh_amt' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.86ns)   --->   "%icmp_ln536 = icmp_eq  i12 %F2, i12 83"   --->   Operation 49 'icmp' 'icmp_ln536' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln557_2)   --->   "%sext_ln537 = sext i54 %man_V"   --->   Operation 50 'sext' 'sext_ln537' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.86ns)   --->   "%icmp_ln539 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 51 'icmp' 'icmp_ln539' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.86ns)   --->   "%icmp_ln557 = icmp_ult  i12 %sh_amt, i12 86"   --->   Operation 52 'icmp' 'icmp_ln557' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln540 = sext i12 %sh_amt"   --->   Operation 53 'sext' 'sext_ln540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln557_1)   --->   "%zext_ln540 = zext i32 %sext_ln540"   --->   Operation 54 'zext' 'zext_ln540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln557_1)   --->   "%t_V_2 = ashr i54 %man_V, i54 %zext_ln540"   --->   Operation 55 'ashr' 't_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln557_2)   --->   "%t_V_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 56 'bitselect' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln557_2)   --->   "%select_ln542 = select i1 %t_V_3, i86 77371252455336267181195263, i86 0"   --->   Operation 57 'select' 'select_ln542' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln557_2)   --->   "%zext_ln558 = zext i32 %sext_ln540"   --->   Operation 58 'zext' 'zext_ln558' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln557_2)   --->   "%t_V_4 = shl i86 %sext_ln537, i86 %zext_ln558"   --->   Operation 59 'shl' 't_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln557_2)   --->   "%xor_ln525 = xor i1 %icmp_ln525, i1 1"   --->   Operation 60 'xor' 'xor_ln525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln557_2)   --->   "%and_ln536 = and i1 %icmp_ln536, i1 %xor_ln525"   --->   Operation 61 'and' 'and_ln536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.33ns)   --->   "%or_ln536 = or i1 %icmp_ln525, i1 %icmp_ln536"   --->   Operation 62 'or' 'or_ln536' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln535)   --->   "%xor_ln536 = xor i1 %or_ln536, i1 1"   --->   Operation 63 'xor' 'xor_ln536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln535 = and i1 %icmp_ln535, i1 %xor_ln536"   --->   Operation 64 'and' 'and_ln535' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.33ns)   --->   "%and_ln539 = and i1 %and_ln535, i1 %icmp_ln539"   --->   Operation 65 'and' 'and_ln539' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln557)   --->   "%xor_ln539 = xor i1 %icmp_ln539, i1 1"   --->   Operation 66 'xor' 'xor_ln539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln557)   --->   "%and_ln539_1 = and i1 %and_ln535, i1 %xor_ln539"   --->   Operation 67 'and' 'and_ln539_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln557)   --->   "%or_ln535 = or i1 %or_ln536, i1 %icmp_ln535"   --->   Operation 68 'or' 'or_ln535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln557)   --->   "%xor_ln535 = xor i1 %or_ln535, i1 1"   --->   Operation 69 'xor' 'xor_ln535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln557 = and i1 %icmp_ln557, i1 %xor_ln535"   --->   Operation 70 'and' 'and_ln557' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln557_2)   --->   "%select_ln557 = select i1 %and_ln557, i86 %t_V_4, i86 %select_ln542"   --->   Operation 71 'select' 'select_ln557' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln557 = or i1 %and_ln557, i1 %and_ln539_1"   --->   Operation 72 'or' 'or_ln557' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln557_1 = select i1 %and_ln539, i54 %t_V_2, i54 %man_V"   --->   Operation 73 'select' 'select_ln557_1' <Predicate = true> <Delay = 1.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln557_2)   --->   "%sext_ln557 = sext i54 %select_ln557_1"   --->   Operation 74 'sext' 'sext_ln557' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln557_2)   --->   "%or_ln557_1 = or i1 %and_ln539, i1 %and_ln536"   --->   Operation 75 'or' 'or_ln557_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln557_2 = select i1 %or_ln557, i86 %select_ln557, i86 %sext_ln557"   --->   Operation 76 'select' 'select_ln557_2' <Predicate = true> <Delay = 1.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln557_2 = or i1 %or_ln557, i1 %or_ln557_1"   --->   Operation 77 'or' 'or_ln557_2' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.48>
ST_3 : Operation 78 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln557_3 = select i1 %or_ln557_2, i86 %select_ln557_2, i86 0"   --->   Operation 78 'select' 'select_ln557_3' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_ZNK13ap_fixed_baseILi86ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit330.i"   --->   Operation 79 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 4 <SV = 3> <Delay = 6.80>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%n = phi i7 %n_1, void %_ZNK13ap_fixed_baseILi86ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit330.i.split_ifconv, i7 0, void %_ifconv"   --->   Operation 80 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%t_V_5 = phi i86 %t_V_7, void %_ZNK13ap_fixed_baseILi86ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit330.i.split_ifconv, i86 %select_ln557_3, void %_ifconv"   --->   Operation 81 'phi' 't_V_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%empty = phi i86 %tz, void %_ZNK13ap_fixed_baseILi86ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit330.i.split_ifconv, i86 0, void %_ifconv"   --->   Operation 82 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%empty_61 = phi i86 %x_V, void %_ZNK13ap_fixed_baseILi86ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit330.i.split_ifconv, i86 9671406556917033397649408, void %_ifconv"   --->   Operation 83 'phi' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%empty_62 = phi i86 %y_V, void %_ZNK13ap_fixed_baseILi86ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit330.i.split_ifconv, i86 0, void %_ifconv"   --->   Operation 84 'phi' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.89ns)   --->   "%n_1 = add i7 %n, i7 1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_cordic_apfixed.h:178]   --->   Operation 85 'add' 'n_1' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 86 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.86ns)   --->   "%icmp_ln143 = icmp_eq  i7 %n, i7 84" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_cordic_apfixed.h:143]   --->   Operation 87 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%empty_63 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 84, i64 84, i64 84"   --->   Operation 88 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %_ZNK13ap_fixed_baseILi86ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit330.i.split_ifconv, void %_ZN14cordic_apfixed20doublecordic_apfixedILi86ELi3ELi0ELi64EEEvR8ap_fixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES5_S5_S5_.exit" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_cordic_apfixed.h:143]   --->   Operation 89 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln176_cast42 = zext i7 %n" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 90 'zext' 'trunc_ln176_cast42' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%n_01_i_cast = zext i7 %n" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 91 'zext' 'n_01_i_cast' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%bit = bitselect i1 @_ssdm_op_BitSelect.i1.i86.i32, i86 %empty_61, i32 85" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_cordic_apfixed.h:183]   --->   Operation 92 'bitselect' 'bit' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.47ns)   --->   "%icmp_ln160 = icmp_sgt  i86 %empty_62, i86 %t_V_5" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_cordic_apfixed.h:160]   --->   Operation 93 'icmp' 'icmp_ln160' <Predicate = (!icmp_ln143)> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.33ns)   --->   "%d_V = xor i1 %bit, i1 %icmp_ln160" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_cordic_apfixed.h:160]   --->   Operation 94 'xor' 'd_V' <Predicate = (!icmp_ln143)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.89ns)   --->   "%add_ln176 = add i8 %n_01_i_cast, i8 255" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 95 'add' 'add_ln176' <Predicate = (!icmp_ln143)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln176, i32 7"   --->   Operation 96 'bitselect' 'isNeg' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.89ns)   --->   "%sub_ln1321 = sub i8 1, i8 %n_01_i_cast"   --->   Operation 97 'sub' 'sub_ln1321' <Predicate = (!icmp_ln143)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.44ns)   --->   "%ush = select i1 %isNeg, i8 %sub_ln1321, i8 %add_ln176"   --->   Operation 98 'select' 'ush' <Predicate = (!icmp_ln143)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%sh_prom_i_i323_i_cast_cast_cast = sext i8 %ush"   --->   Operation 99 'sext' 'sh_prom_i_i323_i_cast_cast_cast' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%sh_prom_i_i323_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i323_i_cast_cast_cast"   --->   Operation 100 'zext' 'sh_prom_i_i323_i_cast_cast_cast_cast' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node r_V_43)   --->   "%r_V = shl i86 %empty_61, i86 %sh_prom_i_i323_i_cast_cast_cast_cast"   --->   Operation 101 'shl' 'r_V' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node r_V_43)   --->   "%r_V_34 = ashr i86 %empty_61, i86 %sh_prom_i_i323_i_cast_cast_cast_cast"   --->   Operation 102 'ashr' 'r_V_34' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (1.71ns) (out node of the LUT)   --->   "%r_V_43 = select i1 %isNeg, i86 %r_V, i86 %r_V_34"   --->   Operation 103 'select' 'r_V_43' <Predicate = (!icmp_ln143)> <Delay = 1.71> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node r_V_44)   --->   "%r_V_36 = shl i86 %empty_62, i86 %sh_prom_i_i323_i_cast_cast_cast_cast"   --->   Operation 104 'shl' 'r_V_36' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node r_V_44)   --->   "%r_V_37 = ashr i86 %empty_62, i86 %sh_prom_i_i323_i_cast_cast_cast_cast"   --->   Operation 105 'ashr' 'r_V_37' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (1.71ns) (out node of the LUT)   --->   "%r_V_44 = select i1 %isNeg, i86 %r_V_36, i86 %r_V_37"   --->   Operation 106 'select' 'r_V_44' <Predicate = (!icmp_ln143)> <Delay = 1.71> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1287 = zext i7 %n_1"   --->   Operation 107 'zext' 'zext_ln1287' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node sub_ln657)   --->   "%r_V_45 = ashr i86 %r_V_43, i86 %zext_ln1287"   --->   Operation 108 'ashr' 'r_V_45' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node sub_ln657_1)   --->   "%r_V_46 = ashr i86 %r_V_44, i86 %zext_ln1287"   --->   Operation 109 'ashr' 'r_V_46' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (1.71ns) (out node of the LUT)   --->   "%sub_ln657 = sub i86 %empty_61, i86 %r_V_45"   --->   Operation 110 'sub' 'sub_ln657' <Predicate = (!icmp_ln143)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (1.71ns) (out node of the LUT)   --->   "%sub_ln657_1 = sub i86 %empty_62, i86 %r_V_46"   --->   Operation 111 'sub' 'sub_ln657_1' <Predicate = (!icmp_ln143)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (1.55ns)   --->   "%sub_ln657_2 = sub i86 %sub_ln657, i86 %r_V_44"   --->   Operation 112 'sub' 'sub_ln657_2' <Predicate = (!icmp_ln143)> <Delay = 1.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (1.55ns)   --->   "%add_ln657 = add i86 %sub_ln657_1, i86 %r_V_43"   --->   Operation 113 'add' 'add_ln657' <Predicate = (!icmp_ln143)> <Delay = 1.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (1.55ns)   --->   "%add_ln657_3 = add i86 %sub_ln657, i86 %r_V_44"   --->   Operation 114 'add' 'add_ln657_3' <Predicate = (!icmp_ln143)> <Delay = 1.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (1.55ns)   --->   "%sub_ln657_3 = sub i86 %sub_ln657_1, i86 %r_V_43"   --->   Operation 115 'sub' 'sub_ln657_3' <Predicate = (!icmp_ln143)> <Delay = 1.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.47ns)   --->   "%x_V = select i1 %d_V, i86 %add_ln657_3, i86 %sub_ln657_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_cordic_apfixed.h:183]   --->   Operation 116 'select' 'x_V' <Predicate = (!icmp_ln143)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.47ns)   --->   "%y_V = select i1 %d_V, i86 %sub_ln657_3, i86 %add_ln657" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_cordic_apfixed.h:183]   --->   Operation 117 'select' 'y_V' <Predicate = (!icmp_ln143)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node t_V_6)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %n, i1 0" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_cordic_apfixed.h:194]   --->   Operation 118 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.86ns)   --->   "%icmp_ln195 = icmp_ult  i7 %n, i7 43" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_cordic_apfixed.h:195]   --->   Operation 119 'icmp' 'icmp_ln195' <Predicate = (!icmp_ln143)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node t_V_6)   --->   "%sh_prom_i_i_i = zext i8 %shl_ln" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_cordic_apfixed.h:194]   --->   Operation 120 'zext' 'sh_prom_i_i_i' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node t_V_6)   --->   "%r_V_47 = ashr i86 %t_V_5, i86 %sh_prom_i_i_i"   --->   Operation 121 'ashr' 'r_V_47' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (1.71ns) (out node of the LUT)   --->   "%t_V_6 = add i86 %r_V_47, i86 %t_V_5"   --->   Operation 122 'add' 't_V_6' <Predicate = (!icmp_ln143)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.47ns)   --->   "%t_V_7 = select i1 %icmp_ln195, i86 %t_V_6, i86 %t_V_5" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_cordic_apfixed.h:195]   --->   Operation 123 'select' 't_V_7' <Predicate = (!icmp_ln143)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%cordic_apfixed_circ_table_arctan_128_V_addr = getelementptr i126 %cordic_apfixed_circ_table_arctan_128_V, i64 0, i64 %trunc_ln176_cast42"   --->   Operation 124 'getelementptr' 'cordic_apfixed_circ_table_arctan_128_V_addr' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_4 : Operation 125 [2/2] (1.35ns)   --->   "%cordic_apfixed_circ_table_arctan_128_V_load = load i7 %cordic_apfixed_circ_table_arctan_128_V_addr"   --->   Operation 125 'load' 'cordic_apfixed_circ_table_arctan_128_V_load' <Predicate = (!icmp_ln143)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 126> <Depth = 128> <ROM>

State 5 <SV = 4> <Delay = 3.37>
ST_5 : Operation 126 [1/2] (1.35ns)   --->   "%cordic_apfixed_circ_table_arctan_128_V_load = load i7 %cordic_apfixed_circ_table_arctan_128_V_addr"   --->   Operation 126 'load' 'cordic_apfixed_circ_table_arctan_128_V_load' <Predicate = (!icmp_ln143)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 126> <Depth = 128> <ROM>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i83 @_ssdm_op_PartSelect.i83.i126.i32.i32, i126 %cordic_apfixed_circ_table_arctan_128_V_load, i32 43, i32 125"   --->   Operation 127 'partselect' 'tmp_19' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%r_V_48 = bitconcatenate i84 @_ssdm_op_BitConcatenate.i84.i83.i1, i83 %tmp_19, i1 0"   --->   Operation 128 'bitconcatenate' 'r_V_48' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln1252 = zext i84 %r_V_48"   --->   Operation 129 'zext' 'zext_ln1252' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (1.55ns)   --->   "%sub_ln657_4 = sub i86 %empty, i86 %zext_ln1252"   --->   Operation 130 'sub' 'sub_ln657_4' <Predicate = (!icmp_ln143 & d_V)> <Delay = 1.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (1.55ns)   --->   "%add_ln657_5 = add i86 %zext_ln1252, i86 %empty"   --->   Operation 131 'add' 'add_ln657_5' <Predicate = (!icmp_ln143 & !d_V)> <Delay = 1.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.47ns)   --->   "%tz = select i1 %d_V, i86 %sub_ln657_4, i86 %add_ln657_5" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_cordic_apfixed.h:204]   --->   Operation 132 'select' 'tz' <Predicate = (!icmp_ln143)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK13ap_fixed_baseILi86ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit330.i"   --->   Operation 133 'br' 'br_ln0' <Predicate = (!icmp_ln143)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.13>
ST_6 : Operation 134 [1/1] (1.47ns)   --->   "%icmp_ln839 = icmp_eq  i86 %empty, i86 0"   --->   Operation 134 'icmp' 'icmp_ln839' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.66ns)   --->   "%br_ln839 = br i1 %icmp_ln839, void %_ifconv24, void %_ZNK13ap_fixed_baseILi86ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvdEv.exit"   --->   Operation 135 'br' 'br_ln839' <Predicate = true> <Delay = 0.66>
ST_6 : Operation 136 [1/1] (1.55ns)   --->   "%tmp_V = sub i86 0, i86 %empty"   --->   Operation 136 'sub' 'tmp_V' <Predicate = (!icmp_ln839)> <Delay = 1.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 6.68>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i86.i32, i86 %empty, i32 85"   --->   Operation 137 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.47ns)   --->   "%tmp_V_2 = select i1 %p_Result_20, i86 %tmp_V, i86 %empty"   --->   Operation 138 'select' 'tmp_V_2' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%t = partselect i64 @_ssdm_op_PartSelect.i64.i86.i32.i32, i86 %tmp_V_2, i32 22, i32 85"   --->   Operation 139 'partselect' 't' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%tmp = ctlz i64 @llvm.ctlz.i64, i64 %t, i1 1"   --->   Operation 140 'ctlz' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%NZeros = trunc i64 %tmp"   --->   Operation 141 'trunc' 'NZeros' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (1.48ns)   --->   "%hitNonZero = icmp_eq  i64 %t, i64 0"   --->   Operation 142 'icmp' 'hitNonZero' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln1026 = trunc i86 %tmp_V_2"   --->   Operation 143 'trunc' 'trunc_ln1026' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_21 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i22.i42, i22 %trunc_ln1026, i42 4398046511103"   --->   Operation 144 'bitconcatenate' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_s = ctlz i64 @llvm.ctlz.i64, i64 %p_Result_21, i1 1"   --->   Operation 145 'ctlz' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln1028 = trunc i64 %tmp_s"   --->   Operation 146 'trunc' 'trunc_ln1028' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (1.20ns)   --->   "%NZeros_1 = add i32 %trunc_ln1028, i32 %NZeros"   --->   Operation 147 'add' 'NZeros_1' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.52ns)   --->   "%NZeros_3 = select i1 %hitNonZero, i32 %NZeros_1, i32 %NZeros"   --->   Operation 148 'select' 'NZeros_3' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (1.20ns)   --->   "%sub_ln848 = sub i32 86, i32 %NZeros_3"   --->   Operation 149 'sub' 'sub_ln848' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (1.20ns)   --->   "%lsb_index = add i32 %sub_ln848, i32 4294967243"   --->   Operation 150 'add' 'lsb_index' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 151 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (1.09ns)   --->   "%icmp_ln850 = icmp_sgt  i31 %tmp_34, i31 0"   --->   Operation 152 'icmp' 'icmp_ln850' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i32 %sub_ln848"   --->   Operation 153 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.89ns)   --->   "%sub_ln851 = sub i7 12, i7 %trunc_ln851"   --->   Operation 154 'sub' 'sub_ln851' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln853)   --->   "%zext_ln851 = zext i7 %sub_ln851"   --->   Operation 155 'zext' 'zext_ln851' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln853)   --->   "%lshr_ln851 = lshr i86 77371252455336267181195263, i86 %zext_ln851"   --->   Operation 156 'lshr' 'lshr_ln851' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln853)   --->   "%zext_ln853 = zext i32 %lsb_index"   --->   Operation 157 'zext' 'zext_ln853' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln853)   --->   "%shl_ln853 = shl i86 1, i86 %zext_ln853"   --->   Operation 158 'shl' 'shl_ln853' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln853)   --->   "%or_ln853_1 = or i86 %lshr_ln851, i86 %shl_ln853"   --->   Operation 159 'or' 'or_ln853_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln853)   --->   "%and_ln853 = and i86 %tmp_V_2, i86 %or_ln853_1"   --->   Operation 160 'and' 'and_ln853' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (1.47ns) (out node of the LUT)   --->   "%icmp_ln853 = icmp_ne  i86 %and_ln853, i86 0"   --->   Operation 161 'icmp' 'icmp_ln853' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln858)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 162 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln858)   --->   "%xor_ln853 = xor i1 %tmp_35, i1 1"   --->   Operation 163 'xor' 'xor_ln853' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i86.i32, i86 %tmp_V_2, i32 %lsb_index"   --->   Operation 164 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (1.11ns)   --->   "%icmp_ln858 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 165 'icmp' 'icmp_ln858' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln858)   --->   "%and_ln853_1 = and i1 %p_Result_22, i1 %xor_ln853"   --->   Operation 166 'and' 'and_ln853_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln858)   --->   "%select_ln850 = select i1 %icmp_ln850, i1 %icmp_ln853, i1 %p_Result_22"   --->   Operation 167 'select' 'select_ln850' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln858 = select i1 %icmp_ln858, i1 %select_ln850, i1 %and_ln853_1"   --->   Operation 168 'select' 'select_ln858' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln847 = trunc i32 %NZeros_3"   --->   Operation 169 'trunc' 'trunc_ln847' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 5.60>
ST_8 : Operation 170 [1/1] (1.20ns)   --->   "%sub_ln859 = sub i32 54, i32 %sub_ln848"   --->   Operation 170 'sub' 'sub_ln859' <Predicate = (!icmp_ln103 & !icmp_ln106 & !icmp_ln109 & !icmp_ln112 & !tmp_28 & !icmp_ln839 & !icmp_ln858)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln859 = zext i32 %sub_ln859"   --->   Operation 171 'zext' 'zext_ln859' <Predicate = (!icmp_ln103 & !icmp_ln106 & !icmp_ln109 & !icmp_ln112 & !tmp_28 & !icmp_ln839 & !icmp_ln858)> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%shl_ln859 = shl i86 %tmp_V_2, i86 %zext_ln859"   --->   Operation 172 'shl' 'shl_ln859' <Predicate = (!icmp_ln103 & !icmp_ln106 & !icmp_ln109 & !icmp_ln112 & !tmp_28 & !icmp_ln839 & !icmp_ln858)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (1.20ns)   --->   "%add_ln858 = add i32 %sub_ln848, i32 4294967242"   --->   Operation 173 'add' 'add_ln858' <Predicate = (!icmp_ln103 & !icmp_ln106 & !icmp_ln109 & !icmp_ln112 & !tmp_28 & !icmp_ln839 & icmp_ln858)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln858 = zext i32 %add_ln858"   --->   Operation 174 'zext' 'zext_ln858' <Predicate = (!icmp_ln103 & !icmp_ln106 & !icmp_ln109 & !icmp_ln112 & !tmp_28 & !icmp_ln839 & icmp_ln858)> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%lshr_ln858 = lshr i86 %tmp_V_2, i86 %zext_ln858"   --->   Operation 175 'lshr' 'lshr_ln858' <Predicate = (!icmp_ln103 & !icmp_ln106 & !icmp_ln109 & !icmp_ln112 & !tmp_28 & !icmp_ln839 & icmp_ln858)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%trunc_ln859 = trunc i86 %lshr_ln858"   --->   Operation 176 'trunc' 'trunc_ln859' <Predicate = (!icmp_ln103 & !icmp_ln106 & !icmp_ln109 & !icmp_ln112 & !tmp_28 & !icmp_ln839 & icmp_ln858)> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%trunc_ln859_1 = trunc i86 %shl_ln859"   --->   Operation 177 'trunc' 'trunc_ln859_1' <Predicate = (!icmp_ln103 & !icmp_ln106 & !icmp_ln109 & !icmp_ln112 & !tmp_28 & !icmp_ln839 & !icmp_ln858)> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%m = select i1 %icmp_ln858, i64 %trunc_ln859, i64 %trunc_ln859_1"   --->   Operation 178 'select' 'm' <Predicate = (!icmp_ln103 & !icmp_ln106 & !icmp_ln109 & !icmp_ln112 & !tmp_28 & !icmp_ln839)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln865 = zext i1 %select_ln858"   --->   Operation 179 'zext' 'zext_ln865' <Predicate = (!icmp_ln103 & !icmp_ln106 & !icmp_ln109 & !icmp_ln112 & !tmp_28 & !icmp_ln839)> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (1.71ns) (out node of the LUT)   --->   "%m_1 = add i64 %m, i64 %zext_ln865"   --->   Operation 180 'add' 'm_1' <Predicate = (!icmp_ln103 & !icmp_ln106 & !icmp_ln109 & !icmp_ln112 & !tmp_28 & !icmp_ln839)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%m_4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_1, i32 1, i32 63"   --->   Operation 181 'partselect' 'm_4' <Predicate = (!icmp_ln103 & !icmp_ln106 & !icmp_ln109 & !icmp_ln112 & !tmp_28 & !icmp_ln839)> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln866 = zext i63 %m_4"   --->   Operation 182 'zext' 'zext_ln866' <Predicate = (!icmp_ln103 & !icmp_ln106 & !icmp_ln109 & !icmp_ln112 & !tmp_28 & !icmp_ln839)> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_1, i32 54"   --->   Operation 183 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln103 & !icmp_ln106 & !icmp_ln109 & !icmp_ln112 & !tmp_28 & !icmp_ln839)> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.45ns)   --->   "%select_ln847 = select i1 %p_Result_s, i11 1023, i11 1022"   --->   Operation 184 'select' 'select_ln847' <Predicate = (!icmp_ln103 & !icmp_ln106 & !icmp_ln109 & !icmp_ln112 & !tmp_28 & !icmp_ln839)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln869 = sub i11 3, i11 %trunc_ln847"   --->   Operation 185 'sub' 'sub_ln869' <Predicate = (!icmp_ln103 & !icmp_ln106 & !icmp_ln109 & !icmp_ln112 & !tmp_28 & !icmp_ln839)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 186 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln869 = add i11 %sub_ln869, i11 %select_ln847"   --->   Operation 186 'add' 'add_ln869' <Predicate = (!icmp_ln103 & !icmp_ln106 & !icmp_ln109 & !icmp_ln112 & !tmp_28 & !icmp_ln839)> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_20, i11 %add_ln869"   --->   Operation 187 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln103 & !icmp_ln106 & !icmp_ln109 & !icmp_ln112 & !tmp_28 & !icmp_ln839)> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%p_Result_23 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln866, i12 %tmp_6, i32 52, i32 63"   --->   Operation 188 'partset' 'p_Result_23' <Predicate = (!icmp_ln103 & !icmp_ln106 & !icmp_ln109 & !icmp_ln112 & !tmp_28 & !icmp_ln839)> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%bitcast_ln688 = bitcast i64 %p_Result_23"   --->   Operation 189 'bitcast' 'bitcast_ln688' <Predicate = (!icmp_ln103 & !icmp_ln106 & !icmp_ln109 & !icmp_ln112 & !tmp_28 & !icmp_ln839)> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.66ns)   --->   "%br_ln878 = br void %_ZNK13ap_fixed_baseILi86ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvdEv.exit"   --->   Operation 190 'br' 'br_ln878' <Predicate = (!icmp_ln103 & !icmp_ln106 & !icmp_ln109 & !icmp_ln112 & !tmp_28 & !icmp_ln839)> <Delay = 0.66>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%out = phi i64 %bitcast_ln688, void %_ifconv24, i64 %select_ln113, void, i64 nan, void, i64 0, void, i64 %inabs_2, void, i64 nan, void, i64 0, void %_ZN14cordic_apfixed20doublecordic_apfixedILi86ELi3ELi0ELi64EEEvR8ap_fixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES5_S5_S5_.exit"   --->   Operation 191 'phi' 'out' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node out_1)   --->   "%bitcast_ln137 = bitcast i64 %out" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_asin_acos.h:137]   --->   Operation 192 'bitcast' 'bitcast_ln137' <Predicate = (p_Result_17)> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node out_1)   --->   "%xor_ln137 = xor i64 %bitcast_ln137, i64 9223372036854775808" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_asin_acos.h:137]   --->   Operation 193 'xor' 'xor_ln137' <Predicate = (p_Result_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node out_1)   --->   "%bitcast_ln137_1 = bitcast i64 %xor_ln137" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_asin_acos.h:137]   --->   Operation 194 'bitcast' 'bitcast_ln137_1' <Predicate = (p_Result_17)> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.49ns) (out node of the LUT)   --->   "%out_1 = select i1 %p_Result_17, i64 %bitcast_ln137_1, i64 %out" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_asin_acos.h:136]   --->   Operation 195 'select' 'out_1' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%ret_ln139 = ret i64 %out_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_asin_acos.h:139]   --->   Operation 196 'ret' 'ret_ln139' <Predicate = true> <Delay = 0.00>

State 9 <SV = 1> <Delay = 0.00>

State 10 <SV = 2> <Delay = 0.00>

State 11 <SV = 3> <Delay = 0.00>

State 12 <SV = 4> <Delay = 0.00>

State 13 <SV = 5> <Delay = 0.66>
ST_13 : Operation 197 [1/1] (0.49ns)   --->   "%select_ln113 = select i1 %icmp_ln824, i64 1.5708, i64 nan" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_asin_acos.h:113]   --->   Operation 197 'select' 'select_ln113' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (0.66ns)   --->   "%br_ln113 = br void %_ZNK13ap_fixed_baseILi86ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvdEv.exit" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_asin_acos.h:113]   --->   Operation 198 'br' 'br_ln113' <Predicate = true> <Delay = 0.66>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cordic_apfixed_circ_table_arctan_128_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read                                     (read             ) [ 00000000000000]
data_V                                      (bitcast          ) [ 00000000000000]
p_Result_17                                 (bitselect        ) [ 00111111111111]
tmp_37                                      (partselect       ) [ 00000000000000]
tmp_38                                      (trunc            ) [ 00000000000000]
xor_ln96                                    (xor              ) [ 00000000000000]
inabs                                       (bitcast          ) [ 00000000000000]
inabs_2                                     (select           ) [ 01111111111111]
icmp_ln103                                  (icmp             ) [ 01111111111111]
br_ln103                                    (br               ) [ 01111111111111]
icmp_ln106                                  (icmp             ) [ 01111111111111]
br_ln106                                    (br               ) [ 01111111111111]
icmp_ln109                                  (icmp             ) [ 01111111111111]
br_ln109                                    (br               ) [ 01111111111111]
icmp_ln112                                  (icmp             ) [ 01111111111111]
br_ln112                                    (br               ) [ 00000000000000]
tmp_28                                      (bitselect        ) [ 01111111111111]
br_ln120                                    (br               ) [ 01111111111111]
icmp_ln824                                  (icmp             ) [ 00000000011111]
ireg                                        (bitcast          ) [ 00000000000000]
trunc_ln509                                 (trunc            ) [ 00000000000000]
p_Result_18                                 (bitselect        ) [ 00000000000000]
exp_tmp                                     (partselect       ) [ 00000000000000]
zext_ln409                                  (zext             ) [ 00000000000000]
trunc_ln519                                 (trunc            ) [ 00000000000000]
p_Result_19                                 (bitconcatenate   ) [ 00000000000000]
zext_ln523                                  (zext             ) [ 00000000000000]
man_V_2                                     (sub              ) [ 00000000000000]
man_V                                       (select           ) [ 00000000000000]
icmp_ln525                                  (icmp             ) [ 00000000000000]
F2                                          (sub              ) [ 00000000000000]
icmp_ln535                                  (icmp             ) [ 00000000000000]
add_ln535                                   (add              ) [ 00000000000000]
sub_ln535                                   (sub              ) [ 00000000000000]
sh_amt                                      (select           ) [ 00000000000000]
icmp_ln536                                  (icmp             ) [ 00000000000000]
sext_ln537                                  (sext             ) [ 00000000000000]
icmp_ln539                                  (icmp             ) [ 00000000000000]
icmp_ln557                                  (icmp             ) [ 00000000000000]
sext_ln540                                  (sext             ) [ 00000000000000]
zext_ln540                                  (zext             ) [ 00000000000000]
t_V_2                                       (ashr             ) [ 00000000000000]
t_V_3                                       (bitselect        ) [ 00000000000000]
select_ln542                                (select           ) [ 00000000000000]
zext_ln558                                  (zext             ) [ 00000000000000]
t_V_4                                       (shl              ) [ 00000000000000]
xor_ln525                                   (xor              ) [ 00000000000000]
and_ln536                                   (and              ) [ 00000000000000]
or_ln536                                    (or               ) [ 00000000000000]
xor_ln536                                   (xor              ) [ 00000000000000]
and_ln535                                   (and              ) [ 00000000000000]
and_ln539                                   (and              ) [ 00000000000000]
xor_ln539                                   (xor              ) [ 00000000000000]
and_ln539_1                                 (and              ) [ 00000000000000]
or_ln535                                    (or               ) [ 00000000000000]
xor_ln535                                   (xor              ) [ 00000000000000]
and_ln557                                   (and              ) [ 00000000000000]
select_ln557                                (select           ) [ 00000000000000]
or_ln557                                    (or               ) [ 00000000000000]
select_ln557_1                              (select           ) [ 00000000000000]
sext_ln557                                  (sext             ) [ 00000000000000]
or_ln557_1                                  (or               ) [ 00000000000000]
select_ln557_2                              (select           ) [ 00010000000000]
or_ln557_2                                  (or               ) [ 00010000000000]
select_ln557_3                              (select           ) [ 00011100000000]
br_ln0                                      (br               ) [ 00011100000000]
n                                           (phi              ) [ 00001000000000]
t_V_5                                       (phi              ) [ 00001000000000]
empty                                       (phi              ) [ 00001111000000]
empty_61                                    (phi              ) [ 00001000000000]
empty_62                                    (phi              ) [ 00001000000000]
n_1                                         (add              ) [ 00011100000000]
specpipeline_ln0                            (specpipeline     ) [ 00000000000000]
icmp_ln143                                  (icmp             ) [ 00001100000000]
empty_63                                    (speclooptripcount) [ 00000000000000]
br_ln143                                    (br               ) [ 00000000000000]
trunc_ln176_cast42                          (zext             ) [ 00000000000000]
n_01_i_cast                                 (zext             ) [ 00000000000000]
bit                                         (bitselect        ) [ 00000000000000]
icmp_ln160                                  (icmp             ) [ 00000000000000]
d_V                                         (xor              ) [ 00001100000000]
add_ln176                                   (add              ) [ 00000000000000]
isNeg                                       (bitselect        ) [ 00000000000000]
sub_ln1321                                  (sub              ) [ 00000000000000]
ush                                         (select           ) [ 00000000000000]
sh_prom_i_i323_i_cast_cast_cast             (sext             ) [ 00000000000000]
sh_prom_i_i323_i_cast_cast_cast_cast        (zext             ) [ 00000000000000]
r_V                                         (shl              ) [ 00000000000000]
r_V_34                                      (ashr             ) [ 00000000000000]
r_V_43                                      (select           ) [ 00000000000000]
r_V_36                                      (shl              ) [ 00000000000000]
r_V_37                                      (ashr             ) [ 00000000000000]
r_V_44                                      (select           ) [ 00000000000000]
zext_ln1287                                 (zext             ) [ 00000000000000]
r_V_45                                      (ashr             ) [ 00000000000000]
r_V_46                                      (ashr             ) [ 00000000000000]
sub_ln657                                   (sub              ) [ 00000000000000]
sub_ln657_1                                 (sub              ) [ 00000000000000]
sub_ln657_2                                 (sub              ) [ 00000000000000]
add_ln657                                   (add              ) [ 00000000000000]
add_ln657_3                                 (add              ) [ 00000000000000]
sub_ln657_3                                 (sub              ) [ 00000000000000]
x_V                                         (select           ) [ 00011100000000]
y_V                                         (select           ) [ 00011100000000]
shl_ln                                      (bitconcatenate   ) [ 00000000000000]
icmp_ln195                                  (icmp             ) [ 00000000000000]
sh_prom_i_i_i                               (zext             ) [ 00000000000000]
r_V_47                                      (ashr             ) [ 00000000000000]
t_V_6                                       (add              ) [ 00000000000000]
t_V_7                                       (select           ) [ 00011100000000]
cordic_apfixed_circ_table_arctan_128_V_addr (getelementptr    ) [ 00001100000000]
cordic_apfixed_circ_table_arctan_128_V_load (load             ) [ 00000000000000]
tmp_19                                      (partselect       ) [ 00000000000000]
r_V_48                                      (bitconcatenate   ) [ 00000000000000]
zext_ln1252                                 (zext             ) [ 00000000000000]
sub_ln657_4                                 (sub              ) [ 00000000000000]
add_ln657_5                                 (add              ) [ 00000000000000]
tz                                          (select           ) [ 00011100000000]
br_ln0                                      (br               ) [ 00011100000000]
icmp_ln839                                  (icmp             ) [ 00000011100000]
br_ln839                                    (br               ) [ 01000011100001]
tmp_V                                       (sub              ) [ 00000001000000]
p_Result_20                                 (bitselect        ) [ 00000000100000]
tmp_V_2                                     (select           ) [ 00000000100000]
t                                           (partselect       ) [ 00000000000000]
tmp                                         (ctlz             ) [ 00000000000000]
NZeros                                      (trunc            ) [ 00000000000000]
hitNonZero                                  (icmp             ) [ 00000000000000]
trunc_ln1026                                (trunc            ) [ 00000000000000]
p_Result_21                                 (bitconcatenate   ) [ 00000000000000]
tmp_s                                       (ctlz             ) [ 00000000000000]
trunc_ln1028                                (trunc            ) [ 00000000000000]
NZeros_1                                    (add              ) [ 00000000000000]
NZeros_3                                    (select           ) [ 00000000000000]
sub_ln848                                   (sub              ) [ 00000000100000]
lsb_index                                   (add              ) [ 00000000000000]
tmp_34                                      (partselect       ) [ 00000000000000]
icmp_ln850                                  (icmp             ) [ 00000000000000]
trunc_ln851                                 (trunc            ) [ 00000000000000]
sub_ln851                                   (sub              ) [ 00000000000000]
zext_ln851                                  (zext             ) [ 00000000000000]
lshr_ln851                                  (lshr             ) [ 00000000000000]
zext_ln853                                  (zext             ) [ 00000000000000]
shl_ln853                                   (shl              ) [ 00000000000000]
or_ln853_1                                  (or               ) [ 00000000000000]
and_ln853                                   (and              ) [ 00000000000000]
icmp_ln853                                  (icmp             ) [ 00000000000000]
tmp_35                                      (bitselect        ) [ 00000000000000]
xor_ln853                                   (xor              ) [ 00000000000000]
p_Result_22                                 (bitselect        ) [ 00000000000000]
icmp_ln858                                  (icmp             ) [ 00000000100000]
and_ln853_1                                 (and              ) [ 00000000000000]
select_ln850                                (select           ) [ 00000000000000]
select_ln858                                (select           ) [ 00000000100000]
trunc_ln847                                 (trunc            ) [ 00000000100000]
sub_ln859                                   (sub              ) [ 00000000000000]
zext_ln859                                  (zext             ) [ 00000000000000]
shl_ln859                                   (shl              ) [ 00000000000000]
add_ln858                                   (add              ) [ 00000000000000]
zext_ln858                                  (zext             ) [ 00000000000000]
lshr_ln858                                  (lshr             ) [ 00000000000000]
trunc_ln859                                 (trunc            ) [ 00000000000000]
trunc_ln859_1                               (trunc            ) [ 00000000000000]
m                                           (select           ) [ 00000000000000]
zext_ln865                                  (zext             ) [ 00000000000000]
m_1                                         (add              ) [ 00000000000000]
m_4                                         (partselect       ) [ 00000000000000]
zext_ln866                                  (zext             ) [ 00000000000000]
p_Result_s                                  (bitselect        ) [ 00000000000000]
select_ln847                                (select           ) [ 00000000000000]
sub_ln869                                   (sub              ) [ 00000000000000]
add_ln869                                   (add              ) [ 00000000000000]
tmp_6                                       (bitconcatenate   ) [ 00000000000000]
p_Result_23                                 (partset          ) [ 00000000000000]
bitcast_ln688                               (bitcast          ) [ 00000000000000]
br_ln878                                    (br               ) [ 00000000000000]
out                                         (phi              ) [ 00000000100000]
bitcast_ln137                               (bitcast          ) [ 00000000000000]
xor_ln137                                   (xor              ) [ 00000000000000]
bitcast_ln137_1                             (bitcast          ) [ 00000000000000]
out_1                                       (select           ) [ 00000000000000]
ret_ln139                                   (ret              ) [ 00000000000000]
select_ln113                                (select           ) [ 01000010100001]
br_ln113                                    (br               ) [ 01000010100001]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cordic_apfixed_circ_table_arctan_128_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_apfixed_circ_table_arctan_128_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i86.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i83.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i84.i83.i1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i86.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.ctlz.i64"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i22.i42"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1004" name="in_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="cordic_apfixed_circ_table_arctan_128_V_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="126" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="7" slack="0"/>
<pin id="156" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cordic_apfixed_circ_table_arctan_128_V_addr/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="0"/>
<pin id="161" dir="0" index="1" bw="126" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cordic_apfixed_circ_table_arctan_128_V_load/4 "/>
</bind>
</comp>

<comp id="165" class="1005" name="n_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="1"/>
<pin id="167" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="n_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="0"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="1" slack="1"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/4 "/>
</bind>
</comp>

<comp id="176" class="1005" name="t_V_5_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="86" slack="2147483647"/>
<pin id="178" dir="1" index="1" bw="86" slack="2147483647"/>
</pin_list>
<bind>
<opset="t_V_5 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="t_V_5_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="86" slack="0"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="86" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_5/4 "/>
</bind>
</comp>

<comp id="185" class="1005" name="empty_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="86" slack="1"/>
<pin id="187" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="empty_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="86" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="86" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="197" class="1005" name="empty_61_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="86" slack="1"/>
<pin id="199" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="empty_61 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="empty_61_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="86" slack="0"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="85" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_61/4 "/>
</bind>
</comp>

<comp id="208" class="1005" name="empty_62_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="86" slack="1"/>
<pin id="210" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="empty_62 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="empty_62_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="86" slack="0"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="1" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_62/4 "/>
</bind>
</comp>

<comp id="219" class="1005" name="out_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="2"/>
<pin id="221" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="out (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="out_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="64" slack="1"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="4" bw="64" slack="6"/>
<pin id="230" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="6" bw="64" slack="6"/>
<pin id="232" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="8" bw="64" slack="6"/>
<pin id="234" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="10" bw="64" slack="6"/>
<pin id="236" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="12" bw="64" slack="2"/>
<pin id="238" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="14" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out/8 "/>
</bind>
</comp>

<comp id="244" class="1004" name="data_V_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_Result_17_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="0"/>
<pin id="251" dir="0" index="2" bw="7" slack="0"/>
<pin id="252" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_37_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="11" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="0"/>
<pin id="259" dir="0" index="2" bw="7" slack="0"/>
<pin id="260" dir="0" index="3" bw="7" slack="0"/>
<pin id="261" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_38_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="0"/>
<pin id="268" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_38/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="xor_ln96_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="0"/>
<pin id="272" dir="0" index="1" bw="64" slack="0"/>
<pin id="273" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln96/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="inabs_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="inabs/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="inabs_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="64" slack="0"/>
<pin id="283" dir="0" index="2" bw="64" slack="0"/>
<pin id="284" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="inabs_2/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln103_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="11" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln106_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="11" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln109_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="11" slack="0"/>
<pin id="302" dir="0" index="1" bw="11" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln112_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="11" slack="0"/>
<pin id="308" dir="0" index="1" bw="11" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_28_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="64" slack="0"/>
<pin id="315" dir="0" index="2" bw="7" slack="0"/>
<pin id="316" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln824_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="52" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln824/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="ireg_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="1"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="trunc_ln509_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="0"/>
<pin id="331" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln509/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="p_Result_18_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="64" slack="0"/>
<pin id="336" dir="0" index="2" bw="7" slack="0"/>
<pin id="337" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_18/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="exp_tmp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="11" slack="0"/>
<pin id="343" dir="0" index="1" bw="64" slack="0"/>
<pin id="344" dir="0" index="2" bw="7" slack="0"/>
<pin id="345" dir="0" index="3" bw="7" slack="0"/>
<pin id="346" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln409_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="11" slack="0"/>
<pin id="353" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln409/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="trunc_ln519_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="0"/>
<pin id="357" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln519/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_Result_19_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="53" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="52" slack="0"/>
<pin id="363" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_19/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln523_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="53" slack="0"/>
<pin id="369" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln523/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="man_V_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="53" slack="0"/>
<pin id="374" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_2/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="man_V_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="54" slack="0"/>
<pin id="380" dir="0" index="2" bw="53" slack="0"/>
<pin id="381" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="icmp_ln525_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="63" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln525/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="F2_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="12" slack="0"/>
<pin id="393" dir="0" index="1" bw="11" slack="0"/>
<pin id="394" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="icmp_ln535_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="12" slack="0"/>
<pin id="399" dir="0" index="1" bw="8" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln535/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln535_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="12" slack="0"/>
<pin id="405" dir="0" index="1" bw="8" slack="0"/>
<pin id="406" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln535/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="sub_ln535_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="0"/>
<pin id="411" dir="0" index="1" bw="12" slack="0"/>
<pin id="412" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln535/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="sh_amt_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="12" slack="0"/>
<pin id="418" dir="0" index="2" bw="12" slack="0"/>
<pin id="419" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="icmp_ln536_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="12" slack="0"/>
<pin id="425" dir="0" index="1" bw="8" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln536/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="sext_ln537_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="54" slack="0"/>
<pin id="431" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln537/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="icmp_ln539_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="12" slack="0"/>
<pin id="435" dir="0" index="1" bw="7" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln539/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="icmp_ln557_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="12" slack="0"/>
<pin id="441" dir="0" index="1" bw="8" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln557/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="sext_ln540_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="12" slack="0"/>
<pin id="447" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln540/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln540_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="12" slack="0"/>
<pin id="451" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln540/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="t_V_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="54" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="t_V_2/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="t_V_3_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="64" slack="0"/>
<pin id="462" dir="0" index="2" bw="7" slack="0"/>
<pin id="463" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="t_V_3/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="select_ln542_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="0" index="2" bw="1" slack="0"/>
<pin id="471" dir="1" index="3" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln542/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln558_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="12" slack="0"/>
<pin id="477" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln558/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="t_V_4_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="54" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="0"/>
<pin id="482" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="t_V_4/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="xor_ln525_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln525/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="and_ln536_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln536/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="or_ln536_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln536/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="xor_ln536_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln536/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="and_ln535_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln535/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="and_ln539_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln539/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="xor_ln539_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln539/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="and_ln539_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln539_1/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="or_ln535_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln535/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="xor_ln535_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln535/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="and_ln557_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln557/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="select_ln557_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="86" slack="0"/>
<pin id="554" dir="0" index="2" bw="86" slack="0"/>
<pin id="555" dir="1" index="3" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln557/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="or_ln557_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln557/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="select_ln557_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="54" slack="0"/>
<pin id="568" dir="0" index="2" bw="54" slack="0"/>
<pin id="569" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln557_1/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="sext_ln557_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="54" slack="0"/>
<pin id="575" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln557/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="or_ln557_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln557_1/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="select_ln557_2_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="86" slack="0"/>
<pin id="586" dir="0" index="2" bw="54" slack="0"/>
<pin id="587" dir="1" index="3" bw="86" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln557_2/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="or_ln557_2_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln557_2/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="select_ln557_3_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="1"/>
<pin id="599" dir="0" index="1" bw="86" slack="1"/>
<pin id="600" dir="0" index="2" bw="1" slack="0"/>
<pin id="601" dir="1" index="3" bw="86" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln557_3/3 "/>
</bind>
</comp>

<comp id="603" class="1004" name="n_1_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="7" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/4 "/>
</bind>
</comp>

<comp id="609" class="1004" name="icmp_ln143_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="7" slack="0"/>
<pin id="611" dir="0" index="1" bw="7" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="trunc_ln176_cast42_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="7" slack="0"/>
<pin id="617" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln176_cast42/4 "/>
</bind>
</comp>

<comp id="620" class="1004" name="n_01_i_cast_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="7" slack="0"/>
<pin id="622" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_01_i_cast/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="bit_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="86" slack="0"/>
<pin id="627" dir="0" index="2" bw="8" slack="0"/>
<pin id="628" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="icmp_ln160_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="86" slack="0"/>
<pin id="634" dir="0" index="1" bw="86" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln160/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="d_V_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="d_V/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="add_ln176_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="7" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176/4 "/>
</bind>
</comp>

<comp id="650" class="1004" name="isNeg_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="8" slack="0"/>
<pin id="653" dir="0" index="2" bw="4" slack="0"/>
<pin id="654" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/4 "/>
</bind>
</comp>

<comp id="658" class="1004" name="sub_ln1321_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="7" slack="0"/>
<pin id="661" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1321/4 "/>
</bind>
</comp>

<comp id="664" class="1004" name="ush_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="8" slack="0"/>
<pin id="667" dir="0" index="2" bw="8" slack="0"/>
<pin id="668" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/4 "/>
</bind>
</comp>

<comp id="672" class="1004" name="sh_prom_i_i323_i_cast_cast_cast_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i323_i_cast_cast_cast/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="sh_prom_i_i323_i_cast_cast_cast_cast_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="0"/>
<pin id="678" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i323_i_cast_cast_cast_cast/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="r_V_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="86" slack="0"/>
<pin id="682" dir="0" index="1" bw="32" slack="0"/>
<pin id="683" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="r_V_34_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="86" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="0"/>
<pin id="689" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_34/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="r_V_43_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="86" slack="0"/>
<pin id="695" dir="0" index="2" bw="86" slack="0"/>
<pin id="696" dir="1" index="3" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_43/4 "/>
</bind>
</comp>

<comp id="700" class="1004" name="r_V_36_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="86" slack="0"/>
<pin id="702" dir="0" index="1" bw="32" slack="0"/>
<pin id="703" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_36/4 "/>
</bind>
</comp>

<comp id="706" class="1004" name="r_V_37_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="86" slack="0"/>
<pin id="708" dir="0" index="1" bw="32" slack="0"/>
<pin id="709" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_37/4 "/>
</bind>
</comp>

<comp id="712" class="1004" name="r_V_44_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="86" slack="0"/>
<pin id="715" dir="0" index="2" bw="86" slack="0"/>
<pin id="716" dir="1" index="3" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_44/4 "/>
</bind>
</comp>

<comp id="720" class="1004" name="zext_ln1287_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="7" slack="0"/>
<pin id="722" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/4 "/>
</bind>
</comp>

<comp id="724" class="1004" name="r_V_45_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="86" slack="0"/>
<pin id="726" dir="0" index="1" bw="7" slack="0"/>
<pin id="727" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_45/4 "/>
</bind>
</comp>

<comp id="730" class="1004" name="r_V_46_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="86" slack="0"/>
<pin id="732" dir="0" index="1" bw="7" slack="0"/>
<pin id="733" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_46/4 "/>
</bind>
</comp>

<comp id="736" class="1004" name="sub_ln657_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="86" slack="0"/>
<pin id="738" dir="0" index="1" bw="86" slack="0"/>
<pin id="739" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln657/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="sub_ln657_1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="86" slack="0"/>
<pin id="744" dir="0" index="1" bw="86" slack="0"/>
<pin id="745" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln657_1/4 "/>
</bind>
</comp>

<comp id="748" class="1004" name="sub_ln657_2_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="86" slack="0"/>
<pin id="750" dir="0" index="1" bw="86" slack="0"/>
<pin id="751" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln657_2/4 "/>
</bind>
</comp>

<comp id="754" class="1004" name="add_ln657_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="86" slack="0"/>
<pin id="756" dir="0" index="1" bw="86" slack="0"/>
<pin id="757" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657/4 "/>
</bind>
</comp>

<comp id="760" class="1004" name="add_ln657_3_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="86" slack="0"/>
<pin id="762" dir="0" index="1" bw="86" slack="0"/>
<pin id="763" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657_3/4 "/>
</bind>
</comp>

<comp id="766" class="1004" name="sub_ln657_3_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="86" slack="0"/>
<pin id="768" dir="0" index="1" bw="86" slack="0"/>
<pin id="769" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln657_3/4 "/>
</bind>
</comp>

<comp id="772" class="1004" name="x_V_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="86" slack="0"/>
<pin id="775" dir="0" index="2" bw="86" slack="0"/>
<pin id="776" dir="1" index="3" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_V/4 "/>
</bind>
</comp>

<comp id="780" class="1004" name="y_V_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="86" slack="0"/>
<pin id="783" dir="0" index="2" bw="86" slack="0"/>
<pin id="784" dir="1" index="3" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V/4 "/>
</bind>
</comp>

<comp id="788" class="1004" name="shl_ln_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="0"/>
<pin id="790" dir="0" index="1" bw="7" slack="0"/>
<pin id="791" dir="0" index="2" bw="1" slack="0"/>
<pin id="792" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="796" class="1004" name="icmp_ln195_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="7" slack="0"/>
<pin id="798" dir="0" index="1" bw="7" slack="0"/>
<pin id="799" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln195/4 "/>
</bind>
</comp>

<comp id="802" class="1004" name="sh_prom_i_i_i_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="8" slack="0"/>
<pin id="804" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i/4 "/>
</bind>
</comp>

<comp id="806" class="1004" name="r_V_47_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="86" slack="0"/>
<pin id="808" dir="0" index="1" bw="8" slack="0"/>
<pin id="809" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_47/4 "/>
</bind>
</comp>

<comp id="812" class="1004" name="t_V_6_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="86" slack="0"/>
<pin id="814" dir="0" index="1" bw="86" slack="0"/>
<pin id="815" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_V_6/4 "/>
</bind>
</comp>

<comp id="818" class="1004" name="t_V_7_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="0"/>
<pin id="820" dir="0" index="1" bw="86" slack="0"/>
<pin id="821" dir="0" index="2" bw="86" slack="0"/>
<pin id="822" dir="1" index="3" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_7/4 "/>
</bind>
</comp>

<comp id="826" class="1004" name="tmp_19_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="83" slack="0"/>
<pin id="828" dir="0" index="1" bw="126" slack="0"/>
<pin id="829" dir="0" index="2" bw="7" slack="0"/>
<pin id="830" dir="0" index="3" bw="8" slack="0"/>
<pin id="831" dir="1" index="4" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="836" class="1004" name="r_V_48_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="84" slack="0"/>
<pin id="838" dir="0" index="1" bw="83" slack="0"/>
<pin id="839" dir="0" index="2" bw="1" slack="0"/>
<pin id="840" dir="1" index="3" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_48/5 "/>
</bind>
</comp>

<comp id="844" class="1004" name="zext_ln1252_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="84" slack="0"/>
<pin id="846" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1252/5 "/>
</bind>
</comp>

<comp id="848" class="1004" name="sub_ln657_4_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="86" slack="1"/>
<pin id="850" dir="0" index="1" bw="84" slack="0"/>
<pin id="851" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln657_4/5 "/>
</bind>
</comp>

<comp id="854" class="1004" name="add_ln657_5_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="84" slack="0"/>
<pin id="856" dir="0" index="1" bw="86" slack="1"/>
<pin id="857" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657_5/5 "/>
</bind>
</comp>

<comp id="860" class="1004" name="tz_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="1"/>
<pin id="862" dir="0" index="1" bw="86" slack="0"/>
<pin id="863" dir="0" index="2" bw="86" slack="0"/>
<pin id="864" dir="1" index="3" bw="86" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tz/5 "/>
</bind>
</comp>

<comp id="867" class="1004" name="icmp_ln839_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="86" slack="1"/>
<pin id="869" dir="0" index="1" bw="1" slack="0"/>
<pin id="870" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln839/6 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_V_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="0"/>
<pin id="875" dir="0" index="1" bw="86" slack="1"/>
<pin id="876" dir="1" index="2" bw="86" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/6 "/>
</bind>
</comp>

<comp id="879" class="1004" name="p_Result_20_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="0"/>
<pin id="881" dir="0" index="1" bw="86" slack="2"/>
<pin id="882" dir="0" index="2" bw="8" slack="0"/>
<pin id="883" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_20/7 "/>
</bind>
</comp>

<comp id="887" class="1004" name="tmp_V_2_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="0"/>
<pin id="889" dir="0" index="1" bw="86" slack="1"/>
<pin id="890" dir="0" index="2" bw="86" slack="2"/>
<pin id="891" dir="1" index="3" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_2/7 "/>
</bind>
</comp>

<comp id="894" class="1004" name="t_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="64" slack="0"/>
<pin id="896" dir="0" index="1" bw="86" slack="0"/>
<pin id="897" dir="0" index="2" bw="6" slack="0"/>
<pin id="898" dir="0" index="3" bw="8" slack="0"/>
<pin id="899" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t/7 "/>
</bind>
</comp>

<comp id="904" class="1004" name="tmp_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="64" slack="0"/>
<pin id="906" dir="0" index="1" bw="64" slack="0"/>
<pin id="907" dir="0" index="2" bw="1" slack="0"/>
<pin id="908" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="912" class="1004" name="NZeros_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="64" slack="0"/>
<pin id="914" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="NZeros/7 "/>
</bind>
</comp>

<comp id="916" class="1004" name="hitNonZero_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="64" slack="0"/>
<pin id="918" dir="0" index="1" bw="1" slack="0"/>
<pin id="919" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="hitNonZero/7 "/>
</bind>
</comp>

<comp id="922" class="1004" name="trunc_ln1026_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="86" slack="0"/>
<pin id="924" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1026/7 "/>
</bind>
</comp>

<comp id="926" class="1004" name="p_Result_21_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="64" slack="0"/>
<pin id="928" dir="0" index="1" bw="22" slack="0"/>
<pin id="929" dir="0" index="2" bw="1" slack="0"/>
<pin id="930" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_21/7 "/>
</bind>
</comp>

<comp id="934" class="1004" name="tmp_s_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="64" slack="0"/>
<pin id="936" dir="0" index="1" bw="64" slack="0"/>
<pin id="937" dir="0" index="2" bw="1" slack="0"/>
<pin id="938" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="942" class="1004" name="trunc_ln1028_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="64" slack="0"/>
<pin id="944" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1028/7 "/>
</bind>
</comp>

<comp id="946" class="1004" name="NZeros_1_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="0"/>
<pin id="948" dir="0" index="1" bw="32" slack="0"/>
<pin id="949" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="NZeros_1/7 "/>
</bind>
</comp>

<comp id="952" class="1004" name="NZeros_3_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="0"/>
<pin id="954" dir="0" index="1" bw="32" slack="0"/>
<pin id="955" dir="0" index="2" bw="32" slack="0"/>
<pin id="956" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="NZeros_3/7 "/>
</bind>
</comp>

<comp id="960" class="1004" name="sub_ln848_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="0"/>
<pin id="962" dir="0" index="1" bw="32" slack="0"/>
<pin id="963" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln848/7 "/>
</bind>
</comp>

<comp id="966" class="1004" name="lsb_index_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="0"/>
<pin id="968" dir="0" index="1" bw="7" slack="0"/>
<pin id="969" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/7 "/>
</bind>
</comp>

<comp id="972" class="1004" name="tmp_34_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="31" slack="0"/>
<pin id="974" dir="0" index="1" bw="32" slack="0"/>
<pin id="975" dir="0" index="2" bw="1" slack="0"/>
<pin id="976" dir="0" index="3" bw="6" slack="0"/>
<pin id="977" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/7 "/>
</bind>
</comp>

<comp id="982" class="1004" name="icmp_ln850_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="31" slack="0"/>
<pin id="984" dir="0" index="1" bw="1" slack="0"/>
<pin id="985" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln850/7 "/>
</bind>
</comp>

<comp id="988" class="1004" name="trunc_ln851_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="0"/>
<pin id="990" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln851/7 "/>
</bind>
</comp>

<comp id="992" class="1004" name="sub_ln851_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="5" slack="0"/>
<pin id="994" dir="0" index="1" bw="7" slack="0"/>
<pin id="995" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln851/7 "/>
</bind>
</comp>

<comp id="998" class="1004" name="zext_ln851_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="7" slack="0"/>
<pin id="1000" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln851/7 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="lshr_ln851_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="0"/>
<pin id="1004" dir="0" index="1" bw="7" slack="0"/>
<pin id="1005" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln851/7 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="zext_ln853_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="0"/>
<pin id="1010" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln853/7 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="shl_ln853_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="1" slack="0"/>
<pin id="1014" dir="0" index="1" bw="32" slack="0"/>
<pin id="1015" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln853/7 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="or_ln853_1_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="86" slack="0"/>
<pin id="1020" dir="0" index="1" bw="86" slack="0"/>
<pin id="1021" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln853_1/7 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="and_ln853_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="86" slack="0"/>
<pin id="1026" dir="0" index="1" bw="86" slack="0"/>
<pin id="1027" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln853/7 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="icmp_ln853_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="86" slack="0"/>
<pin id="1032" dir="0" index="1" bw="1" slack="0"/>
<pin id="1033" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln853/7 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="tmp_35_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="0"/>
<pin id="1038" dir="0" index="1" bw="32" slack="0"/>
<pin id="1039" dir="0" index="2" bw="6" slack="0"/>
<pin id="1040" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/7 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="xor_ln853_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="1" slack="0"/>
<pin id="1046" dir="0" index="1" bw="1" slack="0"/>
<pin id="1047" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln853/7 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="p_Result_22_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="0"/>
<pin id="1052" dir="0" index="1" bw="86" slack="0"/>
<pin id="1053" dir="0" index="2" bw="32" slack="0"/>
<pin id="1054" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_22/7 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="icmp_ln858_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="0"/>
<pin id="1060" dir="0" index="1" bw="1" slack="0"/>
<pin id="1061" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln858/7 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="and_ln853_1_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="0"/>
<pin id="1066" dir="0" index="1" bw="1" slack="0"/>
<pin id="1067" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln853_1/7 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="select_ln850_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="0"/>
<pin id="1072" dir="0" index="1" bw="1" slack="0"/>
<pin id="1073" dir="0" index="2" bw="1" slack="0"/>
<pin id="1074" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln850/7 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="select_ln858_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="0"/>
<pin id="1080" dir="0" index="1" bw="1" slack="0"/>
<pin id="1081" dir="0" index="2" bw="1" slack="0"/>
<pin id="1082" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln858/7 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="trunc_ln847_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="32" slack="0"/>
<pin id="1088" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln847/7 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="sub_ln859_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="7" slack="0"/>
<pin id="1092" dir="0" index="1" bw="32" slack="1"/>
<pin id="1093" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln859/8 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="zext_ln859_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="0"/>
<pin id="1097" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln859/8 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="shl_ln859_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="86" slack="1"/>
<pin id="1101" dir="0" index="1" bw="32" slack="0"/>
<pin id="1102" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln859/8 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="add_ln858_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="32" slack="1"/>
<pin id="1106" dir="0" index="1" bw="7" slack="0"/>
<pin id="1107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln858/8 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="zext_ln858_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="32" slack="0"/>
<pin id="1111" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln858/8 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="lshr_ln858_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="86" slack="1"/>
<pin id="1115" dir="0" index="1" bw="32" slack="0"/>
<pin id="1116" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln858/8 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="trunc_ln859_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="86" slack="0"/>
<pin id="1120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln859/8 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="trunc_ln859_1_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="86" slack="0"/>
<pin id="1124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln859_1/8 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="m_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="1" slack="1"/>
<pin id="1128" dir="0" index="1" bw="64" slack="0"/>
<pin id="1129" dir="0" index="2" bw="64" slack="0"/>
<pin id="1130" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/8 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="zext_ln865_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="1" slack="1"/>
<pin id="1135" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln865/8 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="m_1_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="64" slack="0"/>
<pin id="1138" dir="0" index="1" bw="1" slack="0"/>
<pin id="1139" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/8 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="m_4_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="63" slack="0"/>
<pin id="1144" dir="0" index="1" bw="64" slack="0"/>
<pin id="1145" dir="0" index="2" bw="1" slack="0"/>
<pin id="1146" dir="0" index="3" bw="7" slack="0"/>
<pin id="1147" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_4/8 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="zext_ln866_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="63" slack="0"/>
<pin id="1154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln866/8 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="p_Result_s_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="1" slack="0"/>
<pin id="1158" dir="0" index="1" bw="64" slack="0"/>
<pin id="1159" dir="0" index="2" bw="7" slack="0"/>
<pin id="1160" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/8 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="select_ln847_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="0"/>
<pin id="1166" dir="0" index="1" bw="11" slack="0"/>
<pin id="1167" dir="0" index="2" bw="11" slack="0"/>
<pin id="1168" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln847/8 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="sub_ln869_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="3" slack="0"/>
<pin id="1174" dir="0" index="1" bw="11" slack="1"/>
<pin id="1175" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln869/8 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="add_ln869_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="11" slack="0"/>
<pin id="1179" dir="0" index="1" bw="11" slack="0"/>
<pin id="1180" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln869/8 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="tmp_6_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="12" slack="0"/>
<pin id="1185" dir="0" index="1" bw="1" slack="1"/>
<pin id="1186" dir="0" index="2" bw="11" slack="0"/>
<pin id="1187" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="p_Result_23_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="64" slack="0"/>
<pin id="1192" dir="0" index="1" bw="63" slack="0"/>
<pin id="1193" dir="0" index="2" bw="12" slack="0"/>
<pin id="1194" dir="0" index="3" bw="7" slack="0"/>
<pin id="1195" dir="0" index="4" bw="7" slack="0"/>
<pin id="1196" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_23/8 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="bitcast_ln688_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="64" slack="0"/>
<pin id="1204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln688/8 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="bitcast_ln137_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="64" slack="0"/>
<pin id="1209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln137/8 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="xor_ln137_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="64" slack="0"/>
<pin id="1213" dir="0" index="1" bw="64" slack="0"/>
<pin id="1214" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln137/8 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="bitcast_ln137_1_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="64" slack="0"/>
<pin id="1219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln137_1/8 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="out_1_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="1" slack="6"/>
<pin id="1223" dir="0" index="1" bw="64" slack="0"/>
<pin id="1224" dir="0" index="2" bw="64" slack="0"/>
<pin id="1225" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_1/8 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="select_ln113_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="1" slack="5"/>
<pin id="1230" dir="0" index="1" bw="64" slack="0"/>
<pin id="1231" dir="0" index="2" bw="64" slack="0"/>
<pin id="1232" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln113/13 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="p_Result_17_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="1" slack="6"/>
<pin id="1237" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="p_Result_17 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="inabs_2_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="64" slack="1"/>
<pin id="1242" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inabs_2 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="icmp_ln103_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="1" slack="6"/>
<pin id="1248" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln103 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="icmp_ln106_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="1" slack="6"/>
<pin id="1252" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln106 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="icmp_ln109_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="1" slack="6"/>
<pin id="1256" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="icmp_ln112_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="1" slack="6"/>
<pin id="1260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln112 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="tmp_28_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="1" slack="6"/>
<pin id="1264" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="icmp_ln824_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="1" slack="5"/>
<pin id="1268" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln824 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="select_ln557_2_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="86" slack="1"/>
<pin id="1273" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="select_ln557_2 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="or_ln557_2_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="1" slack="1"/>
<pin id="1278" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln557_2 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="select_ln557_3_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="86" slack="1"/>
<pin id="1283" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="select_ln557_3 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="n_1_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="7" slack="0"/>
<pin id="1288" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="icmp_ln143_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="1" slack="1"/>
<pin id="1293" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln143 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="d_V_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="1" slack="1"/>
<pin id="1297" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="d_V "/>
</bind>
</comp>

<comp id="1300" class="1005" name="x_V_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="86" slack="0"/>
<pin id="1302" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opset="x_V "/>
</bind>
</comp>

<comp id="1305" class="1005" name="y_V_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="86" slack="0"/>
<pin id="1307" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opset="y_V "/>
</bind>
</comp>

<comp id="1310" class="1005" name="t_V_7_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="86" slack="0"/>
<pin id="1312" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opset="t_V_7 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="cordic_apfixed_circ_table_arctan_128_V_addr_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="7" slack="1"/>
<pin id="1317" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="cordic_apfixed_circ_table_arctan_128_V_addr "/>
</bind>
</comp>

<comp id="1320" class="1005" name="tz_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="86" slack="1"/>
<pin id="1322" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="tz "/>
</bind>
</comp>

<comp id="1325" class="1005" name="icmp_ln839_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="1" slack="2"/>
<pin id="1327" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln839 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="tmp_V_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="86" slack="1"/>
<pin id="1331" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1334" class="1005" name="p_Result_20_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="1" slack="1"/>
<pin id="1336" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_20 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="tmp_V_2_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="86" slack="1"/>
<pin id="1341" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_2 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="sub_ln848_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="32" slack="1"/>
<pin id="1347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln848 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="icmp_ln858_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="1" slack="1"/>
<pin id="1353" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln858 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="select_ln858_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="1" slack="1"/>
<pin id="1358" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln858 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="trunc_ln847_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="11" slack="1"/>
<pin id="1363" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln847 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="select_ln113_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="64" slack="1"/>
<pin id="1368" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln113 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="150"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="90" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="50" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="196"><net_src comp="189" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="200"><net_src comp="52" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="211"><net_src comp="48" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="222"><net_src comp="140" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="142" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="240"><net_src comp="219" pin="1"/><net_sink comp="224" pin=4"/></net>

<net id="241"><net_src comp="219" pin="1"/><net_sink comp="224" pin=6"/></net>

<net id="242"><net_src comp="219" pin="1"/><net_sink comp="224" pin=10"/></net>

<net id="243"><net_src comp="219" pin="1"/><net_sink comp="224" pin=12"/></net>

<net id="247"><net_src comp="146" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="6" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="8" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="262"><net_src comp="10" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="244" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="12" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="265"><net_src comp="14" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="269"><net_src comp="244" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="244" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="16" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="248" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="146" pin="2"/><net_sink comp="280" pin=2"/></net>

<net id="292"><net_src comp="256" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="18" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="256" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="20" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="256" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="22" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="256" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="24" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="6" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="244" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="14" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="324"><net_src comp="266" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="26" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="326" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="6" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="326" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="8" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="347"><net_src comp="10" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="326" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="12" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="350"><net_src comp="14" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="354"><net_src comp="341" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="326" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="28" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="30" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="355" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="370"><net_src comp="359" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="32" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="367" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="382"><net_src comp="333" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="371" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="367" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="389"><net_src comp="329" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="34" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="36" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="351" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="38" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="391" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="40" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="38" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="391" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="397" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="403" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="409" pin="2"/><net_sink comp="415" pin=2"/></net>

<net id="427"><net_src comp="391" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="38" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="377" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="415" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="42" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="415" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="44" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="415" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="445" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="377" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="449" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="464"><net_src comp="6" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="326" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="8" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="472"><net_src comp="459" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="46" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="48" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="478"><net_src comp="445" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="429" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="475" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="385" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="30" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="423" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="485" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="385" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="423" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="30" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="397" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="503" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="509" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="433" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="433" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="30" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="509" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="521" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="497" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="397" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="533" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="30" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="439" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="539" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="556"><net_src comp="545" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="479" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="467" pin="3"/><net_sink comp="551" pin=2"/></net>

<net id="563"><net_src comp="545" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="527" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="570"><net_src comp="515" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="453" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="377" pin="3"/><net_sink comp="565" pin=2"/></net>

<net id="576"><net_src comp="565" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="515" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="491" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="588"><net_src comp="559" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="551" pin="3"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="573" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="595"><net_src comp="559" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="577" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="602"><net_src comp="48" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="607"><net_src comp="169" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="54" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="169" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="66" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="618"><net_src comp="169" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="623"><net_src comp="169" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="629"><net_src comp="72" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="201" pin="4"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="74" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="636"><net_src comp="212" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="179" pin="4"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="624" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="632" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="620" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="76" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="655"><net_src comp="78" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="644" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="80" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="662"><net_src comp="82" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="620" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="669"><net_src comp="650" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="658" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="644" pin="2"/><net_sink comp="664" pin=2"/></net>

<net id="675"><net_src comp="664" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="672" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="201" pin="4"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="676" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="201" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="676" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="697"><net_src comp="650" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="680" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="686" pin="2"/><net_sink comp="692" pin=2"/></net>

<net id="704"><net_src comp="212" pin="4"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="676" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="212" pin="4"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="676" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="717"><net_src comp="650" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="700" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="719"><net_src comp="706" pin="2"/><net_sink comp="712" pin=2"/></net>

<net id="723"><net_src comp="603" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="728"><net_src comp="692" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="720" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="712" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="720" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="201" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="724" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="212" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="730" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="736" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="712" pin="3"/><net_sink comp="748" pin=1"/></net>

<net id="758"><net_src comp="742" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="692" pin="3"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="736" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="712" pin="3"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="742" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="692" pin="3"/><net_sink comp="766" pin=1"/></net>

<net id="777"><net_src comp="638" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="778"><net_src comp="760" pin="2"/><net_sink comp="772" pin=1"/></net>

<net id="779"><net_src comp="748" pin="2"/><net_sink comp="772" pin=2"/></net>

<net id="785"><net_src comp="638" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="786"><net_src comp="766" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="787"><net_src comp="754" pin="2"/><net_sink comp="780" pin=2"/></net>

<net id="793"><net_src comp="84" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="169" pin="4"/><net_sink comp="788" pin=1"/></net>

<net id="795"><net_src comp="86" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="800"><net_src comp="169" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="88" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="805"><net_src comp="788" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="810"><net_src comp="179" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="802" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="816"><net_src comp="806" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="179" pin="4"/><net_sink comp="812" pin=1"/></net>

<net id="823"><net_src comp="796" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="824"><net_src comp="812" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="825"><net_src comp="179" pin="4"/><net_sink comp="818" pin=2"/></net>

<net id="832"><net_src comp="92" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="159" pin="3"/><net_sink comp="826" pin=1"/></net>

<net id="834"><net_src comp="94" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="835"><net_src comp="96" pin="0"/><net_sink comp="826" pin=3"/></net>

<net id="841"><net_src comp="98" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="842"><net_src comp="826" pin="4"/><net_sink comp="836" pin=1"/></net>

<net id="843"><net_src comp="86" pin="0"/><net_sink comp="836" pin=2"/></net>

<net id="847"><net_src comp="836" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="852"><net_src comp="185" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="844" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="858"><net_src comp="844" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="185" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="865"><net_src comp="848" pin="2"/><net_sink comp="860" pin=1"/></net>

<net id="866"><net_src comp="854" pin="2"/><net_sink comp="860" pin=2"/></net>

<net id="871"><net_src comp="185" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="48" pin="0"/><net_sink comp="867" pin=1"/></net>

<net id="877"><net_src comp="48" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="185" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="884"><net_src comp="72" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="885"><net_src comp="185" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="886"><net_src comp="74" pin="0"/><net_sink comp="879" pin=2"/></net>

<net id="892"><net_src comp="879" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="893"><net_src comp="185" pin="1"/><net_sink comp="887" pin=2"/></net>

<net id="900"><net_src comp="100" pin="0"/><net_sink comp="894" pin=0"/></net>

<net id="901"><net_src comp="887" pin="3"/><net_sink comp="894" pin=1"/></net>

<net id="902"><net_src comp="102" pin="0"/><net_sink comp="894" pin=2"/></net>

<net id="903"><net_src comp="74" pin="0"/><net_sink comp="894" pin=3"/></net>

<net id="909"><net_src comp="104" pin="0"/><net_sink comp="904" pin=0"/></net>

<net id="910"><net_src comp="894" pin="4"/><net_sink comp="904" pin=1"/></net>

<net id="911"><net_src comp="30" pin="0"/><net_sink comp="904" pin=2"/></net>

<net id="915"><net_src comp="904" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="920"><net_src comp="894" pin="4"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="90" pin="0"/><net_sink comp="916" pin=1"/></net>

<net id="925"><net_src comp="887" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="931"><net_src comp="106" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="932"><net_src comp="922" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="933"><net_src comp="108" pin="0"/><net_sink comp="926" pin=2"/></net>

<net id="939"><net_src comp="104" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="940"><net_src comp="926" pin="3"/><net_sink comp="934" pin=1"/></net>

<net id="941"><net_src comp="30" pin="0"/><net_sink comp="934" pin=2"/></net>

<net id="945"><net_src comp="934" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="950"><net_src comp="942" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="951"><net_src comp="912" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="957"><net_src comp="916" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="958"><net_src comp="946" pin="2"/><net_sink comp="952" pin=1"/></net>

<net id="959"><net_src comp="912" pin="1"/><net_sink comp="952" pin=2"/></net>

<net id="964"><net_src comp="110" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="952" pin="3"/><net_sink comp="960" pin=1"/></net>

<net id="970"><net_src comp="960" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="112" pin="0"/><net_sink comp="966" pin=1"/></net>

<net id="978"><net_src comp="114" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="979"><net_src comp="966" pin="2"/><net_sink comp="972" pin=1"/></net>

<net id="980"><net_src comp="62" pin="0"/><net_sink comp="972" pin=2"/></net>

<net id="981"><net_src comp="116" pin="0"/><net_sink comp="972" pin=3"/></net>

<net id="986"><net_src comp="972" pin="4"/><net_sink comp="982" pin=0"/></net>

<net id="987"><net_src comp="118" pin="0"/><net_sink comp="982" pin=1"/></net>

<net id="991"><net_src comp="960" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="996"><net_src comp="120" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="988" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="1001"><net_src comp="992" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1006"><net_src comp="46" pin="0"/><net_sink comp="1002" pin=0"/></net>

<net id="1007"><net_src comp="998" pin="1"/><net_sink comp="1002" pin=1"/></net>

<net id="1011"><net_src comp="966" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1016"><net_src comp="122" pin="0"/><net_sink comp="1012" pin=0"/></net>

<net id="1017"><net_src comp="1008" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="1022"><net_src comp="1002" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1023"><net_src comp="1012" pin="2"/><net_sink comp="1018" pin=1"/></net>

<net id="1028"><net_src comp="887" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1029"><net_src comp="1018" pin="2"/><net_sink comp="1024" pin=1"/></net>

<net id="1034"><net_src comp="1024" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1035"><net_src comp="48" pin="0"/><net_sink comp="1030" pin=1"/></net>

<net id="1041"><net_src comp="124" pin="0"/><net_sink comp="1036" pin=0"/></net>

<net id="1042"><net_src comp="966" pin="2"/><net_sink comp="1036" pin=1"/></net>

<net id="1043"><net_src comp="116" pin="0"/><net_sink comp="1036" pin=2"/></net>

<net id="1048"><net_src comp="1036" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1049"><net_src comp="30" pin="0"/><net_sink comp="1044" pin=1"/></net>

<net id="1055"><net_src comp="72" pin="0"/><net_sink comp="1050" pin=0"/></net>

<net id="1056"><net_src comp="887" pin="3"/><net_sink comp="1050" pin=1"/></net>

<net id="1057"><net_src comp="966" pin="2"/><net_sink comp="1050" pin=2"/></net>

<net id="1062"><net_src comp="966" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1063"><net_src comp="60" pin="0"/><net_sink comp="1058" pin=1"/></net>

<net id="1068"><net_src comp="1050" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="1044" pin="2"/><net_sink comp="1064" pin=1"/></net>

<net id="1075"><net_src comp="982" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1076"><net_src comp="1030" pin="2"/><net_sink comp="1070" pin=1"/></net>

<net id="1077"><net_src comp="1050" pin="3"/><net_sink comp="1070" pin=2"/></net>

<net id="1083"><net_src comp="1058" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1084"><net_src comp="1070" pin="3"/><net_sink comp="1078" pin=1"/></net>

<net id="1085"><net_src comp="1064" pin="2"/><net_sink comp="1078" pin=2"/></net>

<net id="1089"><net_src comp="952" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1094"><net_src comp="126" pin="0"/><net_sink comp="1090" pin=0"/></net>

<net id="1098"><net_src comp="1090" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1103"><net_src comp="1095" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="1108"><net_src comp="128" pin="0"/><net_sink comp="1104" pin=1"/></net>

<net id="1112"><net_src comp="1104" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1117"><net_src comp="1109" pin="1"/><net_sink comp="1113" pin=1"/></net>

<net id="1121"><net_src comp="1113" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1125"><net_src comp="1099" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1131"><net_src comp="1118" pin="1"/><net_sink comp="1126" pin=1"/></net>

<net id="1132"><net_src comp="1122" pin="1"/><net_sink comp="1126" pin=2"/></net>

<net id="1140"><net_src comp="1126" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1141"><net_src comp="1133" pin="1"/><net_sink comp="1136" pin=1"/></net>

<net id="1148"><net_src comp="130" pin="0"/><net_sink comp="1142" pin=0"/></net>

<net id="1149"><net_src comp="1136" pin="2"/><net_sink comp="1142" pin=1"/></net>

<net id="1150"><net_src comp="62" pin="0"/><net_sink comp="1142" pin=2"/></net>

<net id="1151"><net_src comp="8" pin="0"/><net_sink comp="1142" pin=3"/></net>

<net id="1155"><net_src comp="1142" pin="4"/><net_sink comp="1152" pin=0"/></net>

<net id="1161"><net_src comp="6" pin="0"/><net_sink comp="1156" pin=0"/></net>

<net id="1162"><net_src comp="1136" pin="2"/><net_sink comp="1156" pin=1"/></net>

<net id="1163"><net_src comp="126" pin="0"/><net_sink comp="1156" pin=2"/></net>

<net id="1169"><net_src comp="1156" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1170"><net_src comp="24" pin="0"/><net_sink comp="1164" pin=1"/></net>

<net id="1171"><net_src comp="132" pin="0"/><net_sink comp="1164" pin=2"/></net>

<net id="1176"><net_src comp="134" pin="0"/><net_sink comp="1172" pin=0"/></net>

<net id="1181"><net_src comp="1172" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1182"><net_src comp="1164" pin="3"/><net_sink comp="1177" pin=1"/></net>

<net id="1188"><net_src comp="136" pin="0"/><net_sink comp="1183" pin=0"/></net>

<net id="1189"><net_src comp="1177" pin="2"/><net_sink comp="1183" pin=2"/></net>

<net id="1197"><net_src comp="138" pin="0"/><net_sink comp="1190" pin=0"/></net>

<net id="1198"><net_src comp="1152" pin="1"/><net_sink comp="1190" pin=1"/></net>

<net id="1199"><net_src comp="1183" pin="3"/><net_sink comp="1190" pin=2"/></net>

<net id="1200"><net_src comp="12" pin="0"/><net_sink comp="1190" pin=3"/></net>

<net id="1201"><net_src comp="8" pin="0"/><net_sink comp="1190" pin=4"/></net>

<net id="1205"><net_src comp="1190" pin="5"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="1210"><net_src comp="224" pin="14"/><net_sink comp="1207" pin=0"/></net>

<net id="1215"><net_src comp="1207" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1216"><net_src comp="16" pin="0"/><net_sink comp="1211" pin=1"/></net>

<net id="1220"><net_src comp="1211" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1226"><net_src comp="1217" pin="1"/><net_sink comp="1221" pin=1"/></net>

<net id="1227"><net_src comp="224" pin="14"/><net_sink comp="1221" pin=2"/></net>

<net id="1233"><net_src comp="144" pin="0"/><net_sink comp="1228" pin=1"/></net>

<net id="1234"><net_src comp="140" pin="0"/><net_sink comp="1228" pin=2"/></net>

<net id="1238"><net_src comp="248" pin="3"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1243"><net_src comp="280" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="1245"><net_src comp="1240" pin="1"/><net_sink comp="224" pin=8"/></net>

<net id="1249"><net_src comp="288" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1253"><net_src comp="294" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1257"><net_src comp="300" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1261"><net_src comp="306" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1265"><net_src comp="312" pin="3"/><net_sink comp="1262" pin=0"/></net>

<net id="1269"><net_src comp="320" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="1228" pin=0"/></net>

<net id="1274"><net_src comp="583" pin="3"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="1279"><net_src comp="591" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="1284"><net_src comp="597" pin="3"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="1289"><net_src comp="603" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="1294"><net_src comp="609" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1298"><net_src comp="638" pin="2"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1303"><net_src comp="772" pin="3"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="1308"><net_src comp="780" pin="3"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="1313"><net_src comp="818" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1318"><net_src comp="152" pin="3"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1323"><net_src comp="860" pin="3"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="1328"><net_src comp="867" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1332"><net_src comp="873" pin="2"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="1337"><net_src comp="879" pin="3"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="1183" pin=1"/></net>

<net id="1342"><net_src comp="887" pin="3"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1344"><net_src comp="1339" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1348"><net_src comp="960" pin="2"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1350"><net_src comp="1345" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1354"><net_src comp="1058" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1359"><net_src comp="1078" pin="3"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1364"><net_src comp="1086" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="1172" pin=1"/></net>

<net id="1369"><net_src comp="1228" pin="3"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="224" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: generic_asin<double> : in_r | {1 }
	Port: generic_asin<double> : cordic_apfixed_circ_table_arctan_128_V | {4 5 }
  - Chain level:
	State 1
		p_Result_17 : 1
		tmp_37 : 1
		tmp_38 : 1
		xor_ln96 : 1
		inabs : 1
		inabs_2 : 2
		icmp_ln103 : 2
		br_ln103 : 3
		icmp_ln106 : 2
		br_ln106 : 3
		icmp_ln109 : 2
		br_ln109 : 3
		icmp_ln112 : 2
		br_ln112 : 3
		tmp_28 : 1
		br_ln120 : 2
		icmp_ln824 : 2
	State 2
		trunc_ln509 : 1
		p_Result_18 : 1
		exp_tmp : 1
		zext_ln409 : 2
		trunc_ln519 : 1
		p_Result_19 : 2
		zext_ln523 : 3
		man_V_2 : 4
		man_V : 5
		icmp_ln525 : 2
		F2 : 3
		icmp_ln535 : 4
		add_ln535 : 4
		sub_ln535 : 4
		sh_amt : 5
		icmp_ln536 : 4
		sext_ln537 : 6
		icmp_ln539 : 6
		icmp_ln557 : 6
		sext_ln540 : 6
		zext_ln540 : 7
		t_V_2 : 8
		t_V_3 : 1
		select_ln542 : 2
		zext_ln558 : 7
		t_V_4 : 8
		xor_ln525 : 3
		and_ln536 : 5
		or_ln536 : 5
		xor_ln536 : 5
		and_ln535 : 5
		and_ln539 : 5
		xor_ln539 : 7
		and_ln539_1 : 5
		or_ln535 : 5
		xor_ln535 : 5
		and_ln557 : 5
		select_ln557 : 5
		or_ln557 : 5
		select_ln557_1 : 5
		sext_ln557 : 6
		or_ln557_1 : 5
		select_ln557_2 : 7
		or_ln557_2 : 5
	State 3
	State 4
		n_1 : 1
		icmp_ln143 : 1
		br_ln143 : 2
		trunc_ln176_cast42 : 1
		n_01_i_cast : 1
		bit : 1
		icmp_ln160 : 1
		d_V : 2
		add_ln176 : 2
		isNeg : 3
		sub_ln1321 : 2
		ush : 4
		sh_prom_i_i323_i_cast_cast_cast : 5
		sh_prom_i_i323_i_cast_cast_cast_cast : 6
		r_V : 7
		r_V_34 : 7
		r_V_43 : 8
		r_V_36 : 7
		r_V_37 : 7
		r_V_44 : 8
		zext_ln1287 : 2
		r_V_45 : 9
		r_V_46 : 9
		sub_ln657 : 10
		sub_ln657_1 : 10
		sub_ln657_2 : 11
		add_ln657 : 11
		add_ln657_3 : 11
		sub_ln657_3 : 11
		x_V : 12
		y_V : 12
		shl_ln : 1
		icmp_ln195 : 1
		sh_prom_i_i_i : 2
		r_V_47 : 3
		t_V_6 : 4
		t_V_7 : 5
		cordic_apfixed_circ_table_arctan_128_V_addr : 2
		cordic_apfixed_circ_table_arctan_128_V_load : 3
	State 5
		tmp_19 : 1
		r_V_48 : 2
		zext_ln1252 : 3
		sub_ln657_4 : 4
		add_ln657_5 : 4
		tz : 5
	State 6
		br_ln839 : 1
	State 7
		tmp_V_2 : 1
		t : 2
		tmp : 3
		NZeros : 4
		hitNonZero : 3
		trunc_ln1026 : 2
		p_Result_21 : 3
		tmp_s : 4
		trunc_ln1028 : 5
		NZeros_1 : 6
		NZeros_3 : 7
		sub_ln848 : 8
		lsb_index : 9
		tmp_34 : 10
		icmp_ln850 : 11
		trunc_ln851 : 9
		sub_ln851 : 10
		zext_ln851 : 11
		lshr_ln851 : 12
		zext_ln853 : 10
		shl_ln853 : 11
		or_ln853_1 : 13
		and_ln853 : 13
		icmp_ln853 : 13
		tmp_35 : 10
		xor_ln853 : 11
		p_Result_22 : 10
		icmp_ln858 : 10
		and_ln853_1 : 11
		select_ln850 : 14
		select_ln858 : 15
		trunc_ln847 : 8
	State 8
		zext_ln859 : 1
		shl_ln859 : 2
		zext_ln858 : 1
		lshr_ln858 : 2
		trunc_ln859 : 3
		trunc_ln859_1 : 3
		m : 4
		m_1 : 5
		m_4 : 6
		zext_ln866 : 7
		p_Result_s : 6
		select_ln847 : 7
		add_ln869 : 8
		tmp_6 : 9
		p_Result_23 : 10
		bitcast_ln688 : 11
		out : 12
		bitcast_ln137 : 13
		xor_ln137 : 14
		bitcast_ln137_1 : 14
		out_1 : 15
		ret_ln139 : 16
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|
| Operation|               Functional Unit               |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|
|          |                 t_V_2_fu_453                |    0    |   159   |
|          |                r_V_34_fu_686                |    0    |   269   |
|   ashr   |                r_V_37_fu_706                |    0    |   269   |
|          |                r_V_45_fu_724                |    0    |   269   |
|          |                r_V_46_fu_730                |    0    |   269   |
|          |                r_V_47_fu_806                |    0    |   269   |
|----------|---------------------------------------------|---------|---------|
|          |                inabs_2_fu_280               |    0    |    56   |
|          |                 man_V_fu_377                |    0    |    53   |
|          |                sh_amt_fu_415                |    0    |    12   |
|          |             select_ln542_fu_467             |    0    |    2    |
|          |             select_ln557_fu_551             |    0    |    83   |
|          |            select_ln557_1_fu_565            |    0    |    53   |
|          |            select_ln557_2_fu_583            |    0    |    83   |
|          |            select_ln557_3_fu_597            |    0    |    83   |
|          |                  ush_fu_664                 |    0    |    8    |
|          |                r_V_43_fu_692                |    0    |    83   |
|          |                r_V_44_fu_712                |    0    |    83   |
|  select  |                  x_V_fu_772                 |    0    |    83   |
|          |                  y_V_fu_780                 |    0    |    83   |
|          |                 t_V_7_fu_818                |    0    |    83   |
|          |                  tz_fu_860                  |    0    |    83   |
|          |                tmp_V_2_fu_887               |    0    |    83   |
|          |               NZeros_3_fu_952               |    0    |    32   |
|          |             select_ln850_fu_1070            |    0    |    2    |
|          |             select_ln858_fu_1078            |    0    |    2    |
|          |                  m_fu_1126                  |    0    |    56   |
|          |             select_ln847_fu_1164            |    0    |    10   |
|          |                out_1_fu_1221                |    0    |    56   |
|          |             select_ln113_fu_1228            |    0    |    56   |
|----------|---------------------------------------------|---------|---------|
|          |                 t_V_4_fu_479                |    0    |   159   |
|          |                  r_V_fu_680                 |    0    |   269   |
|    shl   |                r_V_36_fu_700                |    0    |   269   |
|          |              shl_ln853_fu_1012              |    0    |   100   |
|          |              shl_ln859_fu_1099              |    0    |   269   |
|----------|---------------------------------------------|---------|---------|
|          |                man_V_2_fu_371               |    0    |    60   |
|          |                  F2_fu_391                  |    0    |    19   |
|          |               sub_ln535_fu_409              |    0    |    19   |
|          |              sub_ln1321_fu_658              |    0    |    14   |
|          |               sub_ln657_fu_736              |    0    |    93   |
|          |              sub_ln657_1_fu_742             |    0    |    93   |
|    sub   |              sub_ln657_2_fu_748             |    0    |    93   |
|          |              sub_ln657_3_fu_766             |    0    |    93   |
|          |              sub_ln657_4_fu_848             |    0    |    93   |
|          |                 tmp_V_fu_873                |    0    |    93   |
|          |               sub_ln848_fu_960              |    0    |    39   |
|          |               sub_ln851_fu_992              |    0    |    14   |
|          |              sub_ln859_fu_1090              |    0    |    39   |
|          |              sub_ln869_fu_1172              |    0    |    17   |
|----------|---------------------------------------------|---------|---------|
|          |               add_ln535_fu_403              |    0    |    19   |
|          |                  n_1_fu_603                 |    0    |    14   |
|          |               add_ln176_fu_644              |    0    |    14   |
|          |               add_ln657_fu_754              |    0    |    93   |
|          |              add_ln657_3_fu_760             |    0    |    93   |
|    add   |                 t_V_6_fu_812                |    0    |    93   |
|          |              add_ln657_5_fu_854             |    0    |    93   |
|          |               NZeros_1_fu_946               |    0    |    39   |
|          |               lsb_index_fu_966              |    0    |    39   |
|          |              add_ln858_fu_1104              |    0    |    39   |
|          |                 m_1_fu_1136                 |    0    |    71   |
|          |              add_ln869_fu_1177              |    0    |    17   |
|----------|---------------------------------------------|---------|---------|
|          |              icmp_ln103_fu_288              |    0    |    11   |
|          |              icmp_ln106_fu_294              |    0    |    11   |
|          |              icmp_ln109_fu_300              |    0    |    11   |
|          |              icmp_ln112_fu_306              |    0    |    11   |
|          |              icmp_ln824_fu_320              |    0    |    24   |
|          |              icmp_ln525_fu_385              |    0    |    28   |
|          |              icmp_ln535_fu_397              |    0    |    12   |
|          |              icmp_ln536_fu_423              |    0    |    12   |
|   icmp   |              icmp_ln539_fu_433              |    0    |    12   |
|          |              icmp_ln557_fu_439              |    0    |    12   |
|          |              icmp_ln143_fu_609              |    0    |    10   |
|          |              icmp_ln160_fu_632              |    0    |    36   |
|          |              icmp_ln195_fu_796              |    0    |    10   |
|          |              icmp_ln839_fu_867              |    0    |    36   |
|          |              hitNonZero_fu_916              |    0    |    29   |
|          |              icmp_ln850_fu_982              |    0    |    19   |
|          |              icmp_ln853_fu_1030             |    0    |    36   |
|          |              icmp_ln858_fu_1058             |    0    |    20   |
|----------|---------------------------------------------|---------|---------|
|   lshr   |              lshr_ln851_fu_1002             |    0    |    15   |
|          |              lshr_ln858_fu_1113             |    0    |   269   |
|----------|---------------------------------------------|---------|---------|
|          |               xor_ln96_fu_270               |    0    |    64   |
|          |               xor_ln525_fu_485              |    0    |    2    |
|          |               xor_ln536_fu_503              |    0    |    2    |
|    xor   |               xor_ln539_fu_521              |    0    |    2    |
|          |               xor_ln535_fu_539              |    0    |    2    |
|          |                  d_V_fu_638                 |    0    |    2    |
|          |              xor_ln853_fu_1044              |    0    |    2    |
|          |              xor_ln137_fu_1211              |    0    |    64   |
|----------|---------------------------------------------|---------|---------|
|          |               and_ln536_fu_491              |    0    |    2    |
|          |               and_ln535_fu_509              |    0    |    2    |
|          |               and_ln539_fu_515              |    0    |    2    |
|    and   |              and_ln539_1_fu_527             |    0    |    2    |
|          |               and_ln557_fu_545              |    0    |    2    |
|          |              and_ln853_fu_1024              |    0    |    86   |
|          |             and_ln853_1_fu_1064             |    0    |    2    |
|----------|---------------------------------------------|---------|---------|
|          |               or_ln536_fu_497               |    0    |    2    |
|          |               or_ln535_fu_533               |    0    |    2    |
|    or    |               or_ln557_fu_559               |    0    |    2    |
|          |              or_ln557_1_fu_577              |    0    |    2    |
|          |              or_ln557_2_fu_591              |    0    |    2    |
|          |              or_ln853_1_fu_1018             |    0    |    86   |
|----------|---------------------------------------------|---------|---------|
|   read   |             in_read_read_fu_146             |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|          |              p_Result_17_fu_248             |    0    |    0    |
|          |                tmp_28_fu_312                |    0    |    0    |
|          |              p_Result_18_fu_333             |    0    |    0    |
|          |                 t_V_3_fu_459                |    0    |    0    |
| bitselect|                  bit_fu_624                 |    0    |    0    |
|          |                 isNeg_fu_650                |    0    |    0    |
|          |              p_Result_20_fu_879             |    0    |    0    |
|          |                tmp_35_fu_1036               |    0    |    0    |
|          |             p_Result_22_fu_1050             |    0    |    0    |
|          |              p_Result_s_fu_1156             |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|          |                tmp_37_fu_256                |    0    |    0    |
|          |                exp_tmp_fu_341               |    0    |    0    |
|partselect|                tmp_19_fu_826                |    0    |    0    |
|          |                   t_fu_894                  |    0    |    0    |
|          |                tmp_34_fu_972                |    0    |    0    |
|          |                 m_4_fu_1142                 |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|          |                tmp_38_fu_266                |    0    |    0    |
|          |              trunc_ln509_fu_329             |    0    |    0    |
|          |              trunc_ln519_fu_355             |    0    |    0    |
|          |                NZeros_fu_912                |    0    |    0    |
|   trunc  |             trunc_ln1026_fu_922             |    0    |    0    |
|          |             trunc_ln1028_fu_942             |    0    |    0    |
|          |              trunc_ln851_fu_988             |    0    |    0    |
|          |             trunc_ln847_fu_1086             |    0    |    0    |
|          |             trunc_ln859_fu_1118             |    0    |    0    |
|          |            trunc_ln859_1_fu_1122            |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|          |              zext_ln409_fu_351              |    0    |    0    |
|          |              zext_ln523_fu_367              |    0    |    0    |
|          |              zext_ln540_fu_449              |    0    |    0    |
|          |              zext_ln558_fu_475              |    0    |    0    |
|          |          trunc_ln176_cast42_fu_615          |    0    |    0    |
|          |              n_01_i_cast_fu_620             |    0    |    0    |
|          | sh_prom_i_i323_i_cast_cast_cast_cast_fu_676 |    0    |    0    |
|   zext   |              zext_ln1287_fu_720             |    0    |    0    |
|          |             sh_prom_i_i_i_fu_802            |    0    |    0    |
|          |              zext_ln1252_fu_844             |    0    |    0    |
|          |              zext_ln851_fu_998              |    0    |    0    |
|          |              zext_ln853_fu_1008             |    0    |    0    |
|          |              zext_ln859_fu_1095             |    0    |    0    |
|          |              zext_ln858_fu_1109             |    0    |    0    |
|          |              zext_ln865_fu_1133             |    0    |    0    |
|          |              zext_ln866_fu_1152             |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|          |              p_Result_19_fu_359             |    0    |    0    |
|          |                shl_ln_fu_788                |    0    |    0    |
|bitconcatenate|                r_V_48_fu_836                |    0    |    0    |
|          |              p_Result_21_fu_926             |    0    |    0    |
|          |                tmp_6_fu_1183                |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|          |              sext_ln537_fu_429              |    0    |    0    |
|   sext   |              sext_ln540_fu_445              |    0    |    0    |
|          |              sext_ln557_fu_573              |    0    |    0    |
|          |    sh_prom_i_i323_i_cast_cast_cast_fu_672   |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   ctlz   |                  tmp_fu_904                 |    0    |    0    |
|          |                 tmp_s_fu_934                |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|  partset |             p_Result_23_fu_1190             |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   Total  |                                             |    0    |   6159  |
|----------|---------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------+--------+
|                                                    |   FF   |
+----------------------------------------------------+--------+
|cordic_apfixed_circ_table_arctan_128_V_addr_reg_1315|    7   |
|                    d_V_reg_1295                    |    1   |
|                  empty_61_reg_197                  |   86   |
|                  empty_62_reg_208                  |   86   |
|                    empty_reg_185                   |   86   |
|                 icmp_ln103_reg_1246                |    1   |
|                 icmp_ln106_reg_1250                |    1   |
|                 icmp_ln109_reg_1254                |    1   |
|                 icmp_ln112_reg_1258                |    1   |
|                 icmp_ln143_reg_1291                |    1   |
|                 icmp_ln824_reg_1266                |    1   |
|                 icmp_ln839_reg_1325                |    1   |
|                 icmp_ln858_reg_1351                |    1   |
|                  inabs_2_reg_1240                  |   64   |
|                    n_1_reg_1286                    |    7   |
|                      n_reg_165                     |    7   |
|                 or_ln557_2_reg_1276                |    1   |
|                     out_reg_219                    |   64   |
|                p_Result_17_reg_1235                |    1   |
|                p_Result_20_reg_1334                |    1   |
|                select_ln113_reg_1366               |   64   |
|               select_ln557_2_reg_1271              |   86   |
|               select_ln557_3_reg_1281              |   86   |
|                select_ln858_reg_1356               |    1   |
|                 sub_ln848_reg_1345                 |   32   |
|                    t_V_5_reg_176                   |   86   |
|                   t_V_7_reg_1310                   |   86   |
|                   tmp_28_reg_1262                  |    1   |
|                  tmp_V_2_reg_1339                  |   86   |
|                   tmp_V_reg_1329                   |   86   |
|                trunc_ln847_reg_1361                |   11   |
|                     tz_reg_1320                    |   86   |
|                    x_V_reg_1300                    |   86   |
|                    y_V_reg_1305                    |   86   |
+----------------------------------------------------+--------+
|                        Total                       |  1302  |
+----------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_159 |  p0  |   2  |   7  |   14   ||    9    |
|   empty_reg_185   |  p0  |   2  |  86  |   172  ||    9    |
|    out_reg_219    |  p0  |   2  |  64  |   128  |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   314  ||  1.467  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  6159  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |  1302  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1302  |  6177  |
+-----------+--------+--------+--------+
