/*
 * asp_codec_reg.h -- codec driver
 *
 * Copyright (c) 2021 Huawei Technologies Co., Ltd.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 */

#ifndef __ASP_CODEC_REG_H__
#define __ASP_CODEC_REG_H__

/*
 * Due to the limitation of ALSA that the register address is of type int,
 * while the actual base address of the codec registers is of type unsigned int,
 * it is necessary to clear the sign bit of the base address.
 */
#define clear_31_bit(x)     ((x) & (0x7FFFFFFF))

#define PAGE_SOCCODEC         clear_31_bit(0xFAB52000)
#define PAGE_ASPCFG           clear_31_bit(0xFAB4E000)
#define PAGE_AO_IOC           clear_31_bit(0xFB228000)
#define PAGE_IOC              clear_31_bit(0xFF800000)
#define PAGE_AXI2TDM          clear_31_bit(0xFABDA000)
#define PAGE_MAD              clear_31_bit(0xFAF00000)
#define PAGE_VIRCODEC         0x8000

#define SOCCODEC_END_OFFSET   0x2FC
#define VIRCODEC_END_OFFSET   (VIR_REG_CNT - 1)
#define ASPCFG_END_OFFSET     0x2A8
#define AOIOC_END_OFFSET      0xF7C
#define IOC_END_OFFSET        0xF38
#define AXI2TDM_END           0xD0
#define MAD_END               0x1000
#define MAD_CFG_BASE          (0xFAF00000)

#include "asp_codec_axi2tdm_reg.h"
#include "asp_codec_mad_regs.h"


#define VERSION_REG                        (PAGE_SOCCODEC + 0x0)             /* CODEC版本号寄存器 */
#define VERSION_LEN    32
#define VERSION_OFFSET 0

#define CODEC_CLK_EN0_REG                  (PAGE_SOCCODEC + 0x4)            /* CODEC子模块时钟门控寄存器0 */
#define MIC3_UP_PGA_CLKEN_LEN          1
#define MIC3_UP_PGA_CLKEN_OFFSET       31
#define VOICE_UP_R_PGA_CLKEN_LEN       1
#define VOICE_UP_R_PGA_CLKEN_OFFSET    30
#define VOICE_UP_L_PGA_CLKEN_LEN       1
#define VOICE_UP_L_PGA_CLKEN_OFFSET    29
#define AUDIO_UP_R_PGA_CLKEN_LEN       1
#define AUDIO_UP_R_PGA_CLKEN_OFFSET    28
#define AUDIO_UP_L_PGA_CLKEN_LEN       1
#define AUDIO_UP_L_PGA_CLKEN_OFFSET    27
#define AUDIO_DN_R_PGA_CLKEN_LEN       1
#define AUDIO_DN_R_PGA_CLKEN_OFFSET    26
#define AUDIO_DN_L_PGA_CLKEN_LEN       1
#define AUDIO_DN_L_PGA_CLKEN_OFFSET    25
#define CODEC3_DN_R_PGA_CLKEN_LEN      1
#define CODEC3_DN_R_PGA_CLKEN_OFFSET   24
#define CODEC3_DN_L_PGA_CLKEN_LEN      1
#define CODEC3_DN_L_PGA_CLKEN_OFFSET   23
#define ULTRA_DN_R_PGA_CLKEN_LEN       1
#define ULTRA_DN_R_PGA_CLKEN_OFFSET    22
#define ULTRA_DN_L_PGA_CLKEN_LEN       1
#define ULTRA_DN_L_PGA_CLKEN_OFFSET    21
#define MDM_5G_R_DN_AFIFO_CLKEN_LEN    1
#define MDM_5G_R_DN_AFIFO_CLKEN_OFFSET 20
#define MDM_5G_L_DN_AFIFO_CLKEN_LEN    1
#define MDM_5G_L_DN_AFIFO_CLKEN_OFFSET 19
#define MDM_5G_R_UP_AFIFO_CLKEN_LEN    1
#define MDM_5G_R_UP_AFIFO_CLKEN_OFFSET 18
#define MDM_5G_L_UP_AFIFO_CLKEN_LEN    1
#define MDM_5G_L_UP_AFIFO_CLKEN_OFFSET 17
#define MIC4_UP_AFIFO_CLKEN_LEN        1
#define MIC4_UP_AFIFO_CLKEN_OFFSET     16
#define MIC3_UP_AFIFO_CLKEN_LEN        1
#define MIC3_UP_AFIFO_CLKEN_OFFSET     15
#define VOICE_R_UP_AFIFO_CLKEN_LEN     1
#define VOICE_R_UP_AFIFO_CLKEN_OFFSET  14
#define VOICE_L_UP_AFIFO_CLKEN_LEN     1
#define VOICE_L_UP_AFIFO_CLKEN_OFFSET  13
#define AUDIO_R_UP_AFIFO_CLKEN_LEN     1
#define AUDIO_R_UP_AFIFO_CLKEN_OFFSET  12
#define AUDIO_L_UP_AFIFO_CLKEN_LEN     1
#define AUDIO_L_UP_AFIFO_CLKEN_OFFSET  11
#define ULTR_R_DN_AFIFO_CLKEN_LEN      1
#define ULTR_R_DN_AFIFO_CLKEN_OFFSET   9
#define ULTR_L_DN_AFIFO_CLKEN_LEN      1
#define ULTR_L_DN_AFIFO_CLKEN_OFFSET   8
#define AUDIO_R_DN_AFIFO_CLKEN_LEN     1
#define AUDIO_R_DN_AFIFO_CLKEN_OFFSET  7
#define AUDIO_L_DN_AFIFO_CLKEN_LEN     1
#define AUDIO_L_DN_AFIFO_CLKEN_OFFSET  6
#define CODEC3_R_DN_AFIFO_CLKEN_LEN    1
#define CODEC3_R_DN_AFIFO_CLKEN_OFFSET 5
#define CODEC3_L_DN_AFIFO_CLKEN_LEN    1
#define CODEC3_L_DN_AFIFO_CLKEN_OFFSET 4
#define ADC4_CLKEN_LEN                 1
#define ADC4_CLKEN_OFFSET              3
#define ADC3_CLKEN_LEN                 1
#define ADC3_CLKEN_OFFSET              2
#define ADC2_CLKEN_LEN                 1
#define ADC2_CLKEN_OFFSET              1
#define ADC1_CLKEN_LEN                 1
#define ADC1_CLKEN_OFFSET              0

#define CODEC_CLK_EN1_REG            (PAGE_SOCCODEC + 0x8)   /* CODEC子模块时钟门控寄存器1 */
#define AU_49152K_CLKEN_LEN           1
#define AU_49152K_CLKEN_OFFSET        31
#define I2S2_RX_R_SRCDN_CLKEN_LEN      1
#define I2S2_RX_R_SRCDN_CLKEN_OFFSET   30
#define I2S2_RX_L_SRCDN_CLKEN_LEN      1
#define I2S2_RX_L_SRCDN_CLKEN_OFFSET   29
#define MDM_5G_UP_R_SRCDN_CLKEN_LEN    1
#define MDM_5G_UP_R_SRCDN_CLKEN_OFFSET 28
#define MDM_5G_UP_L_SRCDN_CLKEN_LEN    1
#define MDM_5G_UP_L_SRCDN_CLKEN_OFFSET 27
#define MIC4_UP_SRCDN_CLKEN_LEN        1
#define MIC4_UP_SRCDN_CLKEN_OFFSET     26
#define MIC3_UP_SRCDN_CLKEN_LEN        1
#define MIC3_UP_SRCDN_CLKEN_OFFSET     25
#define VOICE_UP_R_SRCDN_CLKEN_LEN     1
#define VOICE_UP_R_SRCDN_CLKEN_OFFSET  24
#define VOICE_UP_L_SRCDN_CLKEN_LEN     1
#define VOICE_UP_L_SRCDN_CLKEN_OFFSET  23
#define AUDIO_UP_R_SRCDN_CLKEN_LEN     1
#define AUDIO_UP_R_SRCDN_CLKEN_OFFSET  22
#define AUDIO_UP_L_SRCDN_CLKEN_LEN     1
#define AUDIO_UP_L_SRCDN_CLKEN_OFFSET  21
#define DACR_MIXER4_SRCUP_CLKEN_LEN    1
#define DACR_MIXER4_SRCUP_CLKEN_OFFSET 20
#define DACL_MIXER4_SRCUP_CLKEN_LEN    1
#define DACL_MIXER4_SRCUP_CLKEN_OFFSET 19
#define I2S2_RX_R_SRCUP_CLKEN_LEN      1
#define I2S2_RX_R_SRCUP_CLKEN_OFFSET   18
#define I2S2_RX_L_SRCUP_CLKEN_LEN      1
#define I2S2_RX_L_SRCUP_CLKEN_OFFSET   17
#define AUDIO_DN_R_SRCUP_CLKEN_LEN     1
#define AUDIO_DN_R_SRCUP_CLKEN_OFFSET  16
#define AUDIO_DN_L_SRCUP_CLKEN_LEN     1
#define AUDIO_DN_L_SRCUP_CLKEN_OFFSET  15
#define CODEC3_DN_R_SRCUP_CLKEN_LEN    1
#define CODEC3_DN_R_SRCUP_CLKEN_OFFSET 14
#define CODEC3_DN_L_SRCUP_CLKEN_LEN    1
#define CODEC3_DN_L_SRCUP_CLKEN_OFFSET 13
#define ADC5_0P5_PGA_CLKEN_LEN         1
#define ADC5_0P5_PGA_CLKEN_OFFSET      10
#define ADC4_0P5_PGA_CLKEN_LEN         1
#define ADC4_0P5_PGA_CLKEN_OFFSET      9
#define ADC3_0P5_PGA_CLKEN_LEN         1
#define ADC3_0P5_PGA_CLKEN_OFFSET      8
#define ADC2_0P5_PGA_CLKEN_LEN         1
#define ADC2_0P5_PGA_CLKEN_OFFSET      7
#define ADC1_0P5_PGA_CLKEN_LEN         1
#define ADC1_0P5_PGA_CLKEN_OFFSET      6
#define SIDETONE_PGA_CLKEN_LEN         1
#define SIDETONE_PGA_CLKEN_OFFSET      5
#define I2S2_RX_R_PGA_CLKEN_LEN        1
#define I2S2_RX_R_PGA_CLKEN_OFFSET     4
#define I2S2_RX_L_PGA_CLKEN_LEN        1
#define I2S2_RX_L_PGA_CLKEN_OFFSET     3
#define MDM_5G_R_UP_PGA_CLKEN_LEN      1
#define MDM_5G_R_UP_PGA_CLKEN_OFFSET   2
#define MDM_5G_L_UP_PGA_CLKEN_LEN      1
#define MDM_5G_L_UP_PGA_CLKEN_OFFSET   1
#define MIC4_UP_PGA_CLKEN_LEN          1
#define MIC4_UP_PGA_CLKEN_OFFSET       0

#define CODEC_CLK_EN2_REG            (PAGE_SOCCODEC + 0xC)   /* CODEC子系统门控使能寄存器 */
#define MIC7_UP_SRCDN_CLKEN_LEN      1
#define MIC7_UP_SRCDN_CLKEN_OFFSET   31
#define MIC8_UP_SRCDN_CLKEN_LEN      1
#define MIC8_UP_SRCDN_CLKEN_OFFSET   30
#define DMIC2_CLKEN_LEN              1
#define DMIC2_CLKEN_OFFSET           28
#define DMIC1_CLKEN_LEN              1
#define DMIC1_CLKEN_OFFSET           27
#define ADC5_CIC_D16_CLKEN_LEN       1
#define ADC5_CIC_D16_CLKEN_OFFSET    26
#define ADC4_CIC_D16_CLKEN_LEN       1
#define ADC4_CIC_D16_CLKEN_OFFSET    25
#define ADC3_CIC_D16_CLKEN_LEN       1
#define ADC3_CIC_D16_CLKEN_OFFSET    24
#define ADC2_CIC_D16_CLKEN_LEN       1
#define ADC2_CIC_D16_CLKEN_OFFSET    23
#define ADC1_CIC_D16_CLKEN_LEN       1
#define ADC1_CIC_D16_CLKEN_OFFSET    22
#define ADC5_CLKEN_LEN               1
#define ADC5_CLKEN_OFFSET            21
#define SPA_4_UP_AFIFO_CLKEN_LEN     1
#define SPA_4_UP_AFIFO_CLKEN_OFFSET  20
#define SPA_3_UP_AFIFO_CLKEN_LEN     1
#define SPA_3_UP_AFIFO_CLKEN_OFFSET  19
#define SPA_2_UP_AFIFO_CLKEN_LEN     1
#define SPA_2_UP_AFIFO_CLKEN_OFFSET  18
#define SPA_1_UP_AFIFO_CLKEN_LEN     1
#define SPA_1_UP_AFIFO_CLKEN_OFFSET  17
#define MIC5_UP_SRCDN_CLKEN_LEN      1
#define MIC5_UP_SRCDN_CLKEN_OFFSET   16
#define MIC6_UP_SRCDN_CLKEN_LEN      1
#define MIC6_UP_SRCDN_CLKEN_OFFSET   15
#define I2S2_TX_MIXER2_CLKEN_LEN     1
#define I2S2_TX_MIXER2_CLKEN_OFFSET  14
#define MDM_5G_L_DN_PGA_CLKEN_LEN    1
#define MDM_5G_L_DN_PGA_CLKEN_OFFSET 13
#define MDM_5G_R_DN_PGA_CLKEN_LEN    1
#define MDM_5G_R_DN_PGA_CLKEN_OFFSET 12
#define DACR_MIXER4_CLKEN_LEN        1
#define DACR_MIXER4_CLKEN_OFFSET     11
#define DACL_MIXER4_CLKEN_LEN        1
#define DACL_MIXER4_CLKEN_OFFSET     10
#define I2S2_PCM_CLKEN_LEN           1
#define I2S2_PCM_CLKEN_OFFSET        7
#define I2S1_TDM_CLKEN_LEN           1
#define I2S1_TDM_CLKEN_OFFSET        6
#define I2S2_TX_R_SRCDN_CLKEN_LEN    1
#define I2S2_TX_R_SRCDN_CLKEN_OFFSET 1
#define I2S2_TX_L_SRCDN_CLKEN_LEN    1
#define I2S2_TX_L_SRCDN_CLKEN_OFFSET 0

#define CODEC_SW_RST_N_REG           (PAGE_SOCCODEC + 0x10)  /* CODEC的复位寄存器 */
#define RST_8PA_DN_ACCESS_IRQ_LEN        1
#define RST_8PA_DN_ACCESS_IRQ_OFFSET     8
#define RST_8MIC_UP_ACCESS_IRQ_LEN       1
#define RST_8MIC_UP_ACCESS_IRQ_OFFSET    7
#define RST_8MIC_DN_ACCESS_IRQ_LEN       1
#define RST_8MIC_DN_ACCESS_IRQ_OFFSET    6
#define RST_4MIC_DN_ACCESS_IRQ_LEN       1
#define RST_4MIC_DN_ACCESS_IRQ_OFFSET    5
#define RST_4MIC_AUDIO_ACCESS_IRQ_LEN    1
#define RST_4MIC_AUDIO_ACCESS_IRQ_OFFSET 3
#define RST_4MIC_VOICE_ACCESS_IRQ_LEN    1
#define RST_4MIC_VOICE_ACCESS_IRQ_OFFSET 2
#define CODEC_SW_RST_N_LEN               1
#define CODEC_SW_RST_N_OFFSET            0

#define I2S1_CTRL_REG                (PAGE_SOCCODEC + 0x14)  /* I2S1_PCM接口控制寄存器 */
#define I2S1_RX_CLK_SEL_LEN             1
#define I2S1_RX_CLK_SEL_OFFSET          31
#define I2S1_TX_CLK_SEL_LEN             1
#define I2S1_TX_CLK_SEL_OFFSET          30
#define I2S1_CODEC_IO_WORDLENGTH_LEN    2
#define I2S1_CODEC_IO_WORDLENGTH_OFFSET 28
#define I2S1_CODEC_DATA_FORMAT_LEN      1
#define I2S1_CODEC_DATA_FORMAT_OFFSET   27
#define I2S1_CHNNL_MODE_LEN             1
#define I2S1_CHNNL_MODE_OFFSET          26
#define I2S1_LRCLK_MODE_LEN             1
#define I2S1_LRCLK_MODE_OFFSET          25
#define I2S1_FRAME_MODE_LEN             1
#define I2S1_FRAME_MODE_OFFSET          24
#define I2S1_FUNC_MODE_LEN              3
#define I2S1_FUNC_MODE_OFFSET           21
#define I2S1_DIRECT_LOOP_LEN            2
#define I2S1_DIRECT_LOOP_OFFSET         19
#define I2S1_MST_SLV_LEN                1
#define I2S1_MST_SLV_OFFSET             18
#define I2S1_IF_RX_ENA_LEN              1
#define I2S1_IF_RX_ENA_OFFSET           17
#define I2S1_IF_TX_ENA_LEN              1
#define I2S1_IF_TX_ENA_OFFSET           16
#define FS_I2S1_LEN                     3
#define FS_I2S1_OFFSET                  13

#define I2S1_TDM_CTRL0_REG           (PAGE_SOCCODEC + 0x18)  /* I2S1_TDM接口控制寄存器0 */
#define S1_TDM_RX_SLOT_SEL_I1_LEN    3
#define S1_TDM_RX_SLOT_SEL_I1_OFFSET 27
#define S1_TDM_RX_SLOT_SEL_V1_LEN    3
#define S1_TDM_RX_SLOT_SEL_V1_OFFSET 24
#define S1_TDM_RX_CLK_SEL_LEN        1
#define S1_TDM_RX_CLK_SEL_OFFSET     23
#define S1_TDM_TX_CLK_SEL_LEN        1
#define S1_TDM_TX_CLK_SEL_OFFSET     22
#define S1_TDM_RX_SLOT_SEL_I0_LEN    3
#define S1_TDM_RX_SLOT_SEL_I0_OFFSET 19
#define S1_TDM_RX_SLOT_SEL_V0_LEN    3
#define S1_TDM_RX_SLOT_SEL_V0_OFFSET 16
#define S1_TDM_TX_CH0_SEL_LEN        2
#define S1_TDM_TX_CH0_SEL_OFFSET     14
#define S1_TDM_TX_CH1_SEL_LEN        2
#define S1_TDM_TX_CH1_SEL_OFFSET     12
#define S1_TDM_TX_CH2_SEL_LEN        2
#define S1_TDM_TX_CH2_SEL_OFFSET     10
#define S1_TDM_TX_CH3_SEL_LEN        2
#define S1_TDM_TX_CH3_SEL_OFFSET     8
#define S1_TDM_IF_EN_LEN             1
#define S1_TDM_IF_EN_OFFSET          7
#define S1_TDM_DIRECT_LOOP_LEN       2
#define S1_TDM_DIRECT_LOOP_OFFSET    5
#define S1_TDM_FRAME_MODE_LEN        3
#define S1_TDM_FRAME_MODE_OFFSET     2
#define S1_MEM_ICG_BP_EN_LEN         1
#define S1_MEM_ICG_BP_EN_OFFSET      1
#define S1_FIFO_CLR_LEN              1
#define S1_FIFO_CLR_OFFSET           0

#define I2S1_TDM_CTRL1_REG           (PAGE_SOCCODEC + 0x1C)  /* I2S1_TDM接口控制寄存器1 */
#define S2_FIFO_CLR_LEN              1
#define S2_FIFO_CLR_OFFSET           21
#define S1_TDM_ERR_STAT_LEN          2
#define S1_TDM_ERR_STAT_OFFSET       18
#define S1_I2S_TDM_MODE_LEN          1
#define S1_I2S_TDM_MODE_OFFSET       17
#define S1_TDM_MST_SLV_LEN           1
#define S1_TDM_MST_SLV_OFFSET        16
#define S1_TDM_RX_SLOT_SEL_I3_LEN    3
#define S1_TDM_RX_SLOT_SEL_I3_OFFSET 11
#define S1_TDM_RX_SLOT_SEL_V3_LEN    3
#define S1_TDM_RX_SLOT_SEL_V3_OFFSET 8
#define S1_TDM_RX_SLOT_SEL_I2_LEN    3
#define S1_TDM_RX_SLOT_SEL_I2_OFFSET 3
#define S1_TDM_RX_SLOT_SEL_V2_LEN    3
#define S1_TDM_RX_SLOT_SEL_V2_OFFSET 0

#define I2S2_PCM_CTRL_REG            (PAGE_SOCCODEC + 0x20)  /* I2S2_PCM接口控制寄存器 */
#define I2S2_RX_CLK_SEL_LEN             1
#define I2S2_RX_CLK_SEL_OFFSET          31
#define I2S2_TX_CLK_SEL_LEN             1
#define I2S2_TX_CLK_SEL_OFFSET          30
#define I2S2_CODEC_IO_WORDLENGTH_LEN    2
#define I2S2_CODEC_IO_WORDLENGTH_OFFSET 28
#define I2S2_CODEC_DATA_FORMAT_LEN      1
#define I2S2_CODEC_DATA_FORMAT_OFFSET   27
#define I2S2_CHNNL_MODE_LEN             1
#define I2S2_CHNNL_MODE_OFFSET          26
#define I2S2_LRCLK_MODE_LEN             1
#define I2S2_LRCLK_MODE_OFFSET          25
#define I2S2_FRAME_MODE_LEN             1
#define I2S2_FRAME_MODE_OFFSET          24
#define I2S2_FUNC_MODE_LEN              3
#define I2S2_FUNC_MODE_OFFSET           21
#define I2S2_DIRECT_LOOP_LEN            2
#define I2S2_DIRECT_LOOP_OFFSET         19
#define I2S2_MST_SLV_LEN                1
#define I2S2_MST_SLV_OFFSET             18
#define I2S2_IF_RX_ENA_LEN              1
#define I2S2_IF_RX_ENA_OFFSET           17
#define I2S2_IF_TX_ENA_LEN              1
#define I2S2_IF_TX_ENA_OFFSET           16
#define FS_I2S2_LEN                     3
#define FS_I2S2_OFFSET                  13

#define PGA_THRE_CTRL0_REG           (PAGE_SOCCODEC + 0x34)  /* PGA/MIXER阈值控制寄存器0 */
#define PGA_MIXER_THRE_CTRL0_LEN    32
#define PGA_MIXER_THRE_CTRL0_OFFSET 0

#define PGA_THRE_CTRL1_REG           (PAGE_SOCCODEC + 0x38)  /* PGA/MIXER阈值控制寄存器1 */
#define PGA_MIXER_THRE_CTRL1_LEN    32
#define PGA_MIXER_THRE_CTRL1_OFFSET 0

#define PGA_THRE_CTRL2_REG           (PAGE_SOCCODEC + 0x3C)  /* PGA/MIXER阈值控制寄存器2 */
#define PGA_MIXER_THRE_CTRL2_LEN    32
#define PGA_MIXER_THRE_CTRL2_OFFSET 0

#define PGA_GAINOFFSET_CTRL0_REG     (PAGE_SOCCODEC + 0x40)  /* PGA GAINOFFSET配置寄存器0 */
#define AUDIO_DN_R_PGA_GAINOFFSET_LEN     8
#define AUDIO_DN_R_PGA_GAINOFFSET_OFFSET  24
#define AUDIO_DN_L_PGA_GAINOFFSET_LEN     8
#define AUDIO_DN_L_PGA_GAINOFFSET_OFFSET  16
#define CODEC3_DN_R_PGA_GAINOFFSET_LEN    8
#define CODEC3_DN_R_PGA_GAINOFFSET_OFFSET 8
#define CODEC3_DN_L_PGA_GAINOFFSET_LEN    8
#define CODEC3_DN_L_PGA_GAINOFFSET_OFFSET 0

#define PGA_GAINOFFSET_CTRL1_REG     (PAGE_SOCCODEC + 0x44)  /* PGA GAINOFFSET配置寄存器1 */
#define VOICE_UP_R_PGA_GAINOFFSET_LEN    8
#define VOICE_UP_R_PGA_GAINOFFSET_OFFSET 24
#define VOICE_UP_L_PGA_GAINOFFSET_LEN    8
#define VOICE_UP_L_PGA_GAINOFFSET_OFFSET 16
#define AUDIO_UP_R_PGA_GAINOFFSET_LEN    8
#define AUDIO_UP_R_PGA_GAINOFFSET_OFFSET 8
#define AUDIO_UP_L_PGA_GAINOFFSET_LEN    8
#define AUDIO_UP_L_PGA_GAINOFFSET_OFFSET 0

#define PGA_GAINOFFSET_CTRL2_REG     (PAGE_SOCCODEC + 0x48)  /* PGA GAINOFFSET配置寄存器2 */
#define MDM_5G_UP_R_PGA_GAINOFFSET_LEN    8
#define MDM_5G_UP_R_PGA_GAINOFFSET_OFFSET 24
#define MDM_5G_UP_L_PGA_GAINOFFSET_LEN    8
#define MDM_5G_UP_L_PGA_GAINOFFSET_OFFSET 16
#define MIC4_UP_PGA_GAINOFFSET_LEN        8
#define MIC4_UP_PGA_GAINOFFSET_OFFSET     8
#define MIC3_UP_PGA_GAINOFFSET_LEN        8
#define MIC3_UP_PGA_GAINOFFSET_OFFSET     0
#define PGA_GAINOFFSET_CTRL3_REG     (PAGE_SOCCODEC + 0x4C)  /* PGA GAINOFFSET配置寄存器3 */
#define SIDETONE_PGA_GAINOFFSET_LEN     8
#define SIDETONE_PGA_GAINOFFSET_OFFSET  16
#define I2S2_RX_R_PGA_GAINOFFSET_LEN    8
#define I2S2_RX_R_PGA_GAINOFFSET_OFFSET 8
#define I2S2_RX_L_PGA_GAINOFFSET_LEN    8
#define I2S2_RX_L_PGA_GAINOFFSET_OFFSET 0

#define CODEC3_L_DN_PGA_CTRL_REG     (PAGE_SOCCODEC + 0x50)  /* CODEC3_L_DN PGA控制寄存器 */
#define CODEC3_L_DN_PGA_GAIN_LEN          8
#define CODEC3_L_DN_PGA_GAIN_OFFSET       24
#define CODEC3_L_DN_PGA_CFG_LEN           3
#define CODEC3_L_DN_PGA_CFG_OFFSET        21
#define CODEC3_L_DN_PGA_FADE_IN_LEN       5
#define CODEC3_L_DN_PGA_FADE_IN_OFFSET    16
#define CODEC3_L_DN_PGA_FADE_OUT_LEN      5
#define CODEC3_L_DN_PGA_FADE_OUT_OFFSET   11
#define CODEC3_L_DN_PGA_BYPASS_LEN        1
#define CODEC3_L_DN_PGA_BYPASS_OFFSET     10
#define CODEC3_L_DN_PGA_NOISE_EN_LEN      1
#define CODEC3_L_DN_PGA_NOISE_EN_OFFSET   9
#define CODEC3_L_DN_PGA_THRE_ID_LEN       2
#define CODEC3_L_DN_PGA_THRE_ID_OFFSET    7
#define CODEC3_L_DN_PGA_ZERO_NUM_LEN      5
#define CODEC3_L_DN_PGA_ZERO_NUM_OFFSET   2
#define CODEC3_L_DN_PGA_LINEAR_SEL_LEN    1
#define CODEC3_L_DN_PGA_LINEAR_SEL_OFFSET 1

#define CODEC3_R_DN_PGA_CTRL_REG     (PAGE_SOCCODEC + 0x54)  /* CODEC3_R_DN PGA控制寄存器 */
#define CODEC3_R_DN_PGA_GAIN_LEN          8
#define CODEC3_R_DN_PGA_GAIN_OFFSET       24
#define CODEC3_R_DN_PGA_CFG_LEN           3
#define CODEC3_R_DN_PGA_CFG_OFFSET        21
#define CODEC3_R_DN_PGA_FADE_IN_LEN       5
#define CODEC3_R_DN_PGA_FADE_IN_OFFSET    16
#define CODEC3_R_DN_PGA_FADE_OUT_LEN      5
#define CODEC3_R_DN_PGA_FADE_OUT_OFFSET   11
#define CODEC3_R_DN_PGA_BYPASS_LEN        1
#define CODEC3_R_DN_PGA_BYPASS_OFFSET     10
#define CODEC3_R_DN_PGA_NOISE_EN_LEN      1
#define CODEC3_R_DN_PGA_NOISE_EN_OFFSET   9
#define CODEC3_R_DN_PGA_THRE_ID_LEN       2
#define CODEC3_R_DN_PGA_THRE_ID_OFFSET    7
#define CODEC3_R_DN_PGA_ZERO_NUM_LEN      5
#define CODEC3_R_DN_PGA_ZERO_NUM_OFFSET   2
#define CODEC3_R_DN_PGA_LINEAR_SEL_LEN    1
#define CODEC3_R_DN_PGA_LINEAR_SEL_OFFSET 1

#define AUDIO_L_DN_PGA_CTRL_REG      (PAGE_SOCCODEC + 0x58)  /* AUDIO下行通路左声道PGA控制寄存器 */
#define AUDIO_L_DN_PGA_GAIN_LEN          8
#define AUDIO_L_DN_PGA_GAIN_OFFSET       24
#define AUDIO_L_DN_PGA_CFG_LEN           3
#define AUDIO_L_DN_PGA_CFG_OFFSET        21
#define AUDIO_L_DN_PGA_FADE_IN_LEN       5
#define AUDIO_L_DN_PGA_FADE_IN_OFFSET    16
#define AUDIO_L_DN_PGA_FADE_OUT_LEN      5
#define AUDIO_L_DN_PGA_FADE_OUT_OFFSET   11
#define AUDIO_L_DN_PGA_BYPASS_LEN        1
#define AUDIO_L_DN_PGA_BYPASS_OFFSET     10
#define AUDIO_L_DN_PGA_NOISE_EN_LEN      1
#define AUDIO_L_DN_PGA_NOISE_EN_OFFSET   9
#define AUDIO_L_DN_PGA_THRE_ID_LEN       2
#define AUDIO_L_DN_PGA_THRE_ID_OFFSET    7
#define AUDIO_L_DN_PGA_ZERO_NUM_LEN      5
#define AUDIO_L_DN_PGA_ZERO_NUM_OFFSET   2
#define AUDIO_L_DN_PGA_LINEAR_SEL_LEN    1
#define AUDIO_L_DN_PGA_LINEAR_SEL_OFFSET 1

#define AUDIO_R_DN_PGA_CTRL_REG      (PAGE_SOCCODEC + 0x5C)  /* AUDIO下行通路右声道PGA控制寄存器 */
#define AUDIO_R_DN_PGA_GAIN_LEN          8
#define AUDIO_R_DN_PGA_GAIN_OFFSET       24
#define AUDIO_R_DN_PGA_CFG_LEN           3
#define AUDIO_R_DN_PGA_CFG_OFFSET        21
#define AUDIO_R_DN_PGA_FADE_IN_LEN       5
#define AUDIO_R_DN_PGA_FADE_IN_OFFSET    16
#define AUDIO_R_DN_PGA_FADE_OUT_LEN      5
#define AUDIO_R_DN_PGA_FADE_OUT_OFFSET   11
#define AUDIO_R_DN_PGA_BYPASS_LEN        1
#define AUDIO_R_DN_PGA_BYPASS_OFFSET     10
#define AUDIO_R_DN_PGA_NOISE_EN_LEN      1
#define AUDIO_R_DN_PGA_NOISE_EN_OFFSET   9
#define AUDIO_R_DN_PGA_THRE_ID_LEN       2
#define AUDIO_R_DN_PGA_THRE_ID_OFFSET    7
#define AUDIO_R_DN_PGA_ZERO_NUM_LEN      5
#define AUDIO_R_DN_PGA_ZERO_NUM_OFFSET   2
#define AUDIO_R_DN_PGA_LINEAR_SEL_LEN    1
#define AUDIO_R_DN_PGA_LINEAR_SEL_OFFSET 1

#define SIDETONE_PGA_CTRL_REG        (PAGE_SOCCODEC + 0x60)  /* SIDETONE通路PGA控制寄存器 */
#define SIDETONE_PGA_GAIN_LEN          8
#define SIDETONE_PGA_GAIN_OFFSET       24
#define SIDETONE_PGA_CFG_LEN           3
#define SIDETONE_PGA_CFG_OFFSET        21
#define SIDETONE_PGA_FADE_IN_LEN       5
#define SIDETONE_PGA_FADE_IN_OFFSET    16
#define SIDETONE_PGA_FADE_OUT_LEN      5
#define SIDETONE_PGA_FADE_OUT_OFFSET   11
#define SIDETONE_PGA_BYPASS_LEN        1
#define SIDETONE_PGA_BYPASS_OFFSET     10
#define SIDETONE_PGA_NOISE_EN_LEN      1
#define SIDETONE_PGA_NOISE_EN_OFFSET   9
#define SIDETONE_PGA_THRE_ID_LEN       2
#define SIDETONE_PGA_THRE_ID_OFFSET    7
#define SIDETONE_PGA_ZERO_NUM_LEN      5
#define SIDETONE_PGA_ZERO_NUM_OFFSET   2
#define SIDETONE_PGA_LINEAR_SEL_LEN    1
#define SIDETONE_PGA_LINEAR_SEL_OFFSET 1

#define AUDIO_L_UP_PGA_CTRL_REG      (PAGE_SOCCODEC + 0x64)  /* AUDIO上行通路左声道PGA控制寄存器 */
#define AUDIO_L_UP_PGA_GAIN_LEN          8
#define AUDIO_L_UP_PGA_GAIN_OFFSET       24
#define AUDIO_L_UP_PGA_CFG_LEN           3
#define AUDIO_L_UP_PGA_CFG_OFFSET        21
#define AUDIO_L_UP_PGA_FADE_IN_LEN       5
#define AUDIO_L_UP_PGA_FADE_IN_OFFSET    16
#define AUDIO_L_UP_PGA_FADE_OUT_LEN      5
#define AUDIO_L_UP_PGA_FADE_OUT_OFFSET   11
#define AUDIO_L_UP_PGA_BYPASS_LEN        1
#define AUDIO_L_UP_PGA_BYPASS_OFFSET     10
#define AUDIO_L_UP_PGA_NOISE_EN_LEN      1
#define AUDIO_L_UP_PGA_NOISE_EN_OFFSET   9
#define AUDIO_L_UP_PGA_THRE_ID_LEN       2
#define AUDIO_L_UP_PGA_THRE_ID_OFFSET    7
#define AUDIO_L_UP_PGA_ZERO_NUM_LEN      5
#define AUDIO_L_UP_PGA_ZERO_NUM_OFFSET   2
#define AUDIO_L_UP_PGA_LINEAR_SEL_LEN    1
#define AUDIO_L_UP_PGA_LINEAR_SEL_OFFSET 1

#define AUDIO_R_UP_PGA_CTRL_REG      (PAGE_SOCCODEC + 0x68)  /* AUDIO上行通路右声道PGA控制寄存器 */
#define AUDIO_R_UP_PGA_GAIN_LEN          8
#define AUDIO_R_UP_PGA_GAIN_OFFSET       24
#define AUDIO_R_UP_PGA_CFG_LEN           3
#define AUDIO_R_UP_PGA_CFG_OFFSET        21
#define AUDIO_R_UP_PGA_FADE_IN_LEN       5
#define AUDIO_R_UP_PGA_FADE_IN_OFFSET    16
#define AUDIO_R_UP_PGA_FADE_OUT_LEN      5
#define AUDIO_R_UP_PGA_FADE_OUT_OFFSET   11
#define AUDIO_R_UP_PGA_BYPASS_LEN        1
#define AUDIO_R_UP_PGA_BYPASS_OFFSET     10
#define AUDIO_R_UP_PGA_NOISE_EN_LEN      1
#define AUDIO_R_UP_PGA_NOISE_EN_OFFSET   9
#define AUDIO_R_UP_PGA_THRE_ID_LEN       2
#define AUDIO_R_UP_PGA_THRE_ID_OFFSET    7
#define AUDIO_R_UP_PGA_ZERO_NUM_LEN      5
#define AUDIO_R_UP_PGA_ZERO_NUM_OFFSET   2
#define AUDIO_R_UP_PGA_LINEAR_SEL_LEN    1
#define AUDIO_R_UP_PGA_LINEAR_SEL_OFFSET 1

#define VOICE_L_UP_PGA_CTRL_REG      (PAGE_SOCCODEC + 0x6C)  /* VOICE上行通路左声道PGA控制寄存器 */
#define VOICE_L_UP_PGA_GAIN_LEN          8
#define VOICE_L_UP_PGA_GAIN_OFFSET       24
#define VOICE_L_UP_PGA_CFG_LEN           3
#define VOICE_L_UP_PGA_CFG_OFFSET        21
#define VOICE_L_UP_PGA_FADE_IN_LEN       5
#define VOICE_L_UP_PGA_FADE_IN_OFFSET    16
#define VOICE_L_UP_PGA_FADE_OUT_LEN      5
#define VOICE_L_UP_PGA_FADE_OUT_OFFSET   11
#define VOICE_L_UP_PGA_BYPASS_LEN        1
#define VOICE_L_UP_PGA_BYPASS_OFFSET     10
#define VOICE_L_UP_PGA_NOISE_EN_LEN      1
#define VOICE_L_UP_PGA_NOISE_EN_OFFSET   9
#define VOICE_L_UP_PGA_THRE_ID_LEN       2
#define VOICE_L_UP_PGA_THRE_ID_OFFSET    7
#define VOICE_L_UP_PGA_ZERO_NUM_LEN      5
#define VOICE_L_UP_PGA_ZERO_NUM_OFFSET   2
#define VOICE_L_UP_PGA_LINEAR_SEL_LEN    1
#define VOICE_L_UP_PGA_LINEAR_SEL_OFFSET 1

#define VOICE_R_UP_PGA_CTRL_REG      (PAGE_SOCCODEC + 0x70)  /* VOICE上行通路右声道PGA控制寄存器 */
#define VOICE_R_UP_PGA_GAIN_LEN          8
#define VOICE_R_UP_PGA_GAIN_OFFSET       24
#define VOICE_R_UP_PGA_CFG_LEN           3
#define VOICE_R_UP_PGA_CFG_OFFSET        21
#define VOICE_R_UP_PGA_FADE_IN_LEN       5
#define VOICE_R_UP_PGA_FADE_IN_OFFSET    16
#define VOICE_R_UP_PGA_FADE_OUT_LEN      5
#define VOICE_R_UP_PGA_FADE_OUT_OFFSET   11
#define VOICE_R_UP_PGA_BYPASS_LEN        1
#define VOICE_R_UP_PGA_BYPASS_OFFSET     10
#define VOICE_R_UP_PGA_NOISE_EN_LEN      1
#define VOICE_R_UP_PGA_NOISE_EN_OFFSET   9
#define VOICE_R_UP_PGA_THRE_ID_LEN       2
#define VOICE_R_UP_PGA_THRE_ID_OFFSET    7
#define VOICE_R_UP_PGA_ZERO_NUM_LEN      5
#define VOICE_R_UP_PGA_ZERO_NUM_OFFSET   2
#define VOICE_R_UP_PGA_LINEAR_SEL_LEN    1
#define VOICE_R_UP_PGA_LINEAR_SEL_OFFSET 1

#define MIC3_UP_PGA_CTRL_REG         (PAGE_SOCCODEC + 0x74)  /* MIC3上行PGA控制寄存器 */
#define MIC3_UP_PGA_GAIN_LEN          8
#define MIC3_UP_PGA_GAIN_OFFSET       24
#define MIC3_UP_PGA_CFG_LEN           3
#define MIC3_UP_PGA_CFG_OFFSET        21
#define MIC3_UP_PGA_FADE_IN_LEN       5
#define MIC3_UP_PGA_FADE_IN_OFFSET    16
#define MIC3_UP_PGA_FADE_OUT_LEN      5
#define MIC3_UP_PGA_FADE_OUT_OFFSET   11
#define MIC3_UP_PGA_BYPASS_LEN        1
#define MIC3_UP_PGA_BYPASS_OFFSET     10
#define MIC3_UP_PGA_NOISE_EN_LEN      1
#define MIC3_UP_PGA_NOISE_EN_OFFSET   9
#define MIC3_UP_PGA_THRE_ID_LEN       2
#define MIC3_UP_PGA_THRE_ID_OFFSET    7
#define MIC3_UP_PGA_ZERO_NUM_LEN      5
#define MIC3_UP_PGA_ZERO_NUM_OFFSET   2
#define MIC3_UP_PGA_LINEAR_SEL_LEN    1
#define MIC3_UP_PGA_LINEAR_SEL_OFFSET 1

#define MIC4_UP_PGA_CTRL_REG         (PAGE_SOCCODEC + 0x78)  /* MIC4上行PGA控制寄存器 */
#define MIC4_UP_PGA_GAIN_LEN          8
#define MIC4_UP_PGA_GAIN_OFFSET       24
#define MIC4_UP_PGA_CFG_LEN           3
#define MIC4_UP_PGA_CFG_OFFSET        21
#define MIC4_UP_PGA_FADE_IN_LEN       5
#define MIC4_UP_PGA_FADE_IN_OFFSET    16
#define MIC4_UP_PGA_FADE_OUT_LEN      5
#define MIC4_UP_PGA_FADE_OUT_OFFSET   11
#define MIC4_UP_PGA_BYPASS_LEN        1
#define MIC4_UP_PGA_BYPASS_OFFSET     10
#define MIC4_UP_PGA_NOISE_EN_LEN      1
#define MIC4_UP_PGA_NOISE_EN_OFFSET   9
#define MIC4_UP_PGA_THRE_ID_LEN       2
#define MIC4_UP_PGA_THRE_ID_OFFSET    7
#define MIC4_UP_PGA_ZERO_NUM_LEN      5
#define MIC4_UP_PGA_ZERO_NUM_OFFSET   2
#define MIC4_UP_PGA_LINEAR_SEL_LEN    1
#define MIC4_UP_PGA_LINEAR_SEL_OFFSET 1

#define MDM_5G_L_UP_PGA_CTRL_REG     (PAGE_SOCCODEC + 0x7C)  /* MDM_5G上行通路左声道PGA控制寄存器 */
#define MDM_5G_L_UP_PGA_GAIN_LEN          8
#define MDM_5G_L_UP_PGA_GAIN_OFFSET       24
#define MDM_5G_L_UP_PGA_CFG_LEN           3
#define MDM_5G_L_UP_PGA_CFG_OFFSET        21
#define MDM_5G_L_UP_PGA_FADE_IN_LEN       5
#define MDM_5G_L_UP_PGA_FADE_IN_OFFSET    16
#define MDM_5G_L_UP_PGA_FADE_OUT_LEN      5
#define MDM_5G_L_UP_PGA_FADE_OUT_OFFSET   11
#define MDM_5G_L_UP_PGA_BYPASS_LEN        1
#define MDM_5G_L_UP_PGA_BYPASS_OFFSET     10
#define MDM_5G_L_UP_PGA_NOISE_EN_LEN      1
#define MDM_5G_L_UP_PGA_NOISE_EN_OFFSET   9
#define MDM_5G_L_UP_PGA_THRE_ID_LEN       2
#define MDM_5G_L_UP_PGA_THRE_ID_OFFSET    7
#define MDM_5G_L_UP_PGA_ZERO_NUM_LEN      5
#define MDM_5G_L_UP_PGA_ZERO_NUM_OFFSET   2
#define MDM_5G_L_UP_PGA_LINEAR_SEL_LEN    1
#define MDM_5G_L_UP_PGA_LINEAR_SEL_OFFSET 1

#define MDM_5G_R_UP_PGA_CTRL_REG     (PAGE_SOCCODEC + 0x80)  /* MDM_5G上行通路右声道PGA控制寄存器 */
#define MDM_5G_R_UP_PGA_GAIN_LEN          8
#define MDM_5G_R_UP_PGA_GAIN_OFFSET       24
#define MDM_5G_R_UP_PGA_CFG_LEN           3
#define MDM_5G_R_UP_PGA_CFG_OFFSET        21
#define MDM_5G_R_UP_PGA_FADE_IN_LEN       5
#define MDM_5G_R_UP_PGA_FADE_IN_OFFSET    16
#define MDM_5G_R_UP_PGA_FADE_OUT_LEN      5
#define MDM_5G_R_UP_PGA_FADE_OUT_OFFSET   11
#define MDM_5G_R_UP_PGA_BYPASS_LEN        1
#define MDM_5G_R_UP_PGA_BYPASS_OFFSET     10
#define MDM_5G_R_UP_PGA_NOISE_EN_LEN      1
#define MDM_5G_R_UP_PGA_NOISE_EN_OFFSET   9
#define MDM_5G_R_UP_PGA_THRE_ID_LEN       2
#define MDM_5G_R_UP_PGA_THRE_ID_OFFSET    7
#define MDM_5G_R_UP_PGA_ZERO_NUM_LEN      5
#define MDM_5G_R_UP_PGA_ZERO_NUM_OFFSET   2
#define MDM_5G_R_UP_PGA_LINEAR_SEL_LEN    1
#define MDM_5G_R_UP_PGA_LINEAR_SEL_OFFSET 1

#define I2S2_L_RX_PGA_CTRL_REG       (PAGE_SOCCODEC + 0x84)  /* I2S2 RX L PGA控制寄存器 */
#define I2S2_L_RX_PGA_GAIN_LEN          8
#define I2S2_L_RX_PGA_GAIN_OFFSET       24
#define I2S2_L_RX_PGA_CFG_LEN           3
#define I2S2_L_RX_PGA_CFG_OFFSET        21
#define I2S2_L_RX_PGA_FADE_IN_LEN       5
#define I2S2_L_RX_PGA_FADE_IN_OFFSET    16
#define I2S2_L_RX_PGA_FADE_OUT_LEN      5
#define I2S2_L_RX_PGA_FADE_OUT_OFFSET   11
#define I2S2_L_RX_PGA_BYPASS_LEN        1
#define I2S2_L_RX_PGA_BYPASS_OFFSET     10
#define I2S2_L_RX_PGA_NOISE_EN_LEN      1
#define I2S2_L_RX_PGA_NOISE_EN_OFFSET   9
#define I2S2_L_RX_PGA_THRE_ID_LEN       2
#define I2S2_L_RX_PGA_THRE_ID_OFFSET    7
#define I2S2_L_RX_PGA_ZERO_NUM_LEN      5
#define I2S2_L_RX_PGA_ZERO_NUM_OFFSET   2
#define I2S2_L_RX_PGA_LINEAR_SEL_LEN    1
#define I2S2_L_RX_PGA_LINEAR_SEL_OFFSET 1

#define I2S2_R_RX_PGA_CTRL_REG       (PAGE_SOCCODEC + 0x88)  /* I2S2 RX R PGA控制寄存器 */
#define I2S2_R_RX_PGA_GAIN_LEN          8
#define I2S2_R_RX_PGA_GAIN_OFFSET       24
#define I2S2_R_RX_PGA_CFG_LEN           3
#define I2S2_R_RX_PGA_CFG_OFFSET        21
#define I2S2_R_RX_PGA_FADE_IN_LEN       5
#define I2S2_R_RX_PGA_FADE_IN_OFFSET    16
#define I2S2_R_RX_PGA_FADE_OUT_LEN      5
#define I2S2_R_RX_PGA_FADE_OUT_OFFSET   11
#define I2S2_R_RX_PGA_BYPASS_LEN        1
#define I2S2_R_RX_PGA_BYPASS_OFFSET     10
#define I2S2_R_RX_PGA_NOISE_EN_LEN      1
#define I2S2_R_RX_PGA_NOISE_EN_OFFSET   9
#define I2S2_R_RX_PGA_THRE_ID_LEN       2
#define I2S2_R_RX_PGA_THRE_ID_OFFSET    7
#define I2S2_R_RX_PGA_ZERO_NUM_LEN      5
#define I2S2_R_RX_PGA_ZERO_NUM_OFFSET   2
#define I2S2_R_RX_PGA_LINEAR_SEL_LEN    1
#define I2S2_R_RX_PGA_LINEAR_SEL_OFFSET 1

#define ADC0_PGA_GAIN_OFFSET_REG     (PAGE_SOCCODEC + 0x8C)  /* 0p5 PGA控制寄存器0 */
#define ADC4_PGA_GAIN_OFFSET_LEN    8
#define ADC4_PGA_GAIN_OFFSET_OFFSET 24
#define ADC3_PGA_GAIN_OFFSET_LEN    8
#define ADC3_PGA_GAIN_OFFSET_OFFSET 16
#define ADC2_PGA_GAIN_OFFSET_LEN    8
#define ADC2_PGA_GAIN_OFFSET_OFFSET 8
#define ADC1_PGA_GAIN_OFFSET_LEN    8
#define ADC1_PGA_GAIN_OFFSET_OFFSET 0

#define ADC1_PGA_GAIN_OFFSET_REG     (PAGE_SOCCODEC + 0x90)  /* 0p5 PGA控制寄存器1 */
#define ADC8_PGA_GAIN_OFFSET_LEN    8
#define ADC8_PGA_GAIN_OFFSET_OFFSET 24
#define ADC7_PGA_GAIN_OFFSET_LEN    8
#define ADC7_PGA_GAIN_OFFSET_OFFSET 16
#define ADC6_PGA_GAIN_OFFSET_LEN    8
#define ADC6_PGA_GAIN_OFFSET_OFFSET 8
#define ADC5_PGA_GAIN_OFFSET_LEN    8
#define ADC5_PGA_GAIN_OFFSET_OFFSET 0

#define ADC1_UP_PGA_CTRL_REG         (PAGE_SOCCODEC + 0x94)  /* ADC1上行通路PGA控制寄存器 */
#define ADC1_UP_PGA_GAIN_LEN          8
#define ADC1_UP_PGA_GAIN_OFFSET       24
#define ADC1_UP_PGA_CFG_LEN           3
#define ADC1_UP_PGA_CFG_OFFSET        21
#define ADC1_UP_PGA_FADE_IN_LEN       5
#define ADC1_UP_PGA_FADE_IN_OFFSET    16
#define ADC1_UP_PGA_FADE_OUT_LEN      5
#define ADC1_UP_PGA_FADE_OUT_OFFSET   11
#define ADC1_UP_PGA_BYPASS_LEN        1
#define ADC1_UP_PGA_BYPASS_OFFSET     10
#define ADC1_UP_PGA_NOISE_EN_LEN      1
#define ADC1_UP_PGA_NOISE_EN_OFFSET   9
#define ADC1_UP_PGA_THRE_ID_LEN       2
#define ADC1_UP_PGA_THRE_ID_OFFSET    7
#define ADC1_UP_PGA_ZERO_NUM_LEN      5
#define ADC1_UP_PGA_ZERO_NUM_OFFSET   2
#define ADC1_UP_PGA_LINEAR_SEL_LEN    1
#define ADC1_UP_PGA_LINEAR_SEL_OFFSET 1

#define ADC2_UP_PGA_CTRL_REG         (PAGE_SOCCODEC + 0x98)  /* ADC2上行通路PGA控制寄存器 */
#define ADC2_UP_PGA_GAIN_LEN          8
#define ADC2_UP_PGA_GAIN_OFFSET       24
#define ADC2_UP_PGA_CFG_LEN           3
#define ADC2_UP_PGA_CFG_OFFSET        21
#define ADC2_UP_PGA_FADE_IN_LEN       5
#define ADC2_UP_PGA_FADE_IN_OFFSET    16
#define ADC2_UP_PGA_FADE_OUT_LEN      5
#define ADC2_UP_PGA_FADE_OUT_OFFSET   11
#define ADC2_UP_PGA_BYPASS_LEN        1
#define ADC2_UP_PGA_BYPASS_OFFSET     10
#define ADC2_UP_PGA_NOISE_EN_LEN      1
#define ADC2_UP_PGA_NOISE_EN_OFFSET   9
#define ADC2_UP_PGA_THRE_ID_LEN       2
#define ADC2_UP_PGA_THRE_ID_OFFSET    7
#define ADC2_UP_PGA_ZERO_NUM_LEN      5
#define ADC2_UP_PGA_ZERO_NUM_OFFSET   2
#define ADC2_UP_PGA_LINEAR_SEL_LEN    1
#define ADC2_UP_PGA_LINEAR_SEL_OFFSET 1

#define ADC3_UP_PGA_CTRL_REG         (PAGE_SOCCODEC + 0x9C)  /* ADC3上行通路PGA控制寄存器 */
#define ADC3_UP_PGA_GAIN_LEN          8
#define ADC3_UP_PGA_GAIN_OFFSET       24
#define ADC3_UP_PGA_CFG_LEN           3
#define ADC3_UP_PGA_CFG_OFFSET        21
#define ADC3_UP_PGA_FADE_IN_LEN       5
#define ADC3_UP_PGA_FADE_IN_OFFSET    16
#define ADC3_UP_PGA_FADE_OUT_LEN      5
#define ADC3_UP_PGA_FADE_OUT_OFFSET   11
#define ADC3_UP_PGA_BYPASS_LEN        1
#define ADC3_UP_PGA_BYPASS_OFFSET     10
#define ADC3_UP_PGA_NOISE_EN_LEN      1
#define ADC3_UP_PGA_NOISE_EN_OFFSET   9
#define ADC3_UP_PGA_THRE_ID_LEN       2
#define ADC3_UP_PGA_THRE_ID_OFFSET    7
#define ADC3_UP_PGA_ZERO_NUM_LEN      5
#define ADC3_UP_PGA_ZERO_NUM_OFFSET   2
#define ADC3_UP_PGA_LINEAR_SEL_LEN    1
#define ADC3_UP_PGA_LINEAR_SEL_OFFSET 1

#define ADC4_UP_PGA_CTRL_REG         (PAGE_SOCCODEC + 0xA0)  /* ADC4上行通路PGA控制寄存器 */
#define ADC4_UP_PGA_GAIN_LEN          8
#define ADC4_UP_PGA_GAIN_OFFSET       24
#define ADC4_UP_PGA_CFG_LEN           3
#define ADC4_UP_PGA_CFG_OFFSET        21
#define ADC4_UP_PGA_FADE_IN_LEN       5
#define ADC4_UP_PGA_FADE_IN_OFFSET    16
#define ADC4_UP_PGA_FADE_OUT_LEN      5
#define ADC4_UP_PGA_FADE_OUT_OFFSET   11
#define ADC4_UP_PGA_BYPASS_LEN        1
#define ADC4_UP_PGA_BYPASS_OFFSET     10
#define ADC4_UP_PGA_NOISE_EN_LEN      1
#define ADC4_UP_PGA_NOISE_EN_OFFSET   9
#define ADC4_UP_PGA_THRE_ID_LEN       2
#define ADC4_UP_PGA_THRE_ID_OFFSET    7
#define ADC4_UP_PGA_ZERO_NUM_LEN      5
#define ADC4_UP_PGA_ZERO_NUM_OFFSET   2
#define ADC4_UP_PGA_LINEAR_SEL_LEN    1
#define ADC4_UP_PGA_LINEAR_SEL_OFFSET 1

#define ADC5_UP_PGA_CTRL_REG         (PAGE_SOCCODEC + 0xA4)  /* ADC5上行通路PGA控制寄存器 */
#define ADC5_UP_PGA_GAIN_LEN          8
#define ADC5_UP_PGA_GAIN_OFFSET       24
#define ADC5_UP_PGA_CFG_LEN           3
#define ADC5_UP_PGA_CFG_OFFSET        21
#define ADC5_UP_PGA_FADE_IN_LEN       5
#define ADC5_UP_PGA_FADE_IN_OFFSET    16
#define ADC5_UP_PGA_FADE_OUT_LEN      5
#define ADC5_UP_PGA_FADE_OUT_OFFSET   11
#define ADC5_UP_PGA_BYPASS_LEN        1
#define ADC5_UP_PGA_BYPASS_OFFSET     10
#define ADC5_UP_PGA_NOISE_EN_LEN      1
#define ADC5_UP_PGA_NOISE_EN_OFFSET   9
#define ADC5_UP_PGA_THRE_ID_LEN       2
#define ADC5_UP_PGA_THRE_ID_OFFSET    7
#define ADC5_UP_PGA_ZERO_NUM_LEN      5
#define ADC5_UP_PGA_ZERO_NUM_OFFSET   2
#define ADC5_UP_PGA_LINEAR_SEL_LEN    1
#define ADC5_UP_PGA_LINEAR_SEL_OFFSET 1

#define SRCUP_CTRL_REG               (PAGE_SOCCODEC + 0xA8)
#define DACR_MIXER4_SRCUP_FIFO_CLR_LEN     1
#define DACR_MIXER4_SRCUP_FIFO_CLR_OFFSET  31
#define DACR_MIXER4_SRCUP_SRC_MODE_LEN     3
#define DACR_MIXER4_SRCUP_SRC_MODE_OFFSET  28
#define DACL_MIXER4_SRCUP_FIFO_CLR_LEN     1
#define DACL_MIXER4_SRCUP_FIFO_CLR_OFFSET  27
#define DACL_MIXER4_SRCUP_SRC_MODE_LEN     3
#define DACL_MIXER4_SRCUP_SRC_MODE_OFFSET  24
#define I2S2_RX_R_UP_SRCUP_FIFO_CLR_LEN    1
#define I2S2_RX_R_UP_SRCUP_FIFO_CLR_OFFSET 23
#define I2S2_RX_R_SRCUP_SRC_MODE_LEN       3
#define I2S2_RX_R_SRCUP_SRC_MODE_OFFSET    20
#define I2S2_RX_L_UP_SRCUP_FIFO_CLR_LEN    1
#define I2S2_RX_L_UP_SRCUP_FIFO_CLR_OFFSET 19
#define I2S2_RX_L_SRCUP_SRC_MODE_LEN       3
#define I2S2_RX_L_SRCUP_SRC_MODE_OFFSET    16
#define AUDIO_R_DN_SRCUP_FIFO_CLR_LEN      1
#define AUDIO_R_DN_SRCUP_FIFO_CLR_OFFSET   15
#define AUDIO_R_DN_SRCUP_SRC_MODE_LEN      3
#define AUDIO_R_DN_SRCUP_SRC_MODE_OFFSET   12
#define AUDIO_L_DN_SRCUP_FIFO_CLR_LEN      1
#define AUDIO_L_DN_SRCUP_FIFO_CLR_OFFSET   11
#define AUDIO_L_DN_SRCUP_SRC_MODE_LEN      3
#define AUDIO_L_DN_SRCUP_SRC_MODE_OFFSET   8
#define CODEC3_R_DN_SRCUP_FIFO_CLR_LEN     1
#define CODEC3_R_DN_SRCUP_FIFO_CLR_OFFSET  7
#define CODEC3_R_DN_SRCUP_SRC_MODE_LEN     3
#define CODEC3_R_DN_SRCUP_SRC_MODE_OFFSET  4
#define CODEC3_L_DN_SRCUP_FIFO_CLR_LEN     1
#define CODEC3_L_DN_SRCUP_FIFO_CLR_OFFSET  3
#define CODEC3_L_DN_SRCUP_SRC_MODE_LEN     3
#define CODEC3_L_DN_SRCUP_SRC_MODE_OFFSET  0

#define SRCDN_CTRL0_REG              (PAGE_SOCCODEC + 0xAC)
#define MDM_5G_R_UP_SRCDN_FIFO_CLR_LEN    1
#define MDM_5G_R_UP_SRCDN_FIFO_CLR_OFFSET 31
#define MDM_5G_R_UP_SRCDN_SRC_MODE_LEN    3
#define MDM_5G_R_UP_SRCDN_SRC_MODE_OFFSET 28
#define MDM_5G_L_UP_SRCDN_FIFO_CLR_LEN    1
#define MDM_5G_L_UP_SRCDN_FIFO_CLR_OFFSET 27
#define MDM_5G_L_UP_SRCDN_SRC_MODE_LEN    3
#define MDM_5G_L_UP_SRCDN_SRC_MODE_OFFSET 24
#define MIC4_UP_SRCDN_FIFO_CLR_LEN        1
#define MIC4_UP_SRCDN_FIFO_CLR_OFFSET     23
#define MIC4_UP_SRCDN_SRC_MODE_LEN        3
#define MIC4_UP_SRCDN_SRC_MODE_OFFSET     20
#define MIC3_UP_SRCDN_FIFO_CLR_LEN        1
#define MIC3_UP_SRCDN_FIFO_CLR_OFFSET     19
#define MIC3_UP_SRCDN_SRC_MODE_LEN        3
#define MIC3_UP_SRCDN_SRC_MODE_OFFSET     16
#define VOICE_R_UP_SRCDN_FIFO_CLR_LEN     1
#define VOICE_R_UP_SRCDN_FIFO_CLR_OFFSET  15
#define VOICE_R_UP_SRCDN_SRC_MODE_LEN     3
#define VOICE_R_UP_SRCDN_SRC_MODE_OFFSET  12
#define VOICE_L_UP_SRCDN_FIFO_CLR_LEN     1
#define VOICE_L_UP_SRCDN_FIFO_CLR_OFFSET  11
#define VOICE_L_UP_SRCDN_SRC_MODE_LEN     3
#define VOICE_L_UP_SRCDN_SRC_MODE_OFFSET  8
#define AUDIO_R_UP_SRCDN_FIFO_CLR_LEN     1
#define AUDIO_R_UP_SRCDN_FIFO_CLR_OFFSET  7
#define AUDIO_R_UP_SRCDN_SRC_MODE_LEN     3
#define AUDIO_R_UP_SRCDN_SRC_MODE_OFFSET  4
#define AUDIO_L_UP_SRCDN_FIFO_CLR_LEN     1
#define AUDIO_L_UP_SRCDN_FIFO_CLR_OFFSET  3
#define AUDIO_L_UP_SRCDN_SRC_MODE_LEN     3
#define AUDIO_L_UP_SRCDN_SRC_MODE_OFFSET  0

#define SRCDN_CTRL1_REG              (PAGE_SOCCODEC + 0xB0)
#define MIC8_UP_SRCDN_FIFO_CLR_LEN      1
#define MIC8_UP_SRCDN_FIFO_CLR_OFFSET   31
#define MIC8_UP_SRCDN_SRC_MODE_LEN      3
#define MIC8_UP_SRCDN_SRC_MODE_OFFSET   28
#define MIC7_UP_SRCDN_FIFO_CLR_LEN      1
#define MIC7_UP_SRCDN_FIFO_CLR_OFFSET   27
#define MIC7_UP_SRCDN_SRC_MODE_LEN      3
#define MIC7_UP_SRCDN_SRC_MODE_OFFSET   24
#define MIC6_UP_SRCDN_FIFO_CLR_LEN      1
#define MIC6_UP_SRCDN_FIFO_CLR_OFFSET   23
#define MIC6_UP_SRCDN_SRC_MODE_LEN      3
#define MIC6_UP_SRCDN_SRC_MODE_OFFSET   20
#define MIC5_UP_SRCDN_FIFO_CLR_LEN      1
#define MIC5_UP_SRCDN_FIFO_CLR_OFFSET   19
#define MIC5_UP_SRCDN_SRC_MODE_LEN      3
#define MIC5_UP_SRCDN_SRC_MODE_OFFSET   16
#define I2S2_TX_R_SRCDN_FIFO_CLR_LEN    1
#define I2S2_TX_R_SRCDN_FIFO_CLR_OFFSET 15
#define I2S2_TX_R_SRCDN_SRC_MODE_LEN    3
#define I2S2_TX_R_SRCDN_SRC_MODE_OFFSET 12
#define I2S2_TX_L_SRCDN_FIFO_CLR_LEN    1
#define I2S2_TX_L_SRCDN_FIFO_CLR_OFFSET 11
#define I2S2_TX_L_SRCDN_SRC_MODE_LEN    3
#define I2S2_TX_L_SRCDN_SRC_MODE_OFFSET 8
#define I2S2_RX_R_SRCDN_FIFO_CLR_LEN    1
#define I2S2_RX_R_SRCDN_FIFO_CLR_OFFSET 7
#define I2S2_RX_R_SRCDN_SRC_MODE_LEN    3
#define I2S2_RX_R_SRCDN_SRC_MODE_OFFSET 4
#define I2S2_RX_L_SRCDN_FIFO_CLR_LEN    1
#define I2S2_RX_L_SRCDN_FIFO_CLR_OFFSET 3
#define I2S2_RX_L_SRCDN_SRC_MODE_LEN    3
#define I2S2_RX_L_SRCDN_SRC_MODE_OFFSET 0

#define DACL_MIXER4_CTRL0_REG        (PAGE_SOCCODEC + 0xB4)  /* DACL_MIXER4控制寄存器0 */
#define DACL_MIXER4_IN4_ID_LEN      2
#define DACL_MIXER4_IN4_ID_OFFSET   30
#define DACL_MIXER4_IN3_ID_LEN      2
#define DACL_MIXER4_IN3_ID_OFFSET   28
#define DACL_MIXER4_IN2_ID_LEN      2
#define DACL_MIXER4_IN2_ID_OFFSET   26
#define DACL_MIXER4_IN1_ID_LEN      2
#define DACL_MIXER4_IN1_ID_OFFSET   24
#define DACL_MIXER4_IN4_MUTE_LEN    1
#define DACL_MIXER4_IN4_MUTE_OFFSET 23
#define DACL_MIXER4_IN3_MUTE_LEN    1
#define DACL_MIXER4_IN3_MUTE_OFFSET 22
#define DACL_MIXER4_IN2_MUTE_LEN    1
#define DACL_MIXER4_IN2_MUTE_OFFSET 21
#define DACL_MIXER4_IN1_MUTE_LEN    1
#define DACL_MIXER4_IN1_MUTE_OFFSET 20
#define DACL_MIXER4_GAIN4_LEN       2
#define DACL_MIXER4_GAIN4_OFFSET    18
#define DACL_MIXER4_GAIN3_LEN       2
#define DACL_MIXER4_GAIN3_OFFSET    16
#define DACL_MIXER4_GAIN2_LEN       2
#define DACL_MIXER4_GAIN2_OFFSET    14
#define DACL_MIXER4_GAIN1_LEN       2
#define DACL_MIXER4_GAIN1_OFFSET    12

#define DACL_MIXER4_CTRL1_REG        (PAGE_SOCCODEC + 0xB8)  /* DACL_MIXER4控制寄存器1 */
#define DACL_MIXER4_FADE_EN_LEN     1
#define DACL_MIXER4_FADE_EN_OFFSET  31
#define DACL_MIXER4_FADE_IN_LEN     5
#define DACL_MIXER4_FADE_IN_OFFSET  26
#define DACL_MIXER4_FADE_OUT_LEN    5
#define DACL_MIXER4_FADE_OUT_OFFSET 21
#define DACL_MIXER4_ZERO_NUM_LEN    5
#define DACL_MIXER4_ZERO_NUM_OFFSET 16

#define DACR_MIXER4_CTRL0_REG        (PAGE_SOCCODEC + 0xBC)  /* DACR_MIXER4控制寄存器0 */
#define DACR_MIXER4_IN4_ID_LEN      2
#define DACR_MIXER4_IN4_ID_OFFSET   30
#define DACR_MIXER4_IN3_ID_LEN      2
#define DACR_MIXER4_IN3_ID_OFFSET   28
#define DACR_MIXER4_IN2_ID_LEN      2
#define DACR_MIXER4_IN2_ID_OFFSET   26
#define DACR_MIXER4_IN1_ID_LEN      2
#define DACR_MIXER4_IN1_ID_OFFSET   24
#define DACR_MIXER4_IN4_MUTE_LEN    1
#define DACR_MIXER4_IN4_MUTE_OFFSET 23
#define DACR_MIXER4_IN3_MUTE_LEN    1
#define DACR_MIXER4_IN3_MUTE_OFFSET 22
#define DACR_MIXER4_IN2_MUTE_LEN    1
#define DACR_MIXER4_IN2_MUTE_OFFSET 21
#define DACR_MIXER4_IN1_MUTE_LEN    1
#define DACR_MIXER4_IN1_MUTE_OFFSET 20
#define DACR_MIXER4_GAIN4_LEN       2
#define DACR_MIXER4_GAIN4_OFFSET    18
#define DACR_MIXER4_GAIN3_LEN       2
#define DACR_MIXER4_GAIN3_OFFSET    16
#define DACR_MIXER4_GAIN2_LEN       2
#define DACR_MIXER4_GAIN2_OFFSET    14
#define DACR_MIXER4_GAIN1_LEN       2
#define DACR_MIXER4_GAIN1_OFFSET    12

#define DACR_MIXER4_CTRL1_REG        (PAGE_SOCCODEC + 0xC0)  /* DACR_MIXER4控制寄存器1 */
#define DACR_MIXER4_FADE_EN_LEN     1
#define DACR_MIXER4_FADE_EN_OFFSET  31
#define DACR_MIXER4_FADE_IN_LEN     5
#define DACR_MIXER4_FADE_IN_OFFSET  26
#define DACR_MIXER4_FADE_OUT_LEN    5
#define DACR_MIXER4_FADE_OUT_OFFSET 21
#define DACR_MIXER4_ZERO_NUM_LEN    5
#define DACR_MIXER4_ZERO_NUM_OFFSET 16

#define I2S2_TX_MIXER2_CTRL_REG      (PAGE_SOCCODEC + 0xC4)  /* I2S2MIXER2控制寄存器 */
#define I2S2_TX_MIXER2_IN2_ID_LEN      2
#define I2S2_TX_MIXER2_IN2_ID_OFFSET   30
#define I2S2_TX_MIXER2_IN1_ID_LEN      2
#define I2S2_TX_MIXER2_IN1_ID_OFFSET   28
#define I2S2_TX_MIXER2_IN2_MUTE_LEN    1
#define I2S2_TX_MIXER2_IN2_MUTE_OFFSET 27
#define I2S2_TX_MIXER2_IN1_MUTE_LEN    1
#define I2S2_TX_MIXER2_IN1_MUTE_OFFSET 26
#define I2S2_TX_MIXER2_GAIN2_LEN       2
#define I2S2_TX_MIXER2_GAIN2_OFFSET    24
#define I2S2_TX_MIXER2_GAIN1_LEN       2
#define I2S2_TX_MIXER2_GAIN1_OFFSET    22
#define I2S2_TX_MIXER2_FADE_EN_LEN     1
#define I2S2_TX_MIXER2_FADE_EN_OFFSET  21
#define I2S2_TX_MIXER2_FADE_IN_LEN     5
#define I2S2_TX_MIXER2_FADE_IN_OFFSET  16
#define I2S2_TX_MIXER2_FADE_OUT_LEN    5
#define I2S2_TX_MIXER2_FADE_OUT_OFFSET 11
#define I2S2_TX_MIXER2_ZERO_NUM_LEN    5
#define I2S2_TX_MIXER2_ZERO_NUM_OFFSET 6

#define CODEC_CLK_EN3_REG            (PAGE_SOCCODEC + 0xC8)  /* CODEC的使能控制寄存器 */
#define AU_MST_L_CLKEN_LEN        1
#define AU_MST_L_CLKEN_OFFSET     24
#define SDM_L_CLKEN_LEN            1
#define SDM_L_CLKEN_OFFSET         23
#define SDM_R_CLKEN_LEN            1
#define SDM_R_CLKEN_OFFSET         22
#define DACL_UP16_CLKEN_LEN        1
#define DACL_UP16_CLKEN_OFFSET     21
#define DACR_UP16_CLKEN_LEN        1
#define DACR_UP16_CLKEN_OFFSET     20
#define DACL_FILTER_CLKEN_LEN      1
#define DACL_FILTER_CLKEN_OFFSET   19
#define DACR_FILTER_CLKEN_LEN      1
#define DACR_FILTER_CLKEN_OFFSET   18
#define DACL_SRCUP_CLKEN_LEN       1
#define DACL_SRCUP_CLKEN_OFFSET    17
#define DACR_SRCUP_CLKEN_LEN       1
#define DACR_SRCUP_CLKEN_OFFSET    16
#define AU_MST_R_CLKEN_LEN        1
#define AU_MST_R_CLKEN_OFFSET     15
#define MIC8_UP_AFIFO_CLKEN_LEN    1
#define MIC8_UP_AFIFO_CLKEN_OFFSET 14
#define MIC7_UP_AFIFO_CLKEN_LEN    1
#define MIC7_UP_AFIFO_CLKEN_OFFSET 13
#define MIC6_UP_AFIFO_CLKEN_LEN    1
#define MIC6_UP_AFIFO_CLKEN_OFFSET 12
#define MIC5_UP_AFIFO_CLKEN_LEN    1
#define MIC5_UP_AFIFO_CLKEN_OFFSET 11
#define ADC8_CLKEN_LEN             1
#define ADC8_CLKEN_OFFSET          10
#define ADC7_CLKEN_LEN             1
#define ADC7_CLKEN_OFFSET          9
#define ADC6_CLKEN_LEN             1
#define ADC6_CLKEN_OFFSET          8
#define ADC8_CIC_D16_CLKEN_LEN     1
#define ADC8_CIC_D16_CLKEN_OFFSET  7
#define ADC7_CIC_D16_CLKEN_LEN     1
#define ADC7_CIC_D16_CLKEN_OFFSET  6
#define ADC6_CIC_D16_CLKEN_LEN     1
#define ADC6_CIC_D16_CLKEN_OFFSET  5
#define DMIC4_CLKEN_LEN            1
#define DMIC4_CLKEN_OFFSET         4
#define DMIC3_CLKEN_LEN            1
#define DMIC3_CLKEN_OFFSET         3
#define ADC8_0P5_PGA_CLKEN_LEN     1
#define ADC8_0P5_PGA_CLKEN_OFFSET  2
#define ADC7_0P5_PGA_CLKEN_LEN     1
#define ADC7_0P5_PGA_CLKEN_OFFSET  1
#define ADC6_0P5_PGA_CLKEN_LEN     1
#define ADC6_0P5_PGA_CLKEN_OFFSET  0

#define CODEC_CLK_EN4_REG            (PAGE_SOCCODEC + 0xCC)  /* CODEC的使能控制寄存器 */
#define AU1_ADC_MIC3_EN_LEN         1
#define AU1_ADC_MIC3_EN_OFFSET      29
#define AU1_DACL_EN_LEN             1
#define AU1_DACL_EN_OFFSET          28
#define AU1_DACR_EN_LEN             1
#define AU1_DACR_EN_OFFSET          27
#define AU1_ADCL_EN_LEN             1
#define AU1_ADCL_EN_OFFSET          26
#define AU1_ADCR_EN_LEN             1
#define AU1_ADCR_EN_OFFSET          25
#define AU1_ADC_ULTR_EN_LEN         1
#define AU1_ADC_ULTR_EN_OFFSET      24
#define AU1_SPA_DAC_EN_LEN          1
#define AU1_SPA_DAC_EN_OFFSET       23
#define AU1_SPA_ADC_EN_LEN          1
#define AU1_SPA_ADC_EN_OFFSET       22
#define AU2_ADC_MIC3_EN_LEN         1
#define AU2_ADC_MIC3_EN_OFFSET      21
#define AU2_DACL_EN_LEN             1
#define AU2_DACL_EN_OFFSET          20
#define AU2_DACR_EN_LEN             1
#define AU2_DACR_EN_OFFSET          19
#define AU2_ADCL_EN_LEN             1
#define AU2_ADCL_EN_OFFSET          18
#define AU2_ADCR_EN_LEN             1
#define AU2_ADCR_EN_OFFSET          17
#define AU2_ADC_ULTR_EN_LEN         1
#define AU2_ADC_ULTR_EN_OFFSET      16
#define AU2_SPA_DAC_EN_LEN          1
#define AU2_SPA_DAC_EN_OFFSET       15
#define AU2_SPA_ADC_EN_LEN          1
#define AU2_SPA_ADC_EN_OFFSET       14
#define SPA_I1_UP_AFIFO_CLKEN_LEN    1
#define SPA_I1_UP_AFIFO_CLKEN_OFFSET 13
#define SPA_V1_UP_AFIFO_CLKEN_LEN    1
#define SPA_V1_UP_AFIFO_CLKEN_OFFSET 12
#define SPA_I2_UP_AFIFO_CLKEN_LEN    1
#define SPA_I2_UP_AFIFO_CLKEN_OFFSET 11
#define SPA_V2_UP_AFIFO_CLKEN_LEN    1
#define SPA_V2_UP_AFIFO_CLKEN_OFFSET 10
#define SPA_V1_ADC_CLKEN_LEN         1
#define SPA_V1_ADC_CLKEN_OFFSET      9
#define SPA_I1_ADC_CLKEN_LEN         1
#define SPA_I1_ADC_CLKEN_OFFSET      8
#define CLASSH_L_CLKEN_LEN           1
#define CLASSH_L_CLKEN_OFFSET        7
#define SPA_V2_ADC_CLKEN_LEN         1
#define SPA_V2_ADC_CLKEN_OFFSET      6
#define SPA_I2_ADC_CLKEN_LEN         1
#define SPA_I2_ADC_CLKEN_OFFSET      5
#define CLASSH_R_CLKEN_LEN           1
#define CLASSH_R_CLKEN_OFFSET        4
#define MIC8_UP_PGA_CLKEN_LEN        1
#define MIC8_UP_PGA_CLKEN_OFFSET     3
#define MIC7_UP_PGA_CLKEN_LEN        1
#define MIC7_UP_PGA_CLKEN_OFFSET     2
#define MIC6_UP_PGA_CLKEN_LEN        1
#define MIC6_UP_PGA_CLKEN_OFFSET     1
#define MIC5_UP_PGA_CLKEN_LEN        1
#define MIC5_UP_PGA_CLKEN_OFFSET     0

#define ADC_FILTER_CTRL0_REG         (PAGE_SOCCODEC + 0xD0)  /* ADC_FILTER1控制寄存器 */
#define ADC5_CIC_GAIN_LEN    6
#define ADC5_CIC_GAIN_OFFSET 26
#define ADC6_CIC_GAIN_LEN    6
#define ADC6_CIC_GAIN_OFFSET 20
#define ADC7_CIC_GAIN_LEN    6
#define ADC7_CIC_GAIN_OFFSET 10
#define ADC8_CIC_GAIN_LEN    6
#define ADC8_CIC_GAIN_OFFSET 4

#define ADC_FILTER_CTRL_REG          (PAGE_SOCCODEC + 0xD4)  /* ADC_FILTER控制寄存器 */
#define ADC1_CIC_GAIN_LEN    6
#define ADC1_CIC_GAIN_OFFSET 26
#define ADC2_CIC_GAIN_LEN    6
#define ADC2_CIC_GAIN_OFFSET 20
#define ADC3_CIC_GAIN_LEN    6
#define ADC3_CIC_GAIN_OFFSET 10
#define ADC4_CIC_GAIN_LEN    6
#define ADC4_CIC_GAIN_OFFSET 4

#define DMIC_CTRL_REG                (PAGE_SOCCODEC + 0xD8)  /* DMIC_CTRL控制寄存器 */
#define DMIC4_REVERSE_LEN         1
#define DMIC4_REVERSE_OFFSET      7
#define DMIC4_SW_DMIC_MODE_LEN    1
#define DMIC4_SW_DMIC_MODE_OFFSET 6
#define DMIC3_REVERSE_LEN         1
#define DMIC3_REVERSE_OFFSET      5
#define DMIC3_SW_DMIC_MODE_LEN    1
#define DMIC3_SW_DMIC_MODE_OFFSET 4
#define DMIC2_REVERSE_LEN         1
#define DMIC2_REVERSE_OFFSET      3
#define DMIC2_SW_DMIC_MODE_LEN    1
#define DMIC2_SW_DMIC_MODE_OFFSET 2
#define DMIC1_REVERSE_LEN         1
#define DMIC1_REVERSE_OFFSET      1
#define DMIC1_SW_DMIC_MODE_LEN    1
#define DMIC1_SW_DMIC_MODE_OFFSET 0

#define DMIC_DIV_REG                 (PAGE_SOCCODEC + 0xDC)  /* DMIC_DIV分频控制寄存器 */
#define FS_DMIC4_LEN    4
#define FS_DMIC4_OFFSET 12
#define FS_DMIC3_LEN    4
#define FS_DMIC3_OFFSET 8
#define FS_DMIC2_LEN    4
#define FS_DMIC2_OFFSET 4
#define FS_DMIC1_LEN    4
#define FS_DMIC1_OFFSET 0

#define SPA12_UP_AFIFO_CTRL_REG      (PAGE_SOCCODEC + 0xE0)  /* SPA反馈通路AFIFO控制寄存器 */
#define SPA_2_UP_FIFO_CLR_LEN          1
#define SPA_2_UP_FIFO_CLR_OFFSET       31
#define SPA_2_UP_FIFO_AFULL_TH_LEN     5
#define SPA_2_UP_FIFO_AFULL_TH_OFFSET  26
#define SPA_2_UP_FIFO_AEMPTY_TH_LEN    5
#define SPA_2_UP_FIFO_AEMPTY_TH_OFFSET 21
#define SPA_1_UP_FIFO_CLR_LEN          1
#define SPA_1_UP_FIFO_CLR_OFFSET       15
#define SPA_1_UP_FIFO_AFULL_TH_LEN     5
#define SPA_1_UP_FIFO_AFULL_TH_OFFSET  10
#define SPA_1_UP_FIFO_AEMPTY_TH_LEN    5
#define SPA_1_UP_FIFO_AEMPTY_TH_OFFSET 5

#define SPA34_UP_AFIFO_CTRL_REG      (PAGE_SOCCODEC + 0xE4)  /* SPA反馈通路AFIFO控制寄存器 */
#define SPA_4_UP_FIFO_CLR_LEN          1
#define SPA_4_UP_FIFO_CLR_OFFSET       31
#define SPA_4_UP_FIFO_AFULL_TH_LEN     5
#define SPA_4_UP_FIFO_AFULL_TH_OFFSET  26
#define SPA_4_UP_FIFO_AEMPTY_TH_LEN    5
#define SPA_4_UP_FIFO_AEMPTY_TH_OFFSET 21
#define SPA_3_UP_FIFO_CLR_LEN          1
#define SPA_3_UP_FIFO_CLR_OFFSET       15
#define SPA_3_UP_FIFO_AFULL_TH_LEN     5
#define SPA_3_UP_FIFO_AFULL_TH_OFFSET  10
#define SPA_3_UP_FIFO_AEMPTY_TH_LEN    5
#define SPA_3_UP_FIFO_AEMPTY_TH_OFFSET 5

#define CODEC3_DN_AFIFO_CTRL_REG     (PAGE_SOCCODEC + 0xE8)  /* CODEC3下行通路AFIFO控制寄存器 */
#define CODEC3_L_DN_FIFO_CLR_LEN          1
#define CODEC3_L_DN_FIFO_CLR_OFFSET       31
#define CODEC3_L_DN_FIFO_AFULL_TH_LEN     7
#define CODEC3_L_DN_FIFO_AFULL_TH_OFFSET  24
#define CODEC3_L_DN_FIFO_AEMPTY_TH_LEN    7
#define CODEC3_L_DN_FIFO_AEMPTY_TH_OFFSET 16
#define CODEC3_R_DN_FIFO_CLR_LEN          1
#define CODEC3_R_DN_FIFO_CLR_OFFSET       15
#define CODEC3_R_DN_FIFO_AFULL_TH_LEN     7
#define CODEC3_R_DN_FIFO_AFULL_TH_OFFSET  8
#define CODEC3_R_DN_FIFO_AEMPTY_TH_LEN    7
#define CODEC3_R_DN_FIFO_AEMPTY_TH_OFFSET 0

#define AUDIO_DN_AFIFO_CTRL_REG      (PAGE_SOCCODEC + 0xEC)  /* AUDIO下行通路AFIFO控制寄存器 */
#define AUDIO_L_DN_FIFO_CLR_LEN          1
#define AUDIO_L_DN_FIFO_CLR_OFFSET       31
#define AUDIO_L_DN_FIFO_AFULL_TH_LEN     7
#define AUDIO_L_DN_FIFO_AFULL_TH_OFFSET  24
#define AUDIO_L_DN_FIFO_AEMPTY_TH_LEN    7
#define AUDIO_L_DN_FIFO_AEMPTY_TH_OFFSET 16
#define AUDIO_R_DN_FIFO_CLR_LEN          1
#define AUDIO_R_DN_FIFO_CLR_OFFSET       15
#define AUDIO_R_DN_FIFO_AFULL_TH_LEN     7
#define AUDIO_R_DN_FIFO_AFULL_TH_OFFSET  8
#define AUDIO_R_DN_FIFO_AEMPTY_TH_LEN    7
#define AUDIO_R_DN_FIFO_AEMPTY_TH_OFFSET 0

#define ULTR_DN_AFIFO_CTRL_REG       (PAGE_SOCCODEC + 0xF0)  /* ULTR下行通路AFIFO控制寄存器 */
#define ULTR_L_DN_FIFO_CLR_LEN          1
#define ULTR_L_DN_FIFO_CLR_OFFSET       31
#define ULTR_L_DN_FIFO_AFULL_TH_LEN     7
#define ULTR_L_DN_FIFO_AFULL_TH_OFFSET  24
#define ULTR_L_DN_FIFO_AEMPTY_TH_LEN    7
#define ULTR_L_DN_FIFO_AEMPTY_TH_OFFSET 16
#define ULTR_R_DN_FIFO_CLR_LEN          1
#define ULTR_R_DN_FIFO_CLR_OFFSET       15
#define ULTR_R_DN_FIFO_AFULL_TH_LEN     7
#define ULTR_R_DN_FIFO_AFULL_TH_OFFSET  8
#define ULTR_R_DN_FIFO_AEMPTY_TH_LEN    7
#define ULTR_R_DN_FIFO_AEMPTY_TH_OFFSET 0

#define AUDIO_UP_AFIFO_CTRL_REG      (PAGE_SOCCODEC + 0xF8)  /* AUDIO上行通路AFIFO控制寄存器 */
#define AUDIO_L_UP_FIFO_CLR_LEN          1
#define AUDIO_L_UP_FIFO_CLR_OFFSET       31
#define AUDIO_L_UP_FIFO_AFULL_TH_LEN     5
#define AUDIO_L_UP_FIFO_AFULL_TH_OFFSET  26
#define AUDIO_L_UP_FIFO_AEMPTY_TH_LEN    5
#define AUDIO_L_UP_FIFO_AEMPTY_TH_OFFSET 21
#define AUDIO_R_UP_FIFO_CLR_LEN          1
#define AUDIO_R_UP_FIFO_CLR_OFFSET       15
#define AUDIO_R_UP_FIFO_AFULL_TH_LEN     5
#define AUDIO_R_UP_FIFO_AFULL_TH_OFFSET  10
#define AUDIO_R_UP_FIFO_AEMPTY_TH_LEN    5
#define AUDIO_R_UP_FIFO_AEMPTY_TH_OFFSET 5

#define VOICE_UP_AFIFO_CTRL_REG      (PAGE_SOCCODEC + 0xFC)  /* VOICE上行通路AFIFO控制寄存器 */
#define VOICE_L_UP_FIFO_CLR_LEN          1
#define VOICE_L_UP_FIFO_CLR_OFFSET       31
#define VOICE_L_UP_FIFO_AFULL_TH_LEN     5
#define VOICE_L_UP_FIFO_AFULL_TH_OFFSET  26
#define VOICE_L_UP_FIFO_AEMPTY_TH_LEN    5
#define VOICE_L_UP_FIFO_AEMPTY_TH_OFFSET 21
#define VOICE_R_UP_FIFO_CLR_LEN          1
#define VOICE_R_UP_FIFO_CLR_OFFSET       15
#define VOICE_R_UP_FIFO_AFULL_TH_LEN     5
#define VOICE_R_UP_FIFO_AFULL_TH_OFFSET  10
#define VOICE_R_UP_FIFO_AEMPTY_TH_LEN    5
#define VOICE_R_UP_FIFO_AEMPTY_TH_OFFSET 5

#define MIC34_UP_AFIFO_CTRL_REG      (PAGE_SOCCODEC + 0x100) /* MIC34上行通路AFIFO控制寄存器 */
#define MIC4_UP_FIFO_CLR_LEN          1
#define MIC4_UP_FIFO_CLR_OFFSET       31
#define MIC4_UP_FIFO_AFULL_TH_LEN     5
#define MIC4_UP_FIFO_AFULL_TH_OFFSET  26
#define MIC4_UP_FIFO_AEMPTY_TH_LEN    5
#define MIC4_UP_FIFO_AEMPTY_TH_OFFSET 21
#define MIC3_UP_FIFO_CLR_LEN          1
#define MIC3_UP_FIFO_CLR_OFFSET       15
#define MIC3_UP_FIFO_AFULL_TH_LEN     5
#define MIC3_UP_FIFO_AFULL_TH_OFFSET  10
#define MIC3_UP_FIFO_AEMPTY_TH_LEN    5
#define MIC3_UP_FIFO_AEMPTY_TH_OFFSET 5

#define MDM_5G_DN_AFIFO_CTRL_REG     (PAGE_SOCCODEC + 0x104) /* 5GMDM下行通路AFIFO控制寄存器 */
#define MDM_5G_L_DN_FIFO_CLR_LEN          1
#define MDM_5G_L_DN_FIFO_CLR_OFFSET       31
#define MDM_5G_L_DN_FIFO_AFULL_TH_LEN     7
#define MDM_5G_L_DN_FIFO_AFULL_TH_OFFSET  24
#define MDM_5G_L_DN_FIFO_AEMPTY_TH_LEN    7
#define MDM_5G_L_DN_FIFO_AEMPTY_TH_OFFSET 16
#define MDM_5G_R_DN_FIFO_CLR_LEN          1
#define MDM_5G_R_DN_FIFO_CLR_OFFSET       15
#define MDM_5G_R_DN_FIFO_AFULL_TH_LEN     7
#define MDM_5G_R_DN_FIFO_AFULL_TH_OFFSET  8
#define MDM_5G_R_DN_FIFO_AEMPTY_TH_LEN    7
#define MDM_5G_R_DN_FIFO_AEMPTY_TH_OFFSET 0

#define MDM_5G_UP_AFIFO_CTRL_REG     (PAGE_SOCCODEC + 0x108) /* 5GMDM上行通路AFIFO控制寄存器 */
#define MDM_5G_L_UP_FIFO_CLR_LEN          1
#define MDM_5G_L_UP_FIFO_CLR_OFFSET       31
#define MDM_5G_L_UP_FIFO_AFULL_TH_LEN     5
#define MDM_5G_L_UP_FIFO_AFULL_TH_OFFSET  26
#define MDM_5G_L_UP_FIFO_AEMPTY_TH_LEN    5
#define MDM_5G_L_UP_FIFO_AEMPTY_TH_OFFSET 21
#define MDM_5G_R_UP_FIFO_CLR_LEN          1
#define MDM_5G_R_UP_FIFO_CLR_OFFSET       15
#define MDM_5G_R_UP_FIFO_AFULL_TH_LEN     5
#define MDM_5G_R_UP_FIFO_AFULL_TH_OFFSET  10
#define MDM_5G_R_UP_FIFO_AEMPTY_TH_LEN    5
#define MDM_5G_R_UP_FIFO_AEMPTY_TH_OFFSET 5

#define AU_CTRL_REG                 (PAGE_SOCCODEC + 0x110) /* AU_CTRL控制寄存器 */
#define AU_P2S_LOOP_LEN    2
#define AU_P2S_LOOP_OFFSET 4
#define AU_S2P_LOOP_LEN    2
#define AU_S2P_LOOP_OFFSET 2

#define CODEC_STATE_REG              (PAGE_SOCCODEC + 0x114) /* CODEC通道内模块状态查询寄存器0 */
#define AU_DAC_R_SRCUP_RDY_LEN      1
#define AU_DAC_R_SRCUP_RDY_OFFSET   25
#define AU_DAC_L_SRCUP_RDY_LEN      1
#define AU_DAC_L_SRCUP_RDY_OFFSET   24
#define MIC8_UP_SRCDN_RDY_LEN        1
#define MIC8_UP_SRCDN_RDY_OFFSET     23
#define MIC7_UP_SRCDN_RDY_LEN        1
#define MIC7_UP_SRCDN_RDY_OFFSET     22
#define MIC6_UP_SRCDN_RDY_LEN        1
#define MIC6_UP_SRCDN_RDY_OFFSET     21
#define MIC5_UP_SRCDN_RDY_LEN        1
#define MIC5_UP_SRCDN_RDY_OFFSET     20
#define I2S2_TX_R_SRCDN_RDY_LEN      1
#define I2S2_TX_R_SRCDN_RDY_OFFSET   19
#define I2S2_TX_L_SRCDN_RDY_LEN      1
#define I2S2_TX_L_SRCDN_RDY_OFFSET   18
#define I2S2_RX_R_SRCDN_RDY_LEN      1
#define I2S2_RX_R_SRCDN_RDY_OFFSET   17
#define I2S2_RX_L_SRCDN_RDY_LEN      1
#define I2S2_RX_L_SRCDN_RDY_OFFSET   16
#define MDM_5G_R_UP_SRCDN_RDY_LEN    1
#define MDM_5G_R_UP_SRCDN_RDY_OFFSET 15
#define MDM_5G_L_UP_SRCDN_RDY_LEN    1
#define MDM_5G_L_UP_SRCDN_RDY_OFFSET 14
#define MIC4_UP_SRCDN_RDY_LEN        1
#define MIC4_UP_SRCDN_RDY_OFFSET     13
#define MIC3_UP_SRCDN_RDY_LEN        1
#define MIC3_UP_SRCDN_RDY_OFFSET     12
#define VOICE_R_UP_SRCDN_RDY_LEN     1
#define VOICE_R_UP_SRCDN_RDY_OFFSET  11
#define VOICE_L_UP_SRCDN_RDY_LEN     1
#define VOICE_L_UP_SRCDN_RDY_OFFSET  10
#define AUDIO_R_UP_SRCDN_RDY_LEN     1
#define AUDIO_R_UP_SRCDN_RDY_OFFSET  9
#define AUDIO_L_UP_SRCDN_RDY_LEN     1
#define AUDIO_L_UP_SRCDN_RDY_OFFSET  8
#define DAC_R_MIXER_SRCUP_RDY_LEN    1
#define DAC_R_MIXER_SRCUP_RDY_OFFSET 7
#define DAC_L_MIXER_SRCUP_RDY_LEN    1
#define DAC_L_MIXER_SRCUP_RDY_OFFSET 6
#define I2S2_RX_R_SRCUP_RDY_LEN      1
#define I2S2_RX_R_SRCUP_RDY_OFFSET   5
#define I2S2_RX_L_SRCUP_RDY_LEN      1
#define I2S2_RX_L_SRCUP_RDY_OFFSET   4
#define AUDIO_R_DN_SRCUP_RDY_LEN     1
#define AUDIO_R_DN_SRCUP_RDY_OFFSET  3
#define AUDIO_L_DN_SRCUP_RDY_LEN     1
#define AUDIO_L_DN_SRCUP_RDY_OFFSET  2
#define CODEC3_R_DN_SRCUP_RDY_LEN    1
#define CODEC3_R_DN_SRCUP_RDY_OFFSET 1
#define CODEC3_L_DN_SRCUP_RDY_LEN    1
#define CODEC3_L_DN_SRCUP_RDY_OFFSET 0

#define FS_CTRL0_REG                 (PAGE_SOCCODEC + 0x118) /* CODEC内部模块采样率控制寄存器0 */
#define FS_ULTR_R_DN_AFIFO_LEN      3
#define FS_ULTR_R_DN_AFIFO_OFFSET   27
#define FS_ULTR_L_DN_AFIFO_LEN      3
#define FS_ULTR_L_DN_AFIFO_OFFSET   24
#define FS_AUDIO_R_DN_AFIFO_LEN     3
#define FS_AUDIO_R_DN_AFIFO_OFFSET  21
#define FS_AUDIO_L_DN_AFIFO_LEN     3
#define FS_AUDIO_L_DN_AFIFO_OFFSET  18
#define FS_CODEC3_R_DN_AFIFO_LEN    3
#define FS_CODEC3_R_DN_AFIFO_OFFSET 15
#define FS_CODEC3_L_DN_AFIFO_LEN    3
#define FS_CODEC3_L_DN_AFIFO_OFFSET 12
#define FS_SPA_4_UP_AFIFO_LEN       3
#define FS_SPA_4_UP_AFIFO_OFFSET    9
#define FS_SPA_3_UP_AFIFO_LEN       3
#define FS_SPA_3_UP_AFIFO_OFFSET    6
#define FS_SPA_2_UP_AFIFO_LEN       3
#define FS_SPA_2_UP_AFIFO_OFFSET    3
#define FS_SPA_1_UP_AFIFO_LEN       3
#define FS_SPA_1_UP_AFIFO_OFFSET    0

#define FS_CTRL1_REG                 (PAGE_SOCCODEC + 0x11C) /* CODEC内部模块采样率控制寄存器1 */
#define FS_AUDIO_R_UPLINK_LEN       2
#define FS_AUDIO_R_UPLINK_OFFSET    30
#define FS_AUDIO_L_UPLINK_LEN       2
#define FS_AUDIO_L_UPLINK_OFFSET    28
#define FS_MDM_5G_R_UP_AFIFO_LEN    3
#define FS_MDM_5G_R_UP_AFIFO_OFFSET 21
#define FS_MDM_5G_L_UP_AFIFO_LEN    3
#define FS_MDM_5G_L_UP_AFIFO_OFFSET 18
#define FS_MDM_5G_R_DN_AFIFO_LEN    3
#define FS_MDM_5G_R_DN_AFIFO_OFFSET 15
#define FS_MDM_5G_L_DN_AFIFO_LEN    3
#define FS_MDM_5G_L_DN_AFIFO_OFFSET 12
#define FS_MIC4_UP_AFIFO_LEN        3
#define FS_MIC4_UP_AFIFO_OFFSET     9
#define FS_MIC3_UP_AFIFO_LEN        3
#define FS_MIC3_UP_AFIFO_OFFSET     6
#define FS_VOICE_R_UP_AFIFO_LEN     3
#define FS_VOICE_R_UP_AFIFO_OFFSET  3
#define FS_VOICE_L_UP_AFIFO_LEN     3
#define FS_VOICE_L_UP_AFIFO_OFFSET  0

#define FS_CTRL2_REG                 (PAGE_SOCCODEC + 0x120) /* CODEC内部模块采样率控制寄存器2 */
#define FS_MDM_5G_R_UP_PGA_LEN    3
#define FS_MDM_5G_R_UP_PGA_OFFSET 29
#define FS_MDM_5G_L_UP_PGA_LEN    3
#define FS_MDM_5G_L_UP_PGA_OFFSET 26
#define FS_MIC4_UP_PGA_LEN        3
#define FS_MIC4_UP_PGA_OFFSET     23
#define FS_MIC3_UP_PGA_LEN        3
#define FS_MIC3_UP_PGA_OFFSET     20
#define FS_VOICE_R_UP_PGA_LEN     3
#define FS_VOICE_R_UP_PGA_OFFSET  17
#define FS_VOICE_L_UP_PGA_LEN     3
#define FS_VOICE_L_UP_PGA_OFFSET  14
#define FS_AUDIO_R_UP_PGA_LEN     2
#define FS_AUDIO_R_UP_PGA_OFFSET  12
#define FS_AUDIO_L_UP_PGA_LEN     2
#define FS_AUDIO_L_UP_PGA_OFFSET  10
#define FS_AUDIO_R_DN_PGA_LEN     2
#define FS_AUDIO_R_DN_PGA_OFFSET  8
#define FS_AUDIO_L_DN_PGA_LEN     2
#define FS_AUDIO_L_DN_PGA_OFFSET  6
#define FS_CODEC3_R_DN_PGA_LEN    3
#define FS_CODEC3_R_DN_PGA_OFFSET 3
#define FS_CODEC3_L_DN_PGA_LEN    3
#define FS_CODEC3_L_DN_PGA_OFFSET 0

#define FS_CTRL3_REG                 (PAGE_SOCCODEC + 0x124) /* CODEC内部模块采样率控制寄存器3 */
#define FS_I2S2_RX_L_SRCUP_DOUT_LEN      3
#define FS_I2S2_RX_L_SRCUP_DOUT_OFFSET   29
#define FS_I2S2_RX_L_SRCUP_DIN_LEN       3
#define FS_I2S2_RX_L_SRCUP_DIN_OFFSET    26
#define FS_AUDIO_R_DN_SRCUP_DOUT_LEN     2
#define FS_AUDIO_R_DN_SRCUP_DOUT_OFFSET  24
#define FS_AUDIO_R_DN_SRCUP_DIN_LEN      2
#define FS_AUDIO_R_DN_SRCUP_DIN_OFFSET   22
#define FS_AUDIO_L_DN_SRCUP_DOUT_LEN     2
#define FS_AUDIO_L_DN_SRCUP_DOUT_OFFSET  20
#define FS_AUDIO_L_DN_SRCUP_DIN_LEN      2
#define FS_AUDIO_L_DN_SRCUP_DIN_OFFSET   18
#define FS_CODEC3_R_DN_SRCUP_DOUT_LEN    3
#define FS_CODEC3_R_DN_SRCUP_DOUT_OFFSET 15
#define FS_CODEC3_R_DN_SRCUP_DIN_LEN     3
#define FS_CODEC3_R_DN_SRCUP_DIN_OFFSET  12
#define FS_CODEC3_L_DN_SRCUP_DOUT_LEN    3
#define FS_CODEC3_L_DN_SRCUP_DOUT_OFFSET 9
#define FS_CODEC3_L_DN_SRCUP_DIN_LEN     3
#define FS_CODEC3_L_DN_SRCUP_DIN_OFFSET  6
#define FS_I2S2_RX_R_PGA_LEN             3
#define FS_I2S2_RX_R_PGA_OFFSET          3
#define FS_I2S2_RX_L_PGA_LEN             3
#define FS_I2S2_RX_L_PGA_OFFSET          0

#define FS_CTRL4_REG                 (PAGE_SOCCODEC + 0x128) /* CODEC内部模块采样率控制寄存器4 */
#define FS_VOICE_UP_R_SRCDN_DOUT_LEN     3
#define FS_VOICE_UP_R_SRCDN_DOUT_OFFSET  29
#define FS_VOICE_UP_R_SRCDN_DIN_LEN      2
#define FS_VOICE_UP_R_SRCDN_DIN_OFFSET   27
#define FS_VOICE_UP_L_SRCDN_DOUT_LEN     3
#define FS_VOICE_UP_L_SRCDN_DOUT_OFFSET  24
#define FS_VOICE_UP_L_SRCDN_DIN_LEN      2
#define FS_VOICE_UP_L_SRCDN_DIN_OFFSET   22
#define FS_AUDIO_UP_R_SRCDN_DOUT_LEN     2
#define FS_AUDIO_UP_R_SRCDN_DOUT_OFFSET  20
#define FS_AUDIO_UP_R_SRCDN_DIN_LEN      2
#define FS_AUDIO_UP_R_SRCDN_DIN_OFFSET   18
#define FS_AUDIO_UP_L_SRCDN_DOUT_LEN     2
#define FS_AUDIO_UP_L_SRCDN_DOUT_OFFSET  16
#define FS_AUDIO_UP_L_SRCDN_DIN_LEN      2
#define FS_AUDIO_UP_L_SRCDN_DIN_OFFSET   14
#define FS_DACR_MIXER4_SRCUP_DOUT_LEN    2
#define FS_DACR_MIXER4_SRCUP_DOUT_OFFSET 12
#define FS_DACR_MIXER4_SRCUP_DIN_LEN     2
#define FS_DACR_MIXER4_SRCUP_DIN_OFFSET  10
#define FS_DACL_MIXER4_SRCUP_DOUT_LEN    2
#define FS_DACL_MIXER4_SRCUP_DOUT_OFFSET 8
#define FS_DACL_MIXER4_SRCUP_DIN_LEN     2
#define FS_DACL_MIXER4_SRCUP_DIN_OFFSET  6
#define FS_I2S2_RX_R_SRCUP_DOUT_LEN      3
#define FS_I2S2_RX_R_SRCUP_DOUT_OFFSET   3
#define FS_I2S2_RX_R_SRCUP_DIN_LEN       3
#define FS_I2S2_RX_R_SRCUP_DIN_OFFSET    0

#define FS_CTRL5_REG                 (PAGE_SOCCODEC + 0x12C) /* CODEC内部模块采样率控制寄存器5 */
#define FS_I2S2_RX_L_SRCDN_DOUT_LEN    3
#define FS_I2S2_RX_L_SRCDN_DOUT_OFFSET 27
#define FS_I2S2_RX_L_SRCDN_DIN_LEN     3
#define FS_I2S2_RX_L_SRCDN_DIN_OFFSET  24
#define FS_MDM_5G_R_SRCDN_DOUT_LEN     3
#define FS_MDM_5G_R_SRCDN_DOUT_OFFSET  21
#define FS_MDM_5G_R_SRCDN_DIN_LEN      3
#define FS_MDM_5G_R_SRCDN_DIN_OFFSET   18
#define FS_MDM_5G_L_SRCDN_DOUT_LEN     3
#define FS_MDM_5G_L_SRCDN_DOUT_OFFSET  15
#define FS_MDM_5G_L_SRCDN_DIN_LEN      3
#define FS_MDM_5G_L_SRCDN_DIN_OFFSET   12
#define FS_MIC4_SRCDN_DOUT_LEN         3
#define FS_MIC4_SRCDN_DOUT_OFFSET      9
#define FS_MIC4_SRCDN_DIN_LEN          3
#define FS_MIC4_SRCDN_DIN_OFFSET       6
#define FS_MIC3_SRCDN_DOUT_LEN         3
#define FS_MIC3_SRCDN_DOUT_OFFSET      3
#define FS_MIC3_SRCDN_DIN_LEN          3
#define FS_MIC3_SRCDN_DIN_OFFSET       0

#define FS_CTRL6_REG                 (PAGE_SOCCODEC + 0x130) /* CODEC内部模块采样率控制寄存器6 */
#define FS_DACR_MIXER4_LEN             2
#define FS_DACR_MIXER4_OFFSET          26
#define FS_DACL_MIXER4_LEN             2
#define FS_DACL_MIXER4_OFFSET          24
#define FS_MIC6_SRCDN_DOUT_LEN         3
#define FS_MIC6_SRCDN_DOUT_OFFSET      19
#define FS_MIC5_SRCDN_DOUT_LEN         3
#define FS_MIC5_SRCDN_DOUT_OFFSET      16
#define FS_I2S2_TX_R_SRCDN_DOUT_LEN    3
#define FS_I2S2_TX_R_SRCDN_DOUT_OFFSET 13
#define FS_I2S2_TX_R_SRCDN_DIN_LEN     2
#define FS_I2S2_TX_R_SRCDN_DIN_OFFSET  11
#define FS_I2S2_TX_L_SRCDN_DOUT_LEN    3
#define FS_I2S2_TX_L_SRCDN_DOUT_OFFSET 8
#define FS_I2S2_TX_L_SRCDN_DIN_LEN     2
#define FS_I2S2_TX_L_SRCDN_DIN_OFFSET  6
#define FS_I2S2_RX_R_SRCDN_DOUT_LEN    3
#define FS_I2S2_RX_R_SRCDN_DOUT_OFFSET 3
#define FS_I2S2_RX_R_SRCDN_DIN_LEN     3
#define FS_I2S2_RX_R_SRCDN_DIN_OFFSET  0

#define FS_CTRL7_REG                 (PAGE_SOCCODEC + 0x134) /* CODEC内部模块采样率控制寄存器7 */
#define FS_S1_TDM_LEN            2
#define FS_S1_TDM_OFFSET         3
#define FS_I2S2_TX_MIXER2_LEN    3
#define FS_I2S2_TX_MIXER2_OFFSET 0

#define CODEC_DIN_MUX0_REG           (PAGE_SOCCODEC + 0x138) /* CODEC内部模块输入数据选择寄存器0 */
#define I2S2_TX_SEL_LEN             1
#define I2S2_TX_SEL_OFFSET          31
#define MIC4_DIN_SEL_LEN            2
#define MIC4_DIN_SEL_OFFSET         26
#define MIC3_DIN_SEL_LEN            2
#define MIC3_DIN_SEL_OFFSET         24
#define VO_UP_R_DIN_SEL_LEN         3
#define VO_UP_R_DIN_SEL_OFFSET      21
#define VO_UP_L_DIN_SEL_LEN         3
#define VO_UP_L_DIN_SEL_OFFSET      18
#define AU_UP_R_DIN_SEL_LEN         3
#define AU_UP_R_DIN_SEL_OFFSET      15
#define AU_UP_L_DIN_SEL_LEN         3
#define AU_UP_L_DIN_SEL_OFFSET      12
#define ADC4_DIN_SEL_LEN            1
#define ADC4_DIN_SEL_OFFSET         11
#define ADC3_DIN_SEL_LEN            1
#define ADC3_DIN_SEL_OFFSET         10
#define ADC2_DIN_SEL_LEN            1
#define ADC2_DIN_SEL_OFFSET         9
#define ADC1_DIN_SEL_LEN            1
#define ADC1_DIN_SEL_OFFSET         8
#define SIDETONE_PGA_DIN_SEL_LEN    3
#define SIDETONE_PGA_DIN_SEL_OFFSET 5
#define I2S2_TX_R_SEL_LEN           1
#define I2S2_TX_R_SEL_OFFSET        4
#define I2S1_TX_R_SEL_LEN           2
#define I2S1_TX_R_SEL_OFFSET        2
#define I2S1_TX_L_SEL_LEN           2
#define I2S1_TX_L_SEL_OFFSET        0

#define CODEC_DIN_MUX1_REG           (PAGE_SOCCODEC + 0x13C)
#define AU_DACL_SRCUP_DIN_SEL_LEN       3
#define AU_DACL_SRCUP_DIN_SEL_OFFSET    29
#define AU_DACR_SRCUP_DIN_SEL_LEN       2
#define AU_DACR_SRCUP_DIN_SEL_OFFSET    27
#define SPAV1_ADC_DIN_SEL_LEN           1
#define SPAV1_ADC_DIN_SEL_OFFSET        21
#define SPAI1_ADC_DIN_SEL_LEN           1
#define SPAI1_ADC_DIN_SEL_OFFSET        20
#define SPAV2_ADC_DIN_SEL_LEN           1
#define SPAV2_ADC_DIN_SEL_OFFSET        19
#define SPAI2_ADC_DIN_SEL_LEN           1
#define SPAI2_ADC_DIN_SEL_OFFSET        18
#define BT_TX_SRCDN_DIN_SEL_LEN         1
#define BT_TX_SRCDN_DIN_SEL_OFFSET      17
#define BM_I2S1_TDM_TX_R_DIN_SEL_LEN    1
#define BM_I2S1_TDM_TX_R_DIN_SEL_OFFSET 13
#define BM_I2S1_TDM_TX_L_DIN_SEL_LEN    1
#define BM_I2S1_TDM_TX_L_DIN_SEL_OFFSET 12
#define MDM_5G_UP_R_DIN_SEL_LEN         4
#define MDM_5G_UP_R_DIN_SEL_OFFSET      8
#define MDM_5G_UP_L_DIN_SEL_LEN         4
#define MDM_5G_UP_L_DIN_SEL_OFFSET      4
#define MIC6_DIN_SEL_LEN                2
#define MIC6_DIN_SEL_OFFSET             2
#define MIC5_DIN_SEL_LEN                2
#define MIC5_DIN_SEL_OFFSET             0

#define CODEC_ADC1_DC_OFFSET_REG     (PAGE_SOCCODEC + 0x140) /* ADC1通路DC_OFFSET配置寄存器 */
#define ADC1_DC_OFFSET_LEN    24
#define ADC1_DC_OFFSET_OFFSET 0

#define CODEC_ADC2_DC_OFFSET_REG     (PAGE_SOCCODEC + 0x144) /* ADC2通路DC_OFFSET配置寄存器 */
#define ADC2_DC_OFFSET_LEN    24
#define ADC2_DC_OFFSET_OFFSET 0
#define CODEC_ADC3_DC_OFFSET_REG     (PAGE_SOCCODEC + 0x148) /* ADC3通路DC_OFFSET配置寄存器 */
#define ADC3_DC_OFFSET_LEN    24
#define ADC3_DC_OFFSET_OFFSET 0

#define CODEC_ADC4_DC_OFFSET_REG     (PAGE_SOCCODEC + 0x150) /* ADC4通路DC_OFFSET配置寄存器 */
#define ADC4_DC_OFFSET_LEN    24
#define ADC4_DC_OFFSET_OFFSET 0
#define CODEC_ADC5_DC_OFFSET_REG     (PAGE_SOCCODEC + 0x154) /* ADC5通路DC_OFFSET配置寄存器 */
#define ADC5_DC_OFFSET_LEN    24
#define ADC5_DC_OFFSET_OFFSET 0
#define MEM_CTRL_S_REG               (PAGE_SOCCODEC + 0x158)
#define MEM_CTRL_S_LEN        26
#define MEM_CTRL_S_OFFSET     0
#define MEM_CTRL_1W2R_REG            (PAGE_SOCCODEC + 0x15C)
#define MEM_CTRL_1W2R_LEN     16
#define MEM_CTRL_1W2R_OFFSET  0

#define ADC_CTRL_HPF_REG             (PAGE_SOCCODEC + 0x160) /* HPF滤波器的bypass控制寄存器 */
#define DACL_UP16_HBF0_BYPASS_EN_LEN    1
#define DACL_UP16_HBF0_BYPASS_EN_OFFSET 15
#define DACL_UP16_HBF1_BYPASS_EN_LEN    1
#define DACL_UP16_HBF1_BYPASS_EN_OFFSET 14
#define DACL_UP16_HBF2_BYPASS_EN_LEN    1
#define DACL_UP16_HBF2_BYPASS_EN_OFFSET 13
#define DACL_UP16_HBF3_BYPASS_EN_LEN    1
#define DACL_UP16_HBF3_BYPASS_EN_OFFSET 12
#define DACR_UP16_HBF0_BYPASS_EN_LEN    1
#define DACR_UP16_HBF0_BYPASS_EN_OFFSET 11
#define DACR_UP16_HBF1_BYPASS_EN_LEN    1
#define DACR_UP16_HBF1_BYPASS_EN_OFFSET 10
#define DACR_UP16_HBF2_BYPASS_EN_LEN    1
#define DACR_UP16_HBF2_BYPASS_EN_OFFSET 9
#define DACR_UP16_HBF3_BYPASS_EN_LEN    1
#define DACR_UP16_HBF3_BYPASS_EN_OFFSET 8
#define ADC8_HPF_BYPASS_EN_LEN          1
#define ADC8_HPF_BYPASS_EN_OFFSET       7
#define ADC7_HPF_BYPASS_EN_LEN          1
#define ADC7_HPF_BYPASS_EN_OFFSET       6
#define ADC6_HPF_BYPASS_EN_LEN          1
#define ADC6_HPF_BYPASS_EN_OFFSET       5
#define ADC5_HPF_BYPASS_EN_LEN          1
#define ADC5_HPF_BYPASS_EN_OFFSET       4
#define ADC4_HPF_BYPASS_EN_LEN          1
#define ADC4_HPF_BYPASS_EN_OFFSET       3
#define ADC3_HPF_BYPASS_EN_LEN          1
#define ADC3_HPF_BYPASS_EN_OFFSET       2
#define ADC2_HPF_BYPASS_EN_LEN          1
#define ADC2_HPF_BYPASS_EN_OFFSET       1
#define ADC1_HPF_BYPASS_EN_LEN          1
#define ADC1_HPF_BYPASS_EN_OFFSET       0

#define PGA_GAINOFFSET_CTRL4_REG     (PAGE_SOCCODEC + 0x164) /* PGA GAINOFFSET配置寄存器4 */
#define MIC8_UP_PGA_GAINOFFSET_LEN    8
#define MIC8_UP_PGA_GAINOFFSET_OFFSET 24
#define MIC7_UP_PGA_GAINOFFSET_LEN    8
#define MIC7_UP_PGA_GAINOFFSET_OFFSET 16
#define MIC6_UP_PGA_GAINOFFSET_LEN    8
#define MIC6_UP_PGA_GAINOFFSET_OFFSET 8
#define MIC5_UP_PGA_GAINOFFSET_LEN    8
#define MIC5_UP_PGA_GAINOFFSET_OFFSET 0

#define MIC8_UP_PGA_CTRL_REG         (PAGE_SOCCODEC + 0x168) /* MIC8上行PGA控制寄存器 */
#define MIC8_UP_PGA_GAIN_LEN          8
#define MIC8_UP_PGA_GAIN_OFFSET       24
#define MIC8_UP_PGA_CFG_LEN           3
#define MIC8_UP_PGA_CFG_OFFSET        21
#define MIC8_UP_PGA_FADE_IN_LEN       5
#define MIC8_UP_PGA_FADE_IN_OFFSET    16
#define MIC8_UP_PGA_FADE_OUT_LEN      5
#define MIC8_UP_PGA_FADE_OUT_OFFSET   11
#define MIC8_UP_PGA_BYPASS_LEN        1
#define MIC8_UP_PGA_BYPASS_OFFSET     10
#define MIC8_UP_PGA_NOISE_EN_LEN      1
#define MIC8_UP_PGA_NOISE_EN_OFFSET   9
#define MIC8_UP_PGA_THRE_ID_LEN       2
#define MIC8_UP_PGA_THRE_ID_OFFSET    7
#define MIC8_UP_PGA_ZERO_NUM_LEN      5
#define MIC8_UP_PGA_ZERO_NUM_OFFSET   2
#define MIC8_UP_PGA_LINEAR_SEL_LEN    1
#define MIC8_UP_PGA_LINEAR_SEL_OFFSET 1

#define MIC7_UP_PGA_CTRL_REG         (PAGE_SOCCODEC + 0x16C) /* MIC7上行PGA控制寄存器 */
#define MIC7_UP_PGA_GAIN_LEN          8
#define MIC7_UP_PGA_GAIN_OFFSET       24
#define MIC7_UP_PGA_CFG_LEN           3
#define MIC7_UP_PGA_CFG_OFFSET        21
#define MIC7_UP_PGA_FADE_IN_LEN       5
#define MIC7_UP_PGA_FADE_IN_OFFSET    16
#define MIC7_UP_PGA_FADE_OUT_LEN      5
#define MIC7_UP_PGA_FADE_OUT_OFFSET   11
#define MIC7_UP_PGA_BYPASS_LEN        1
#define MIC7_UP_PGA_BYPASS_OFFSET     10
#define MIC7_UP_PGA_NOISE_EN_LEN      1
#define MIC7_UP_PGA_NOISE_EN_OFFSET   9
#define MIC7_UP_PGA_THRE_ID_LEN       2
#define MIC7_UP_PGA_THRE_ID_OFFSET    7
#define MIC7_UP_PGA_ZERO_NUM_LEN      5
#define MIC7_UP_PGA_ZERO_NUM_OFFSET   2
#define MIC7_UP_PGA_LINEAR_SEL_LEN    1
#define MIC7_UP_PGA_LINEAR_SEL_OFFSET 1

#define MIC6_UP_PGA_CTRL_REG         (PAGE_SOCCODEC + 0x170) /* MIC6上行PGA控制寄存器 */
#define MIC6_UP_PGA_GAIN_LEN          8
#define MIC6_UP_PGA_GAIN_OFFSET       24
#define MIC6_UP_PGA_CFG_LEN           3
#define MIC6_UP_PGA_CFG_OFFSET        21
#define MIC6_UP_PGA_FADE_IN_LEN       5
#define MIC6_UP_PGA_FADE_IN_OFFSET    16
#define MIC6_UP_PGA_FADE_OUT_LEN      5
#define MIC6_UP_PGA_FADE_OUT_OFFSET   11
#define MIC6_UP_PGA_BYPASS_LEN        1
#define MIC6_UP_PGA_BYPASS_OFFSET     10
#define MIC6_UP_PGA_NOISE_EN_LEN      1
#define MIC6_UP_PGA_NOISE_EN_OFFSET   9
#define MIC6_UP_PGA_THRE_ID_LEN       2
#define MIC6_UP_PGA_THRE_ID_OFFSET    7
#define MIC6_UP_PGA_ZERO_NUM_LEN      5
#define MIC6_UP_PGA_ZERO_NUM_OFFSET   2
#define MIC6_UP_PGA_LINEAR_SEL_LEN    1
#define MIC6_UP_PGA_LINEAR_SEL_OFFSET 1

#define MIC5_UP_PGA_CTRL_REG         (PAGE_SOCCODEC + 0x174) /* MIC5上行PGA控制寄存器 */
#define MIC5_UP_PGA_GAIN_LEN          8
#define MIC5_UP_PGA_GAIN_OFFSET       24
#define MIC5_UP_PGA_CFG_LEN           3
#define MIC5_UP_PGA_CFG_OFFSET        21
#define MIC5_UP_PGA_FADE_IN_LEN       5
#define MIC5_UP_PGA_FADE_IN_OFFSET    16
#define MIC5_UP_PGA_FADE_OUT_LEN      5
#define MIC5_UP_PGA_FADE_OUT_OFFSET   11
#define MIC5_UP_PGA_BYPASS_LEN        1
#define MIC5_UP_PGA_BYPASS_OFFSET     10
#define MIC5_UP_PGA_NOISE_EN_LEN      1
#define MIC5_UP_PGA_NOISE_EN_OFFSET   9
#define MIC5_UP_PGA_THRE_ID_LEN       2
#define MIC5_UP_PGA_THRE_ID_OFFSET    7
#define MIC5_UP_PGA_ZERO_NUM_LEN      5
#define MIC5_UP_PGA_ZERO_NUM_OFFSET   2
#define MIC5_UP_PGA_LINEAR_SEL_LEN    1
#define MIC5_UP_PGA_LINEAR_SEL_OFFSET 1

#define ADC8_UP_PGA_CTRL_REG         (PAGE_SOCCODEC + 0x178) /* ADC6上行通路PGA控制寄存器 */
#define ADC8_UP_PGA_GAIN_LEN          8
#define ADC8_UP_PGA_GAIN_OFFSET       24
#define ADC8_UP_PGA_CFG_LEN           3
#define ADC8_UP_PGA_CFG_OFFSET        21
#define ADC8_UP_PGA_FADE_IN_LEN       5
#define ADC8_UP_PGA_FADE_IN_OFFSET    16
#define ADC8_UP_PGA_FADE_OUT_LEN      5
#define ADC8_UP_PGA_FADE_OUT_OFFSET   11
#define ADC8_UP_PGA_BYPASS_LEN        1
#define ADC8_UP_PGA_BYPASS_OFFSET     10
#define ADC8_UP_PGA_NOISE_EN_LEN      1
#define ADC8_UP_PGA_NOISE_EN_OFFSET   9
#define ADC8_UP_PGA_THRE_ID_LEN       2
#define ADC8_UP_PGA_THRE_ID_OFFSET    7
#define ADC8_UP_PGA_ZERO_NUM_LEN      5
#define ADC8_UP_PGA_ZERO_NUM_OFFSET   2
#define ADC8_UP_PGA_LINEAR_SEL_LEN    1
#define ADC8_UP_PGA_LINEAR_SEL_OFFSET 1

#define ADC7_UP_PGA_CTRL_REG         (PAGE_SOCCODEC + 0x17C) /* ADC7上行通路PGA控制寄存器 */
#define ADC7_UP_PGA_GAIN_LEN          8
#define ADC7_UP_PGA_GAIN_OFFSET       24
#define ADC7_UP_PGA_CFG_LEN           3
#define ADC7_UP_PGA_CFG_OFFSET        21
#define ADC7_UP_PGA_FADE_IN_LEN       5
#define ADC7_UP_PGA_FADE_IN_OFFSET    16
#define ADC7_UP_PGA_FADE_OUT_LEN      5
#define ADC7_UP_PGA_FADE_OUT_OFFSET   11
#define ADC7_UP_PGA_BYPASS_LEN        1
#define ADC7_UP_PGA_BYPASS_OFFSET     10
#define ADC7_UP_PGA_NOISE_EN_LEN      1
#define ADC7_UP_PGA_NOISE_EN_OFFSET   9
#define ADC7_UP_PGA_THRE_ID_LEN       2
#define ADC7_UP_PGA_THRE_ID_OFFSET    7
#define ADC7_UP_PGA_ZERO_NUM_LEN      5
#define ADC7_UP_PGA_ZERO_NUM_OFFSET   2
#define ADC7_UP_PGA_LINEAR_SEL_LEN    1
#define ADC7_UP_PGA_LINEAR_SEL_OFFSET 1

#define ADC6_UP_PGA_CTRL_REG         (PAGE_SOCCODEC + 0x180) /* ADC6上行通路PGA控制寄存器 */
#define ADC6_UP_PGA_GAIN_LEN          8
#define ADC6_UP_PGA_GAIN_OFFSET       24
#define ADC6_UP_PGA_CFG_LEN           3
#define ADC6_UP_PGA_CFG_OFFSET        21
#define ADC6_UP_PGA_FADE_IN_LEN       5
#define ADC6_UP_PGA_FADE_IN_OFFSET    16
#define ADC6_UP_PGA_FADE_OUT_LEN      5
#define ADC6_UP_PGA_FADE_OUT_OFFSET   11
#define ADC6_UP_PGA_BYPASS_LEN        1
#define ADC6_UP_PGA_BYPASS_OFFSET     10
#define ADC6_UP_PGA_NOISE_EN_LEN      1
#define ADC6_UP_PGA_NOISE_EN_OFFSET   9
#define ADC6_UP_PGA_THRE_ID_LEN       2
#define ADC6_UP_PGA_THRE_ID_OFFSET    7
#define ADC6_UP_PGA_ZERO_NUM_LEN      5
#define ADC6_UP_PGA_ZERO_NUM_OFFSET   2
#define ADC6_UP_PGA_LINEAR_SEL_LEN    1
#define ADC6_UP_PGA_LINEAR_SEL_OFFSET 1

#define MIC56_UP_AFIFO_CTRL_REG      (PAGE_SOCCODEC + 0x184) /* MIC56上行通路AFIFO控制寄存器 */
#define MIC6_UP_FIFO_CLR_LEN          1
#define MIC6_UP_FIFO_CLR_OFFSET       31
#define MIC6_UP_FIFO_AFULL_TH_LEN     5
#define MIC6_UP_FIFO_AFULL_TH_OFFSET  26
#define MIC6_UP_FIFO_AEMPTY_TH_LEN    5
#define MIC6_UP_FIFO_AEMPTY_TH_OFFSET 21
#define MIC5_UP_FIFO_CLR_LEN          1
#define MIC5_UP_FIFO_CLR_OFFSET       15
#define MIC5_UP_FIFO_AFULL_TH_LEN     5
#define MIC5_UP_FIFO_AFULL_TH_OFFSET  10
#define MIC5_UP_FIFO_AEMPTY_TH_LEN    5
#define MIC5_UP_FIFO_AEMPTY_TH_OFFSET 5

#define MIC78_UP_AFIFO_CTRL_REG      (PAGE_SOCCODEC + 0x188) /* MIC78上行通路AFIFO控制寄存器 */
#define MIC8_UP_FIFO_CLR_LEN          1
#define MIC8_UP_FIFO_CLR_OFFSET       31
#define MIC8_UP_FIFO_AFULL_TH_LEN     5
#define MIC8_UP_FIFO_AFULL_TH_OFFSET  26
#define MIC8_UP_FIFO_AEMPTY_TH_LEN    5
#define MIC8_UP_FIFO_AEMPTY_TH_OFFSET 21
#define MIC7_UP_FIFO_CLR_LEN          1
#define MIC7_UP_FIFO_CLR_OFFSET       15
#define MIC7_UP_FIFO_AFULL_TH_LEN     5
#define MIC7_UP_FIFO_AFULL_TH_OFFSET  10
#define MIC7_UP_FIFO_AEMPTY_TH_LEN    5
#define MIC7_UP_FIFO_AEMPTY_TH_OFFSET 5

#define FS_CTRL8_REG                 (PAGE_SOCCODEC + 0x18C) /* CODEC内部模块采样率控制寄存器8 */
#define FS_MIC8_UP_AFIFO_LEN    3
#define FS_MIC8_UP_AFIFO_OFFSET 21
#define FS_MIC7_UP_AFIFO_LEN    3
#define FS_MIC7_UP_AFIFO_OFFSET 18
#define FS_MIC6_UP_AFIFO_LEN    3
#define FS_MIC6_UP_AFIFO_OFFSET 15
#define FS_MIC5_UP_AFIFO_LEN    3
#define FS_MIC5_UP_AFIFO_OFFSET 12

#define FS_CTRL9_REG                 (PAGE_SOCCODEC + 0x190) /* CODEC内部模块采样率控制寄存器9 */
#define FS_MDM_5G_R_DN_PGA_LEN    3
#define FS_MDM_5G_R_DN_PGA_OFFSET 21
#define FS_MDM_5G_L_DN_PGA_LEN    3
#define FS_MDM_5G_L_DN_PGA_OFFSET 18
#define FS_MIC8_SRCDN_DOUT_LEN    3
#define FS_MIC8_SRCDN_DOUT_OFFSET 15
#define FS_MIC7_SRCDN_DOUT_LEN    3
#define FS_MIC7_SRCDN_DOUT_OFFSET 12
#define FS_MIC8_UP_PGA_LEN        3
#define FS_MIC8_UP_PGA_OFFSET     9
#define FS_MIC7_UP_PGA_LEN        3
#define FS_MIC7_UP_PGA_OFFSET     6
#define FS_MIC6_UP_PGA_LEN        3
#define FS_MIC6_UP_PGA_OFFSET     3
#define FS_MIC5_UP_PGA_LEN        3
#define FS_MIC5_UP_PGA_OFFSET     0

#define CODEC_ADC6_DC_OFFSET_REG     (PAGE_SOCCODEC + 0x194) /* ADC6通路DC_OFFSET配置寄存器 */
#define ADC6_DC_OFFSET_LEN    24
#define ADC6_DC_OFFSET_OFFSET 0

#define CODEC_ADC7_DC_OFFSET_REG     (PAGE_SOCCODEC + 0x198) /* ADC7通路DC_OFFSET配置寄存器 */
#define ADC7_DC_OFFSET_LEN    24
#define ADC7_DC_OFFSET_OFFSET 0

#define CODEC_ADC8_DC_OFFSET_REG     (PAGE_SOCCODEC + 0x19C) /* ADC8通路DC_OFFSET配置寄存器 */
#define ADC8_DC_OFFSET_LEN    24
#define ADC8_DC_OFFSET_OFFSET 0

#define PGA_GAINOFFSET_CTRL5_REG     (PAGE_SOCCODEC + 0x1A0) /* PGA GAINOFFSET配置寄存器2 */
#define MDM_5G_DN_R_PGA_GAINOFFSET_LEN    8
#define MDM_5G_DN_R_PGA_GAINOFFSET_OFFSET 24
#define MDM_5G_DN_L_PGA_GAINOFFSET_LEN    8
#define MDM_5G_DN_L_PGA_GAINOFFSET_OFFSET 16

#define MDM_5G_L_DN_PGA_CTRL_REG     (PAGE_SOCCODEC + 0x1A4) /* MDM_5G下行通路左声道PGA控制寄存器 */
#define MDM_5G_L_DN_PGA_GAIN_LEN          8
#define MDM_5G_L_DN_PGA_GAIN_OFFSET       24
#define MDM_5G_L_DN_PGA_CFG_LEN           3
#define MDM_5G_L_DN_PGA_CFG_OFFSET        21
#define MDM_5G_L_DN_PGA_FADE_IN_LEN       5
#define MDM_5G_L_DN_PGA_FADE_IN_OFFSET    16
#define MDM_5G_L_DN_PGA_FADE_OUT_LEN      5
#define MDM_5G_L_DN_PGA_FADE_OUT_OFFSET   11
#define MDM_5G_L_DN_PGA_BYPASS_LEN        1
#define MDM_5G_L_DN_PGA_BYPASS_OFFSET     10
#define MDM_5G_L_DN_PGA_NOISE_EN_LEN      1
#define MDM_5G_L_DN_PGA_NOISE_EN_OFFSET   9
#define MDM_5G_L_DN_PGA_THRE_ID_LEN       2
#define MDM_5G_L_DN_PGA_THRE_ID_OFFSET    7
#define MDM_5G_L_DN_PGA_ZERO_NUM_LEN      5
#define MDM_5G_L_DN_PGA_ZERO_NUM_OFFSET   2
#define MDM_5G_L_DN_PGA_LINEAR_SEL_LEN    1
#define MDM_5G_L_DN_PGA_LINEAR_SEL_OFFSET 1

#define MDM_5G_R_DN_PGA_CTRL_REG     (PAGE_SOCCODEC + 0x1A8) /* MDM_5G下行通路右声道PGA控制寄存器 */
#define MDM_5G_R_DN_PGA_GAIN_LEN          8
#define MDM_5G_R_DN_PGA_GAIN_OFFSET       24
#define MDM_5G_R_DN_PGA_CFG_LEN           3
#define MDM_5G_R_DN_PGA_CFG_OFFSET        21
#define MDM_5G_R_DN_PGA_FADE_IN_LEN       5
#define MDM_5G_R_DN_PGA_FADE_IN_OFFSET    16
#define MDM_5G_R_DN_PGA_FADE_OUT_LEN      5
#define MDM_5G_R_DN_PGA_FADE_OUT_OFFSET   11
#define MDM_5G_R_DN_PGA_BYPASS_LEN        1
#define MDM_5G_R_DN_PGA_BYPASS_OFFSET     10
#define MDM_5G_R_DN_PGA_NOISE_EN_LEN      1
#define MDM_5G_R_DN_PGA_NOISE_EN_OFFSET   9
#define MDM_5G_R_DN_PGA_THRE_ID_LEN       2
#define MDM_5G_R_DN_PGA_THRE_ID_OFFSET    7
#define MDM_5G_R_DN_PGA_ZERO_NUM_LEN      5
#define MDM_5G_R_DN_PGA_ZERO_NUM_OFFSET   2
#define MDM_5G_R_DN_PGA_LINEAR_SEL_LEN    1
#define MDM_5G_R_DN_PGA_LINEAR_SEL_OFFSET 1

#define SPAIV1_UP_AFIFO_CTRL_REG     (PAGE_SOCCODEC + 0x1AC) /* SPA反馈通路AFIFO控制寄存器 */
#define SPA_I1_UP_FIFO_CLR_LEN          1
#define SPA_I1_UP_FIFO_CLR_OFFSET       31
#define SPA_I1_UP_FIFO_AFULL_TH_LEN     5
#define SPA_I1_UP_FIFO_AFULL_TH_OFFSET  26
#define SPA_I1_UP_FIFO_AEMPTY_TH_LEN    5
#define SPA_I1_UP_FIFO_AEMPTY_TH_OFFSET 21
#define SPA_V1_UP_FIFO_CLR_LEN          1
#define SPA_V1_UP_FIFO_CLR_OFFSET       15
#define SPA_V1_UP_FIFO_AFULL_TH_LEN     5
#define SPA_V1_UP_FIFO_AFULL_TH_OFFSET  10
#define SPA_V1_UP_FIFO_AEMPTY_TH_LEN    5
#define SPA_V1_UP_FIFO_AEMPTY_TH_OFFSET 5

#define CODEC_DACL_DC_OFFSET_REG     (PAGE_SOCCODEC + 0x1B0) /* DACL通路DC_OFFSET配置寄存器 */
#define DACL_DC_OFFSET_LEN    24
#define DACL_DC_OFFSET_OFFSET 0

#define SPAIV2_UP_AFIFO_CTRL_REG     (PAGE_SOCCODEC + 0x1B4) /* SPA反馈通路AFIFO控制寄存器 */
#define SPA_I2_UP_FIFO_CLR_LEN          1
#define SPA_I2_UP_FIFO_CLR_OFFSET       31
#define SPA_I2_UP_FIFO_AFULL_TH_LEN     5
#define SPA_I2_UP_FIFO_AFULL_TH_OFFSET  26
#define SPA_I2_UP_FIFO_AEMPTY_TH_LEN    5
#define SPA_I2_UP_FIFO_AEMPTY_TH_OFFSET 21
#define SPA_V2_UP_FIFO_CLR_LEN          1
#define SPA_V2_UP_FIFO_CLR_OFFSET       15
#define SPA_V2_UP_FIFO_AFULL_TH_LEN     5
#define SPA_V2_UP_FIFO_AFULL_TH_OFFSET  10
#define SPA_V2_UP_FIFO_AEMPTY_TH_LEN    5
#define SPA_V2_UP_FIFO_AEMPTY_TH_OFFSET 5

#define CODEC_DACR_DC_OFFSET_REG     (PAGE_SOCCODEC + 0x1B8) /* DACL通路DC_OFFSET配置寄存器 */
#define DACR_DC_OFFSET_LEN    24
#define DACR_DC_OFFSET_OFFSET 0

#define SPAIV1_ADC_FILTER_REG        (PAGE_SOCCODEC + 0x1BC) /* spa的adc控制信号 */
#define ADC_SPAV1_CIC_GAIN_LEN           6
#define ADC_SPAV1_CIC_GAIN_OFFSET        26
#define ADC_SPAV1_COMPD_BYPASS_EN_LEN    1
#define ADC_SPAV1_COMPD_BYPASS_EN_OFFSET 25
#define ADC_SPAV1_HBF2D_BYPASS_EN_LEN    1
#define ADC_SPAV1_HBF2D_BYPASS_EN_OFFSET 24
#define ADC_SPAV1_HBFVD_BYPASS_EN_LEN    1
#define ADC_SPAV1_HBFVD_BYPASS_EN_OFFSET 23
#define ADC_SPAV1_HPF_BYPASS_EN_LEN      1
#define ADC_SPAV1_HPF_BYPASS_EN_OFFSET   22
#define ADC_SPAI1_CIC_GAIN_LEN           6
#define ADC_SPAI1_CIC_GAIN_OFFSET        16
#define ADC_SPAI1_COMPD_BYPASS_EN_LEN    1
#define ADC_SPAI1_COMPD_BYPASS_EN_OFFSET 15
#define ADC_SPAI1_HBF2D_BYPASS_EN_LEN    1
#define ADC_SPAI1_HBF2D_BYPASS_EN_OFFSET 14
#define ADC_SPAI1_HBFVD_BYPASS_EN_LEN    1
#define ADC_SPAI1_HBFVD_BYPASS_EN_OFFSET 13
#define ADC_SPAI1_HPF_BYPASS_EN_LEN      1
#define ADC_SPAI1_HPF_BYPASS_EN_OFFSET   12

#define CLASSH_L_CTRL1_REG           (PAGE_SOCCODEC + 0x1C0) /* classh的控制信号 */
#define CLASSH_L_BYPASS_LEN        1
#define CLASSH_L_BYPASS_OFFSET     31
#define FALL_DELAY_DF_L_CFG_LEN    15
#define FALL_DELAY_DF_L_CFG_OFFSET 16
#define DO_L_CFG_LEN               4
#define DO_L_CFG_OFFSET            8
#define FALL_DELAY_L_EN_LEN        1
#define FALL_DELAY_L_EN_OFFSET     4
#define DN_L_CFG_LEN               4
#define DN_L_CFG_OFFSET            0

#define DAC_FILTER_CTRL_REG          (PAGE_SOCCODEC + 0x1C4) /* DAC_FILTER控制寄存器 */
#define DACL_FIR2C_BYPASS_EN_LEN    1
#define DACL_FIR2C_BYPASS_EN_OFFSET 7
#define DACL_FIR2D_BYPASS_EN_LEN    1
#define DACL_FIR2D_BYPASS_EN_OFFSET 6
#define SDM_L_DITHER_LEN            1
#define SDM_L_DITHER_OFFSET         5
#define SDM_L_CALT_VLD_LEN          1
#define SDM_L_CALT_VLD_OFFSET       4
#define DACR_FIR2C_BYPASS_EN_LEN    1
#define DACR_FIR2C_BYPASS_EN_OFFSET 3
#define DACR_FIR2D_BYPASS_EN_LEN    1
#define DACR_FIR2D_BYPASS_EN_OFFSET 2
#define SDM_R_DITHER_LEN            1
#define SDM_R_DITHER_OFFSET         1
#define SDM_R_CALT_VLD_LEN          1
#define SDM_R_CALT_VLD_OFFSET       0

#define CLASSH_L_CTRL2_REG           (PAGE_SOCCODEC + 0x1C8) /* classh的控制寄存器 */
#define FALL_L_STEP_LEN          6
#define FALL_L_STEP_OFFSET       24
#define REG_L_VCTRL1_LEN         8
#define REG_L_VCTRL1_OFFSET      16
#define CLASSH_L_EN_LEN          1
#define CLASSH_L_EN_OFFSET       10
#define CLASSH_L_DYM_EN_LEN      1
#define CLASSH_L_DYM_EN_OFFSET   9
#define CLASSH_L_PGA_GAIN_LEN    9
#define CLASSH_L_PGA_GAIN_OFFSET 0

#define SPAIV2_ADC_FILTER_REG        (PAGE_SOCCODEC + 0x1CC) /* spa的adc控制信号 */
#define ADC_SPAV2_CIC_GAIN_LEN           6
#define ADC_SPAV2_CIC_GAIN_OFFSET        26
#define ADC_SPAV2_COMPD_BYPASS_EN_LEN    1
#define ADC_SPAV2_COMPD_BYPASS_EN_OFFSET 25
#define ADC_SPAV2_HBF2D_BYPASS_EN_LEN    1
#define ADC_SPAV2_HBF2D_BYPASS_EN_OFFSET 24
#define ADC_SPAV2_HBFVD_BYPASS_EN_LEN    1
#define ADC_SPAV2_HBFVD_BYPASS_EN_OFFSET 23
#define ADC_SPAV2_HPF_BYPASS_EN_LEN      1
#define ADC_SPAV2_HPF_BYPASS_EN_OFFSET   22
#define ADC_SPAI2_CIC_GAIN_LEN           6
#define ADC_SPAI2_CIC_GAIN_OFFSET        16
#define ADC_SPAI2_COMPD_BYPASS_EN_LEN    1
#define ADC_SPAI2_COMPD_BYPASS_EN_OFFSET 15
#define ADC_SPAI2_HBF2D_BYPASS_EN_LEN    1
#define ADC_SPAI2_HBF2D_BYPASS_EN_OFFSET 14
#define ADC_SPAI2_HBFVD_BYPASS_EN_LEN    1
#define ADC_SPAI2_HBFVD_BYPASS_EN_OFFSET 13
#define ADC_SPAI2_HPF_BYPASS_EN_LEN      1
#define ADC_SPAI2_HPF_BYPASS_EN_OFFSET   12

#define CLASSH_R_CTRL1_REG           (PAGE_SOCCODEC + 0x1D0) /* classh的控制信号 */
#define CLASSH_R_BYPASS_LEN        1
#define CLASSH_R_BYPASS_OFFSET     31
#define FALL_DELAY_DF_R_CFG_LEN    15
#define FALL_DELAY_DF_R_CFG_OFFSET 16
#define DO_R_CFG_LEN               4
#define DO_R_CFG_OFFSET            8
#define FALL_DELAY_R_EN_LEN        1
#define FALL_DELAY_R_EN_OFFSET     4
#define DN_R_CFG_LEN               4
#define DN_R_CFG_OFFSET            0

#define CLASSH_R_CTRL2_REG           (PAGE_SOCCODEC + 0x1D4) /* classh的控制寄存器 */
#define FALL_R_STEP_LEN          6
#define FALL_R_STEP_OFFSET       24
#define REG_R_VCTRL1_LEN         8
#define REG_R_VCTRL1_OFFSET      16
#define CLASSH_R_EN_LEN          1
#define CLASSH_R_EN_OFFSET       10
#define CLASSH_R_DYM_EN_LEN      1
#define CLASSH_R_DYM_EN_OFFSET   9
#define CLASSH_R_PGA_GAIN_LEN    9
#define CLASSH_R_PGA_GAIN_OFFSET 0

#define LUT_L_REG0_3_REG             (PAGE_SOCCODEC + 0x1D8) /* LUT的查找表寄存器 */
#define LUT_L_REG3_LEN    7
#define LUT_L_REG3_OFFSET 24
#define LUT_L_REG2_LEN    7
#define LUT_L_REG2_OFFSET 16
#define LUT_L_REG1_LEN    7
#define LUT_L_REG1_OFFSET 8
#define LUT_L_REG0_LEN    7
#define LUT_L_REG0_OFFSET 0

#define LUT_R_REG0_3_REG             (PAGE_SOCCODEC + 0x1DC) /* LUT的查找表寄存器 */
#define LUT_R_REG3_LEN    7
#define LUT_R_REG3_OFFSET 24
#define LUT_R_REG2_LEN    7
#define LUT_R_REG2_OFFSET 16
#define LUT_R_REG1_LEN    7
#define LUT_R_REG1_OFFSET 8
#define LUT_R_REG0_LEN    7
#define LUT_R_REG0_OFFSET 0

#define LUT_L_REG4_7_REG             (PAGE_SOCCODEC + 0x1E0) /* LUT的查找表寄存器 */
#define LUT_L_REG7_LEN    7
#define LUT_L_REG7_OFFSET 24
#define LUT_L_REG6_LEN    7
#define LUT_L_REG6_OFFSET 16
#define LUT_L_REG5_LEN    7
#define LUT_L_REG5_OFFSET 8
#define LUT_L_REG4_LEN    7
#define LUT_L_REG4_OFFSET 0

#define LUT_R_REG4_7_REG             (PAGE_SOCCODEC + 0x1E4) /* LUT的查找表寄存器 */
#define LUT_R_REG7_LEN    7
#define LUT_R_REG7_OFFSET 24
#define LUT_R_REG6_LEN    7
#define LUT_R_REG6_OFFSET 16
#define LUT_R_REG5_LEN    7
#define LUT_R_REG5_OFFSET 8
#define LUT_R_REG4_LEN    7
#define LUT_R_REG4_OFFSET 0

#define LUT_L_REG8_11_REG            (PAGE_SOCCODEC + 0x1E8) /* LUT的查找表寄存器 */
#define LUT_L_REG11_LEN    7
#define LUT_L_REG11_OFFSET 24
#define LUT_L_REG10_LEN    7
#define LUT_L_REG10_OFFSET 16
#define LUT_L_REG9_LEN     7
#define LUT_L_REG9_OFFSET  8
#define LUT_L_REG8_LEN     7
#define LUT_L_REG8_OFFSET  0

#define LUT_R_REG8_11_REG            (PAGE_SOCCODEC + 0x1EC) /* LUT的查找表寄存器 */
#define LUT_R_REG11_LEN    7
#define LUT_R_REG11_OFFSET 24
#define LUT_R_REG10_LEN    7
#define LUT_R_REG10_OFFSET 16
#define LUT_R_REG9_LEN     7
#define LUT_R_REG9_OFFSET  8
#define LUT_R_REG8_LEN     7
#define LUT_R_REG8_OFFSET  0

#define LUT_L_REG12_15_REG           (PAGE_SOCCODEC + 0x1F0) /* LUT的查找表寄存器 */
#define LUT_L_REG15_LEN    7
#define LUT_L_REG15_OFFSET 24
#define LUT_L_REG14_LEN    7
#define LUT_L_REG14_OFFSET 16
#define LUT_L_REG13_LEN    7
#define LUT_L_REG13_OFFSET 8
#define LUT_L_REG12_LEN    7
#define LUT_L_REG12_OFFSET 0

#define LUT_R_REG12_15_REG           (PAGE_SOCCODEC + 0x1F4) /* LUT的查找表寄存器 */
#define LUT_R_REG15_LEN    7
#define LUT_R_REG15_OFFSET 24
#define LUT_R_REG14_LEN    7
#define LUT_R_REG14_OFFSET 16
#define LUT_R_REG13_LEN    7
#define LUT_R_REG13_OFFSET 8
#define LUT_R_REG12_LEN    7
#define LUT_R_REG12_OFFSET 0

#define LUT_L_REG16_19_REG           (PAGE_SOCCODEC + 0x1F8) /* LUT的查找表寄存器 */
#define LUT_L_REG19_LEN    7
#define LUT_L_REG19_OFFSET 24
#define LUT_L_REG18_LEN    7
#define LUT_L_REG18_OFFSET 16
#define LUT_L_REG17_LEN    7
#define LUT_L_REG17_OFFSET 8
#define LUT_L_REG16_LEN    7
#define LUT_L_REG16_OFFSET 0

#define LUT_R_REG16_19_REG           (PAGE_SOCCODEC + 0x1FC) /* LUT的查找表寄存器 */
#define LUT_R_REG19_LEN    7
#define LUT_R_REG19_OFFSET 24
#define LUT_R_REG18_LEN    7
#define LUT_R_REG18_OFFSET 16
#define LUT_R_REG17_LEN    7
#define LUT_R_REG17_OFFSET 8
#define LUT_R_REG16_LEN    7
#define LUT_R_REG16_OFFSET 0

#define LUT_L_REG20_23_REG           (PAGE_SOCCODEC + 0x200) /* LUT的查找表寄存器 */
#define LUT_L_REG23_LEN    7
#define LUT_L_REG23_OFFSET 24
#define LUT_L_REG22_LEN    7
#define LUT_L_REG22_OFFSET 16
#define LUT_L_REG21_LEN    7
#define LUT_L_REG21_OFFSET 8
#define LUT_L_REG20_LEN    7
#define LUT_L_REG20_OFFSET 0

#define LUT_R_REG20_23_REG           (PAGE_SOCCODEC + 0x204) /* LUT的查找表寄存器 */
#define LUT_R_REG23_LEN    7
#define LUT_R_REG23_OFFSET 24
#define LUT_R_REG22_LEN    7
#define LUT_R_REG22_OFFSET 16
#define LUT_R_REG21_LEN    7
#define LUT_R_REG21_OFFSET 8
#define LUT_R_REG20_LEN    7
#define LUT_R_REG20_OFFSET 0

#define LUT_L_REG24_27_REG           (PAGE_SOCCODEC + 0x208) /* LUT的查找表寄存器 */
#define LUT_L_REG27_LEN    7
#define LUT_L_REG27_OFFSET 24
#define LUT_L_REG26_LEN    7
#define LUT_L_REG26_OFFSET 16
#define LUT_L_REG25_LEN    7
#define LUT_L_REG25_OFFSET 8
#define LUT_L_REG24_LEN    7
#define LUT_L_REG24_OFFSET 0

#define LUT_R_REG24_27_REG           (PAGE_SOCCODEC + 0x20C) /* LUT的查找表寄存器 */
#define LUT_R_REG27_LEN    7
#define LUT_R_REG27_OFFSET 24
#define LUT_R_REG26_LEN    7
#define LUT_R_REG26_OFFSET 16
#define LUT_R_REG25_LEN    7
#define LUT_R_REG25_OFFSET 8
#define LUT_R_REG24_LEN    7
#define LUT_R_REG24_OFFSET 0

#define LUT_L_REG28_31_REG           (PAGE_SOCCODEC + 0x210) /* LUT的查找表寄存器 */
#define LUT_L_REG31_LEN    7
#define LUT_L_REG31_OFFSET 24
#define LUT_L_REG30_LEN    7
#define LUT_L_REG30_OFFSET 16
#define LUT_L_REG29_LEN    7
#define LUT_L_REG29_OFFSET 8
#define LUT_L_REG28_LEN    7
#define LUT_L_REG28_OFFSET 0

#define LUT_R_REG28_31_REG           (PAGE_SOCCODEC + 0x214) /* LUT的查找表寄存器 */
#define LUT_R_REG31_LEN    7
#define LUT_R_REG31_OFFSET 24
#define LUT_R_REG30_LEN    7
#define LUT_R_REG30_OFFSET 16
#define LUT_R_REG29_LEN    7
#define LUT_R_REG29_OFFSET 8
#define LUT_R_REG28_LEN    7
#define LUT_R_REG28_OFFSET 0

#define LUT_L_REG32_35_REG           (PAGE_SOCCODEC + 0x218) /* LUT的查找表寄存器 */
#define LUT_L_REG35_LEN    7
#define LUT_L_REG35_OFFSET 24
#define LUT_L_REG34_LEN    7
#define LUT_L_REG34_OFFSET 16
#define LUT_L_REG33_LEN    7
#define LUT_L_REG33_OFFSET 8
#define LUT_L_REG32_LEN    7
#define LUT_L_REG32_OFFSET 0

#define LUT_R_REG32_35_REG           (PAGE_SOCCODEC + 0x21C) /* LUT的查找表寄存器 */
#define LUT_R_REG35_LEN    7
#define LUT_R_REG35_OFFSET 24
#define LUT_R_REG34_LEN    7
#define LUT_R_REG34_OFFSET 16
#define LUT_R_REG33_LEN    7
#define LUT_R_REG33_OFFSET 8
#define LUT_R_REG32_LEN    7
#define LUT_R_REG32_OFFSET 0

#define LUT_L_REG36_39_REG           (PAGE_SOCCODEC + 0x220) /* LUT的查找表寄存器 */
#define LUT_L_REG39_LEN    7
#define LUT_L_REG39_OFFSET 24
#define LUT_L_REG38_LEN    7
#define LUT_L_REG38_OFFSET 16
#define LUT_L_REG37_LEN    7
#define LUT_L_REG37_OFFSET 8
#define LUT_L_REG36_LEN    7
#define LUT_L_REG36_OFFSET 0

#define LUT_R_REG36_39_REG           (PAGE_SOCCODEC + 0x224) /* LUT的查找表寄存器 */
#define LUT_R_REG39_LEN    7
#define LUT_R_REG39_OFFSET 24
#define LUT_R_REG38_LEN    7
#define LUT_R_REG38_OFFSET 16
#define LUT_R_REG37_LEN    7
#define LUT_R_REG37_OFFSET 8
#define LUT_R_REG36_LEN    7
#define LUT_R_REG36_OFFSET 0

#define LUT_L_REG40_43_REG           (PAGE_SOCCODEC + 0x228) /* LUT的查找表寄存器 */
#define LUT_L_REG43_LEN    7
#define LUT_L_REG43_OFFSET 24
#define LUT_L_REG42_LEN    7
#define LUT_L_REG42_OFFSET 16
#define LUT_L_REG41_LEN    7
#define LUT_L_REG41_OFFSET 8
#define LUT_L_REG40_LEN    7
#define LUT_L_REG40_OFFSET 0

#define LUT_R_REG40_43_REG           (PAGE_SOCCODEC + 0x22C) /* LUT的查找表寄存器 */
#define LUT_R_REG43_LEN    7
#define LUT_R_REG43_OFFSET 24
#define LUT_R_REG42_LEN    7
#define LUT_R_REG42_OFFSET 16
#define LUT_R_REG41_LEN    7
#define LUT_R_REG41_OFFSET 8
#define LUT_R_REG40_LEN    7
#define LUT_R_REG40_OFFSET 0

#define LUT_L_REG44_47_REG           (PAGE_SOCCODEC + 0x230) /* LUT的查找表寄存器 */
#define LUT_L_REG47_LEN    7
#define LUT_L_REG47_OFFSET 24
#define LUT_L_REG46_LEN    7
#define LUT_L_REG46_OFFSET 16
#define LUT_L_REG45_LEN    7
#define LUT_L_REG45_OFFSET 8
#define LUT_L_REG44_LEN    7
#define LUT_L_REG44_OFFSET 0

#define LUT_R_REG44_47_REG           (PAGE_SOCCODEC + 0x234) /* LUT的查找表寄存器 */
#define LUT_R_REG47_LEN    7
#define LUT_R_REG47_OFFSET 24
#define LUT_R_REG46_LEN    7
#define LUT_R_REG46_OFFSET 16
#define LUT_R_REG45_LEN    7
#define LUT_R_REG45_OFFSET 8
#define LUT_R_REG44_LEN    7
#define LUT_R_REG44_OFFSET 0

#define LUT_L_REG48_51_REG           (PAGE_SOCCODEC + 0x238) /* LUT的查找表寄存器 */
#define LUT_L_REG51_LEN    7
#define LUT_L_REG51_OFFSET 24
#define LUT_L_REG50_LEN    7
#define LUT_L_REG50_OFFSET 16
#define LUT_L_REG49_LEN    7
#define LUT_L_REG49_OFFSET 8
#define LUT_L_REG48_LEN    7
#define LUT_L_REG48_OFFSET 0

#define LUT_R_REG48_51_REG           (PAGE_SOCCODEC + 0x23C) /* LUT的查找表寄存器 */
#define LUT_R_REG51_LEN    7
#define LUT_R_REG51_OFFSET 24
#define LUT_R_REG50_LEN    7
#define LUT_R_REG50_OFFSET 16
#define LUT_R_REG49_LEN    7
#define LUT_R_REG49_OFFSET 8
#define LUT_R_REG48_LEN    7
#define LUT_R_REG48_OFFSET 0

#define LUT_L_REG52_55_REG           (PAGE_SOCCODEC + 0x240) /* LUT的查找表寄存器 */
#define LUT_L_REG55_LEN    7
#define LUT_L_REG55_OFFSET 24
#define LUT_L_REG54_LEN    7
#define LUT_L_REG54_OFFSET 16
#define LUT_L_REG53_LEN    7
#define LUT_L_REG53_OFFSET 8
#define LUT_L_REG52_LEN    7
#define LUT_L_REG52_OFFSET 0

#define LUT_R_REG52_55_REG           (PAGE_SOCCODEC + 0x244) /* LUT的查找表寄存器 */
#define LUT_R_REG55_LEN    7
#define LUT_R_REG55_OFFSET 24
#define LUT_R_REG54_LEN    7
#define LUT_R_REG54_OFFSET 16
#define LUT_R_REG53_LEN    7
#define LUT_R_REG53_OFFSET 8
#define LUT_R_REG52_LEN    7
#define LUT_R_REG52_OFFSET 0

#define LUT_L_REG56_59_REG           (PAGE_SOCCODEC + 0x248) /* LUT的查找表寄存器 */
#define LUT_L_REG59_LEN    7
#define LUT_L_REG59_OFFSET 24
#define LUT_L_REG58_LEN    7
#define LUT_L_REG58_OFFSET 16
#define LUT_L_REG57_LEN    7
#define LUT_L_REG57_OFFSET 8
#define LUT_L_REG56_LEN    7
#define LUT_L_REG56_OFFSET 0

#define LUT_R_REG56_59_REG           (PAGE_SOCCODEC + 0x24C) /* LUT的查找表寄存器 */
#define LUT_R_REG59_LEN    7
#define LUT_R_REG59_OFFSET 24
#define LUT_R_REG58_LEN    7
#define LUT_R_REG58_OFFSET 16
#define LUT_R_REG57_LEN    7
#define LUT_R_REG57_OFFSET 8
#define LUT_R_REG56_LEN    7
#define LUT_R_REG56_OFFSET 0

#define LUT_L_REG60_63_REG           (PAGE_SOCCODEC + 0x250) /* LUT的查找表寄存器 */
#define LUT_L_REG63_LEN    7
#define LUT_L_REG63_OFFSET 24
#define LUT_L_REG62_LEN    7
#define LUT_L_REG62_OFFSET 16
#define LUT_L_REG61_LEN    7
#define LUT_L_REG61_OFFSET 8
#define LUT_L_REG60_LEN    7
#define LUT_L_REG60_OFFSET 0

#define LUT_R_REG60_63_REG           (PAGE_SOCCODEC + 0x254) /* LUT的查找表寄存器 */
#define LUT_R_REG63_LEN    7
#define LUT_R_REG63_OFFSET 24
#define LUT_R_REG62_LEN    7
#define LUT_R_REG62_OFFSET 16
#define LUT_R_REG61_LEN    7
#define LUT_R_REG61_OFFSET 8
#define LUT_R_REG60_LEN    7
#define LUT_R_REG60_OFFSET 0

#define LUT_L_REG64_67_REG           (PAGE_SOCCODEC + 0x258) /* LUT的查找表寄存器 */
#define LUT_L_REG67_LEN    7
#define LUT_L_REG67_OFFSET 24
#define LUT_L_REG66_LEN    7
#define LUT_L_REG66_OFFSET 16
#define LUT_L_REG65_LEN    7
#define LUT_L_REG65_OFFSET 8
#define LUT_L_REG64_LEN    7
#define LUT_L_REG64_OFFSET 0

#define LUT_R_REG64_67_REG           (PAGE_SOCCODEC + 0x25C) /* LUT的查找表寄存器 */
#define LUT_R_REG67_LEN    7
#define LUT_R_REG67_OFFSET 24
#define LUT_R_REG66_LEN    7
#define LUT_R_REG66_OFFSET 16
#define LUT_R_REG65_LEN    7
#define LUT_R_REG65_OFFSET 8
#define LUT_R_REG64_LEN    7
#define LUT_R_REG64_OFFSET 0

#define CODEC_ADC_SPI1_DC_OFFSET_REG (PAGE_SOCCODEC + 0x260) /* ADC_SPAI1通路DC_OFFSET配置寄存器 */
#define ADC_SPAI1_DC_OFFSET_LEN    24
#define ADC_SPAI1_DC_OFFSET_OFFSET 0

#define CODEC_ADC_SPI2_DC_OFFSET_REG (PAGE_SOCCODEC + 0x264) /* ADC_SPAI2通路DC_OFFSET配置寄存器 */
#define ADC_SPAI2_DC_OFFSET_LEN    24
#define ADC_SPAI2_DC_OFFSET_OFFSET 0

#define CODEC_ADC_SPA1_DC_OFFSET_REG (PAGE_SOCCODEC + 0x268) /* ADC_SPAV1通路DC_OFFSET配置寄存器 */
#define ADC_SPAV1_DC_OFFSET_LEN    24
#define ADC_SPAV1_DC_OFFSET_OFFSET 0

#define CODEC_ADC_SPA2_DC_OFFSET_REG (PAGE_SOCCODEC + 0x26C) /* ADC_SPAV2通路DC_OFFSET配置寄存器 */
#define ADC_SPAV2_DC_OFFSET_LEN    24
#define ADC_SPAV2_DC_OFFSET_OFFSET 0


#define PGA_GAINOFFSET_CTRL6_REG     (PAGE_SOCCODEC + 0x27C) /* PGA GAINOFFSET配置寄存器6 */
#define ULTRA_DN_R_PGA_GAINOFFSET_LEN    8
#define ULTRA_DN_R_PGA_GAINOFFSET_OFFSET 8
#define ULTRA_DN_L_PGA_GAINOFFSET_LEN    8
#define ULTRA_DN_L_PGA_GAINOFFSET_OFFSET 0


#define ULTRA_L_DN_PGA_CTRL_REG      (PAGE_SOCCODEC + 0x280) /* ULTRA_L_DN PGA控制寄存器 */
#define ULTRA_L_DN_PGA_GAIN_LEN          8
#define ULTRA_L_DN_PGA_GAIN_OFFSET       24
#define ULTRA_L_DN_PGA_CFG_LEN           3
#define ULTRA_L_DN_PGA_CFG_OFFSET        21
#define ULTRA_L_DN_PGA_FADE_IN_LEN       5
#define ULTRA_L_DN_PGA_FADE_IN_OFFSET    16
#define ULTRA_L_DN_PGA_FADE_OUT_LEN      5
#define ULTRA_L_DN_PGA_FADE_OUT_OFFSET   11
#define ULTRA_L_DN_PGA_BYPASS_LEN        1
#define ULTRA_L_DN_PGA_BYPASS_OFFSET     10
#define ULTRA_L_DN_PGA_NOISE_EN_LEN      1
#define ULTRA_L_DN_PGA_NOISE_EN_OFFSET   9
#define ULTRA_L_DN_PGA_THRE_ID_LEN       2
#define ULTRA_L_DN_PGA_THRE_ID_OFFSET    7
#define ULTRA_L_DN_PGA_ZERO_NUM_LEN      5
#define ULTRA_L_DN_PGA_ZERO_NUM_OFFSET   2
#define ULTRA_L_DN_PGA_LINEAR_SEL_LEN    1
#define ULTRA_L_DN_PGA_LINEAR_SEL_OFFSET 1

#define ULTRA_R_DN_PGA_CTRL_REG      (PAGE_SOCCODEC + 0x284) /* ULTRA_R_DN PGA控制寄存器 */
#define ULTRA_R_DN_PGA_GAIN_LEN          8
#define ULTRA_R_DN_PGA_GAIN_OFFSET       24
#define ULTRA_R_DN_PGA_CFG_LEN           3
#define ULTRA_R_DN_PGA_CFG_OFFSET        21
#define ULTRA_R_DN_PGA_FADE_IN_LEN       5
#define ULTRA_R_DN_PGA_FADE_IN_OFFSET    16
#define ULTRA_R_DN_PGA_FADE_OUT_LEN      5
#define ULTRA_R_DN_PGA_FADE_OUT_OFFSET   11
#define ULTRA_R_DN_PGA_BYPASS_LEN        1
#define ULTRA_R_DN_PGA_BYPASS_OFFSET     10
#define ULTRA_R_DN_PGA_NOISE_EN_LEN      1
#define ULTRA_R_DN_PGA_NOISE_EN_OFFSET   9
#define ULTRA_R_DN_PGA_THRE_ID_LEN       2
#define ULTRA_R_DN_PGA_THRE_ID_OFFSET    7
#define ULTRA_R_DN_PGA_ZERO_NUM_LEN      5
#define ULTRA_R_DN_PGA_ZERO_NUM_OFFSET   2
#define ULTRA_R_DN_PGA_LINEAR_SEL_LEN    1
#define ULTRA_R_DN_PGA_LINEAR_SEL_OFFSET 1

#define DAC_SRCUP_CTRL_REG           (PAGE_SOCCODEC + 0x288) /* SRCUP控制寄存器 */
#define DACR_SRCUP_FIFO_CLR_LEN    1
#define DACR_SRCUP_FIFO_CLR_OFFSET 31
#define DACR_SRCUP_SRC_MODE_LEN    3
#define DACR_SRCUP_SRC_MODE_OFFSET 28
#define DACL_SRCUP_FIFO_CLR_LEN    1
#define DACL_SRCUP_FIFO_CLR_OFFSET 27
#define DACL_SRCUP_SRC_MODE_LEN    3
#define DACL_SRCUP_SRC_MODE_OFFSET 24
#define AU1_P2S_LOOP_LEN          2
#define AU1_P2S_LOOP_OFFSET       22
#define AU1_S2P_LOOP_LEN          2
#define AU1_S2P_LOOP_OFFSET       20
#define AU2_P2S_LOOP_LEN          2
#define AU2_P2S_LOOP_OFFSET       18
#define AU2_S2P_LOOP_LEN          2
#define AU2_S2P_LOOP_OFFSET       16

#define CIC_6STAGE_SEL_REG           (PAGE_SOCCODEC + 0x28C) /* 6阶cic选择滤波器 */
#define ADC_CIC_6SEL_LEN    2
#define ADC_CIC_6SEL_OFFSET 0

#define I2S3_CTRL1_REG               (PAGE_SOCCODEC + 0x290) /* I2S3接口控制寄存器 */
#define I2S3_4LINE_MODE_LEN    1
#define I2S3_4LINE_MODE_OFFSET 0

#define CIC_ULTRA_CTRL0_REG          (PAGE_SOCCODEC + 0x298) /* CIC_ULTRA增益控制寄存器 */
#define ADC2_CIC_DN8_ULTRA_GAIN_LEN    4
#define ADC2_CIC_DN8_ULTRA_GAIN_OFFSET 24
#define ADC2_CIC_DN4_ULTRA_GAIN_LEN    8
#define ADC2_CIC_DN4_ULTRA_GAIN_OFFSET 16
#define ADC1_CIC_DN8_ULTRA_GAIN_LEN    4
#define ADC1_CIC_DN8_ULTRA_GAIN_OFFSET 8
#define ADC1_CIC_DN4_ULTRA_GAIN_LEN    8
#define ADC1_CIC_DN4_ULTRA_GAIN_OFFSET 0

#define CIC_ULTRA_CTRL1_REG          (PAGE_SOCCODEC + 0x29C) /* CIC_ULTRA增益控制寄存器 */
#define ADC4_CIC_DN8_ULTRA_GAIN_LEN    4
#define ADC4_CIC_DN8_ULTRA_GAIN_OFFSET 24
#define ADC4_CIC_DN4_ULTRA_GAIN_LEN    8
#define ADC4_CIC_DN4_ULTRA_GAIN_OFFSET 16
#define ADC3_CIC_DN8_ULTRA_GAIN_LEN    4
#define ADC3_CIC_DN8_ULTRA_GAIN_OFFSET 8
#define ADC3_CIC_DN4_ULTRA_GAIN_LEN    8
#define ADC3_CIC_DN4_ULTRA_GAIN_OFFSET 0

#define AU0_CTRL_REG                (PAGE_SOCCODEC + 0x2A0) /* AU0控制寄存器 */
#define AU0_SPA_ADC_EN_LEN     1
#define AU0_SPA_ADC_EN_OFFSET  7
#define AU0_SPA_DAC_EN_LEN     1
#define AU0_SPA_DAC_EN_OFFSET  6
#define AU0_DAC_ULTR_EN_LEN    1
#define AU0_DAC_ULTR_EN_OFFSET 5
#define AU0_ADC_MIC3_EN_LEN    1
#define AU0_ADC_MIC3_EN_OFFSET 4
#define AU0_ADCR_EN_LEN        1
#define AU0_ADCR_EN_OFFSET     3
#define AU0_ADCL_EN_LEN        1
#define AU0_ADCL_EN_OFFSET     2
#define AU0_DACR_EN_LEN        1
#define AU0_DACR_EN_OFFSET     1
#define AU0_DACL_EN_LEN        1
#define AU0_DACL_EN_OFFSET     0

#define HP_L_CTRL0_REG               (PAGE_SOCCODEC + 0x2A4) /* HP_L控制寄存器0 */
#define HP_L_SDM_DITHER_LEN         1
#define HP_L_SDM_DITHER_OFFSET      8
#define HP_L_SDM_CALT_VLD_LEN       1
#define HP_L_SDM_CALT_VLD_OFFSET    7
#define HP_L_HBF3_BYPASS_EN_LEN     1
#define HP_L_HBF3_BYPASS_EN_OFFSET  6
#define HP_L_HBF2_BYPASS_EN_LEN     1
#define HP_L_HBF2_BYPASS_EN_OFFSET  5
#define HP_L_HBF1_BYPASS_EN_LEN     1
#define HP_L_HBF1_BYPASS_EN_OFFSET  4
#define HP_L_HBF0_BYPASS_EN_LEN     1
#define HP_L_HBF0_BYPASS_EN_OFFSET  3
#define HP_L_FIR2D_BYPASS_EN_LEN    1
#define HP_L_FIR2D_BYPASS_EN_OFFSET 2
#define HP_L_FIR2C_BYPASS_EN_LEN    1
#define HP_L_FIR2C_BYPASS_EN_OFFSET 1
#define HP_L_SRCUP_DIN_SEL_LEN      1
#define HP_L_SRCUP_DIN_SEL_OFFSET   0

#define HP_L_CTRL1_REG               (PAGE_SOCCODEC + 0x2A8) /* HP_L控制寄存器1 */
#define HP_L_DC_OFFSET_LEN    24
#define HP_L_DC_OFFSET_OFFSET 0

#define HP_R_CTRL0_REG               (PAGE_SOCCODEC + 0x2AC) /* HP_R控制寄存器0 */
#define HP_R_SDM_DITHER_LEN         1
#define HP_R_SDM_DITHER_OFFSET      8
#define HP_R_SDM_CALT_VLD_LEN       1
#define HP_R_SDM_CALT_VLD_OFFSET    7
#define HP_R_HBF3_BYPASS_EN_LEN     1
#define HP_R_HBF3_BYPASS_EN_OFFSET  6
#define HP_R_HBF2_BYPASS_EN_LEN     1
#define HP_R_HBF2_BYPASS_EN_OFFSET  5
#define HP_R_HBF1_BYPASS_EN_LEN     1
#define HP_R_HBF1_BYPASS_EN_OFFSET  4
#define HP_R_HBF0_BYPASS_EN_LEN     1
#define HP_R_HBF0_BYPASS_EN_OFFSET  3
#define HP_R_FIR2D_BYPASS_EN_LEN    1
#define HP_R_FIR2D_BYPASS_EN_OFFSET 2
#define HP_R_FIR2C_BYPASS_EN_LEN    1
#define HP_R_FIR2C_BYPASS_EN_OFFSET 1
#define HP_R_SRCUP_DIN_SEL_LEN      1
#define HP_R_SRCUP_DIN_SEL_OFFSET   0

#define HP_R_CTRL1_REG               (PAGE_SOCCODEC + 0x2B0) /* HP_R控制寄存器1 */
#define HP_R_DC_OFFSET_LEN    24
#define HP_R_DC_OFFSET_OFFSET 0

#define ULTR_ADC_CTRL0_REG           (PAGE_SOCCODEC + 0x2B4) /* ULTR_ADC控制寄存器0 */
#define ULTR_ADC_FIFO_CLR_LEN           1
#define ULTR_ADC_FIFO_CLR_OFFSET        28
#define ULTR_ADC_FIFO_AEMPTY_TH_LEN     5
#define ULTR_ADC_FIFO_AEMPTY_TH_OFFSET  20
#define ULTR_ADC_FIFO_AFULL_TH_LEN      5
#define ULTR_ADC_FIFO_AFULL_TH_OFFSET   12
#define ULTR_ADC_HPF_BYPASS_EN_LEN      1
#define ULTR_ADC_HPF_BYPASS_EN_OFFSET   11
#define ULTR_ADC_HBFVD_BYPASS_EN_LEN    1
#define ULTR_ADC_HBFVD_BYPASS_EN_OFFSET 10
#define ULTR_ADC_HBF2D_BYPASS_EN_LEN    1
#define ULTR_ADC_HBF2D_BYPASS_EN_OFFSET 9
#define ULTR_ADC_COMPD_BYPASS_EN_LEN    1
#define ULTR_ADC_COMPD_BYPASS_EN_OFFSET 8
#define ULTR_ADC_CIC_GAIN_LEN           6
#define ULTR_ADC_CIC_GAIN_OFFSET        0

#define ULTR_ADC_CTRL2_REG           (PAGE_SOCCODEC + 0x2BC) /* ULTR_ADC控制寄存器2 */
#define ULTR_ADC_DC_LEN    24
#define ULTR_ADC_DC_OFFSET 0

#define ULTR_DAC_CTRL0_REG           (PAGE_SOCCODEC + 0x2C0) /* ULTR_DAC控制寄存器0 */
#define ULTR_DAC_FIFO_CLR_LEN          1
#define ULTR_DAC_FIFO_CLR_OFFSET       16
#define ULTR_DAC_FIFO_AEMPTY_TH_LEN    5
#define ULTR_DAC_FIFO_AEMPTY_TH_OFFSET 8
#define ULTR_DAC_FIFO_AFULL_TH_LEN     5
#define ULTR_DAC_FIFO_AFULL_TH_OFFSET  0

#define ULTR_DAC_CTRL1_REG           (PAGE_SOCCODEC + 0x2C4) /* ULTR_DAC控制寄存器1 */
#define ULTR_DAC_PGA_FADE_OUT_LEN    5
#define ULTR_DAC_PGA_FADE_OUT_OFFSET 20
#define ULTR_DAC_PGA_FADE_IN_LEN     5
#define ULTR_DAC_PGA_FADE_IN_OFFSET  12
#define ULTR_DAC_PGA_GAIN_LEN        8
#define ULTR_DAC_PGA_GAIN_OFFSET     4
#define ULTR_DAC_PGA_CFG_LEN         3
#define ULTR_DAC_PGA_CFG_OFFSET      1
#define ULTR_DAC_PGA_DIN_SEL_LEN     1
#define ULTR_DAC_PGA_DIN_SEL_OFFSET  0

#define ULTR_DAC_CTRL2_REG           (PAGE_SOCCODEC + 0x2C8) /* ULTR_DAC控制寄存器2 */
#define ULTR_DAC_UP16_DIN_SEL_LEN       1
#define ULTR_DAC_UP16_DIN_SEL_OFFSET    23
#define ULTR_DAC_DIN_SEL_LEN            1
#define ULTR_DAC_DIN_SEL_OFFSET         22
#define ULTR_DAC_PGA_THRE_ID_LEN        2
#define ULTR_DAC_PGA_THRE_ID_OFFSET     20
#define ULTR_DAC_PGA_NOISE_EN_LEN       1
#define ULTR_DAC_PGA_NOISE_EN_OFFSET    19
#define ULTR_DAC_PGA_BYPASS_LEN         1
#define ULTR_DAC_PGA_BYPASS_OFFSET      18
#define ULTR_DAC_PGA_EN_LEN             1
#define ULTR_DAC_PGA_EN_OFFSET          17
#define ULTR_DAC_PGA_LINEAR_SEL_LEN     1
#define ULTR_DAC_PGA_LINEAR_SEL_OFFSET  16
#define ULTR_DAC_PGA_GAIN_OFFSET_LEN    8
#define ULTR_DAC_PGA_GAIN_OFFSET_OFFSET 8
#define ULTR_DAC_PGA_ZERO_NUM_LEN       5
#define ULTR_DAC_PGA_ZERO_NUM_OFFSET    0

#define ULTR_DAC_CTRL3_REG           (PAGE_SOCCODEC + 0x2CC) /* ULTR_DAC控制寄存器3 */
#define ULTR_DAC_DC_OFFSET_LEN           24
#define ULTR_DAC_DC_OFFSET_OFFSET        8
#define ULTR_DAC_SDM_DITHER_LEN          1
#define ULTR_DAC_SDM_DITHER_OFFSET       7
#define ULTR_DAC_SDM_CALT_VLD_LEN        1
#define ULTR_DAC_SDM_CALT_VLD_OFFSET     6
#define ULTR_DAC_UP16_HBF3_BYPASS_LEN    1
#define ULTR_DAC_UP16_HBF3_BYPASS_OFFSET 5
#define ULTR_DAC_UP16_HBF2_BYPASS_LEN    1
#define ULTR_DAC_UP16_HBF2_BYPASS_OFFSET 4
#define ULTR_DAC_UP16_HBF1_BYPASS_LEN    1
#define ULTR_DAC_UP16_HBF1_BYPASS_OFFSET 3
#define ULTR_DAC_UP16_HBF0_BYPASS_LEN    1
#define ULTR_DAC_UP16_HBF0_BYPASS_OFFSET 2
#define ULTR_DAC_DAC_FIR2L_EN_LEN        1
#define ULTR_DAC_DAC_FIR2L_EN_OFFSET     1
#define ULTR_DAC_DAC_FIR2U_EN_LEN        1
#define ULTR_DAC_DAC_FIR2U_EN_OFFSET     0

#define ULTR_DAC_CTRL4_REG           (PAGE_SOCCODEC + 0x2D0) /* ULTR_DAC控制寄存器4 */
#define ULTR_DAC_MIXER2_ZERO_NUM_LEN    5
#define ULTR_DAC_MIXER2_ZERO_NUM_OFFSET 27
#define ULTR_DAC_MIXER2_FADE_OUT_LEN    5
#define ULTR_DAC_MIXER2_FADE_OUT_OFFSET 20
#define ULTR_DAC_MIXER2_FADE_IN_LEN     5
#define ULTR_DAC_MIXER2_FADE_IN_OFFSET  12
#define ULTR_DAC_MIXER2_IN2_ID_LEN      2
#define ULTR_DAC_MIXER2_IN2_ID_OFFSET   10
#define ULTR_DAC_MIXER2_IN1_ID_LEN      2
#define ULTR_DAC_MIXER2_IN1_ID_OFFSET   8
#define ULTR_DAC_MIXER2_GAIN2_LEN       2
#define ULTR_DAC_MIXER2_GAIN2_OFFSET    6
#define ULTR_DAC_MIXER2_GAIN1_LEN       2
#define ULTR_DAC_MIXER2_GAIN1_OFFSET    4
#define ULTR_DAC_MIXER2_FADE_EN2_LEN    1
#define ULTR_DAC_MIXER2_FADE_EN2_OFFSET 3
#define ULTR_DAC_MIXER2_FADE_EN1_LEN    1
#define ULTR_DAC_MIXER2_FADE_EN1_OFFSET 2
#define ULTR_DAC_MIXER2_IN2_MUTE_LEN    1
#define ULTR_DAC_MIXER2_IN2_MUTE_OFFSET 1
#define ULTR_DAC_MIXER2_IN1_MUTE_LEN    1
#define ULTR_DAC_MIXER2_IN1_MUTE_OFFSET 0


#define ULTR_HP_CLKEN_CTRL_REG       (PAGE_SOCCODEC + 0x2D4) /* ULTR_HP_CLKEN控制寄存器 */
#define HP_R_SDM_CLKEN_LEN           1
#define HP_R_SDM_CLKEN_OFFSET        13
#define HP_R_UP16_CLKEN_LEN          1
#define HP_R_UP16_CLKEN_OFFSET       12
#define HP_R_DACLR_CLKEN_LEN         1
#define HP_R_DACLR_CLKEN_OFFSET      11
#define HP_L_SDM_CLKEN_LEN           1
#define HP_L_SDM_CLKEN_OFFSET        10
#define HP_L_UP16_CLKEN_LEN          1
#define HP_L_UP16_CLKEN_OFFSET       9
#define HP_L_DACLR_CLKEN_LEN         1
#define HP_L_DACLR_CLKEN_OFFSET      8
#define ULTR_DAC_SDM_CLKEN_LEN       1
#define ULTR_DAC_SDM_CLKEN_OFFSET    7
#define ULTR_DAC_UP16_CLKEN_LEN      1
#define ULTR_DAC_UP16_CLKEN_OFFSET   6
#define ULTR_DAC_MIXER2_CLKEN_LEN    1
#define ULTR_DAC_MIXER2_CLKEN_OFFSET 5
#define ULTR_DAC_PGA_CLKEN_LEN       1
#define ULTR_DAC_PGA_CLKEN_OFFSET    4
#define ULTR_DAC_AFIFO_CLKEN_LEN     1
#define ULTR_DAC_AFIFO_CLKEN_OFFSET  3
#define ULTR_DAC_CLKEN_LEN           1
#define ULTR_DAC_CLKEN_OFFSET        2
#define ULTR_ADC_AFIFO_CLKEN_LEN     1
#define ULTR_ADC_AFIFO_CLKEN_OFFSET  1
#define ULTR_ADC_CLKEN_LEN           1
#define ULTR_ADC_CLKEN_OFFSET        0


#define ULTR_DAC_CTRL5_REG           (PAGE_SOCCODEC + 0x2D8) /* ULTR_DAC控制寄存器5 */
#define ULTR_DAC_MIXER2_IN1_THRE_H_LEN    32
#define ULTR_DAC_MIXER2_IN1_THRE_H_OFFSET 0

#define ULTR_DAC_CTRL6_REG           (PAGE_SOCCODEC + 0x2DC) /* ULTR_DAC控制寄存器6 */
#define ULTR_DAC_MIXER2_IN1_THRE_M_LEN    32
#define ULTR_DAC_MIXER2_IN1_THRE_M_OFFSET 0

#define ULTR_DAC_CTRL7_REG           (PAGE_SOCCODEC + 0x2E0) /* ULTR_DAC控制寄存器7 */
#define ULTR_DAC_MIXER2_IN1_THRE_L_LEN    32
#define ULTR_DAC_MIXER2_IN1_THRE_L_OFFSET 0

#define ULTR_DAC_CTRL8_REG           (PAGE_SOCCODEC + 0x2E4) /* ULTR_DAC控制寄存器8 */
#define ULTR_DAC_MIXER2_IN2_THRE_H_LEN    32
#define ULTR_DAC_MIXER2_IN2_THRE_H_OFFSET 0

#define ULTR_DAC_CTRL9_REG           (PAGE_SOCCODEC + 0x2E8) /* ULTR_DAC控制寄存器9 */
#define ULTR_DAC_MIXER2_IN2_THRE_M_LEN    32
#define ULTR_DAC_MIXER2_IN2_THRE_M_OFFSET 0

#define ULTR_DAC_CTRL10_REG          (PAGE_SOCCODEC + 0x2EC) /* ULTR_DAC控制寄存器10 */
#define ULTR_DAC_MIXER2_IN2_THRE_L_LEN    32
#define ULTR_DAC_MIXER2_IN2_THRE_L_OFFSET 0

#define ULTR_HP_FS_CTRL_REG          (PAGE_SOCCODEC + 0x2F0) /* ULTR_HP_FS控制寄存器 */
#define FS_ULTR_DAC_PGA_LEN     2
#define FS_ULTR_DAC_PGA_OFFSET  4
#define FS_ULTR_DAC_FIFO_LEN    2
#define FS_ULTR_DAC_FIFO_OFFSET 2
#define FS_ULTR_ADC_FIFO_LEN    2
#define FS_ULTR_ADC_FIFO_OFFSET 0

#define ADC_DIN_SEL_CTRL_REG         (PAGE_SOCCODEC + 0x2F4) /* ADC_DIN_SEL控制寄存器 */
#define ULTR_ADC_DIN_SEL_LEN           3
#define ULTR_ADC_DIN_SEL_OFFSET        8
#define ADC4_CIC_6STAGE_AU_SEL_LEN    2
#define ADC4_CIC_6STAGE_AU_SEL_OFFSET 6
#define ADC3_CIC_6STAGE_AU_SEL_LEN    2
#define ADC3_CIC_6STAGE_AU_SEL_OFFSET 4
#define ADC2_CIC_6STAGE_AU_SEL_LEN    2
#define ADC2_CIC_6STAGE_AU_SEL_OFFSET 2
#define ADC1_CIC_6STAGE_AU_SEL_LEN    2
#define ADC1_CIC_6STAGE_AU_SEL_OFFSET 0

#define HP_SRCUP_CTRL_REG            (PAGE_SOCCODEC + 0x2F8) /* HP_SRCUP控制寄存器 */
#define HP_R_SRCUP_SRC_MODE_LEN    3
#define HP_R_SRCUP_SRC_MODE_OFFSET 16
#define HP_L_SRCUP_SRC_MODE_LEN    3
#define HP_L_SRCUP_SRC_MODE_OFFSET 12
#define FS_HP_R_SRCUP_DOUT_LEN     2
#define FS_HP_R_SRCUP_DOUT_OFFSET  10
#define FS_HP_L_SRCUP_DOUT_LEN     2
#define FS_HP_L_SRCUP_DOUT_OFFSET  8
#define FS_HP_R_SRCUP_DIN_LEN      2
#define FS_HP_R_SRCUP_DIN_OFFSET   6
#define FS_HP_L_SRCUP_DIN_LEN      2
#define FS_HP_L_SRCUP_DIN_OFFSET   4
#define HP_R_SRCUP_FIFO_CLR_LEN    1
#define HP_R_SRCUP_FIFO_CLR_OFFSET 3
#define HP_L_SRCUP_FIFO_CLR_LEN    1
#define HP_L_SRCUP_FIFO_CLR_OFFSET 2
#define HP_R_SRCUP_CLKEN_LEN       1
#define HP_R_SRCUP_CLKEN_OFFSET    1
#define HP_L_SRCUP_CLKEN_LEN       1
#define HP_L_SRCUP_CLKEN_OFFSET    0

#define ADC_ULTRA_CIC_CTRL_REG       (PAGE_SOCCODEC + 0x2FC) /* ADC_ULTRA_CIC控制寄存器 */
#define ADC_CIC_ULTRA_SEL_LEN    1
#define ADC_CIC_ULTRA_SEL_OFFSET 0

#define R_RST_CTRLEN                  (PAGE_ASPCFG + 0x0)
#define RST_EN_CODEC_N 9
#define RST_EN_AXI2TDM_N 25
#define R_RST_CTRLDIS                 (PAGE_ASPCFG + 0x4)
#define RST_DISEN_CODEC_N 9
#define RST_DISEN_AXI2TDM_N 25
#define R_GATE_EN                     (PAGE_ASPCFG + 0xC)
#define GT_CODEC_CLK 3
#define GT_AXI2TDM_CLK 30
#define R_DMA_SEL                     (PAGE_ASPCFG + 0x54)
#define PA_CLK_OUT_SEL_OFFSET 11
#define AXI2TDM_IF1_REQ_SEL_OFFSET 6
#define AXI2TDM_IF0_REQ_SEL_OFFSET 5
#define DSD_REQ_SEL_OFFSET 1
#define MAD_REQ_SEL_OFFSET 0
/* get a unused register to lock common resource */
#define RESERVED_LOCK_ADDR            (PAGE_ASPCFG + 0x90)
#define R_CODEC_DMA_SEL               (PAGE_ASPCFG + 0x218)
#define CODEC_DMA_SEL 17

#define IOC_IOMG_031                  (PAGE_AO_IOC + 0x07c)
#define IOC_IOMG_032                  (PAGE_AO_IOC + 0x080)
#define IOC_IOMG_033                  (PAGE_AO_IOC + 0x084)
#define IOC_IOMG_034                  (PAGE_AO_IOC + 0x088)
#define IOC_IOMG_059                  (PAGE_IOC + 0x0ec)
#define IOC_IOMG_060                  (PAGE_IOC + 0x0f0)
#define IOC_IOMG_061                  (PAGE_IOC + 0x0f4)
#define IOC_IOMG_062                  (PAGE_IOC + 0x0f8)
#define IOC_IOMG_015                  (PAGE_AO_IOC + 0x03c)
#define IOC_IOMG_016                  (PAGE_AO_IOC + 0x040)
#define IOC_IOMG_017                  (PAGE_AO_IOC + 0x044)
#define IOC_IOMG_018                  (PAGE_AO_IOC + 0x048)
#define IOC_IOMG_063                  (PAGE_IOC + 0x0fc)
#define IOC_IOMG_064                  (PAGE_IOC + 0x100)
#define IOC_IOMG_065                  (PAGE_IOC + 0x104)
#define IOC_IOMG_066                  (PAGE_IOC + 0x108)

#define IOC_IOMG_SE_015                (PAGE_AO_IOC + 0x73c)
#define IOC_IOMG_SE_016                (PAGE_AO_IOC + 0x740)
#define IOC_IOMG_SE_017                (PAGE_AO_IOC + 0x744)
#define IOC_IOMG_SE_018                (PAGE_AO_IOC + 0x748)
#define IOC_IOMG_SE_019                (PAGE_AO_IOC + 0x74c)
#define IOC_IOMG_SE_020                (PAGE_AO_IOC + 0x750)
#define IOC_IOMG_SE_021                (PAGE_AO_IOC + 0x754)
#define IOC_IOMG_SE_022                (PAGE_AO_IOC + 0x758)

#endif
