Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Reading design: Perger.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Perger.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Perger"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : Perger
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/Globals.vhd" into library work
Parsing package <Globals>.
Parsing package body <Globals>.
Parsing VHDL file "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/MessageFormatter.vhd" into library work
Parsing entity <MessageFormatter>.
Parsing architecture <Behavioral> of entity <messageformatter>.
Parsing VHDL file "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/UartTransmitter.vhd" into library work
Parsing entity <UartTransmitter>.
Parsing architecture <Behavioral> of entity <uarttransmitter>.
Parsing VHDL file "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/StateControl.vhd" into library work
Parsing entity <StateControl>.
Parsing architecture <Behavioral> of entity <statecontrol>.
Parsing VHDL file "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/Sender.vhd" into library work
Parsing entity <Sender>.
Parsing architecture <Behavioral> of entity <sender>.
Parsing VHDL file "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/Printer.vhd" into library work
Parsing entity <Printer>.
Parsing architecture <Behavioral> of entity <printer>.
Parsing VHDL file "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/LcdController.vhd" into library work
Parsing entity <LcdController>.
Parsing architecture <controller> of entity <lcdcontroller>.
Parsing VHDL file "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/EdgeDetector.vhd" into library work
Parsing entity <EdgeDetector>.
Parsing architecture <rtl> of entity <edgedetector>.
Parsing VHDL file "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/Debonce.vhd" into library work
Parsing entity <Debounce>.
Parsing architecture <logic> of entity <debounce>.
Parsing VHDL file "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/Perger.vhd" into library work
Parsing entity <Perger>.
Parsing architecture <Behavioral> of entity <perger>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Perger> (architecture <Behavioral>) from library <work>.

Elaborating entity <Debounce> (architecture <logic>) with generics from library <work>.

Elaborating entity <Debounce> (architecture <logic>) with generics from library <work>.

Elaborating entity <EdgeDetector> (architecture <rtl>) from library <work>.

Elaborating entity <StateControl> (architecture <Behavioral>) from library <work>.

Elaborating entity <Printer> (architecture <Behavioral>) from library <work>.

Elaborating entity <Sender> (architecture <Behavioral>) from library <work>.

Elaborating entity <UartTransmitter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <MessageFormatter> (architecture <Behavioral>) from library <work>.

Elaborating entity <LcdController> (architecture <controller>) with generics from library <work>.
WARNING:Xst:2972 - "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/Perger.vhd" line 58. All outputs of instance <g_sw_debounce[1].debounce_inst> of block <Debounce> are unconnected in block <Perger>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/Perger.vhd" line 58. All outputs of instance <g_sw_debounce[2].debounce_inst> of block <Debounce> are unconnected in block <Perger>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/Perger.vhd" line 58. All outputs of instance <g_sw_debounce[3].debounce_inst> of block <Debounce> are unconnected in block <Perger>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/Perger.vhd" line 58. All outputs of instance <g_sw_debounce[4].debounce_inst> of block <Debounce> are unconnected in block <Perger>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/Perger.vhd" line 58. All outputs of instance <g_sw_debounce[5].debounce_inst> of block <Debounce> are unconnected in block <Perger>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/Perger.vhd" line 58. All outputs of instance <g_sw_debounce[6].debounce_inst> of block <Debounce> are unconnected in block <Perger>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Perger>.
    Related source file is "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/Perger.vhd".
WARNING:Xst:647 - Input <bt_rx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/Perger.vhd" line 58: Output port <result> of the instance <g_sw_debounce[1].debounce_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/Perger.vhd" line 58: Output port <result> of the instance <g_sw_debounce[2].debounce_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/Perger.vhd" line 58: Output port <result> of the instance <g_sw_debounce[3].debounce_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/Perger.vhd" line 58: Output port <result> of the instance <g_sw_debounce[4].debounce_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/Perger.vhd" line 58: Output port <result> of the instance <g_sw_debounce[5].debounce_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/Perger.vhd" line 58: Output port <result> of the instance <g_sw_debounce[6].debounce_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/Perger.vhd" line 84: Output port <next_state> of the instance <state_control_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/Perger.vhd" line 84: Output port <alert_signal> of the instance <state_control_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Perger> synthesized.

Synthesizing Unit <Debounce_1>.
    Related source file is "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/Debonce.vhd".
        clk_freq = 20000000
        stable_time = 20
    Found 2-bit register for signal <flipflops>.
    Found 1-bit register for signal <result>.
    Found 19-bit register for signal <count>.
    Found 19-bit adder for signal <count[18]_GND_6_o_add_1_OUT> created at line 59.
    Found 19-bit comparator greater for signal <count[18]_PWR_6_o_LessThan_1_o> created at line 58
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Debounce_1> synthesized.

Synthesizing Unit <Debounce_2>.
    Related source file is "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/Debonce.vhd".
        clk_freq = 20000000
        stable_time = 50
    Found 1-bit register for signal <result>.
    Found 20-bit register for signal <count>.
    Found 2-bit register for signal <flipflops>.
    Found 20-bit adder for signal <count[19]_GND_7_o_add_1_OUT> created at line 59.
    Found 20-bit comparator greater for signal <count[19]_PWR_9_o_LessThan_1_o> created at line 58
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Debounce_2> synthesized.

Synthesizing Unit <EdgeDetector>.
    Related source file is "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/EdgeDetector.vhd".
    Found 1-bit register for signal <r1_input>.
    Found 1-bit register for signal <r0_input>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <EdgeDetector> synthesized.

Synthesizing Unit <StateControl>.
    Related source file is "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/StateControl.vhd".
    Found 1-bit register for signal <L0>.
    Found 1-bit register for signal <alert_signal>.
    Found 28-bit register for signal <idle_timer>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | receiving                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit adder for signal <idle_timer[27]_GND_9_o_add_4_OUT> created at line 61.
    Found 28-bit comparator greater for signal <n0006> created at line 53
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <StateControl> synthesized.

Synthesizing Unit <Printer>.
    Related source file is "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/Printer.vhd".
    Found 1-bit register for signal <trigger>.
    Found 8-bit register for signal <last_char>.
    Found 240-bit register for signal <internal_message_buffer>.
    Found 26-bit register for signal <key_timer>.
    Found 5-bit register for signal <char_index_internal>.
    Found 8-bit adder for signal <last_char[7]_GND_12_o_add_35_OUT> created at line 93.
    Found 6-bit adder for signal <n0740[5:0]> created at line 108.
    Found 9-bit adder for signal <BUS_0008_GND_12_o_add_50_OUT> created at line 108.
    Found 26-bit adder for signal <key_timer[25]_GND_12_o_add_337_OUT> created at line 123.
    Found 9-bit adder for signal <n0699> created at line 130.
    Found 5-bit subtractor for signal <GND_12_o_GND_12_o_sub_614_OUT<4:0>> created at line 131.
    Found 8-bit comparator lessequal for signal <n0002> created at line 41
    Found 8-bit comparator greater for signal <last_char[7]_GND_12_o_LessThan_3_o> created at line 41
    Found 8-bit comparator lessequal for signal <n0007> created at line 49
    Found 8-bit comparator greater for signal <last_char[7]_GND_12_o_LessThan_7_o> created at line 49
    Found 8-bit comparator lessequal for signal <n0012> created at line 57
    Found 8-bit comparator greater for signal <last_char[7]_GND_12_o_LessThan_11_o> created at line 57
    Found 8-bit comparator lessequal for signal <n0017> created at line 65
    Found 8-bit comparator greater for signal <last_char[7]_GND_12_o_LessThan_15_o> created at line 65
    Found 8-bit comparator lessequal for signal <n0026> created at line 76
    Found 8-bit comparator greater for signal <last_char[7]_GND_12_o_LessThan_27_o> created at line 76
    Found 8-bit comparator lessequal for signal <n0031> created at line 84
    Found 8-bit comparator greater for signal <last_char[7]_GND_12_o_LessThan_31_o> created at line 84
    Found 8-bit comparator lessequal for signal <n0036> created at line 92
    Found 8-bit comparator greater for signal <last_char[7]_GND_12_o_LessThan_35_o> created at line 92
    Found 5-bit comparator lessequal for signal <n0052> created at line 107
    Found 26-bit comparator greater for signal <key_timer[25]_PWR_25_o_LessThan_337_o> created at line 122
    Found 5-bit comparator greater for signal <GND_12_o_char_index_internal[4]_LessThan_342_o> created at line 129
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 280 D-type flip-flop(s).
	inferred  17 Comparator(s).
	inferred 513 Multiplexer(s).
Unit <Printer> synthesized.

Synthesizing Unit <Sender>.
    Related source file is "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/Sender.vhd".
    Found 1-bit register for signal <tx_start>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Sender> synthesized.

Synthesizing Unit <UartTransmitter>.
    Related source file is "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/UartTransmitter.vhd".
        clk_freq = 20000000
        baud_rate = 115200
    Found 8-bit register for signal <baud_counter>.
    Found 3-bit register for signal <bit_index>.
    Found 5-bit register for signal <byte_index>.
    Found 240-bit register for signal <tx_reg>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <tx_out>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <byte_index[4]_GND_16_o_add_10_OUT> created at line 69.
    Found 3-bit adder for signal <bit_index[2]_GND_16_o_add_15_OUT> created at line 80.
    Found 5-bit adder for signal <byte_index[4]_GND_16_o_add_22_OUT> created at line 87.
    Found 8-bit adder for signal <baud_counter[7]_GND_16_o_add_24_OUT> created at line 96.
    Found 1-bit 240-to-1 multiplexer for signal <byte_index[4]_X_12_o_Mux_11_o> created at line 69.
    Found 8-bit comparator greater for signal <n0008> created at line 58
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 257 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UartTransmitter> synthesized.

Synthesizing Unit <MessageFormatter>.
    Related source file is "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/MessageFormatter.vhd".
    Found 1-bit register for signal <display_toggle>.
    Found 240-bit register for signal <formatted_message>.
    Found 24-bit register for signal <blink_counter>.
    Found 8-bit register for signal <current_state_char>.
    Found 24-bit adder for signal <blink_counter[23]_GND_19_o_add_1_OUT> created at line 40.
    Found 9-bit adder for signal <n1018> created at line 70.
    Found 4x8-bit Read Only RAM for signal <current_state[1]_X_13_o_wide_mux_1122_OUT>
    Found 24-bit comparator greater for signal <blink_counter[23]_PWR_29_o_LessThan_1_o> created at line 39
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 273 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 922 Multiplexer(s).
Unit <MessageFormatter> synthesized.

Synthesizing Unit <LcdController>.
    Related source file is "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals-Project/Project/v1/LcdController.vhd".
        clk_freq = 20000000
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <rs>.
    Found 1-bit register for signal <rw>.
    Found 8-bit register for signal <lcd_data>.
    Found 1-bit register for signal <e>.
    Found 5-bit register for signal <ptr>.
    Found 1-bit register for signal <line>.
    Found 31-bit register for signal <clk_count>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 19                                             |
    | Inputs             | 12                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | power_up                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 31-bit adder for signal <clk_count[30]_GND_22_o_add_5_OUT> created at line 88.
    Found 8-bit adder for signal <ptr[4]_GND_22_o_add_64_OUT> created at line 165.
    Found 5-bit subtractor for signal <GND_22_o_GND_22_o_sub_100_OUT<4:0>> created at line 220.
    Found 31-bit comparator greater for signal <clk_count[30]_GND_22_o_LessThan_1_o> created at line 75
    Found 31-bit comparator greater for signal <clk_count[30]_GND_22_o_LessThan_7_o> created at line 89
    Found 31-bit comparator greater for signal <clk_count[30]_GND_22_o_LessThan_8_o> created at line 96
    Found 31-bit comparator greater for signal <clk_count[30]_GND_22_o_LessThan_9_o> created at line 100
    Found 31-bit comparator greater for signal <clk_count[30]_GND_22_o_LessThan_10_o> created at line 111
    Found 31-bit comparator greater for signal <clk_count[30]_GND_22_o_LessThan_11_o> created at line 115
    Found 31-bit comparator greater for signal <clk_count[30]_GND_22_o_LessThan_12_o> created at line 119
    Found 31-bit comparator greater for signal <clk_count[30]_GND_22_o_LessThan_13_o> created at line 123
    Found 31-bit comparator greater for signal <clk_count[30]_GND_22_o_LessThan_14_o> created at line 130
    Found 31-bit comparator greater for signal <clk_count[30]_GND_22_o_LessThan_90_o> created at line 195
    Found 31-bit comparator greater for signal <clk_count[30]_GND_22_o_LessThan_91_o> created at line 196
    Found 31-bit comparator greater for signal <clk_count[30]_GND_22_o_LessThan_92_o> created at line 198
    Found 31-bit comparator lessequal for signal <clk_count[30]_GND_22_o_LessThan_93_o> created at line 200
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
	inferred  13 Comparator(s).
	inferred  35 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <LcdController> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 19
 19-bit adder                                          : 2
 20-bit adder                                          : 1
 24-bit adder                                          : 1
 26-bit adder                                          : 1
 28-bit adder                                          : 1
 3-bit adder                                           : 1
 31-bit adder                                          : 1
 5-bit adder                                           : 1
 5-bit subtractor                                      : 2
 6-bit adder                                           : 1
 8-bit adder                                           : 4
 9-bit adder                                           : 3
# Registers                                            : 44
 1-bit register                                        : 23
 19-bit register                                       : 2
 2-bit register                                        : 3
 20-bit register                                       : 1
 24-bit register                                       : 1
 240-bit register                                      : 3
 26-bit register                                       : 1
 28-bit register                                       : 1
 3-bit register                                        : 1
 31-bit register                                       : 1
 5-bit register                                        : 3
 8-bit register                                        : 4
# Comparators                                          : 36
 19-bit comparator greater                             : 2
 20-bit comparator greater                             : 1
 24-bit comparator greater                             : 1
 26-bit comparator greater                             : 1
 28-bit comparator greater                             : 1
 31-bit comparator greater                             : 12
 31-bit comparator lessequal                           : 1
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 7
# Multiplexers                                         : 1482
 1-bit 2-to-1 multiplexer                              : 1415
 1-bit 240-to-1 multiplexer                            : 1
 26-bit 2-to-1 multiplexer                             : 6
 28-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 2
 31-bit 2-to-1 multiplexer                             : 14
 5-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 38
# FSMs                                                 : 3
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Debounce_1>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Debounce_1> synthesized (advanced).

Synthesizing (advanced) Unit <Debounce_2>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Debounce_2> synthesized (advanced).

Synthesizing (advanced) Unit <LcdController>.
The following registers are absorbed into counter <ptr>: 1 register on signal <ptr>.
Unit <LcdController> synthesized (advanced).

Synthesizing (advanced) Unit <MessageFormatter>.
The following registers are absorbed into counter <blink_counter>: 1 register on signal <blink_counter>.
INFO:Xst:3231 - The small RAM <Mram_current_state[1]_X_13_o_wide_mux_1122_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <current_state> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MessageFormatter> synthesized (advanced).

Synthesizing (advanced) Unit <UartTransmitter>.
The following registers are absorbed into counter <byte_index>: 1 register on signal <byte_index>.
Unit <UartTransmitter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 13
 26-bit adder                                          : 1
 28-bit adder                                          : 1
 3-bit adder                                           : 1
 31-bit adder                                          : 1
 5-bit subtractor                                      : 1
 6-bit adder                                           : 1
 8-bit adder                                           : 4
 9-bit adder                                           : 3
# Counters                                             : 6
 19-bit up counter                                     : 2
 20-bit up counter                                     : 1
 24-bit up counter                                     : 1
 5-bit down counter                                    : 1
 5-bit up counter                                      : 1
# Registers                                            : 874
 Flip-Flops                                            : 874
# Comparators                                          : 36
 19-bit comparator greater                             : 2
 20-bit comparator greater                             : 1
 24-bit comparator greater                             : 1
 26-bit comparator greater                             : 1
 28-bit comparator greater                             : 1
 31-bit comparator greater                             : 12
 31-bit comparator lessequal                           : 1
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 7
# Multiplexers                                         : 1480
 1-bit 2-to-1 multiplexer                              : 1415
 1-bit 240-to-1 multiplexer                            : 1
 26-bit 2-to-1 multiplexer                             : 6
 28-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 2
 31-bit 2-to-1 multiplexer                             : 14
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 38
# FSMs                                                 : 3
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <state_control_inst/FSM_0> on signal <state[1:2]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 receiving | 00
 printing  | 01
 sending   | 10
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart_transmitter_inst/FSM_1> on signal <state[1:3]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 000
 start     | 001
 data      | 010
 stop      | 011
 load_next | 100
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lcd_controller_inst/FSM_2> on signal <state[1:3]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 power_up      | 000
 initialize    | 001
 reset         | 010
 line1         | 011
 line2         | 100
 update_cursor | 101
 send          | 110
---------------------------
WARNING:Xst:1710 - FF/Latch <current_state_char_2> (without init value) has a constant value of 0 in block <MessageFormatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <current_state_char_3> (without init value) has a constant value of 0 in block <MessageFormatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <current_state_char_4> (without init value) has a constant value of 1 in block <MessageFormatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <current_state_char_5> (without init value) has a constant value of 0 in block <MessageFormatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <current_state_char_6> (without init value) has a constant value of 1 in block <MessageFormatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <current_state_char_7> (without init value) has a constant value of 0 in block <MessageFormatter>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Perger> ...

Optimizing unit <Debounce_1> ...

Optimizing unit <Debounce_2> ...

Optimizing unit <StateControl> ...

Optimizing unit <Printer> ...
WARNING:Xst:1293 - FF/Latch <internal_message_buffer_0> has a constant value of 0 in block <Printer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_1> has a constant value of 0 in block <Printer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_2> has a constant value of 0 in block <Printer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_3> has a constant value of 0 in block <Printer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_4> has a constant value of 0 in block <Printer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_5> has a constant value of 0 in block <Printer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_6> has a constant value of 0 in block <Printer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_7> has a constant value of 0 in block <Printer>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Sender> ...

Optimizing unit <UartTransmitter> ...

Optimizing unit <MessageFormatter> ...

Optimizing unit <LcdController> ...
WARNING:Xst:1710 - FF/Latch <uart_transmitter_inst/tx_reg_7> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_6> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_5> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_4> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_3> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_2> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_1> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_0> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <printer_inst/internal_message_buffer_79> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <printer_inst/internal_message_buffer_71> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <printer_inst/internal_message_buffer_63> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <printer_inst/internal_message_buffer_55> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <printer_inst/internal_message_buffer_47> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <printer_inst/internal_message_buffer_39> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <printer_inst/internal_message_buffer_31> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <printer_inst/internal_message_buffer_23> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <printer_inst/internal_message_buffer_15> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lcd_controller_inst/clk_count_30> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lcd_controller_inst/clk_count_29> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lcd_controller_inst/clk_count_28> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lcd_controller_inst/clk_count_27> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lcd_controller_inst/clk_count_26> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lcd_controller_inst/clk_count_25> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lcd_controller_inst/clk_count_24> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lcd_controller_inst/clk_count_23> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lcd_controller_inst/clk_count_22> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lcd_controller_inst/clk_count_21> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lcd_controller_inst/clk_count_20> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <printer_inst/last_char_7> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <printer_inst/internal_message_buffer_239> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <printer_inst/internal_message_buffer_231> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <printer_inst/internal_message_buffer_223> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <printer_inst/internal_message_buffer_215> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <printer_inst/internal_message_buffer_207> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <printer_inst/internal_message_buffer_199> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <printer_inst/internal_message_buffer_191> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <printer_inst/internal_message_buffer_183> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <printer_inst/internal_message_buffer_175> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <printer_inst/internal_message_buffer_167> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <printer_inst/internal_message_buffer_159> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <printer_inst/internal_message_buffer_151> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <printer_inst/internal_message_buffer_143> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <printer_inst/internal_message_buffer_135> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <printer_inst/internal_message_buffer_127> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <printer_inst/internal_message_buffer_119> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <printer_inst/internal_message_buffer_111> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <printer_inst/internal_message_buffer_103> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <printer_inst/internal_message_buffer_95> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <printer_inst/internal_message_buffer_87> has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_239> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_15> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_23> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_31> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_39> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_47> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_55> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_63> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_71> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_231> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_223> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_215> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_207> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_199> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_191> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_183> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_175> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_167> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_159> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_151> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_143> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_135> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_127> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_119> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_111> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_103> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_95> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_87> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_transmitter_inst/tx_reg_79> (without init value) has a constant value of 0 in block <Perger>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Perger, actual ratio is 30.
FlipFlop lcd_controller_inst/ptr_1 has been replicated 1 time(s)
FlipFlop lcd_controller_inst/ptr_2 has been replicated 1 time(s)
FlipFlop lcd_controller_inst/ptr_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 885
 Flip-Flops                                            : 885

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Perger.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1868
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 150
#      LUT2                        : 107
#      LUT3                        : 66
#      LUT4                        : 273
#      LUT5                        : 159
#      LUT6                        : 576
#      MUXCY                       : 305
#      MUXF7                       : 47
#      MUXF8                       : 16
#      VCC                         : 1
#      XORCY                       : 157
# FlipFlops/Latches                : 885
#      FD                          : 286
#      FDE                         : 510
#      FDR                         : 24
#      FDRE                        : 65
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 36
#      IBUF                        : 8
#      OBUF                        : 28

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             885  out of  11440     7%  
 Number of Slice LUTs:                 1341  out of   5720    23%  
    Number used as Logic:              1341  out of   5720    23%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1498
   Number with an unused Flip Flop:     613  out of   1498    40%  
   Number with an unused LUT:           157  out of   1498    10%  
   Number of fully used LUT-FF pairs:   728  out of   1498    48%  
   Number of unique control sets:        16

IO Utilization: 
 Number of IOs:                          44
 Number of bonded IOBs:                  37  out of    102    36%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 885   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.687ns (Maximum Frequency: 115.118MHz)
   Minimum input arrival time before clock: 2.698ns
   Maximum output required time after clock: 5.763ns
   Maximum combinational path delay: 5.005ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.687ns (frequency: 115.118MHz)
  Total number of paths / destination ports: 144076 / 1542
-------------------------------------------------------------------------
Delay:               8.687ns (Levels of Logic = 19)
  Source:            lcd_controller_inst/clk_count_7 (FF)
  Destination:       lcd_controller_inst/clk_count_19 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: lcd_controller_inst/clk_count_7 to lcd_controller_inst/clk_count_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.525   1.039  lcd_controller_inst/clk_count_7 (lcd_controller_inst/clk_count_7)
     LUT1:I0->O            1   0.254   0.000  lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<7>_rt (lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<7>_rt)
     MUXCY:S->O            1   0.215   0.000  lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<7> (lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<8> (lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<9> (lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<10> (lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<11> (lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<12> (lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<13> (lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<14> (lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<15> (lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<15>)
     XORCY:CI->O          17   0.206   1.639  lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_xor<16> (lcd_controller_inst/clk_count[30]_GND_22_o_add_5_OUT<16>)
     LUT5:I0->O            1   0.254   0.000  lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_14_o_lut<2> (lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_14_o_lut<2>)
     MUXCY:S->O            1   0.215   0.000  lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_14_o_cy<2> (lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_14_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_14_o_cy<3> (lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_14_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_14_o_cy<4> (lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_14_o_cy<4>)
     MUXCY:CI->O           5   0.235   1.271  lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_14_o_cy<5> (lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_14_o_cy<5>)
     LUT6:I1->O            2   0.254   0.726  lcd_controller_inst/Mmux_state[2]_X_14_o_wide_mux_107_OUT1022 (lcd_controller_inst/Mmux_state[2]_X_14_o_wide_mux_107_OUT1022)
     LUT6:I5->O           11   0.254   1.039  lcd_controller_inst/Mmux_state[2]_X_14_o_wide_mux_107_OUT1023 (lcd_controller_inst/Mmux_state[2]_X_14_o_wide_mux_107_OUT102)
     LUT2:I1->O            1   0.254   0.000  lcd_controller_inst/Mmux_state[2]_X_14_o_wide_mux_107_OUT101 (lcd_controller_inst/state[2]_X_14_o_wide_mux_107_OUT<13>)
     FDE:D                     0.074          lcd_controller_inst/clk_count_13
    ----------------------------------------
    Total                      8.687ns (2.973ns logic, 5.714ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              2.698ns (Levels of Logic = 2)
  Source:            bt_state (PAD)
  Destination:       state_control_inst/state_FSM_FFd2 (FF)
  Destination Clock: clk rising

  Data Path: bt_state to state_control_inst/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   1.042  bt_state_IBUF (led_7_OBUF)
     LUT6:I2->O            1   0.254   0.000  state_control_inst/state_FSM_FFd1-In1 (state_control_inst/state_FSM_FFd1-In)
     FD:D                      0.074          state_control_inst/state_FSM_FFd1
    ----------------------------------------
    Total                      2.698ns (1.656ns logic, 1.042ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 21 / 19
-------------------------------------------------------------------------
Offset:              5.763ns (Levels of Logic = 2)
  Source:            uart_transmitter_inst/state_FSM_FFd1 (FF)
  Destination:       led<6> (PAD)
  Source Clock:      clk rising

  Data Path: uart_transmitter_inst/state_FSM_FFd1 to led<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.525   1.326  uart_transmitter_inst/state_FSM_FFd1 (uart_transmitter_inst/state_FSM_FFd1)
     LUT3:I0->O            3   0.235   0.765  uart_transmitter_inst/tx_busy1 (led_6_OBUF)
     OBUF:I->O                 2.912          led_6_OBUF (led<6>)
    ----------------------------------------
    Total                      5.763ns (3.672ns logic, 2.091ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.005ns (Levels of Logic = 2)
  Source:            bt_state (PAD)
  Destination:       led<7> (PAD)

  Data Path: bt_state to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.765  bt_state_IBUF (led_7_OBUF)
     OBUF:I->O                 2.912          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      5.005ns (4.240ns logic, 0.765ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.687|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.15 secs
 
--> 


Total memory usage is 396320 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   99 (   0 filtered)
Number of infos    :    9 (   0 filtered)

