# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../zedboard.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../../zedboard.ip_user_files/bd/design_1/ip/design_1_axi_ahblite_bridge_0_0/sim/design_1_axi_ahblite_bridge_0_0.vhd" \

# Do not sort compile order
nosort
