\doxysection{E\+:/\+Personal/\+IT/\+Embedded/\+Stm32/\+Fire/\+Fire-\/\+Projects/21-\/\+USART-\/控制\+RGB灯/\+Libraries/\+STM32\+F10x\+\_\+\+Std\+Periph\+\_\+\+Driver/inc/stm32f10x\+\_\+dma.h File Reference}
\hypertarget{stm32f10x__dma_8h}{}\label{stm32f10x__dma_8h}\index{E:/Personal/IT/Embedded/Stm32/Fire/Fire-\/Projects/21-\/USART-\/控制RGB灯/Libraries/STM32F10x\_StdPeriph\_Driver/inc/stm32f10x\_dma.h@{E:/Personal/IT/Embedded/Stm32/Fire/Fire-\/Projects/21-\/USART-\/控制RGB灯/Libraries/STM32F10x\_StdPeriph\_Driver/inc/stm32f10x\_dma.h}}


This file contains all the functions prototypes for the DMA firmware library.  


{\ttfamily \#include "{}stm32f10x.\+h"{}}\newline
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_d_m_a___init_type_def}{DMA\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DMA Init structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___d_m_a___exported___constants_gabcab9fa1c48b148703a8f41c1d99e0c8}{IS\+\_\+\+DMA\+\_\+\+ALL\+\_\+\+PERIPH}}(PERIPH)
\item 
\#define \mbox{\hyperlink{group___d_m_a__data__transfer__direction_ga51567b748ddac277743c65c20275971a}{DMA\+\_\+\+DIR\+\_\+\+Peripheral\+DST}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___d_m_a__data__transfer__direction_ga5ce120a044359410136695a2c05df68e}{DMA\+\_\+\+DIR\+\_\+\+Peripheral\+SRC}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__data__transfer__direction_gaaad13d2b5808e32a35a2d21bcdbb2296}{IS\+\_\+\+DMA\+\_\+\+DIR}}(DIR)
\item 
\#define \mbox{\hyperlink{group___d_m_a__peripheral__incremented__mode_gaf7921ea423fb60701a091c508cd0f33a}{DMA\+\_\+\+Peripheral\+Inc\+\_\+\+Enable}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___d_m_a__peripheral__incremented__mode_ga0fe3ff9c67bec802dd239fd17c3dbd31}{DMA\+\_\+\+Peripheral\+Inc\+\_\+\+Disable}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__peripheral__incremented__mode_ga28762105b3f567c16ba79a47e68ff0fa}{IS\+\_\+\+DMA\+\_\+\+PERIPHERAL\+\_\+\+INC\+\_\+\+STATE}}(STATE)
\item 
\#define \mbox{\hyperlink{group___d_m_a__memory__incremented__mode_ga4e8cb23d039c74bbbf365d7678835bbb}{DMA\+\_\+\+Memory\+Inc\+\_\+\+Enable}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___d_m_a__memory__incremented__mode_ga795a277c997048783a383b026f19a5ab}{DMA\+\_\+\+Memory\+Inc\+\_\+\+Disable}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__memory__incremented__mode_gaa880f39d499d1e80449cf80381e4eb67}{IS\+\_\+\+DMA\+\_\+\+MEMORY\+\_\+\+INC\+\_\+\+STATE}}(STATE)
\item 
\#define \mbox{\hyperlink{group___d_m_a__peripheral__data__size_ga7577035ae4ff413164000227a8cea346}{DMA\+\_\+\+Peripheral\+Data\+Size\+\_\+\+Byte}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__peripheral__data__size_gab1988e5005ee65c261018f62866e4585}{DMA\+\_\+\+Peripheral\+Data\+Size\+\_\+\+Half\+Word}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___d_m_a__peripheral__data__size_ga516ea7a40945d8325fe73e079b245ea1}{DMA\+\_\+\+Peripheral\+Data\+Size\+\_\+\+Word}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___d_m_a__peripheral__data__size_gad7916e0ae55cdf5efdfa68a09a028037}{IS\+\_\+\+DMA\+\_\+\+PERIPHERAL\+\_\+\+DATA\+\_\+\+SIZE}}(SIZE)
\item 
\#define \mbox{\hyperlink{group___d_m_a__memory__data__size_gad6093bccb60ff9adf81e21c73c58ba17}{DMA\+\_\+\+Memory\+Data\+Size\+\_\+\+Byte}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__memory__data__size_ga74c9b4e547f5eaaf35d4fd3d01ed5741}{DMA\+\_\+\+Memory\+Data\+Size\+\_\+\+Half\+Word}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___d_m_a__memory__data__size_gaff403722a6f82d4b34c9ef306507bb98}{DMA\+\_\+\+Memory\+Data\+Size\+\_\+\+Word}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___d_m_a__memory__data__size_gac9e3748cebcb16d4ae4206d562bc804c}{IS\+\_\+\+DMA\+\_\+\+MEMORY\+\_\+\+DATA\+\_\+\+SIZE}}(SIZE)
\item 
\#define \mbox{\hyperlink{group___d_m_a__circular__normal__mode_ga36327b14c302098fbc5823ac3f1ae020}{DMA\+\_\+\+Mode\+\_\+\+Circular}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___d_m_a__circular__normal__mode_ga36400f5b5095f1102ede4760d7a5959c}{DMA\+\_\+\+Mode\+\_\+\+Normal}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__circular__normal__mode_gad88ee5030574d6a573904378fb62c7ac}{IS\+\_\+\+DMA\+\_\+\+MODE}}(MODE)~(((MODE) == \mbox{\hyperlink{group___d_m_a__circular__normal__mode_ga36327b14c302098fbc5823ac3f1ae020}{DMA\+\_\+\+Mode\+\_\+\+Circular}}) \texorpdfstring{$\vert$}{|}\texorpdfstring{$\vert$}{|} ((MODE) == \mbox{\hyperlink{group___d_m_a__circular__normal__mode_ga36400f5b5095f1102ede4760d7a5959c}{DMA\+\_\+\+Mode\+\_\+\+Normal}}))
\item 
\#define \mbox{\hyperlink{group___d_m_a__priority__level_gadccd2f8b2ac24ba4fd485dd5b9b48671}{DMA\+\_\+\+Priority\+\_\+\+Very\+High}}~((uint32\+\_\+t)0x00003000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__priority__level_gae2441c0b4d4ba9945a6f4f7d08045a8e}{DMA\+\_\+\+Priority\+\_\+\+High}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__priority__level_ga8e0d4a958f4288c6c759945789490f38}{DMA\+\_\+\+Priority\+\_\+\+Medium}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__priority__level_gaf414e0aa8dd42aee6f83f88ab6175179}{DMA\+\_\+\+Priority\+\_\+\+Low}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__priority__level_gaa1cae2ab458948511596467c87cd02b6}{IS\+\_\+\+DMA\+\_\+\+PRIORITY}}(PRIORITY)
\item 
\#define \mbox{\hyperlink{group___d_m_a__memory__to__memory_ga046a1de15235c254c0511c08cae3065a}{DMA\+\_\+\+M2\+M\+\_\+\+Enable}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__memory__to__memory_ga86e0a7076f0badd509fac6576f3b5355}{DMA\+\_\+\+M2\+M\+\_\+\+Disable}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__memory__to__memory_gae0241d6265efc45f87b113cf44e50c06}{IS\+\_\+\+DMA\+\_\+\+M2\+M\+\_\+\+STATE}}(STATE)~(((STATE) == \mbox{\hyperlink{group___d_m_a__memory__to__memory_ga046a1de15235c254c0511c08cae3065a}{DMA\+\_\+\+M2\+M\+\_\+\+Enable}}) \texorpdfstring{$\vert$}{|}\texorpdfstring{$\vert$}{|} ((STATE) == \mbox{\hyperlink{group___d_m_a__memory__to__memory_ga86e0a7076f0badd509fac6576f3b5355}{DMA\+\_\+\+M2\+M\+\_\+\+Disable}}))
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga06e83dd277e0d3e5635cf8ce8dfd6e16}{DMA\+\_\+\+IT\+\_\+\+TC}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_gadf11c572b9797e04a14b105fdc2e5f66}{DMA\+\_\+\+IT\+\_\+\+HT}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_gaf9d92649d2a0146f663ff253d8f3b59e}{DMA\+\_\+\+IT\+\_\+\+TE}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga47f6af7da302c19aba24516037d305e7}{IS\+\_\+\+DMA\+\_\+\+CONFIG\+\_\+\+IT}}(IT)~((((IT) \& 0x\+FFFFFFF1) == 0x00) \&\& ((IT) != 0x00))
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga017d35f4f6fbf5689ef39af7227bc5b0}{DMA1\+\_\+\+IT\+\_\+\+GL1}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga783532083dcc6e9752feb2e982ce7426}{DMA1\+\_\+\+IT\+\_\+\+TC1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_gaea8c98e79c8cb420c81f7380a4c8e1da}{DMA1\+\_\+\+IT\+\_\+\+HT1}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga0121b479efafe485719d14634a02d542}{DMA1\+\_\+\+IT\+\_\+\+TE1}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga183f3044b39da5e3b3c688239086f836}{DMA1\+\_\+\+IT\+\_\+\+GL2}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga14171253268d69143102594cde56b0e1}{DMA1\+\_\+\+IT\+\_\+\+TC2}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_gab2d608582c350ed00412f7a09fe10ae7}{DMA1\+\_\+\+IT\+\_\+\+HT2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga24e2ed429ff0c0b03c7fec8f4bc8bcc8}{DMA1\+\_\+\+IT\+\_\+\+TE2}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga3e71e661eb2ebab146b48b3aee5ad9b1}{DMA1\+\_\+\+IT\+\_\+\+GL3}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga37c375d4e3d681efecddc9f25c0c7bcd}{DMA1\+\_\+\+IT\+\_\+\+TC3}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga1e3b12ceb8ba5b8d129d5bdee21904de}{DMA1\+\_\+\+IT\+\_\+\+HT3}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga54e8f93512a446fcaf2b10cd92f81379}{DMA1\+\_\+\+IT\+\_\+\+TE3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga24d5f98faba722d1ab54812ee7ad8eea}{DMA1\+\_\+\+IT\+\_\+\+GL4}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga4f6dd1c5092ca262f38c8bb8a7dc2986}{DMA1\+\_\+\+IT\+\_\+\+TC4}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga1e74c117ead07f4a8749e076316cf9d0}{DMA1\+\_\+\+IT\+\_\+\+HT4}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga48c3fecb70662a786f32d5cea0a894f8}{DMA1\+\_\+\+IT\+\_\+\+TE4}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga6a8d925c490ea6e7eaf9fbceea9774f6}{DMA1\+\_\+\+IT\+\_\+\+GL5}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_gaf916fe8154ad4a956eec66ecfe0e7e36}{DMA1\+\_\+\+IT\+\_\+\+TC5}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga3ddcb696d05b414be7a533993efa849f}{DMA1\+\_\+\+IT\+\_\+\+HT5}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga7c1f1a465bd0e9755e5fbf2cd7054528}{DMA1\+\_\+\+IT\+\_\+\+TE5}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga623e986da940dbdbc4155f0c1fc4eae8}{DMA1\+\_\+\+IT\+\_\+\+GL6}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga466bad6bf0a2c115aee96d2a1e3b8ddf}{DMA1\+\_\+\+IT\+\_\+\+TC6}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga0a86890a8aa84b5c4f12f1684850fa91}{DMA1\+\_\+\+IT\+\_\+\+HT6}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga2bbf515c1154a5ad359cbd0ace724e64}{DMA1\+\_\+\+IT\+\_\+\+TE6}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga3df39a2f922a5f33ebf1ba3f1adfc15d}{DMA1\+\_\+\+IT\+\_\+\+GL7}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga17efb3180f536c295853e64e5ca508c2}{DMA1\+\_\+\+IT\+\_\+\+TC7}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga9f8a6dd7fc4978c95cbd9de63c85bc37}{DMA1\+\_\+\+IT\+\_\+\+HT7}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga1261e2bfa461a8097603b7737eb7698c}{DMA1\+\_\+\+IT\+\_\+\+TE7}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_gafe096e037c0b7cc498cdb993d32e06c5}{DMA2\+\_\+\+IT\+\_\+\+GL1}}~((uint32\+\_\+t)0x10000001)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga2b6a86186eb56749032aa18b9baff850}{DMA2\+\_\+\+IT\+\_\+\+TC1}}~((uint32\+\_\+t)0x10000002)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_gab9544576514917f9a1fcbb3100c3c2ae}{DMA2\+\_\+\+IT\+\_\+\+HT1}}~((uint32\+\_\+t)0x10000004)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga912b0a1e7104dc70d25ca1a33338b6eb}{DMA2\+\_\+\+IT\+\_\+\+TE1}}~((uint32\+\_\+t)0x10000008)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_gad1b225f7053b88eeee62e5ed1801b5c3}{DMA2\+\_\+\+IT\+\_\+\+GL2}}~((uint32\+\_\+t)0x10000010)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga174df6fdfa25046c1481ede66ff1eb6d}{DMA2\+\_\+\+IT\+\_\+\+TC2}}~((uint32\+\_\+t)0x10000020)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_gaf1cb017935477795a7bfb0d1a271e69a}{DMA2\+\_\+\+IT\+\_\+\+HT2}}~((uint32\+\_\+t)0x10000040)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga5f32004b492a225495c9c1dcd5002042}{DMA2\+\_\+\+IT\+\_\+\+TE2}}~((uint32\+\_\+t)0x10000080)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga9876a20bc7ae5ccff6d4e62a8b767070}{DMA2\+\_\+\+IT\+\_\+\+GL3}}~((uint32\+\_\+t)0x10000100)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga249abc1068e8979f52d7d867b5de5a75}{DMA2\+\_\+\+IT\+\_\+\+TC3}}~((uint32\+\_\+t)0x10000200)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_gab3c0d024e03f9fdca539710c7e528904}{DMA2\+\_\+\+IT\+\_\+\+HT3}}~((uint32\+\_\+t)0x10000400)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga2fd4ce5d7e2d67c05379f826ae1b1da6}{DMA2\+\_\+\+IT\+\_\+\+TE3}}~((uint32\+\_\+t)0x10000800)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga004761fbcd7dba2f242639b2992ada17}{DMA2\+\_\+\+IT\+\_\+\+GL4}}~((uint32\+\_\+t)0x10001000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga54b6716e82894f76c87926afe2a65f30}{DMA2\+\_\+\+IT\+\_\+\+TC4}}~((uint32\+\_\+t)0x10002000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga4aa775a2f1e10783bd43911ad65bb28b}{DMA2\+\_\+\+IT\+\_\+\+HT4}}~((uint32\+\_\+t)0x10004000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga54dfd8a41ad683f01e3103e6473a7aff}{DMA2\+\_\+\+IT\+\_\+\+TE4}}~((uint32\+\_\+t)0x10008000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga2205d7e002767d98f7aa206634374082}{DMA2\+\_\+\+IT\+\_\+\+GL5}}~((uint32\+\_\+t)0x10010000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_gaa1134531a0aeb8daeb516985562129b0}{DMA2\+\_\+\+IT\+\_\+\+TC5}}~((uint32\+\_\+t)0x10020000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga4c1e0d1572267c1d48d787009148e3ef}{DMA2\+\_\+\+IT\+\_\+\+HT5}}~((uint32\+\_\+t)0x10040000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_gad47115e9a4d0d3f5d9101097983b5525}{DMA2\+\_\+\+IT\+\_\+\+TE5}}~((uint32\+\_\+t)0x10080000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga390481b083355ed774b04f70a42f0dfb}{IS\+\_\+\+DMA\+\_\+\+CLEAR\+\_\+\+IT}}(IT)~(((((IT) \& 0x\+F0000000) == 0x00) \texorpdfstring{$\vert$}{|}\texorpdfstring{$\vert$}{|} (((IT) \& 0x\+EFF00000) == 0x00)) \&\& ((IT) != 0x00))
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_gaaafa1bd74bc5e78e276c731faa8eed22}{IS\+\_\+\+DMA\+\_\+\+GET\+\_\+\+IT}}(IT)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_gad1ac00f031065682ac125f6f9be061e6}{DMA1\+\_\+\+FLAG\+\_\+\+GL1}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_gaa9b4d1112bcfd34136007b813a11187e}{DMA1\+\_\+\+FLAG\+\_\+\+TC1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga9c806b96cfdcebddb64f70d13ad32270}{DMA1\+\_\+\+FLAG\+\_\+\+HT1}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_gae30157801ac1460dab86a8f54cfd3479}{DMA1\+\_\+\+FLAG\+\_\+\+TE1}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_gad27b8a0cf554638d78fb67a010c0419b}{DMA1\+\_\+\+FLAG\+\_\+\+GL2}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga0eff24f7e6b2b874328d531ee9315b20}{DMA1\+\_\+\+FLAG\+\_\+\+TC2}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_gae154ffd90ebaec11f9ed1be00e69f149}{DMA1\+\_\+\+FLAG\+\_\+\+HT2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga23bfb917d32a8dd5a96d343ef5f6ea46}{DMA1\+\_\+\+FLAG\+\_\+\+TE2}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_gaf3eccffb15e5b64611774b22f8b43e91}{DMA1\+\_\+\+FLAG\+\_\+\+GL3}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga0490d6c6fca12f4bcc61ef69e3fbdd93}{DMA1\+\_\+\+FLAG\+\_\+\+TC3}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga9c801c1702fcc41b74bb7397ce80a8fc}{DMA1\+\_\+\+FLAG\+\_\+\+HT3}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_gaa0b3d86f09829d0388273f0cd51698cc}{DMA1\+\_\+\+FLAG\+\_\+\+TE3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_gace751c9c8aa57b154d61865625cca25b}{DMA1\+\_\+\+FLAG\+\_\+\+GL4}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga78f2798eca161493d5dc6058f65b0f17}{DMA1\+\_\+\+FLAG\+\_\+\+TC4}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga12ad5a2c8cd9778fecf88d1dab7626d4}{DMA1\+\_\+\+FLAG\+\_\+\+HT4}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga53beafec27ed89735e83fc7577a00d39}{DMA1\+\_\+\+FLAG\+\_\+\+TE4}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga173d8dadcbf3d96911a43eedf53bd64e}{DMA1\+\_\+\+FLAG\+\_\+\+GL5}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga438d3577b5b5b6c2c0cf1008296c23bb}{DMA1\+\_\+\+FLAG\+\_\+\+TC5}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga648a2eb0b008ab009f03d207596c3cd7}{DMA1\+\_\+\+FLAG\+\_\+\+HT5}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga17b9793d2f78c683f7c48ba4f7fa2e70}{DMA1\+\_\+\+FLAG\+\_\+\+TE5}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_gab21d0196f89435f61bedd03d53edc093}{DMA1\+\_\+\+FLAG\+\_\+\+GL6}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga85276600ddf436d4f268199e0df9c54a}{DMA1\+\_\+\+FLAG\+\_\+\+TC6}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga0d594cb12f86f19c9562d82c3ca505bc}{DMA1\+\_\+\+FLAG\+\_\+\+HT6}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga231e156a0e27f7b2271ea44ca90c237d}{DMA1\+\_\+\+FLAG\+\_\+\+TE6}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga37e5e27ca5bf6f3211d2effda2ca7646}{DMA1\+\_\+\+FLAG\+\_\+\+GL7}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga327907756920f193d5d57d8cca845ad6}{DMA1\+\_\+\+FLAG\+\_\+\+TC7}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga1a7cbf9dffa4fc5ef1cedb46ea446387}{DMA1\+\_\+\+FLAG\+\_\+\+HT7}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga8b967e41e2d2dcc6d638a664f8e0900c}{DMA1\+\_\+\+FLAG\+\_\+\+TE7}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga34b82697f14e2fa9f7abeb4c43502822}{DMA2\+\_\+\+FLAG\+\_\+\+GL1}}~((uint32\+\_\+t)0x10000001)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga828c97967dbdb48d267ed0f0c4e9b8a5}{DMA2\+\_\+\+FLAG\+\_\+\+TC1}}~((uint32\+\_\+t)0x10000002)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga2264376d92756f07122883c8f3359258}{DMA2\+\_\+\+FLAG\+\_\+\+HT1}}~((uint32\+\_\+t)0x10000004)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga415793b309369076a9d797ad0757a9c1}{DMA2\+\_\+\+FLAG\+\_\+\+TE1}}~((uint32\+\_\+t)0x10000008)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_gaa646f1ffc4468931a748ecff6440d40f}{DMA2\+\_\+\+FLAG\+\_\+\+GL2}}~((uint32\+\_\+t)0x10000010)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga7da2f61b8c67923904312796fd76def3}{DMA2\+\_\+\+FLAG\+\_\+\+TC2}}~((uint32\+\_\+t)0x10000020)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_gaa4ecfdaca0509737af68143d23d0267c}{DMA2\+\_\+\+FLAG\+\_\+\+HT2}}~((uint32\+\_\+t)0x10000040)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga3d396b14851e789ad549126da55b7f3f}{DMA2\+\_\+\+FLAG\+\_\+\+TE2}}~((uint32\+\_\+t)0x10000080)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga4c56bb0c92db51e9147b122f2dff1c0a}{DMA2\+\_\+\+FLAG\+\_\+\+GL3}}~((uint32\+\_\+t)0x10000100)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga3b704db8a45d4410509f3552e8b2095f}{DMA2\+\_\+\+FLAG\+\_\+\+TC3}}~((uint32\+\_\+t)0x10000200)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga1af48c549d9aa04e8161cb8b398ef39c}{DMA2\+\_\+\+FLAG\+\_\+\+HT3}}~((uint32\+\_\+t)0x10000400)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_gacdf472c665395a07681a7d499ac0f0bb}{DMA2\+\_\+\+FLAG\+\_\+\+TE3}}~((uint32\+\_\+t)0x10000800)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga624ff69707b76813a2170e4b1e0bda71}{DMA2\+\_\+\+FLAG\+\_\+\+GL4}}~((uint32\+\_\+t)0x10001000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_gad4f76b7a22233dbb9daaad448c431165}{DMA2\+\_\+\+FLAG\+\_\+\+TC4}}~((uint32\+\_\+t)0x10002000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga3dde40e2dbcdb12e4c1a2a2b5a8b3a60}{DMA2\+\_\+\+FLAG\+\_\+\+HT4}}~((uint32\+\_\+t)0x10004000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_gac1178b804cad45fe82236dbd2c25cc64}{DMA2\+\_\+\+FLAG\+\_\+\+TE4}}~((uint32\+\_\+t)0x10008000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_gab0468b7a6e2fbdd5428da87252865623}{DMA2\+\_\+\+FLAG\+\_\+\+GL5}}~((uint32\+\_\+t)0x10010000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga5ba4dce652a1a29bedbd7d8dc35ca4ec}{DMA2\+\_\+\+FLAG\+\_\+\+TC5}}~((uint32\+\_\+t)0x10020000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga23aabf34428e04d7b46368e0b595a4d5}{DMA2\+\_\+\+FLAG\+\_\+\+HT5}}~((uint32\+\_\+t)0x10040000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_gae57659b4349d03eb70db63bb2aa40505}{DMA2\+\_\+\+FLAG\+\_\+\+TE5}}~((uint32\+\_\+t)0x10080000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga4b33e418489c9a3c9adcbdbaca93e4a3}{IS\+\_\+\+DMA\+\_\+\+CLEAR\+\_\+\+FLAG}}(FLAG)~(((((FLAG) \& 0x\+F0000000) == 0x00) \texorpdfstring{$\vert$}{|}\texorpdfstring{$\vert$}{|} (((FLAG) \& 0x\+EFF00000) == 0x00)) \&\& ((FLAG) != 0x00))
\item 
\#define \mbox{\hyperlink{group___d_m_a__flags__definition_ga98e421aa0a15fbeecb4cab3612985676}{IS\+\_\+\+DMA\+\_\+\+GET\+\_\+\+FLAG}}(FLAG)
\item 
\#define \mbox{\hyperlink{group___d_m_a___buffer___size_ga72ef4033bb3bc2cdfdbe579083b05e32}{IS\+\_\+\+DMA\+\_\+\+BUFFER\+\_\+\+SIZE}}(SIZE)~(((SIZE) $>$= 0x1) \&\& ((SIZE) $<$ 0x10000))
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___d_m_a___exported___functions_ga21ca0d50b13e502db5ab5feb484f9ece}{DMA\+\_\+\+De\+Init}} (\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Channelx)
\begin{DoxyCompactList}\small\item\em Deinitializes the DMAy Channelx registers to their default reset values. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___exported___functions_ga7c3d1b9dc041f8e5f2cfc8d5dd858278}{DMA\+\_\+\+Init}} (\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Channelx, \mbox{\hyperlink{struct_d_m_a___init_type_def}{DMA\+\_\+\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMA\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the DMAy Channelx according to the specified parameters in the DMA\+\_\+\+Init\+Struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___exported___functions_ga0f7f95f750a90a6824f4e9b6f58adc7e}{DMA\+\_\+\+Struct\+Init}} (\mbox{\hyperlink{struct_d_m_a___init_type_def}{DMA\+\_\+\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMA\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each DMA\+\_\+\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___exported___functions_ga8e7cb6b9ae5f142e2961df879cdaba65}{DMA\+\_\+\+Cmd}} (\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Channelx, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified DMAy Channelx. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___exported___functions_ga0bb60360be9cd57f96399be2f3b5eb2b}{DMA\+\_\+\+ITConfig}} (\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Channelx, uint32\+\_\+t DMA\+\_\+\+IT, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified DMAy Channelx interrupts. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___exported___functions_gade5d9e532814eaa46514cb385fdff709}{DMA\+\_\+\+Set\+Curr\+Data\+Counter}} (\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Channelx, uint16\+\_\+t Data\+Number)
\begin{DoxyCompactList}\small\item\em Sets the number of data units in the current DMAy Channelx transfer. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{group___d_m_a___exported___functions_ga511b4c402d1ff32d53f28736956cac5d}{DMA\+\_\+\+Get\+Curr\+Data\+Counter}} (\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Channelx)
\begin{DoxyCompactList}\small\item\em Returns the number of remaining data units in the current DMAy Channelx transfer. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___exported__types_ga89136caac2e14c55151f527ac02daaff}{Flag\+Status}} \mbox{\hyperlink{group___d_m_a___exported___functions_gafb30b7a891834c267eefd5d30b688a9f}{DMA\+\_\+\+Get\+Flag\+Status}} (uint32\+\_\+t DMAy\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified DMAy Channelx flag is set or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___exported___functions_ga25cdca360f309c8ceb7c206cd9ad9119}{DMA\+\_\+\+Clear\+Flag}} (uint32\+\_\+t DMAy\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Clears the DMAy Channelx\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___exported__types_ga39d4411201fb731279ad5a409b2b80d7}{ITStatus}} \mbox{\hyperlink{group___d_m_a___exported___functions_ga9287331247150fe84d03ecd7ad8adb52}{DMA\+\_\+\+Get\+ITStatus}} (uint32\+\_\+t DMAy\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified DMAy Channelx interrupt has occurred or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___exported___functions_ga91a7340e5b334a942f3eb1e05ed5f67a}{DMA\+\_\+\+Clear\+ITPending\+Bit}} (uint32\+\_\+t DMAy\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the DMAy Channelx\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file contains all the functions prototypes for the DMA firmware library. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V3.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
11-\/March-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/\+OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT 2011 STMicroelectronics\end{center} }