<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>EDDEVID</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">EDDEVID, External Debug Device ID register 0</h1><p>The EDDEVID characteristics are:</p><h2>Purpose</h2>
        <p>Provides extra information for external debuggers about features of the debug implementation.</p>
      <h2>Configuration</h2>
        <p>If ARMv8.3-DoPD is implemented, this register is in the Core power domain. If ARMv8.3-DoPD is not implemented, this register is in the Debug power domain.</p>
      <h2>Attributes</h2>
            <p>EDDEVID is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The EDDEVID bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4"><a href="#0_31">RES0</a></td><td class="lr" colspan="4"><a href="#AuxRegs_27">AuxRegs</a></td><td class="lr" colspan="16"><a href="#0_23">RES0</a></td><td class="lr" colspan="4"><a href="#DebugPower_7">DebugPower</a></td><td class="lr" colspan="4"><a href="#PCSample_3">PCSample</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="0_31">
                Bits [31:28]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="AuxRegs_27">AuxRegs, bits [27:24]
                  </h4>
          
  <p>Indicates support for Auxiliary registers. Permitted values for this field are:</p>

          <table class="valuetable"><tr><th>AuxRegs</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>None supported.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>Support for External Debug Auxiliary Control Register, <a href="ext-edacr.html">EDACR</a>.</p>
</td></tr></table>
            
  <p>All other values are reserved.</p>

          <h4 id="0_23">
                Bits [23:8]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="DebugPower_7">DebugPower, bits [7:4]
                  <div style="font-size:smaller;"><br />From Armv8.3:
                </div></h4>
          
  <p>Indicates support for the <span class="xref">ARMv8.3-DoPD</span> feature. Defined values of this field are:</p>

          <table class="valuetable"><tr><th>DebugPower</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p><span class="xref">ARMv8.3-DoPD</span> not implemented. Registers in the external debug interface register map are implemented in a mix of the Debug and Core power domains.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p><span class="xref">ARMv8.3-DoPD</span> implemented. All registers in the external debug interface register map are implemented in the Core power domain.</p>
</td></tr></table>
            
  <p><span class="xref">ARMv8.3-DoPD</span> implements the functionality added by the value <span class="binarynumber">0b0001</span>.</p>
<p>All other values are reserved.</p>

          <h4 id="0_7"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="PCSample_3">PCSample, bits [3:0]
                  </h4>
          
  <p>Indicates the level of PC Sample-based Profiling support using external debug registers. Permitted values of this field are:</p>

          <table class="valuetable"><tr><th>PCSample</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>PC Sample-based Profiling Extension is not implemented in the external debug registers space.</p>
</td></tr><tr><td class="bitfield">0b0010</td><td>
  <p>Only <a href="ext-edpcsr.html">EDPCSR</a> and <a href="ext-edcidsr.html">EDCIDSR</a> are implemented. This option is only permitted if EL3 and EL2 are not implemented.</p>
</td></tr><tr><td class="bitfield">0b0011</td><td>
  <p><a href="ext-edpcsr.html">EDPCSR</a>, <a href="ext-edcidsr.html">EDCIDSR</a>, and <a href="ext-edvidsr.html">EDVIDSR</a> are implemented.</p>
</td></tr></table>
            
  <p>All other values are reserved.</p>
<p>When <span class="xref">ARMv8.2-PCSample</span> is implemented, the only permitted value is <span class="binarynumber">0b0000</span>.</p>
<div class="note"><span class="note-header">Note</span><p><span class="xref">ARMv8.2-PCSample</span> implements the PC Sample-based Profiling Extension in the Performance Monitors register space, as indicated by the value of <a href="ext-pmdevid.html">PMDEVID</a>.PCSample.</p></div>

          <div class="text_after_fields">
    
  

    </div><h2>Accessing the EDDEVID</h2><h4>EDDEVID can be accessed through the external debug interface:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>Debug</td><td><span class="hexnumber">0xFC8</span></td><td>EDDEVID</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When ARMv8.3-DoPD is not implemented or IsCorePowered()
            accesses to this register are <span class="access_level">RO</span>.
          </li><li>Otherwise 
            accesses to this register generate an error response.
          </li></ul><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
