{
  "module_name": "cdn-dp-reg.h",
  "hash_id": "e01c88dac1cea113afb3d25c6bb9de592af9b7845580853743a87531cb3f6dd2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/rockchip/cdn-dp-reg.h",
  "human_readable_source": " \n \n\n#ifndef _CDN_DP_REG_H\n#define _CDN_DP_REG_H\n\n#include <linux/bitops.h>\n\n#define ADDR_IMEM\t\t0x10000\n#define ADDR_DMEM\t\t0x20000\n\n \n#define APB_CTRL\t\t\t0\n#define XT_INT_CTRL\t\t\t0x04\n#define MAILBOX_FULL_ADDR\t\t0x08\n#define MAILBOX_EMPTY_ADDR\t\t0x0c\n#define MAILBOX0_WR_DATA\t\t0x10\n#define MAILBOX0_RD_DATA\t\t0x14\n#define KEEP_ALIVE\t\t\t0x18\n#define VER_L\t\t\t\t0x1c\n#define VER_H\t\t\t\t0x20\n#define VER_LIB_L_ADDR\t\t\t0x24\n#define VER_LIB_H_ADDR\t\t\t0x28\n#define SW_DEBUG_L\t\t\t0x2c\n#define SW_DEBUG_H\t\t\t0x30\n#define MAILBOX_INT_MASK\t\t0x34\n#define MAILBOX_INT_STATUS\t\t0x38\n#define SW_CLK_L\t\t\t0x3c\n#define SW_CLK_H\t\t\t0x40\n#define SW_EVENTS0\t\t\t0x44\n#define SW_EVENTS1\t\t\t0x48\n#define SW_EVENTS2\t\t\t0x4c\n#define SW_EVENTS3\t\t\t0x50\n#define XT_OCD_CTRL\t\t\t0x60\n#define APB_INT_MASK\t\t\t0x6c\n#define APB_STATUS_MASK\t\t\t0x70\n\n \n#define AUDIO_SRC_CNTL\t\t\t0x30000\n#define AUDIO_SRC_CNFG\t\t\t0x30004\n#define COM_CH_STTS_BITS\t\t0x30008\n#define STTS_BIT_CH(x)\t\t\t(0x3000c + ((x) << 2))\n#define SPDIF_CTRL_ADDR\t\t\t0x3004c\n#define SPDIF_CH1_CS_3100_ADDR\t\t0x30050\n#define SPDIF_CH1_CS_6332_ADDR\t\t0x30054\n#define SPDIF_CH1_CS_9564_ADDR\t\t0x30058\n#define SPDIF_CH1_CS_12796_ADDR\t\t0x3005c\n#define SPDIF_CH1_CS_159128_ADDR\t0x30060\n#define SPDIF_CH1_CS_191160_ADDR\t0x30064\n#define SPDIF_CH2_CS_3100_ADDR\t\t0x30068\n#define SPDIF_CH2_CS_6332_ADDR\t\t0x3006c\n#define SPDIF_CH2_CS_9564_ADDR\t\t0x30070\n#define SPDIF_CH2_CS_12796_ADDR\t\t0x30074\n#define SPDIF_CH2_CS_159128_ADDR\t0x30078\n#define SPDIF_CH2_CS_191160_ADDR\t0x3007c\n#define SMPL2PKT_CNTL\t\t\t0x30080\n#define SMPL2PKT_CNFG\t\t\t0x30084\n#define FIFO_CNTL\t\t\t0x30088\n#define FIFO_STTS\t\t\t0x3008c\n\n \n#define SOURCE_PIF_WR_ADDR\t\t0x30800\n#define SOURCE_PIF_WR_REQ\t\t0x30804\n#define SOURCE_PIF_RD_ADDR\t\t0x30808\n#define SOURCE_PIF_RD_REQ\t\t0x3080c\n#define SOURCE_PIF_DATA_WR\t\t0x30810\n#define SOURCE_PIF_DATA_RD\t\t0x30814\n#define SOURCE_PIF_FIFO1_FLUSH\t\t0x30818\n#define SOURCE_PIF_FIFO2_FLUSH\t\t0x3081c\n#define SOURCE_PIF_STATUS\t\t0x30820\n#define SOURCE_PIF_INTERRUPT_SOURCE\t0x30824\n#define SOURCE_PIF_INTERRUPT_MASK\t0x30828\n#define SOURCE_PIF_PKT_ALLOC_REG\t0x3082c\n#define SOURCE_PIF_PKT_ALLOC_WR_EN\t0x30830\n#define SOURCE_PIF_SW_RESET\t\t0x30834\n\n \n \n#define SOURCE_HDTX_CAR\t\t\t0x0900\n#define SOURCE_DPTX_CAR\t\t\t0x0904\n#define SOURCE_PHY_CAR\t\t\t0x0908\n#define SOURCE_CEC_CAR\t\t\t0x090c\n#define SOURCE_CBUS_CAR\t\t\t0x0910\n#define SOURCE_PKT_CAR\t\t\t0x0918\n#define SOURCE_AIF_CAR\t\t\t0x091c\n#define SOURCE_CIPHER_CAR\t\t0x0920\n#define SOURCE_CRYPTO_CAR\t\t0x0924\n\n \n#define CM_CTRL\t\t\t\t0x0a00\n#define CM_I2S_CTRL\t\t\t0x0a04\n#define CM_SPDIF_CTRL\t\t\t0x0a08\n#define CM_VID_CTRL\t\t\t0x0a0c\n#define CM_LANE_CTRL\t\t\t0x0a10\n#define I2S_NM_STABLE\t\t\t0x0a14\n#define I2S_NCTS_STABLE\t\t\t0x0a18\n#define SPDIF_NM_STABLE\t\t\t0x0a1c\n#define SPDIF_NCTS_STABLE\t\t0x0a20\n#define NMVID_MEAS_STABLE\t\t0x0a24\n#define I2S_MEAS\t\t\t0x0a40\n#define SPDIF_MEAS\t\t\t0x0a80\n#define NMVID_MEAS\t\t\t0x0ac0\n\n \n#define BND_HSYNC2VSYNC\t\t\t0x0b00\n#define HSYNC2VSYNC_F1_L1\t\t0x0b04\n#define HSYNC2VSYNC_F2_L1\t\t0x0b08\n#define HSYNC2VSYNC_STATUS\t\t0x0b0c\n#define HSYNC2VSYNC_POL_CTRL\t\t0x0b10\n\n \n#define DP_TX_PHY_CONFIG_REG\t\t0x2000\n#define DP_TX_PHY_SW_RESET\t\t0x2004\n#define DP_TX_PHY_SCRAMBLER_SEED\t0x2008\n#define DP_TX_PHY_TRAINING_01_04\t0x200c\n#define DP_TX_PHY_TRAINING_05_08\t0x2010\n#define DP_TX_PHY_TRAINING_09_10\t0x2014\n#define TEST_COR\t\t\t0x23fc\n\n \n#define HPD_IRQ_DET_MIN_TIMER\t\t0x2100\n#define HPD_IRQ_DET_MAX_TIMER\t\t0x2104\n#define HPD_UNPLGED_DET_MIN_TIMER\t0x2108\n#define HPD_STABLE_TIMER\t\t0x210c\n#define HPD_FILTER_TIMER\t\t0x2110\n#define HPD_EVENT_MASK\t\t\t0x211c\n#define HPD_EVENT_DET\t\t\t0x2120\n\n \n#define DP_FRAMER_GLOBAL_CONFIG\t\t0x2200\n#define DP_SW_RESET\t\t\t0x2204\n#define DP_FRAMER_TU\t\t\t0x2208\n#define DP_FRAMER_PXL_REPR\t\t0x220c\n#define DP_FRAMER_SP\t\t\t0x2210\n#define AUDIO_PACK_CONTROL\t\t0x2214\n#define DP_VC_TABLE(x)\t\t\t(0x2218 + ((x) << 2))\n#define DP_VB_ID\t\t\t0x2258\n#define DP_MTPH_LVP_CONTROL\t\t0x225c\n#define DP_MTPH_SYMBOL_VALUES\t\t0x2260\n#define DP_MTPH_ECF_CONTROL\t\t0x2264\n#define DP_MTPH_ACT_CONTROL\t\t0x2268\n#define DP_MTPH_STATUS\t\t\t0x226c\n#define DP_INTERRUPT_SOURCE\t\t0x2270\n#define DP_INTERRUPT_MASK\t\t0x2274\n#define DP_FRONT_BACK_PORCH\t\t0x2278\n#define DP_BYTE_COUNT\t\t\t0x227c\n\n \n#define MSA_HORIZONTAL_0\t\t0x2280\n#define MSA_HORIZONTAL_1\t\t0x2284\n#define MSA_VERTICAL_0\t\t\t0x2288\n#define MSA_VERTICAL_1\t\t\t0x228c\n#define MSA_MISC\t\t\t0x2290\n#define STREAM_CONFIG\t\t\t0x2294\n#define AUDIO_PACK_STATUS\t\t0x2298\n#define VIF_STATUS\t\t\t0x229c\n#define PCK_STUFF_STATUS_0\t\t0x22a0\n#define PCK_STUFF_STATUS_1\t\t0x22a4\n#define INFO_PACK_STATUS\t\t0x22a8\n#define RATE_GOVERNOR_STATUS\t\t0x22ac\n#define DP_HORIZONTAL\t\t\t0x22b0\n#define DP_VERTICAL_0\t\t\t0x22b4\n#define DP_VERTICAL_1\t\t\t0x22b8\n#define DP_BLOCK_SDP\t\t\t0x22bc\n\n \n#define DPTX_LANE_EN\t\t\t0x2300\n#define DPTX_ENHNCD\t\t\t0x2304\n#define DPTX_INT_MASK\t\t\t0x2308\n#define DPTX_INT_STATUS\t\t\t0x230c\n\n \n#define DP_AUX_HOST_CONTROL\t\t0x2800\n#define DP_AUX_INTERRUPT_SOURCE\t\t0x2804\n#define DP_AUX_INTERRUPT_MASK\t\t0x2808\n#define DP_AUX_SWAP_INVERSION_CONTROL\t0x280c\n#define DP_AUX_SEND_NACK_TRANSACTION\t0x2810\n#define DP_AUX_CLEAR_RX\t\t\t0x2814\n#define DP_AUX_CLEAR_TX\t\t\t0x2818\n#define DP_AUX_TIMER_STOP\t\t0x281c\n#define DP_AUX_TIMER_CLEAR\t\t0x2820\n#define DP_AUX_RESET_SW\t\t\t0x2824\n#define DP_AUX_DIVIDE_2M\t\t0x2828\n#define DP_AUX_TX_PREACHARGE_LENGTH\t0x282c\n#define DP_AUX_FREQUENCY_1M_MAX\t\t0x2830\n#define DP_AUX_FREQUENCY_1M_MIN\t\t0x2834\n#define DP_AUX_RX_PRE_MIN\t\t0x2838\n#define DP_AUX_RX_PRE_MAX\t\t0x283c\n#define DP_AUX_TIMER_PRESET\t\t0x2840\n#define DP_AUX_NACK_FORMAT\t\t0x2844\n#define DP_AUX_TX_DATA\t\t\t0x2848\n#define DP_AUX_RX_DATA\t\t\t0x284c\n#define DP_AUX_TX_STATUS\t\t0x2850\n#define DP_AUX_RX_STATUS\t\t0x2854\n#define DP_AUX_RX_CYCLE_COUNTER\t\t0x2858\n#define DP_AUX_MAIN_STATES\t\t0x285c\n#define DP_AUX_MAIN_TIMER\t\t0x2860\n#define DP_AUX_AFE_OUT\t\t\t0x2864\n\n \n#define CRYPTO_HDCP_REVISION\t\t0x5800\n#define HDCP_CRYPTO_CONFIG\t\t0x5804\n#define CRYPTO_INTERRUPT_SOURCE\t\t0x5808\n#define CRYPTO_INTERRUPT_MASK\t\t0x580c\n#define CRYPTO22_CONFIG\t\t\t0x5818\n#define CRYPTO22_STATUS\t\t\t0x581c\n#define SHA_256_DATA_IN\t\t\t0x583c\n#define SHA_256_DATA_OUT_(x)\t\t(0x5850 + ((x) << 2))\n#define AES_32_KEY_(x)\t\t\t(0x5870 + ((x) << 2))\n#define AES_32_DATA_IN\t\t\t0x5880\n#define AES_32_DATA_OUT_(x)\t\t(0x5884 + ((x) << 2))\n#define CRYPTO14_CONFIG\t\t\t0x58a0\n#define CRYPTO14_STATUS\t\t\t0x58a4\n#define CRYPTO14_PRNM_OUT\t\t0x58a8\n#define CRYPTO14_KM_0\t\t\t0x58ac\n#define CRYPTO14_KM_1\t\t\t0x58b0\n#define CRYPTO14_AN_0\t\t\t0x58b4\n#define CRYPTO14_AN_1\t\t\t0x58b8\n#define CRYPTO14_YOUR_KSV_0\t\t0x58bc\n#define CRYPTO14_YOUR_KSV_1\t\t0x58c0\n#define CRYPTO14_MI_0\t\t\t0x58c4\n#define CRYPTO14_MI_1\t\t\t0x58c8\n#define CRYPTO14_TI_0\t\t\t0x58cc\n#define CRYPTO14_KI_0\t\t\t0x58d0\n#define CRYPTO14_KI_1\t\t\t0x58d4\n#define CRYPTO14_BLOCKS_NUM\t\t0x58d8\n#define CRYPTO14_KEY_MEM_DATA_0\t\t0x58dc\n#define CRYPTO14_KEY_MEM_DATA_1\t\t0x58e0\n#define CRYPTO14_SHA1_MSG_DATA\t\t0x58e4\n#define CRYPTO14_SHA1_V_VALUE_(x)\t(0x58e8 + ((x) << 2))\n#define TRNG_CTRL\t\t\t0x58fc\n#define TRNG_DATA_RDY\t\t\t0x5900\n#define TRNG_DATA\t\t\t0x5904\n\n \n#define HDCP_REVISION\t\t\t0x60000\n#define INTERRUPT_SOURCE\t\t0x60004\n#define INTERRUPT_MASK\t\t\t0x60008\n#define HDCP_CIPHER_CONFIG\t\t0x6000c\n#define AES_128_KEY_0\t\t\t0x60010\n#define AES_128_KEY_1\t\t\t0x60014\n#define AES_128_KEY_2\t\t\t0x60018\n#define AES_128_KEY_3\t\t\t0x6001c\n#define AES_128_RANDOM_0\t\t0x60020\n#define AES_128_RANDOM_1\t\t0x60024\n#define CIPHER14_KM_0\t\t\t0x60028\n#define CIPHER14_KM_1\t\t\t0x6002c\n#define CIPHER14_STATUS\t\t\t0x60030\n#define CIPHER14_RI_PJ_STATUS\t\t0x60034\n#define CIPHER_MODE\t\t\t0x60038\n#define CIPHER14_AN_0\t\t\t0x6003c\n#define CIPHER14_AN_1\t\t\t0x60040\n#define CIPHER22_AUTH\t\t\t0x60044\n#define CIPHER14_R0_DP_STATUS\t\t0x60048\n#define CIPHER14_BOOTSTRAP\t\t0x6004c\n\n#define DPTX_FRMR_DATA_CLK_RSTN_EN\tBIT(11)\n#define DPTX_FRMR_DATA_CLK_EN\t\tBIT(10)\n#define DPTX_PHY_DATA_RSTN_EN\t\tBIT(9)\n#define DPTX_PHY_DATA_CLK_EN\t\tBIT(8)\n#define DPTX_PHY_CHAR_RSTN_EN\t\tBIT(7)\n#define DPTX_PHY_CHAR_CLK_EN\t\tBIT(6)\n#define SOURCE_AUX_SYS_CLK_RSTN_EN\tBIT(5)\n#define SOURCE_AUX_SYS_CLK_EN\t\tBIT(4)\n#define DPTX_SYS_CLK_RSTN_EN\t\tBIT(3)\n#define DPTX_SYS_CLK_EN\t\t\tBIT(2)\n#define CFG_DPTX_VIF_CLK_RSTN_EN\tBIT(1)\n#define CFG_DPTX_VIF_CLK_EN\t\tBIT(0)\n\n#define SOURCE_PHY_RSTN_EN\t\tBIT(1)\n#define SOURCE_PHY_CLK_EN\t\tBIT(0)\n\n#define SOURCE_PKT_SYS_RSTN_EN\t\tBIT(3)\n#define SOURCE_PKT_SYS_CLK_EN\t\tBIT(2)\n#define SOURCE_PKT_DATA_RSTN_EN\t\tBIT(1)\n#define SOURCE_PKT_DATA_CLK_EN\t\tBIT(0)\n\n#define SPDIF_CDR_CLK_RSTN_EN\t\tBIT(5)\n#define SPDIF_CDR_CLK_EN\t\tBIT(4)\n#define SOURCE_AIF_SYS_RSTN_EN\t\tBIT(3)\n#define SOURCE_AIF_SYS_CLK_EN\t\tBIT(2)\n#define SOURCE_AIF_CLK_RSTN_EN\t\tBIT(1)\n#define SOURCE_AIF_CLK_EN\t\tBIT(0)\n\n#define SOURCE_CIPHER_SYSTEM_CLK_RSTN_EN\tBIT(3)\n#define SOURCE_CIPHER_SYS_CLK_EN\t\tBIT(2)\n#define SOURCE_CIPHER_CHAR_CLK_RSTN_EN\t\tBIT(1)\n#define SOURCE_CIPHER_CHAR_CLK_EN\t\tBIT(0)\n\n#define SOURCE_CRYPTO_SYS_CLK_RSTN_EN\tBIT(1)\n#define SOURCE_CRYPTO_SYS_CLK_EN\tBIT(0)\n\n#define APB_IRAM_PATH\t\t\tBIT(2)\n#define APB_DRAM_PATH\t\t\tBIT(1)\n#define APB_XT_RESET\t\t\tBIT(0)\n\n#define MAILBOX_INT_MASK_BIT\t\tBIT(1)\n#define PIF_INT_MASK_BIT\t\tBIT(0)\n#define ALL_INT_MASK\t\t\t3\n\n \n#define MB_OPCODE_ID\t\t\t0\n#define MB_MODULE_ID\t\t\t1\n#define MB_SIZE_MSB_ID\t\t\t2\n#define MB_SIZE_LSB_ID\t\t\t3\n#define MB_DATA_ID\t\t\t4\n\n#define MB_MODULE_ID_DP_TX\t\t0x01\n#define MB_MODULE_ID_HDCP_TX\t\t0x07\n#define MB_MODULE_ID_HDCP_RX\t\t0x08\n#define MB_MODULE_ID_HDCP_GENERAL\t0x09\n#define MB_MODULE_ID_GENERAL\t\t0x0a\n\n \n#define GENERAL_MAIN_CONTROL            0x01\n#define GENERAL_TEST_ECHO               0x02\n#define GENERAL_BUS_SETTINGS            0x03\n#define GENERAL_TEST_ACCESS             0x04\n\n#define DPTX_SET_POWER_MNG\t\t\t0x00\n#define DPTX_SET_HOST_CAPABILITIES\t\t0x01\n#define DPTX_GET_EDID\t\t\t\t0x02\n#define DPTX_READ_DPCD\t\t\t\t0x03\n#define DPTX_WRITE_DPCD\t\t\t\t0x04\n#define DPTX_ENABLE_EVENT\t\t\t0x05\n#define DPTX_WRITE_REGISTER\t\t\t0x06\n#define DPTX_READ_REGISTER\t\t\t0x07\n#define DPTX_WRITE_FIELD\t\t\t0x08\n#define DPTX_TRAINING_CONTROL\t\t\t0x09\n#define DPTX_READ_EVENT\t\t\t\t0x0a\n#define DPTX_READ_LINK_STAT\t\t\t0x0b\n#define DPTX_SET_VIDEO\t\t\t\t0x0c\n#define DPTX_SET_AUDIO\t\t\t\t0x0d\n#define DPTX_GET_LAST_AUX_STAUS\t\t\t0x0e\n#define DPTX_SET_LINK_BREAK_POINT\t\t0x0f\n#define DPTX_FORCE_LANES\t\t\t0x10\n#define DPTX_HPD_STATE\t\t\t\t0x11\n\n#define FW_STANDBY\t\t\t\t0\n#define FW_ACTIVE\t\t\t\t1\n\n#define DPTX_EVENT_ENABLE_HPD\t\t\tBIT(0)\n#define DPTX_EVENT_ENABLE_TRAINING\t\tBIT(1)\n\n#define LINK_TRAINING_NOT_ACTIVE\t\t0\n#define LINK_TRAINING_RUN\t\t\t1\n#define LINK_TRAINING_RESTART\t\t\t2\n\n#define CONTROL_VIDEO_IDLE\t\t\t0\n#define CONTROL_VIDEO_VALID\t\t\t1\n\n#define TU_CNT_RST_EN\t\t\t\tBIT(15)\n#define VIF_BYPASS_INTERLACE\t\t\tBIT(13)\n#define INTERLACE_FMT_DET\t\t\tBIT(12)\n#define INTERLACE_DTCT_WIN\t\t\t0x20\n\n#define DP_FRAMER_SP_INTERLACE_EN\t\tBIT(2)\n#define DP_FRAMER_SP_HSP\t\t\tBIT(1)\n#define DP_FRAMER_SP_VSP\t\t\tBIT(0)\n\n \n#define AUX_HOST_INVERT\t\t\t\t3\n#define\tFAST_LT_SUPPORT\t\t\t\t1\n#define FAST_LT_NOT_SUPPORT\t\t\t0\n#define LANE_MAPPING_NORMAL\t\t\t0x1b\n#define LANE_MAPPING_FLIPPED\t\t\t0xe4\n#define ENHANCED\t\t\t\t1\n#define SCRAMBLER_EN\t\t\t\tBIT(4)\n\n#define\tFULL_LT_STARTED\t\t\t\tBIT(0)\n#define FASE_LT_STARTED\t\t\t\tBIT(1)\n#define CLK_RECOVERY_FINISHED\t\t\tBIT(2)\n#define EQ_PHASE_FINISHED\t\t\tBIT(3)\n#define FASE_LT_START_FINISHED\t\t\tBIT(4)\n#define CLK_RECOVERY_FAILED\t\t\tBIT(5)\n#define EQ_PHASE_FAILED\t\t\t\tBIT(6)\n#define FASE_LT_FAILED\t\t\t\tBIT(7)\n\n#define DPTX_HPD_EVENT\t\t\t\tBIT(0)\n#define DPTX_TRAINING_EVENT\t\t\tBIT(1)\n#define HDCP_TX_STATUS_EVENT\t\t\tBIT(4)\n#define HDCP2_TX_IS_KM_STORED_EVENT\t\tBIT(5)\n#define HDCP2_TX_STORE_KM_EVENT\t\t\tBIT(6)\n#define HDCP_TX_IS_RECEIVER_ID_VALID_EVENT\tBIT(7)\n\n#define TU_SIZE\t\t\t\t\t30\n#define CDN_DP_MAX_LINK_RATE\t\t\tDP_LINK_BW_5_4\n\n \n#define AUDIO_PACK_EN\t\t\t\tBIT(8)\n#define SAMPLING_FREQ(x)\t\t\t(((x) & 0xf) << 16)\n#define ORIGINAL_SAMP_FREQ(x)\t\t\t(((x) & 0xf) << 24)\n#define SYNC_WR_TO_CH_ZERO\t\t\tBIT(1)\n#define I2S_DEC_START\t\t\t\tBIT(1)\n#define AUDIO_SW_RST\t\t\t\tBIT(0)\n#define SMPL2PKT_EN\t\t\t\tBIT(1)\n#define MAX_NUM_CH(x)\t\t\t\t(((x) & 0x1f) - 1)\n#define NUM_OF_I2S_PORTS(x)\t\t\t((((x) / 2 - 1) & 0x3) << 5)\n#define AUDIO_TYPE_LPCM\t\t\t\t(2 << 7)\n#define CFG_SUB_PCKT_NUM(x)\t\t\t((((x) - 1) & 0x7) << 11)\n#define AUDIO_CH_NUM(x)\t\t\t\t((((x) - 1) & 0x1f) << 2)\n#define TRANS_SMPL_WIDTH_16\t\t\t0\n#define TRANS_SMPL_WIDTH_24\t\t\tBIT(11)\n#define TRANS_SMPL_WIDTH_32\t\t\t(2 << 11)\n#define I2S_DEC_PORT_EN(x)\t\t\t(((x) & 0xf) << 17)\n#define SPDIF_ENABLE\t\t\t\tBIT(21)\n#define SPDIF_AVG_SEL\t\t\t\tBIT(20)\n#define SPDIF_JITTER_BYPASS\t\t\tBIT(19)\n#define SPDIF_FIFO_MID_RANGE(x)\t\t\t(((x) & 0xff) << 11)\n#define SPDIF_JITTER_THRSH(x)\t\t\t(((x) & 0xff) << 3)\n#define SPDIF_JITTER_AVG_WIN(x)\t\t\t((x) & 0x7)\n\n \n#define LANE_REF_CYC\t\t\t\t0x8000\n\nenum voltage_swing_level {\n\tVOLTAGE_LEVEL_0,\n\tVOLTAGE_LEVEL_1,\n\tVOLTAGE_LEVEL_2,\n\tVOLTAGE_LEVEL_3,\n};\n\nenum pre_emphasis_level {\n\tPRE_EMPHASIS_LEVEL_0,\n\tPRE_EMPHASIS_LEVEL_1,\n\tPRE_EMPHASIS_LEVEL_2,\n\tPRE_EMPHASIS_LEVEL_3,\n};\n\nenum pattern_set {\n\tPTS1\t\t= BIT(0),\n\tPTS2\t\t= BIT(1),\n\tPTS3\t\t= BIT(2),\n\tPTS4\t\t= BIT(3),\n\tDP_NONE\t\t= BIT(4)\n};\n\nenum vic_color_depth {\n\tBCS_6 = 0x1,\n\tBCS_8 = 0x2,\n\tBCS_10 = 0x4,\n\tBCS_12 = 0x8,\n\tBCS_16 = 0x10,\n};\n\nenum vic_bt_type {\n\tBT_601 = 0x0,\n\tBT_709 = 0x1,\n};\n\nvoid cdn_dp_clock_reset(struct cdn_dp_device *dp);\n\nvoid cdn_dp_set_fw_clk(struct cdn_dp_device *dp, unsigned long clk);\nint cdn_dp_load_firmware(struct cdn_dp_device *dp, const u32 *i_mem,\n\t\t\t u32 i_size, const u32 *d_mem, u32 d_size);\nint cdn_dp_set_firmware_active(struct cdn_dp_device *dp, bool enable);\nint cdn_dp_set_host_cap(struct cdn_dp_device *dp, u8 lanes, bool flip);\nint cdn_dp_event_config(struct cdn_dp_device *dp);\nu32 cdn_dp_get_event(struct cdn_dp_device *dp);\nint cdn_dp_get_hpd_status(struct cdn_dp_device *dp);\nint cdn_dp_dpcd_write(struct cdn_dp_device *dp, u32 addr, u8 value);\nint cdn_dp_dpcd_read(struct cdn_dp_device *dp, u32 addr, u8 *data, u16 len);\nint cdn_dp_get_edid_block(void *dp, u8 *edid,\n\t\t\t  unsigned int block, size_t length);\nint cdn_dp_train_link(struct cdn_dp_device *dp);\nint cdn_dp_set_video_status(struct cdn_dp_device *dp, int active);\nint cdn_dp_config_video(struct cdn_dp_device *dp);\nint cdn_dp_audio_stop(struct cdn_dp_device *dp, struct audio_info *audio);\nint cdn_dp_audio_mute(struct cdn_dp_device *dp, bool enable);\nint cdn_dp_audio_config(struct cdn_dp_device *dp, struct audio_info *audio);\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}