# Radix-4 Booth Multiplier ğŸš€

## ğŸ“Œ Project Overview

This project implements a Radix-4 Booth Multiplier using Verilog RTL. The Booth algorithm improves multiplication efficiency by reducing the number of partial products, making it highly suitable for high-speed digital systems and VLSI applications.

## ğŸ”‘ Key Features

âœ”ï¸ Radix-4 Booth encoding for efficient multiplication

âœ”ï¸ RTL-level implementation in Verilog

âœ”ï¸ Testbench for functional verification

âœ”ï¸ Optimized for reduced computation cycles compared to traditional methods

## ğŸ¯ Learning Outcomes

Stronger understanding of Boothâ€™s algorithm

Practical exposure to digital arithmetic design

RTL design, simulation, and verification skills

## ğŸ™ Acknowledgment

Special thanks to our guide Dr. Vikas Maheshwari for his mentorship and valuable insights throughout the project.

## ğŸ“‚ Repository Contents

radix4_booth_multiplier.v â†’ RTL design

Simulation waveforms and results

## Vivado Implementation  : 

<img width="1920" height="1200" alt="Screenshot (926)" src="https://github.com/user-attachments/assets/4c930a80-053d-402c-84d7-7bd983647bb7" />

<img width="1920" height="1200" alt="Screenshot (927)" src="https://github.com/user-attachments/assets/d4fce365-a0a4-48ed-959a-a4c137e4045b" />

<img width="1920" height="1200" alt="Screenshot (928)" src="https://github.com/user-attachments/assets/7f593733-dfea-4298-98bc-56bc25c6a0cf" />

<img width="1920" height="1200" alt="Screenshot (929)" src="https://github.com/user-attachments/assets/d94ccd9d-e91d-420b-8061-c4e09ad9894a" />

<img width="1920" height="1200" alt="Screenshot (930)" src="https://github.com/user-attachments/assets/286df6fa-e82b-44b1-98dc-34fb2285bab8" />

<img width="1920" height="1200" alt="Screenshot (931)" src="https://github.com/user-attachments/assets/089c1484-c1a4-4ff9-805e-9aa9281c3b27" />

<img width="1920" height="1200" alt="Screenshot (932)" src="https://github.com/user-attachments/assets/6b39aa49-64bc-4c69-95fa-704ff32d866c" />

<img width="1920" height="1200" alt="Screenshot (934)" src="https://github.com/user-attachments/assets/a43833aa-02e7-4cd1-a652-f3a91602dd19" />

<img width="1920" height="1200" alt="Screenshot (936)" src="https://github.com/user-attachments/assets/0c033dcf-1397-4bc0-84c4-f79d4b18bb4f" />

<img width="1920" height="1200" alt="Screenshot (933)" src="https://github.com/user-attachments/assets/a34f6cfe-ca72-46bc-a9b2-c274cca46f25" />

## Contact Me :
www.linkedin.com/in/
jagadeesh-bathula-246aba300
Vanity URL name





