======================================================
RTLCompiler invoked with options:
======================================================
-2000 -main work.top  -free_mem -hdl verilog  -infer_mem precision  -sv -flatten_or 0  -infer_rom -flatten_and 0  -no_drc -out_dir C:/Verilog_Projects/S2015_practice/Trivium/pres/project_1_impl_1//rtlc.out  -thr_opt -fsm_opt -force_all -allow_UFO -allow_FSW -xprobe -allow_WFU -rtlplus -no_radtolerant -allow_VAC -tech_map -one_hot_enc -allow_GSD -xor_eq_opt -allow_4ST -max_count 10000  -allow_IFC -if_to_case -allow_ISL -new_ram_flow -res_share -pipe_flow -allow_MDR -allow_FRN -allow_CVD -no_add3_opt -rom_casexz -if_els_if_mod -infer_nary_op -infer_counter 2  -dfa_cp_opt -lib_map_file C:/Verilog_Projects/S2015_practice/Trivium/pres/project_1_impl_1//.jaguarc  -loopset_opt -reg_ctrl_opt -pri_enc_opt -ctrl_mux_flat never  -driver_pid 684@cfdjfccjkh  -allow_IPC -std_generate_name -max_loop_cnt 5000  -enable_eval_free -log_mux_merge -fsm_stg_opt -exemplar_eval 1  -use_enable_dff -fast_partition -dc_onset_opt -disable_opt -msgpipefdr 1956  -new_mux_flow -no_addbuf_opt -enable_stmt_opt -infer_swp_ram -lower_enum_break 5  -muxnn_decomp -exemplar_best -xdbpipefdr 1604  -thru_reg_or_opt -case_sel_opt -mux_factor_opt -vecwriteopt -ccp_extended -msgpipefdw 1256  -muxnn_cond_opt -disable_incr -pconst_prop -implicit_state binary  -upper_enum_break 800  -use_sync_dff -latch_mux_opt -muxf_costing -concat_transform -inline_flatten_proc -xdbpipefdw 2080  -infer_priority_dff -max_mesg_count 10000  -smart_rmv_gendh -encoding_style auto  -fsm_bin_heur_one -new_partsel_flow -preserve_mults -cross_hier_mem -extended_iftocase -translucent_ps -case_to_shifter -mux_anded_sel_opt -new_or_simplify -legalize_module_names -enable_expr_node_del -state_space_opt -shifter_trans_opt -crtl_case_path 2  -aggressive_rom -mux_data_path_opt -no_init_val_honour -shifter_pattern_opt -disable_dumps -fpga_technology proasic3  -barrel_shifter_opt -fsm_opt_thru_hier -muxnn_data_push -cdfg_sweep_opt -no_cross_share -xilinx_tech_map -hdl_array_name_style %s(%d)  -enable_size_check -fsm_opt_thru_func -acceptance_level medium  -new_instance_naming -new_mux_costing -enable_time_support -prune_unread_donodes -infer_var_shifters -localblock_hierref -bundle_instances -preserve_name_case -relaxed_mem_checks -res_share_mux_opt -bind_mem_instances -lattice_ifelseif_flow -new_xilinx_retiming -optimized_vector_read -create_write_pri_for_mem -ctrl_sub_prog_flat 1024  -enable_div_macro_opt -compile_celldefines -extended_uncons_port -dual_edge_ff_support -memory_opt_switch -enable_BHV_messages -expanded_hier_control -aggressive_cse -generic_shine_thru -gnd_hanging_terminals -state_table_threshold 40  -dont_infer_sel_counters -enable_res_share_comm -enable_case_pragmas -stop_hetro_sharing -infer_syncsetreset_mem -enhanced_messaging -enable_attrb_string_info -show_all_elab_errors -case_const_sel_opt -infer_syncasync_mem -aggressive_ram_flow -do_expression_tree_opt -if_else_if_for_condasgn -set_evaluated_return_size -share_mutex_read_ports -mux_data_path_modgen_l3 -do_size_based_sorting -omit_const_port_for_func -allow_twod_to_oned_memories -allow_neg_range_for_leaf_type -mux_factor_sel_cone_opt -allow_multi_fanout_chier -precision_port_style -res_share_over_counter -across_blk_rom_inference -aggressive_if2case -enable_unconstrained_port -omit_const_port_for_proc -enable_new_div_macro_opt -simple_vecwrite_impl -share_const_port_func -support_initial_block -block_defparam_support -infer_latch_from_condops -fsm_thru_unique_funcs -do_common_input_extraction -mux_data_path_merg_cone_tune -evaluate_decls_in_generates -no_flatten_dummy_hierarchies -mux_data_path_bufinv_repl -no_aggressive_sync_en_ff -disable_module_body_freeing -case_to_shifter_constants -support_mult_sync_csa -infer_enable_across_blocks -retain_bbox_param_value_type -aggressive_mux_factor_opt -partial_sanity_for_techcells -enhanced_cross_share_flow -dont_bubble_comparator_inverter -disable_svassigncheck 
======================================================
