<p><a href="https://www.google.cat/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwj8g4v-qPjnAhUgJjQIHVHvBAgQFjADegQICBAB&usg=AOvVaw1NDnnqmlPQ_CAdsj1QENyQ">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farshid</a></p>
<p><a href="https://www.google.cat/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwj8g4v-qPjnAhUgJjQIHVHvBAgQFjADegQICBAB&usg=AOvVaw1NDnnqmlPQ_CAdsj1QENyQ">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farshid</a></p>
<p><a href="https://www.google.cat/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwj8g4v-qPjnAhUgJjQIHVHvBAgQFjADegQICBAB&usg=AOvVaw1NDnnqmlPQ_CAdsj1QENyQ">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farshid</a></p>
<p><a href="https://www.google.cat/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwj8g4v-qPjnAhUgJjQIHVHvBAgQFjAJegQIBhAB&usg=AOvVaw1I-TvXvX2bheYU9uD4-mFO">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farshid</a></p>
<p><a href="https://www.google.cat/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwj8g4v-qPjnAhUgJjQIHVHvBAgQFjAJegQIBhAB&usg=AOvVaw1I-TvXvX2bheYU9uD4-mFO">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farshid</a></p>
<p><a href="https://www.google.cat/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwj8g4v-qPjnAhUgJjQIHVHvBAgQFjAJegQIBhAB&usg=AOvVaw1I-TvXvX2bheYU9uD4-mFO">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farshid</a></p>
<p><a href="https://www.google.lv/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwi2o-DLt_nnAhWjGDQIHdtoD_EQFjAIegQIBBAB&usg=AOvVaw27_-OiOvcFaxFDVLjIkdG4">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farshid</a></p>
<p><a href="https://www.google.lv/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwi2o-DLt_nnAhWjGDQIHdtoD_EQFjAIegQIBBAB&usg=AOvVaw27_-OiOvcFaxFDVLjIkdG4">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farshid</a></p>
<p><a href="https://www.google.lv/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwi2o-DLt_nnAhWjGDQIHdtoD_EQFjAIegQIBBAB&usg=AOvVaw27_-OiOvcFaxFDVLjIkdG4">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farshid</a></p>
