(export (version D)
  (design
    (source /home/chris/workspace/scintilla/pcb/kicad/Voltage_Regulator_FAN4860_breakout/Voltage_Regulator_FAN4860_breakout.sch)
    (date "Fri 29 Jul 2016 04:12:47 PM PDT")
    (tool "Eeschema 4.0.2+e4-6225~38~ubuntu16.04.1-stable")
    (sheet (number 1) (name /) (tstamps /)
      (title_block
        (title)
        (company)
        (rev)
        (date)
        (source Voltage_Regulator_FAN4860_breakout.sch)
        (comment (number 1) (value ""))
        (comment (number 2) (value ""))
        (comment (number 3) (value ""))
        (comment (number 4) (value "")))))
  (components
    (comp (ref U1)
      (value FAN4860)
      (footprint scintilla:FAN4860)
      (libsource (lib scintilla) (part FAN4860))
      (sheetpath (names /) (tstamps /))
      (tstamp 579BD235))
    (comp (ref P1)
      (value CONN_01X06)
      (footprint Pin_Headers:Pin_Header_Straight_1x06)
      (libsource (lib conn) (part CONN_01X06))
      (sheetpath (names /) (tstamps /))
      (tstamp 579BD2BA)))
  (libparts
    (libpart (lib conn) (part CONN_01X06)
      (description "Connector 01x06")
      (footprints
        (fp Pin_Header_Straight_1X06)
        (fp Pin_Header_Angled_1X06)
        (fp Socket_Strip_Straight_1X06)
        (fp Socket_Strip_Angled_1X06))
      (fields
        (field (name Reference) P)
        (field (name Value) CONN_01X06))
      (pins
        (pin (num 1) (name P1) (type passive))
        (pin (num 2) (name P2) (type passive))
        (pin (num 3) (name P3) (type passive))
        (pin (num 4) (name P4) (type passive))
        (pin (num 5) (name P5) (type passive))
        (pin (num 6) (name P6) (type passive))))
    (libpart (lib scintilla) (part FAN4860)
      (fields
        (field (name Reference) U)
        (field (name Value) FAN4860))
      (pins
        (pin (num 1) (name GND) (type power_in))
        (pin (num 2) (name VOUT) (type output))
        (pin (num 3) (name FB) (type input))
        (pin (num 4) (name EN) (type input))
        (pin (num 5) (name SW) (type input))
        (pin (num 6) (name VIN) (type power_in))
        (pin (num 7) (name GND) (type input)))))
  (libraries
    (library (logical conn)
      (uri /usr/share/kicad/library/conn.lib))
    (library (logical scintilla)
      (uri /home/chris/workspace/scintilla/pcb/kicad/scintilla.lib)))
  (nets
    (net (code 1) (name FB)
      (node (ref P1) (pin 4))
      (node (ref U1) (pin 3)))
    (net (code 2) (name EN)
      (node (ref U1) (pin 4))
      (node (ref P1) (pin 3)))
    (net (code 3) (name SW)
      (node (ref P1) (pin 2))
      (node (ref U1) (pin 5)))
    (net (code 4) (name +BATT)
      (node (ref U1) (pin 6))
      (node (ref P1) (pin 1)))
    (net (code 5) (name VOUT)
      (node (ref U1) (pin 2))
      (node (ref P1) (pin 5)))
    (net (code 6) (name GND)
      (node (ref U1) (pin 1))
      (node (ref U1) (pin 7))
      (node (ref P1) (pin 6)))))