0.6
2017.1
Apr 14 2017
19:10:27
D:/vivadowork/8_pipeline_cpu/tb.v,1666878102,verilog,,,,tb,,,,,,,,
D:/vivadowork/pipeline/pipeline.sim/sim_1/synth/func/tb_func_synth.v,1666882645,verilog,,,,data_ram;data_ram__blk_mem_gen_generic_cstr;data_ram__blk_mem_gen_prim_width;data_ram__blk_mem_gen_prim_wrapper;data_ram__blk_mem_gen_top;data_ram__blk_mem_gen_v8_3_6;data_ram__blk_mem_gen_v8_3_6_synth;exe;fetch1;glbl;inst_rom;inst_rom_blk_mem_gen_generic_cstr;inst_rom_blk_mem_gen_prim_width;inst_rom_blk_mem_gen_prim_wrapper_init;inst_rom_blk_mem_gen_top;inst_rom_blk_mem_gen_v8_3_6;inst_rom_blk_mem_gen_v8_3_6_synth;mem;multiply;pipeline_cpu;regfile;wb,,,,,,,,
