
Redoing 3 5 Freq-Potentiometer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e30  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003cc  08008fd0  08008fd0  00018fd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800939c  0800939c  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800939c  0800939c  0001939c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080093a4  080093a4  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080093a4  080093a4  000193a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080093a8  080093a8  000193a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  080093ac  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000294  200001e8  08009594  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000047c  08009594  0002047c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f6ee  00000000  00000000  0002025b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000022f9  00000000  00000000  0002f949  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e98  00000000  00000000  00031c48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b68  00000000  00000000  00032ae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018850  00000000  00000000  00033648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001101b  00000000  00000000  0004be98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009bb59  00000000  00000000  0005ceb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000051ec  00000000  00000000  000f8a0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000092  00000000  00000000  000fdbf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008fb8 	.word	0x08008fb8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	08008fb8 	.word	0x08008fb8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b970 	b.w	8000f50 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	460d      	mov	r5, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	460f      	mov	r7, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4694      	mov	ip, r2
 8000c9c:	d965      	bls.n	8000d6a <__udivmoddi4+0xe2>
 8000c9e:	fab2 f382 	clz	r3, r2
 8000ca2:	b143      	cbz	r3, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca8:	f1c3 0220 	rsb	r2, r3, #32
 8000cac:	409f      	lsls	r7, r3
 8000cae:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb2:	4317      	orrs	r7, r2
 8000cb4:	409c      	lsls	r4, r3
 8000cb6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cba:	fa1f f58c 	uxth.w	r5, ip
 8000cbe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cc2:	0c22      	lsrs	r2, r4, #16
 8000cc4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ccc:	fb01 f005 	mul.w	r0, r1, r5
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cdc:	f080 811c 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	f240 8119 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	4462      	add	r2, ip
 8000cea:	1a12      	subs	r2, r2, r0
 8000cec:	b2a4      	uxth	r4, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cfa:	fb00 f505 	mul.w	r5, r0, r5
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x90>
 8000d02:	eb1c 0404 	adds.w	r4, ip, r4
 8000d06:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d0a:	f080 8107 	bcs.w	8000f1c <__udivmoddi4+0x294>
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	f240 8104 	bls.w	8000f1c <__udivmoddi4+0x294>
 8000d14:	4464      	add	r4, ip
 8000d16:	3802      	subs	r0, #2
 8000d18:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1c:	1b64      	subs	r4, r4, r5
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11e      	cbz	r6, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40dc      	lsrs	r4, r3
 8000d24:	2300      	movs	r3, #0
 8000d26:	e9c6 4300 	strd	r4, r3, [r6]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0xbc>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80ed 	beq.w	8000f12 <__udivmoddi4+0x28a>
 8000d38:	2100      	movs	r1, #0
 8000d3a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	fab3 f183 	clz	r1, r3
 8000d48:	2900      	cmp	r1, #0
 8000d4a:	d149      	bne.n	8000de0 <__udivmoddi4+0x158>
 8000d4c:	42ab      	cmp	r3, r5
 8000d4e:	d302      	bcc.n	8000d56 <__udivmoddi4+0xce>
 8000d50:	4282      	cmp	r2, r0
 8000d52:	f200 80f8 	bhi.w	8000f46 <__udivmoddi4+0x2be>
 8000d56:	1a84      	subs	r4, r0, r2
 8000d58:	eb65 0203 	sbc.w	r2, r5, r3
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	4617      	mov	r7, r2
 8000d60:	2e00      	cmp	r6, #0
 8000d62:	d0e2      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	e9c6 4700 	strd	r4, r7, [r6]
 8000d68:	e7df      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d6a:	b902      	cbnz	r2, 8000d6e <__udivmoddi4+0xe6>
 8000d6c:	deff      	udf	#255	; 0xff
 8000d6e:	fab2 f382 	clz	r3, r2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f040 8090 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d78:	1a8a      	subs	r2, r1, r2
 8000d7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7e:	fa1f fe8c 	uxth.w	lr, ip
 8000d82:	2101      	movs	r1, #1
 8000d84:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d88:	fb07 2015 	mls	r0, r7, r5, r2
 8000d8c:	0c22      	lsrs	r2, r4, #16
 8000d8e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d92:	fb0e f005 	mul.w	r0, lr, r5
 8000d96:	4290      	cmp	r0, r2
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4290      	cmp	r0, r2
 8000da6:	f200 80cb 	bhi.w	8000f40 <__udivmoddi4+0x2b8>
 8000daa:	4645      	mov	r5, r8
 8000dac:	1a12      	subs	r2, r2, r0
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db4:	fb07 2210 	mls	r2, r7, r0, r2
 8000db8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x14e>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x14c>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f200 80bb 	bhi.w	8000f4a <__udivmoddi4+0x2c2>
 8000dd4:	4610      	mov	r0, r2
 8000dd6:	eba4 040e 	sub.w	r4, r4, lr
 8000dda:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dde:	e79f      	b.n	8000d20 <__udivmoddi4+0x98>
 8000de0:	f1c1 0720 	rsb	r7, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dee:	fa05 f401 	lsl.w	r4, r5, r1
 8000df2:	fa20 f307 	lsr.w	r3, r0, r7
 8000df6:	40fd      	lsrs	r5, r7
 8000df8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dfc:	4323      	orrs	r3, r4
 8000dfe:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e02:	fa1f fe8c 	uxth.w	lr, ip
 8000e06:	fb09 5518 	mls	r5, r9, r8, r5
 8000e0a:	0c1c      	lsrs	r4, r3, #16
 8000e0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e10:	fb08 f50e 	mul.w	r5, r8, lr
 8000e14:	42a5      	cmp	r5, r4
 8000e16:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e28:	f080 8088 	bcs.w	8000f3c <__udivmoddi4+0x2b4>
 8000e2c:	42a5      	cmp	r5, r4
 8000e2e:	f240 8085 	bls.w	8000f3c <__udivmoddi4+0x2b4>
 8000e32:	f1a8 0802 	sub.w	r8, r8, #2
 8000e36:	4464      	add	r4, ip
 8000e38:	1b64      	subs	r4, r4, r5
 8000e3a:	b29d      	uxth	r5, r3
 8000e3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e40:	fb09 4413 	mls	r4, r9, r3, r4
 8000e44:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e48:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e58:	d26c      	bcs.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	d96a      	bls.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5e:	3b02      	subs	r3, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e66:	fba3 9502 	umull	r9, r5, r3, r2
 8000e6a:	eba4 040e 	sub.w	r4, r4, lr
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	46c8      	mov	r8, r9
 8000e72:	46ae      	mov	lr, r5
 8000e74:	d356      	bcc.n	8000f24 <__udivmoddi4+0x29c>
 8000e76:	d053      	beq.n	8000f20 <__udivmoddi4+0x298>
 8000e78:	b156      	cbz	r6, 8000e90 <__udivmoddi4+0x208>
 8000e7a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e82:	fa04 f707 	lsl.w	r7, r4, r7
 8000e86:	40ca      	lsrs	r2, r1
 8000e88:	40cc      	lsrs	r4, r1
 8000e8a:	4317      	orrs	r7, r2
 8000e8c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e90:	4618      	mov	r0, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e98:	f1c3 0120 	rsb	r1, r3, #32
 8000e9c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ea0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea8:	409d      	lsls	r5, r3
 8000eaa:	432a      	orrs	r2, r5
 8000eac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ec2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec6:	428d      	cmp	r5, r1
 8000ec8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x258>
 8000ece:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ed6:	d22f      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000ed8:	428d      	cmp	r5, r1
 8000eda:	d92d      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000edc:	3802      	subs	r0, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	1b49      	subs	r1, r1, r5
 8000ee2:	b292      	uxth	r2, r2
 8000ee4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee8:	fb07 1115 	mls	r1, r7, r5, r1
 8000eec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef4:	4291      	cmp	r1, r2
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x282>
 8000ef8:	eb1c 0202 	adds.w	r2, ip, r2
 8000efc:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f00:	d216      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000f02:	4291      	cmp	r1, r2
 8000f04:	d914      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000f06:	3d02      	subs	r5, #2
 8000f08:	4462      	add	r2, ip
 8000f0a:	1a52      	subs	r2, r2, r1
 8000f0c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f10:	e738      	b.n	8000d84 <__udivmoddi4+0xfc>
 8000f12:	4631      	mov	r1, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e708      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000f18:	4639      	mov	r1, r7
 8000f1a:	e6e6      	b.n	8000cea <__udivmoddi4+0x62>
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	e6fb      	b.n	8000d18 <__udivmoddi4+0x90>
 8000f20:	4548      	cmp	r0, r9
 8000f22:	d2a9      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f24:	ebb9 0802 	subs.w	r8, r9, r2
 8000f28:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	e7a3      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f30:	4645      	mov	r5, r8
 8000f32:	e7ea      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f34:	462b      	mov	r3, r5
 8000f36:	e794      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f38:	4640      	mov	r0, r8
 8000f3a:	e7d1      	b.n	8000ee0 <__udivmoddi4+0x258>
 8000f3c:	46d0      	mov	r8, sl
 8000f3e:	e77b      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f40:	3d02      	subs	r5, #2
 8000f42:	4462      	add	r2, ip
 8000f44:	e732      	b.n	8000dac <__udivmoddi4+0x124>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e70a      	b.n	8000d60 <__udivmoddi4+0xd8>
 8000f4a:	4464      	add	r4, ip
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	e742      	b.n	8000dd6 <__udivmoddi4+0x14e>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <changePWM>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void changePWM(float freq) {
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b08a      	sub	sp, #40	; 0x28
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	ed87 0a01 	vstr	s0, [r7, #4]
	htim1.Init.Period = 1000000/freq - 1;
 8000f5e:	eddf 6a21 	vldr	s13, [pc, #132]	; 8000fe4 <changePWM+0x90>
 8000f62:	ed97 7a01 	vldr	s14, [r7, #4]
 8000f66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f6a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000f6e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000f72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f76:	ee17 2a90 	vmov	r2, s15
 8000f7a:	4b1b      	ldr	r3, [pc, #108]	; (8000fe8 <changePWM+0x94>)
 8000f7c:	60da      	str	r2, [r3, #12]
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000f7e:	481a      	ldr	r0, [pc, #104]	; (8000fe8 <changePWM+0x94>)
 8000f80:	f002 faf0 	bl	8003564 <HAL_TIM_PWM_Init>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <changePWM+0x3a>
		Error_Handler();
 8000f8a:	f000 fb03 	bl	8001594 <Error_Handler>

	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000f8e:	f107 030c 	add.w	r3, r7, #12
 8000f92:	2200      	movs	r2, #0
 8000f94:	601a      	str	r2, [r3, #0]
 8000f96:	605a      	str	r2, [r3, #4]
 8000f98:	609a      	str	r2, [r3, #8]
 8000f9a:	60da      	str	r2, [r3, #12]
 8000f9c:	611a      	str	r2, [r3, #16]
 8000f9e:	615a      	str	r2, [r3, #20]
 8000fa0:	619a      	str	r2, [r3, #24]

	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fa2:	2360      	movs	r3, #96	; 0x60
 8000fa4:	60fb      	str	r3, [r7, #12]
	sConfigOC.Pulse = htim1.Init.Period/2 - 1;
 8000fa6:	4b10      	ldr	r3, [pc, #64]	; (8000fe8 <changePWM+0x94>)
 8000fa8:	68db      	ldr	r3, [r3, #12]
 8000faa:	085b      	lsrs	r3, r3, #1
 8000fac:	3b01      	subs	r3, #1
 8000fae:	613b      	str	r3, [r7, #16]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	617b      	str	r3, [r7, #20]
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	61bb      	str	r3, [r7, #24]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	61fb      	str	r3, [r7, #28]
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	623b      	str	r3, [r7, #32]
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000fc4:	f107 030c 	add.w	r3, r7, #12
 8000fc8:	2204      	movs	r2, #4
 8000fca:	4619      	mov	r1, r3
 8000fcc:	4806      	ldr	r0, [pc, #24]	; (8000fe8 <changePWM+0x94>)
 8000fce:	f002 fcb9 	bl	8003944 <HAL_TIM_PWM_ConfigChannel>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <changePWM+0x88>
		Error_Handler();
 8000fd8:	f000 fadc 	bl	8001594 <Error_Handler>
}
 8000fdc:	bf00      	nop
 8000fde:	3728      	adds	r7, #40	; 0x28
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	49742400 	.word	0x49742400
 8000fe8:	2000024c 	.word	0x2000024c
 8000fec:	00000000 	.word	0x00000000

08000ff0 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b096      	sub	sp, #88	; 0x58
 8000ff4:	af02      	add	r7, sp, #8
 8000ff6:	6078      	str	r0, [r7, #4]
	if(hadc == &hadc1){
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	4a39      	ldr	r2, [pc, #228]	; (80010e0 <HAL_ADC_ConvCpltCallback+0xf0>)
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	d164      	bne.n	80010ca <HAL_ADC_ConvCpltCallback+0xda>
		static aux = 0;
		float val = (int)HAL_ADC_GetValue(&hadc1)*72/4096 - 36;
 8001000:	4837      	ldr	r0, [pc, #220]	; (80010e0 <HAL_ADC_ConvCpltCallback+0xf0>)
 8001002:	f000 ffe1 	bl	8001fc8 <HAL_ADC_GetValue>
 8001006:	4603      	mov	r3, r0
 8001008:	461a      	mov	r2, r3
 800100a:	4613      	mov	r3, r2
 800100c:	00db      	lsls	r3, r3, #3
 800100e:	4413      	add	r3, r2
 8001010:	00db      	lsls	r3, r3, #3
 8001012:	2b00      	cmp	r3, #0
 8001014:	da01      	bge.n	800101a <HAL_ADC_ConvCpltCallback+0x2a>
 8001016:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 800101a:	131b      	asrs	r3, r3, #12
 800101c:	3b24      	subs	r3, #36	; 0x24
 800101e:	ee07 3a90 	vmov	s15, r3
 8001022:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001026:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
		char string[64];
		if(aux != val){
 800102a:	4b2e      	ldr	r3, [pc, #184]	; (80010e4 <HAL_ADC_ConvCpltCallback+0xf4>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	ee07 3a90 	vmov	s15, r3
 8001032:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001036:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 800103a:	eeb4 7a67 	vcmp.f32	s14, s15
 800103e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001042:	d042      	beq.n	80010ca <HAL_ADC_ConvCpltCallback+0xda>
			snprintf(string, sizeof(string), "Voltage: %.3f\r\n", val);
 8001044:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001046:	f7ff fa87 	bl	8000558 <__aeabi_f2d>
 800104a:	4602      	mov	r2, r0
 800104c:	460b      	mov	r3, r1
 800104e:	f107 000c 	add.w	r0, r7, #12
 8001052:	e9cd 2300 	strd	r2, r3, [sp]
 8001056:	4a24      	ldr	r2, [pc, #144]	; (80010e8 <HAL_ADC_ConvCpltCallback+0xf8>)
 8001058:	2140      	movs	r1, #64	; 0x40
 800105a:	f005 fe3d 	bl	8006cd8 <sniprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*) string, strlen(string), 100);
 800105e:	f107 030c 	add.w	r3, r7, #12
 8001062:	4618      	mov	r0, r3
 8001064:	f7ff f90c 	bl	8000280 <strlen>
 8001068:	4603      	mov	r3, r0
 800106a:	b29a      	uxth	r2, r3
 800106c:	f107 010c 	add.w	r1, r7, #12
 8001070:	2364      	movs	r3, #100	; 0x64
 8001072:	481e      	ldr	r0, [pc, #120]	; (80010ec <HAL_ADC_ConvCpltCallback+0xfc>)
 8001074:	f003 fa1e 	bl	80044b4 <HAL_UART_Transmit>
			changePWM(440 * pow(1.059463094359, val));
 8001078:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800107a:	f7ff fa6d 	bl	8000558 <__aeabi_f2d>
 800107e:	4602      	mov	r2, r0
 8001080:	460b      	mov	r3, r1
 8001082:	ec43 2b11 	vmov	d1, r2, r3
 8001086:	ed9f 0b14 	vldr	d0, [pc, #80]	; 80010d8 <HAL_ADC_ConvCpltCallback+0xe8>
 800108a:	f004 f9c5 	bl	8005418 <pow>
 800108e:	ec51 0b10 	vmov	r0, r1, d0
 8001092:	f04f 0200 	mov.w	r2, #0
 8001096:	4b16      	ldr	r3, [pc, #88]	; (80010f0 <HAL_ADC_ConvCpltCallback+0x100>)
 8001098:	f7ff fab6 	bl	8000608 <__aeabi_dmul>
 800109c:	4602      	mov	r2, r0
 800109e:	460b      	mov	r3, r1
 80010a0:	4610      	mov	r0, r2
 80010a2:	4619      	mov	r1, r3
 80010a4:	f7ff fd88 	bl	8000bb8 <__aeabi_d2f>
 80010a8:	4603      	mov	r3, r0
 80010aa:	ee00 3a10 	vmov	s0, r3
 80010ae:	f7ff ff51 	bl	8000f54 <changePWM>
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80010b2:	2104      	movs	r1, #4
 80010b4:	480f      	ldr	r0, [pc, #60]	; (80010f4 <HAL_ADC_ConvCpltCallback+0x104>)
 80010b6:	f002 faa5 	bl	8003604 <HAL_TIM_PWM_Start>
			aux = val;
 80010ba:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80010be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010c2:	ee17 2a90 	vmov	r2, s15
 80010c6:	4b07      	ldr	r3, [pc, #28]	; (80010e4 <HAL_ADC_ConvCpltCallback+0xf4>)
 80010c8:	601a      	str	r2, [r3, #0]
		}
	}
}
 80010ca:	bf00      	nop
 80010cc:	3750      	adds	r7, #80	; 0x50
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	f3af 8000 	nop.w
 80010d8:	92d97431 	.word	0x92d97431
 80010dc:	3ff0f38f 	.word	0x3ff0f38f
 80010e0:	20000204 	.word	0x20000204
 80010e4:	20000324 	.word	0x20000324
 80010e8:	08008fd0 	.word	0x08008fd0
 80010ec:	200002dc 	.word	0x200002dc
 80010f0:	407b8000 	.word	0x407b8000
 80010f4:	2000024c 	.word	0x2000024c

080010f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010fc:	f000 fce0 	bl	8001ac0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001100:	f000 f820 	bl	8001144 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001104:	f000 f9d8 	bl	80014b8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001108:	f000 f9ac 	bl	8001464 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 800110c:	f000 f8d8 	bl	80012c0 <MX_TIM1_Init>
  MX_ADC1_Init();
 8001110:	f000 f884 	bl	800121c <MX_ADC1_Init>
  MX_TIM2_Init();
 8001114:	f000 f958 	bl	80013c8 <MX_TIM2_Init>

  //start frequency generator
  //if(HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2) != HAL_OK)
  //	  	  Error_Handler();
  //start timer to make adc read
  if(HAL_TIM_Base_Start(&htim2) != HAL_OK)
 8001118:	4808      	ldr	r0, [pc, #32]	; (800113c <main+0x44>)
 800111a:	f002 f9c9 	bl	80034b0 <HAL_TIM_Base_Start>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <main+0x30>
  	  	  Error_Handler();
 8001124:	f000 fa36 	bl	8001594 <Error_Handler>

  //start adc conversion
  if(HAL_ADC_Start_IT(&hadc1) != HAL_OK)
 8001128:	4805      	ldr	r0, [pc, #20]	; (8001140 <main+0x48>)
 800112a:	f000 fd7f 	bl	8001c2c <HAL_ADC_Start_IT>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d001      	beq.n	8001138 <main+0x40>
  	  Error_Handler();
 8001134:	f000 fa2e 	bl	8001594 <Error_Handler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001138:	e7fe      	b.n	8001138 <main+0x40>
 800113a:	bf00      	nop
 800113c:	20000294 	.word	0x20000294
 8001140:	20000204 	.word	0x20000204

08001144 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b094      	sub	sp, #80	; 0x50
 8001148:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800114a:	f107 0320 	add.w	r3, r7, #32
 800114e:	2230      	movs	r2, #48	; 0x30
 8001150:	2100      	movs	r1, #0
 8001152:	4618      	mov	r0, r3
 8001154:	f005 fe37 	bl	8006dc6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001158:	f107 030c 	add.w	r3, r7, #12
 800115c:	2200      	movs	r2, #0
 800115e:	601a      	str	r2, [r3, #0]
 8001160:	605a      	str	r2, [r3, #4]
 8001162:	609a      	str	r2, [r3, #8]
 8001164:	60da      	str	r2, [r3, #12]
 8001166:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001168:	2300      	movs	r3, #0
 800116a:	60bb      	str	r3, [r7, #8]
 800116c:	4b29      	ldr	r3, [pc, #164]	; (8001214 <SystemClock_Config+0xd0>)
 800116e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001170:	4a28      	ldr	r2, [pc, #160]	; (8001214 <SystemClock_Config+0xd0>)
 8001172:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001176:	6413      	str	r3, [r2, #64]	; 0x40
 8001178:	4b26      	ldr	r3, [pc, #152]	; (8001214 <SystemClock_Config+0xd0>)
 800117a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800117c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001180:	60bb      	str	r3, [r7, #8]
 8001182:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001184:	2300      	movs	r3, #0
 8001186:	607b      	str	r3, [r7, #4]
 8001188:	4b23      	ldr	r3, [pc, #140]	; (8001218 <SystemClock_Config+0xd4>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001190:	4a21      	ldr	r2, [pc, #132]	; (8001218 <SystemClock_Config+0xd4>)
 8001192:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001196:	6013      	str	r3, [r2, #0]
 8001198:	4b1f      	ldr	r3, [pc, #124]	; (8001218 <SystemClock_Config+0xd4>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80011a0:	607b      	str	r3, [r7, #4]
 80011a2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011a4:	2302      	movs	r3, #2
 80011a6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011a8:	2301      	movs	r3, #1
 80011aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011ac:	2310      	movs	r3, #16
 80011ae:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011b0:	2302      	movs	r3, #2
 80011b2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011b4:	2300      	movs	r3, #0
 80011b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80011b8:	2310      	movs	r3, #16
 80011ba:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80011bc:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80011c0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80011c2:	2304      	movs	r3, #4
 80011c4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80011c6:	2307      	movs	r3, #7
 80011c8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011ca:	f107 0320 	add.w	r3, r7, #32
 80011ce:	4618      	mov	r0, r3
 80011d0:	f001 fc86 	bl	8002ae0 <HAL_RCC_OscConfig>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d001      	beq.n	80011de <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80011da:	f000 f9db 	bl	8001594 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011de:	230f      	movs	r3, #15
 80011e0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011e2:	2302      	movs	r3, #2
 80011e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011e6:	2300      	movs	r3, #0
 80011e8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011ee:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011f0:	2300      	movs	r3, #0
 80011f2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011f4:	f107 030c 	add.w	r3, r7, #12
 80011f8:	2102      	movs	r1, #2
 80011fa:	4618      	mov	r0, r3
 80011fc:	f001 fee8 	bl	8002fd0 <HAL_RCC_ClockConfig>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d001      	beq.n	800120a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001206:	f000 f9c5 	bl	8001594 <Error_Handler>
  }
}
 800120a:	bf00      	nop
 800120c:	3750      	adds	r7, #80	; 0x50
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	40023800 	.word	0x40023800
 8001218:	40007000 	.word	0x40007000

0800121c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b084      	sub	sp, #16
 8001220:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001222:	463b      	mov	r3, r7
 8001224:	2200      	movs	r2, #0
 8001226:	601a      	str	r2, [r3, #0]
 8001228:	605a      	str	r2, [r3, #4]
 800122a:	609a      	str	r2, [r3, #8]
 800122c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800122e:	4b22      	ldr	r3, [pc, #136]	; (80012b8 <MX_ADC1_Init+0x9c>)
 8001230:	4a22      	ldr	r2, [pc, #136]	; (80012bc <MX_ADC1_Init+0xa0>)
 8001232:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001234:	4b20      	ldr	r3, [pc, #128]	; (80012b8 <MX_ADC1_Init+0x9c>)
 8001236:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800123a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800123c:	4b1e      	ldr	r3, [pc, #120]	; (80012b8 <MX_ADC1_Init+0x9c>)
 800123e:	2200      	movs	r2, #0
 8001240:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001242:	4b1d      	ldr	r3, [pc, #116]	; (80012b8 <MX_ADC1_Init+0x9c>)
 8001244:	2200      	movs	r2, #0
 8001246:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001248:	4b1b      	ldr	r3, [pc, #108]	; (80012b8 <MX_ADC1_Init+0x9c>)
 800124a:	2200      	movs	r2, #0
 800124c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800124e:	4b1a      	ldr	r3, [pc, #104]	; (80012b8 <MX_ADC1_Init+0x9c>)
 8001250:	2200      	movs	r2, #0
 8001252:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001256:	4b18      	ldr	r3, [pc, #96]	; (80012b8 <MX_ADC1_Init+0x9c>)
 8001258:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800125c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 800125e:	4b16      	ldr	r3, [pc, #88]	; (80012b8 <MX_ADC1_Init+0x9c>)
 8001260:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001264:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001266:	4b14      	ldr	r3, [pc, #80]	; (80012b8 <MX_ADC1_Init+0x9c>)
 8001268:	2200      	movs	r2, #0
 800126a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800126c:	4b12      	ldr	r3, [pc, #72]	; (80012b8 <MX_ADC1_Init+0x9c>)
 800126e:	2201      	movs	r2, #1
 8001270:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001272:	4b11      	ldr	r3, [pc, #68]	; (80012b8 <MX_ADC1_Init+0x9c>)
 8001274:	2200      	movs	r2, #0
 8001276:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800127a:	4b0f      	ldr	r3, [pc, #60]	; (80012b8 <MX_ADC1_Init+0x9c>)
 800127c:	2201      	movs	r2, #1
 800127e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001280:	480d      	ldr	r0, [pc, #52]	; (80012b8 <MX_ADC1_Init+0x9c>)
 8001282:	f000 fc8f 	bl	8001ba4 <HAL_ADC_Init>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 800128c:	f000 f982 	bl	8001594 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001290:	2301      	movs	r3, #1
 8001292:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001294:	2301      	movs	r3, #1
 8001296:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001298:	2307      	movs	r3, #7
 800129a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800129c:	463b      	mov	r3, r7
 800129e:	4619      	mov	r1, r3
 80012a0:	4805      	ldr	r0, [pc, #20]	; (80012b8 <MX_ADC1_Init+0x9c>)
 80012a2:	f000 feb3 	bl	800200c <HAL_ADC_ConfigChannel>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80012ac:	f000 f972 	bl	8001594 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80012b0:	bf00      	nop
 80012b2:	3710      	adds	r7, #16
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	20000204 	.word	0x20000204
 80012bc:	40012000 	.word	0x40012000

080012c0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b092      	sub	sp, #72	; 0x48
 80012c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012c6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
 80012ce:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	605a      	str	r2, [r3, #4]
 80012da:	609a      	str	r2, [r3, #8]
 80012dc:	60da      	str	r2, [r3, #12]
 80012de:	611a      	str	r2, [r3, #16]
 80012e0:	615a      	str	r2, [r3, #20]
 80012e2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80012e4:	1d3b      	adds	r3, r7, #4
 80012e6:	2220      	movs	r2, #32
 80012e8:	2100      	movs	r1, #0
 80012ea:	4618      	mov	r0, r3
 80012ec:	f005 fd6b 	bl	8006dc6 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80012f0:	4b33      	ldr	r3, [pc, #204]	; (80013c0 <MX_TIM1_Init+0x100>)
 80012f2:	4a34      	ldr	r2, [pc, #208]	; (80013c4 <MX_TIM1_Init+0x104>)
 80012f4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 80012f6:	4b32      	ldr	r3, [pc, #200]	; (80013c0 <MX_TIM1_Init+0x100>)
 80012f8:	2253      	movs	r2, #83	; 0x53
 80012fa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012fc:	4b30      	ldr	r3, [pc, #192]	; (80013c0 <MX_TIM1_Init+0x100>)
 80012fe:	2200      	movs	r2, #0
 8001300:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8001302:	4b2f      	ldr	r3, [pc, #188]	; (80013c0 <MX_TIM1_Init+0x100>)
 8001304:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001308:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800130a:	4b2d      	ldr	r3, [pc, #180]	; (80013c0 <MX_TIM1_Init+0x100>)
 800130c:	2200      	movs	r2, #0
 800130e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001310:	4b2b      	ldr	r3, [pc, #172]	; (80013c0 <MX_TIM1_Init+0x100>)
 8001312:	2200      	movs	r2, #0
 8001314:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001316:	4b2a      	ldr	r3, [pc, #168]	; (80013c0 <MX_TIM1_Init+0x100>)
 8001318:	2200      	movs	r2, #0
 800131a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800131c:	4828      	ldr	r0, [pc, #160]	; (80013c0 <MX_TIM1_Init+0x100>)
 800131e:	f002 f921 	bl	8003564 <HAL_TIM_PWM_Init>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001328:	f000 f934 	bl	8001594 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800132c:	2300      	movs	r3, #0
 800132e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001330:	2300      	movs	r3, #0
 8001332:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001334:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001338:	4619      	mov	r1, r3
 800133a:	4821      	ldr	r0, [pc, #132]	; (80013c0 <MX_TIM1_Init+0x100>)
 800133c:	f002 ff96 	bl	800426c <HAL_TIMEx_MasterConfigSynchronization>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001346:	f000 f925 	bl	8001594 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800134a:	2360      	movs	r3, #96	; 0x60
 800134c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 1000/2;
 800134e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001352:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001354:	2300      	movs	r3, #0
 8001356:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001358:	2300      	movs	r3, #0
 800135a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800135c:	2300      	movs	r3, #0
 800135e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001360:	2300      	movs	r3, #0
 8001362:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001364:	2300      	movs	r3, #0
 8001366:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001368:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800136c:	2204      	movs	r2, #4
 800136e:	4619      	mov	r1, r3
 8001370:	4813      	ldr	r0, [pc, #76]	; (80013c0 <MX_TIM1_Init+0x100>)
 8001372:	f002 fae7 	bl	8003944 <HAL_TIM_PWM_ConfigChannel>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 800137c:	f000 f90a 	bl	8001594 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001380:	2300      	movs	r3, #0
 8001382:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001384:	2300      	movs	r3, #0
 8001386:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001388:	2300      	movs	r3, #0
 800138a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800138c:	2300      	movs	r3, #0
 800138e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001390:	2300      	movs	r3, #0
 8001392:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001394:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001398:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800139a:	2300      	movs	r3, #0
 800139c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800139e:	1d3b      	adds	r3, r7, #4
 80013a0:	4619      	mov	r1, r3
 80013a2:	4807      	ldr	r0, [pc, #28]	; (80013c0 <MX_TIM1_Init+0x100>)
 80013a4:	f002 ffd0 	bl	8004348 <HAL_TIMEx_ConfigBreakDeadTime>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <MX_TIM1_Init+0xf2>
  {
    Error_Handler();
 80013ae:	f000 f8f1 	bl	8001594 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80013b2:	4803      	ldr	r0, [pc, #12]	; (80013c0 <MX_TIM1_Init+0x100>)
 80013b4:	f000 f9b0 	bl	8001718 <HAL_TIM_MspPostInit>

}
 80013b8:	bf00      	nop
 80013ba:	3748      	adds	r7, #72	; 0x48
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	2000024c 	.word	0x2000024c
 80013c4:	40010000 	.word	0x40010000

080013c8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b086      	sub	sp, #24
 80013cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013ce:	f107 0308 	add.w	r3, r7, #8
 80013d2:	2200      	movs	r2, #0
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	605a      	str	r2, [r3, #4]
 80013d8:	609a      	str	r2, [r3, #8]
 80013da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013dc:	463b      	mov	r3, r7
 80013de:	2200      	movs	r2, #0
 80013e0:	601a      	str	r2, [r3, #0]
 80013e2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013e4:	4b1e      	ldr	r3, [pc, #120]	; (8001460 <MX_TIM2_Init+0x98>)
 80013e6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013ea:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8400-1;
 80013ec:	4b1c      	ldr	r3, [pc, #112]	; (8001460 <MX_TIM2_Init+0x98>)
 80013ee:	f242 02cf 	movw	r2, #8399	; 0x20cf
 80013f2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013f4:	4b1a      	ldr	r3, [pc, #104]	; (8001460 <MX_TIM2_Init+0x98>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 80013fa:	4b19      	ldr	r3, [pc, #100]	; (8001460 <MX_TIM2_Init+0x98>)
 80013fc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001400:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001402:	4b17      	ldr	r3, [pc, #92]	; (8001460 <MX_TIM2_Init+0x98>)
 8001404:	2200      	movs	r2, #0
 8001406:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001408:	4b15      	ldr	r3, [pc, #84]	; (8001460 <MX_TIM2_Init+0x98>)
 800140a:	2200      	movs	r2, #0
 800140c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800140e:	4814      	ldr	r0, [pc, #80]	; (8001460 <MX_TIM2_Init+0x98>)
 8001410:	f001 fffe 	bl	8003410 <HAL_TIM_Base_Init>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800141a:	f000 f8bb 	bl	8001594 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800141e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001422:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001424:	f107 0308 	add.w	r3, r7, #8
 8001428:	4619      	mov	r1, r3
 800142a:	480d      	ldr	r0, [pc, #52]	; (8001460 <MX_TIM2_Init+0x98>)
 800142c:	f002 fb4c 	bl	8003ac8 <HAL_TIM_ConfigClockSource>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001436:	f000 f8ad 	bl	8001594 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800143a:	2320      	movs	r3, #32
 800143c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800143e:	2300      	movs	r3, #0
 8001440:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001442:	463b      	mov	r3, r7
 8001444:	4619      	mov	r1, r3
 8001446:	4806      	ldr	r0, [pc, #24]	; (8001460 <MX_TIM2_Init+0x98>)
 8001448:	f002 ff10 	bl	800426c <HAL_TIMEx_MasterConfigSynchronization>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001452:	f000 f89f 	bl	8001594 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001456:	bf00      	nop
 8001458:	3718      	adds	r7, #24
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	20000294 	.word	0x20000294

08001464 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001468:	4b11      	ldr	r3, [pc, #68]	; (80014b0 <MX_USART2_UART_Init+0x4c>)
 800146a:	4a12      	ldr	r2, [pc, #72]	; (80014b4 <MX_USART2_UART_Init+0x50>)
 800146c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800146e:	4b10      	ldr	r3, [pc, #64]	; (80014b0 <MX_USART2_UART_Init+0x4c>)
 8001470:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001474:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001476:	4b0e      	ldr	r3, [pc, #56]	; (80014b0 <MX_USART2_UART_Init+0x4c>)
 8001478:	2200      	movs	r2, #0
 800147a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800147c:	4b0c      	ldr	r3, [pc, #48]	; (80014b0 <MX_USART2_UART_Init+0x4c>)
 800147e:	2200      	movs	r2, #0
 8001480:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001482:	4b0b      	ldr	r3, [pc, #44]	; (80014b0 <MX_USART2_UART_Init+0x4c>)
 8001484:	2200      	movs	r2, #0
 8001486:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX;
 8001488:	4b09      	ldr	r3, [pc, #36]	; (80014b0 <MX_USART2_UART_Init+0x4c>)
 800148a:	2208      	movs	r2, #8
 800148c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800148e:	4b08      	ldr	r3, [pc, #32]	; (80014b0 <MX_USART2_UART_Init+0x4c>)
 8001490:	2200      	movs	r2, #0
 8001492:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001494:	4b06      	ldr	r3, [pc, #24]	; (80014b0 <MX_USART2_UART_Init+0x4c>)
 8001496:	2200      	movs	r2, #0
 8001498:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800149a:	4805      	ldr	r0, [pc, #20]	; (80014b0 <MX_USART2_UART_Init+0x4c>)
 800149c:	f002 ffba 	bl	8004414 <HAL_UART_Init>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80014a6:	f000 f875 	bl	8001594 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014aa:	bf00      	nop
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	200002dc 	.word	0x200002dc
 80014b4:	40004400 	.word	0x40004400

080014b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b08a      	sub	sp, #40	; 0x28
 80014bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014be:	f107 0314 	add.w	r3, r7, #20
 80014c2:	2200      	movs	r2, #0
 80014c4:	601a      	str	r2, [r3, #0]
 80014c6:	605a      	str	r2, [r3, #4]
 80014c8:	609a      	str	r2, [r3, #8]
 80014ca:	60da      	str	r2, [r3, #12]
 80014cc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014ce:	2300      	movs	r3, #0
 80014d0:	613b      	str	r3, [r7, #16]
 80014d2:	4b2d      	ldr	r3, [pc, #180]	; (8001588 <MX_GPIO_Init+0xd0>)
 80014d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d6:	4a2c      	ldr	r2, [pc, #176]	; (8001588 <MX_GPIO_Init+0xd0>)
 80014d8:	f043 0304 	orr.w	r3, r3, #4
 80014dc:	6313      	str	r3, [r2, #48]	; 0x30
 80014de:	4b2a      	ldr	r3, [pc, #168]	; (8001588 <MX_GPIO_Init+0xd0>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e2:	f003 0304 	and.w	r3, r3, #4
 80014e6:	613b      	str	r3, [r7, #16]
 80014e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014ea:	2300      	movs	r3, #0
 80014ec:	60fb      	str	r3, [r7, #12]
 80014ee:	4b26      	ldr	r3, [pc, #152]	; (8001588 <MX_GPIO_Init+0xd0>)
 80014f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f2:	4a25      	ldr	r2, [pc, #148]	; (8001588 <MX_GPIO_Init+0xd0>)
 80014f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014f8:	6313      	str	r3, [r2, #48]	; 0x30
 80014fa:	4b23      	ldr	r3, [pc, #140]	; (8001588 <MX_GPIO_Init+0xd0>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001502:	60fb      	str	r3, [r7, #12]
 8001504:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001506:	2300      	movs	r3, #0
 8001508:	60bb      	str	r3, [r7, #8]
 800150a:	4b1f      	ldr	r3, [pc, #124]	; (8001588 <MX_GPIO_Init+0xd0>)
 800150c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150e:	4a1e      	ldr	r2, [pc, #120]	; (8001588 <MX_GPIO_Init+0xd0>)
 8001510:	f043 0301 	orr.w	r3, r3, #1
 8001514:	6313      	str	r3, [r2, #48]	; 0x30
 8001516:	4b1c      	ldr	r3, [pc, #112]	; (8001588 <MX_GPIO_Init+0xd0>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151a:	f003 0301 	and.w	r3, r3, #1
 800151e:	60bb      	str	r3, [r7, #8]
 8001520:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001522:	2300      	movs	r3, #0
 8001524:	607b      	str	r3, [r7, #4]
 8001526:	4b18      	ldr	r3, [pc, #96]	; (8001588 <MX_GPIO_Init+0xd0>)
 8001528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152a:	4a17      	ldr	r2, [pc, #92]	; (8001588 <MX_GPIO_Init+0xd0>)
 800152c:	f043 0302 	orr.w	r3, r3, #2
 8001530:	6313      	str	r3, [r2, #48]	; 0x30
 8001532:	4b15      	ldr	r3, [pc, #84]	; (8001588 <MX_GPIO_Init+0xd0>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001536:	f003 0302 	and.w	r3, r3, #2
 800153a:	607b      	str	r3, [r7, #4]
 800153c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800153e:	2200      	movs	r2, #0
 8001540:	2120      	movs	r1, #32
 8001542:	4812      	ldr	r0, [pc, #72]	; (800158c <MX_GPIO_Init+0xd4>)
 8001544:	f001 fab2 	bl	8002aac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001548:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800154c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800154e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001552:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001554:	2300      	movs	r3, #0
 8001556:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001558:	f107 0314 	add.w	r3, r7, #20
 800155c:	4619      	mov	r1, r3
 800155e:	480c      	ldr	r0, [pc, #48]	; (8001590 <MX_GPIO_Init+0xd8>)
 8001560:	f001 f920 	bl	80027a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001564:	2320      	movs	r3, #32
 8001566:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001568:	2301      	movs	r3, #1
 800156a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156c:	2300      	movs	r3, #0
 800156e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001570:	2300      	movs	r3, #0
 8001572:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001574:	f107 0314 	add.w	r3, r7, #20
 8001578:	4619      	mov	r1, r3
 800157a:	4804      	ldr	r0, [pc, #16]	; (800158c <MX_GPIO_Init+0xd4>)
 800157c:	f001 f912 	bl	80027a4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001580:	bf00      	nop
 8001582:	3728      	adds	r7, #40	; 0x28
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	40023800 	.word	0x40023800
 800158c:	40020000 	.word	0x40020000
 8001590:	40020800 	.word	0x40020800

08001594 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001598:	b672      	cpsid	i
}
 800159a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800159c:	e7fe      	b.n	800159c <Error_Handler+0x8>
	...

080015a0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015a6:	2300      	movs	r3, #0
 80015a8:	607b      	str	r3, [r7, #4]
 80015aa:	4b10      	ldr	r3, [pc, #64]	; (80015ec <HAL_MspInit+0x4c>)
 80015ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ae:	4a0f      	ldr	r2, [pc, #60]	; (80015ec <HAL_MspInit+0x4c>)
 80015b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015b4:	6453      	str	r3, [r2, #68]	; 0x44
 80015b6:	4b0d      	ldr	r3, [pc, #52]	; (80015ec <HAL_MspInit+0x4c>)
 80015b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015be:	607b      	str	r3, [r7, #4]
 80015c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015c2:	2300      	movs	r3, #0
 80015c4:	603b      	str	r3, [r7, #0]
 80015c6:	4b09      	ldr	r3, [pc, #36]	; (80015ec <HAL_MspInit+0x4c>)
 80015c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ca:	4a08      	ldr	r2, [pc, #32]	; (80015ec <HAL_MspInit+0x4c>)
 80015cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015d0:	6413      	str	r3, [r2, #64]	; 0x40
 80015d2:	4b06      	ldr	r3, [pc, #24]	; (80015ec <HAL_MspInit+0x4c>)
 80015d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015da:	603b      	str	r3, [r7, #0]
 80015dc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80015de:	2007      	movs	r0, #7
 80015e0:	f001 f80c 	bl	80025fc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015e4:	bf00      	nop
 80015e6:	3708      	adds	r7, #8
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	40023800 	.word	0x40023800

080015f0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b08a      	sub	sp, #40	; 0x28
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f8:	f107 0314 	add.w	r3, r7, #20
 80015fc:	2200      	movs	r2, #0
 80015fe:	601a      	str	r2, [r3, #0]
 8001600:	605a      	str	r2, [r3, #4]
 8001602:	609a      	str	r2, [r3, #8]
 8001604:	60da      	str	r2, [r3, #12]
 8001606:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4a1b      	ldr	r2, [pc, #108]	; (800167c <HAL_ADC_MspInit+0x8c>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d12f      	bne.n	8001672 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001612:	2300      	movs	r3, #0
 8001614:	613b      	str	r3, [r7, #16]
 8001616:	4b1a      	ldr	r3, [pc, #104]	; (8001680 <HAL_ADC_MspInit+0x90>)
 8001618:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800161a:	4a19      	ldr	r2, [pc, #100]	; (8001680 <HAL_ADC_MspInit+0x90>)
 800161c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001620:	6453      	str	r3, [r2, #68]	; 0x44
 8001622:	4b17      	ldr	r3, [pc, #92]	; (8001680 <HAL_ADC_MspInit+0x90>)
 8001624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001626:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800162a:	613b      	str	r3, [r7, #16]
 800162c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800162e:	2300      	movs	r3, #0
 8001630:	60fb      	str	r3, [r7, #12]
 8001632:	4b13      	ldr	r3, [pc, #76]	; (8001680 <HAL_ADC_MspInit+0x90>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001636:	4a12      	ldr	r2, [pc, #72]	; (8001680 <HAL_ADC_MspInit+0x90>)
 8001638:	f043 0301 	orr.w	r3, r3, #1
 800163c:	6313      	str	r3, [r2, #48]	; 0x30
 800163e:	4b10      	ldr	r3, [pc, #64]	; (8001680 <HAL_ADC_MspInit+0x90>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001642:	f003 0301 	and.w	r3, r3, #1
 8001646:	60fb      	str	r3, [r7, #12]
 8001648:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800164a:	2302      	movs	r3, #2
 800164c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800164e:	2303      	movs	r3, #3
 8001650:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001652:	2300      	movs	r3, #0
 8001654:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001656:	f107 0314 	add.w	r3, r7, #20
 800165a:	4619      	mov	r1, r3
 800165c:	4809      	ldr	r0, [pc, #36]	; (8001684 <HAL_ADC_MspInit+0x94>)
 800165e:	f001 f8a1 	bl	80027a4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001662:	2200      	movs	r2, #0
 8001664:	2100      	movs	r1, #0
 8001666:	2012      	movs	r0, #18
 8001668:	f000 ffd3 	bl	8002612 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800166c:	2012      	movs	r0, #18
 800166e:	f000 ffec 	bl	800264a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001672:	bf00      	nop
 8001674:	3728      	adds	r7, #40	; 0x28
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	40012000 	.word	0x40012000
 8001680:	40023800 	.word	0x40023800
 8001684:	40020000 	.word	0x40020000

08001688 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001688:	b480      	push	{r7}
 800168a:	b085      	sub	sp, #20
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a0b      	ldr	r2, [pc, #44]	; (80016c4 <HAL_TIM_PWM_MspInit+0x3c>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d10d      	bne.n	80016b6 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800169a:	2300      	movs	r3, #0
 800169c:	60fb      	str	r3, [r7, #12]
 800169e:	4b0a      	ldr	r3, [pc, #40]	; (80016c8 <HAL_TIM_PWM_MspInit+0x40>)
 80016a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016a2:	4a09      	ldr	r2, [pc, #36]	; (80016c8 <HAL_TIM_PWM_MspInit+0x40>)
 80016a4:	f043 0301 	orr.w	r3, r3, #1
 80016a8:	6453      	str	r3, [r2, #68]	; 0x44
 80016aa:	4b07      	ldr	r3, [pc, #28]	; (80016c8 <HAL_TIM_PWM_MspInit+0x40>)
 80016ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ae:	f003 0301 	and.w	r3, r3, #1
 80016b2:	60fb      	str	r3, [r7, #12]
 80016b4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80016b6:	bf00      	nop
 80016b8:	3714      	adds	r7, #20
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr
 80016c2:	bf00      	nop
 80016c4:	40010000 	.word	0x40010000
 80016c8:	40023800 	.word	0x40023800

080016cc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b084      	sub	sp, #16
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016dc:	d115      	bne.n	800170a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016de:	2300      	movs	r3, #0
 80016e0:	60fb      	str	r3, [r7, #12]
 80016e2:	4b0c      	ldr	r3, [pc, #48]	; (8001714 <HAL_TIM_Base_MspInit+0x48>)
 80016e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e6:	4a0b      	ldr	r2, [pc, #44]	; (8001714 <HAL_TIM_Base_MspInit+0x48>)
 80016e8:	f043 0301 	orr.w	r3, r3, #1
 80016ec:	6413      	str	r3, [r2, #64]	; 0x40
 80016ee:	4b09      	ldr	r3, [pc, #36]	; (8001714 <HAL_TIM_Base_MspInit+0x48>)
 80016f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f2:	f003 0301 	and.w	r3, r3, #1
 80016f6:	60fb      	str	r3, [r7, #12]
 80016f8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80016fa:	2200      	movs	r2, #0
 80016fc:	2100      	movs	r1, #0
 80016fe:	201c      	movs	r0, #28
 8001700:	f000 ff87 	bl	8002612 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001704:	201c      	movs	r0, #28
 8001706:	f000 ffa0 	bl	800264a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800170a:	bf00      	nop
 800170c:	3710      	adds	r7, #16
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	40023800 	.word	0x40023800

08001718 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b088      	sub	sp, #32
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001720:	f107 030c 	add.w	r3, r7, #12
 8001724:	2200      	movs	r2, #0
 8001726:	601a      	str	r2, [r3, #0]
 8001728:	605a      	str	r2, [r3, #4]
 800172a:	609a      	str	r2, [r3, #8]
 800172c:	60da      	str	r2, [r3, #12]
 800172e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a12      	ldr	r2, [pc, #72]	; (8001780 <HAL_TIM_MspPostInit+0x68>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d11e      	bne.n	8001778 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800173a:	2300      	movs	r3, #0
 800173c:	60bb      	str	r3, [r7, #8]
 800173e:	4b11      	ldr	r3, [pc, #68]	; (8001784 <HAL_TIM_MspPostInit+0x6c>)
 8001740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001742:	4a10      	ldr	r2, [pc, #64]	; (8001784 <HAL_TIM_MspPostInit+0x6c>)
 8001744:	f043 0301 	orr.w	r3, r3, #1
 8001748:	6313      	str	r3, [r2, #48]	; 0x30
 800174a:	4b0e      	ldr	r3, [pc, #56]	; (8001784 <HAL_TIM_MspPostInit+0x6c>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174e:	f003 0301 	and.w	r3, r3, #1
 8001752:	60bb      	str	r3, [r7, #8]
 8001754:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001756:	f44f 7300 	mov.w	r3, #512	; 0x200
 800175a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175c:	2302      	movs	r3, #2
 800175e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001760:	2300      	movs	r3, #0
 8001762:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001764:	2300      	movs	r3, #0
 8001766:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001768:	2301      	movs	r3, #1
 800176a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800176c:	f107 030c 	add.w	r3, r7, #12
 8001770:	4619      	mov	r1, r3
 8001772:	4805      	ldr	r0, [pc, #20]	; (8001788 <HAL_TIM_MspPostInit+0x70>)
 8001774:	f001 f816 	bl	80027a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001778:	bf00      	nop
 800177a:	3720      	adds	r7, #32
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	40010000 	.word	0x40010000
 8001784:	40023800 	.word	0x40023800
 8001788:	40020000 	.word	0x40020000

0800178c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b08a      	sub	sp, #40	; 0x28
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001794:	f107 0314 	add.w	r3, r7, #20
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]
 800179c:	605a      	str	r2, [r3, #4]
 800179e:	609a      	str	r2, [r3, #8]
 80017a0:	60da      	str	r2, [r3, #12]
 80017a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a1d      	ldr	r2, [pc, #116]	; (8001820 <HAL_UART_MspInit+0x94>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d133      	bne.n	8001816 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80017ae:	2300      	movs	r3, #0
 80017b0:	613b      	str	r3, [r7, #16]
 80017b2:	4b1c      	ldr	r3, [pc, #112]	; (8001824 <HAL_UART_MspInit+0x98>)
 80017b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017b6:	4a1b      	ldr	r2, [pc, #108]	; (8001824 <HAL_UART_MspInit+0x98>)
 80017b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017bc:	6413      	str	r3, [r2, #64]	; 0x40
 80017be:	4b19      	ldr	r3, [pc, #100]	; (8001824 <HAL_UART_MspInit+0x98>)
 80017c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017c6:	613b      	str	r3, [r7, #16]
 80017c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ca:	2300      	movs	r3, #0
 80017cc:	60fb      	str	r3, [r7, #12]
 80017ce:	4b15      	ldr	r3, [pc, #84]	; (8001824 <HAL_UART_MspInit+0x98>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d2:	4a14      	ldr	r2, [pc, #80]	; (8001824 <HAL_UART_MspInit+0x98>)
 80017d4:	f043 0301 	orr.w	r3, r3, #1
 80017d8:	6313      	str	r3, [r2, #48]	; 0x30
 80017da:	4b12      	ldr	r3, [pc, #72]	; (8001824 <HAL_UART_MspInit+0x98>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017de:	f003 0301 	and.w	r3, r3, #1
 80017e2:	60fb      	str	r3, [r7, #12]
 80017e4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80017e6:	230c      	movs	r3, #12
 80017e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ea:	2302      	movs	r3, #2
 80017ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ee:	2300      	movs	r3, #0
 80017f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f2:	2300      	movs	r3, #0
 80017f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017f6:	2307      	movs	r3, #7
 80017f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017fa:	f107 0314 	add.w	r3, r7, #20
 80017fe:	4619      	mov	r1, r3
 8001800:	4809      	ldr	r0, [pc, #36]	; (8001828 <HAL_UART_MspInit+0x9c>)
 8001802:	f000 ffcf 	bl	80027a4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001806:	2200      	movs	r2, #0
 8001808:	2100      	movs	r1, #0
 800180a:	2026      	movs	r0, #38	; 0x26
 800180c:	f000 ff01 	bl	8002612 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001810:	2026      	movs	r0, #38	; 0x26
 8001812:	f000 ff1a 	bl	800264a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001816:	bf00      	nop
 8001818:	3728      	adds	r7, #40	; 0x28
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	40004400 	.word	0x40004400
 8001824:	40023800 	.word	0x40023800
 8001828:	40020000 	.word	0x40020000

0800182c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001830:	e7fe      	b.n	8001830 <NMI_Handler+0x4>

08001832 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001832:	b480      	push	{r7}
 8001834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001836:	e7fe      	b.n	8001836 <HardFault_Handler+0x4>

08001838 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800183c:	e7fe      	b.n	800183c <MemManage_Handler+0x4>

0800183e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800183e:	b480      	push	{r7}
 8001840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001842:	e7fe      	b.n	8001842 <BusFault_Handler+0x4>

08001844 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001848:	e7fe      	b.n	8001848 <UsageFault_Handler+0x4>

0800184a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800184a:	b480      	push	{r7}
 800184c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800184e:	bf00      	nop
 8001850:	46bd      	mov	sp, r7
 8001852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001856:	4770      	bx	lr

08001858 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800185c:	bf00      	nop
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr

08001866 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001866:	b480      	push	{r7}
 8001868:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800186a:	bf00      	nop
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr

08001874 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001878:	f000 f974 	bl	8001b64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800187c:	bf00      	nop
 800187e:	bd80      	pop	{r7, pc}

08001880 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001884:	4802      	ldr	r0, [pc, #8]	; (8001890 <ADC_IRQHandler+0x10>)
 8001886:	f000 fa8f 	bl	8001da8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800188a:	bf00      	nop
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	20000204 	.word	0x20000204

08001894 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001898:	4802      	ldr	r0, [pc, #8]	; (80018a4 <TIM2_IRQHandler+0x10>)
 800189a:	f001 ff63 	bl	8003764 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800189e:	bf00      	nop
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	20000294 	.word	0x20000294

080018a8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80018ac:	4802      	ldr	r0, [pc, #8]	; (80018b8 <USART2_IRQHandler+0x10>)
 80018ae:	f002 fe8d 	bl	80045cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80018b2:	bf00      	nop
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	200002dc 	.word	0x200002dc

080018bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0
  return 1;
 80018c0:	2301      	movs	r3, #1
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	46bd      	mov	sp, r7
 80018c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ca:	4770      	bx	lr

080018cc <_kill>:

int _kill(int pid, int sig)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
 80018d4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80018d6:	f005 fac9 	bl	8006e6c <__errno>
 80018da:	4603      	mov	r3, r0
 80018dc:	2216      	movs	r2, #22
 80018de:	601a      	str	r2, [r3, #0]
  return -1;
 80018e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018e4:	4618      	mov	r0, r3
 80018e6:	3708      	adds	r7, #8
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}

080018ec <_exit>:

void _exit (int status)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80018f4:	f04f 31ff 	mov.w	r1, #4294967295
 80018f8:	6878      	ldr	r0, [r7, #4]
 80018fa:	f7ff ffe7 	bl	80018cc <_kill>
  while (1) {}    /* Make sure we hang here */
 80018fe:	e7fe      	b.n	80018fe <_exit+0x12>

08001900 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b086      	sub	sp, #24
 8001904:	af00      	add	r7, sp, #0
 8001906:	60f8      	str	r0, [r7, #12]
 8001908:	60b9      	str	r1, [r7, #8]
 800190a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800190c:	2300      	movs	r3, #0
 800190e:	617b      	str	r3, [r7, #20]
 8001910:	e00a      	b.n	8001928 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001912:	f3af 8000 	nop.w
 8001916:	4601      	mov	r1, r0
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	1c5a      	adds	r2, r3, #1
 800191c:	60ba      	str	r2, [r7, #8]
 800191e:	b2ca      	uxtb	r2, r1
 8001920:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	3301      	adds	r3, #1
 8001926:	617b      	str	r3, [r7, #20]
 8001928:	697a      	ldr	r2, [r7, #20]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	429a      	cmp	r2, r3
 800192e:	dbf0      	blt.n	8001912 <_read+0x12>
  }

  return len;
 8001930:	687b      	ldr	r3, [r7, #4]
}
 8001932:	4618      	mov	r0, r3
 8001934:	3718      	adds	r7, #24
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}

0800193a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800193a:	b580      	push	{r7, lr}
 800193c:	b086      	sub	sp, #24
 800193e:	af00      	add	r7, sp, #0
 8001940:	60f8      	str	r0, [r7, #12]
 8001942:	60b9      	str	r1, [r7, #8]
 8001944:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001946:	2300      	movs	r3, #0
 8001948:	617b      	str	r3, [r7, #20]
 800194a:	e009      	b.n	8001960 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800194c:	68bb      	ldr	r3, [r7, #8]
 800194e:	1c5a      	adds	r2, r3, #1
 8001950:	60ba      	str	r2, [r7, #8]
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	4618      	mov	r0, r3
 8001956:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	3301      	adds	r3, #1
 800195e:	617b      	str	r3, [r7, #20]
 8001960:	697a      	ldr	r2, [r7, #20]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	429a      	cmp	r2, r3
 8001966:	dbf1      	blt.n	800194c <_write+0x12>
  }
  return len;
 8001968:	687b      	ldr	r3, [r7, #4]
}
 800196a:	4618      	mov	r0, r3
 800196c:	3718      	adds	r7, #24
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}

08001972 <_close>:

int _close(int file)
{
 8001972:	b480      	push	{r7}
 8001974:	b083      	sub	sp, #12
 8001976:	af00      	add	r7, sp, #0
 8001978:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800197a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800197e:	4618      	mov	r0, r3
 8001980:	370c      	adds	r7, #12
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr

0800198a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800198a:	b480      	push	{r7}
 800198c:	b083      	sub	sp, #12
 800198e:	af00      	add	r7, sp, #0
 8001990:	6078      	str	r0, [r7, #4]
 8001992:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800199a:	605a      	str	r2, [r3, #4]
  return 0;
 800199c:	2300      	movs	r3, #0
}
 800199e:	4618      	mov	r0, r3
 80019a0:	370c      	adds	r7, #12
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr

080019aa <_isatty>:

int _isatty(int file)
{
 80019aa:	b480      	push	{r7}
 80019ac:	b083      	sub	sp, #12
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019b2:	2301      	movs	r3, #1
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	370c      	adds	r7, #12
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr

080019c0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b085      	sub	sp, #20
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	60f8      	str	r0, [r7, #12]
 80019c8:	60b9      	str	r1, [r7, #8]
 80019ca:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019cc:	2300      	movs	r3, #0
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3714      	adds	r7, #20
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr
	...

080019dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b086      	sub	sp, #24
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019e4:	4a14      	ldr	r2, [pc, #80]	; (8001a38 <_sbrk+0x5c>)
 80019e6:	4b15      	ldr	r3, [pc, #84]	; (8001a3c <_sbrk+0x60>)
 80019e8:	1ad3      	subs	r3, r2, r3
 80019ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019f0:	4b13      	ldr	r3, [pc, #76]	; (8001a40 <_sbrk+0x64>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d102      	bne.n	80019fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019f8:	4b11      	ldr	r3, [pc, #68]	; (8001a40 <_sbrk+0x64>)
 80019fa:	4a12      	ldr	r2, [pc, #72]	; (8001a44 <_sbrk+0x68>)
 80019fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019fe:	4b10      	ldr	r3, [pc, #64]	; (8001a40 <_sbrk+0x64>)
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	4413      	add	r3, r2
 8001a06:	693a      	ldr	r2, [r7, #16]
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d207      	bcs.n	8001a1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a0c:	f005 fa2e 	bl	8006e6c <__errno>
 8001a10:	4603      	mov	r3, r0
 8001a12:	220c      	movs	r2, #12
 8001a14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a16:	f04f 33ff 	mov.w	r3, #4294967295
 8001a1a:	e009      	b.n	8001a30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a1c:	4b08      	ldr	r3, [pc, #32]	; (8001a40 <_sbrk+0x64>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a22:	4b07      	ldr	r3, [pc, #28]	; (8001a40 <_sbrk+0x64>)
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	4413      	add	r3, r2
 8001a2a:	4a05      	ldr	r2, [pc, #20]	; (8001a40 <_sbrk+0x64>)
 8001a2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a2e:	68fb      	ldr	r3, [r7, #12]
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	3718      	adds	r7, #24
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	20018000 	.word	0x20018000
 8001a3c:	00000400 	.word	0x00000400
 8001a40:	20000328 	.word	0x20000328
 8001a44:	20000480 	.word	0x20000480

08001a48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a4c:	4b06      	ldr	r3, [pc, #24]	; (8001a68 <SystemInit+0x20>)
 8001a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a52:	4a05      	ldr	r2, [pc, #20]	; (8001a68 <SystemInit+0x20>)
 8001a54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a5c:	bf00      	nop
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop
 8001a68:	e000ed00 	.word	0xe000ed00

08001a6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a6c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001aa4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001a70:	f7ff ffea 	bl	8001a48 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a74:	480c      	ldr	r0, [pc, #48]	; (8001aa8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a76:	490d      	ldr	r1, [pc, #52]	; (8001aac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a78:	4a0d      	ldr	r2, [pc, #52]	; (8001ab0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a7c:	e002      	b.n	8001a84 <LoopCopyDataInit>

08001a7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a82:	3304      	adds	r3, #4

08001a84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a88:	d3f9      	bcc.n	8001a7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a8a:	4a0a      	ldr	r2, [pc, #40]	; (8001ab4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a8c:	4c0a      	ldr	r4, [pc, #40]	; (8001ab8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a90:	e001      	b.n	8001a96 <LoopFillZerobss>

08001a92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a94:	3204      	adds	r2, #4

08001a96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a98:	d3fb      	bcc.n	8001a92 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001a9a:	f005 f9ed 	bl	8006e78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a9e:	f7ff fb2b 	bl	80010f8 <main>
  bx  lr    
 8001aa2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001aa4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001aa8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001aac:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8001ab0:	080093ac 	.word	0x080093ac
  ldr r2, =_sbss
 8001ab4:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001ab8:	2000047c 	.word	0x2000047c

08001abc <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001abc:	e7fe      	b.n	8001abc <DMA1_Stream0_IRQHandler>
	...

08001ac0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ac4:	4b0e      	ldr	r3, [pc, #56]	; (8001b00 <HAL_Init+0x40>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a0d      	ldr	r2, [pc, #52]	; (8001b00 <HAL_Init+0x40>)
 8001aca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ace:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ad0:	4b0b      	ldr	r3, [pc, #44]	; (8001b00 <HAL_Init+0x40>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a0a      	ldr	r2, [pc, #40]	; (8001b00 <HAL_Init+0x40>)
 8001ad6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ada:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001adc:	4b08      	ldr	r3, [pc, #32]	; (8001b00 <HAL_Init+0x40>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a07      	ldr	r2, [pc, #28]	; (8001b00 <HAL_Init+0x40>)
 8001ae2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ae6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ae8:	2003      	movs	r0, #3
 8001aea:	f000 fd87 	bl	80025fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001aee:	2000      	movs	r0, #0
 8001af0:	f000 f808 	bl	8001b04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001af4:	f7ff fd54 	bl	80015a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001af8:	2300      	movs	r3, #0
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	40023c00 	.word	0x40023c00

08001b04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b0c:	4b12      	ldr	r3, [pc, #72]	; (8001b58 <HAL_InitTick+0x54>)
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	4b12      	ldr	r3, [pc, #72]	; (8001b5c <HAL_InitTick+0x58>)
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	4619      	mov	r1, r3
 8001b16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b22:	4618      	mov	r0, r3
 8001b24:	f000 fd9f 	bl	8002666 <HAL_SYSTICK_Config>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d001      	beq.n	8001b32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	e00e      	b.n	8001b50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2b0f      	cmp	r3, #15
 8001b36:	d80a      	bhi.n	8001b4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b38:	2200      	movs	r2, #0
 8001b3a:	6879      	ldr	r1, [r7, #4]
 8001b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b40:	f000 fd67 	bl	8002612 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b44:	4a06      	ldr	r2, [pc, #24]	; (8001b60 <HAL_InitTick+0x5c>)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	e000      	b.n	8001b50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b4e:	2301      	movs	r3, #1
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	3708      	adds	r7, #8
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	20000000 	.word	0x20000000
 8001b5c:	20000008 	.word	0x20000008
 8001b60:	20000004 	.word	0x20000004

08001b64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b68:	4b06      	ldr	r3, [pc, #24]	; (8001b84 <HAL_IncTick+0x20>)
 8001b6a:	781b      	ldrb	r3, [r3, #0]
 8001b6c:	461a      	mov	r2, r3
 8001b6e:	4b06      	ldr	r3, [pc, #24]	; (8001b88 <HAL_IncTick+0x24>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4413      	add	r3, r2
 8001b74:	4a04      	ldr	r2, [pc, #16]	; (8001b88 <HAL_IncTick+0x24>)
 8001b76:	6013      	str	r3, [r2, #0]
}
 8001b78:	bf00      	nop
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr
 8001b82:	bf00      	nop
 8001b84:	20000008 	.word	0x20000008
 8001b88:	2000032c 	.word	0x2000032c

08001b8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  return uwTick;
 8001b90:	4b03      	ldr	r3, [pc, #12]	; (8001ba0 <HAL_GetTick+0x14>)
 8001b92:	681b      	ldr	r3, [r3, #0]
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr
 8001b9e:	bf00      	nop
 8001ba0:	2000032c 	.word	0x2000032c

08001ba4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b084      	sub	sp, #16
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bac:	2300      	movs	r3, #0
 8001bae:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d101      	bne.n	8001bba <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e033      	b.n	8001c22 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d109      	bne.n	8001bd6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001bc2:	6878      	ldr	r0, [r7, #4]
 8001bc4:	f7ff fd14 	bl	80015f0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2200      	movs	r2, #0
 8001bcc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bda:	f003 0310 	and.w	r3, r3, #16
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d118      	bne.n	8001c14 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001bea:	f023 0302 	bic.w	r3, r3, #2
 8001bee:	f043 0202 	orr.w	r2, r3, #2
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001bf6:	6878      	ldr	r0, [r7, #4]
 8001bf8:	f000 fb2a 	bl	8002250 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2200      	movs	r2, #0
 8001c00:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c06:	f023 0303 	bic.w	r3, r3, #3
 8001c0a:	f043 0201 	orr.w	r2, r3, #1
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	641a      	str	r2, [r3, #64]	; 0x40
 8001c12:	e001      	b.n	8001c18 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c14:	2301      	movs	r3, #1
 8001c16:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001c20:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3710      	adds	r7, #16
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
	...

08001c2c <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b085      	sub	sp, #20
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001c34:	2300      	movs	r3, #0
 8001c36:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c3e:	2b01      	cmp	r3, #1
 8001c40:	d101      	bne.n	8001c46 <HAL_ADC_Start_IT+0x1a>
 8001c42:	2302      	movs	r3, #2
 8001c44:	e0a1      	b.n	8001d8a <HAL_ADC_Start_IT+0x15e>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2201      	movs	r2, #1
 8001c4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	689b      	ldr	r3, [r3, #8]
 8001c54:	f003 0301 	and.w	r3, r3, #1
 8001c58:	2b01      	cmp	r3, #1
 8001c5a:	d018      	beq.n	8001c8e <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	689a      	ldr	r2, [r3, #8]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f042 0201 	orr.w	r2, r2, #1
 8001c6a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001c6c:	4b4a      	ldr	r3, [pc, #296]	; (8001d98 <HAL_ADC_Start_IT+0x16c>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a4a      	ldr	r2, [pc, #296]	; (8001d9c <HAL_ADC_Start_IT+0x170>)
 8001c72:	fba2 2303 	umull	r2, r3, r2, r3
 8001c76:	0c9a      	lsrs	r2, r3, #18
 8001c78:	4613      	mov	r3, r2
 8001c7a:	005b      	lsls	r3, r3, #1
 8001c7c:	4413      	add	r3, r2
 8001c7e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001c80:	e002      	b.n	8001c88 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8001c82:	68bb      	ldr	r3, [r7, #8]
 8001c84:	3b01      	subs	r3, #1
 8001c86:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d1f9      	bne.n	8001c82 <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	689b      	ldr	r3, [r3, #8]
 8001c94:	f003 0301 	and.w	r3, r3, #1
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	d169      	bne.n	8001d70 <HAL_ADC_Start_IT+0x144>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001ca4:	f023 0301 	bic.w	r3, r3, #1
 8001ca8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d007      	beq.n	8001cce <HAL_ADC_Start_IT+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001cc6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001cd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001cda:	d106      	bne.n	8001cea <HAL_ADC_Start_IT+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ce0:	f023 0206 	bic.w	r2, r3, #6
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	645a      	str	r2, [r3, #68]	; 0x44
 8001ce8:	e002      	b.n	8001cf0 <HAL_ADC_Start_IT+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2200      	movs	r2, #0
 8001cee:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001cf8:	4b29      	ldr	r3, [pc, #164]	; (8001da0 <HAL_ADC_Start_IT+0x174>)
 8001cfa:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001d04:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	687a      	ldr	r2, [r7, #4]
 8001d0e:	6812      	ldr	r2, [r2, #0]
 8001d10:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001d14:	f043 0320 	orr.w	r3, r3, #32
 8001d18:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	f003 031f 	and.w	r3, r3, #31
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d10f      	bne.n	8001d46 <HAL_ADC_Start_IT+0x11a>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d129      	bne.n	8001d88 <HAL_ADC_Start_IT+0x15c>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	689a      	ldr	r2, [r3, #8]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001d42:	609a      	str	r2, [r3, #8]
 8001d44:	e020      	b.n	8001d88 <HAL_ADC_Start_IT+0x15c>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4a16      	ldr	r2, [pc, #88]	; (8001da4 <HAL_ADC_Start_IT+0x178>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d11b      	bne.n	8001d88 <HAL_ADC_Start_IT+0x15c>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d114      	bne.n	8001d88 <HAL_ADC_Start_IT+0x15c>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	689a      	ldr	r2, [r3, #8]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001d6c:	609a      	str	r2, [r3, #8]
 8001d6e:	e00b      	b.n	8001d88 <HAL_ADC_Start_IT+0x15c>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d74:	f043 0210 	orr.w	r2, r3, #16
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d80:	f043 0201 	orr.w	r2, r3, #1
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001d88:	2300      	movs	r3, #0
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3714      	adds	r7, #20
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	20000000 	.word	0x20000000
 8001d9c:	431bde83 	.word	0x431bde83
 8001da0:	40012300 	.word	0x40012300
 8001da4:	40012000 	.word	0x40012000

08001da8 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b086      	sub	sp, #24
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001db0:	2300      	movs	r3, #0
 8001db2:	617b      	str	r3, [r7, #20]
 8001db4:	2300      	movs	r3, #0
 8001db6:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	f003 0302 	and.w	r3, r3, #2
 8001dce:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001dd0:	68bb      	ldr	r3, [r7, #8]
 8001dd2:	f003 0320 	and.w	r3, r3, #32
 8001dd6:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d049      	beq.n	8001e72 <HAL_ADC_IRQHandler+0xca>
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d046      	beq.n	8001e72 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de8:	f003 0310 	and.w	r3, r3, #16
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d105      	bne.n	8001dfc <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	689b      	ldr	r3, [r3, #8]
 8001e02:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d12b      	bne.n	8001e62 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d127      	bne.n	8001e62 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e18:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d006      	beq.n	8001e2e <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	689b      	ldr	r3, [r3, #8]
 8001e26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d119      	bne.n	8001e62 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	685a      	ldr	r2, [r3, #4]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f022 0220 	bic.w	r2, r2, #32
 8001e3c:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e42:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d105      	bne.n	8001e62 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e5a:	f043 0201 	orr.w	r2, r3, #1
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001e62:	6878      	ldr	r0, [r7, #4]
 8001e64:	f7ff f8c4 	bl	8000ff0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f06f 0212 	mvn.w	r2, #18
 8001e70:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	f003 0304 	and.w	r3, r3, #4
 8001e78:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001e7a:	68bb      	ldr	r3, [r7, #8]
 8001e7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e80:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d057      	beq.n	8001f38 <HAL_ADC_IRQHandler+0x190>
 8001e88:	693b      	ldr	r3, [r7, #16]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d054      	beq.n	8001f38 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e92:	f003 0310 	and.w	r3, r3, #16
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d105      	bne.n	8001ea6 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e9e:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d139      	bne.n	8001f28 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001eba:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d006      	beq.n	8001ed0 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d12b      	bne.n	8001f28 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d124      	bne.n	8001f28 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d11d      	bne.n	8001f28 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d119      	bne.n	8001f28 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	685a      	ldr	r2, [r3, #4]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001f02:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f08:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d105      	bne.n	8001f28 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f20:	f043 0201 	orr.w	r2, r3, #1
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001f28:	6878      	ldr	r0, [r7, #4]
 8001f2a:	f000 fa8d 	bl	8002448 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f06f 020c 	mvn.w	r2, #12
 8001f36:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	f003 0301 	and.w	r3, r3, #1
 8001f3e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f46:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d017      	beq.n	8001f7e <HAL_ADC_IRQHandler+0x1d6>
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d014      	beq.n	8001f7e <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f003 0301 	and.w	r3, r3, #1
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d10d      	bne.n	8001f7e <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f66:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001f6e:	6878      	ldr	r0, [r7, #4]
 8001f70:	f000 f837 	bl	8001fe2 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f06f 0201 	mvn.w	r2, #1
 8001f7c:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	f003 0320 	and.w	r3, r3, #32
 8001f84:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001f8c:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d015      	beq.n	8001fc0 <HAL_ADC_IRQHandler+0x218>
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d012      	beq.n	8001fc0 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f9e:	f043 0202 	orr.w	r2, r3, #2
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f06f 0220 	mvn.w	r2, #32
 8001fae:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8001fb0:	6878      	ldr	r0, [r7, #4]
 8001fb2:	f000 f820 	bl	8001ff6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f06f 0220 	mvn.w	r2, #32
 8001fbe:	601a      	str	r2, [r3, #0]
  }
}
 8001fc0:	bf00      	nop
 8001fc2:	3718      	adds	r7, #24
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}

08001fc8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	370c      	adds	r7, #12
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr

08001fe2 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001fe2:	b480      	push	{r7}
 8001fe4:	b083      	sub	sp, #12
 8001fe6:	af00      	add	r7, sp, #0
 8001fe8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001fea:	bf00      	nop
 8001fec:	370c      	adds	r7, #12
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr

08001ff6 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001ff6:	b480      	push	{r7}
 8001ff8:	b083      	sub	sp, #12
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001ffe:	bf00      	nop
 8002000:	370c      	adds	r7, #12
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr
	...

0800200c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800200c:	b480      	push	{r7}
 800200e:	b085      	sub	sp, #20
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002016:	2300      	movs	r3, #0
 8002018:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002020:	2b01      	cmp	r3, #1
 8002022:	d101      	bne.n	8002028 <HAL_ADC_ConfigChannel+0x1c>
 8002024:	2302      	movs	r3, #2
 8002026:	e105      	b.n	8002234 <HAL_ADC_ConfigChannel+0x228>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2201      	movs	r2, #1
 800202c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	2b09      	cmp	r3, #9
 8002036:	d925      	bls.n	8002084 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	68d9      	ldr	r1, [r3, #12]
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	b29b      	uxth	r3, r3
 8002044:	461a      	mov	r2, r3
 8002046:	4613      	mov	r3, r2
 8002048:	005b      	lsls	r3, r3, #1
 800204a:	4413      	add	r3, r2
 800204c:	3b1e      	subs	r3, #30
 800204e:	2207      	movs	r2, #7
 8002050:	fa02 f303 	lsl.w	r3, r2, r3
 8002054:	43da      	mvns	r2, r3
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	400a      	ands	r2, r1
 800205c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	68d9      	ldr	r1, [r3, #12]
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	689a      	ldr	r2, [r3, #8]
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	b29b      	uxth	r3, r3
 800206e:	4618      	mov	r0, r3
 8002070:	4603      	mov	r3, r0
 8002072:	005b      	lsls	r3, r3, #1
 8002074:	4403      	add	r3, r0
 8002076:	3b1e      	subs	r3, #30
 8002078:	409a      	lsls	r2, r3
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	430a      	orrs	r2, r1
 8002080:	60da      	str	r2, [r3, #12]
 8002082:	e022      	b.n	80020ca <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	6919      	ldr	r1, [r3, #16]
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	b29b      	uxth	r3, r3
 8002090:	461a      	mov	r2, r3
 8002092:	4613      	mov	r3, r2
 8002094:	005b      	lsls	r3, r3, #1
 8002096:	4413      	add	r3, r2
 8002098:	2207      	movs	r2, #7
 800209a:	fa02 f303 	lsl.w	r3, r2, r3
 800209e:	43da      	mvns	r2, r3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	400a      	ands	r2, r1
 80020a6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	6919      	ldr	r1, [r3, #16]
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	689a      	ldr	r2, [r3, #8]
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	b29b      	uxth	r3, r3
 80020b8:	4618      	mov	r0, r3
 80020ba:	4603      	mov	r3, r0
 80020bc:	005b      	lsls	r3, r3, #1
 80020be:	4403      	add	r3, r0
 80020c0:	409a      	lsls	r2, r3
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	430a      	orrs	r2, r1
 80020c8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	2b06      	cmp	r3, #6
 80020d0:	d824      	bhi.n	800211c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	685a      	ldr	r2, [r3, #4]
 80020dc:	4613      	mov	r3, r2
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	4413      	add	r3, r2
 80020e2:	3b05      	subs	r3, #5
 80020e4:	221f      	movs	r2, #31
 80020e6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ea:	43da      	mvns	r2, r3
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	400a      	ands	r2, r1
 80020f2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	b29b      	uxth	r3, r3
 8002100:	4618      	mov	r0, r3
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	685a      	ldr	r2, [r3, #4]
 8002106:	4613      	mov	r3, r2
 8002108:	009b      	lsls	r3, r3, #2
 800210a:	4413      	add	r3, r2
 800210c:	3b05      	subs	r3, #5
 800210e:	fa00 f203 	lsl.w	r2, r0, r3
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	430a      	orrs	r2, r1
 8002118:	635a      	str	r2, [r3, #52]	; 0x34
 800211a:	e04c      	b.n	80021b6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	2b0c      	cmp	r3, #12
 8002122:	d824      	bhi.n	800216e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	685a      	ldr	r2, [r3, #4]
 800212e:	4613      	mov	r3, r2
 8002130:	009b      	lsls	r3, r3, #2
 8002132:	4413      	add	r3, r2
 8002134:	3b23      	subs	r3, #35	; 0x23
 8002136:	221f      	movs	r2, #31
 8002138:	fa02 f303 	lsl.w	r3, r2, r3
 800213c:	43da      	mvns	r2, r3
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	400a      	ands	r2, r1
 8002144:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	b29b      	uxth	r3, r3
 8002152:	4618      	mov	r0, r3
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	685a      	ldr	r2, [r3, #4]
 8002158:	4613      	mov	r3, r2
 800215a:	009b      	lsls	r3, r3, #2
 800215c:	4413      	add	r3, r2
 800215e:	3b23      	subs	r3, #35	; 0x23
 8002160:	fa00 f203 	lsl.w	r2, r0, r3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	430a      	orrs	r2, r1
 800216a:	631a      	str	r2, [r3, #48]	; 0x30
 800216c:	e023      	b.n	80021b6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	685a      	ldr	r2, [r3, #4]
 8002178:	4613      	mov	r3, r2
 800217a:	009b      	lsls	r3, r3, #2
 800217c:	4413      	add	r3, r2
 800217e:	3b41      	subs	r3, #65	; 0x41
 8002180:	221f      	movs	r2, #31
 8002182:	fa02 f303 	lsl.w	r3, r2, r3
 8002186:	43da      	mvns	r2, r3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	400a      	ands	r2, r1
 800218e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	b29b      	uxth	r3, r3
 800219c:	4618      	mov	r0, r3
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	685a      	ldr	r2, [r3, #4]
 80021a2:	4613      	mov	r3, r2
 80021a4:	009b      	lsls	r3, r3, #2
 80021a6:	4413      	add	r3, r2
 80021a8:	3b41      	subs	r3, #65	; 0x41
 80021aa:	fa00 f203 	lsl.w	r2, r0, r3
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	430a      	orrs	r2, r1
 80021b4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021b6:	4b22      	ldr	r3, [pc, #136]	; (8002240 <HAL_ADC_ConfigChannel+0x234>)
 80021b8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4a21      	ldr	r2, [pc, #132]	; (8002244 <HAL_ADC_ConfigChannel+0x238>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d109      	bne.n	80021d8 <HAL_ADC_ConfigChannel+0x1cc>
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	2b12      	cmp	r3, #18
 80021ca:	d105      	bne.n	80021d8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a19      	ldr	r2, [pc, #100]	; (8002244 <HAL_ADC_ConfigChannel+0x238>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d123      	bne.n	800222a <HAL_ADC_ConfigChannel+0x21e>
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	2b10      	cmp	r3, #16
 80021e8:	d003      	beq.n	80021f2 <HAL_ADC_ConfigChannel+0x1e6>
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	2b11      	cmp	r3, #17
 80021f0:	d11b      	bne.n	800222a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	2b10      	cmp	r3, #16
 8002204:	d111      	bne.n	800222a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002206:	4b10      	ldr	r3, [pc, #64]	; (8002248 <HAL_ADC_ConfigChannel+0x23c>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a10      	ldr	r2, [pc, #64]	; (800224c <HAL_ADC_ConfigChannel+0x240>)
 800220c:	fba2 2303 	umull	r2, r3, r2, r3
 8002210:	0c9a      	lsrs	r2, r3, #18
 8002212:	4613      	mov	r3, r2
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	4413      	add	r3, r2
 8002218:	005b      	lsls	r3, r3, #1
 800221a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800221c:	e002      	b.n	8002224 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	3b01      	subs	r3, #1
 8002222:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d1f9      	bne.n	800221e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2200      	movs	r2, #0
 800222e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8002232:	2300      	movs	r3, #0
}
 8002234:	4618      	mov	r0, r3
 8002236:	3714      	adds	r7, #20
 8002238:	46bd      	mov	sp, r7
 800223a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223e:	4770      	bx	lr
 8002240:	40012300 	.word	0x40012300
 8002244:	40012000 	.word	0x40012000
 8002248:	20000000 	.word	0x20000000
 800224c:	431bde83 	.word	0x431bde83

08002250 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002250:	b480      	push	{r7}
 8002252:	b085      	sub	sp, #20
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002258:	4b79      	ldr	r3, [pc, #484]	; (8002440 <ADC_Init+0x1f0>)
 800225a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	685a      	ldr	r2, [r3, #4]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	431a      	orrs	r2, r3
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	685a      	ldr	r2, [r3, #4]
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002284:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	6859      	ldr	r1, [r3, #4]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	691b      	ldr	r3, [r3, #16]
 8002290:	021a      	lsls	r2, r3, #8
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	430a      	orrs	r2, r1
 8002298:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	685a      	ldr	r2, [r3, #4]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80022a8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	6859      	ldr	r1, [r3, #4]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	689a      	ldr	r2, [r3, #8]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	430a      	orrs	r2, r1
 80022ba:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	689a      	ldr	r2, [r3, #8]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80022ca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	6899      	ldr	r1, [r3, #8]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	68da      	ldr	r2, [r3, #12]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	430a      	orrs	r2, r1
 80022dc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022e2:	4a58      	ldr	r2, [pc, #352]	; (8002444 <ADC_Init+0x1f4>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d022      	beq.n	800232e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	689a      	ldr	r2, [r3, #8]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80022f6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	6899      	ldr	r1, [r3, #8]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	430a      	orrs	r2, r1
 8002308:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	689a      	ldr	r2, [r3, #8]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002318:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	6899      	ldr	r1, [r3, #8]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	430a      	orrs	r2, r1
 800232a:	609a      	str	r2, [r3, #8]
 800232c:	e00f      	b.n	800234e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	689a      	ldr	r2, [r3, #8]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800233c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	689a      	ldr	r2, [r3, #8]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800234c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	689a      	ldr	r2, [r3, #8]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f022 0202 	bic.w	r2, r2, #2
 800235c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	6899      	ldr	r1, [r3, #8]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	7e1b      	ldrb	r3, [r3, #24]
 8002368:	005a      	lsls	r2, r3, #1
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	430a      	orrs	r2, r1
 8002370:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d01b      	beq.n	80023b4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	685a      	ldr	r2, [r3, #4]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800238a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	685a      	ldr	r2, [r3, #4]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800239a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	6859      	ldr	r1, [r3, #4]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a6:	3b01      	subs	r3, #1
 80023a8:	035a      	lsls	r2, r3, #13
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	430a      	orrs	r2, r1
 80023b0:	605a      	str	r2, [r3, #4]
 80023b2:	e007      	b.n	80023c4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	685a      	ldr	r2, [r3, #4]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80023c2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80023d2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	69db      	ldr	r3, [r3, #28]
 80023de:	3b01      	subs	r3, #1
 80023e0:	051a      	lsls	r2, r3, #20
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	430a      	orrs	r2, r1
 80023e8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	689a      	ldr	r2, [r3, #8]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80023f8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	6899      	ldr	r1, [r3, #8]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002406:	025a      	lsls	r2, r3, #9
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	430a      	orrs	r2, r1
 800240e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	689a      	ldr	r2, [r3, #8]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800241e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	6899      	ldr	r1, [r3, #8]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	695b      	ldr	r3, [r3, #20]
 800242a:	029a      	lsls	r2, r3, #10
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	430a      	orrs	r2, r1
 8002432:	609a      	str	r2, [r3, #8]
}
 8002434:	bf00      	nop
 8002436:	3714      	adds	r7, #20
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr
 8002440:	40012300 	.word	0x40012300
 8002444:	0f000001 	.word	0x0f000001

08002448 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002448:	b480      	push	{r7}
 800244a:	b083      	sub	sp, #12
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002450:	bf00      	nop
 8002452:	370c      	adds	r7, #12
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr

0800245c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800245c:	b480      	push	{r7}
 800245e:	b085      	sub	sp, #20
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	f003 0307 	and.w	r3, r3, #7
 800246a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800246c:	4b0c      	ldr	r3, [pc, #48]	; (80024a0 <__NVIC_SetPriorityGrouping+0x44>)
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002472:	68ba      	ldr	r2, [r7, #8]
 8002474:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002478:	4013      	ands	r3, r2
 800247a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002484:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002488:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800248c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800248e:	4a04      	ldr	r2, [pc, #16]	; (80024a0 <__NVIC_SetPriorityGrouping+0x44>)
 8002490:	68bb      	ldr	r3, [r7, #8]
 8002492:	60d3      	str	r3, [r2, #12]
}
 8002494:	bf00      	nop
 8002496:	3714      	adds	r7, #20
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr
 80024a0:	e000ed00 	.word	0xe000ed00

080024a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024a8:	4b04      	ldr	r3, [pc, #16]	; (80024bc <__NVIC_GetPriorityGrouping+0x18>)
 80024aa:	68db      	ldr	r3, [r3, #12]
 80024ac:	0a1b      	lsrs	r3, r3, #8
 80024ae:	f003 0307 	and.w	r3, r3, #7
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr
 80024bc:	e000ed00 	.word	0xe000ed00

080024c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b083      	sub	sp, #12
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	4603      	mov	r3, r0
 80024c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	db0b      	blt.n	80024ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024d2:	79fb      	ldrb	r3, [r7, #7]
 80024d4:	f003 021f 	and.w	r2, r3, #31
 80024d8:	4907      	ldr	r1, [pc, #28]	; (80024f8 <__NVIC_EnableIRQ+0x38>)
 80024da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024de:	095b      	lsrs	r3, r3, #5
 80024e0:	2001      	movs	r0, #1
 80024e2:	fa00 f202 	lsl.w	r2, r0, r2
 80024e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80024ea:	bf00      	nop
 80024ec:	370c      	adds	r7, #12
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	e000e100 	.word	0xe000e100

080024fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b083      	sub	sp, #12
 8002500:	af00      	add	r7, sp, #0
 8002502:	4603      	mov	r3, r0
 8002504:	6039      	str	r1, [r7, #0]
 8002506:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002508:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800250c:	2b00      	cmp	r3, #0
 800250e:	db0a      	blt.n	8002526 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	b2da      	uxtb	r2, r3
 8002514:	490c      	ldr	r1, [pc, #48]	; (8002548 <__NVIC_SetPriority+0x4c>)
 8002516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800251a:	0112      	lsls	r2, r2, #4
 800251c:	b2d2      	uxtb	r2, r2
 800251e:	440b      	add	r3, r1
 8002520:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002524:	e00a      	b.n	800253c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	b2da      	uxtb	r2, r3
 800252a:	4908      	ldr	r1, [pc, #32]	; (800254c <__NVIC_SetPriority+0x50>)
 800252c:	79fb      	ldrb	r3, [r7, #7]
 800252e:	f003 030f 	and.w	r3, r3, #15
 8002532:	3b04      	subs	r3, #4
 8002534:	0112      	lsls	r2, r2, #4
 8002536:	b2d2      	uxtb	r2, r2
 8002538:	440b      	add	r3, r1
 800253a:	761a      	strb	r2, [r3, #24]
}
 800253c:	bf00      	nop
 800253e:	370c      	adds	r7, #12
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr
 8002548:	e000e100 	.word	0xe000e100
 800254c:	e000ed00 	.word	0xe000ed00

08002550 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002550:	b480      	push	{r7}
 8002552:	b089      	sub	sp, #36	; 0x24
 8002554:	af00      	add	r7, sp, #0
 8002556:	60f8      	str	r0, [r7, #12]
 8002558:	60b9      	str	r1, [r7, #8]
 800255a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	f003 0307 	and.w	r3, r3, #7
 8002562:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002564:	69fb      	ldr	r3, [r7, #28]
 8002566:	f1c3 0307 	rsb	r3, r3, #7
 800256a:	2b04      	cmp	r3, #4
 800256c:	bf28      	it	cs
 800256e:	2304      	movcs	r3, #4
 8002570:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	3304      	adds	r3, #4
 8002576:	2b06      	cmp	r3, #6
 8002578:	d902      	bls.n	8002580 <NVIC_EncodePriority+0x30>
 800257a:	69fb      	ldr	r3, [r7, #28]
 800257c:	3b03      	subs	r3, #3
 800257e:	e000      	b.n	8002582 <NVIC_EncodePriority+0x32>
 8002580:	2300      	movs	r3, #0
 8002582:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002584:	f04f 32ff 	mov.w	r2, #4294967295
 8002588:	69bb      	ldr	r3, [r7, #24]
 800258a:	fa02 f303 	lsl.w	r3, r2, r3
 800258e:	43da      	mvns	r2, r3
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	401a      	ands	r2, r3
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002598:	f04f 31ff 	mov.w	r1, #4294967295
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	fa01 f303 	lsl.w	r3, r1, r3
 80025a2:	43d9      	mvns	r1, r3
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025a8:	4313      	orrs	r3, r2
         );
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	3724      	adds	r7, #36	; 0x24
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr
	...

080025b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	3b01      	subs	r3, #1
 80025c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025c8:	d301      	bcc.n	80025ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025ca:	2301      	movs	r3, #1
 80025cc:	e00f      	b.n	80025ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025ce:	4a0a      	ldr	r2, [pc, #40]	; (80025f8 <SysTick_Config+0x40>)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	3b01      	subs	r3, #1
 80025d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025d6:	210f      	movs	r1, #15
 80025d8:	f04f 30ff 	mov.w	r0, #4294967295
 80025dc:	f7ff ff8e 	bl	80024fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025e0:	4b05      	ldr	r3, [pc, #20]	; (80025f8 <SysTick_Config+0x40>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025e6:	4b04      	ldr	r3, [pc, #16]	; (80025f8 <SysTick_Config+0x40>)
 80025e8:	2207      	movs	r2, #7
 80025ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025ec:	2300      	movs	r3, #0
}
 80025ee:	4618      	mov	r0, r3
 80025f0:	3708      	adds	r7, #8
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	e000e010 	.word	0xe000e010

080025fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f7ff ff29 	bl	800245c <__NVIC_SetPriorityGrouping>
}
 800260a:	bf00      	nop
 800260c:	3708      	adds	r7, #8
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}

08002612 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002612:	b580      	push	{r7, lr}
 8002614:	b086      	sub	sp, #24
 8002616:	af00      	add	r7, sp, #0
 8002618:	4603      	mov	r3, r0
 800261a:	60b9      	str	r1, [r7, #8]
 800261c:	607a      	str	r2, [r7, #4]
 800261e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002620:	2300      	movs	r3, #0
 8002622:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002624:	f7ff ff3e 	bl	80024a4 <__NVIC_GetPriorityGrouping>
 8002628:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800262a:	687a      	ldr	r2, [r7, #4]
 800262c:	68b9      	ldr	r1, [r7, #8]
 800262e:	6978      	ldr	r0, [r7, #20]
 8002630:	f7ff ff8e 	bl	8002550 <NVIC_EncodePriority>
 8002634:	4602      	mov	r2, r0
 8002636:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800263a:	4611      	mov	r1, r2
 800263c:	4618      	mov	r0, r3
 800263e:	f7ff ff5d 	bl	80024fc <__NVIC_SetPriority>
}
 8002642:	bf00      	nop
 8002644:	3718      	adds	r7, #24
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}

0800264a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800264a:	b580      	push	{r7, lr}
 800264c:	b082      	sub	sp, #8
 800264e:	af00      	add	r7, sp, #0
 8002650:	4603      	mov	r3, r0
 8002652:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002654:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002658:	4618      	mov	r0, r3
 800265a:	f7ff ff31 	bl	80024c0 <__NVIC_EnableIRQ>
}
 800265e:	bf00      	nop
 8002660:	3708      	adds	r7, #8
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}

08002666 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002666:	b580      	push	{r7, lr}
 8002668:	b082      	sub	sp, #8
 800266a:	af00      	add	r7, sp, #0
 800266c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	f7ff ffa2 	bl	80025b8 <SysTick_Config>
 8002674:	4603      	mov	r3, r0
}
 8002676:	4618      	mov	r0, r3
 8002678:	3708      	adds	r7, #8
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}

0800267e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800267e:	b580      	push	{r7, lr}
 8002680:	b084      	sub	sp, #16
 8002682:	af00      	add	r7, sp, #0
 8002684:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800268a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800268c:	f7ff fa7e 	bl	8001b8c <HAL_GetTick>
 8002690:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002698:	b2db      	uxtb	r3, r3
 800269a:	2b02      	cmp	r3, #2
 800269c:	d008      	beq.n	80026b0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2280      	movs	r2, #128	; 0x80
 80026a2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2200      	movs	r2, #0
 80026a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	e052      	b.n	8002756 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f022 0216 	bic.w	r2, r2, #22
 80026be:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	695a      	ldr	r2, [r3, #20]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80026ce:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d103      	bne.n	80026e0 <HAL_DMA_Abort+0x62>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d007      	beq.n	80026f0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f022 0208 	bic.w	r2, r2, #8
 80026ee:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f022 0201 	bic.w	r2, r2, #1
 80026fe:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002700:	e013      	b.n	800272a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002702:	f7ff fa43 	bl	8001b8c <HAL_GetTick>
 8002706:	4602      	mov	r2, r0
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	1ad3      	subs	r3, r2, r3
 800270c:	2b05      	cmp	r3, #5
 800270e:	d90c      	bls.n	800272a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2220      	movs	r2, #32
 8002714:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2203      	movs	r2, #3
 800271a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2200      	movs	r2, #0
 8002722:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002726:	2303      	movs	r3, #3
 8002728:	e015      	b.n	8002756 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f003 0301 	and.w	r3, r3, #1
 8002734:	2b00      	cmp	r3, #0
 8002736:	d1e4      	bne.n	8002702 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800273c:	223f      	movs	r2, #63	; 0x3f
 800273e:	409a      	lsls	r2, r3
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2201      	movs	r2, #1
 8002748:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2200      	movs	r2, #0
 8002750:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002754:	2300      	movs	r3, #0
}
 8002756:	4618      	mov	r0, r3
 8002758:	3710      	adds	r7, #16
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}

0800275e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800275e:	b480      	push	{r7}
 8002760:	b083      	sub	sp, #12
 8002762:	af00      	add	r7, sp, #0
 8002764:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800276c:	b2db      	uxtb	r3, r3
 800276e:	2b02      	cmp	r3, #2
 8002770:	d004      	beq.n	800277c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2280      	movs	r2, #128	; 0x80
 8002776:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	e00c      	b.n	8002796 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2205      	movs	r2, #5
 8002780:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f022 0201 	bic.w	r2, r2, #1
 8002792:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002794:	2300      	movs	r3, #0
}
 8002796:	4618      	mov	r0, r3
 8002798:	370c      	adds	r7, #12
 800279a:	46bd      	mov	sp, r7
 800279c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a0:	4770      	bx	lr
	...

080027a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b089      	sub	sp, #36	; 0x24
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
 80027ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80027ae:	2300      	movs	r3, #0
 80027b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80027b2:	2300      	movs	r3, #0
 80027b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80027b6:	2300      	movs	r3, #0
 80027b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027ba:	2300      	movs	r3, #0
 80027bc:	61fb      	str	r3, [r7, #28]
 80027be:	e159      	b.n	8002a74 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80027c0:	2201      	movs	r2, #1
 80027c2:	69fb      	ldr	r3, [r7, #28]
 80027c4:	fa02 f303 	lsl.w	r3, r2, r3
 80027c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	697a      	ldr	r2, [r7, #20]
 80027d0:	4013      	ands	r3, r2
 80027d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80027d4:	693a      	ldr	r2, [r7, #16]
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	429a      	cmp	r2, r3
 80027da:	f040 8148 	bne.w	8002a6e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	f003 0303 	and.w	r3, r3, #3
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d005      	beq.n	80027f6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d130      	bne.n	8002858 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80027fc:	69fb      	ldr	r3, [r7, #28]
 80027fe:	005b      	lsls	r3, r3, #1
 8002800:	2203      	movs	r2, #3
 8002802:	fa02 f303 	lsl.w	r3, r2, r3
 8002806:	43db      	mvns	r3, r3
 8002808:	69ba      	ldr	r2, [r7, #24]
 800280a:	4013      	ands	r3, r2
 800280c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	68da      	ldr	r2, [r3, #12]
 8002812:	69fb      	ldr	r3, [r7, #28]
 8002814:	005b      	lsls	r3, r3, #1
 8002816:	fa02 f303 	lsl.w	r3, r2, r3
 800281a:	69ba      	ldr	r2, [r7, #24]
 800281c:	4313      	orrs	r3, r2
 800281e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	69ba      	ldr	r2, [r7, #24]
 8002824:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800282c:	2201      	movs	r2, #1
 800282e:	69fb      	ldr	r3, [r7, #28]
 8002830:	fa02 f303 	lsl.w	r3, r2, r3
 8002834:	43db      	mvns	r3, r3
 8002836:	69ba      	ldr	r2, [r7, #24]
 8002838:	4013      	ands	r3, r2
 800283a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	091b      	lsrs	r3, r3, #4
 8002842:	f003 0201 	and.w	r2, r3, #1
 8002846:	69fb      	ldr	r3, [r7, #28]
 8002848:	fa02 f303 	lsl.w	r3, r2, r3
 800284c:	69ba      	ldr	r2, [r7, #24]
 800284e:	4313      	orrs	r3, r2
 8002850:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	69ba      	ldr	r2, [r7, #24]
 8002856:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	f003 0303 	and.w	r3, r3, #3
 8002860:	2b03      	cmp	r3, #3
 8002862:	d017      	beq.n	8002894 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800286a:	69fb      	ldr	r3, [r7, #28]
 800286c:	005b      	lsls	r3, r3, #1
 800286e:	2203      	movs	r2, #3
 8002870:	fa02 f303 	lsl.w	r3, r2, r3
 8002874:	43db      	mvns	r3, r3
 8002876:	69ba      	ldr	r2, [r7, #24]
 8002878:	4013      	ands	r3, r2
 800287a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	689a      	ldr	r2, [r3, #8]
 8002880:	69fb      	ldr	r3, [r7, #28]
 8002882:	005b      	lsls	r3, r3, #1
 8002884:	fa02 f303 	lsl.w	r3, r2, r3
 8002888:	69ba      	ldr	r2, [r7, #24]
 800288a:	4313      	orrs	r3, r2
 800288c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	69ba      	ldr	r2, [r7, #24]
 8002892:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	f003 0303 	and.w	r3, r3, #3
 800289c:	2b02      	cmp	r3, #2
 800289e:	d123      	bne.n	80028e8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80028a0:	69fb      	ldr	r3, [r7, #28]
 80028a2:	08da      	lsrs	r2, r3, #3
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	3208      	adds	r2, #8
 80028a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80028ae:	69fb      	ldr	r3, [r7, #28]
 80028b0:	f003 0307 	and.w	r3, r3, #7
 80028b4:	009b      	lsls	r3, r3, #2
 80028b6:	220f      	movs	r2, #15
 80028b8:	fa02 f303 	lsl.w	r3, r2, r3
 80028bc:	43db      	mvns	r3, r3
 80028be:	69ba      	ldr	r2, [r7, #24]
 80028c0:	4013      	ands	r3, r2
 80028c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	691a      	ldr	r2, [r3, #16]
 80028c8:	69fb      	ldr	r3, [r7, #28]
 80028ca:	f003 0307 	and.w	r3, r3, #7
 80028ce:	009b      	lsls	r3, r3, #2
 80028d0:	fa02 f303 	lsl.w	r3, r2, r3
 80028d4:	69ba      	ldr	r2, [r7, #24]
 80028d6:	4313      	orrs	r3, r2
 80028d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80028da:	69fb      	ldr	r3, [r7, #28]
 80028dc:	08da      	lsrs	r2, r3, #3
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	3208      	adds	r2, #8
 80028e2:	69b9      	ldr	r1, [r7, #24]
 80028e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80028ee:	69fb      	ldr	r3, [r7, #28]
 80028f0:	005b      	lsls	r3, r3, #1
 80028f2:	2203      	movs	r2, #3
 80028f4:	fa02 f303 	lsl.w	r3, r2, r3
 80028f8:	43db      	mvns	r3, r3
 80028fa:	69ba      	ldr	r2, [r7, #24]
 80028fc:	4013      	ands	r3, r2
 80028fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	f003 0203 	and.w	r2, r3, #3
 8002908:	69fb      	ldr	r3, [r7, #28]
 800290a:	005b      	lsls	r3, r3, #1
 800290c:	fa02 f303 	lsl.w	r3, r2, r3
 8002910:	69ba      	ldr	r2, [r7, #24]
 8002912:	4313      	orrs	r3, r2
 8002914:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	69ba      	ldr	r2, [r7, #24]
 800291a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002924:	2b00      	cmp	r3, #0
 8002926:	f000 80a2 	beq.w	8002a6e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800292a:	2300      	movs	r3, #0
 800292c:	60fb      	str	r3, [r7, #12]
 800292e:	4b57      	ldr	r3, [pc, #348]	; (8002a8c <HAL_GPIO_Init+0x2e8>)
 8002930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002932:	4a56      	ldr	r2, [pc, #344]	; (8002a8c <HAL_GPIO_Init+0x2e8>)
 8002934:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002938:	6453      	str	r3, [r2, #68]	; 0x44
 800293a:	4b54      	ldr	r3, [pc, #336]	; (8002a8c <HAL_GPIO_Init+0x2e8>)
 800293c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800293e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002942:	60fb      	str	r3, [r7, #12]
 8002944:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002946:	4a52      	ldr	r2, [pc, #328]	; (8002a90 <HAL_GPIO_Init+0x2ec>)
 8002948:	69fb      	ldr	r3, [r7, #28]
 800294a:	089b      	lsrs	r3, r3, #2
 800294c:	3302      	adds	r3, #2
 800294e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002952:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002954:	69fb      	ldr	r3, [r7, #28]
 8002956:	f003 0303 	and.w	r3, r3, #3
 800295a:	009b      	lsls	r3, r3, #2
 800295c:	220f      	movs	r2, #15
 800295e:	fa02 f303 	lsl.w	r3, r2, r3
 8002962:	43db      	mvns	r3, r3
 8002964:	69ba      	ldr	r2, [r7, #24]
 8002966:	4013      	ands	r3, r2
 8002968:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	4a49      	ldr	r2, [pc, #292]	; (8002a94 <HAL_GPIO_Init+0x2f0>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d019      	beq.n	80029a6 <HAL_GPIO_Init+0x202>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	4a48      	ldr	r2, [pc, #288]	; (8002a98 <HAL_GPIO_Init+0x2f4>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d013      	beq.n	80029a2 <HAL_GPIO_Init+0x1fe>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	4a47      	ldr	r2, [pc, #284]	; (8002a9c <HAL_GPIO_Init+0x2f8>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d00d      	beq.n	800299e <HAL_GPIO_Init+0x1fa>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	4a46      	ldr	r2, [pc, #280]	; (8002aa0 <HAL_GPIO_Init+0x2fc>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d007      	beq.n	800299a <HAL_GPIO_Init+0x1f6>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	4a45      	ldr	r2, [pc, #276]	; (8002aa4 <HAL_GPIO_Init+0x300>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d101      	bne.n	8002996 <HAL_GPIO_Init+0x1f2>
 8002992:	2304      	movs	r3, #4
 8002994:	e008      	b.n	80029a8 <HAL_GPIO_Init+0x204>
 8002996:	2307      	movs	r3, #7
 8002998:	e006      	b.n	80029a8 <HAL_GPIO_Init+0x204>
 800299a:	2303      	movs	r3, #3
 800299c:	e004      	b.n	80029a8 <HAL_GPIO_Init+0x204>
 800299e:	2302      	movs	r3, #2
 80029a0:	e002      	b.n	80029a8 <HAL_GPIO_Init+0x204>
 80029a2:	2301      	movs	r3, #1
 80029a4:	e000      	b.n	80029a8 <HAL_GPIO_Init+0x204>
 80029a6:	2300      	movs	r3, #0
 80029a8:	69fa      	ldr	r2, [r7, #28]
 80029aa:	f002 0203 	and.w	r2, r2, #3
 80029ae:	0092      	lsls	r2, r2, #2
 80029b0:	4093      	lsls	r3, r2
 80029b2:	69ba      	ldr	r2, [r7, #24]
 80029b4:	4313      	orrs	r3, r2
 80029b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80029b8:	4935      	ldr	r1, [pc, #212]	; (8002a90 <HAL_GPIO_Init+0x2ec>)
 80029ba:	69fb      	ldr	r3, [r7, #28]
 80029bc:	089b      	lsrs	r3, r3, #2
 80029be:	3302      	adds	r3, #2
 80029c0:	69ba      	ldr	r2, [r7, #24]
 80029c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80029c6:	4b38      	ldr	r3, [pc, #224]	; (8002aa8 <HAL_GPIO_Init+0x304>)
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	43db      	mvns	r3, r3
 80029d0:	69ba      	ldr	r2, [r7, #24]
 80029d2:	4013      	ands	r3, r2
 80029d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d003      	beq.n	80029ea <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80029e2:	69ba      	ldr	r2, [r7, #24]
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	4313      	orrs	r3, r2
 80029e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80029ea:	4a2f      	ldr	r2, [pc, #188]	; (8002aa8 <HAL_GPIO_Init+0x304>)
 80029ec:	69bb      	ldr	r3, [r7, #24]
 80029ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80029f0:	4b2d      	ldr	r3, [pc, #180]	; (8002aa8 <HAL_GPIO_Init+0x304>)
 80029f2:	68db      	ldr	r3, [r3, #12]
 80029f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	43db      	mvns	r3, r3
 80029fa:	69ba      	ldr	r2, [r7, #24]
 80029fc:	4013      	ands	r3, r2
 80029fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d003      	beq.n	8002a14 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002a0c:	69ba      	ldr	r2, [r7, #24]
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	4313      	orrs	r3, r2
 8002a12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a14:	4a24      	ldr	r2, [pc, #144]	; (8002aa8 <HAL_GPIO_Init+0x304>)
 8002a16:	69bb      	ldr	r3, [r7, #24]
 8002a18:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002a1a:	4b23      	ldr	r3, [pc, #140]	; (8002aa8 <HAL_GPIO_Init+0x304>)
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a20:	693b      	ldr	r3, [r7, #16]
 8002a22:	43db      	mvns	r3, r3
 8002a24:	69ba      	ldr	r2, [r7, #24]
 8002a26:	4013      	ands	r3, r2
 8002a28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d003      	beq.n	8002a3e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002a36:	69ba      	ldr	r2, [r7, #24]
 8002a38:	693b      	ldr	r3, [r7, #16]
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002a3e:	4a1a      	ldr	r2, [pc, #104]	; (8002aa8 <HAL_GPIO_Init+0x304>)
 8002a40:	69bb      	ldr	r3, [r7, #24]
 8002a42:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a44:	4b18      	ldr	r3, [pc, #96]	; (8002aa8 <HAL_GPIO_Init+0x304>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	43db      	mvns	r3, r3
 8002a4e:	69ba      	ldr	r2, [r7, #24]
 8002a50:	4013      	ands	r3, r2
 8002a52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d003      	beq.n	8002a68 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002a60:	69ba      	ldr	r2, [r7, #24]
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	4313      	orrs	r3, r2
 8002a66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002a68:	4a0f      	ldr	r2, [pc, #60]	; (8002aa8 <HAL_GPIO_Init+0x304>)
 8002a6a:	69bb      	ldr	r3, [r7, #24]
 8002a6c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a6e:	69fb      	ldr	r3, [r7, #28]
 8002a70:	3301      	adds	r3, #1
 8002a72:	61fb      	str	r3, [r7, #28]
 8002a74:	69fb      	ldr	r3, [r7, #28]
 8002a76:	2b0f      	cmp	r3, #15
 8002a78:	f67f aea2 	bls.w	80027c0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a7c:	bf00      	nop
 8002a7e:	bf00      	nop
 8002a80:	3724      	adds	r7, #36	; 0x24
 8002a82:	46bd      	mov	sp, r7
 8002a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a88:	4770      	bx	lr
 8002a8a:	bf00      	nop
 8002a8c:	40023800 	.word	0x40023800
 8002a90:	40013800 	.word	0x40013800
 8002a94:	40020000 	.word	0x40020000
 8002a98:	40020400 	.word	0x40020400
 8002a9c:	40020800 	.word	0x40020800
 8002aa0:	40020c00 	.word	0x40020c00
 8002aa4:	40021000 	.word	0x40021000
 8002aa8:	40013c00 	.word	0x40013c00

08002aac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002aac:	b480      	push	{r7}
 8002aae:	b083      	sub	sp, #12
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
 8002ab4:	460b      	mov	r3, r1
 8002ab6:	807b      	strh	r3, [r7, #2]
 8002ab8:	4613      	mov	r3, r2
 8002aba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002abc:	787b      	ldrb	r3, [r7, #1]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d003      	beq.n	8002aca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ac2:	887a      	ldrh	r2, [r7, #2]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002ac8:	e003      	b.n	8002ad2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002aca:	887b      	ldrh	r3, [r7, #2]
 8002acc:	041a      	lsls	r2, r3, #16
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	619a      	str	r2, [r3, #24]
}
 8002ad2:	bf00      	nop
 8002ad4:	370c      	adds	r7, #12
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002adc:	4770      	bx	lr
	...

08002ae0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b086      	sub	sp, #24
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d101      	bne.n	8002af2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e267      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0301 	and.w	r3, r3, #1
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d075      	beq.n	8002bea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002afe:	4b88      	ldr	r3, [pc, #544]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	f003 030c 	and.w	r3, r3, #12
 8002b06:	2b04      	cmp	r3, #4
 8002b08:	d00c      	beq.n	8002b24 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b0a:	4b85      	ldr	r3, [pc, #532]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002b12:	2b08      	cmp	r3, #8
 8002b14:	d112      	bne.n	8002b3c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b16:	4b82      	ldr	r3, [pc, #520]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b1e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002b22:	d10b      	bne.n	8002b3c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b24:	4b7e      	ldr	r3, [pc, #504]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d05b      	beq.n	8002be8 <HAL_RCC_OscConfig+0x108>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d157      	bne.n	8002be8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e242      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b44:	d106      	bne.n	8002b54 <HAL_RCC_OscConfig+0x74>
 8002b46:	4b76      	ldr	r3, [pc, #472]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a75      	ldr	r2, [pc, #468]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b50:	6013      	str	r3, [r2, #0]
 8002b52:	e01d      	b.n	8002b90 <HAL_RCC_OscConfig+0xb0>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b5c:	d10c      	bne.n	8002b78 <HAL_RCC_OscConfig+0x98>
 8002b5e:	4b70      	ldr	r3, [pc, #448]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a6f      	ldr	r2, [pc, #444]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b68:	6013      	str	r3, [r2, #0]
 8002b6a:	4b6d      	ldr	r3, [pc, #436]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a6c      	ldr	r2, [pc, #432]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b74:	6013      	str	r3, [r2, #0]
 8002b76:	e00b      	b.n	8002b90 <HAL_RCC_OscConfig+0xb0>
 8002b78:	4b69      	ldr	r3, [pc, #420]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a68      	ldr	r2, [pc, #416]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b82:	6013      	str	r3, [r2, #0]
 8002b84:	4b66      	ldr	r3, [pc, #408]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a65      	ldr	r2, [pc, #404]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d013      	beq.n	8002bc0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b98:	f7fe fff8 	bl	8001b8c <HAL_GetTick>
 8002b9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b9e:	e008      	b.n	8002bb2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ba0:	f7fe fff4 	bl	8001b8c <HAL_GetTick>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	2b64      	cmp	r3, #100	; 0x64
 8002bac:	d901      	bls.n	8002bb2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	e207      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bb2:	4b5b      	ldr	r3, [pc, #364]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d0f0      	beq.n	8002ba0 <HAL_RCC_OscConfig+0xc0>
 8002bbe:	e014      	b.n	8002bea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bc0:	f7fe ffe4 	bl	8001b8c <HAL_GetTick>
 8002bc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bc6:	e008      	b.n	8002bda <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002bc8:	f7fe ffe0 	bl	8001b8c <HAL_GetTick>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	2b64      	cmp	r3, #100	; 0x64
 8002bd4:	d901      	bls.n	8002bda <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002bd6:	2303      	movs	r3, #3
 8002bd8:	e1f3      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bda:	4b51      	ldr	r3, [pc, #324]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d1f0      	bne.n	8002bc8 <HAL_RCC_OscConfig+0xe8>
 8002be6:	e000      	b.n	8002bea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002be8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0302 	and.w	r3, r3, #2
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d063      	beq.n	8002cbe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002bf6:	4b4a      	ldr	r3, [pc, #296]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	f003 030c 	and.w	r3, r3, #12
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d00b      	beq.n	8002c1a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c02:	4b47      	ldr	r3, [pc, #284]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002c04:	689b      	ldr	r3, [r3, #8]
 8002c06:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002c0a:	2b08      	cmp	r3, #8
 8002c0c:	d11c      	bne.n	8002c48 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c0e:	4b44      	ldr	r3, [pc, #272]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d116      	bne.n	8002c48 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c1a:	4b41      	ldr	r3, [pc, #260]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 0302 	and.w	r3, r3, #2
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d005      	beq.n	8002c32 <HAL_RCC_OscConfig+0x152>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	68db      	ldr	r3, [r3, #12]
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	d001      	beq.n	8002c32 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e1c7      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c32:	4b3b      	ldr	r3, [pc, #236]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	691b      	ldr	r3, [r3, #16]
 8002c3e:	00db      	lsls	r3, r3, #3
 8002c40:	4937      	ldr	r1, [pc, #220]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002c42:	4313      	orrs	r3, r2
 8002c44:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c46:	e03a      	b.n	8002cbe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d020      	beq.n	8002c92 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c50:	4b34      	ldr	r3, [pc, #208]	; (8002d24 <HAL_RCC_OscConfig+0x244>)
 8002c52:	2201      	movs	r2, #1
 8002c54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c56:	f7fe ff99 	bl	8001b8c <HAL_GetTick>
 8002c5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c5c:	e008      	b.n	8002c70 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c5e:	f7fe ff95 	bl	8001b8c <HAL_GetTick>
 8002c62:	4602      	mov	r2, r0
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	1ad3      	subs	r3, r2, r3
 8002c68:	2b02      	cmp	r3, #2
 8002c6a:	d901      	bls.n	8002c70 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002c6c:	2303      	movs	r3, #3
 8002c6e:	e1a8      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c70:	4b2b      	ldr	r3, [pc, #172]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0302 	and.w	r3, r3, #2
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d0f0      	beq.n	8002c5e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c7c:	4b28      	ldr	r3, [pc, #160]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	691b      	ldr	r3, [r3, #16]
 8002c88:	00db      	lsls	r3, r3, #3
 8002c8a:	4925      	ldr	r1, [pc, #148]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	600b      	str	r3, [r1, #0]
 8002c90:	e015      	b.n	8002cbe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c92:	4b24      	ldr	r3, [pc, #144]	; (8002d24 <HAL_RCC_OscConfig+0x244>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c98:	f7fe ff78 	bl	8001b8c <HAL_GetTick>
 8002c9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c9e:	e008      	b.n	8002cb2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ca0:	f7fe ff74 	bl	8001b8c <HAL_GetTick>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d901      	bls.n	8002cb2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e187      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cb2:	4b1b      	ldr	r3, [pc, #108]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 0302 	and.w	r3, r3, #2
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d1f0      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 0308 	and.w	r3, r3, #8
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d036      	beq.n	8002d38 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	695b      	ldr	r3, [r3, #20]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d016      	beq.n	8002d00 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cd2:	4b15      	ldr	r3, [pc, #84]	; (8002d28 <HAL_RCC_OscConfig+0x248>)
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cd8:	f7fe ff58 	bl	8001b8c <HAL_GetTick>
 8002cdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cde:	e008      	b.n	8002cf2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ce0:	f7fe ff54 	bl	8001b8c <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d901      	bls.n	8002cf2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e167      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cf2:	4b0b      	ldr	r3, [pc, #44]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002cf4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cf6:	f003 0302 	and.w	r3, r3, #2
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d0f0      	beq.n	8002ce0 <HAL_RCC_OscConfig+0x200>
 8002cfe:	e01b      	b.n	8002d38 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d00:	4b09      	ldr	r3, [pc, #36]	; (8002d28 <HAL_RCC_OscConfig+0x248>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d06:	f7fe ff41 	bl	8001b8c <HAL_GetTick>
 8002d0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d0c:	e00e      	b.n	8002d2c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d0e:	f7fe ff3d 	bl	8001b8c <HAL_GetTick>
 8002d12:	4602      	mov	r2, r0
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	1ad3      	subs	r3, r2, r3
 8002d18:	2b02      	cmp	r3, #2
 8002d1a:	d907      	bls.n	8002d2c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002d1c:	2303      	movs	r3, #3
 8002d1e:	e150      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
 8002d20:	40023800 	.word	0x40023800
 8002d24:	42470000 	.word	0x42470000
 8002d28:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d2c:	4b88      	ldr	r3, [pc, #544]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002d2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d30:	f003 0302 	and.w	r3, r3, #2
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d1ea      	bne.n	8002d0e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0304 	and.w	r3, r3, #4
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	f000 8097 	beq.w	8002e74 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d46:	2300      	movs	r3, #0
 8002d48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d4a:	4b81      	ldr	r3, [pc, #516]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d10f      	bne.n	8002d76 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d56:	2300      	movs	r3, #0
 8002d58:	60bb      	str	r3, [r7, #8]
 8002d5a:	4b7d      	ldr	r3, [pc, #500]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d5e:	4a7c      	ldr	r2, [pc, #496]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002d60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d64:	6413      	str	r3, [r2, #64]	; 0x40
 8002d66:	4b7a      	ldr	r3, [pc, #488]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d6e:	60bb      	str	r3, [r7, #8]
 8002d70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d72:	2301      	movs	r3, #1
 8002d74:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d76:	4b77      	ldr	r3, [pc, #476]	; (8002f54 <HAL_RCC_OscConfig+0x474>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d118      	bne.n	8002db4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d82:	4b74      	ldr	r3, [pc, #464]	; (8002f54 <HAL_RCC_OscConfig+0x474>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a73      	ldr	r2, [pc, #460]	; (8002f54 <HAL_RCC_OscConfig+0x474>)
 8002d88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d8e:	f7fe fefd 	bl	8001b8c <HAL_GetTick>
 8002d92:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d94:	e008      	b.n	8002da8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d96:	f7fe fef9 	bl	8001b8c <HAL_GetTick>
 8002d9a:	4602      	mov	r2, r0
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	1ad3      	subs	r3, r2, r3
 8002da0:	2b02      	cmp	r3, #2
 8002da2:	d901      	bls.n	8002da8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002da4:	2303      	movs	r3, #3
 8002da6:	e10c      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002da8:	4b6a      	ldr	r3, [pc, #424]	; (8002f54 <HAL_RCC_OscConfig+0x474>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d0f0      	beq.n	8002d96 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d106      	bne.n	8002dca <HAL_RCC_OscConfig+0x2ea>
 8002dbc:	4b64      	ldr	r3, [pc, #400]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002dbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dc0:	4a63      	ldr	r2, [pc, #396]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002dc2:	f043 0301 	orr.w	r3, r3, #1
 8002dc6:	6713      	str	r3, [r2, #112]	; 0x70
 8002dc8:	e01c      	b.n	8002e04 <HAL_RCC_OscConfig+0x324>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	2b05      	cmp	r3, #5
 8002dd0:	d10c      	bne.n	8002dec <HAL_RCC_OscConfig+0x30c>
 8002dd2:	4b5f      	ldr	r3, [pc, #380]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002dd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dd6:	4a5e      	ldr	r2, [pc, #376]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002dd8:	f043 0304 	orr.w	r3, r3, #4
 8002ddc:	6713      	str	r3, [r2, #112]	; 0x70
 8002dde:	4b5c      	ldr	r3, [pc, #368]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002de0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002de2:	4a5b      	ldr	r2, [pc, #364]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002de4:	f043 0301 	orr.w	r3, r3, #1
 8002de8:	6713      	str	r3, [r2, #112]	; 0x70
 8002dea:	e00b      	b.n	8002e04 <HAL_RCC_OscConfig+0x324>
 8002dec:	4b58      	ldr	r3, [pc, #352]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002dee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002df0:	4a57      	ldr	r2, [pc, #348]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002df2:	f023 0301 	bic.w	r3, r3, #1
 8002df6:	6713      	str	r3, [r2, #112]	; 0x70
 8002df8:	4b55      	ldr	r3, [pc, #340]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002dfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dfc:	4a54      	ldr	r2, [pc, #336]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002dfe:	f023 0304 	bic.w	r3, r3, #4
 8002e02:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d015      	beq.n	8002e38 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e0c:	f7fe febe 	bl	8001b8c <HAL_GetTick>
 8002e10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e12:	e00a      	b.n	8002e2a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e14:	f7fe feba 	bl	8001b8c <HAL_GetTick>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	1ad3      	subs	r3, r2, r3
 8002e1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d901      	bls.n	8002e2a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002e26:	2303      	movs	r3, #3
 8002e28:	e0cb      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e2a:	4b49      	ldr	r3, [pc, #292]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002e2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e2e:	f003 0302 	and.w	r3, r3, #2
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d0ee      	beq.n	8002e14 <HAL_RCC_OscConfig+0x334>
 8002e36:	e014      	b.n	8002e62 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e38:	f7fe fea8 	bl	8001b8c <HAL_GetTick>
 8002e3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e3e:	e00a      	b.n	8002e56 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e40:	f7fe fea4 	bl	8001b8c <HAL_GetTick>
 8002e44:	4602      	mov	r2, r0
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d901      	bls.n	8002e56 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002e52:	2303      	movs	r3, #3
 8002e54:	e0b5      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e56:	4b3e      	ldr	r3, [pc, #248]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002e58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e5a:	f003 0302 	and.w	r3, r3, #2
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d1ee      	bne.n	8002e40 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e62:	7dfb      	ldrb	r3, [r7, #23]
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d105      	bne.n	8002e74 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e68:	4b39      	ldr	r3, [pc, #228]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e6c:	4a38      	ldr	r2, [pc, #224]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002e6e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e72:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	699b      	ldr	r3, [r3, #24]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	f000 80a1 	beq.w	8002fc0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e7e:	4b34      	ldr	r3, [pc, #208]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	f003 030c 	and.w	r3, r3, #12
 8002e86:	2b08      	cmp	r3, #8
 8002e88:	d05c      	beq.n	8002f44 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	699b      	ldr	r3, [r3, #24]
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d141      	bne.n	8002f16 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e92:	4b31      	ldr	r3, [pc, #196]	; (8002f58 <HAL_RCC_OscConfig+0x478>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e98:	f7fe fe78 	bl	8001b8c <HAL_GetTick>
 8002e9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e9e:	e008      	b.n	8002eb2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ea0:	f7fe fe74 	bl	8001b8c <HAL_GetTick>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	2b02      	cmp	r3, #2
 8002eac:	d901      	bls.n	8002eb2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	e087      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eb2:	4b27      	ldr	r3, [pc, #156]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d1f0      	bne.n	8002ea0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	69da      	ldr	r2, [r3, #28]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6a1b      	ldr	r3, [r3, #32]
 8002ec6:	431a      	orrs	r2, r3
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ecc:	019b      	lsls	r3, r3, #6
 8002ece:	431a      	orrs	r2, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ed4:	085b      	lsrs	r3, r3, #1
 8002ed6:	3b01      	subs	r3, #1
 8002ed8:	041b      	lsls	r3, r3, #16
 8002eda:	431a      	orrs	r2, r3
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ee0:	061b      	lsls	r3, r3, #24
 8002ee2:	491b      	ldr	r1, [pc, #108]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ee8:	4b1b      	ldr	r3, [pc, #108]	; (8002f58 <HAL_RCC_OscConfig+0x478>)
 8002eea:	2201      	movs	r2, #1
 8002eec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eee:	f7fe fe4d 	bl	8001b8c <HAL_GetTick>
 8002ef2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ef4:	e008      	b.n	8002f08 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ef6:	f7fe fe49 	bl	8001b8c <HAL_GetTick>
 8002efa:	4602      	mov	r2, r0
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	1ad3      	subs	r3, r2, r3
 8002f00:	2b02      	cmp	r3, #2
 8002f02:	d901      	bls.n	8002f08 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002f04:	2303      	movs	r3, #3
 8002f06:	e05c      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f08:	4b11      	ldr	r3, [pc, #68]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d0f0      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x416>
 8002f14:	e054      	b.n	8002fc0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f16:	4b10      	ldr	r3, [pc, #64]	; (8002f58 <HAL_RCC_OscConfig+0x478>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f1c:	f7fe fe36 	bl	8001b8c <HAL_GetTick>
 8002f20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f22:	e008      	b.n	8002f36 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f24:	f7fe fe32 	bl	8001b8c <HAL_GetTick>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d901      	bls.n	8002f36 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002f32:	2303      	movs	r3, #3
 8002f34:	e045      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f36:	4b06      	ldr	r3, [pc, #24]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d1f0      	bne.n	8002f24 <HAL_RCC_OscConfig+0x444>
 8002f42:	e03d      	b.n	8002fc0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	699b      	ldr	r3, [r3, #24]
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d107      	bne.n	8002f5c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e038      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
 8002f50:	40023800 	.word	0x40023800
 8002f54:	40007000 	.word	0x40007000
 8002f58:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002f5c:	4b1b      	ldr	r3, [pc, #108]	; (8002fcc <HAL_RCC_OscConfig+0x4ec>)
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	699b      	ldr	r3, [r3, #24]
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d028      	beq.n	8002fbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d121      	bne.n	8002fbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d11a      	bne.n	8002fbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f86:	68fa      	ldr	r2, [r7, #12]
 8002f88:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	687a      	ldr	r2, [r7, #4]
 8002f90:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002f92:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d111      	bne.n	8002fbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fa2:	085b      	lsrs	r3, r3, #1
 8002fa4:	3b01      	subs	r3, #1
 8002fa6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d107      	bne.n	8002fbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fb6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d001      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e000      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002fc0:	2300      	movs	r3, #0
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3718      	adds	r7, #24
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	40023800 	.word	0x40023800

08002fd0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b084      	sub	sp, #16
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
 8002fd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d101      	bne.n	8002fe4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e0cc      	b.n	800317e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002fe4:	4b68      	ldr	r3, [pc, #416]	; (8003188 <HAL_RCC_ClockConfig+0x1b8>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0307 	and.w	r3, r3, #7
 8002fec:	683a      	ldr	r2, [r7, #0]
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d90c      	bls.n	800300c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ff2:	4b65      	ldr	r3, [pc, #404]	; (8003188 <HAL_RCC_ClockConfig+0x1b8>)
 8002ff4:	683a      	ldr	r2, [r7, #0]
 8002ff6:	b2d2      	uxtb	r2, r2
 8002ff8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ffa:	4b63      	ldr	r3, [pc, #396]	; (8003188 <HAL_RCC_ClockConfig+0x1b8>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 0307 	and.w	r3, r3, #7
 8003002:	683a      	ldr	r2, [r7, #0]
 8003004:	429a      	cmp	r2, r3
 8003006:	d001      	beq.n	800300c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	e0b8      	b.n	800317e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 0302 	and.w	r3, r3, #2
 8003014:	2b00      	cmp	r3, #0
 8003016:	d020      	beq.n	800305a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 0304 	and.w	r3, r3, #4
 8003020:	2b00      	cmp	r3, #0
 8003022:	d005      	beq.n	8003030 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003024:	4b59      	ldr	r3, [pc, #356]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	4a58      	ldr	r2, [pc, #352]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 800302a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800302e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 0308 	and.w	r3, r3, #8
 8003038:	2b00      	cmp	r3, #0
 800303a:	d005      	beq.n	8003048 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800303c:	4b53      	ldr	r3, [pc, #332]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	4a52      	ldr	r2, [pc, #328]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 8003042:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003046:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003048:	4b50      	ldr	r3, [pc, #320]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	494d      	ldr	r1, [pc, #308]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 8003056:	4313      	orrs	r3, r2
 8003058:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f003 0301 	and.w	r3, r3, #1
 8003062:	2b00      	cmp	r3, #0
 8003064:	d044      	beq.n	80030f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	2b01      	cmp	r3, #1
 800306c:	d107      	bne.n	800307e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800306e:	4b47      	ldr	r3, [pc, #284]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003076:	2b00      	cmp	r3, #0
 8003078:	d119      	bne.n	80030ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800307a:	2301      	movs	r3, #1
 800307c:	e07f      	b.n	800317e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	2b02      	cmp	r3, #2
 8003084:	d003      	beq.n	800308e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800308a:	2b03      	cmp	r3, #3
 800308c:	d107      	bne.n	800309e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800308e:	4b3f      	ldr	r3, [pc, #252]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d109      	bne.n	80030ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e06f      	b.n	800317e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800309e:	4b3b      	ldr	r3, [pc, #236]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0302 	and.w	r3, r3, #2
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d101      	bne.n	80030ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e067      	b.n	800317e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030ae:	4b37      	ldr	r3, [pc, #220]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	f023 0203 	bic.w	r2, r3, #3
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	4934      	ldr	r1, [pc, #208]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 80030bc:	4313      	orrs	r3, r2
 80030be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030c0:	f7fe fd64 	bl	8001b8c <HAL_GetTick>
 80030c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030c6:	e00a      	b.n	80030de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030c8:	f7fe fd60 	bl	8001b8c <HAL_GetTick>
 80030cc:	4602      	mov	r2, r0
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	1ad3      	subs	r3, r2, r3
 80030d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d901      	bls.n	80030de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80030da:	2303      	movs	r3, #3
 80030dc:	e04f      	b.n	800317e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030de:	4b2b      	ldr	r3, [pc, #172]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	f003 020c 	and.w	r2, r3, #12
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	429a      	cmp	r2, r3
 80030ee:	d1eb      	bne.n	80030c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80030f0:	4b25      	ldr	r3, [pc, #148]	; (8003188 <HAL_RCC_ClockConfig+0x1b8>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0307 	and.w	r3, r3, #7
 80030f8:	683a      	ldr	r2, [r7, #0]
 80030fa:	429a      	cmp	r2, r3
 80030fc:	d20c      	bcs.n	8003118 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030fe:	4b22      	ldr	r3, [pc, #136]	; (8003188 <HAL_RCC_ClockConfig+0x1b8>)
 8003100:	683a      	ldr	r2, [r7, #0]
 8003102:	b2d2      	uxtb	r2, r2
 8003104:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003106:	4b20      	ldr	r3, [pc, #128]	; (8003188 <HAL_RCC_ClockConfig+0x1b8>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f003 0307 	and.w	r3, r3, #7
 800310e:	683a      	ldr	r2, [r7, #0]
 8003110:	429a      	cmp	r2, r3
 8003112:	d001      	beq.n	8003118 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	e032      	b.n	800317e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 0304 	and.w	r3, r3, #4
 8003120:	2b00      	cmp	r3, #0
 8003122:	d008      	beq.n	8003136 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003124:	4b19      	ldr	r3, [pc, #100]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	68db      	ldr	r3, [r3, #12]
 8003130:	4916      	ldr	r1, [pc, #88]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 8003132:	4313      	orrs	r3, r2
 8003134:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 0308 	and.w	r3, r3, #8
 800313e:	2b00      	cmp	r3, #0
 8003140:	d009      	beq.n	8003156 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003142:	4b12      	ldr	r3, [pc, #72]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	691b      	ldr	r3, [r3, #16]
 800314e:	00db      	lsls	r3, r3, #3
 8003150:	490e      	ldr	r1, [pc, #56]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 8003152:	4313      	orrs	r3, r2
 8003154:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003156:	f000 f821 	bl	800319c <HAL_RCC_GetSysClockFreq>
 800315a:	4602      	mov	r2, r0
 800315c:	4b0b      	ldr	r3, [pc, #44]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	091b      	lsrs	r3, r3, #4
 8003162:	f003 030f 	and.w	r3, r3, #15
 8003166:	490a      	ldr	r1, [pc, #40]	; (8003190 <HAL_RCC_ClockConfig+0x1c0>)
 8003168:	5ccb      	ldrb	r3, [r1, r3]
 800316a:	fa22 f303 	lsr.w	r3, r2, r3
 800316e:	4a09      	ldr	r2, [pc, #36]	; (8003194 <HAL_RCC_ClockConfig+0x1c4>)
 8003170:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003172:	4b09      	ldr	r3, [pc, #36]	; (8003198 <HAL_RCC_ClockConfig+0x1c8>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4618      	mov	r0, r3
 8003178:	f7fe fcc4 	bl	8001b04 <HAL_InitTick>

  return HAL_OK;
 800317c:	2300      	movs	r3, #0
}
 800317e:	4618      	mov	r0, r3
 8003180:	3710      	adds	r7, #16
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}
 8003186:	bf00      	nop
 8003188:	40023c00 	.word	0x40023c00
 800318c:	40023800 	.word	0x40023800
 8003190:	08008fe0 	.word	0x08008fe0
 8003194:	20000000 	.word	0x20000000
 8003198:	20000004 	.word	0x20000004

0800319c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800319c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031a0:	b094      	sub	sp, #80	; 0x50
 80031a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80031a4:	2300      	movs	r3, #0
 80031a6:	647b      	str	r3, [r7, #68]	; 0x44
 80031a8:	2300      	movs	r3, #0
 80031aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80031ac:	2300      	movs	r3, #0
 80031ae:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80031b0:	2300      	movs	r3, #0
 80031b2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80031b4:	4b79      	ldr	r3, [pc, #484]	; (800339c <HAL_RCC_GetSysClockFreq+0x200>)
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	f003 030c 	and.w	r3, r3, #12
 80031bc:	2b08      	cmp	r3, #8
 80031be:	d00d      	beq.n	80031dc <HAL_RCC_GetSysClockFreq+0x40>
 80031c0:	2b08      	cmp	r3, #8
 80031c2:	f200 80e1 	bhi.w	8003388 <HAL_RCC_GetSysClockFreq+0x1ec>
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d002      	beq.n	80031d0 <HAL_RCC_GetSysClockFreq+0x34>
 80031ca:	2b04      	cmp	r3, #4
 80031cc:	d003      	beq.n	80031d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80031ce:	e0db      	b.n	8003388 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031d0:	4b73      	ldr	r3, [pc, #460]	; (80033a0 <HAL_RCC_GetSysClockFreq+0x204>)
 80031d2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80031d4:	e0db      	b.n	800338e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80031d6:	4b73      	ldr	r3, [pc, #460]	; (80033a4 <HAL_RCC_GetSysClockFreq+0x208>)
 80031d8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80031da:	e0d8      	b.n	800338e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80031dc:	4b6f      	ldr	r3, [pc, #444]	; (800339c <HAL_RCC_GetSysClockFreq+0x200>)
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80031e4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80031e6:	4b6d      	ldr	r3, [pc, #436]	; (800339c <HAL_RCC_GetSysClockFreq+0x200>)
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d063      	beq.n	80032ba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031f2:	4b6a      	ldr	r3, [pc, #424]	; (800339c <HAL_RCC_GetSysClockFreq+0x200>)
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	099b      	lsrs	r3, r3, #6
 80031f8:	2200      	movs	r2, #0
 80031fa:	63bb      	str	r3, [r7, #56]	; 0x38
 80031fc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80031fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003200:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003204:	633b      	str	r3, [r7, #48]	; 0x30
 8003206:	2300      	movs	r3, #0
 8003208:	637b      	str	r3, [r7, #52]	; 0x34
 800320a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800320e:	4622      	mov	r2, r4
 8003210:	462b      	mov	r3, r5
 8003212:	f04f 0000 	mov.w	r0, #0
 8003216:	f04f 0100 	mov.w	r1, #0
 800321a:	0159      	lsls	r1, r3, #5
 800321c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003220:	0150      	lsls	r0, r2, #5
 8003222:	4602      	mov	r2, r0
 8003224:	460b      	mov	r3, r1
 8003226:	4621      	mov	r1, r4
 8003228:	1a51      	subs	r1, r2, r1
 800322a:	6139      	str	r1, [r7, #16]
 800322c:	4629      	mov	r1, r5
 800322e:	eb63 0301 	sbc.w	r3, r3, r1
 8003232:	617b      	str	r3, [r7, #20]
 8003234:	f04f 0200 	mov.w	r2, #0
 8003238:	f04f 0300 	mov.w	r3, #0
 800323c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003240:	4659      	mov	r1, fp
 8003242:	018b      	lsls	r3, r1, #6
 8003244:	4651      	mov	r1, sl
 8003246:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800324a:	4651      	mov	r1, sl
 800324c:	018a      	lsls	r2, r1, #6
 800324e:	4651      	mov	r1, sl
 8003250:	ebb2 0801 	subs.w	r8, r2, r1
 8003254:	4659      	mov	r1, fp
 8003256:	eb63 0901 	sbc.w	r9, r3, r1
 800325a:	f04f 0200 	mov.w	r2, #0
 800325e:	f04f 0300 	mov.w	r3, #0
 8003262:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003266:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800326a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800326e:	4690      	mov	r8, r2
 8003270:	4699      	mov	r9, r3
 8003272:	4623      	mov	r3, r4
 8003274:	eb18 0303 	adds.w	r3, r8, r3
 8003278:	60bb      	str	r3, [r7, #8]
 800327a:	462b      	mov	r3, r5
 800327c:	eb49 0303 	adc.w	r3, r9, r3
 8003280:	60fb      	str	r3, [r7, #12]
 8003282:	f04f 0200 	mov.w	r2, #0
 8003286:	f04f 0300 	mov.w	r3, #0
 800328a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800328e:	4629      	mov	r1, r5
 8003290:	024b      	lsls	r3, r1, #9
 8003292:	4621      	mov	r1, r4
 8003294:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003298:	4621      	mov	r1, r4
 800329a:	024a      	lsls	r2, r1, #9
 800329c:	4610      	mov	r0, r2
 800329e:	4619      	mov	r1, r3
 80032a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80032a2:	2200      	movs	r2, #0
 80032a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80032a6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80032a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80032ac:	f7fd fcd4 	bl	8000c58 <__aeabi_uldivmod>
 80032b0:	4602      	mov	r2, r0
 80032b2:	460b      	mov	r3, r1
 80032b4:	4613      	mov	r3, r2
 80032b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80032b8:	e058      	b.n	800336c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032ba:	4b38      	ldr	r3, [pc, #224]	; (800339c <HAL_RCC_GetSysClockFreq+0x200>)
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	099b      	lsrs	r3, r3, #6
 80032c0:	2200      	movs	r2, #0
 80032c2:	4618      	mov	r0, r3
 80032c4:	4611      	mov	r1, r2
 80032c6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80032ca:	623b      	str	r3, [r7, #32]
 80032cc:	2300      	movs	r3, #0
 80032ce:	627b      	str	r3, [r7, #36]	; 0x24
 80032d0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80032d4:	4642      	mov	r2, r8
 80032d6:	464b      	mov	r3, r9
 80032d8:	f04f 0000 	mov.w	r0, #0
 80032dc:	f04f 0100 	mov.w	r1, #0
 80032e0:	0159      	lsls	r1, r3, #5
 80032e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032e6:	0150      	lsls	r0, r2, #5
 80032e8:	4602      	mov	r2, r0
 80032ea:	460b      	mov	r3, r1
 80032ec:	4641      	mov	r1, r8
 80032ee:	ebb2 0a01 	subs.w	sl, r2, r1
 80032f2:	4649      	mov	r1, r9
 80032f4:	eb63 0b01 	sbc.w	fp, r3, r1
 80032f8:	f04f 0200 	mov.w	r2, #0
 80032fc:	f04f 0300 	mov.w	r3, #0
 8003300:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003304:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003308:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800330c:	ebb2 040a 	subs.w	r4, r2, sl
 8003310:	eb63 050b 	sbc.w	r5, r3, fp
 8003314:	f04f 0200 	mov.w	r2, #0
 8003318:	f04f 0300 	mov.w	r3, #0
 800331c:	00eb      	lsls	r3, r5, #3
 800331e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003322:	00e2      	lsls	r2, r4, #3
 8003324:	4614      	mov	r4, r2
 8003326:	461d      	mov	r5, r3
 8003328:	4643      	mov	r3, r8
 800332a:	18e3      	adds	r3, r4, r3
 800332c:	603b      	str	r3, [r7, #0]
 800332e:	464b      	mov	r3, r9
 8003330:	eb45 0303 	adc.w	r3, r5, r3
 8003334:	607b      	str	r3, [r7, #4]
 8003336:	f04f 0200 	mov.w	r2, #0
 800333a:	f04f 0300 	mov.w	r3, #0
 800333e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003342:	4629      	mov	r1, r5
 8003344:	028b      	lsls	r3, r1, #10
 8003346:	4621      	mov	r1, r4
 8003348:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800334c:	4621      	mov	r1, r4
 800334e:	028a      	lsls	r2, r1, #10
 8003350:	4610      	mov	r0, r2
 8003352:	4619      	mov	r1, r3
 8003354:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003356:	2200      	movs	r2, #0
 8003358:	61bb      	str	r3, [r7, #24]
 800335a:	61fa      	str	r2, [r7, #28]
 800335c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003360:	f7fd fc7a 	bl	8000c58 <__aeabi_uldivmod>
 8003364:	4602      	mov	r2, r0
 8003366:	460b      	mov	r3, r1
 8003368:	4613      	mov	r3, r2
 800336a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800336c:	4b0b      	ldr	r3, [pc, #44]	; (800339c <HAL_RCC_GetSysClockFreq+0x200>)
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	0c1b      	lsrs	r3, r3, #16
 8003372:	f003 0303 	and.w	r3, r3, #3
 8003376:	3301      	adds	r3, #1
 8003378:	005b      	lsls	r3, r3, #1
 800337a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800337c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800337e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003380:	fbb2 f3f3 	udiv	r3, r2, r3
 8003384:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003386:	e002      	b.n	800338e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003388:	4b05      	ldr	r3, [pc, #20]	; (80033a0 <HAL_RCC_GetSysClockFreq+0x204>)
 800338a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800338c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800338e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003390:	4618      	mov	r0, r3
 8003392:	3750      	adds	r7, #80	; 0x50
 8003394:	46bd      	mov	sp, r7
 8003396:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800339a:	bf00      	nop
 800339c:	40023800 	.word	0x40023800
 80033a0:	00f42400 	.word	0x00f42400
 80033a4:	007a1200 	.word	0x007a1200

080033a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033a8:	b480      	push	{r7}
 80033aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033ac:	4b03      	ldr	r3, [pc, #12]	; (80033bc <HAL_RCC_GetHCLKFreq+0x14>)
 80033ae:	681b      	ldr	r3, [r3, #0]
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	46bd      	mov	sp, r7
 80033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b8:	4770      	bx	lr
 80033ba:	bf00      	nop
 80033bc:	20000000 	.word	0x20000000

080033c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80033c4:	f7ff fff0 	bl	80033a8 <HAL_RCC_GetHCLKFreq>
 80033c8:	4602      	mov	r2, r0
 80033ca:	4b05      	ldr	r3, [pc, #20]	; (80033e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	0a9b      	lsrs	r3, r3, #10
 80033d0:	f003 0307 	and.w	r3, r3, #7
 80033d4:	4903      	ldr	r1, [pc, #12]	; (80033e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033d6:	5ccb      	ldrb	r3, [r1, r3]
 80033d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033dc:	4618      	mov	r0, r3
 80033de:	bd80      	pop	{r7, pc}
 80033e0:	40023800 	.word	0x40023800
 80033e4:	08008ff0 	.word	0x08008ff0

080033e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80033ec:	f7ff ffdc 	bl	80033a8 <HAL_RCC_GetHCLKFreq>
 80033f0:	4602      	mov	r2, r0
 80033f2:	4b05      	ldr	r3, [pc, #20]	; (8003408 <HAL_RCC_GetPCLK2Freq+0x20>)
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	0b5b      	lsrs	r3, r3, #13
 80033f8:	f003 0307 	and.w	r3, r3, #7
 80033fc:	4903      	ldr	r1, [pc, #12]	; (800340c <HAL_RCC_GetPCLK2Freq+0x24>)
 80033fe:	5ccb      	ldrb	r3, [r1, r3]
 8003400:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003404:	4618      	mov	r0, r3
 8003406:	bd80      	pop	{r7, pc}
 8003408:	40023800 	.word	0x40023800
 800340c:	08008ff0 	.word	0x08008ff0

08003410 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b082      	sub	sp, #8
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d101      	bne.n	8003422 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	e041      	b.n	80034a6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003428:	b2db      	uxtb	r3, r3
 800342a:	2b00      	cmp	r3, #0
 800342c:	d106      	bne.n	800343c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2200      	movs	r2, #0
 8003432:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003436:	6878      	ldr	r0, [r7, #4]
 8003438:	f7fe f948 	bl	80016cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2202      	movs	r2, #2
 8003440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	3304      	adds	r3, #4
 800344c:	4619      	mov	r1, r3
 800344e:	4610      	mov	r0, r2
 8003450:	f000 fc34 	bl	8003cbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2201      	movs	r2, #1
 8003458:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2201      	movs	r2, #1
 8003460:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2201      	movs	r2, #1
 8003468:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2201      	movs	r2, #1
 8003470:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2201      	movs	r2, #1
 8003478:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2201      	movs	r2, #1
 8003480:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2201      	movs	r2, #1
 8003488:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2201      	movs	r2, #1
 8003490:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2201      	movs	r2, #1
 8003498:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2201      	movs	r2, #1
 80034a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80034a4:	2300      	movs	r3, #0
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3708      	adds	r7, #8
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
	...

080034b0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b085      	sub	sp, #20
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034be:	b2db      	uxtb	r3, r3
 80034c0:	2b01      	cmp	r3, #1
 80034c2:	d001      	beq.n	80034c8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	e03c      	b.n	8003542 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2202      	movs	r2, #2
 80034cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a1e      	ldr	r2, [pc, #120]	; (8003550 <HAL_TIM_Base_Start+0xa0>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d018      	beq.n	800350c <HAL_TIM_Base_Start+0x5c>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034e2:	d013      	beq.n	800350c <HAL_TIM_Base_Start+0x5c>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a1a      	ldr	r2, [pc, #104]	; (8003554 <HAL_TIM_Base_Start+0xa4>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d00e      	beq.n	800350c <HAL_TIM_Base_Start+0x5c>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a19      	ldr	r2, [pc, #100]	; (8003558 <HAL_TIM_Base_Start+0xa8>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d009      	beq.n	800350c <HAL_TIM_Base_Start+0x5c>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a17      	ldr	r2, [pc, #92]	; (800355c <HAL_TIM_Base_Start+0xac>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d004      	beq.n	800350c <HAL_TIM_Base_Start+0x5c>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a16      	ldr	r2, [pc, #88]	; (8003560 <HAL_TIM_Base_Start+0xb0>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d111      	bne.n	8003530 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	f003 0307 	and.w	r3, r3, #7
 8003516:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2b06      	cmp	r3, #6
 800351c:	d010      	beq.n	8003540 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f042 0201 	orr.w	r2, r2, #1
 800352c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800352e:	e007      	b.n	8003540 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	681a      	ldr	r2, [r3, #0]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f042 0201 	orr.w	r2, r2, #1
 800353e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003540:	2300      	movs	r3, #0
}
 8003542:	4618      	mov	r0, r3
 8003544:	3714      	adds	r7, #20
 8003546:	46bd      	mov	sp, r7
 8003548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354c:	4770      	bx	lr
 800354e:	bf00      	nop
 8003550:	40010000 	.word	0x40010000
 8003554:	40000400 	.word	0x40000400
 8003558:	40000800 	.word	0x40000800
 800355c:	40000c00 	.word	0x40000c00
 8003560:	40014000 	.word	0x40014000

08003564 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b082      	sub	sp, #8
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d101      	bne.n	8003576 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	e041      	b.n	80035fa <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800357c:	b2db      	uxtb	r3, r3
 800357e:	2b00      	cmp	r3, #0
 8003580:	d106      	bne.n	8003590 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800358a:	6878      	ldr	r0, [r7, #4]
 800358c:	f7fe f87c 	bl	8001688 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2202      	movs	r2, #2
 8003594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681a      	ldr	r2, [r3, #0]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	3304      	adds	r3, #4
 80035a0:	4619      	mov	r1, r3
 80035a2:	4610      	mov	r0, r2
 80035a4:	f000 fb8a 	bl	8003cbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2201      	movs	r2, #1
 80035ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2201      	movs	r2, #1
 80035b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2201      	movs	r2, #1
 80035bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2201      	movs	r2, #1
 80035c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2201      	movs	r2, #1
 80035cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2201      	movs	r2, #1
 80035d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2201      	movs	r2, #1
 80035dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2201      	movs	r2, #1
 80035e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2201      	movs	r2, #1
 80035ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2201      	movs	r2, #1
 80035f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80035f8:	2300      	movs	r3, #0
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3708      	adds	r7, #8
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}
	...

08003604 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b084      	sub	sp, #16
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
 800360c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d109      	bne.n	8003628 <HAL_TIM_PWM_Start+0x24>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800361a:	b2db      	uxtb	r3, r3
 800361c:	2b01      	cmp	r3, #1
 800361e:	bf14      	ite	ne
 8003620:	2301      	movne	r3, #1
 8003622:	2300      	moveq	r3, #0
 8003624:	b2db      	uxtb	r3, r3
 8003626:	e022      	b.n	800366e <HAL_TIM_PWM_Start+0x6a>
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	2b04      	cmp	r3, #4
 800362c:	d109      	bne.n	8003642 <HAL_TIM_PWM_Start+0x3e>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003634:	b2db      	uxtb	r3, r3
 8003636:	2b01      	cmp	r3, #1
 8003638:	bf14      	ite	ne
 800363a:	2301      	movne	r3, #1
 800363c:	2300      	moveq	r3, #0
 800363e:	b2db      	uxtb	r3, r3
 8003640:	e015      	b.n	800366e <HAL_TIM_PWM_Start+0x6a>
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	2b08      	cmp	r3, #8
 8003646:	d109      	bne.n	800365c <HAL_TIM_PWM_Start+0x58>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800364e:	b2db      	uxtb	r3, r3
 8003650:	2b01      	cmp	r3, #1
 8003652:	bf14      	ite	ne
 8003654:	2301      	movne	r3, #1
 8003656:	2300      	moveq	r3, #0
 8003658:	b2db      	uxtb	r3, r3
 800365a:	e008      	b.n	800366e <HAL_TIM_PWM_Start+0x6a>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003662:	b2db      	uxtb	r3, r3
 8003664:	2b01      	cmp	r3, #1
 8003666:	bf14      	ite	ne
 8003668:	2301      	movne	r3, #1
 800366a:	2300      	moveq	r3, #0
 800366c:	b2db      	uxtb	r3, r3
 800366e:	2b00      	cmp	r3, #0
 8003670:	d001      	beq.n	8003676 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	e068      	b.n	8003748 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d104      	bne.n	8003686 <HAL_TIM_PWM_Start+0x82>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2202      	movs	r2, #2
 8003680:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003684:	e013      	b.n	80036ae <HAL_TIM_PWM_Start+0xaa>
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	2b04      	cmp	r3, #4
 800368a:	d104      	bne.n	8003696 <HAL_TIM_PWM_Start+0x92>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2202      	movs	r2, #2
 8003690:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003694:	e00b      	b.n	80036ae <HAL_TIM_PWM_Start+0xaa>
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	2b08      	cmp	r3, #8
 800369a:	d104      	bne.n	80036a6 <HAL_TIM_PWM_Start+0xa2>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2202      	movs	r2, #2
 80036a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80036a4:	e003      	b.n	80036ae <HAL_TIM_PWM_Start+0xaa>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2202      	movs	r2, #2
 80036aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	2201      	movs	r2, #1
 80036b4:	6839      	ldr	r1, [r7, #0]
 80036b6:	4618      	mov	r0, r3
 80036b8:	f000 fdb2 	bl	8004220 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a23      	ldr	r2, [pc, #140]	; (8003750 <HAL_TIM_PWM_Start+0x14c>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d107      	bne.n	80036d6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80036d4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a1d      	ldr	r2, [pc, #116]	; (8003750 <HAL_TIM_PWM_Start+0x14c>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d018      	beq.n	8003712 <HAL_TIM_PWM_Start+0x10e>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036e8:	d013      	beq.n	8003712 <HAL_TIM_PWM_Start+0x10e>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a19      	ldr	r2, [pc, #100]	; (8003754 <HAL_TIM_PWM_Start+0x150>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d00e      	beq.n	8003712 <HAL_TIM_PWM_Start+0x10e>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a17      	ldr	r2, [pc, #92]	; (8003758 <HAL_TIM_PWM_Start+0x154>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d009      	beq.n	8003712 <HAL_TIM_PWM_Start+0x10e>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a16      	ldr	r2, [pc, #88]	; (800375c <HAL_TIM_PWM_Start+0x158>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d004      	beq.n	8003712 <HAL_TIM_PWM_Start+0x10e>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a14      	ldr	r2, [pc, #80]	; (8003760 <HAL_TIM_PWM_Start+0x15c>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d111      	bne.n	8003736 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	f003 0307 	and.w	r3, r3, #7
 800371c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2b06      	cmp	r3, #6
 8003722:	d010      	beq.n	8003746 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f042 0201 	orr.w	r2, r2, #1
 8003732:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003734:	e007      	b.n	8003746 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f042 0201 	orr.w	r2, r2, #1
 8003744:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003746:	2300      	movs	r3, #0
}
 8003748:	4618      	mov	r0, r3
 800374a:	3710      	adds	r7, #16
 800374c:	46bd      	mov	sp, r7
 800374e:	bd80      	pop	{r7, pc}
 8003750:	40010000 	.word	0x40010000
 8003754:	40000400 	.word	0x40000400
 8003758:	40000800 	.word	0x40000800
 800375c:	40000c00 	.word	0x40000c00
 8003760:	40014000 	.word	0x40014000

08003764 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b084      	sub	sp, #16
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	68db      	ldr	r3, [r3, #12]
 8003772:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	691b      	ldr	r3, [r3, #16]
 800377a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	f003 0302 	and.w	r3, r3, #2
 8003782:	2b00      	cmp	r3, #0
 8003784:	d020      	beq.n	80037c8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	f003 0302 	and.w	r3, r3, #2
 800378c:	2b00      	cmp	r3, #0
 800378e:	d01b      	beq.n	80037c8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f06f 0202 	mvn.w	r2, #2
 8003798:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2201      	movs	r2, #1
 800379e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	699b      	ldr	r3, [r3, #24]
 80037a6:	f003 0303 	and.w	r3, r3, #3
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d003      	beq.n	80037b6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80037ae:	6878      	ldr	r0, [r7, #4]
 80037b0:	f000 fa65 	bl	8003c7e <HAL_TIM_IC_CaptureCallback>
 80037b4:	e005      	b.n	80037c2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80037b6:	6878      	ldr	r0, [r7, #4]
 80037b8:	f000 fa57 	bl	8003c6a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037bc:	6878      	ldr	r0, [r7, #4]
 80037be:	f000 fa68 	bl	8003c92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2200      	movs	r2, #0
 80037c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	f003 0304 	and.w	r3, r3, #4
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d020      	beq.n	8003814 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	f003 0304 	and.w	r3, r3, #4
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d01b      	beq.n	8003814 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f06f 0204 	mvn.w	r2, #4
 80037e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2202      	movs	r2, #2
 80037ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	699b      	ldr	r3, [r3, #24]
 80037f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d003      	beq.n	8003802 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037fa:	6878      	ldr	r0, [r7, #4]
 80037fc:	f000 fa3f 	bl	8003c7e <HAL_TIM_IC_CaptureCallback>
 8003800:	e005      	b.n	800380e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003802:	6878      	ldr	r0, [r7, #4]
 8003804:	f000 fa31 	bl	8003c6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003808:	6878      	ldr	r0, [r7, #4]
 800380a:	f000 fa42 	bl	8003c92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2200      	movs	r2, #0
 8003812:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	f003 0308 	and.w	r3, r3, #8
 800381a:	2b00      	cmp	r3, #0
 800381c:	d020      	beq.n	8003860 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	f003 0308 	and.w	r3, r3, #8
 8003824:	2b00      	cmp	r3, #0
 8003826:	d01b      	beq.n	8003860 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f06f 0208 	mvn.w	r2, #8
 8003830:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2204      	movs	r2, #4
 8003836:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	69db      	ldr	r3, [r3, #28]
 800383e:	f003 0303 	and.w	r3, r3, #3
 8003842:	2b00      	cmp	r3, #0
 8003844:	d003      	beq.n	800384e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f000 fa19 	bl	8003c7e <HAL_TIM_IC_CaptureCallback>
 800384c:	e005      	b.n	800385a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	f000 fa0b 	bl	8003c6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003854:	6878      	ldr	r0, [r7, #4]
 8003856:	f000 fa1c 	bl	8003c92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2200      	movs	r2, #0
 800385e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	f003 0310 	and.w	r3, r3, #16
 8003866:	2b00      	cmp	r3, #0
 8003868:	d020      	beq.n	80038ac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	f003 0310 	and.w	r3, r3, #16
 8003870:	2b00      	cmp	r3, #0
 8003872:	d01b      	beq.n	80038ac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f06f 0210 	mvn.w	r2, #16
 800387c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2208      	movs	r2, #8
 8003882:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	69db      	ldr	r3, [r3, #28]
 800388a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800388e:	2b00      	cmp	r3, #0
 8003890:	d003      	beq.n	800389a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f000 f9f3 	bl	8003c7e <HAL_TIM_IC_CaptureCallback>
 8003898:	e005      	b.n	80038a6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	f000 f9e5 	bl	8003c6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038a0:	6878      	ldr	r0, [r7, #4]
 80038a2:	f000 f9f6 	bl	8003c92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2200      	movs	r2, #0
 80038aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	f003 0301 	and.w	r3, r3, #1
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d00c      	beq.n	80038d0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	f003 0301 	and.w	r3, r3, #1
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d007      	beq.n	80038d0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f06f 0201 	mvn.w	r2, #1
 80038c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80038ca:	6878      	ldr	r0, [r7, #4]
 80038cc:	f000 f9c3 	bl	8003c56 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d00c      	beq.n	80038f4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d007      	beq.n	80038f4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80038ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f000 fd86 	bl	8004400 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d00c      	beq.n	8003918 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003904:	2b00      	cmp	r3, #0
 8003906:	d007      	beq.n	8003918 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003910:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f000 f9c7 	bl	8003ca6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	f003 0320 	and.w	r3, r3, #32
 800391e:	2b00      	cmp	r3, #0
 8003920:	d00c      	beq.n	800393c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	f003 0320 	and.w	r3, r3, #32
 8003928:	2b00      	cmp	r3, #0
 800392a:	d007      	beq.n	800393c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f06f 0220 	mvn.w	r2, #32
 8003934:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f000 fd58 	bl	80043ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800393c:	bf00      	nop
 800393e:	3710      	adds	r7, #16
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}

08003944 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b086      	sub	sp, #24
 8003948:	af00      	add	r7, sp, #0
 800394a:	60f8      	str	r0, [r7, #12]
 800394c:	60b9      	str	r1, [r7, #8]
 800394e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003950:	2300      	movs	r3, #0
 8003952:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800395a:	2b01      	cmp	r3, #1
 800395c:	d101      	bne.n	8003962 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800395e:	2302      	movs	r3, #2
 8003960:	e0ae      	b.n	8003ac0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	2201      	movs	r2, #1
 8003966:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2b0c      	cmp	r3, #12
 800396e:	f200 809f 	bhi.w	8003ab0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003972:	a201      	add	r2, pc, #4	; (adr r2, 8003978 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003974:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003978:	080039ad 	.word	0x080039ad
 800397c:	08003ab1 	.word	0x08003ab1
 8003980:	08003ab1 	.word	0x08003ab1
 8003984:	08003ab1 	.word	0x08003ab1
 8003988:	080039ed 	.word	0x080039ed
 800398c:	08003ab1 	.word	0x08003ab1
 8003990:	08003ab1 	.word	0x08003ab1
 8003994:	08003ab1 	.word	0x08003ab1
 8003998:	08003a2f 	.word	0x08003a2f
 800399c:	08003ab1 	.word	0x08003ab1
 80039a0:	08003ab1 	.word	0x08003ab1
 80039a4:	08003ab1 	.word	0x08003ab1
 80039a8:	08003a6f 	.word	0x08003a6f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	68b9      	ldr	r1, [r7, #8]
 80039b2:	4618      	mov	r0, r3
 80039b4:	f000 fa0e 	bl	8003dd4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	699a      	ldr	r2, [r3, #24]
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f042 0208 	orr.w	r2, r2, #8
 80039c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	699a      	ldr	r2, [r3, #24]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f022 0204 	bic.w	r2, r2, #4
 80039d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	6999      	ldr	r1, [r3, #24]
 80039de:	68bb      	ldr	r3, [r7, #8]
 80039e0:	691a      	ldr	r2, [r3, #16]
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	430a      	orrs	r2, r1
 80039e8:	619a      	str	r2, [r3, #24]
      break;
 80039ea:	e064      	b.n	8003ab6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	68b9      	ldr	r1, [r7, #8]
 80039f2:	4618      	mov	r0, r3
 80039f4:	f000 fa54 	bl	8003ea0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	699a      	ldr	r2, [r3, #24]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	699a      	ldr	r2, [r3, #24]
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	6999      	ldr	r1, [r3, #24]
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	691b      	ldr	r3, [r3, #16]
 8003a22:	021a      	lsls	r2, r3, #8
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	430a      	orrs	r2, r1
 8003a2a:	619a      	str	r2, [r3, #24]
      break;
 8003a2c:	e043      	b.n	8003ab6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	68b9      	ldr	r1, [r7, #8]
 8003a34:	4618      	mov	r0, r3
 8003a36:	f000 fa9f 	bl	8003f78 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	69da      	ldr	r2, [r3, #28]
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f042 0208 	orr.w	r2, r2, #8
 8003a48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	69da      	ldr	r2, [r3, #28]
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f022 0204 	bic.w	r2, r2, #4
 8003a58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	69d9      	ldr	r1, [r3, #28]
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	691a      	ldr	r2, [r3, #16]
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	430a      	orrs	r2, r1
 8003a6a:	61da      	str	r2, [r3, #28]
      break;
 8003a6c:	e023      	b.n	8003ab6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	68b9      	ldr	r1, [r7, #8]
 8003a74:	4618      	mov	r0, r3
 8003a76:	f000 fae9 	bl	800404c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	69da      	ldr	r2, [r3, #28]
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	69da      	ldr	r2, [r3, #28]
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	69d9      	ldr	r1, [r3, #28]
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	691b      	ldr	r3, [r3, #16]
 8003aa4:	021a      	lsls	r2, r3, #8
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	430a      	orrs	r2, r1
 8003aac:	61da      	str	r2, [r3, #28]
      break;
 8003aae:	e002      	b.n	8003ab6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	75fb      	strb	r3, [r7, #23]
      break;
 8003ab4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003abe:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	3718      	adds	r7, #24
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}

08003ac8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b084      	sub	sp, #16
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
 8003ad0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d101      	bne.n	8003ae4 <HAL_TIM_ConfigClockSource+0x1c>
 8003ae0:	2302      	movs	r3, #2
 8003ae2:	e0b4      	b.n	8003c4e <HAL_TIM_ConfigClockSource+0x186>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2201      	movs	r2, #1
 8003ae8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2202      	movs	r2, #2
 8003af0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003b02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003b0a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	68ba      	ldr	r2, [r7, #8]
 8003b12:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b1c:	d03e      	beq.n	8003b9c <HAL_TIM_ConfigClockSource+0xd4>
 8003b1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b22:	f200 8087 	bhi.w	8003c34 <HAL_TIM_ConfigClockSource+0x16c>
 8003b26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b2a:	f000 8086 	beq.w	8003c3a <HAL_TIM_ConfigClockSource+0x172>
 8003b2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b32:	d87f      	bhi.n	8003c34 <HAL_TIM_ConfigClockSource+0x16c>
 8003b34:	2b70      	cmp	r3, #112	; 0x70
 8003b36:	d01a      	beq.n	8003b6e <HAL_TIM_ConfigClockSource+0xa6>
 8003b38:	2b70      	cmp	r3, #112	; 0x70
 8003b3a:	d87b      	bhi.n	8003c34 <HAL_TIM_ConfigClockSource+0x16c>
 8003b3c:	2b60      	cmp	r3, #96	; 0x60
 8003b3e:	d050      	beq.n	8003be2 <HAL_TIM_ConfigClockSource+0x11a>
 8003b40:	2b60      	cmp	r3, #96	; 0x60
 8003b42:	d877      	bhi.n	8003c34 <HAL_TIM_ConfigClockSource+0x16c>
 8003b44:	2b50      	cmp	r3, #80	; 0x50
 8003b46:	d03c      	beq.n	8003bc2 <HAL_TIM_ConfigClockSource+0xfa>
 8003b48:	2b50      	cmp	r3, #80	; 0x50
 8003b4a:	d873      	bhi.n	8003c34 <HAL_TIM_ConfigClockSource+0x16c>
 8003b4c:	2b40      	cmp	r3, #64	; 0x40
 8003b4e:	d058      	beq.n	8003c02 <HAL_TIM_ConfigClockSource+0x13a>
 8003b50:	2b40      	cmp	r3, #64	; 0x40
 8003b52:	d86f      	bhi.n	8003c34 <HAL_TIM_ConfigClockSource+0x16c>
 8003b54:	2b30      	cmp	r3, #48	; 0x30
 8003b56:	d064      	beq.n	8003c22 <HAL_TIM_ConfigClockSource+0x15a>
 8003b58:	2b30      	cmp	r3, #48	; 0x30
 8003b5a:	d86b      	bhi.n	8003c34 <HAL_TIM_ConfigClockSource+0x16c>
 8003b5c:	2b20      	cmp	r3, #32
 8003b5e:	d060      	beq.n	8003c22 <HAL_TIM_ConfigClockSource+0x15a>
 8003b60:	2b20      	cmp	r3, #32
 8003b62:	d867      	bhi.n	8003c34 <HAL_TIM_ConfigClockSource+0x16c>
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d05c      	beq.n	8003c22 <HAL_TIM_ConfigClockSource+0x15a>
 8003b68:	2b10      	cmp	r3, #16
 8003b6a:	d05a      	beq.n	8003c22 <HAL_TIM_ConfigClockSource+0x15a>
 8003b6c:	e062      	b.n	8003c34 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003b7e:	f000 fb2f 	bl	80041e0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003b90:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	68ba      	ldr	r2, [r7, #8]
 8003b98:	609a      	str	r2, [r3, #8]
      break;
 8003b9a:	e04f      	b.n	8003c3c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003bac:	f000 fb18 	bl	80041e0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	689a      	ldr	r2, [r3, #8]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003bbe:	609a      	str	r2, [r3, #8]
      break;
 8003bc0:	e03c      	b.n	8003c3c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bce:	461a      	mov	r2, r3
 8003bd0:	f000 fa8c 	bl	80040ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	2150      	movs	r1, #80	; 0x50
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f000 fae5 	bl	80041aa <TIM_ITRx_SetConfig>
      break;
 8003be0:	e02c      	b.n	8003c3c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003bee:	461a      	mov	r2, r3
 8003bf0:	f000 faab 	bl	800414a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	2160      	movs	r1, #96	; 0x60
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f000 fad5 	bl	80041aa <TIM_ITRx_SetConfig>
      break;
 8003c00:	e01c      	b.n	8003c3c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c0e:	461a      	mov	r2, r3
 8003c10:	f000 fa6c 	bl	80040ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	2140      	movs	r1, #64	; 0x40
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	f000 fac5 	bl	80041aa <TIM_ITRx_SetConfig>
      break;
 8003c20:	e00c      	b.n	8003c3c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4619      	mov	r1, r3
 8003c2c:	4610      	mov	r0, r2
 8003c2e:	f000 fabc 	bl	80041aa <TIM_ITRx_SetConfig>
      break;
 8003c32:	e003      	b.n	8003c3c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003c34:	2301      	movs	r3, #1
 8003c36:	73fb      	strb	r3, [r7, #15]
      break;
 8003c38:	e000      	b.n	8003c3c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003c3a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2201      	movs	r2, #1
 8003c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2200      	movs	r2, #0
 8003c48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003c4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	3710      	adds	r7, #16
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}

08003c56 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c56:	b480      	push	{r7}
 8003c58:	b083      	sub	sp, #12
 8003c5a:	af00      	add	r7, sp, #0
 8003c5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003c5e:	bf00      	nop
 8003c60:	370c      	adds	r7, #12
 8003c62:	46bd      	mov	sp, r7
 8003c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c68:	4770      	bx	lr

08003c6a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c6a:	b480      	push	{r7}
 8003c6c:	b083      	sub	sp, #12
 8003c6e:	af00      	add	r7, sp, #0
 8003c70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003c72:	bf00      	nop
 8003c74:	370c      	adds	r7, #12
 8003c76:	46bd      	mov	sp, r7
 8003c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7c:	4770      	bx	lr

08003c7e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003c7e:	b480      	push	{r7}
 8003c80:	b083      	sub	sp, #12
 8003c82:	af00      	add	r7, sp, #0
 8003c84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003c86:	bf00      	nop
 8003c88:	370c      	adds	r7, #12
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c90:	4770      	bx	lr

08003c92 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003c92:	b480      	push	{r7}
 8003c94:	b083      	sub	sp, #12
 8003c96:	af00      	add	r7, sp, #0
 8003c98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003c9a:	bf00      	nop
 8003c9c:	370c      	adds	r7, #12
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr

08003ca6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003ca6:	b480      	push	{r7}
 8003ca8:	b083      	sub	sp, #12
 8003caa:	af00      	add	r7, sp, #0
 8003cac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003cae:	bf00      	nop
 8003cb0:	370c      	adds	r7, #12
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb8:	4770      	bx	lr
	...

08003cbc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	b085      	sub	sp, #20
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
 8003cc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	4a3a      	ldr	r2, [pc, #232]	; (8003db8 <TIM_Base_SetConfig+0xfc>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d00f      	beq.n	8003cf4 <TIM_Base_SetConfig+0x38>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cda:	d00b      	beq.n	8003cf4 <TIM_Base_SetConfig+0x38>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	4a37      	ldr	r2, [pc, #220]	; (8003dbc <TIM_Base_SetConfig+0x100>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d007      	beq.n	8003cf4 <TIM_Base_SetConfig+0x38>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	4a36      	ldr	r2, [pc, #216]	; (8003dc0 <TIM_Base_SetConfig+0x104>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d003      	beq.n	8003cf4 <TIM_Base_SetConfig+0x38>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	4a35      	ldr	r2, [pc, #212]	; (8003dc4 <TIM_Base_SetConfig+0x108>)
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d108      	bne.n	8003d06 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cfa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	68fa      	ldr	r2, [r7, #12]
 8003d02:	4313      	orrs	r3, r2
 8003d04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	4a2b      	ldr	r2, [pc, #172]	; (8003db8 <TIM_Base_SetConfig+0xfc>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d01b      	beq.n	8003d46 <TIM_Base_SetConfig+0x8a>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d14:	d017      	beq.n	8003d46 <TIM_Base_SetConfig+0x8a>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	4a28      	ldr	r2, [pc, #160]	; (8003dbc <TIM_Base_SetConfig+0x100>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d013      	beq.n	8003d46 <TIM_Base_SetConfig+0x8a>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	4a27      	ldr	r2, [pc, #156]	; (8003dc0 <TIM_Base_SetConfig+0x104>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d00f      	beq.n	8003d46 <TIM_Base_SetConfig+0x8a>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	4a26      	ldr	r2, [pc, #152]	; (8003dc4 <TIM_Base_SetConfig+0x108>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d00b      	beq.n	8003d46 <TIM_Base_SetConfig+0x8a>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	4a25      	ldr	r2, [pc, #148]	; (8003dc8 <TIM_Base_SetConfig+0x10c>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d007      	beq.n	8003d46 <TIM_Base_SetConfig+0x8a>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	4a24      	ldr	r2, [pc, #144]	; (8003dcc <TIM_Base_SetConfig+0x110>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d003      	beq.n	8003d46 <TIM_Base_SetConfig+0x8a>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	4a23      	ldr	r2, [pc, #140]	; (8003dd0 <TIM_Base_SetConfig+0x114>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d108      	bne.n	8003d58 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	68db      	ldr	r3, [r3, #12]
 8003d52:	68fa      	ldr	r2, [r7, #12]
 8003d54:	4313      	orrs	r3, r2
 8003d56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	695b      	ldr	r3, [r3, #20]
 8003d62:	4313      	orrs	r3, r2
 8003d64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	68fa      	ldr	r2, [r7, #12]
 8003d6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	689a      	ldr	r2, [r3, #8]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	681a      	ldr	r2, [r3, #0]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	4a0e      	ldr	r2, [pc, #56]	; (8003db8 <TIM_Base_SetConfig+0xfc>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d103      	bne.n	8003d8c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	691a      	ldr	r2, [r3, #16]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2201      	movs	r2, #1
 8003d90:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	691b      	ldr	r3, [r3, #16]
 8003d96:	f003 0301 	and.w	r3, r3, #1
 8003d9a:	2b01      	cmp	r3, #1
 8003d9c:	d105      	bne.n	8003daa <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	691b      	ldr	r3, [r3, #16]
 8003da2:	f023 0201 	bic.w	r2, r3, #1
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	611a      	str	r2, [r3, #16]
  }
}
 8003daa:	bf00      	nop
 8003dac:	3714      	adds	r7, #20
 8003dae:	46bd      	mov	sp, r7
 8003db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db4:	4770      	bx	lr
 8003db6:	bf00      	nop
 8003db8:	40010000 	.word	0x40010000
 8003dbc:	40000400 	.word	0x40000400
 8003dc0:	40000800 	.word	0x40000800
 8003dc4:	40000c00 	.word	0x40000c00
 8003dc8:	40014000 	.word	0x40014000
 8003dcc:	40014400 	.word	0x40014400
 8003dd0:	40014800 	.word	0x40014800

08003dd4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b087      	sub	sp, #28
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
 8003ddc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6a1b      	ldr	r3, [r3, #32]
 8003de2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6a1b      	ldr	r3, [r3, #32]
 8003de8:	f023 0201 	bic.w	r2, r3, #1
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	699b      	ldr	r3, [r3, #24]
 8003dfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	f023 0303 	bic.w	r3, r3, #3
 8003e0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	68fa      	ldr	r2, [r7, #12]
 8003e12:	4313      	orrs	r3, r2
 8003e14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	f023 0302 	bic.w	r3, r3, #2
 8003e1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	689b      	ldr	r3, [r3, #8]
 8003e22:	697a      	ldr	r2, [r7, #20]
 8003e24:	4313      	orrs	r3, r2
 8003e26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	4a1c      	ldr	r2, [pc, #112]	; (8003e9c <TIM_OC1_SetConfig+0xc8>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d10c      	bne.n	8003e4a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	f023 0308 	bic.w	r3, r3, #8
 8003e36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	68db      	ldr	r3, [r3, #12]
 8003e3c:	697a      	ldr	r2, [r7, #20]
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	f023 0304 	bic.w	r3, r3, #4
 8003e48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	4a13      	ldr	r2, [pc, #76]	; (8003e9c <TIM_OC1_SetConfig+0xc8>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d111      	bne.n	8003e76 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003e60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	695b      	ldr	r3, [r3, #20]
 8003e66:	693a      	ldr	r2, [r7, #16]
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	699b      	ldr	r3, [r3, #24]
 8003e70:	693a      	ldr	r2, [r7, #16]
 8003e72:	4313      	orrs	r3, r2
 8003e74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	693a      	ldr	r2, [r7, #16]
 8003e7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	68fa      	ldr	r2, [r7, #12]
 8003e80:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	685a      	ldr	r2, [r3, #4]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	697a      	ldr	r2, [r7, #20]
 8003e8e:	621a      	str	r2, [r3, #32]
}
 8003e90:	bf00      	nop
 8003e92:	371c      	adds	r7, #28
 8003e94:	46bd      	mov	sp, r7
 8003e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9a:	4770      	bx	lr
 8003e9c:	40010000 	.word	0x40010000

08003ea0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b087      	sub	sp, #28
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
 8003ea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6a1b      	ldr	r3, [r3, #32]
 8003eae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6a1b      	ldr	r3, [r3, #32]
 8003eb4:	f023 0210 	bic.w	r2, r3, #16
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	699b      	ldr	r3, [r3, #24]
 8003ec6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ece:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ed6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	021b      	lsls	r3, r3, #8
 8003ede:	68fa      	ldr	r2, [r7, #12]
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	f023 0320 	bic.w	r3, r3, #32
 8003eea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	689b      	ldr	r3, [r3, #8]
 8003ef0:	011b      	lsls	r3, r3, #4
 8003ef2:	697a      	ldr	r2, [r7, #20]
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	4a1e      	ldr	r2, [pc, #120]	; (8003f74 <TIM_OC2_SetConfig+0xd4>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d10d      	bne.n	8003f1c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	68db      	ldr	r3, [r3, #12]
 8003f0c:	011b      	lsls	r3, r3, #4
 8003f0e:	697a      	ldr	r2, [r7, #20]
 8003f10:	4313      	orrs	r3, r2
 8003f12:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f1a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	4a15      	ldr	r2, [pc, #84]	; (8003f74 <TIM_OC2_SetConfig+0xd4>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d113      	bne.n	8003f4c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003f2a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003f32:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	695b      	ldr	r3, [r3, #20]
 8003f38:	009b      	lsls	r3, r3, #2
 8003f3a:	693a      	ldr	r2, [r7, #16]
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	699b      	ldr	r3, [r3, #24]
 8003f44:	009b      	lsls	r3, r3, #2
 8003f46:	693a      	ldr	r2, [r7, #16]
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	693a      	ldr	r2, [r7, #16]
 8003f50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	68fa      	ldr	r2, [r7, #12]
 8003f56:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	685a      	ldr	r2, [r3, #4]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	697a      	ldr	r2, [r7, #20]
 8003f64:	621a      	str	r2, [r3, #32]
}
 8003f66:	bf00      	nop
 8003f68:	371c      	adds	r7, #28
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f70:	4770      	bx	lr
 8003f72:	bf00      	nop
 8003f74:	40010000 	.word	0x40010000

08003f78 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b087      	sub	sp, #28
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
 8003f80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6a1b      	ldr	r3, [r3, #32]
 8003f86:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6a1b      	ldr	r3, [r3, #32]
 8003f8c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	69db      	ldr	r3, [r3, #28]
 8003f9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	f023 0303 	bic.w	r3, r3, #3
 8003fae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	68fa      	ldr	r2, [r7, #12]
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003fc0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	021b      	lsls	r3, r3, #8
 8003fc8:	697a      	ldr	r2, [r7, #20]
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	4a1d      	ldr	r2, [pc, #116]	; (8004048 <TIM_OC3_SetConfig+0xd0>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d10d      	bne.n	8003ff2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003fdc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	68db      	ldr	r3, [r3, #12]
 8003fe2:	021b      	lsls	r3, r3, #8
 8003fe4:	697a      	ldr	r2, [r7, #20]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003ff0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	4a14      	ldr	r2, [pc, #80]	; (8004048 <TIM_OC3_SetConfig+0xd0>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d113      	bne.n	8004022 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004000:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004008:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	695b      	ldr	r3, [r3, #20]
 800400e:	011b      	lsls	r3, r3, #4
 8004010:	693a      	ldr	r2, [r7, #16]
 8004012:	4313      	orrs	r3, r2
 8004014:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	699b      	ldr	r3, [r3, #24]
 800401a:	011b      	lsls	r3, r3, #4
 800401c:	693a      	ldr	r2, [r7, #16]
 800401e:	4313      	orrs	r3, r2
 8004020:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	693a      	ldr	r2, [r7, #16]
 8004026:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	68fa      	ldr	r2, [r7, #12]
 800402c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	685a      	ldr	r2, [r3, #4]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	697a      	ldr	r2, [r7, #20]
 800403a:	621a      	str	r2, [r3, #32]
}
 800403c:	bf00      	nop
 800403e:	371c      	adds	r7, #28
 8004040:	46bd      	mov	sp, r7
 8004042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004046:	4770      	bx	lr
 8004048:	40010000 	.word	0x40010000

0800404c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800404c:	b480      	push	{r7}
 800404e:	b087      	sub	sp, #28
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
 8004054:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6a1b      	ldr	r3, [r3, #32]
 800405a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a1b      	ldr	r3, [r3, #32]
 8004060:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	69db      	ldr	r3, [r3, #28]
 8004072:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800407a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004082:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	021b      	lsls	r3, r3, #8
 800408a:	68fa      	ldr	r2, [r7, #12]
 800408c:	4313      	orrs	r3, r2
 800408e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004096:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	031b      	lsls	r3, r3, #12
 800409e:	693a      	ldr	r2, [r7, #16]
 80040a0:	4313      	orrs	r3, r2
 80040a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	4a10      	ldr	r2, [pc, #64]	; (80040e8 <TIM_OC4_SetConfig+0x9c>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d109      	bne.n	80040c0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80040b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	695b      	ldr	r3, [r3, #20]
 80040b8:	019b      	lsls	r3, r3, #6
 80040ba:	697a      	ldr	r2, [r7, #20]
 80040bc:	4313      	orrs	r3, r2
 80040be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	697a      	ldr	r2, [r7, #20]
 80040c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	68fa      	ldr	r2, [r7, #12]
 80040ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	685a      	ldr	r2, [r3, #4]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	693a      	ldr	r2, [r7, #16]
 80040d8:	621a      	str	r2, [r3, #32]
}
 80040da:	bf00      	nop
 80040dc:	371c      	adds	r7, #28
 80040de:	46bd      	mov	sp, r7
 80040e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e4:	4770      	bx	lr
 80040e6:	bf00      	nop
 80040e8:	40010000 	.word	0x40010000

080040ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b087      	sub	sp, #28
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	60f8      	str	r0, [r7, #12]
 80040f4:	60b9      	str	r1, [r7, #8]
 80040f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	6a1b      	ldr	r3, [r3, #32]
 80040fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	6a1b      	ldr	r3, [r3, #32]
 8004102:	f023 0201 	bic.w	r2, r3, #1
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	699b      	ldr	r3, [r3, #24]
 800410e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004116:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	011b      	lsls	r3, r3, #4
 800411c:	693a      	ldr	r2, [r7, #16]
 800411e:	4313      	orrs	r3, r2
 8004120:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	f023 030a 	bic.w	r3, r3, #10
 8004128:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800412a:	697a      	ldr	r2, [r7, #20]
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	4313      	orrs	r3, r2
 8004130:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	693a      	ldr	r2, [r7, #16]
 8004136:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	697a      	ldr	r2, [r7, #20]
 800413c:	621a      	str	r2, [r3, #32]
}
 800413e:	bf00      	nop
 8004140:	371c      	adds	r7, #28
 8004142:	46bd      	mov	sp, r7
 8004144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004148:	4770      	bx	lr

0800414a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800414a:	b480      	push	{r7}
 800414c:	b087      	sub	sp, #28
 800414e:	af00      	add	r7, sp, #0
 8004150:	60f8      	str	r0, [r7, #12]
 8004152:	60b9      	str	r1, [r7, #8]
 8004154:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	6a1b      	ldr	r3, [r3, #32]
 800415a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	6a1b      	ldr	r3, [r3, #32]
 8004160:	f023 0210 	bic.w	r2, r3, #16
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	699b      	ldr	r3, [r3, #24]
 800416c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004174:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	031b      	lsls	r3, r3, #12
 800417a:	693a      	ldr	r2, [r7, #16]
 800417c:	4313      	orrs	r3, r2
 800417e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004180:	697b      	ldr	r3, [r7, #20]
 8004182:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004186:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	011b      	lsls	r3, r3, #4
 800418c:	697a      	ldr	r2, [r7, #20]
 800418e:	4313      	orrs	r3, r2
 8004190:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	693a      	ldr	r2, [r7, #16]
 8004196:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	697a      	ldr	r2, [r7, #20]
 800419c:	621a      	str	r2, [r3, #32]
}
 800419e:	bf00      	nop
 80041a0:	371c      	adds	r7, #28
 80041a2:	46bd      	mov	sp, r7
 80041a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a8:	4770      	bx	lr

080041aa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80041aa:	b480      	push	{r7}
 80041ac:	b085      	sub	sp, #20
 80041ae:	af00      	add	r7, sp, #0
 80041b0:	6078      	str	r0, [r7, #4]
 80041b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80041c2:	683a      	ldr	r2, [r7, #0]
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	4313      	orrs	r3, r2
 80041c8:	f043 0307 	orr.w	r3, r3, #7
 80041cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	68fa      	ldr	r2, [r7, #12]
 80041d2:	609a      	str	r2, [r3, #8]
}
 80041d4:	bf00      	nop
 80041d6:	3714      	adds	r7, #20
 80041d8:	46bd      	mov	sp, r7
 80041da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041de:	4770      	bx	lr

080041e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b087      	sub	sp, #28
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	60f8      	str	r0, [r7, #12]
 80041e8:	60b9      	str	r1, [r7, #8]
 80041ea:	607a      	str	r2, [r7, #4]
 80041ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	689b      	ldr	r3, [r3, #8]
 80041f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80041fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	021a      	lsls	r2, r3, #8
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	431a      	orrs	r2, r3
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	4313      	orrs	r3, r2
 8004208:	697a      	ldr	r2, [r7, #20]
 800420a:	4313      	orrs	r3, r2
 800420c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	697a      	ldr	r2, [r7, #20]
 8004212:	609a      	str	r2, [r3, #8]
}
 8004214:	bf00      	nop
 8004216:	371c      	adds	r7, #28
 8004218:	46bd      	mov	sp, r7
 800421a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421e:	4770      	bx	lr

08004220 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004220:	b480      	push	{r7}
 8004222:	b087      	sub	sp, #28
 8004224:	af00      	add	r7, sp, #0
 8004226:	60f8      	str	r0, [r7, #12]
 8004228:	60b9      	str	r1, [r7, #8]
 800422a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	f003 031f 	and.w	r3, r3, #31
 8004232:	2201      	movs	r2, #1
 8004234:	fa02 f303 	lsl.w	r3, r2, r3
 8004238:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	6a1a      	ldr	r2, [r3, #32]
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	43db      	mvns	r3, r3
 8004242:	401a      	ands	r2, r3
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	6a1a      	ldr	r2, [r3, #32]
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	f003 031f 	and.w	r3, r3, #31
 8004252:	6879      	ldr	r1, [r7, #4]
 8004254:	fa01 f303 	lsl.w	r3, r1, r3
 8004258:	431a      	orrs	r2, r3
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	621a      	str	r2, [r3, #32]
}
 800425e:	bf00      	nop
 8004260:	371c      	adds	r7, #28
 8004262:	46bd      	mov	sp, r7
 8004264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004268:	4770      	bx	lr
	...

0800426c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800426c:	b480      	push	{r7}
 800426e:	b085      	sub	sp, #20
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800427c:	2b01      	cmp	r3, #1
 800427e:	d101      	bne.n	8004284 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004280:	2302      	movs	r3, #2
 8004282:	e050      	b.n	8004326 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2201      	movs	r2, #1
 8004288:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2202      	movs	r2, #2
 8004290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	68fa      	ldr	r2, [r7, #12]
 80042b2:	4313      	orrs	r3, r2
 80042b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	68fa      	ldr	r2, [r7, #12]
 80042bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a1c      	ldr	r2, [pc, #112]	; (8004334 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d018      	beq.n	80042fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042d0:	d013      	beq.n	80042fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a18      	ldr	r2, [pc, #96]	; (8004338 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d00e      	beq.n	80042fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a16      	ldr	r2, [pc, #88]	; (800433c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d009      	beq.n	80042fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a15      	ldr	r2, [pc, #84]	; (8004340 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d004      	beq.n	80042fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a13      	ldr	r2, [pc, #76]	; (8004344 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d10c      	bne.n	8004314 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004300:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	68ba      	ldr	r2, [r7, #8]
 8004308:	4313      	orrs	r3, r2
 800430a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	68ba      	ldr	r2, [r7, #8]
 8004312:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2201      	movs	r2, #1
 8004318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2200      	movs	r2, #0
 8004320:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004324:	2300      	movs	r3, #0
}
 8004326:	4618      	mov	r0, r3
 8004328:	3714      	adds	r7, #20
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr
 8004332:	bf00      	nop
 8004334:	40010000 	.word	0x40010000
 8004338:	40000400 	.word	0x40000400
 800433c:	40000800 	.word	0x40000800
 8004340:	40000c00 	.word	0x40000c00
 8004344:	40014000 	.word	0x40014000

08004348 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004348:	b480      	push	{r7}
 800434a:	b085      	sub	sp, #20
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
 8004350:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004352:	2300      	movs	r3, #0
 8004354:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800435c:	2b01      	cmp	r3, #1
 800435e:	d101      	bne.n	8004364 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004360:	2302      	movs	r3, #2
 8004362:	e03d      	b.n	80043e0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2201      	movs	r2, #1
 8004368:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	68db      	ldr	r3, [r3, #12]
 8004376:	4313      	orrs	r3, r2
 8004378:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	4313      	orrs	r3, r2
 8004386:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	4313      	orrs	r3, r2
 8004394:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4313      	orrs	r3, r2
 80043a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	691b      	ldr	r3, [r3, #16]
 80043ae:	4313      	orrs	r3, r2
 80043b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	695b      	ldr	r3, [r3, #20]
 80043bc:	4313      	orrs	r3, r2
 80043be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	69db      	ldr	r3, [r3, #28]
 80043ca:	4313      	orrs	r3, r2
 80043cc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	68fa      	ldr	r2, [r7, #12]
 80043d4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2200      	movs	r2, #0
 80043da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80043de:	2300      	movs	r3, #0
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	3714      	adds	r7, #20
 80043e4:	46bd      	mov	sp, r7
 80043e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ea:	4770      	bx	lr

080043ec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80043ec:	b480      	push	{r7}
 80043ee:	b083      	sub	sp, #12
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80043f4:	bf00      	nop
 80043f6:	370c      	adds	r7, #12
 80043f8:	46bd      	mov	sp, r7
 80043fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fe:	4770      	bx	lr

08004400 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004400:	b480      	push	{r7}
 8004402:	b083      	sub	sp, #12
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004408:	bf00      	nop
 800440a:	370c      	adds	r7, #12
 800440c:	46bd      	mov	sp, r7
 800440e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004412:	4770      	bx	lr

08004414 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b082      	sub	sp, #8
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d101      	bne.n	8004426 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e042      	b.n	80044ac <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800442c:	b2db      	uxtb	r3, r3
 800442e:	2b00      	cmp	r3, #0
 8004430:	d106      	bne.n	8004440 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2200      	movs	r2, #0
 8004436:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f7fd f9a6 	bl	800178c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2224      	movs	r2, #36	; 0x24
 8004444:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	68da      	ldr	r2, [r3, #12]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004456:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004458:	6878      	ldr	r0, [r7, #4]
 800445a:	f000 fd69 	bl	8004f30 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	691a      	ldr	r2, [r3, #16]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800446c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	695a      	ldr	r2, [r3, #20]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800447c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	68da      	ldr	r2, [r3, #12]
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800448c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2200      	movs	r2, #0
 8004492:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2220      	movs	r2, #32
 8004498:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2220      	movs	r2, #32
 80044a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2200      	movs	r2, #0
 80044a8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80044aa:	2300      	movs	r3, #0
}
 80044ac:	4618      	mov	r0, r3
 80044ae:	3708      	adds	r7, #8
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}

080044b4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b08a      	sub	sp, #40	; 0x28
 80044b8:	af02      	add	r7, sp, #8
 80044ba:	60f8      	str	r0, [r7, #12]
 80044bc:	60b9      	str	r1, [r7, #8]
 80044be:	603b      	str	r3, [r7, #0]
 80044c0:	4613      	mov	r3, r2
 80044c2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80044c4:	2300      	movs	r3, #0
 80044c6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	2b20      	cmp	r3, #32
 80044d2:	d175      	bne.n	80045c0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d002      	beq.n	80044e0 <HAL_UART_Transmit+0x2c>
 80044da:	88fb      	ldrh	r3, [r7, #6]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d101      	bne.n	80044e4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80044e0:	2301      	movs	r3, #1
 80044e2:	e06e      	b.n	80045c2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	2200      	movs	r2, #0
 80044e8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	2221      	movs	r2, #33	; 0x21
 80044ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80044f2:	f7fd fb4b 	bl	8001b8c <HAL_GetTick>
 80044f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	88fa      	ldrh	r2, [r7, #6]
 80044fc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	88fa      	ldrh	r2, [r7, #6]
 8004502:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	689b      	ldr	r3, [r3, #8]
 8004508:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800450c:	d108      	bne.n	8004520 <HAL_UART_Transmit+0x6c>
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	691b      	ldr	r3, [r3, #16]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d104      	bne.n	8004520 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004516:	2300      	movs	r3, #0
 8004518:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	61bb      	str	r3, [r7, #24]
 800451e:	e003      	b.n	8004528 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004524:	2300      	movs	r3, #0
 8004526:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004528:	e02e      	b.n	8004588 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	9300      	str	r3, [sp, #0]
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	2200      	movs	r2, #0
 8004532:	2180      	movs	r1, #128	; 0x80
 8004534:	68f8      	ldr	r0, [r7, #12]
 8004536:	f000 fb05 	bl	8004b44 <UART_WaitOnFlagUntilTimeout>
 800453a:	4603      	mov	r3, r0
 800453c:	2b00      	cmp	r3, #0
 800453e:	d005      	beq.n	800454c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2220      	movs	r2, #32
 8004544:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8004548:	2303      	movs	r3, #3
 800454a:	e03a      	b.n	80045c2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800454c:	69fb      	ldr	r3, [r7, #28]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d10b      	bne.n	800456a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004552:	69bb      	ldr	r3, [r7, #24]
 8004554:	881b      	ldrh	r3, [r3, #0]
 8004556:	461a      	mov	r2, r3
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004560:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004562:	69bb      	ldr	r3, [r7, #24]
 8004564:	3302      	adds	r3, #2
 8004566:	61bb      	str	r3, [r7, #24]
 8004568:	e007      	b.n	800457a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800456a:	69fb      	ldr	r3, [r7, #28]
 800456c:	781a      	ldrb	r2, [r3, #0]
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004574:	69fb      	ldr	r3, [r7, #28]
 8004576:	3301      	adds	r3, #1
 8004578:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800457e:	b29b      	uxth	r3, r3
 8004580:	3b01      	subs	r3, #1
 8004582:	b29a      	uxth	r2, r3
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800458c:	b29b      	uxth	r3, r3
 800458e:	2b00      	cmp	r3, #0
 8004590:	d1cb      	bne.n	800452a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	9300      	str	r3, [sp, #0]
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	2200      	movs	r2, #0
 800459a:	2140      	movs	r1, #64	; 0x40
 800459c:	68f8      	ldr	r0, [r7, #12]
 800459e:	f000 fad1 	bl	8004b44 <UART_WaitOnFlagUntilTimeout>
 80045a2:	4603      	mov	r3, r0
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d005      	beq.n	80045b4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2220      	movs	r2, #32
 80045ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 80045b0:	2303      	movs	r3, #3
 80045b2:	e006      	b.n	80045c2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2220      	movs	r2, #32
 80045b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80045bc:	2300      	movs	r3, #0
 80045be:	e000      	b.n	80045c2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80045c0:	2302      	movs	r3, #2
  }
}
 80045c2:	4618      	mov	r0, r3
 80045c4:	3720      	adds	r7, #32
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}
	...

080045cc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b0ba      	sub	sp, #232	; 0xe8
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	68db      	ldr	r3, [r3, #12]
 80045e4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	695b      	ldr	r3, [r3, #20]
 80045ee:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80045f2:	2300      	movs	r3, #0
 80045f4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80045f8:	2300      	movs	r3, #0
 80045fa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80045fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004602:	f003 030f 	and.w	r3, r3, #15
 8004606:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800460a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800460e:	2b00      	cmp	r3, #0
 8004610:	d10f      	bne.n	8004632 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004612:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004616:	f003 0320 	and.w	r3, r3, #32
 800461a:	2b00      	cmp	r3, #0
 800461c:	d009      	beq.n	8004632 <HAL_UART_IRQHandler+0x66>
 800461e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004622:	f003 0320 	and.w	r3, r3, #32
 8004626:	2b00      	cmp	r3, #0
 8004628:	d003      	beq.n	8004632 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	f000 fbc2 	bl	8004db4 <UART_Receive_IT>
      return;
 8004630:	e25b      	b.n	8004aea <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004632:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004636:	2b00      	cmp	r3, #0
 8004638:	f000 80de 	beq.w	80047f8 <HAL_UART_IRQHandler+0x22c>
 800463c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004640:	f003 0301 	and.w	r3, r3, #1
 8004644:	2b00      	cmp	r3, #0
 8004646:	d106      	bne.n	8004656 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004648:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800464c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004650:	2b00      	cmp	r3, #0
 8004652:	f000 80d1 	beq.w	80047f8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004656:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800465a:	f003 0301 	and.w	r3, r3, #1
 800465e:	2b00      	cmp	r3, #0
 8004660:	d00b      	beq.n	800467a <HAL_UART_IRQHandler+0xae>
 8004662:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004666:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800466a:	2b00      	cmp	r3, #0
 800466c:	d005      	beq.n	800467a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004672:	f043 0201 	orr.w	r2, r3, #1
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800467a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800467e:	f003 0304 	and.w	r3, r3, #4
 8004682:	2b00      	cmp	r3, #0
 8004684:	d00b      	beq.n	800469e <HAL_UART_IRQHandler+0xd2>
 8004686:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800468a:	f003 0301 	and.w	r3, r3, #1
 800468e:	2b00      	cmp	r3, #0
 8004690:	d005      	beq.n	800469e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004696:	f043 0202 	orr.w	r2, r3, #2
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800469e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046a2:	f003 0302 	and.w	r3, r3, #2
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d00b      	beq.n	80046c2 <HAL_UART_IRQHandler+0xf6>
 80046aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80046ae:	f003 0301 	and.w	r3, r3, #1
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d005      	beq.n	80046c2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046ba:	f043 0204 	orr.w	r2, r3, #4
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80046c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046c6:	f003 0308 	and.w	r3, r3, #8
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d011      	beq.n	80046f2 <HAL_UART_IRQHandler+0x126>
 80046ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80046d2:	f003 0320 	and.w	r3, r3, #32
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d105      	bne.n	80046e6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80046da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80046de:	f003 0301 	and.w	r3, r3, #1
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d005      	beq.n	80046f2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046ea:	f043 0208 	orr.w	r2, r3, #8
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	f000 81f2 	beq.w	8004ae0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80046fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004700:	f003 0320 	and.w	r3, r3, #32
 8004704:	2b00      	cmp	r3, #0
 8004706:	d008      	beq.n	800471a <HAL_UART_IRQHandler+0x14e>
 8004708:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800470c:	f003 0320 	and.w	r3, r3, #32
 8004710:	2b00      	cmp	r3, #0
 8004712:	d002      	beq.n	800471a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	f000 fb4d 	bl	8004db4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	695b      	ldr	r3, [r3, #20]
 8004720:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004724:	2b40      	cmp	r3, #64	; 0x40
 8004726:	bf0c      	ite	eq
 8004728:	2301      	moveq	r3, #1
 800472a:	2300      	movne	r3, #0
 800472c:	b2db      	uxtb	r3, r3
 800472e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004736:	f003 0308 	and.w	r3, r3, #8
 800473a:	2b00      	cmp	r3, #0
 800473c:	d103      	bne.n	8004746 <HAL_UART_IRQHandler+0x17a>
 800473e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004742:	2b00      	cmp	r3, #0
 8004744:	d04f      	beq.n	80047e6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004746:	6878      	ldr	r0, [r7, #4]
 8004748:	f000 fa55 	bl	8004bf6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	695b      	ldr	r3, [r3, #20]
 8004752:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004756:	2b40      	cmp	r3, #64	; 0x40
 8004758:	d141      	bne.n	80047de <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	3314      	adds	r3, #20
 8004760:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004764:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004768:	e853 3f00 	ldrex	r3, [r3]
 800476c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004770:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004774:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004778:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	3314      	adds	r3, #20
 8004782:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004786:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800478a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800478e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004792:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004796:	e841 2300 	strex	r3, r2, [r1]
 800479a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800479e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d1d9      	bne.n	800475a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d013      	beq.n	80047d6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047b2:	4a7e      	ldr	r2, [pc, #504]	; (80049ac <HAL_UART_IRQHandler+0x3e0>)
 80047b4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ba:	4618      	mov	r0, r3
 80047bc:	f7fd ffcf 	bl	800275e <HAL_DMA_Abort_IT>
 80047c0:	4603      	mov	r3, r0
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d016      	beq.n	80047f4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047cc:	687a      	ldr	r2, [r7, #4]
 80047ce:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80047d0:	4610      	mov	r0, r2
 80047d2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047d4:	e00e      	b.n	80047f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80047d6:	6878      	ldr	r0, [r7, #4]
 80047d8:	f000 f99e 	bl	8004b18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047dc:	e00a      	b.n	80047f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	f000 f99a 	bl	8004b18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047e4:	e006      	b.n	80047f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f000 f996 	bl	8004b18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2200      	movs	r2, #0
 80047f0:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80047f2:	e175      	b.n	8004ae0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047f4:	bf00      	nop
    return;
 80047f6:	e173      	b.n	8004ae0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	f040 814f 	bne.w	8004aa0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004802:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004806:	f003 0310 	and.w	r3, r3, #16
 800480a:	2b00      	cmp	r3, #0
 800480c:	f000 8148 	beq.w	8004aa0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004810:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004814:	f003 0310 	and.w	r3, r3, #16
 8004818:	2b00      	cmp	r3, #0
 800481a:	f000 8141 	beq.w	8004aa0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800481e:	2300      	movs	r3, #0
 8004820:	60bb      	str	r3, [r7, #8]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	60bb      	str	r3, [r7, #8]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	60bb      	str	r3, [r7, #8]
 8004832:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	695b      	ldr	r3, [r3, #20]
 800483a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800483e:	2b40      	cmp	r3, #64	; 0x40
 8004840:	f040 80b6 	bne.w	80049b0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004850:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004854:	2b00      	cmp	r3, #0
 8004856:	f000 8145 	beq.w	8004ae4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800485e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004862:	429a      	cmp	r2, r3
 8004864:	f080 813e 	bcs.w	8004ae4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800486e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004874:	69db      	ldr	r3, [r3, #28]
 8004876:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800487a:	f000 8088 	beq.w	800498e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	330c      	adds	r3, #12
 8004884:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004888:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800488c:	e853 3f00 	ldrex	r3, [r3]
 8004890:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004894:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004898:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800489c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	330c      	adds	r3, #12
 80048a6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80048aa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80048ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048b2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80048b6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80048ba:	e841 2300 	strex	r3, r2, [r1]
 80048be:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80048c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d1d9      	bne.n	800487e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	3314      	adds	r3, #20
 80048d0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048d4:	e853 3f00 	ldrex	r3, [r3]
 80048d8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80048da:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80048dc:	f023 0301 	bic.w	r3, r3, #1
 80048e0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	3314      	adds	r3, #20
 80048ea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80048ee:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80048f2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048f4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80048f6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80048fa:	e841 2300 	strex	r3, r2, [r1]
 80048fe:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004900:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004902:	2b00      	cmp	r3, #0
 8004904:	d1e1      	bne.n	80048ca <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	3314      	adds	r3, #20
 800490c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800490e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004910:	e853 3f00 	ldrex	r3, [r3]
 8004914:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004916:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004918:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800491c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	3314      	adds	r3, #20
 8004926:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800492a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800492c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800492e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004930:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004932:	e841 2300 	strex	r3, r2, [r1]
 8004936:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004938:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800493a:	2b00      	cmp	r3, #0
 800493c:	d1e3      	bne.n	8004906 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2220      	movs	r2, #32
 8004942:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2200      	movs	r2, #0
 800494a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	330c      	adds	r3, #12
 8004952:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004954:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004956:	e853 3f00 	ldrex	r3, [r3]
 800495a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800495c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800495e:	f023 0310 	bic.w	r3, r3, #16
 8004962:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	330c      	adds	r3, #12
 800496c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004970:	65ba      	str	r2, [r7, #88]	; 0x58
 8004972:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004974:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004976:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004978:	e841 2300 	strex	r3, r2, [r1]
 800497c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800497e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004980:	2b00      	cmp	r3, #0
 8004982:	d1e3      	bne.n	800494c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004988:	4618      	mov	r0, r3
 800498a:	f7fd fe78 	bl	800267e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2202      	movs	r2, #2
 8004992:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800499c:	b29b      	uxth	r3, r3
 800499e:	1ad3      	subs	r3, r2, r3
 80049a0:	b29b      	uxth	r3, r3
 80049a2:	4619      	mov	r1, r3
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f000 f8c1 	bl	8004b2c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80049aa:	e09b      	b.n	8004ae4 <HAL_UART_IRQHandler+0x518>
 80049ac:	08004cbd 	.word	0x08004cbd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80049b8:	b29b      	uxth	r3, r3
 80049ba:	1ad3      	subs	r3, r2, r3
 80049bc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80049c4:	b29b      	uxth	r3, r3
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	f000 808e 	beq.w	8004ae8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80049cc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	f000 8089 	beq.w	8004ae8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	330c      	adds	r3, #12
 80049dc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049e0:	e853 3f00 	ldrex	r3, [r3]
 80049e4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80049e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049e8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80049ec:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	330c      	adds	r3, #12
 80049f6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80049fa:	647a      	str	r2, [r7, #68]	; 0x44
 80049fc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049fe:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004a00:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004a02:	e841 2300 	strex	r3, r2, [r1]
 8004a06:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004a08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d1e3      	bne.n	80049d6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	3314      	adds	r3, #20
 8004a14:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a18:	e853 3f00 	ldrex	r3, [r3]
 8004a1c:	623b      	str	r3, [r7, #32]
   return(result);
 8004a1e:	6a3b      	ldr	r3, [r7, #32]
 8004a20:	f023 0301 	bic.w	r3, r3, #1
 8004a24:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	3314      	adds	r3, #20
 8004a2e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004a32:	633a      	str	r2, [r7, #48]	; 0x30
 8004a34:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a36:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004a38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a3a:	e841 2300 	strex	r3, r2, [r1]
 8004a3e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004a40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d1e3      	bne.n	8004a0e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2220      	movs	r2, #32
 8004a4a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2200      	movs	r2, #0
 8004a52:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	330c      	adds	r3, #12
 8004a5a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a5c:	693b      	ldr	r3, [r7, #16]
 8004a5e:	e853 3f00 	ldrex	r3, [r3]
 8004a62:	60fb      	str	r3, [r7, #12]
   return(result);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	f023 0310 	bic.w	r3, r3, #16
 8004a6a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	330c      	adds	r3, #12
 8004a74:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004a78:	61fa      	str	r2, [r7, #28]
 8004a7a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a7c:	69b9      	ldr	r1, [r7, #24]
 8004a7e:	69fa      	ldr	r2, [r7, #28]
 8004a80:	e841 2300 	strex	r3, r2, [r1]
 8004a84:	617b      	str	r3, [r7, #20]
   return(result);
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d1e3      	bne.n	8004a54 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2202      	movs	r2, #2
 8004a90:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004a92:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004a96:	4619      	mov	r1, r3
 8004a98:	6878      	ldr	r0, [r7, #4]
 8004a9a:	f000 f847 	bl	8004b2c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004a9e:	e023      	b.n	8004ae8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004aa0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004aa4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d009      	beq.n	8004ac0 <HAL_UART_IRQHandler+0x4f4>
 8004aac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ab0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d003      	beq.n	8004ac0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004ab8:	6878      	ldr	r0, [r7, #4]
 8004aba:	f000 f913 	bl	8004ce4 <UART_Transmit_IT>
    return;
 8004abe:	e014      	b.n	8004aea <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004ac0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ac4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d00e      	beq.n	8004aea <HAL_UART_IRQHandler+0x51e>
 8004acc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ad0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d008      	beq.n	8004aea <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004ad8:	6878      	ldr	r0, [r7, #4]
 8004ada:	f000 f953 	bl	8004d84 <UART_EndTransmit_IT>
    return;
 8004ade:	e004      	b.n	8004aea <HAL_UART_IRQHandler+0x51e>
    return;
 8004ae0:	bf00      	nop
 8004ae2:	e002      	b.n	8004aea <HAL_UART_IRQHandler+0x51e>
      return;
 8004ae4:	bf00      	nop
 8004ae6:	e000      	b.n	8004aea <HAL_UART_IRQHandler+0x51e>
      return;
 8004ae8:	bf00      	nop
  }
}
 8004aea:	37e8      	adds	r7, #232	; 0xe8
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}

08004af0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004af0:	b480      	push	{r7}
 8004af2:	b083      	sub	sp, #12
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004af8:	bf00      	nop
 8004afa:	370c      	adds	r7, #12
 8004afc:	46bd      	mov	sp, r7
 8004afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b02:	4770      	bx	lr

08004b04 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b083      	sub	sp, #12
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004b0c:	bf00      	nop
 8004b0e:	370c      	adds	r7, #12
 8004b10:	46bd      	mov	sp, r7
 8004b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b16:	4770      	bx	lr

08004b18 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b083      	sub	sp, #12
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004b20:	bf00      	nop
 8004b22:	370c      	adds	r7, #12
 8004b24:	46bd      	mov	sp, r7
 8004b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2a:	4770      	bx	lr

08004b2c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b083      	sub	sp, #12
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
 8004b34:	460b      	mov	r3, r1
 8004b36:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004b38:	bf00      	nop
 8004b3a:	370c      	adds	r7, #12
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b42:	4770      	bx	lr

08004b44 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b086      	sub	sp, #24
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	60f8      	str	r0, [r7, #12]
 8004b4c:	60b9      	str	r1, [r7, #8]
 8004b4e:	603b      	str	r3, [r7, #0]
 8004b50:	4613      	mov	r3, r2
 8004b52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b54:	e03b      	b.n	8004bce <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b56:	6a3b      	ldr	r3, [r7, #32]
 8004b58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b5c:	d037      	beq.n	8004bce <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b5e:	f7fd f815 	bl	8001b8c <HAL_GetTick>
 8004b62:	4602      	mov	r2, r0
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	1ad3      	subs	r3, r2, r3
 8004b68:	6a3a      	ldr	r2, [r7, #32]
 8004b6a:	429a      	cmp	r2, r3
 8004b6c:	d302      	bcc.n	8004b74 <UART_WaitOnFlagUntilTimeout+0x30>
 8004b6e:	6a3b      	ldr	r3, [r7, #32]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d101      	bne.n	8004b78 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004b74:	2303      	movs	r3, #3
 8004b76:	e03a      	b.n	8004bee <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	f003 0304 	and.w	r3, r3, #4
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d023      	beq.n	8004bce <UART_WaitOnFlagUntilTimeout+0x8a>
 8004b86:	68bb      	ldr	r3, [r7, #8]
 8004b88:	2b80      	cmp	r3, #128	; 0x80
 8004b8a:	d020      	beq.n	8004bce <UART_WaitOnFlagUntilTimeout+0x8a>
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	2b40      	cmp	r3, #64	; 0x40
 8004b90:	d01d      	beq.n	8004bce <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f003 0308 	and.w	r3, r3, #8
 8004b9c:	2b08      	cmp	r3, #8
 8004b9e:	d116      	bne.n	8004bce <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	617b      	str	r3, [r7, #20]
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	617b      	str	r3, [r7, #20]
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	617b      	str	r3, [r7, #20]
 8004bb4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004bb6:	68f8      	ldr	r0, [r7, #12]
 8004bb8:	f000 f81d 	bl	8004bf6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2208      	movs	r2, #8
 8004bc0:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	e00f      	b.n	8004bee <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	4013      	ands	r3, r2
 8004bd8:	68ba      	ldr	r2, [r7, #8]
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	bf0c      	ite	eq
 8004bde:	2301      	moveq	r3, #1
 8004be0:	2300      	movne	r3, #0
 8004be2:	b2db      	uxtb	r3, r3
 8004be4:	461a      	mov	r2, r3
 8004be6:	79fb      	ldrb	r3, [r7, #7]
 8004be8:	429a      	cmp	r2, r3
 8004bea:	d0b4      	beq.n	8004b56 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004bec:	2300      	movs	r3, #0
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	3718      	adds	r7, #24
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}

08004bf6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004bf6:	b480      	push	{r7}
 8004bf8:	b095      	sub	sp, #84	; 0x54
 8004bfa:	af00      	add	r7, sp, #0
 8004bfc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	330c      	adds	r3, #12
 8004c04:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c08:	e853 3f00 	ldrex	r3, [r3]
 8004c0c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004c0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c10:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004c14:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	330c      	adds	r3, #12
 8004c1c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004c1e:	643a      	str	r2, [r7, #64]	; 0x40
 8004c20:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c22:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004c24:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004c26:	e841 2300 	strex	r3, r2, [r1]
 8004c2a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004c2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d1e5      	bne.n	8004bfe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	3314      	adds	r3, #20
 8004c38:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c3a:	6a3b      	ldr	r3, [r7, #32]
 8004c3c:	e853 3f00 	ldrex	r3, [r3]
 8004c40:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c42:	69fb      	ldr	r3, [r7, #28]
 8004c44:	f023 0301 	bic.w	r3, r3, #1
 8004c48:	64bb      	str	r3, [r7, #72]	; 0x48
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	3314      	adds	r3, #20
 8004c50:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004c52:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004c54:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c56:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004c58:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c5a:	e841 2300 	strex	r3, r2, [r1]
 8004c5e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d1e5      	bne.n	8004c32 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c6a:	2b01      	cmp	r3, #1
 8004c6c:	d119      	bne.n	8004ca2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	330c      	adds	r3, #12
 8004c74:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	e853 3f00 	ldrex	r3, [r3]
 8004c7c:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	f023 0310 	bic.w	r3, r3, #16
 8004c84:	647b      	str	r3, [r7, #68]	; 0x44
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	330c      	adds	r3, #12
 8004c8c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004c8e:	61ba      	str	r2, [r7, #24]
 8004c90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c92:	6979      	ldr	r1, [r7, #20]
 8004c94:	69ba      	ldr	r2, [r7, #24]
 8004c96:	e841 2300 	strex	r3, r2, [r1]
 8004c9a:	613b      	str	r3, [r7, #16]
   return(result);
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d1e5      	bne.n	8004c6e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2220      	movs	r2, #32
 8004ca6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2200      	movs	r2, #0
 8004cae:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004cb0:	bf00      	nop
 8004cb2:	3754      	adds	r7, #84	; 0x54
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cba:	4770      	bx	lr

08004cbc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b084      	sub	sp, #16
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cc8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004cd6:	68f8      	ldr	r0, [r7, #12]
 8004cd8:	f7ff ff1e 	bl	8004b18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004cdc:	bf00      	nop
 8004cde:	3710      	adds	r7, #16
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bd80      	pop	{r7, pc}

08004ce4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b085      	sub	sp, #20
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004cf2:	b2db      	uxtb	r3, r3
 8004cf4:	2b21      	cmp	r3, #33	; 0x21
 8004cf6:	d13e      	bne.n	8004d76 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	689b      	ldr	r3, [r3, #8]
 8004cfc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d00:	d114      	bne.n	8004d2c <UART_Transmit_IT+0x48>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	691b      	ldr	r3, [r3, #16]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d110      	bne.n	8004d2c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6a1b      	ldr	r3, [r3, #32]
 8004d0e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	881b      	ldrh	r3, [r3, #0]
 8004d14:	461a      	mov	r2, r3
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d1e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6a1b      	ldr	r3, [r3, #32]
 8004d24:	1c9a      	adds	r2, r3, #2
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	621a      	str	r2, [r3, #32]
 8004d2a:	e008      	b.n	8004d3e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6a1b      	ldr	r3, [r3, #32]
 8004d30:	1c59      	adds	r1, r3, #1
 8004d32:	687a      	ldr	r2, [r7, #4]
 8004d34:	6211      	str	r1, [r2, #32]
 8004d36:	781a      	ldrb	r2, [r3, #0]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004d42:	b29b      	uxth	r3, r3
 8004d44:	3b01      	subs	r3, #1
 8004d46:	b29b      	uxth	r3, r3
 8004d48:	687a      	ldr	r2, [r7, #4]
 8004d4a:	4619      	mov	r1, r3
 8004d4c:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d10f      	bne.n	8004d72 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	68da      	ldr	r2, [r3, #12]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d60:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	68da      	ldr	r2, [r3, #12]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d70:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004d72:	2300      	movs	r3, #0
 8004d74:	e000      	b.n	8004d78 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004d76:	2302      	movs	r3, #2
  }
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	3714      	adds	r7, #20
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d82:	4770      	bx	lr

08004d84 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b082      	sub	sp, #8
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	68da      	ldr	r2, [r3, #12]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d9a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2220      	movs	r2, #32
 8004da0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004da4:	6878      	ldr	r0, [r7, #4]
 8004da6:	f7ff fea3 	bl	8004af0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004daa:	2300      	movs	r3, #0
}
 8004dac:	4618      	mov	r0, r3
 8004dae:	3708      	adds	r7, #8
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bd80      	pop	{r7, pc}

08004db4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b08c      	sub	sp, #48	; 0x30
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	2b22      	cmp	r3, #34	; 0x22
 8004dc6:	f040 80ae 	bne.w	8004f26 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dd2:	d117      	bne.n	8004e04 <UART_Receive_IT+0x50>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	691b      	ldr	r3, [r3, #16]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d113      	bne.n	8004e04 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004ddc:	2300      	movs	r3, #0
 8004dde:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004de4:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	b29b      	uxth	r3, r3
 8004dee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004df2:	b29a      	uxth	r2, r3
 8004df4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004df6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dfc:	1c9a      	adds	r2, r3, #2
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	629a      	str	r2, [r3, #40]	; 0x28
 8004e02:	e026      	b.n	8004e52 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e08:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	689b      	ldr	r3, [r3, #8]
 8004e12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e16:	d007      	beq.n	8004e28 <UART_Receive_IT+0x74>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	689b      	ldr	r3, [r3, #8]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d10a      	bne.n	8004e36 <UART_Receive_IT+0x82>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	691b      	ldr	r3, [r3, #16]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d106      	bne.n	8004e36 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	b2da      	uxtb	r2, r3
 8004e30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e32:	701a      	strb	r2, [r3, #0]
 8004e34:	e008      	b.n	8004e48 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	b2db      	uxtb	r3, r3
 8004e3e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004e42:	b2da      	uxtb	r2, r3
 8004e44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e46:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e4c:	1c5a      	adds	r2, r3, #1
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004e56:	b29b      	uxth	r3, r3
 8004e58:	3b01      	subs	r3, #1
 8004e5a:	b29b      	uxth	r3, r3
 8004e5c:	687a      	ldr	r2, [r7, #4]
 8004e5e:	4619      	mov	r1, r3
 8004e60:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d15d      	bne.n	8004f22 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	68da      	ldr	r2, [r3, #12]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f022 0220 	bic.w	r2, r2, #32
 8004e74:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	68da      	ldr	r2, [r3, #12]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004e84:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	695a      	ldr	r2, [r3, #20]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f022 0201 	bic.w	r2, r2, #1
 8004e94:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	2220      	movs	r2, #32
 8004e9a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ea8:	2b01      	cmp	r3, #1
 8004eaa:	d135      	bne.n	8004f18 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	330c      	adds	r3, #12
 8004eb8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	e853 3f00 	ldrex	r3, [r3]
 8004ec0:	613b      	str	r3, [r7, #16]
   return(result);
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	f023 0310 	bic.w	r3, r3, #16
 8004ec8:	627b      	str	r3, [r7, #36]	; 0x24
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	330c      	adds	r3, #12
 8004ed0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ed2:	623a      	str	r2, [r7, #32]
 8004ed4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ed6:	69f9      	ldr	r1, [r7, #28]
 8004ed8:	6a3a      	ldr	r2, [r7, #32]
 8004eda:	e841 2300 	strex	r3, r2, [r1]
 8004ede:	61bb      	str	r3, [r7, #24]
   return(result);
 8004ee0:	69bb      	ldr	r3, [r7, #24]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d1e5      	bne.n	8004eb2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f003 0310 	and.w	r3, r3, #16
 8004ef0:	2b10      	cmp	r3, #16
 8004ef2:	d10a      	bne.n	8004f0a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	60fb      	str	r3, [r7, #12]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	60fb      	str	r3, [r7, #12]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	60fb      	str	r3, [r7, #12]
 8004f08:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004f0e:	4619      	mov	r1, r3
 8004f10:	6878      	ldr	r0, [r7, #4]
 8004f12:	f7ff fe0b 	bl	8004b2c <HAL_UARTEx_RxEventCallback>
 8004f16:	e002      	b.n	8004f1e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004f18:	6878      	ldr	r0, [r7, #4]
 8004f1a:	f7ff fdf3 	bl	8004b04 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004f1e:	2300      	movs	r3, #0
 8004f20:	e002      	b.n	8004f28 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004f22:	2300      	movs	r3, #0
 8004f24:	e000      	b.n	8004f28 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004f26:	2302      	movs	r3, #2
  }
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	3730      	adds	r7, #48	; 0x30
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bd80      	pop	{r7, pc}

08004f30 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f34:	b0c0      	sub	sp, #256	; 0x100
 8004f36:	af00      	add	r7, sp, #0
 8004f38:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	691b      	ldr	r3, [r3, #16]
 8004f44:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004f48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f4c:	68d9      	ldr	r1, [r3, #12]
 8004f4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f52:	681a      	ldr	r2, [r3, #0]
 8004f54:	ea40 0301 	orr.w	r3, r0, r1
 8004f58:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004f5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f5e:	689a      	ldr	r2, [r3, #8]
 8004f60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f64:	691b      	ldr	r3, [r3, #16]
 8004f66:	431a      	orrs	r2, r3
 8004f68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f6c:	695b      	ldr	r3, [r3, #20]
 8004f6e:	431a      	orrs	r2, r3
 8004f70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f74:	69db      	ldr	r3, [r3, #28]
 8004f76:	4313      	orrs	r3, r2
 8004f78:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004f7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	68db      	ldr	r3, [r3, #12]
 8004f84:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004f88:	f021 010c 	bic.w	r1, r1, #12
 8004f8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004f96:	430b      	orrs	r3, r1
 8004f98:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004f9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	695b      	ldr	r3, [r3, #20]
 8004fa2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004fa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004faa:	6999      	ldr	r1, [r3, #24]
 8004fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fb0:	681a      	ldr	r2, [r3, #0]
 8004fb2:	ea40 0301 	orr.w	r3, r0, r1
 8004fb6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004fb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fbc:	681a      	ldr	r2, [r3, #0]
 8004fbe:	4b8f      	ldr	r3, [pc, #572]	; (80051fc <UART_SetConfig+0x2cc>)
 8004fc0:	429a      	cmp	r2, r3
 8004fc2:	d005      	beq.n	8004fd0 <UART_SetConfig+0xa0>
 8004fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	4b8d      	ldr	r3, [pc, #564]	; (8005200 <UART_SetConfig+0x2d0>)
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	d104      	bne.n	8004fda <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004fd0:	f7fe fa0a 	bl	80033e8 <HAL_RCC_GetPCLK2Freq>
 8004fd4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004fd8:	e003      	b.n	8004fe2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004fda:	f7fe f9f1 	bl	80033c0 <HAL_RCC_GetPCLK1Freq>
 8004fde:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004fe2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fe6:	69db      	ldr	r3, [r3, #28]
 8004fe8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004fec:	f040 810c 	bne.w	8005208 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004ff0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004ffa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004ffe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005002:	4622      	mov	r2, r4
 8005004:	462b      	mov	r3, r5
 8005006:	1891      	adds	r1, r2, r2
 8005008:	65b9      	str	r1, [r7, #88]	; 0x58
 800500a:	415b      	adcs	r3, r3
 800500c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800500e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005012:	4621      	mov	r1, r4
 8005014:	eb12 0801 	adds.w	r8, r2, r1
 8005018:	4629      	mov	r1, r5
 800501a:	eb43 0901 	adc.w	r9, r3, r1
 800501e:	f04f 0200 	mov.w	r2, #0
 8005022:	f04f 0300 	mov.w	r3, #0
 8005026:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800502a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800502e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005032:	4690      	mov	r8, r2
 8005034:	4699      	mov	r9, r3
 8005036:	4623      	mov	r3, r4
 8005038:	eb18 0303 	adds.w	r3, r8, r3
 800503c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005040:	462b      	mov	r3, r5
 8005042:	eb49 0303 	adc.w	r3, r9, r3
 8005046:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800504a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	2200      	movs	r2, #0
 8005052:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005056:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800505a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800505e:	460b      	mov	r3, r1
 8005060:	18db      	adds	r3, r3, r3
 8005062:	653b      	str	r3, [r7, #80]	; 0x50
 8005064:	4613      	mov	r3, r2
 8005066:	eb42 0303 	adc.w	r3, r2, r3
 800506a:	657b      	str	r3, [r7, #84]	; 0x54
 800506c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005070:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005074:	f7fb fdf0 	bl	8000c58 <__aeabi_uldivmod>
 8005078:	4602      	mov	r2, r0
 800507a:	460b      	mov	r3, r1
 800507c:	4b61      	ldr	r3, [pc, #388]	; (8005204 <UART_SetConfig+0x2d4>)
 800507e:	fba3 2302 	umull	r2, r3, r3, r2
 8005082:	095b      	lsrs	r3, r3, #5
 8005084:	011c      	lsls	r4, r3, #4
 8005086:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800508a:	2200      	movs	r2, #0
 800508c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005090:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005094:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005098:	4642      	mov	r2, r8
 800509a:	464b      	mov	r3, r9
 800509c:	1891      	adds	r1, r2, r2
 800509e:	64b9      	str	r1, [r7, #72]	; 0x48
 80050a0:	415b      	adcs	r3, r3
 80050a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80050a4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80050a8:	4641      	mov	r1, r8
 80050aa:	eb12 0a01 	adds.w	sl, r2, r1
 80050ae:	4649      	mov	r1, r9
 80050b0:	eb43 0b01 	adc.w	fp, r3, r1
 80050b4:	f04f 0200 	mov.w	r2, #0
 80050b8:	f04f 0300 	mov.w	r3, #0
 80050bc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80050c0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80050c4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80050c8:	4692      	mov	sl, r2
 80050ca:	469b      	mov	fp, r3
 80050cc:	4643      	mov	r3, r8
 80050ce:	eb1a 0303 	adds.w	r3, sl, r3
 80050d2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80050d6:	464b      	mov	r3, r9
 80050d8:	eb4b 0303 	adc.w	r3, fp, r3
 80050dc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80050e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	2200      	movs	r2, #0
 80050e8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80050ec:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80050f0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80050f4:	460b      	mov	r3, r1
 80050f6:	18db      	adds	r3, r3, r3
 80050f8:	643b      	str	r3, [r7, #64]	; 0x40
 80050fa:	4613      	mov	r3, r2
 80050fc:	eb42 0303 	adc.w	r3, r2, r3
 8005100:	647b      	str	r3, [r7, #68]	; 0x44
 8005102:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005106:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800510a:	f7fb fda5 	bl	8000c58 <__aeabi_uldivmod>
 800510e:	4602      	mov	r2, r0
 8005110:	460b      	mov	r3, r1
 8005112:	4611      	mov	r1, r2
 8005114:	4b3b      	ldr	r3, [pc, #236]	; (8005204 <UART_SetConfig+0x2d4>)
 8005116:	fba3 2301 	umull	r2, r3, r3, r1
 800511a:	095b      	lsrs	r3, r3, #5
 800511c:	2264      	movs	r2, #100	; 0x64
 800511e:	fb02 f303 	mul.w	r3, r2, r3
 8005122:	1acb      	subs	r3, r1, r3
 8005124:	00db      	lsls	r3, r3, #3
 8005126:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800512a:	4b36      	ldr	r3, [pc, #216]	; (8005204 <UART_SetConfig+0x2d4>)
 800512c:	fba3 2302 	umull	r2, r3, r3, r2
 8005130:	095b      	lsrs	r3, r3, #5
 8005132:	005b      	lsls	r3, r3, #1
 8005134:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005138:	441c      	add	r4, r3
 800513a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800513e:	2200      	movs	r2, #0
 8005140:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005144:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005148:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800514c:	4642      	mov	r2, r8
 800514e:	464b      	mov	r3, r9
 8005150:	1891      	adds	r1, r2, r2
 8005152:	63b9      	str	r1, [r7, #56]	; 0x38
 8005154:	415b      	adcs	r3, r3
 8005156:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005158:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800515c:	4641      	mov	r1, r8
 800515e:	1851      	adds	r1, r2, r1
 8005160:	6339      	str	r1, [r7, #48]	; 0x30
 8005162:	4649      	mov	r1, r9
 8005164:	414b      	adcs	r3, r1
 8005166:	637b      	str	r3, [r7, #52]	; 0x34
 8005168:	f04f 0200 	mov.w	r2, #0
 800516c:	f04f 0300 	mov.w	r3, #0
 8005170:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005174:	4659      	mov	r1, fp
 8005176:	00cb      	lsls	r3, r1, #3
 8005178:	4651      	mov	r1, sl
 800517a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800517e:	4651      	mov	r1, sl
 8005180:	00ca      	lsls	r2, r1, #3
 8005182:	4610      	mov	r0, r2
 8005184:	4619      	mov	r1, r3
 8005186:	4603      	mov	r3, r0
 8005188:	4642      	mov	r2, r8
 800518a:	189b      	adds	r3, r3, r2
 800518c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005190:	464b      	mov	r3, r9
 8005192:	460a      	mov	r2, r1
 8005194:	eb42 0303 	adc.w	r3, r2, r3
 8005198:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800519c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051a0:	685b      	ldr	r3, [r3, #4]
 80051a2:	2200      	movs	r2, #0
 80051a4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80051a8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80051ac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80051b0:	460b      	mov	r3, r1
 80051b2:	18db      	adds	r3, r3, r3
 80051b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80051b6:	4613      	mov	r3, r2
 80051b8:	eb42 0303 	adc.w	r3, r2, r3
 80051bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80051be:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80051c2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80051c6:	f7fb fd47 	bl	8000c58 <__aeabi_uldivmod>
 80051ca:	4602      	mov	r2, r0
 80051cc:	460b      	mov	r3, r1
 80051ce:	4b0d      	ldr	r3, [pc, #52]	; (8005204 <UART_SetConfig+0x2d4>)
 80051d0:	fba3 1302 	umull	r1, r3, r3, r2
 80051d4:	095b      	lsrs	r3, r3, #5
 80051d6:	2164      	movs	r1, #100	; 0x64
 80051d8:	fb01 f303 	mul.w	r3, r1, r3
 80051dc:	1ad3      	subs	r3, r2, r3
 80051de:	00db      	lsls	r3, r3, #3
 80051e0:	3332      	adds	r3, #50	; 0x32
 80051e2:	4a08      	ldr	r2, [pc, #32]	; (8005204 <UART_SetConfig+0x2d4>)
 80051e4:	fba2 2303 	umull	r2, r3, r2, r3
 80051e8:	095b      	lsrs	r3, r3, #5
 80051ea:	f003 0207 	and.w	r2, r3, #7
 80051ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4422      	add	r2, r4
 80051f6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80051f8:	e106      	b.n	8005408 <UART_SetConfig+0x4d8>
 80051fa:	bf00      	nop
 80051fc:	40011000 	.word	0x40011000
 8005200:	40011400 	.word	0x40011400
 8005204:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005208:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800520c:	2200      	movs	r2, #0
 800520e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005212:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005216:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800521a:	4642      	mov	r2, r8
 800521c:	464b      	mov	r3, r9
 800521e:	1891      	adds	r1, r2, r2
 8005220:	6239      	str	r1, [r7, #32]
 8005222:	415b      	adcs	r3, r3
 8005224:	627b      	str	r3, [r7, #36]	; 0x24
 8005226:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800522a:	4641      	mov	r1, r8
 800522c:	1854      	adds	r4, r2, r1
 800522e:	4649      	mov	r1, r9
 8005230:	eb43 0501 	adc.w	r5, r3, r1
 8005234:	f04f 0200 	mov.w	r2, #0
 8005238:	f04f 0300 	mov.w	r3, #0
 800523c:	00eb      	lsls	r3, r5, #3
 800523e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005242:	00e2      	lsls	r2, r4, #3
 8005244:	4614      	mov	r4, r2
 8005246:	461d      	mov	r5, r3
 8005248:	4643      	mov	r3, r8
 800524a:	18e3      	adds	r3, r4, r3
 800524c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005250:	464b      	mov	r3, r9
 8005252:	eb45 0303 	adc.w	r3, r5, r3
 8005256:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800525a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	2200      	movs	r2, #0
 8005262:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005266:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800526a:	f04f 0200 	mov.w	r2, #0
 800526e:	f04f 0300 	mov.w	r3, #0
 8005272:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005276:	4629      	mov	r1, r5
 8005278:	008b      	lsls	r3, r1, #2
 800527a:	4621      	mov	r1, r4
 800527c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005280:	4621      	mov	r1, r4
 8005282:	008a      	lsls	r2, r1, #2
 8005284:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005288:	f7fb fce6 	bl	8000c58 <__aeabi_uldivmod>
 800528c:	4602      	mov	r2, r0
 800528e:	460b      	mov	r3, r1
 8005290:	4b60      	ldr	r3, [pc, #384]	; (8005414 <UART_SetConfig+0x4e4>)
 8005292:	fba3 2302 	umull	r2, r3, r3, r2
 8005296:	095b      	lsrs	r3, r3, #5
 8005298:	011c      	lsls	r4, r3, #4
 800529a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800529e:	2200      	movs	r2, #0
 80052a0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80052a4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80052a8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80052ac:	4642      	mov	r2, r8
 80052ae:	464b      	mov	r3, r9
 80052b0:	1891      	adds	r1, r2, r2
 80052b2:	61b9      	str	r1, [r7, #24]
 80052b4:	415b      	adcs	r3, r3
 80052b6:	61fb      	str	r3, [r7, #28]
 80052b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80052bc:	4641      	mov	r1, r8
 80052be:	1851      	adds	r1, r2, r1
 80052c0:	6139      	str	r1, [r7, #16]
 80052c2:	4649      	mov	r1, r9
 80052c4:	414b      	adcs	r3, r1
 80052c6:	617b      	str	r3, [r7, #20]
 80052c8:	f04f 0200 	mov.w	r2, #0
 80052cc:	f04f 0300 	mov.w	r3, #0
 80052d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80052d4:	4659      	mov	r1, fp
 80052d6:	00cb      	lsls	r3, r1, #3
 80052d8:	4651      	mov	r1, sl
 80052da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80052de:	4651      	mov	r1, sl
 80052e0:	00ca      	lsls	r2, r1, #3
 80052e2:	4610      	mov	r0, r2
 80052e4:	4619      	mov	r1, r3
 80052e6:	4603      	mov	r3, r0
 80052e8:	4642      	mov	r2, r8
 80052ea:	189b      	adds	r3, r3, r2
 80052ec:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80052f0:	464b      	mov	r3, r9
 80052f2:	460a      	mov	r2, r1
 80052f4:	eb42 0303 	adc.w	r3, r2, r3
 80052f8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80052fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	2200      	movs	r2, #0
 8005304:	67bb      	str	r3, [r7, #120]	; 0x78
 8005306:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005308:	f04f 0200 	mov.w	r2, #0
 800530c:	f04f 0300 	mov.w	r3, #0
 8005310:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005314:	4649      	mov	r1, r9
 8005316:	008b      	lsls	r3, r1, #2
 8005318:	4641      	mov	r1, r8
 800531a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800531e:	4641      	mov	r1, r8
 8005320:	008a      	lsls	r2, r1, #2
 8005322:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005326:	f7fb fc97 	bl	8000c58 <__aeabi_uldivmod>
 800532a:	4602      	mov	r2, r0
 800532c:	460b      	mov	r3, r1
 800532e:	4611      	mov	r1, r2
 8005330:	4b38      	ldr	r3, [pc, #224]	; (8005414 <UART_SetConfig+0x4e4>)
 8005332:	fba3 2301 	umull	r2, r3, r3, r1
 8005336:	095b      	lsrs	r3, r3, #5
 8005338:	2264      	movs	r2, #100	; 0x64
 800533a:	fb02 f303 	mul.w	r3, r2, r3
 800533e:	1acb      	subs	r3, r1, r3
 8005340:	011b      	lsls	r3, r3, #4
 8005342:	3332      	adds	r3, #50	; 0x32
 8005344:	4a33      	ldr	r2, [pc, #204]	; (8005414 <UART_SetConfig+0x4e4>)
 8005346:	fba2 2303 	umull	r2, r3, r2, r3
 800534a:	095b      	lsrs	r3, r3, #5
 800534c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005350:	441c      	add	r4, r3
 8005352:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005356:	2200      	movs	r2, #0
 8005358:	673b      	str	r3, [r7, #112]	; 0x70
 800535a:	677a      	str	r2, [r7, #116]	; 0x74
 800535c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005360:	4642      	mov	r2, r8
 8005362:	464b      	mov	r3, r9
 8005364:	1891      	adds	r1, r2, r2
 8005366:	60b9      	str	r1, [r7, #8]
 8005368:	415b      	adcs	r3, r3
 800536a:	60fb      	str	r3, [r7, #12]
 800536c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005370:	4641      	mov	r1, r8
 8005372:	1851      	adds	r1, r2, r1
 8005374:	6039      	str	r1, [r7, #0]
 8005376:	4649      	mov	r1, r9
 8005378:	414b      	adcs	r3, r1
 800537a:	607b      	str	r3, [r7, #4]
 800537c:	f04f 0200 	mov.w	r2, #0
 8005380:	f04f 0300 	mov.w	r3, #0
 8005384:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005388:	4659      	mov	r1, fp
 800538a:	00cb      	lsls	r3, r1, #3
 800538c:	4651      	mov	r1, sl
 800538e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005392:	4651      	mov	r1, sl
 8005394:	00ca      	lsls	r2, r1, #3
 8005396:	4610      	mov	r0, r2
 8005398:	4619      	mov	r1, r3
 800539a:	4603      	mov	r3, r0
 800539c:	4642      	mov	r2, r8
 800539e:	189b      	adds	r3, r3, r2
 80053a0:	66bb      	str	r3, [r7, #104]	; 0x68
 80053a2:	464b      	mov	r3, r9
 80053a4:	460a      	mov	r2, r1
 80053a6:	eb42 0303 	adc.w	r3, r2, r3
 80053aa:	66fb      	str	r3, [r7, #108]	; 0x6c
 80053ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	2200      	movs	r2, #0
 80053b4:	663b      	str	r3, [r7, #96]	; 0x60
 80053b6:	667a      	str	r2, [r7, #100]	; 0x64
 80053b8:	f04f 0200 	mov.w	r2, #0
 80053bc:	f04f 0300 	mov.w	r3, #0
 80053c0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80053c4:	4649      	mov	r1, r9
 80053c6:	008b      	lsls	r3, r1, #2
 80053c8:	4641      	mov	r1, r8
 80053ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80053ce:	4641      	mov	r1, r8
 80053d0:	008a      	lsls	r2, r1, #2
 80053d2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80053d6:	f7fb fc3f 	bl	8000c58 <__aeabi_uldivmod>
 80053da:	4602      	mov	r2, r0
 80053dc:	460b      	mov	r3, r1
 80053de:	4b0d      	ldr	r3, [pc, #52]	; (8005414 <UART_SetConfig+0x4e4>)
 80053e0:	fba3 1302 	umull	r1, r3, r3, r2
 80053e4:	095b      	lsrs	r3, r3, #5
 80053e6:	2164      	movs	r1, #100	; 0x64
 80053e8:	fb01 f303 	mul.w	r3, r1, r3
 80053ec:	1ad3      	subs	r3, r2, r3
 80053ee:	011b      	lsls	r3, r3, #4
 80053f0:	3332      	adds	r3, #50	; 0x32
 80053f2:	4a08      	ldr	r2, [pc, #32]	; (8005414 <UART_SetConfig+0x4e4>)
 80053f4:	fba2 2303 	umull	r2, r3, r2, r3
 80053f8:	095b      	lsrs	r3, r3, #5
 80053fa:	f003 020f 	and.w	r2, r3, #15
 80053fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4422      	add	r2, r4
 8005406:	609a      	str	r2, [r3, #8]
}
 8005408:	bf00      	nop
 800540a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800540e:	46bd      	mov	sp, r7
 8005410:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005414:	51eb851f 	.word	0x51eb851f

08005418 <pow>:
 8005418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800541a:	ed2d 8b02 	vpush	{d8}
 800541e:	eeb0 8a40 	vmov.f32	s16, s0
 8005422:	eef0 8a60 	vmov.f32	s17, s1
 8005426:	ec55 4b11 	vmov	r4, r5, d1
 800542a:	f000 f871 	bl	8005510 <__ieee754_pow>
 800542e:	4622      	mov	r2, r4
 8005430:	462b      	mov	r3, r5
 8005432:	4620      	mov	r0, r4
 8005434:	4629      	mov	r1, r5
 8005436:	ec57 6b10 	vmov	r6, r7, d0
 800543a:	f7fb fb7f 	bl	8000b3c <__aeabi_dcmpun>
 800543e:	2800      	cmp	r0, #0
 8005440:	d13b      	bne.n	80054ba <pow+0xa2>
 8005442:	ec51 0b18 	vmov	r0, r1, d8
 8005446:	2200      	movs	r2, #0
 8005448:	2300      	movs	r3, #0
 800544a:	f7fb fb45 	bl	8000ad8 <__aeabi_dcmpeq>
 800544e:	b1b8      	cbz	r0, 8005480 <pow+0x68>
 8005450:	2200      	movs	r2, #0
 8005452:	2300      	movs	r3, #0
 8005454:	4620      	mov	r0, r4
 8005456:	4629      	mov	r1, r5
 8005458:	f7fb fb3e 	bl	8000ad8 <__aeabi_dcmpeq>
 800545c:	2800      	cmp	r0, #0
 800545e:	d146      	bne.n	80054ee <pow+0xd6>
 8005460:	ec45 4b10 	vmov	d0, r4, r5
 8005464:	f000 f848 	bl	80054f8 <finite>
 8005468:	b338      	cbz	r0, 80054ba <pow+0xa2>
 800546a:	2200      	movs	r2, #0
 800546c:	2300      	movs	r3, #0
 800546e:	4620      	mov	r0, r4
 8005470:	4629      	mov	r1, r5
 8005472:	f7fb fb3b 	bl	8000aec <__aeabi_dcmplt>
 8005476:	b300      	cbz	r0, 80054ba <pow+0xa2>
 8005478:	f001 fcf8 	bl	8006e6c <__errno>
 800547c:	2322      	movs	r3, #34	; 0x22
 800547e:	e01b      	b.n	80054b8 <pow+0xa0>
 8005480:	ec47 6b10 	vmov	d0, r6, r7
 8005484:	f000 f838 	bl	80054f8 <finite>
 8005488:	b9e0      	cbnz	r0, 80054c4 <pow+0xac>
 800548a:	eeb0 0a48 	vmov.f32	s0, s16
 800548e:	eef0 0a68 	vmov.f32	s1, s17
 8005492:	f000 f831 	bl	80054f8 <finite>
 8005496:	b1a8      	cbz	r0, 80054c4 <pow+0xac>
 8005498:	ec45 4b10 	vmov	d0, r4, r5
 800549c:	f000 f82c 	bl	80054f8 <finite>
 80054a0:	b180      	cbz	r0, 80054c4 <pow+0xac>
 80054a2:	4632      	mov	r2, r6
 80054a4:	463b      	mov	r3, r7
 80054a6:	4630      	mov	r0, r6
 80054a8:	4639      	mov	r1, r7
 80054aa:	f7fb fb47 	bl	8000b3c <__aeabi_dcmpun>
 80054ae:	2800      	cmp	r0, #0
 80054b0:	d0e2      	beq.n	8005478 <pow+0x60>
 80054b2:	f001 fcdb 	bl	8006e6c <__errno>
 80054b6:	2321      	movs	r3, #33	; 0x21
 80054b8:	6003      	str	r3, [r0, #0]
 80054ba:	ecbd 8b02 	vpop	{d8}
 80054be:	ec47 6b10 	vmov	d0, r6, r7
 80054c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80054c4:	2200      	movs	r2, #0
 80054c6:	2300      	movs	r3, #0
 80054c8:	4630      	mov	r0, r6
 80054ca:	4639      	mov	r1, r7
 80054cc:	f7fb fb04 	bl	8000ad8 <__aeabi_dcmpeq>
 80054d0:	2800      	cmp	r0, #0
 80054d2:	d0f2      	beq.n	80054ba <pow+0xa2>
 80054d4:	eeb0 0a48 	vmov.f32	s0, s16
 80054d8:	eef0 0a68 	vmov.f32	s1, s17
 80054dc:	f000 f80c 	bl	80054f8 <finite>
 80054e0:	2800      	cmp	r0, #0
 80054e2:	d0ea      	beq.n	80054ba <pow+0xa2>
 80054e4:	ec45 4b10 	vmov	d0, r4, r5
 80054e8:	f000 f806 	bl	80054f8 <finite>
 80054ec:	e7c3      	b.n	8005476 <pow+0x5e>
 80054ee:	4f01      	ldr	r7, [pc, #4]	; (80054f4 <pow+0xdc>)
 80054f0:	2600      	movs	r6, #0
 80054f2:	e7e2      	b.n	80054ba <pow+0xa2>
 80054f4:	3ff00000 	.word	0x3ff00000

080054f8 <finite>:
 80054f8:	b082      	sub	sp, #8
 80054fa:	ed8d 0b00 	vstr	d0, [sp]
 80054fe:	9801      	ldr	r0, [sp, #4]
 8005500:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8005504:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8005508:	0fc0      	lsrs	r0, r0, #31
 800550a:	b002      	add	sp, #8
 800550c:	4770      	bx	lr
	...

08005510 <__ieee754_pow>:
 8005510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005514:	ed2d 8b06 	vpush	{d8-d10}
 8005518:	b089      	sub	sp, #36	; 0x24
 800551a:	ed8d 1b00 	vstr	d1, [sp]
 800551e:	e9dd 2900 	ldrd	r2, r9, [sp]
 8005522:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8005526:	ea58 0102 	orrs.w	r1, r8, r2
 800552a:	ec57 6b10 	vmov	r6, r7, d0
 800552e:	d115      	bne.n	800555c <__ieee754_pow+0x4c>
 8005530:	19b3      	adds	r3, r6, r6
 8005532:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8005536:	4152      	adcs	r2, r2
 8005538:	4299      	cmp	r1, r3
 800553a:	4b89      	ldr	r3, [pc, #548]	; (8005760 <__ieee754_pow+0x250>)
 800553c:	4193      	sbcs	r3, r2
 800553e:	f080 84d1 	bcs.w	8005ee4 <__ieee754_pow+0x9d4>
 8005542:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005546:	4630      	mov	r0, r6
 8005548:	4639      	mov	r1, r7
 800554a:	f7fa fea7 	bl	800029c <__adddf3>
 800554e:	ec41 0b10 	vmov	d0, r0, r1
 8005552:	b009      	add	sp, #36	; 0x24
 8005554:	ecbd 8b06 	vpop	{d8-d10}
 8005558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800555c:	4b81      	ldr	r3, [pc, #516]	; (8005764 <__ieee754_pow+0x254>)
 800555e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8005562:	429c      	cmp	r4, r3
 8005564:	ee10 aa10 	vmov	sl, s0
 8005568:	463d      	mov	r5, r7
 800556a:	dc06      	bgt.n	800557a <__ieee754_pow+0x6a>
 800556c:	d101      	bne.n	8005572 <__ieee754_pow+0x62>
 800556e:	2e00      	cmp	r6, #0
 8005570:	d1e7      	bne.n	8005542 <__ieee754_pow+0x32>
 8005572:	4598      	cmp	r8, r3
 8005574:	dc01      	bgt.n	800557a <__ieee754_pow+0x6a>
 8005576:	d10f      	bne.n	8005598 <__ieee754_pow+0x88>
 8005578:	b172      	cbz	r2, 8005598 <__ieee754_pow+0x88>
 800557a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800557e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8005582:	ea55 050a 	orrs.w	r5, r5, sl
 8005586:	d1dc      	bne.n	8005542 <__ieee754_pow+0x32>
 8005588:	e9dd 3200 	ldrd	r3, r2, [sp]
 800558c:	18db      	adds	r3, r3, r3
 800558e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8005592:	4152      	adcs	r2, r2
 8005594:	429d      	cmp	r5, r3
 8005596:	e7d0      	b.n	800553a <__ieee754_pow+0x2a>
 8005598:	2d00      	cmp	r5, #0
 800559a:	da3b      	bge.n	8005614 <__ieee754_pow+0x104>
 800559c:	4b72      	ldr	r3, [pc, #456]	; (8005768 <__ieee754_pow+0x258>)
 800559e:	4598      	cmp	r8, r3
 80055a0:	dc51      	bgt.n	8005646 <__ieee754_pow+0x136>
 80055a2:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80055a6:	4598      	cmp	r8, r3
 80055a8:	f340 84ab 	ble.w	8005f02 <__ieee754_pow+0x9f2>
 80055ac:	ea4f 5328 	mov.w	r3, r8, asr #20
 80055b0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80055b4:	2b14      	cmp	r3, #20
 80055b6:	dd0f      	ble.n	80055d8 <__ieee754_pow+0xc8>
 80055b8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80055bc:	fa22 f103 	lsr.w	r1, r2, r3
 80055c0:	fa01 f303 	lsl.w	r3, r1, r3
 80055c4:	4293      	cmp	r3, r2
 80055c6:	f040 849c 	bne.w	8005f02 <__ieee754_pow+0x9f2>
 80055ca:	f001 0101 	and.w	r1, r1, #1
 80055ce:	f1c1 0302 	rsb	r3, r1, #2
 80055d2:	9304      	str	r3, [sp, #16]
 80055d4:	b182      	cbz	r2, 80055f8 <__ieee754_pow+0xe8>
 80055d6:	e05f      	b.n	8005698 <__ieee754_pow+0x188>
 80055d8:	2a00      	cmp	r2, #0
 80055da:	d15b      	bne.n	8005694 <__ieee754_pow+0x184>
 80055dc:	f1c3 0314 	rsb	r3, r3, #20
 80055e0:	fa48 f103 	asr.w	r1, r8, r3
 80055e4:	fa01 f303 	lsl.w	r3, r1, r3
 80055e8:	4543      	cmp	r3, r8
 80055ea:	f040 8487 	bne.w	8005efc <__ieee754_pow+0x9ec>
 80055ee:	f001 0101 	and.w	r1, r1, #1
 80055f2:	f1c1 0302 	rsb	r3, r1, #2
 80055f6:	9304      	str	r3, [sp, #16]
 80055f8:	4b5c      	ldr	r3, [pc, #368]	; (800576c <__ieee754_pow+0x25c>)
 80055fa:	4598      	cmp	r8, r3
 80055fc:	d132      	bne.n	8005664 <__ieee754_pow+0x154>
 80055fe:	f1b9 0f00 	cmp.w	r9, #0
 8005602:	f280 8477 	bge.w	8005ef4 <__ieee754_pow+0x9e4>
 8005606:	4959      	ldr	r1, [pc, #356]	; (800576c <__ieee754_pow+0x25c>)
 8005608:	4632      	mov	r2, r6
 800560a:	463b      	mov	r3, r7
 800560c:	2000      	movs	r0, #0
 800560e:	f7fb f925 	bl	800085c <__aeabi_ddiv>
 8005612:	e79c      	b.n	800554e <__ieee754_pow+0x3e>
 8005614:	2300      	movs	r3, #0
 8005616:	9304      	str	r3, [sp, #16]
 8005618:	2a00      	cmp	r2, #0
 800561a:	d13d      	bne.n	8005698 <__ieee754_pow+0x188>
 800561c:	4b51      	ldr	r3, [pc, #324]	; (8005764 <__ieee754_pow+0x254>)
 800561e:	4598      	cmp	r8, r3
 8005620:	d1ea      	bne.n	80055f8 <__ieee754_pow+0xe8>
 8005622:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8005626:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800562a:	ea53 030a 	orrs.w	r3, r3, sl
 800562e:	f000 8459 	beq.w	8005ee4 <__ieee754_pow+0x9d4>
 8005632:	4b4f      	ldr	r3, [pc, #316]	; (8005770 <__ieee754_pow+0x260>)
 8005634:	429c      	cmp	r4, r3
 8005636:	dd08      	ble.n	800564a <__ieee754_pow+0x13a>
 8005638:	f1b9 0f00 	cmp.w	r9, #0
 800563c:	f2c0 8456 	blt.w	8005eec <__ieee754_pow+0x9dc>
 8005640:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005644:	e783      	b.n	800554e <__ieee754_pow+0x3e>
 8005646:	2302      	movs	r3, #2
 8005648:	e7e5      	b.n	8005616 <__ieee754_pow+0x106>
 800564a:	f1b9 0f00 	cmp.w	r9, #0
 800564e:	f04f 0000 	mov.w	r0, #0
 8005652:	f04f 0100 	mov.w	r1, #0
 8005656:	f6bf af7a 	bge.w	800554e <__ieee754_pow+0x3e>
 800565a:	e9dd 0300 	ldrd	r0, r3, [sp]
 800565e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8005662:	e774      	b.n	800554e <__ieee754_pow+0x3e>
 8005664:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8005668:	d106      	bne.n	8005678 <__ieee754_pow+0x168>
 800566a:	4632      	mov	r2, r6
 800566c:	463b      	mov	r3, r7
 800566e:	4630      	mov	r0, r6
 8005670:	4639      	mov	r1, r7
 8005672:	f7fa ffc9 	bl	8000608 <__aeabi_dmul>
 8005676:	e76a      	b.n	800554e <__ieee754_pow+0x3e>
 8005678:	4b3e      	ldr	r3, [pc, #248]	; (8005774 <__ieee754_pow+0x264>)
 800567a:	4599      	cmp	r9, r3
 800567c:	d10c      	bne.n	8005698 <__ieee754_pow+0x188>
 800567e:	2d00      	cmp	r5, #0
 8005680:	db0a      	blt.n	8005698 <__ieee754_pow+0x188>
 8005682:	ec47 6b10 	vmov	d0, r6, r7
 8005686:	b009      	add	sp, #36	; 0x24
 8005688:	ecbd 8b06 	vpop	{d8-d10}
 800568c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005690:	f000 bd20 	b.w	80060d4 <__ieee754_sqrt>
 8005694:	2300      	movs	r3, #0
 8005696:	9304      	str	r3, [sp, #16]
 8005698:	ec47 6b10 	vmov	d0, r6, r7
 800569c:	f000 fc62 	bl	8005f64 <fabs>
 80056a0:	ec51 0b10 	vmov	r0, r1, d0
 80056a4:	f1ba 0f00 	cmp.w	sl, #0
 80056a8:	d129      	bne.n	80056fe <__ieee754_pow+0x1ee>
 80056aa:	b124      	cbz	r4, 80056b6 <__ieee754_pow+0x1a6>
 80056ac:	4b2f      	ldr	r3, [pc, #188]	; (800576c <__ieee754_pow+0x25c>)
 80056ae:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 80056b2:	429a      	cmp	r2, r3
 80056b4:	d123      	bne.n	80056fe <__ieee754_pow+0x1ee>
 80056b6:	f1b9 0f00 	cmp.w	r9, #0
 80056ba:	da05      	bge.n	80056c8 <__ieee754_pow+0x1b8>
 80056bc:	4602      	mov	r2, r0
 80056be:	460b      	mov	r3, r1
 80056c0:	2000      	movs	r0, #0
 80056c2:	492a      	ldr	r1, [pc, #168]	; (800576c <__ieee754_pow+0x25c>)
 80056c4:	f7fb f8ca 	bl	800085c <__aeabi_ddiv>
 80056c8:	2d00      	cmp	r5, #0
 80056ca:	f6bf af40 	bge.w	800554e <__ieee754_pow+0x3e>
 80056ce:	9b04      	ldr	r3, [sp, #16]
 80056d0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80056d4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80056d8:	431c      	orrs	r4, r3
 80056da:	d108      	bne.n	80056ee <__ieee754_pow+0x1de>
 80056dc:	4602      	mov	r2, r0
 80056de:	460b      	mov	r3, r1
 80056e0:	4610      	mov	r0, r2
 80056e2:	4619      	mov	r1, r3
 80056e4:	f7fa fdd8 	bl	8000298 <__aeabi_dsub>
 80056e8:	4602      	mov	r2, r0
 80056ea:	460b      	mov	r3, r1
 80056ec:	e78f      	b.n	800560e <__ieee754_pow+0xfe>
 80056ee:	9b04      	ldr	r3, [sp, #16]
 80056f0:	2b01      	cmp	r3, #1
 80056f2:	f47f af2c 	bne.w	800554e <__ieee754_pow+0x3e>
 80056f6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80056fa:	4619      	mov	r1, r3
 80056fc:	e727      	b.n	800554e <__ieee754_pow+0x3e>
 80056fe:	0feb      	lsrs	r3, r5, #31
 8005700:	3b01      	subs	r3, #1
 8005702:	9306      	str	r3, [sp, #24]
 8005704:	9a06      	ldr	r2, [sp, #24]
 8005706:	9b04      	ldr	r3, [sp, #16]
 8005708:	4313      	orrs	r3, r2
 800570a:	d102      	bne.n	8005712 <__ieee754_pow+0x202>
 800570c:	4632      	mov	r2, r6
 800570e:	463b      	mov	r3, r7
 8005710:	e7e6      	b.n	80056e0 <__ieee754_pow+0x1d0>
 8005712:	4b19      	ldr	r3, [pc, #100]	; (8005778 <__ieee754_pow+0x268>)
 8005714:	4598      	cmp	r8, r3
 8005716:	f340 80fb 	ble.w	8005910 <__ieee754_pow+0x400>
 800571a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800571e:	4598      	cmp	r8, r3
 8005720:	4b13      	ldr	r3, [pc, #76]	; (8005770 <__ieee754_pow+0x260>)
 8005722:	dd0c      	ble.n	800573e <__ieee754_pow+0x22e>
 8005724:	429c      	cmp	r4, r3
 8005726:	dc0f      	bgt.n	8005748 <__ieee754_pow+0x238>
 8005728:	f1b9 0f00 	cmp.w	r9, #0
 800572c:	da0f      	bge.n	800574e <__ieee754_pow+0x23e>
 800572e:	2000      	movs	r0, #0
 8005730:	b009      	add	sp, #36	; 0x24
 8005732:	ecbd 8b06 	vpop	{d8-d10}
 8005736:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800573a:	f000 bcc2 	b.w	80060c2 <__math_oflow>
 800573e:	429c      	cmp	r4, r3
 8005740:	dbf2      	blt.n	8005728 <__ieee754_pow+0x218>
 8005742:	4b0a      	ldr	r3, [pc, #40]	; (800576c <__ieee754_pow+0x25c>)
 8005744:	429c      	cmp	r4, r3
 8005746:	dd19      	ble.n	800577c <__ieee754_pow+0x26c>
 8005748:	f1b9 0f00 	cmp.w	r9, #0
 800574c:	dcef      	bgt.n	800572e <__ieee754_pow+0x21e>
 800574e:	2000      	movs	r0, #0
 8005750:	b009      	add	sp, #36	; 0x24
 8005752:	ecbd 8b06 	vpop	{d8-d10}
 8005756:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800575a:	f000 bca9 	b.w	80060b0 <__math_uflow>
 800575e:	bf00      	nop
 8005760:	fff00000 	.word	0xfff00000
 8005764:	7ff00000 	.word	0x7ff00000
 8005768:	433fffff 	.word	0x433fffff
 800576c:	3ff00000 	.word	0x3ff00000
 8005770:	3fefffff 	.word	0x3fefffff
 8005774:	3fe00000 	.word	0x3fe00000
 8005778:	41e00000 	.word	0x41e00000
 800577c:	4b60      	ldr	r3, [pc, #384]	; (8005900 <__ieee754_pow+0x3f0>)
 800577e:	2200      	movs	r2, #0
 8005780:	f7fa fd8a 	bl	8000298 <__aeabi_dsub>
 8005784:	a354      	add	r3, pc, #336	; (adr r3, 80058d8 <__ieee754_pow+0x3c8>)
 8005786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800578a:	4604      	mov	r4, r0
 800578c:	460d      	mov	r5, r1
 800578e:	f7fa ff3b 	bl	8000608 <__aeabi_dmul>
 8005792:	a353      	add	r3, pc, #332	; (adr r3, 80058e0 <__ieee754_pow+0x3d0>)
 8005794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005798:	4606      	mov	r6, r0
 800579a:	460f      	mov	r7, r1
 800579c:	4620      	mov	r0, r4
 800579e:	4629      	mov	r1, r5
 80057a0:	f7fa ff32 	bl	8000608 <__aeabi_dmul>
 80057a4:	4b57      	ldr	r3, [pc, #348]	; (8005904 <__ieee754_pow+0x3f4>)
 80057a6:	4682      	mov	sl, r0
 80057a8:	468b      	mov	fp, r1
 80057aa:	2200      	movs	r2, #0
 80057ac:	4620      	mov	r0, r4
 80057ae:	4629      	mov	r1, r5
 80057b0:	f7fa ff2a 	bl	8000608 <__aeabi_dmul>
 80057b4:	4602      	mov	r2, r0
 80057b6:	460b      	mov	r3, r1
 80057b8:	a14b      	add	r1, pc, #300	; (adr r1, 80058e8 <__ieee754_pow+0x3d8>)
 80057ba:	e9d1 0100 	ldrd	r0, r1, [r1]
 80057be:	f7fa fd6b 	bl	8000298 <__aeabi_dsub>
 80057c2:	4622      	mov	r2, r4
 80057c4:	462b      	mov	r3, r5
 80057c6:	f7fa ff1f 	bl	8000608 <__aeabi_dmul>
 80057ca:	4602      	mov	r2, r0
 80057cc:	460b      	mov	r3, r1
 80057ce:	2000      	movs	r0, #0
 80057d0:	494d      	ldr	r1, [pc, #308]	; (8005908 <__ieee754_pow+0x3f8>)
 80057d2:	f7fa fd61 	bl	8000298 <__aeabi_dsub>
 80057d6:	4622      	mov	r2, r4
 80057d8:	4680      	mov	r8, r0
 80057da:	4689      	mov	r9, r1
 80057dc:	462b      	mov	r3, r5
 80057de:	4620      	mov	r0, r4
 80057e0:	4629      	mov	r1, r5
 80057e2:	f7fa ff11 	bl	8000608 <__aeabi_dmul>
 80057e6:	4602      	mov	r2, r0
 80057e8:	460b      	mov	r3, r1
 80057ea:	4640      	mov	r0, r8
 80057ec:	4649      	mov	r1, r9
 80057ee:	f7fa ff0b 	bl	8000608 <__aeabi_dmul>
 80057f2:	a33f      	add	r3, pc, #252	; (adr r3, 80058f0 <__ieee754_pow+0x3e0>)
 80057f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057f8:	f7fa ff06 	bl	8000608 <__aeabi_dmul>
 80057fc:	4602      	mov	r2, r0
 80057fe:	460b      	mov	r3, r1
 8005800:	4650      	mov	r0, sl
 8005802:	4659      	mov	r1, fp
 8005804:	f7fa fd48 	bl	8000298 <__aeabi_dsub>
 8005808:	4602      	mov	r2, r0
 800580a:	460b      	mov	r3, r1
 800580c:	4680      	mov	r8, r0
 800580e:	4689      	mov	r9, r1
 8005810:	4630      	mov	r0, r6
 8005812:	4639      	mov	r1, r7
 8005814:	f7fa fd42 	bl	800029c <__adddf3>
 8005818:	2000      	movs	r0, #0
 800581a:	4632      	mov	r2, r6
 800581c:	463b      	mov	r3, r7
 800581e:	4604      	mov	r4, r0
 8005820:	460d      	mov	r5, r1
 8005822:	f7fa fd39 	bl	8000298 <__aeabi_dsub>
 8005826:	4602      	mov	r2, r0
 8005828:	460b      	mov	r3, r1
 800582a:	4640      	mov	r0, r8
 800582c:	4649      	mov	r1, r9
 800582e:	f7fa fd33 	bl	8000298 <__aeabi_dsub>
 8005832:	9b04      	ldr	r3, [sp, #16]
 8005834:	9a06      	ldr	r2, [sp, #24]
 8005836:	3b01      	subs	r3, #1
 8005838:	4313      	orrs	r3, r2
 800583a:	4682      	mov	sl, r0
 800583c:	468b      	mov	fp, r1
 800583e:	f040 81e7 	bne.w	8005c10 <__ieee754_pow+0x700>
 8005842:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 80058f8 <__ieee754_pow+0x3e8>
 8005846:	eeb0 8a47 	vmov.f32	s16, s14
 800584a:	eef0 8a67 	vmov.f32	s17, s15
 800584e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005852:	2600      	movs	r6, #0
 8005854:	4632      	mov	r2, r6
 8005856:	463b      	mov	r3, r7
 8005858:	e9dd 0100 	ldrd	r0, r1, [sp]
 800585c:	f7fa fd1c 	bl	8000298 <__aeabi_dsub>
 8005860:	4622      	mov	r2, r4
 8005862:	462b      	mov	r3, r5
 8005864:	f7fa fed0 	bl	8000608 <__aeabi_dmul>
 8005868:	e9dd 2300 	ldrd	r2, r3, [sp]
 800586c:	4680      	mov	r8, r0
 800586e:	4689      	mov	r9, r1
 8005870:	4650      	mov	r0, sl
 8005872:	4659      	mov	r1, fp
 8005874:	f7fa fec8 	bl	8000608 <__aeabi_dmul>
 8005878:	4602      	mov	r2, r0
 800587a:	460b      	mov	r3, r1
 800587c:	4640      	mov	r0, r8
 800587e:	4649      	mov	r1, r9
 8005880:	f7fa fd0c 	bl	800029c <__adddf3>
 8005884:	4632      	mov	r2, r6
 8005886:	463b      	mov	r3, r7
 8005888:	4680      	mov	r8, r0
 800588a:	4689      	mov	r9, r1
 800588c:	4620      	mov	r0, r4
 800588e:	4629      	mov	r1, r5
 8005890:	f7fa feba 	bl	8000608 <__aeabi_dmul>
 8005894:	460b      	mov	r3, r1
 8005896:	4604      	mov	r4, r0
 8005898:	460d      	mov	r5, r1
 800589a:	4602      	mov	r2, r0
 800589c:	4649      	mov	r1, r9
 800589e:	4640      	mov	r0, r8
 80058a0:	f7fa fcfc 	bl	800029c <__adddf3>
 80058a4:	4b19      	ldr	r3, [pc, #100]	; (800590c <__ieee754_pow+0x3fc>)
 80058a6:	4299      	cmp	r1, r3
 80058a8:	ec45 4b19 	vmov	d9, r4, r5
 80058ac:	4606      	mov	r6, r0
 80058ae:	460f      	mov	r7, r1
 80058b0:	468b      	mov	fp, r1
 80058b2:	f340 82f0 	ble.w	8005e96 <__ieee754_pow+0x986>
 80058b6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80058ba:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80058be:	4303      	orrs	r3, r0
 80058c0:	f000 81e4 	beq.w	8005c8c <__ieee754_pow+0x77c>
 80058c4:	ec51 0b18 	vmov	r0, r1, d8
 80058c8:	2200      	movs	r2, #0
 80058ca:	2300      	movs	r3, #0
 80058cc:	f7fb f90e 	bl	8000aec <__aeabi_dcmplt>
 80058d0:	3800      	subs	r0, #0
 80058d2:	bf18      	it	ne
 80058d4:	2001      	movne	r0, #1
 80058d6:	e72b      	b.n	8005730 <__ieee754_pow+0x220>
 80058d8:	60000000 	.word	0x60000000
 80058dc:	3ff71547 	.word	0x3ff71547
 80058e0:	f85ddf44 	.word	0xf85ddf44
 80058e4:	3e54ae0b 	.word	0x3e54ae0b
 80058e8:	55555555 	.word	0x55555555
 80058ec:	3fd55555 	.word	0x3fd55555
 80058f0:	652b82fe 	.word	0x652b82fe
 80058f4:	3ff71547 	.word	0x3ff71547
 80058f8:	00000000 	.word	0x00000000
 80058fc:	bff00000 	.word	0xbff00000
 8005900:	3ff00000 	.word	0x3ff00000
 8005904:	3fd00000 	.word	0x3fd00000
 8005908:	3fe00000 	.word	0x3fe00000
 800590c:	408fffff 	.word	0x408fffff
 8005910:	4bd5      	ldr	r3, [pc, #852]	; (8005c68 <__ieee754_pow+0x758>)
 8005912:	402b      	ands	r3, r5
 8005914:	2200      	movs	r2, #0
 8005916:	b92b      	cbnz	r3, 8005924 <__ieee754_pow+0x414>
 8005918:	4bd4      	ldr	r3, [pc, #848]	; (8005c6c <__ieee754_pow+0x75c>)
 800591a:	f7fa fe75 	bl	8000608 <__aeabi_dmul>
 800591e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8005922:	460c      	mov	r4, r1
 8005924:	1523      	asrs	r3, r4, #20
 8005926:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800592a:	4413      	add	r3, r2
 800592c:	9305      	str	r3, [sp, #20]
 800592e:	4bd0      	ldr	r3, [pc, #832]	; (8005c70 <__ieee754_pow+0x760>)
 8005930:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8005934:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8005938:	429c      	cmp	r4, r3
 800593a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800593e:	dd08      	ble.n	8005952 <__ieee754_pow+0x442>
 8005940:	4bcc      	ldr	r3, [pc, #816]	; (8005c74 <__ieee754_pow+0x764>)
 8005942:	429c      	cmp	r4, r3
 8005944:	f340 8162 	ble.w	8005c0c <__ieee754_pow+0x6fc>
 8005948:	9b05      	ldr	r3, [sp, #20]
 800594a:	3301      	adds	r3, #1
 800594c:	9305      	str	r3, [sp, #20]
 800594e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8005952:	2400      	movs	r4, #0
 8005954:	00e3      	lsls	r3, r4, #3
 8005956:	9307      	str	r3, [sp, #28]
 8005958:	4bc7      	ldr	r3, [pc, #796]	; (8005c78 <__ieee754_pow+0x768>)
 800595a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800595e:	ed93 7b00 	vldr	d7, [r3]
 8005962:	4629      	mov	r1, r5
 8005964:	ec53 2b17 	vmov	r2, r3, d7
 8005968:	eeb0 9a47 	vmov.f32	s18, s14
 800596c:	eef0 9a67 	vmov.f32	s19, s15
 8005970:	4682      	mov	sl, r0
 8005972:	f7fa fc91 	bl	8000298 <__aeabi_dsub>
 8005976:	4652      	mov	r2, sl
 8005978:	4606      	mov	r6, r0
 800597a:	460f      	mov	r7, r1
 800597c:	462b      	mov	r3, r5
 800597e:	ec51 0b19 	vmov	r0, r1, d9
 8005982:	f7fa fc8b 	bl	800029c <__adddf3>
 8005986:	4602      	mov	r2, r0
 8005988:	460b      	mov	r3, r1
 800598a:	2000      	movs	r0, #0
 800598c:	49bb      	ldr	r1, [pc, #748]	; (8005c7c <__ieee754_pow+0x76c>)
 800598e:	f7fa ff65 	bl	800085c <__aeabi_ddiv>
 8005992:	ec41 0b1a 	vmov	d10, r0, r1
 8005996:	4602      	mov	r2, r0
 8005998:	460b      	mov	r3, r1
 800599a:	4630      	mov	r0, r6
 800599c:	4639      	mov	r1, r7
 800599e:	f7fa fe33 	bl	8000608 <__aeabi_dmul>
 80059a2:	2300      	movs	r3, #0
 80059a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059a8:	9302      	str	r3, [sp, #8]
 80059aa:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80059ae:	46ab      	mov	fp, r5
 80059b0:	106d      	asrs	r5, r5, #1
 80059b2:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80059b6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80059ba:	ec41 0b18 	vmov	d8, r0, r1
 80059be:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 80059c2:	2200      	movs	r2, #0
 80059c4:	4640      	mov	r0, r8
 80059c6:	4649      	mov	r1, r9
 80059c8:	4614      	mov	r4, r2
 80059ca:	461d      	mov	r5, r3
 80059cc:	f7fa fe1c 	bl	8000608 <__aeabi_dmul>
 80059d0:	4602      	mov	r2, r0
 80059d2:	460b      	mov	r3, r1
 80059d4:	4630      	mov	r0, r6
 80059d6:	4639      	mov	r1, r7
 80059d8:	f7fa fc5e 	bl	8000298 <__aeabi_dsub>
 80059dc:	ec53 2b19 	vmov	r2, r3, d9
 80059e0:	4606      	mov	r6, r0
 80059e2:	460f      	mov	r7, r1
 80059e4:	4620      	mov	r0, r4
 80059e6:	4629      	mov	r1, r5
 80059e8:	f7fa fc56 	bl	8000298 <__aeabi_dsub>
 80059ec:	4602      	mov	r2, r0
 80059ee:	460b      	mov	r3, r1
 80059f0:	4650      	mov	r0, sl
 80059f2:	4659      	mov	r1, fp
 80059f4:	f7fa fc50 	bl	8000298 <__aeabi_dsub>
 80059f8:	4642      	mov	r2, r8
 80059fa:	464b      	mov	r3, r9
 80059fc:	f7fa fe04 	bl	8000608 <__aeabi_dmul>
 8005a00:	4602      	mov	r2, r0
 8005a02:	460b      	mov	r3, r1
 8005a04:	4630      	mov	r0, r6
 8005a06:	4639      	mov	r1, r7
 8005a08:	f7fa fc46 	bl	8000298 <__aeabi_dsub>
 8005a0c:	ec53 2b1a 	vmov	r2, r3, d10
 8005a10:	f7fa fdfa 	bl	8000608 <__aeabi_dmul>
 8005a14:	ec53 2b18 	vmov	r2, r3, d8
 8005a18:	ec41 0b19 	vmov	d9, r0, r1
 8005a1c:	ec51 0b18 	vmov	r0, r1, d8
 8005a20:	f7fa fdf2 	bl	8000608 <__aeabi_dmul>
 8005a24:	a37c      	add	r3, pc, #496	; (adr r3, 8005c18 <__ieee754_pow+0x708>)
 8005a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a2a:	4604      	mov	r4, r0
 8005a2c:	460d      	mov	r5, r1
 8005a2e:	f7fa fdeb 	bl	8000608 <__aeabi_dmul>
 8005a32:	a37b      	add	r3, pc, #492	; (adr r3, 8005c20 <__ieee754_pow+0x710>)
 8005a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a38:	f7fa fc30 	bl	800029c <__adddf3>
 8005a3c:	4622      	mov	r2, r4
 8005a3e:	462b      	mov	r3, r5
 8005a40:	f7fa fde2 	bl	8000608 <__aeabi_dmul>
 8005a44:	a378      	add	r3, pc, #480	; (adr r3, 8005c28 <__ieee754_pow+0x718>)
 8005a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a4a:	f7fa fc27 	bl	800029c <__adddf3>
 8005a4e:	4622      	mov	r2, r4
 8005a50:	462b      	mov	r3, r5
 8005a52:	f7fa fdd9 	bl	8000608 <__aeabi_dmul>
 8005a56:	a376      	add	r3, pc, #472	; (adr r3, 8005c30 <__ieee754_pow+0x720>)
 8005a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a5c:	f7fa fc1e 	bl	800029c <__adddf3>
 8005a60:	4622      	mov	r2, r4
 8005a62:	462b      	mov	r3, r5
 8005a64:	f7fa fdd0 	bl	8000608 <__aeabi_dmul>
 8005a68:	a373      	add	r3, pc, #460	; (adr r3, 8005c38 <__ieee754_pow+0x728>)
 8005a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a6e:	f7fa fc15 	bl	800029c <__adddf3>
 8005a72:	4622      	mov	r2, r4
 8005a74:	462b      	mov	r3, r5
 8005a76:	f7fa fdc7 	bl	8000608 <__aeabi_dmul>
 8005a7a:	a371      	add	r3, pc, #452	; (adr r3, 8005c40 <__ieee754_pow+0x730>)
 8005a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a80:	f7fa fc0c 	bl	800029c <__adddf3>
 8005a84:	4622      	mov	r2, r4
 8005a86:	4606      	mov	r6, r0
 8005a88:	460f      	mov	r7, r1
 8005a8a:	462b      	mov	r3, r5
 8005a8c:	4620      	mov	r0, r4
 8005a8e:	4629      	mov	r1, r5
 8005a90:	f7fa fdba 	bl	8000608 <__aeabi_dmul>
 8005a94:	4602      	mov	r2, r0
 8005a96:	460b      	mov	r3, r1
 8005a98:	4630      	mov	r0, r6
 8005a9a:	4639      	mov	r1, r7
 8005a9c:	f7fa fdb4 	bl	8000608 <__aeabi_dmul>
 8005aa0:	4642      	mov	r2, r8
 8005aa2:	4604      	mov	r4, r0
 8005aa4:	460d      	mov	r5, r1
 8005aa6:	464b      	mov	r3, r9
 8005aa8:	ec51 0b18 	vmov	r0, r1, d8
 8005aac:	f7fa fbf6 	bl	800029c <__adddf3>
 8005ab0:	ec53 2b19 	vmov	r2, r3, d9
 8005ab4:	f7fa fda8 	bl	8000608 <__aeabi_dmul>
 8005ab8:	4622      	mov	r2, r4
 8005aba:	462b      	mov	r3, r5
 8005abc:	f7fa fbee 	bl	800029c <__adddf3>
 8005ac0:	4642      	mov	r2, r8
 8005ac2:	4682      	mov	sl, r0
 8005ac4:	468b      	mov	fp, r1
 8005ac6:	464b      	mov	r3, r9
 8005ac8:	4640      	mov	r0, r8
 8005aca:	4649      	mov	r1, r9
 8005acc:	f7fa fd9c 	bl	8000608 <__aeabi_dmul>
 8005ad0:	4b6b      	ldr	r3, [pc, #428]	; (8005c80 <__ieee754_pow+0x770>)
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	4606      	mov	r6, r0
 8005ad6:	460f      	mov	r7, r1
 8005ad8:	f7fa fbe0 	bl	800029c <__adddf3>
 8005adc:	4652      	mov	r2, sl
 8005ade:	465b      	mov	r3, fp
 8005ae0:	f7fa fbdc 	bl	800029c <__adddf3>
 8005ae4:	2000      	movs	r0, #0
 8005ae6:	4604      	mov	r4, r0
 8005ae8:	460d      	mov	r5, r1
 8005aea:	4602      	mov	r2, r0
 8005aec:	460b      	mov	r3, r1
 8005aee:	4640      	mov	r0, r8
 8005af0:	4649      	mov	r1, r9
 8005af2:	f7fa fd89 	bl	8000608 <__aeabi_dmul>
 8005af6:	4b62      	ldr	r3, [pc, #392]	; (8005c80 <__ieee754_pow+0x770>)
 8005af8:	4680      	mov	r8, r0
 8005afa:	4689      	mov	r9, r1
 8005afc:	2200      	movs	r2, #0
 8005afe:	4620      	mov	r0, r4
 8005b00:	4629      	mov	r1, r5
 8005b02:	f7fa fbc9 	bl	8000298 <__aeabi_dsub>
 8005b06:	4632      	mov	r2, r6
 8005b08:	463b      	mov	r3, r7
 8005b0a:	f7fa fbc5 	bl	8000298 <__aeabi_dsub>
 8005b0e:	4602      	mov	r2, r0
 8005b10:	460b      	mov	r3, r1
 8005b12:	4650      	mov	r0, sl
 8005b14:	4659      	mov	r1, fp
 8005b16:	f7fa fbbf 	bl	8000298 <__aeabi_dsub>
 8005b1a:	ec53 2b18 	vmov	r2, r3, d8
 8005b1e:	f7fa fd73 	bl	8000608 <__aeabi_dmul>
 8005b22:	4622      	mov	r2, r4
 8005b24:	4606      	mov	r6, r0
 8005b26:	460f      	mov	r7, r1
 8005b28:	462b      	mov	r3, r5
 8005b2a:	ec51 0b19 	vmov	r0, r1, d9
 8005b2e:	f7fa fd6b 	bl	8000608 <__aeabi_dmul>
 8005b32:	4602      	mov	r2, r0
 8005b34:	460b      	mov	r3, r1
 8005b36:	4630      	mov	r0, r6
 8005b38:	4639      	mov	r1, r7
 8005b3a:	f7fa fbaf 	bl	800029c <__adddf3>
 8005b3e:	4606      	mov	r6, r0
 8005b40:	460f      	mov	r7, r1
 8005b42:	4602      	mov	r2, r0
 8005b44:	460b      	mov	r3, r1
 8005b46:	4640      	mov	r0, r8
 8005b48:	4649      	mov	r1, r9
 8005b4a:	f7fa fba7 	bl	800029c <__adddf3>
 8005b4e:	a33e      	add	r3, pc, #248	; (adr r3, 8005c48 <__ieee754_pow+0x738>)
 8005b50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b54:	2000      	movs	r0, #0
 8005b56:	4604      	mov	r4, r0
 8005b58:	460d      	mov	r5, r1
 8005b5a:	f7fa fd55 	bl	8000608 <__aeabi_dmul>
 8005b5e:	4642      	mov	r2, r8
 8005b60:	ec41 0b18 	vmov	d8, r0, r1
 8005b64:	464b      	mov	r3, r9
 8005b66:	4620      	mov	r0, r4
 8005b68:	4629      	mov	r1, r5
 8005b6a:	f7fa fb95 	bl	8000298 <__aeabi_dsub>
 8005b6e:	4602      	mov	r2, r0
 8005b70:	460b      	mov	r3, r1
 8005b72:	4630      	mov	r0, r6
 8005b74:	4639      	mov	r1, r7
 8005b76:	f7fa fb8f 	bl	8000298 <__aeabi_dsub>
 8005b7a:	a335      	add	r3, pc, #212	; (adr r3, 8005c50 <__ieee754_pow+0x740>)
 8005b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b80:	f7fa fd42 	bl	8000608 <__aeabi_dmul>
 8005b84:	a334      	add	r3, pc, #208	; (adr r3, 8005c58 <__ieee754_pow+0x748>)
 8005b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b8a:	4606      	mov	r6, r0
 8005b8c:	460f      	mov	r7, r1
 8005b8e:	4620      	mov	r0, r4
 8005b90:	4629      	mov	r1, r5
 8005b92:	f7fa fd39 	bl	8000608 <__aeabi_dmul>
 8005b96:	4602      	mov	r2, r0
 8005b98:	460b      	mov	r3, r1
 8005b9a:	4630      	mov	r0, r6
 8005b9c:	4639      	mov	r1, r7
 8005b9e:	f7fa fb7d 	bl	800029c <__adddf3>
 8005ba2:	9a07      	ldr	r2, [sp, #28]
 8005ba4:	4b37      	ldr	r3, [pc, #220]	; (8005c84 <__ieee754_pow+0x774>)
 8005ba6:	4413      	add	r3, r2
 8005ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bac:	f7fa fb76 	bl	800029c <__adddf3>
 8005bb0:	4682      	mov	sl, r0
 8005bb2:	9805      	ldr	r0, [sp, #20]
 8005bb4:	468b      	mov	fp, r1
 8005bb6:	f7fa fcbd 	bl	8000534 <__aeabi_i2d>
 8005bba:	9a07      	ldr	r2, [sp, #28]
 8005bbc:	4b32      	ldr	r3, [pc, #200]	; (8005c88 <__ieee754_pow+0x778>)
 8005bbe:	4413      	add	r3, r2
 8005bc0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005bc4:	4606      	mov	r6, r0
 8005bc6:	460f      	mov	r7, r1
 8005bc8:	4652      	mov	r2, sl
 8005bca:	465b      	mov	r3, fp
 8005bcc:	ec51 0b18 	vmov	r0, r1, d8
 8005bd0:	f7fa fb64 	bl	800029c <__adddf3>
 8005bd4:	4642      	mov	r2, r8
 8005bd6:	464b      	mov	r3, r9
 8005bd8:	f7fa fb60 	bl	800029c <__adddf3>
 8005bdc:	4632      	mov	r2, r6
 8005bde:	463b      	mov	r3, r7
 8005be0:	f7fa fb5c 	bl	800029c <__adddf3>
 8005be4:	2000      	movs	r0, #0
 8005be6:	4632      	mov	r2, r6
 8005be8:	463b      	mov	r3, r7
 8005bea:	4604      	mov	r4, r0
 8005bec:	460d      	mov	r5, r1
 8005bee:	f7fa fb53 	bl	8000298 <__aeabi_dsub>
 8005bf2:	4642      	mov	r2, r8
 8005bf4:	464b      	mov	r3, r9
 8005bf6:	f7fa fb4f 	bl	8000298 <__aeabi_dsub>
 8005bfa:	ec53 2b18 	vmov	r2, r3, d8
 8005bfe:	f7fa fb4b 	bl	8000298 <__aeabi_dsub>
 8005c02:	4602      	mov	r2, r0
 8005c04:	460b      	mov	r3, r1
 8005c06:	4650      	mov	r0, sl
 8005c08:	4659      	mov	r1, fp
 8005c0a:	e610      	b.n	800582e <__ieee754_pow+0x31e>
 8005c0c:	2401      	movs	r4, #1
 8005c0e:	e6a1      	b.n	8005954 <__ieee754_pow+0x444>
 8005c10:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8005c60 <__ieee754_pow+0x750>
 8005c14:	e617      	b.n	8005846 <__ieee754_pow+0x336>
 8005c16:	bf00      	nop
 8005c18:	4a454eef 	.word	0x4a454eef
 8005c1c:	3fca7e28 	.word	0x3fca7e28
 8005c20:	93c9db65 	.word	0x93c9db65
 8005c24:	3fcd864a 	.word	0x3fcd864a
 8005c28:	a91d4101 	.word	0xa91d4101
 8005c2c:	3fd17460 	.word	0x3fd17460
 8005c30:	518f264d 	.word	0x518f264d
 8005c34:	3fd55555 	.word	0x3fd55555
 8005c38:	db6fabff 	.word	0xdb6fabff
 8005c3c:	3fdb6db6 	.word	0x3fdb6db6
 8005c40:	33333303 	.word	0x33333303
 8005c44:	3fe33333 	.word	0x3fe33333
 8005c48:	e0000000 	.word	0xe0000000
 8005c4c:	3feec709 	.word	0x3feec709
 8005c50:	dc3a03fd 	.word	0xdc3a03fd
 8005c54:	3feec709 	.word	0x3feec709
 8005c58:	145b01f5 	.word	0x145b01f5
 8005c5c:	be3e2fe0 	.word	0xbe3e2fe0
 8005c60:	00000000 	.word	0x00000000
 8005c64:	3ff00000 	.word	0x3ff00000
 8005c68:	7ff00000 	.word	0x7ff00000
 8005c6c:	43400000 	.word	0x43400000
 8005c70:	0003988e 	.word	0x0003988e
 8005c74:	000bb679 	.word	0x000bb679
 8005c78:	08008ff8 	.word	0x08008ff8
 8005c7c:	3ff00000 	.word	0x3ff00000
 8005c80:	40080000 	.word	0x40080000
 8005c84:	08009018 	.word	0x08009018
 8005c88:	08009008 	.word	0x08009008
 8005c8c:	a3b3      	add	r3, pc, #716	; (adr r3, 8005f5c <__ieee754_pow+0xa4c>)
 8005c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c92:	4640      	mov	r0, r8
 8005c94:	4649      	mov	r1, r9
 8005c96:	f7fa fb01 	bl	800029c <__adddf3>
 8005c9a:	4622      	mov	r2, r4
 8005c9c:	ec41 0b1a 	vmov	d10, r0, r1
 8005ca0:	462b      	mov	r3, r5
 8005ca2:	4630      	mov	r0, r6
 8005ca4:	4639      	mov	r1, r7
 8005ca6:	f7fa faf7 	bl	8000298 <__aeabi_dsub>
 8005caa:	4602      	mov	r2, r0
 8005cac:	460b      	mov	r3, r1
 8005cae:	ec51 0b1a 	vmov	r0, r1, d10
 8005cb2:	f7fa ff39 	bl	8000b28 <__aeabi_dcmpgt>
 8005cb6:	2800      	cmp	r0, #0
 8005cb8:	f47f ae04 	bne.w	80058c4 <__ieee754_pow+0x3b4>
 8005cbc:	4aa2      	ldr	r2, [pc, #648]	; (8005f48 <__ieee754_pow+0xa38>)
 8005cbe:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	f340 8107 	ble.w	8005ed6 <__ieee754_pow+0x9c6>
 8005cc8:	151b      	asrs	r3, r3, #20
 8005cca:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8005cce:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8005cd2:	fa4a fa03 	asr.w	sl, sl, r3
 8005cd6:	44da      	add	sl, fp
 8005cd8:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8005cdc:	489b      	ldr	r0, [pc, #620]	; (8005f4c <__ieee754_pow+0xa3c>)
 8005cde:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8005ce2:	4108      	asrs	r0, r1
 8005ce4:	ea00 030a 	and.w	r3, r0, sl
 8005ce8:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8005cec:	f1c1 0114 	rsb	r1, r1, #20
 8005cf0:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8005cf4:	fa4a fa01 	asr.w	sl, sl, r1
 8005cf8:	f1bb 0f00 	cmp.w	fp, #0
 8005cfc:	f04f 0200 	mov.w	r2, #0
 8005d00:	4620      	mov	r0, r4
 8005d02:	4629      	mov	r1, r5
 8005d04:	bfb8      	it	lt
 8005d06:	f1ca 0a00 	rsblt	sl, sl, #0
 8005d0a:	f7fa fac5 	bl	8000298 <__aeabi_dsub>
 8005d0e:	ec41 0b19 	vmov	d9, r0, r1
 8005d12:	4642      	mov	r2, r8
 8005d14:	464b      	mov	r3, r9
 8005d16:	ec51 0b19 	vmov	r0, r1, d9
 8005d1a:	f7fa fabf 	bl	800029c <__adddf3>
 8005d1e:	a37a      	add	r3, pc, #488	; (adr r3, 8005f08 <__ieee754_pow+0x9f8>)
 8005d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d24:	2000      	movs	r0, #0
 8005d26:	4604      	mov	r4, r0
 8005d28:	460d      	mov	r5, r1
 8005d2a:	f7fa fc6d 	bl	8000608 <__aeabi_dmul>
 8005d2e:	ec53 2b19 	vmov	r2, r3, d9
 8005d32:	4606      	mov	r6, r0
 8005d34:	460f      	mov	r7, r1
 8005d36:	4620      	mov	r0, r4
 8005d38:	4629      	mov	r1, r5
 8005d3a:	f7fa faad 	bl	8000298 <__aeabi_dsub>
 8005d3e:	4602      	mov	r2, r0
 8005d40:	460b      	mov	r3, r1
 8005d42:	4640      	mov	r0, r8
 8005d44:	4649      	mov	r1, r9
 8005d46:	f7fa faa7 	bl	8000298 <__aeabi_dsub>
 8005d4a:	a371      	add	r3, pc, #452	; (adr r3, 8005f10 <__ieee754_pow+0xa00>)
 8005d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d50:	f7fa fc5a 	bl	8000608 <__aeabi_dmul>
 8005d54:	a370      	add	r3, pc, #448	; (adr r3, 8005f18 <__ieee754_pow+0xa08>)
 8005d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d5a:	4680      	mov	r8, r0
 8005d5c:	4689      	mov	r9, r1
 8005d5e:	4620      	mov	r0, r4
 8005d60:	4629      	mov	r1, r5
 8005d62:	f7fa fc51 	bl	8000608 <__aeabi_dmul>
 8005d66:	4602      	mov	r2, r0
 8005d68:	460b      	mov	r3, r1
 8005d6a:	4640      	mov	r0, r8
 8005d6c:	4649      	mov	r1, r9
 8005d6e:	f7fa fa95 	bl	800029c <__adddf3>
 8005d72:	4604      	mov	r4, r0
 8005d74:	460d      	mov	r5, r1
 8005d76:	4602      	mov	r2, r0
 8005d78:	460b      	mov	r3, r1
 8005d7a:	4630      	mov	r0, r6
 8005d7c:	4639      	mov	r1, r7
 8005d7e:	f7fa fa8d 	bl	800029c <__adddf3>
 8005d82:	4632      	mov	r2, r6
 8005d84:	463b      	mov	r3, r7
 8005d86:	4680      	mov	r8, r0
 8005d88:	4689      	mov	r9, r1
 8005d8a:	f7fa fa85 	bl	8000298 <__aeabi_dsub>
 8005d8e:	4602      	mov	r2, r0
 8005d90:	460b      	mov	r3, r1
 8005d92:	4620      	mov	r0, r4
 8005d94:	4629      	mov	r1, r5
 8005d96:	f7fa fa7f 	bl	8000298 <__aeabi_dsub>
 8005d9a:	4642      	mov	r2, r8
 8005d9c:	4606      	mov	r6, r0
 8005d9e:	460f      	mov	r7, r1
 8005da0:	464b      	mov	r3, r9
 8005da2:	4640      	mov	r0, r8
 8005da4:	4649      	mov	r1, r9
 8005da6:	f7fa fc2f 	bl	8000608 <__aeabi_dmul>
 8005daa:	a35d      	add	r3, pc, #372	; (adr r3, 8005f20 <__ieee754_pow+0xa10>)
 8005dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005db0:	4604      	mov	r4, r0
 8005db2:	460d      	mov	r5, r1
 8005db4:	f7fa fc28 	bl	8000608 <__aeabi_dmul>
 8005db8:	a35b      	add	r3, pc, #364	; (adr r3, 8005f28 <__ieee754_pow+0xa18>)
 8005dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dbe:	f7fa fa6b 	bl	8000298 <__aeabi_dsub>
 8005dc2:	4622      	mov	r2, r4
 8005dc4:	462b      	mov	r3, r5
 8005dc6:	f7fa fc1f 	bl	8000608 <__aeabi_dmul>
 8005dca:	a359      	add	r3, pc, #356	; (adr r3, 8005f30 <__ieee754_pow+0xa20>)
 8005dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dd0:	f7fa fa64 	bl	800029c <__adddf3>
 8005dd4:	4622      	mov	r2, r4
 8005dd6:	462b      	mov	r3, r5
 8005dd8:	f7fa fc16 	bl	8000608 <__aeabi_dmul>
 8005ddc:	a356      	add	r3, pc, #344	; (adr r3, 8005f38 <__ieee754_pow+0xa28>)
 8005dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005de2:	f7fa fa59 	bl	8000298 <__aeabi_dsub>
 8005de6:	4622      	mov	r2, r4
 8005de8:	462b      	mov	r3, r5
 8005dea:	f7fa fc0d 	bl	8000608 <__aeabi_dmul>
 8005dee:	a354      	add	r3, pc, #336	; (adr r3, 8005f40 <__ieee754_pow+0xa30>)
 8005df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005df4:	f7fa fa52 	bl	800029c <__adddf3>
 8005df8:	4622      	mov	r2, r4
 8005dfa:	462b      	mov	r3, r5
 8005dfc:	f7fa fc04 	bl	8000608 <__aeabi_dmul>
 8005e00:	4602      	mov	r2, r0
 8005e02:	460b      	mov	r3, r1
 8005e04:	4640      	mov	r0, r8
 8005e06:	4649      	mov	r1, r9
 8005e08:	f7fa fa46 	bl	8000298 <__aeabi_dsub>
 8005e0c:	4604      	mov	r4, r0
 8005e0e:	460d      	mov	r5, r1
 8005e10:	4602      	mov	r2, r0
 8005e12:	460b      	mov	r3, r1
 8005e14:	4640      	mov	r0, r8
 8005e16:	4649      	mov	r1, r9
 8005e18:	f7fa fbf6 	bl	8000608 <__aeabi_dmul>
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	ec41 0b19 	vmov	d9, r0, r1
 8005e22:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005e26:	4620      	mov	r0, r4
 8005e28:	4629      	mov	r1, r5
 8005e2a:	f7fa fa35 	bl	8000298 <__aeabi_dsub>
 8005e2e:	4602      	mov	r2, r0
 8005e30:	460b      	mov	r3, r1
 8005e32:	ec51 0b19 	vmov	r0, r1, d9
 8005e36:	f7fa fd11 	bl	800085c <__aeabi_ddiv>
 8005e3a:	4632      	mov	r2, r6
 8005e3c:	4604      	mov	r4, r0
 8005e3e:	460d      	mov	r5, r1
 8005e40:	463b      	mov	r3, r7
 8005e42:	4640      	mov	r0, r8
 8005e44:	4649      	mov	r1, r9
 8005e46:	f7fa fbdf 	bl	8000608 <__aeabi_dmul>
 8005e4a:	4632      	mov	r2, r6
 8005e4c:	463b      	mov	r3, r7
 8005e4e:	f7fa fa25 	bl	800029c <__adddf3>
 8005e52:	4602      	mov	r2, r0
 8005e54:	460b      	mov	r3, r1
 8005e56:	4620      	mov	r0, r4
 8005e58:	4629      	mov	r1, r5
 8005e5a:	f7fa fa1d 	bl	8000298 <__aeabi_dsub>
 8005e5e:	4642      	mov	r2, r8
 8005e60:	464b      	mov	r3, r9
 8005e62:	f7fa fa19 	bl	8000298 <__aeabi_dsub>
 8005e66:	460b      	mov	r3, r1
 8005e68:	4602      	mov	r2, r0
 8005e6a:	4939      	ldr	r1, [pc, #228]	; (8005f50 <__ieee754_pow+0xa40>)
 8005e6c:	2000      	movs	r0, #0
 8005e6e:	f7fa fa13 	bl	8000298 <__aeabi_dsub>
 8005e72:	ec41 0b10 	vmov	d0, r0, r1
 8005e76:	ee10 3a90 	vmov	r3, s1
 8005e7a:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8005e7e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e82:	da2b      	bge.n	8005edc <__ieee754_pow+0x9cc>
 8005e84:	4650      	mov	r0, sl
 8005e86:	f000 f877 	bl	8005f78 <scalbn>
 8005e8a:	ec51 0b10 	vmov	r0, r1, d0
 8005e8e:	ec53 2b18 	vmov	r2, r3, d8
 8005e92:	f7ff bbee 	b.w	8005672 <__ieee754_pow+0x162>
 8005e96:	4b2f      	ldr	r3, [pc, #188]	; (8005f54 <__ieee754_pow+0xa44>)
 8005e98:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8005e9c:	429e      	cmp	r6, r3
 8005e9e:	f77f af0d 	ble.w	8005cbc <__ieee754_pow+0x7ac>
 8005ea2:	4b2d      	ldr	r3, [pc, #180]	; (8005f58 <__ieee754_pow+0xa48>)
 8005ea4:	440b      	add	r3, r1
 8005ea6:	4303      	orrs	r3, r0
 8005ea8:	d009      	beq.n	8005ebe <__ieee754_pow+0x9ae>
 8005eaa:	ec51 0b18 	vmov	r0, r1, d8
 8005eae:	2200      	movs	r2, #0
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	f7fa fe1b 	bl	8000aec <__aeabi_dcmplt>
 8005eb6:	3800      	subs	r0, #0
 8005eb8:	bf18      	it	ne
 8005eba:	2001      	movne	r0, #1
 8005ebc:	e448      	b.n	8005750 <__ieee754_pow+0x240>
 8005ebe:	4622      	mov	r2, r4
 8005ec0:	462b      	mov	r3, r5
 8005ec2:	f7fa f9e9 	bl	8000298 <__aeabi_dsub>
 8005ec6:	4642      	mov	r2, r8
 8005ec8:	464b      	mov	r3, r9
 8005eca:	f7fa fe23 	bl	8000b14 <__aeabi_dcmpge>
 8005ece:	2800      	cmp	r0, #0
 8005ed0:	f43f aef4 	beq.w	8005cbc <__ieee754_pow+0x7ac>
 8005ed4:	e7e9      	b.n	8005eaa <__ieee754_pow+0x99a>
 8005ed6:	f04f 0a00 	mov.w	sl, #0
 8005eda:	e71a      	b.n	8005d12 <__ieee754_pow+0x802>
 8005edc:	ec51 0b10 	vmov	r0, r1, d0
 8005ee0:	4619      	mov	r1, r3
 8005ee2:	e7d4      	b.n	8005e8e <__ieee754_pow+0x97e>
 8005ee4:	491a      	ldr	r1, [pc, #104]	; (8005f50 <__ieee754_pow+0xa40>)
 8005ee6:	2000      	movs	r0, #0
 8005ee8:	f7ff bb31 	b.w	800554e <__ieee754_pow+0x3e>
 8005eec:	2000      	movs	r0, #0
 8005eee:	2100      	movs	r1, #0
 8005ef0:	f7ff bb2d 	b.w	800554e <__ieee754_pow+0x3e>
 8005ef4:	4630      	mov	r0, r6
 8005ef6:	4639      	mov	r1, r7
 8005ef8:	f7ff bb29 	b.w	800554e <__ieee754_pow+0x3e>
 8005efc:	9204      	str	r2, [sp, #16]
 8005efe:	f7ff bb7b 	b.w	80055f8 <__ieee754_pow+0xe8>
 8005f02:	2300      	movs	r3, #0
 8005f04:	f7ff bb65 	b.w	80055d2 <__ieee754_pow+0xc2>
 8005f08:	00000000 	.word	0x00000000
 8005f0c:	3fe62e43 	.word	0x3fe62e43
 8005f10:	fefa39ef 	.word	0xfefa39ef
 8005f14:	3fe62e42 	.word	0x3fe62e42
 8005f18:	0ca86c39 	.word	0x0ca86c39
 8005f1c:	be205c61 	.word	0xbe205c61
 8005f20:	72bea4d0 	.word	0x72bea4d0
 8005f24:	3e663769 	.word	0x3e663769
 8005f28:	c5d26bf1 	.word	0xc5d26bf1
 8005f2c:	3ebbbd41 	.word	0x3ebbbd41
 8005f30:	af25de2c 	.word	0xaf25de2c
 8005f34:	3f11566a 	.word	0x3f11566a
 8005f38:	16bebd93 	.word	0x16bebd93
 8005f3c:	3f66c16c 	.word	0x3f66c16c
 8005f40:	5555553e 	.word	0x5555553e
 8005f44:	3fc55555 	.word	0x3fc55555
 8005f48:	3fe00000 	.word	0x3fe00000
 8005f4c:	fff00000 	.word	0xfff00000
 8005f50:	3ff00000 	.word	0x3ff00000
 8005f54:	4090cbff 	.word	0x4090cbff
 8005f58:	3f6f3400 	.word	0x3f6f3400
 8005f5c:	652b82fe 	.word	0x652b82fe
 8005f60:	3c971547 	.word	0x3c971547

08005f64 <fabs>:
 8005f64:	ec51 0b10 	vmov	r0, r1, d0
 8005f68:	ee10 2a10 	vmov	r2, s0
 8005f6c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005f70:	ec43 2b10 	vmov	d0, r2, r3
 8005f74:	4770      	bx	lr
	...

08005f78 <scalbn>:
 8005f78:	b570      	push	{r4, r5, r6, lr}
 8005f7a:	ec55 4b10 	vmov	r4, r5, d0
 8005f7e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8005f82:	4606      	mov	r6, r0
 8005f84:	462b      	mov	r3, r5
 8005f86:	b999      	cbnz	r1, 8005fb0 <scalbn+0x38>
 8005f88:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8005f8c:	4323      	orrs	r3, r4
 8005f8e:	d03f      	beq.n	8006010 <scalbn+0x98>
 8005f90:	4b35      	ldr	r3, [pc, #212]	; (8006068 <scalbn+0xf0>)
 8005f92:	4629      	mov	r1, r5
 8005f94:	ee10 0a10 	vmov	r0, s0
 8005f98:	2200      	movs	r2, #0
 8005f9a:	f7fa fb35 	bl	8000608 <__aeabi_dmul>
 8005f9e:	4b33      	ldr	r3, [pc, #204]	; (800606c <scalbn+0xf4>)
 8005fa0:	429e      	cmp	r6, r3
 8005fa2:	4604      	mov	r4, r0
 8005fa4:	460d      	mov	r5, r1
 8005fa6:	da10      	bge.n	8005fca <scalbn+0x52>
 8005fa8:	a327      	add	r3, pc, #156	; (adr r3, 8006048 <scalbn+0xd0>)
 8005faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fae:	e01f      	b.n	8005ff0 <scalbn+0x78>
 8005fb0:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8005fb4:	4291      	cmp	r1, r2
 8005fb6:	d10c      	bne.n	8005fd2 <scalbn+0x5a>
 8005fb8:	ee10 2a10 	vmov	r2, s0
 8005fbc:	4620      	mov	r0, r4
 8005fbe:	4629      	mov	r1, r5
 8005fc0:	f7fa f96c 	bl	800029c <__adddf3>
 8005fc4:	4604      	mov	r4, r0
 8005fc6:	460d      	mov	r5, r1
 8005fc8:	e022      	b.n	8006010 <scalbn+0x98>
 8005fca:	460b      	mov	r3, r1
 8005fcc:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8005fd0:	3936      	subs	r1, #54	; 0x36
 8005fd2:	f24c 3250 	movw	r2, #50000	; 0xc350
 8005fd6:	4296      	cmp	r6, r2
 8005fd8:	dd0d      	ble.n	8005ff6 <scalbn+0x7e>
 8005fda:	2d00      	cmp	r5, #0
 8005fdc:	a11c      	add	r1, pc, #112	; (adr r1, 8006050 <scalbn+0xd8>)
 8005fde:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005fe2:	da02      	bge.n	8005fea <scalbn+0x72>
 8005fe4:	a11c      	add	r1, pc, #112	; (adr r1, 8006058 <scalbn+0xe0>)
 8005fe6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005fea:	a319      	add	r3, pc, #100	; (adr r3, 8006050 <scalbn+0xd8>)
 8005fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ff0:	f7fa fb0a 	bl	8000608 <__aeabi_dmul>
 8005ff4:	e7e6      	b.n	8005fc4 <scalbn+0x4c>
 8005ff6:	1872      	adds	r2, r6, r1
 8005ff8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8005ffc:	428a      	cmp	r2, r1
 8005ffe:	dcec      	bgt.n	8005fda <scalbn+0x62>
 8006000:	2a00      	cmp	r2, #0
 8006002:	dd08      	ble.n	8006016 <scalbn+0x9e>
 8006004:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006008:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800600c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006010:	ec45 4b10 	vmov	d0, r4, r5
 8006014:	bd70      	pop	{r4, r5, r6, pc}
 8006016:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800601a:	da08      	bge.n	800602e <scalbn+0xb6>
 800601c:	2d00      	cmp	r5, #0
 800601e:	a10a      	add	r1, pc, #40	; (adr r1, 8006048 <scalbn+0xd0>)
 8006020:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006024:	dac0      	bge.n	8005fa8 <scalbn+0x30>
 8006026:	a10e      	add	r1, pc, #56	; (adr r1, 8006060 <scalbn+0xe8>)
 8006028:	e9d1 0100 	ldrd	r0, r1, [r1]
 800602c:	e7bc      	b.n	8005fa8 <scalbn+0x30>
 800602e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006032:	3236      	adds	r2, #54	; 0x36
 8006034:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006038:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800603c:	4620      	mov	r0, r4
 800603e:	4b0c      	ldr	r3, [pc, #48]	; (8006070 <scalbn+0xf8>)
 8006040:	2200      	movs	r2, #0
 8006042:	e7d5      	b.n	8005ff0 <scalbn+0x78>
 8006044:	f3af 8000 	nop.w
 8006048:	c2f8f359 	.word	0xc2f8f359
 800604c:	01a56e1f 	.word	0x01a56e1f
 8006050:	8800759c 	.word	0x8800759c
 8006054:	7e37e43c 	.word	0x7e37e43c
 8006058:	8800759c 	.word	0x8800759c
 800605c:	fe37e43c 	.word	0xfe37e43c
 8006060:	c2f8f359 	.word	0xc2f8f359
 8006064:	81a56e1f 	.word	0x81a56e1f
 8006068:	43500000 	.word	0x43500000
 800606c:	ffff3cb0 	.word	0xffff3cb0
 8006070:	3c900000 	.word	0x3c900000

08006074 <with_errno>:
 8006074:	b570      	push	{r4, r5, r6, lr}
 8006076:	4604      	mov	r4, r0
 8006078:	460d      	mov	r5, r1
 800607a:	4616      	mov	r6, r2
 800607c:	f000 fef6 	bl	8006e6c <__errno>
 8006080:	4629      	mov	r1, r5
 8006082:	6006      	str	r6, [r0, #0]
 8006084:	4620      	mov	r0, r4
 8006086:	bd70      	pop	{r4, r5, r6, pc}

08006088 <xflow>:
 8006088:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800608a:	4614      	mov	r4, r2
 800608c:	461d      	mov	r5, r3
 800608e:	b108      	cbz	r0, 8006094 <xflow+0xc>
 8006090:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006094:	e9cd 2300 	strd	r2, r3, [sp]
 8006098:	e9dd 2300 	ldrd	r2, r3, [sp]
 800609c:	4620      	mov	r0, r4
 800609e:	4629      	mov	r1, r5
 80060a0:	f7fa fab2 	bl	8000608 <__aeabi_dmul>
 80060a4:	2222      	movs	r2, #34	; 0x22
 80060a6:	b003      	add	sp, #12
 80060a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80060ac:	f7ff bfe2 	b.w	8006074 <with_errno>

080060b0 <__math_uflow>:
 80060b0:	b508      	push	{r3, lr}
 80060b2:	2200      	movs	r2, #0
 80060b4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80060b8:	f7ff ffe6 	bl	8006088 <xflow>
 80060bc:	ec41 0b10 	vmov	d0, r0, r1
 80060c0:	bd08      	pop	{r3, pc}

080060c2 <__math_oflow>:
 80060c2:	b508      	push	{r3, lr}
 80060c4:	2200      	movs	r2, #0
 80060c6:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80060ca:	f7ff ffdd 	bl	8006088 <xflow>
 80060ce:	ec41 0b10 	vmov	d0, r0, r1
 80060d2:	bd08      	pop	{r3, pc}

080060d4 <__ieee754_sqrt>:
 80060d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060d8:	ec55 4b10 	vmov	r4, r5, d0
 80060dc:	4e67      	ldr	r6, [pc, #412]	; (800627c <__ieee754_sqrt+0x1a8>)
 80060de:	43ae      	bics	r6, r5
 80060e0:	ee10 0a10 	vmov	r0, s0
 80060e4:	ee10 2a10 	vmov	r2, s0
 80060e8:	4629      	mov	r1, r5
 80060ea:	462b      	mov	r3, r5
 80060ec:	d10d      	bne.n	800610a <__ieee754_sqrt+0x36>
 80060ee:	f7fa fa8b 	bl	8000608 <__aeabi_dmul>
 80060f2:	4602      	mov	r2, r0
 80060f4:	460b      	mov	r3, r1
 80060f6:	4620      	mov	r0, r4
 80060f8:	4629      	mov	r1, r5
 80060fa:	f7fa f8cf 	bl	800029c <__adddf3>
 80060fe:	4604      	mov	r4, r0
 8006100:	460d      	mov	r5, r1
 8006102:	ec45 4b10 	vmov	d0, r4, r5
 8006106:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800610a:	2d00      	cmp	r5, #0
 800610c:	dc0b      	bgt.n	8006126 <__ieee754_sqrt+0x52>
 800610e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8006112:	4326      	orrs	r6, r4
 8006114:	d0f5      	beq.n	8006102 <__ieee754_sqrt+0x2e>
 8006116:	b135      	cbz	r5, 8006126 <__ieee754_sqrt+0x52>
 8006118:	f7fa f8be 	bl	8000298 <__aeabi_dsub>
 800611c:	4602      	mov	r2, r0
 800611e:	460b      	mov	r3, r1
 8006120:	f7fa fb9c 	bl	800085c <__aeabi_ddiv>
 8006124:	e7eb      	b.n	80060fe <__ieee754_sqrt+0x2a>
 8006126:	1509      	asrs	r1, r1, #20
 8006128:	f000 808d 	beq.w	8006246 <__ieee754_sqrt+0x172>
 800612c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006130:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 8006134:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006138:	07c9      	lsls	r1, r1, #31
 800613a:	bf5c      	itt	pl
 800613c:	005b      	lslpl	r3, r3, #1
 800613e:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 8006142:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006146:	bf58      	it	pl
 8006148:	0052      	lslpl	r2, r2, #1
 800614a:	2500      	movs	r5, #0
 800614c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8006150:	1076      	asrs	r6, r6, #1
 8006152:	0052      	lsls	r2, r2, #1
 8006154:	f04f 0e16 	mov.w	lr, #22
 8006158:	46ac      	mov	ip, r5
 800615a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800615e:	eb0c 0001 	add.w	r0, ip, r1
 8006162:	4298      	cmp	r0, r3
 8006164:	bfde      	ittt	le
 8006166:	1a1b      	suble	r3, r3, r0
 8006168:	eb00 0c01 	addle.w	ip, r0, r1
 800616c:	186d      	addle	r5, r5, r1
 800616e:	005b      	lsls	r3, r3, #1
 8006170:	f1be 0e01 	subs.w	lr, lr, #1
 8006174:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8006178:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800617c:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8006180:	d1ed      	bne.n	800615e <__ieee754_sqrt+0x8a>
 8006182:	4674      	mov	r4, lr
 8006184:	2720      	movs	r7, #32
 8006186:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800618a:	4563      	cmp	r3, ip
 800618c:	eb01 000e 	add.w	r0, r1, lr
 8006190:	dc02      	bgt.n	8006198 <__ieee754_sqrt+0xc4>
 8006192:	d113      	bne.n	80061bc <__ieee754_sqrt+0xe8>
 8006194:	4290      	cmp	r0, r2
 8006196:	d811      	bhi.n	80061bc <__ieee754_sqrt+0xe8>
 8006198:	2800      	cmp	r0, #0
 800619a:	eb00 0e01 	add.w	lr, r0, r1
 800619e:	da57      	bge.n	8006250 <__ieee754_sqrt+0x17c>
 80061a0:	f1be 0f00 	cmp.w	lr, #0
 80061a4:	db54      	blt.n	8006250 <__ieee754_sqrt+0x17c>
 80061a6:	f10c 0801 	add.w	r8, ip, #1
 80061aa:	eba3 030c 	sub.w	r3, r3, ip
 80061ae:	4290      	cmp	r0, r2
 80061b0:	bf88      	it	hi
 80061b2:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80061b6:	1a12      	subs	r2, r2, r0
 80061b8:	440c      	add	r4, r1
 80061ba:	46c4      	mov	ip, r8
 80061bc:	005b      	lsls	r3, r3, #1
 80061be:	3f01      	subs	r7, #1
 80061c0:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80061c4:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80061c8:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80061cc:	d1dd      	bne.n	800618a <__ieee754_sqrt+0xb6>
 80061ce:	4313      	orrs	r3, r2
 80061d0:	d01b      	beq.n	800620a <__ieee754_sqrt+0x136>
 80061d2:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8006280 <__ieee754_sqrt+0x1ac>
 80061d6:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8006284 <__ieee754_sqrt+0x1b0>
 80061da:	e9da 0100 	ldrd	r0, r1, [sl]
 80061de:	e9db 2300 	ldrd	r2, r3, [fp]
 80061e2:	f7fa f859 	bl	8000298 <__aeabi_dsub>
 80061e6:	e9da 8900 	ldrd	r8, r9, [sl]
 80061ea:	4602      	mov	r2, r0
 80061ec:	460b      	mov	r3, r1
 80061ee:	4640      	mov	r0, r8
 80061f0:	4649      	mov	r1, r9
 80061f2:	f7fa fc85 	bl	8000b00 <__aeabi_dcmple>
 80061f6:	b140      	cbz	r0, 800620a <__ieee754_sqrt+0x136>
 80061f8:	f1b4 3fff 	cmp.w	r4, #4294967295
 80061fc:	e9da 0100 	ldrd	r0, r1, [sl]
 8006200:	e9db 2300 	ldrd	r2, r3, [fp]
 8006204:	d126      	bne.n	8006254 <__ieee754_sqrt+0x180>
 8006206:	3501      	adds	r5, #1
 8006208:	463c      	mov	r4, r7
 800620a:	106a      	asrs	r2, r5, #1
 800620c:	0863      	lsrs	r3, r4, #1
 800620e:	07e9      	lsls	r1, r5, #31
 8006210:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8006214:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8006218:	bf48      	it	mi
 800621a:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800621e:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 8006222:	461c      	mov	r4, r3
 8006224:	e76d      	b.n	8006102 <__ieee754_sqrt+0x2e>
 8006226:	0ad3      	lsrs	r3, r2, #11
 8006228:	3815      	subs	r0, #21
 800622a:	0552      	lsls	r2, r2, #21
 800622c:	2b00      	cmp	r3, #0
 800622e:	d0fa      	beq.n	8006226 <__ieee754_sqrt+0x152>
 8006230:	02dc      	lsls	r4, r3, #11
 8006232:	d50a      	bpl.n	800624a <__ieee754_sqrt+0x176>
 8006234:	f1c1 0420 	rsb	r4, r1, #32
 8006238:	fa22 f404 	lsr.w	r4, r2, r4
 800623c:	1e4d      	subs	r5, r1, #1
 800623e:	408a      	lsls	r2, r1
 8006240:	4323      	orrs	r3, r4
 8006242:	1b41      	subs	r1, r0, r5
 8006244:	e772      	b.n	800612c <__ieee754_sqrt+0x58>
 8006246:	4608      	mov	r0, r1
 8006248:	e7f0      	b.n	800622c <__ieee754_sqrt+0x158>
 800624a:	005b      	lsls	r3, r3, #1
 800624c:	3101      	adds	r1, #1
 800624e:	e7ef      	b.n	8006230 <__ieee754_sqrt+0x15c>
 8006250:	46e0      	mov	r8, ip
 8006252:	e7aa      	b.n	80061aa <__ieee754_sqrt+0xd6>
 8006254:	f7fa f822 	bl	800029c <__adddf3>
 8006258:	e9da 8900 	ldrd	r8, r9, [sl]
 800625c:	4602      	mov	r2, r0
 800625e:	460b      	mov	r3, r1
 8006260:	4640      	mov	r0, r8
 8006262:	4649      	mov	r1, r9
 8006264:	f7fa fc42 	bl	8000aec <__aeabi_dcmplt>
 8006268:	b120      	cbz	r0, 8006274 <__ieee754_sqrt+0x1a0>
 800626a:	1ca0      	adds	r0, r4, #2
 800626c:	bf08      	it	eq
 800626e:	3501      	addeq	r5, #1
 8006270:	3402      	adds	r4, #2
 8006272:	e7ca      	b.n	800620a <__ieee754_sqrt+0x136>
 8006274:	3401      	adds	r4, #1
 8006276:	f024 0401 	bic.w	r4, r4, #1
 800627a:	e7c6      	b.n	800620a <__ieee754_sqrt+0x136>
 800627c:	7ff00000 	.word	0x7ff00000
 8006280:	20000010 	.word	0x20000010
 8006284:	20000018 	.word	0x20000018

08006288 <__cvt>:
 8006288:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800628c:	ec55 4b10 	vmov	r4, r5, d0
 8006290:	2d00      	cmp	r5, #0
 8006292:	460e      	mov	r6, r1
 8006294:	4619      	mov	r1, r3
 8006296:	462b      	mov	r3, r5
 8006298:	bfbb      	ittet	lt
 800629a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800629e:	461d      	movlt	r5, r3
 80062a0:	2300      	movge	r3, #0
 80062a2:	232d      	movlt	r3, #45	; 0x2d
 80062a4:	700b      	strb	r3, [r1, #0]
 80062a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80062a8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80062ac:	4691      	mov	r9, r2
 80062ae:	f023 0820 	bic.w	r8, r3, #32
 80062b2:	bfbc      	itt	lt
 80062b4:	4622      	movlt	r2, r4
 80062b6:	4614      	movlt	r4, r2
 80062b8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80062bc:	d005      	beq.n	80062ca <__cvt+0x42>
 80062be:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80062c2:	d100      	bne.n	80062c6 <__cvt+0x3e>
 80062c4:	3601      	adds	r6, #1
 80062c6:	2102      	movs	r1, #2
 80062c8:	e000      	b.n	80062cc <__cvt+0x44>
 80062ca:	2103      	movs	r1, #3
 80062cc:	ab03      	add	r3, sp, #12
 80062ce:	9301      	str	r3, [sp, #4]
 80062d0:	ab02      	add	r3, sp, #8
 80062d2:	9300      	str	r3, [sp, #0]
 80062d4:	ec45 4b10 	vmov	d0, r4, r5
 80062d8:	4653      	mov	r3, sl
 80062da:	4632      	mov	r2, r6
 80062dc:	f000 fe7c 	bl	8006fd8 <_dtoa_r>
 80062e0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80062e4:	4607      	mov	r7, r0
 80062e6:	d102      	bne.n	80062ee <__cvt+0x66>
 80062e8:	f019 0f01 	tst.w	r9, #1
 80062ec:	d022      	beq.n	8006334 <__cvt+0xac>
 80062ee:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80062f2:	eb07 0906 	add.w	r9, r7, r6
 80062f6:	d110      	bne.n	800631a <__cvt+0x92>
 80062f8:	783b      	ldrb	r3, [r7, #0]
 80062fa:	2b30      	cmp	r3, #48	; 0x30
 80062fc:	d10a      	bne.n	8006314 <__cvt+0x8c>
 80062fe:	2200      	movs	r2, #0
 8006300:	2300      	movs	r3, #0
 8006302:	4620      	mov	r0, r4
 8006304:	4629      	mov	r1, r5
 8006306:	f7fa fbe7 	bl	8000ad8 <__aeabi_dcmpeq>
 800630a:	b918      	cbnz	r0, 8006314 <__cvt+0x8c>
 800630c:	f1c6 0601 	rsb	r6, r6, #1
 8006310:	f8ca 6000 	str.w	r6, [sl]
 8006314:	f8da 3000 	ldr.w	r3, [sl]
 8006318:	4499      	add	r9, r3
 800631a:	2200      	movs	r2, #0
 800631c:	2300      	movs	r3, #0
 800631e:	4620      	mov	r0, r4
 8006320:	4629      	mov	r1, r5
 8006322:	f7fa fbd9 	bl	8000ad8 <__aeabi_dcmpeq>
 8006326:	b108      	cbz	r0, 800632c <__cvt+0xa4>
 8006328:	f8cd 900c 	str.w	r9, [sp, #12]
 800632c:	2230      	movs	r2, #48	; 0x30
 800632e:	9b03      	ldr	r3, [sp, #12]
 8006330:	454b      	cmp	r3, r9
 8006332:	d307      	bcc.n	8006344 <__cvt+0xbc>
 8006334:	9b03      	ldr	r3, [sp, #12]
 8006336:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006338:	1bdb      	subs	r3, r3, r7
 800633a:	4638      	mov	r0, r7
 800633c:	6013      	str	r3, [r2, #0]
 800633e:	b004      	add	sp, #16
 8006340:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006344:	1c59      	adds	r1, r3, #1
 8006346:	9103      	str	r1, [sp, #12]
 8006348:	701a      	strb	r2, [r3, #0]
 800634a:	e7f0      	b.n	800632e <__cvt+0xa6>

0800634c <__exponent>:
 800634c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800634e:	4603      	mov	r3, r0
 8006350:	2900      	cmp	r1, #0
 8006352:	bfb8      	it	lt
 8006354:	4249      	neglt	r1, r1
 8006356:	f803 2b02 	strb.w	r2, [r3], #2
 800635a:	bfb4      	ite	lt
 800635c:	222d      	movlt	r2, #45	; 0x2d
 800635e:	222b      	movge	r2, #43	; 0x2b
 8006360:	2909      	cmp	r1, #9
 8006362:	7042      	strb	r2, [r0, #1]
 8006364:	dd2a      	ble.n	80063bc <__exponent+0x70>
 8006366:	f10d 0207 	add.w	r2, sp, #7
 800636a:	4617      	mov	r7, r2
 800636c:	260a      	movs	r6, #10
 800636e:	4694      	mov	ip, r2
 8006370:	fb91 f5f6 	sdiv	r5, r1, r6
 8006374:	fb06 1415 	mls	r4, r6, r5, r1
 8006378:	3430      	adds	r4, #48	; 0x30
 800637a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800637e:	460c      	mov	r4, r1
 8006380:	2c63      	cmp	r4, #99	; 0x63
 8006382:	f102 32ff 	add.w	r2, r2, #4294967295
 8006386:	4629      	mov	r1, r5
 8006388:	dcf1      	bgt.n	800636e <__exponent+0x22>
 800638a:	3130      	adds	r1, #48	; 0x30
 800638c:	f1ac 0402 	sub.w	r4, ip, #2
 8006390:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006394:	1c41      	adds	r1, r0, #1
 8006396:	4622      	mov	r2, r4
 8006398:	42ba      	cmp	r2, r7
 800639a:	d30a      	bcc.n	80063b2 <__exponent+0x66>
 800639c:	f10d 0209 	add.w	r2, sp, #9
 80063a0:	eba2 020c 	sub.w	r2, r2, ip
 80063a4:	42bc      	cmp	r4, r7
 80063a6:	bf88      	it	hi
 80063a8:	2200      	movhi	r2, #0
 80063aa:	4413      	add	r3, r2
 80063ac:	1a18      	subs	r0, r3, r0
 80063ae:	b003      	add	sp, #12
 80063b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80063b2:	f812 5b01 	ldrb.w	r5, [r2], #1
 80063b6:	f801 5f01 	strb.w	r5, [r1, #1]!
 80063ba:	e7ed      	b.n	8006398 <__exponent+0x4c>
 80063bc:	2330      	movs	r3, #48	; 0x30
 80063be:	3130      	adds	r1, #48	; 0x30
 80063c0:	7083      	strb	r3, [r0, #2]
 80063c2:	70c1      	strb	r1, [r0, #3]
 80063c4:	1d03      	adds	r3, r0, #4
 80063c6:	e7f1      	b.n	80063ac <__exponent+0x60>

080063c8 <_printf_float>:
 80063c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063cc:	ed2d 8b02 	vpush	{d8}
 80063d0:	b08d      	sub	sp, #52	; 0x34
 80063d2:	460c      	mov	r4, r1
 80063d4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80063d8:	4616      	mov	r6, r2
 80063da:	461f      	mov	r7, r3
 80063dc:	4605      	mov	r5, r0
 80063de:	f000 fcfb 	bl	8006dd8 <_localeconv_r>
 80063e2:	f8d0 a000 	ldr.w	sl, [r0]
 80063e6:	4650      	mov	r0, sl
 80063e8:	f7f9 ff4a 	bl	8000280 <strlen>
 80063ec:	2300      	movs	r3, #0
 80063ee:	930a      	str	r3, [sp, #40]	; 0x28
 80063f0:	6823      	ldr	r3, [r4, #0]
 80063f2:	9305      	str	r3, [sp, #20]
 80063f4:	f8d8 3000 	ldr.w	r3, [r8]
 80063f8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80063fc:	3307      	adds	r3, #7
 80063fe:	f023 0307 	bic.w	r3, r3, #7
 8006402:	f103 0208 	add.w	r2, r3, #8
 8006406:	f8c8 2000 	str.w	r2, [r8]
 800640a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800640e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006412:	9307      	str	r3, [sp, #28]
 8006414:	f8cd 8018 	str.w	r8, [sp, #24]
 8006418:	ee08 0a10 	vmov	s16, r0
 800641c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8006420:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006424:	4b9e      	ldr	r3, [pc, #632]	; (80066a0 <_printf_float+0x2d8>)
 8006426:	f04f 32ff 	mov.w	r2, #4294967295
 800642a:	f7fa fb87 	bl	8000b3c <__aeabi_dcmpun>
 800642e:	bb88      	cbnz	r0, 8006494 <_printf_float+0xcc>
 8006430:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006434:	4b9a      	ldr	r3, [pc, #616]	; (80066a0 <_printf_float+0x2d8>)
 8006436:	f04f 32ff 	mov.w	r2, #4294967295
 800643a:	f7fa fb61 	bl	8000b00 <__aeabi_dcmple>
 800643e:	bb48      	cbnz	r0, 8006494 <_printf_float+0xcc>
 8006440:	2200      	movs	r2, #0
 8006442:	2300      	movs	r3, #0
 8006444:	4640      	mov	r0, r8
 8006446:	4649      	mov	r1, r9
 8006448:	f7fa fb50 	bl	8000aec <__aeabi_dcmplt>
 800644c:	b110      	cbz	r0, 8006454 <_printf_float+0x8c>
 800644e:	232d      	movs	r3, #45	; 0x2d
 8006450:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006454:	4a93      	ldr	r2, [pc, #588]	; (80066a4 <_printf_float+0x2dc>)
 8006456:	4b94      	ldr	r3, [pc, #592]	; (80066a8 <_printf_float+0x2e0>)
 8006458:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800645c:	bf94      	ite	ls
 800645e:	4690      	movls	r8, r2
 8006460:	4698      	movhi	r8, r3
 8006462:	2303      	movs	r3, #3
 8006464:	6123      	str	r3, [r4, #16]
 8006466:	9b05      	ldr	r3, [sp, #20]
 8006468:	f023 0304 	bic.w	r3, r3, #4
 800646c:	6023      	str	r3, [r4, #0]
 800646e:	f04f 0900 	mov.w	r9, #0
 8006472:	9700      	str	r7, [sp, #0]
 8006474:	4633      	mov	r3, r6
 8006476:	aa0b      	add	r2, sp, #44	; 0x2c
 8006478:	4621      	mov	r1, r4
 800647a:	4628      	mov	r0, r5
 800647c:	f000 f9da 	bl	8006834 <_printf_common>
 8006480:	3001      	adds	r0, #1
 8006482:	f040 8090 	bne.w	80065a6 <_printf_float+0x1de>
 8006486:	f04f 30ff 	mov.w	r0, #4294967295
 800648a:	b00d      	add	sp, #52	; 0x34
 800648c:	ecbd 8b02 	vpop	{d8}
 8006490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006494:	4642      	mov	r2, r8
 8006496:	464b      	mov	r3, r9
 8006498:	4640      	mov	r0, r8
 800649a:	4649      	mov	r1, r9
 800649c:	f7fa fb4e 	bl	8000b3c <__aeabi_dcmpun>
 80064a0:	b140      	cbz	r0, 80064b4 <_printf_float+0xec>
 80064a2:	464b      	mov	r3, r9
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	bfbc      	itt	lt
 80064a8:	232d      	movlt	r3, #45	; 0x2d
 80064aa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80064ae:	4a7f      	ldr	r2, [pc, #508]	; (80066ac <_printf_float+0x2e4>)
 80064b0:	4b7f      	ldr	r3, [pc, #508]	; (80066b0 <_printf_float+0x2e8>)
 80064b2:	e7d1      	b.n	8006458 <_printf_float+0x90>
 80064b4:	6863      	ldr	r3, [r4, #4]
 80064b6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80064ba:	9206      	str	r2, [sp, #24]
 80064bc:	1c5a      	adds	r2, r3, #1
 80064be:	d13f      	bne.n	8006540 <_printf_float+0x178>
 80064c0:	2306      	movs	r3, #6
 80064c2:	6063      	str	r3, [r4, #4]
 80064c4:	9b05      	ldr	r3, [sp, #20]
 80064c6:	6861      	ldr	r1, [r4, #4]
 80064c8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80064cc:	2300      	movs	r3, #0
 80064ce:	9303      	str	r3, [sp, #12]
 80064d0:	ab0a      	add	r3, sp, #40	; 0x28
 80064d2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80064d6:	ab09      	add	r3, sp, #36	; 0x24
 80064d8:	ec49 8b10 	vmov	d0, r8, r9
 80064dc:	9300      	str	r3, [sp, #0]
 80064de:	6022      	str	r2, [r4, #0]
 80064e0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80064e4:	4628      	mov	r0, r5
 80064e6:	f7ff fecf 	bl	8006288 <__cvt>
 80064ea:	9b06      	ldr	r3, [sp, #24]
 80064ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 80064ee:	2b47      	cmp	r3, #71	; 0x47
 80064f0:	4680      	mov	r8, r0
 80064f2:	d108      	bne.n	8006506 <_printf_float+0x13e>
 80064f4:	1cc8      	adds	r0, r1, #3
 80064f6:	db02      	blt.n	80064fe <_printf_float+0x136>
 80064f8:	6863      	ldr	r3, [r4, #4]
 80064fa:	4299      	cmp	r1, r3
 80064fc:	dd41      	ble.n	8006582 <_printf_float+0x1ba>
 80064fe:	f1ab 0302 	sub.w	r3, fp, #2
 8006502:	fa5f fb83 	uxtb.w	fp, r3
 8006506:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800650a:	d820      	bhi.n	800654e <_printf_float+0x186>
 800650c:	3901      	subs	r1, #1
 800650e:	465a      	mov	r2, fp
 8006510:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006514:	9109      	str	r1, [sp, #36]	; 0x24
 8006516:	f7ff ff19 	bl	800634c <__exponent>
 800651a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800651c:	1813      	adds	r3, r2, r0
 800651e:	2a01      	cmp	r2, #1
 8006520:	4681      	mov	r9, r0
 8006522:	6123      	str	r3, [r4, #16]
 8006524:	dc02      	bgt.n	800652c <_printf_float+0x164>
 8006526:	6822      	ldr	r2, [r4, #0]
 8006528:	07d2      	lsls	r2, r2, #31
 800652a:	d501      	bpl.n	8006530 <_printf_float+0x168>
 800652c:	3301      	adds	r3, #1
 800652e:	6123      	str	r3, [r4, #16]
 8006530:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006534:	2b00      	cmp	r3, #0
 8006536:	d09c      	beq.n	8006472 <_printf_float+0xaa>
 8006538:	232d      	movs	r3, #45	; 0x2d
 800653a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800653e:	e798      	b.n	8006472 <_printf_float+0xaa>
 8006540:	9a06      	ldr	r2, [sp, #24]
 8006542:	2a47      	cmp	r2, #71	; 0x47
 8006544:	d1be      	bne.n	80064c4 <_printf_float+0xfc>
 8006546:	2b00      	cmp	r3, #0
 8006548:	d1bc      	bne.n	80064c4 <_printf_float+0xfc>
 800654a:	2301      	movs	r3, #1
 800654c:	e7b9      	b.n	80064c2 <_printf_float+0xfa>
 800654e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006552:	d118      	bne.n	8006586 <_printf_float+0x1be>
 8006554:	2900      	cmp	r1, #0
 8006556:	6863      	ldr	r3, [r4, #4]
 8006558:	dd0b      	ble.n	8006572 <_printf_float+0x1aa>
 800655a:	6121      	str	r1, [r4, #16]
 800655c:	b913      	cbnz	r3, 8006564 <_printf_float+0x19c>
 800655e:	6822      	ldr	r2, [r4, #0]
 8006560:	07d0      	lsls	r0, r2, #31
 8006562:	d502      	bpl.n	800656a <_printf_float+0x1a2>
 8006564:	3301      	adds	r3, #1
 8006566:	440b      	add	r3, r1
 8006568:	6123      	str	r3, [r4, #16]
 800656a:	65a1      	str	r1, [r4, #88]	; 0x58
 800656c:	f04f 0900 	mov.w	r9, #0
 8006570:	e7de      	b.n	8006530 <_printf_float+0x168>
 8006572:	b913      	cbnz	r3, 800657a <_printf_float+0x1b2>
 8006574:	6822      	ldr	r2, [r4, #0]
 8006576:	07d2      	lsls	r2, r2, #31
 8006578:	d501      	bpl.n	800657e <_printf_float+0x1b6>
 800657a:	3302      	adds	r3, #2
 800657c:	e7f4      	b.n	8006568 <_printf_float+0x1a0>
 800657e:	2301      	movs	r3, #1
 8006580:	e7f2      	b.n	8006568 <_printf_float+0x1a0>
 8006582:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006586:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006588:	4299      	cmp	r1, r3
 800658a:	db05      	blt.n	8006598 <_printf_float+0x1d0>
 800658c:	6823      	ldr	r3, [r4, #0]
 800658e:	6121      	str	r1, [r4, #16]
 8006590:	07d8      	lsls	r0, r3, #31
 8006592:	d5ea      	bpl.n	800656a <_printf_float+0x1a2>
 8006594:	1c4b      	adds	r3, r1, #1
 8006596:	e7e7      	b.n	8006568 <_printf_float+0x1a0>
 8006598:	2900      	cmp	r1, #0
 800659a:	bfd4      	ite	le
 800659c:	f1c1 0202 	rsble	r2, r1, #2
 80065a0:	2201      	movgt	r2, #1
 80065a2:	4413      	add	r3, r2
 80065a4:	e7e0      	b.n	8006568 <_printf_float+0x1a0>
 80065a6:	6823      	ldr	r3, [r4, #0]
 80065a8:	055a      	lsls	r2, r3, #21
 80065aa:	d407      	bmi.n	80065bc <_printf_float+0x1f4>
 80065ac:	6923      	ldr	r3, [r4, #16]
 80065ae:	4642      	mov	r2, r8
 80065b0:	4631      	mov	r1, r6
 80065b2:	4628      	mov	r0, r5
 80065b4:	47b8      	blx	r7
 80065b6:	3001      	adds	r0, #1
 80065b8:	d12c      	bne.n	8006614 <_printf_float+0x24c>
 80065ba:	e764      	b.n	8006486 <_printf_float+0xbe>
 80065bc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80065c0:	f240 80e0 	bls.w	8006784 <_printf_float+0x3bc>
 80065c4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80065c8:	2200      	movs	r2, #0
 80065ca:	2300      	movs	r3, #0
 80065cc:	f7fa fa84 	bl	8000ad8 <__aeabi_dcmpeq>
 80065d0:	2800      	cmp	r0, #0
 80065d2:	d034      	beq.n	800663e <_printf_float+0x276>
 80065d4:	4a37      	ldr	r2, [pc, #220]	; (80066b4 <_printf_float+0x2ec>)
 80065d6:	2301      	movs	r3, #1
 80065d8:	4631      	mov	r1, r6
 80065da:	4628      	mov	r0, r5
 80065dc:	47b8      	blx	r7
 80065de:	3001      	adds	r0, #1
 80065e0:	f43f af51 	beq.w	8006486 <_printf_float+0xbe>
 80065e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80065e8:	429a      	cmp	r2, r3
 80065ea:	db02      	blt.n	80065f2 <_printf_float+0x22a>
 80065ec:	6823      	ldr	r3, [r4, #0]
 80065ee:	07d8      	lsls	r0, r3, #31
 80065f0:	d510      	bpl.n	8006614 <_printf_float+0x24c>
 80065f2:	ee18 3a10 	vmov	r3, s16
 80065f6:	4652      	mov	r2, sl
 80065f8:	4631      	mov	r1, r6
 80065fa:	4628      	mov	r0, r5
 80065fc:	47b8      	blx	r7
 80065fe:	3001      	adds	r0, #1
 8006600:	f43f af41 	beq.w	8006486 <_printf_float+0xbe>
 8006604:	f04f 0800 	mov.w	r8, #0
 8006608:	f104 091a 	add.w	r9, r4, #26
 800660c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800660e:	3b01      	subs	r3, #1
 8006610:	4543      	cmp	r3, r8
 8006612:	dc09      	bgt.n	8006628 <_printf_float+0x260>
 8006614:	6823      	ldr	r3, [r4, #0]
 8006616:	079b      	lsls	r3, r3, #30
 8006618:	f100 8107 	bmi.w	800682a <_printf_float+0x462>
 800661c:	68e0      	ldr	r0, [r4, #12]
 800661e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006620:	4298      	cmp	r0, r3
 8006622:	bfb8      	it	lt
 8006624:	4618      	movlt	r0, r3
 8006626:	e730      	b.n	800648a <_printf_float+0xc2>
 8006628:	2301      	movs	r3, #1
 800662a:	464a      	mov	r2, r9
 800662c:	4631      	mov	r1, r6
 800662e:	4628      	mov	r0, r5
 8006630:	47b8      	blx	r7
 8006632:	3001      	adds	r0, #1
 8006634:	f43f af27 	beq.w	8006486 <_printf_float+0xbe>
 8006638:	f108 0801 	add.w	r8, r8, #1
 800663c:	e7e6      	b.n	800660c <_printf_float+0x244>
 800663e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006640:	2b00      	cmp	r3, #0
 8006642:	dc39      	bgt.n	80066b8 <_printf_float+0x2f0>
 8006644:	4a1b      	ldr	r2, [pc, #108]	; (80066b4 <_printf_float+0x2ec>)
 8006646:	2301      	movs	r3, #1
 8006648:	4631      	mov	r1, r6
 800664a:	4628      	mov	r0, r5
 800664c:	47b8      	blx	r7
 800664e:	3001      	adds	r0, #1
 8006650:	f43f af19 	beq.w	8006486 <_printf_float+0xbe>
 8006654:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006658:	4313      	orrs	r3, r2
 800665a:	d102      	bne.n	8006662 <_printf_float+0x29a>
 800665c:	6823      	ldr	r3, [r4, #0]
 800665e:	07d9      	lsls	r1, r3, #31
 8006660:	d5d8      	bpl.n	8006614 <_printf_float+0x24c>
 8006662:	ee18 3a10 	vmov	r3, s16
 8006666:	4652      	mov	r2, sl
 8006668:	4631      	mov	r1, r6
 800666a:	4628      	mov	r0, r5
 800666c:	47b8      	blx	r7
 800666e:	3001      	adds	r0, #1
 8006670:	f43f af09 	beq.w	8006486 <_printf_float+0xbe>
 8006674:	f04f 0900 	mov.w	r9, #0
 8006678:	f104 0a1a 	add.w	sl, r4, #26
 800667c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800667e:	425b      	negs	r3, r3
 8006680:	454b      	cmp	r3, r9
 8006682:	dc01      	bgt.n	8006688 <_printf_float+0x2c0>
 8006684:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006686:	e792      	b.n	80065ae <_printf_float+0x1e6>
 8006688:	2301      	movs	r3, #1
 800668a:	4652      	mov	r2, sl
 800668c:	4631      	mov	r1, r6
 800668e:	4628      	mov	r0, r5
 8006690:	47b8      	blx	r7
 8006692:	3001      	adds	r0, #1
 8006694:	f43f aef7 	beq.w	8006486 <_printf_float+0xbe>
 8006698:	f109 0901 	add.w	r9, r9, #1
 800669c:	e7ee      	b.n	800667c <_printf_float+0x2b4>
 800669e:	bf00      	nop
 80066a0:	7fefffff 	.word	0x7fefffff
 80066a4:	08009028 	.word	0x08009028
 80066a8:	0800902c 	.word	0x0800902c
 80066ac:	08009030 	.word	0x08009030
 80066b0:	08009034 	.word	0x08009034
 80066b4:	08009038 	.word	0x08009038
 80066b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80066ba:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80066bc:	429a      	cmp	r2, r3
 80066be:	bfa8      	it	ge
 80066c0:	461a      	movge	r2, r3
 80066c2:	2a00      	cmp	r2, #0
 80066c4:	4691      	mov	r9, r2
 80066c6:	dc37      	bgt.n	8006738 <_printf_float+0x370>
 80066c8:	f04f 0b00 	mov.w	fp, #0
 80066cc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80066d0:	f104 021a 	add.w	r2, r4, #26
 80066d4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80066d6:	9305      	str	r3, [sp, #20]
 80066d8:	eba3 0309 	sub.w	r3, r3, r9
 80066dc:	455b      	cmp	r3, fp
 80066de:	dc33      	bgt.n	8006748 <_printf_float+0x380>
 80066e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80066e4:	429a      	cmp	r2, r3
 80066e6:	db3b      	blt.n	8006760 <_printf_float+0x398>
 80066e8:	6823      	ldr	r3, [r4, #0]
 80066ea:	07da      	lsls	r2, r3, #31
 80066ec:	d438      	bmi.n	8006760 <_printf_float+0x398>
 80066ee:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80066f2:	eba2 0903 	sub.w	r9, r2, r3
 80066f6:	9b05      	ldr	r3, [sp, #20]
 80066f8:	1ad2      	subs	r2, r2, r3
 80066fa:	4591      	cmp	r9, r2
 80066fc:	bfa8      	it	ge
 80066fe:	4691      	movge	r9, r2
 8006700:	f1b9 0f00 	cmp.w	r9, #0
 8006704:	dc35      	bgt.n	8006772 <_printf_float+0x3aa>
 8006706:	f04f 0800 	mov.w	r8, #0
 800670a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800670e:	f104 0a1a 	add.w	sl, r4, #26
 8006712:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006716:	1a9b      	subs	r3, r3, r2
 8006718:	eba3 0309 	sub.w	r3, r3, r9
 800671c:	4543      	cmp	r3, r8
 800671e:	f77f af79 	ble.w	8006614 <_printf_float+0x24c>
 8006722:	2301      	movs	r3, #1
 8006724:	4652      	mov	r2, sl
 8006726:	4631      	mov	r1, r6
 8006728:	4628      	mov	r0, r5
 800672a:	47b8      	blx	r7
 800672c:	3001      	adds	r0, #1
 800672e:	f43f aeaa 	beq.w	8006486 <_printf_float+0xbe>
 8006732:	f108 0801 	add.w	r8, r8, #1
 8006736:	e7ec      	b.n	8006712 <_printf_float+0x34a>
 8006738:	4613      	mov	r3, r2
 800673a:	4631      	mov	r1, r6
 800673c:	4642      	mov	r2, r8
 800673e:	4628      	mov	r0, r5
 8006740:	47b8      	blx	r7
 8006742:	3001      	adds	r0, #1
 8006744:	d1c0      	bne.n	80066c8 <_printf_float+0x300>
 8006746:	e69e      	b.n	8006486 <_printf_float+0xbe>
 8006748:	2301      	movs	r3, #1
 800674a:	4631      	mov	r1, r6
 800674c:	4628      	mov	r0, r5
 800674e:	9205      	str	r2, [sp, #20]
 8006750:	47b8      	blx	r7
 8006752:	3001      	adds	r0, #1
 8006754:	f43f ae97 	beq.w	8006486 <_printf_float+0xbe>
 8006758:	9a05      	ldr	r2, [sp, #20]
 800675a:	f10b 0b01 	add.w	fp, fp, #1
 800675e:	e7b9      	b.n	80066d4 <_printf_float+0x30c>
 8006760:	ee18 3a10 	vmov	r3, s16
 8006764:	4652      	mov	r2, sl
 8006766:	4631      	mov	r1, r6
 8006768:	4628      	mov	r0, r5
 800676a:	47b8      	blx	r7
 800676c:	3001      	adds	r0, #1
 800676e:	d1be      	bne.n	80066ee <_printf_float+0x326>
 8006770:	e689      	b.n	8006486 <_printf_float+0xbe>
 8006772:	9a05      	ldr	r2, [sp, #20]
 8006774:	464b      	mov	r3, r9
 8006776:	4442      	add	r2, r8
 8006778:	4631      	mov	r1, r6
 800677a:	4628      	mov	r0, r5
 800677c:	47b8      	blx	r7
 800677e:	3001      	adds	r0, #1
 8006780:	d1c1      	bne.n	8006706 <_printf_float+0x33e>
 8006782:	e680      	b.n	8006486 <_printf_float+0xbe>
 8006784:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006786:	2a01      	cmp	r2, #1
 8006788:	dc01      	bgt.n	800678e <_printf_float+0x3c6>
 800678a:	07db      	lsls	r3, r3, #31
 800678c:	d53a      	bpl.n	8006804 <_printf_float+0x43c>
 800678e:	2301      	movs	r3, #1
 8006790:	4642      	mov	r2, r8
 8006792:	4631      	mov	r1, r6
 8006794:	4628      	mov	r0, r5
 8006796:	47b8      	blx	r7
 8006798:	3001      	adds	r0, #1
 800679a:	f43f ae74 	beq.w	8006486 <_printf_float+0xbe>
 800679e:	ee18 3a10 	vmov	r3, s16
 80067a2:	4652      	mov	r2, sl
 80067a4:	4631      	mov	r1, r6
 80067a6:	4628      	mov	r0, r5
 80067a8:	47b8      	blx	r7
 80067aa:	3001      	adds	r0, #1
 80067ac:	f43f ae6b 	beq.w	8006486 <_printf_float+0xbe>
 80067b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80067b4:	2200      	movs	r2, #0
 80067b6:	2300      	movs	r3, #0
 80067b8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80067bc:	f7fa f98c 	bl	8000ad8 <__aeabi_dcmpeq>
 80067c0:	b9d8      	cbnz	r0, 80067fa <_printf_float+0x432>
 80067c2:	f10a 33ff 	add.w	r3, sl, #4294967295
 80067c6:	f108 0201 	add.w	r2, r8, #1
 80067ca:	4631      	mov	r1, r6
 80067cc:	4628      	mov	r0, r5
 80067ce:	47b8      	blx	r7
 80067d0:	3001      	adds	r0, #1
 80067d2:	d10e      	bne.n	80067f2 <_printf_float+0x42a>
 80067d4:	e657      	b.n	8006486 <_printf_float+0xbe>
 80067d6:	2301      	movs	r3, #1
 80067d8:	4652      	mov	r2, sl
 80067da:	4631      	mov	r1, r6
 80067dc:	4628      	mov	r0, r5
 80067de:	47b8      	blx	r7
 80067e0:	3001      	adds	r0, #1
 80067e2:	f43f ae50 	beq.w	8006486 <_printf_float+0xbe>
 80067e6:	f108 0801 	add.w	r8, r8, #1
 80067ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067ec:	3b01      	subs	r3, #1
 80067ee:	4543      	cmp	r3, r8
 80067f0:	dcf1      	bgt.n	80067d6 <_printf_float+0x40e>
 80067f2:	464b      	mov	r3, r9
 80067f4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80067f8:	e6da      	b.n	80065b0 <_printf_float+0x1e8>
 80067fa:	f04f 0800 	mov.w	r8, #0
 80067fe:	f104 0a1a 	add.w	sl, r4, #26
 8006802:	e7f2      	b.n	80067ea <_printf_float+0x422>
 8006804:	2301      	movs	r3, #1
 8006806:	4642      	mov	r2, r8
 8006808:	e7df      	b.n	80067ca <_printf_float+0x402>
 800680a:	2301      	movs	r3, #1
 800680c:	464a      	mov	r2, r9
 800680e:	4631      	mov	r1, r6
 8006810:	4628      	mov	r0, r5
 8006812:	47b8      	blx	r7
 8006814:	3001      	adds	r0, #1
 8006816:	f43f ae36 	beq.w	8006486 <_printf_float+0xbe>
 800681a:	f108 0801 	add.w	r8, r8, #1
 800681e:	68e3      	ldr	r3, [r4, #12]
 8006820:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006822:	1a5b      	subs	r3, r3, r1
 8006824:	4543      	cmp	r3, r8
 8006826:	dcf0      	bgt.n	800680a <_printf_float+0x442>
 8006828:	e6f8      	b.n	800661c <_printf_float+0x254>
 800682a:	f04f 0800 	mov.w	r8, #0
 800682e:	f104 0919 	add.w	r9, r4, #25
 8006832:	e7f4      	b.n	800681e <_printf_float+0x456>

08006834 <_printf_common>:
 8006834:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006838:	4616      	mov	r6, r2
 800683a:	4699      	mov	r9, r3
 800683c:	688a      	ldr	r2, [r1, #8]
 800683e:	690b      	ldr	r3, [r1, #16]
 8006840:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006844:	4293      	cmp	r3, r2
 8006846:	bfb8      	it	lt
 8006848:	4613      	movlt	r3, r2
 800684a:	6033      	str	r3, [r6, #0]
 800684c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006850:	4607      	mov	r7, r0
 8006852:	460c      	mov	r4, r1
 8006854:	b10a      	cbz	r2, 800685a <_printf_common+0x26>
 8006856:	3301      	adds	r3, #1
 8006858:	6033      	str	r3, [r6, #0]
 800685a:	6823      	ldr	r3, [r4, #0]
 800685c:	0699      	lsls	r1, r3, #26
 800685e:	bf42      	ittt	mi
 8006860:	6833      	ldrmi	r3, [r6, #0]
 8006862:	3302      	addmi	r3, #2
 8006864:	6033      	strmi	r3, [r6, #0]
 8006866:	6825      	ldr	r5, [r4, #0]
 8006868:	f015 0506 	ands.w	r5, r5, #6
 800686c:	d106      	bne.n	800687c <_printf_common+0x48>
 800686e:	f104 0a19 	add.w	sl, r4, #25
 8006872:	68e3      	ldr	r3, [r4, #12]
 8006874:	6832      	ldr	r2, [r6, #0]
 8006876:	1a9b      	subs	r3, r3, r2
 8006878:	42ab      	cmp	r3, r5
 800687a:	dc26      	bgt.n	80068ca <_printf_common+0x96>
 800687c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006880:	1e13      	subs	r3, r2, #0
 8006882:	6822      	ldr	r2, [r4, #0]
 8006884:	bf18      	it	ne
 8006886:	2301      	movne	r3, #1
 8006888:	0692      	lsls	r2, r2, #26
 800688a:	d42b      	bmi.n	80068e4 <_printf_common+0xb0>
 800688c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006890:	4649      	mov	r1, r9
 8006892:	4638      	mov	r0, r7
 8006894:	47c0      	blx	r8
 8006896:	3001      	adds	r0, #1
 8006898:	d01e      	beq.n	80068d8 <_printf_common+0xa4>
 800689a:	6823      	ldr	r3, [r4, #0]
 800689c:	6922      	ldr	r2, [r4, #16]
 800689e:	f003 0306 	and.w	r3, r3, #6
 80068a2:	2b04      	cmp	r3, #4
 80068a4:	bf02      	ittt	eq
 80068a6:	68e5      	ldreq	r5, [r4, #12]
 80068a8:	6833      	ldreq	r3, [r6, #0]
 80068aa:	1aed      	subeq	r5, r5, r3
 80068ac:	68a3      	ldr	r3, [r4, #8]
 80068ae:	bf0c      	ite	eq
 80068b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80068b4:	2500      	movne	r5, #0
 80068b6:	4293      	cmp	r3, r2
 80068b8:	bfc4      	itt	gt
 80068ba:	1a9b      	subgt	r3, r3, r2
 80068bc:	18ed      	addgt	r5, r5, r3
 80068be:	2600      	movs	r6, #0
 80068c0:	341a      	adds	r4, #26
 80068c2:	42b5      	cmp	r5, r6
 80068c4:	d11a      	bne.n	80068fc <_printf_common+0xc8>
 80068c6:	2000      	movs	r0, #0
 80068c8:	e008      	b.n	80068dc <_printf_common+0xa8>
 80068ca:	2301      	movs	r3, #1
 80068cc:	4652      	mov	r2, sl
 80068ce:	4649      	mov	r1, r9
 80068d0:	4638      	mov	r0, r7
 80068d2:	47c0      	blx	r8
 80068d4:	3001      	adds	r0, #1
 80068d6:	d103      	bne.n	80068e0 <_printf_common+0xac>
 80068d8:	f04f 30ff 	mov.w	r0, #4294967295
 80068dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068e0:	3501      	adds	r5, #1
 80068e2:	e7c6      	b.n	8006872 <_printf_common+0x3e>
 80068e4:	18e1      	adds	r1, r4, r3
 80068e6:	1c5a      	adds	r2, r3, #1
 80068e8:	2030      	movs	r0, #48	; 0x30
 80068ea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80068ee:	4422      	add	r2, r4
 80068f0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80068f4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80068f8:	3302      	adds	r3, #2
 80068fa:	e7c7      	b.n	800688c <_printf_common+0x58>
 80068fc:	2301      	movs	r3, #1
 80068fe:	4622      	mov	r2, r4
 8006900:	4649      	mov	r1, r9
 8006902:	4638      	mov	r0, r7
 8006904:	47c0      	blx	r8
 8006906:	3001      	adds	r0, #1
 8006908:	d0e6      	beq.n	80068d8 <_printf_common+0xa4>
 800690a:	3601      	adds	r6, #1
 800690c:	e7d9      	b.n	80068c2 <_printf_common+0x8e>
	...

08006910 <_printf_i>:
 8006910:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006914:	7e0f      	ldrb	r7, [r1, #24]
 8006916:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006918:	2f78      	cmp	r7, #120	; 0x78
 800691a:	4691      	mov	r9, r2
 800691c:	4680      	mov	r8, r0
 800691e:	460c      	mov	r4, r1
 8006920:	469a      	mov	sl, r3
 8006922:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006926:	d807      	bhi.n	8006938 <_printf_i+0x28>
 8006928:	2f62      	cmp	r7, #98	; 0x62
 800692a:	d80a      	bhi.n	8006942 <_printf_i+0x32>
 800692c:	2f00      	cmp	r7, #0
 800692e:	f000 80d4 	beq.w	8006ada <_printf_i+0x1ca>
 8006932:	2f58      	cmp	r7, #88	; 0x58
 8006934:	f000 80c0 	beq.w	8006ab8 <_printf_i+0x1a8>
 8006938:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800693c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006940:	e03a      	b.n	80069b8 <_printf_i+0xa8>
 8006942:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006946:	2b15      	cmp	r3, #21
 8006948:	d8f6      	bhi.n	8006938 <_printf_i+0x28>
 800694a:	a101      	add	r1, pc, #4	; (adr r1, 8006950 <_printf_i+0x40>)
 800694c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006950:	080069a9 	.word	0x080069a9
 8006954:	080069bd 	.word	0x080069bd
 8006958:	08006939 	.word	0x08006939
 800695c:	08006939 	.word	0x08006939
 8006960:	08006939 	.word	0x08006939
 8006964:	08006939 	.word	0x08006939
 8006968:	080069bd 	.word	0x080069bd
 800696c:	08006939 	.word	0x08006939
 8006970:	08006939 	.word	0x08006939
 8006974:	08006939 	.word	0x08006939
 8006978:	08006939 	.word	0x08006939
 800697c:	08006ac1 	.word	0x08006ac1
 8006980:	080069e9 	.word	0x080069e9
 8006984:	08006a7b 	.word	0x08006a7b
 8006988:	08006939 	.word	0x08006939
 800698c:	08006939 	.word	0x08006939
 8006990:	08006ae3 	.word	0x08006ae3
 8006994:	08006939 	.word	0x08006939
 8006998:	080069e9 	.word	0x080069e9
 800699c:	08006939 	.word	0x08006939
 80069a0:	08006939 	.word	0x08006939
 80069a4:	08006a83 	.word	0x08006a83
 80069a8:	682b      	ldr	r3, [r5, #0]
 80069aa:	1d1a      	adds	r2, r3, #4
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	602a      	str	r2, [r5, #0]
 80069b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80069b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80069b8:	2301      	movs	r3, #1
 80069ba:	e09f      	b.n	8006afc <_printf_i+0x1ec>
 80069bc:	6820      	ldr	r0, [r4, #0]
 80069be:	682b      	ldr	r3, [r5, #0]
 80069c0:	0607      	lsls	r7, r0, #24
 80069c2:	f103 0104 	add.w	r1, r3, #4
 80069c6:	6029      	str	r1, [r5, #0]
 80069c8:	d501      	bpl.n	80069ce <_printf_i+0xbe>
 80069ca:	681e      	ldr	r6, [r3, #0]
 80069cc:	e003      	b.n	80069d6 <_printf_i+0xc6>
 80069ce:	0646      	lsls	r6, r0, #25
 80069d0:	d5fb      	bpl.n	80069ca <_printf_i+0xba>
 80069d2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80069d6:	2e00      	cmp	r6, #0
 80069d8:	da03      	bge.n	80069e2 <_printf_i+0xd2>
 80069da:	232d      	movs	r3, #45	; 0x2d
 80069dc:	4276      	negs	r6, r6
 80069de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80069e2:	485a      	ldr	r0, [pc, #360]	; (8006b4c <_printf_i+0x23c>)
 80069e4:	230a      	movs	r3, #10
 80069e6:	e012      	b.n	8006a0e <_printf_i+0xfe>
 80069e8:	682b      	ldr	r3, [r5, #0]
 80069ea:	6820      	ldr	r0, [r4, #0]
 80069ec:	1d19      	adds	r1, r3, #4
 80069ee:	6029      	str	r1, [r5, #0]
 80069f0:	0605      	lsls	r5, r0, #24
 80069f2:	d501      	bpl.n	80069f8 <_printf_i+0xe8>
 80069f4:	681e      	ldr	r6, [r3, #0]
 80069f6:	e002      	b.n	80069fe <_printf_i+0xee>
 80069f8:	0641      	lsls	r1, r0, #25
 80069fa:	d5fb      	bpl.n	80069f4 <_printf_i+0xe4>
 80069fc:	881e      	ldrh	r6, [r3, #0]
 80069fe:	4853      	ldr	r0, [pc, #332]	; (8006b4c <_printf_i+0x23c>)
 8006a00:	2f6f      	cmp	r7, #111	; 0x6f
 8006a02:	bf0c      	ite	eq
 8006a04:	2308      	moveq	r3, #8
 8006a06:	230a      	movne	r3, #10
 8006a08:	2100      	movs	r1, #0
 8006a0a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006a0e:	6865      	ldr	r5, [r4, #4]
 8006a10:	60a5      	str	r5, [r4, #8]
 8006a12:	2d00      	cmp	r5, #0
 8006a14:	bfa2      	ittt	ge
 8006a16:	6821      	ldrge	r1, [r4, #0]
 8006a18:	f021 0104 	bicge.w	r1, r1, #4
 8006a1c:	6021      	strge	r1, [r4, #0]
 8006a1e:	b90e      	cbnz	r6, 8006a24 <_printf_i+0x114>
 8006a20:	2d00      	cmp	r5, #0
 8006a22:	d04b      	beq.n	8006abc <_printf_i+0x1ac>
 8006a24:	4615      	mov	r5, r2
 8006a26:	fbb6 f1f3 	udiv	r1, r6, r3
 8006a2a:	fb03 6711 	mls	r7, r3, r1, r6
 8006a2e:	5dc7      	ldrb	r7, [r0, r7]
 8006a30:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006a34:	4637      	mov	r7, r6
 8006a36:	42bb      	cmp	r3, r7
 8006a38:	460e      	mov	r6, r1
 8006a3a:	d9f4      	bls.n	8006a26 <_printf_i+0x116>
 8006a3c:	2b08      	cmp	r3, #8
 8006a3e:	d10b      	bne.n	8006a58 <_printf_i+0x148>
 8006a40:	6823      	ldr	r3, [r4, #0]
 8006a42:	07de      	lsls	r6, r3, #31
 8006a44:	d508      	bpl.n	8006a58 <_printf_i+0x148>
 8006a46:	6923      	ldr	r3, [r4, #16]
 8006a48:	6861      	ldr	r1, [r4, #4]
 8006a4a:	4299      	cmp	r1, r3
 8006a4c:	bfde      	ittt	le
 8006a4e:	2330      	movle	r3, #48	; 0x30
 8006a50:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006a54:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006a58:	1b52      	subs	r2, r2, r5
 8006a5a:	6122      	str	r2, [r4, #16]
 8006a5c:	f8cd a000 	str.w	sl, [sp]
 8006a60:	464b      	mov	r3, r9
 8006a62:	aa03      	add	r2, sp, #12
 8006a64:	4621      	mov	r1, r4
 8006a66:	4640      	mov	r0, r8
 8006a68:	f7ff fee4 	bl	8006834 <_printf_common>
 8006a6c:	3001      	adds	r0, #1
 8006a6e:	d14a      	bne.n	8006b06 <_printf_i+0x1f6>
 8006a70:	f04f 30ff 	mov.w	r0, #4294967295
 8006a74:	b004      	add	sp, #16
 8006a76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a7a:	6823      	ldr	r3, [r4, #0]
 8006a7c:	f043 0320 	orr.w	r3, r3, #32
 8006a80:	6023      	str	r3, [r4, #0]
 8006a82:	4833      	ldr	r0, [pc, #204]	; (8006b50 <_printf_i+0x240>)
 8006a84:	2778      	movs	r7, #120	; 0x78
 8006a86:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006a8a:	6823      	ldr	r3, [r4, #0]
 8006a8c:	6829      	ldr	r1, [r5, #0]
 8006a8e:	061f      	lsls	r7, r3, #24
 8006a90:	f851 6b04 	ldr.w	r6, [r1], #4
 8006a94:	d402      	bmi.n	8006a9c <_printf_i+0x18c>
 8006a96:	065f      	lsls	r7, r3, #25
 8006a98:	bf48      	it	mi
 8006a9a:	b2b6      	uxthmi	r6, r6
 8006a9c:	07df      	lsls	r7, r3, #31
 8006a9e:	bf48      	it	mi
 8006aa0:	f043 0320 	orrmi.w	r3, r3, #32
 8006aa4:	6029      	str	r1, [r5, #0]
 8006aa6:	bf48      	it	mi
 8006aa8:	6023      	strmi	r3, [r4, #0]
 8006aaa:	b91e      	cbnz	r6, 8006ab4 <_printf_i+0x1a4>
 8006aac:	6823      	ldr	r3, [r4, #0]
 8006aae:	f023 0320 	bic.w	r3, r3, #32
 8006ab2:	6023      	str	r3, [r4, #0]
 8006ab4:	2310      	movs	r3, #16
 8006ab6:	e7a7      	b.n	8006a08 <_printf_i+0xf8>
 8006ab8:	4824      	ldr	r0, [pc, #144]	; (8006b4c <_printf_i+0x23c>)
 8006aba:	e7e4      	b.n	8006a86 <_printf_i+0x176>
 8006abc:	4615      	mov	r5, r2
 8006abe:	e7bd      	b.n	8006a3c <_printf_i+0x12c>
 8006ac0:	682b      	ldr	r3, [r5, #0]
 8006ac2:	6826      	ldr	r6, [r4, #0]
 8006ac4:	6961      	ldr	r1, [r4, #20]
 8006ac6:	1d18      	adds	r0, r3, #4
 8006ac8:	6028      	str	r0, [r5, #0]
 8006aca:	0635      	lsls	r5, r6, #24
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	d501      	bpl.n	8006ad4 <_printf_i+0x1c4>
 8006ad0:	6019      	str	r1, [r3, #0]
 8006ad2:	e002      	b.n	8006ada <_printf_i+0x1ca>
 8006ad4:	0670      	lsls	r0, r6, #25
 8006ad6:	d5fb      	bpl.n	8006ad0 <_printf_i+0x1c0>
 8006ad8:	8019      	strh	r1, [r3, #0]
 8006ada:	2300      	movs	r3, #0
 8006adc:	6123      	str	r3, [r4, #16]
 8006ade:	4615      	mov	r5, r2
 8006ae0:	e7bc      	b.n	8006a5c <_printf_i+0x14c>
 8006ae2:	682b      	ldr	r3, [r5, #0]
 8006ae4:	1d1a      	adds	r2, r3, #4
 8006ae6:	602a      	str	r2, [r5, #0]
 8006ae8:	681d      	ldr	r5, [r3, #0]
 8006aea:	6862      	ldr	r2, [r4, #4]
 8006aec:	2100      	movs	r1, #0
 8006aee:	4628      	mov	r0, r5
 8006af0:	f7f9 fb76 	bl	80001e0 <memchr>
 8006af4:	b108      	cbz	r0, 8006afa <_printf_i+0x1ea>
 8006af6:	1b40      	subs	r0, r0, r5
 8006af8:	6060      	str	r0, [r4, #4]
 8006afa:	6863      	ldr	r3, [r4, #4]
 8006afc:	6123      	str	r3, [r4, #16]
 8006afe:	2300      	movs	r3, #0
 8006b00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b04:	e7aa      	b.n	8006a5c <_printf_i+0x14c>
 8006b06:	6923      	ldr	r3, [r4, #16]
 8006b08:	462a      	mov	r2, r5
 8006b0a:	4649      	mov	r1, r9
 8006b0c:	4640      	mov	r0, r8
 8006b0e:	47d0      	blx	sl
 8006b10:	3001      	adds	r0, #1
 8006b12:	d0ad      	beq.n	8006a70 <_printf_i+0x160>
 8006b14:	6823      	ldr	r3, [r4, #0]
 8006b16:	079b      	lsls	r3, r3, #30
 8006b18:	d413      	bmi.n	8006b42 <_printf_i+0x232>
 8006b1a:	68e0      	ldr	r0, [r4, #12]
 8006b1c:	9b03      	ldr	r3, [sp, #12]
 8006b1e:	4298      	cmp	r0, r3
 8006b20:	bfb8      	it	lt
 8006b22:	4618      	movlt	r0, r3
 8006b24:	e7a6      	b.n	8006a74 <_printf_i+0x164>
 8006b26:	2301      	movs	r3, #1
 8006b28:	4632      	mov	r2, r6
 8006b2a:	4649      	mov	r1, r9
 8006b2c:	4640      	mov	r0, r8
 8006b2e:	47d0      	blx	sl
 8006b30:	3001      	adds	r0, #1
 8006b32:	d09d      	beq.n	8006a70 <_printf_i+0x160>
 8006b34:	3501      	adds	r5, #1
 8006b36:	68e3      	ldr	r3, [r4, #12]
 8006b38:	9903      	ldr	r1, [sp, #12]
 8006b3a:	1a5b      	subs	r3, r3, r1
 8006b3c:	42ab      	cmp	r3, r5
 8006b3e:	dcf2      	bgt.n	8006b26 <_printf_i+0x216>
 8006b40:	e7eb      	b.n	8006b1a <_printf_i+0x20a>
 8006b42:	2500      	movs	r5, #0
 8006b44:	f104 0619 	add.w	r6, r4, #25
 8006b48:	e7f5      	b.n	8006b36 <_printf_i+0x226>
 8006b4a:	bf00      	nop
 8006b4c:	0800903a 	.word	0x0800903a
 8006b50:	0800904b 	.word	0x0800904b

08006b54 <std>:
 8006b54:	2300      	movs	r3, #0
 8006b56:	b510      	push	{r4, lr}
 8006b58:	4604      	mov	r4, r0
 8006b5a:	e9c0 3300 	strd	r3, r3, [r0]
 8006b5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006b62:	6083      	str	r3, [r0, #8]
 8006b64:	8181      	strh	r1, [r0, #12]
 8006b66:	6643      	str	r3, [r0, #100]	; 0x64
 8006b68:	81c2      	strh	r2, [r0, #14]
 8006b6a:	6183      	str	r3, [r0, #24]
 8006b6c:	4619      	mov	r1, r3
 8006b6e:	2208      	movs	r2, #8
 8006b70:	305c      	adds	r0, #92	; 0x5c
 8006b72:	f000 f928 	bl	8006dc6 <memset>
 8006b76:	4b0d      	ldr	r3, [pc, #52]	; (8006bac <std+0x58>)
 8006b78:	6263      	str	r3, [r4, #36]	; 0x24
 8006b7a:	4b0d      	ldr	r3, [pc, #52]	; (8006bb0 <std+0x5c>)
 8006b7c:	62a3      	str	r3, [r4, #40]	; 0x28
 8006b7e:	4b0d      	ldr	r3, [pc, #52]	; (8006bb4 <std+0x60>)
 8006b80:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006b82:	4b0d      	ldr	r3, [pc, #52]	; (8006bb8 <std+0x64>)
 8006b84:	6323      	str	r3, [r4, #48]	; 0x30
 8006b86:	4b0d      	ldr	r3, [pc, #52]	; (8006bbc <std+0x68>)
 8006b88:	6224      	str	r4, [r4, #32]
 8006b8a:	429c      	cmp	r4, r3
 8006b8c:	d006      	beq.n	8006b9c <std+0x48>
 8006b8e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006b92:	4294      	cmp	r4, r2
 8006b94:	d002      	beq.n	8006b9c <std+0x48>
 8006b96:	33d0      	adds	r3, #208	; 0xd0
 8006b98:	429c      	cmp	r4, r3
 8006b9a:	d105      	bne.n	8006ba8 <std+0x54>
 8006b9c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006ba0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ba4:	f000 b98c 	b.w	8006ec0 <__retarget_lock_init_recursive>
 8006ba8:	bd10      	pop	{r4, pc}
 8006baa:	bf00      	nop
 8006bac:	08006d41 	.word	0x08006d41
 8006bb0:	08006d63 	.word	0x08006d63
 8006bb4:	08006d9b 	.word	0x08006d9b
 8006bb8:	08006dbf 	.word	0x08006dbf
 8006bbc:	20000330 	.word	0x20000330

08006bc0 <stdio_exit_handler>:
 8006bc0:	4a02      	ldr	r2, [pc, #8]	; (8006bcc <stdio_exit_handler+0xc>)
 8006bc2:	4903      	ldr	r1, [pc, #12]	; (8006bd0 <stdio_exit_handler+0x10>)
 8006bc4:	4803      	ldr	r0, [pc, #12]	; (8006bd4 <stdio_exit_handler+0x14>)
 8006bc6:	f000 b869 	b.w	8006c9c <_fwalk_sglue>
 8006bca:	bf00      	nop
 8006bcc:	20000020 	.word	0x20000020
 8006bd0:	08008871 	.word	0x08008871
 8006bd4:	2000002c 	.word	0x2000002c

08006bd8 <cleanup_stdio>:
 8006bd8:	6841      	ldr	r1, [r0, #4]
 8006bda:	4b0c      	ldr	r3, [pc, #48]	; (8006c0c <cleanup_stdio+0x34>)
 8006bdc:	4299      	cmp	r1, r3
 8006bde:	b510      	push	{r4, lr}
 8006be0:	4604      	mov	r4, r0
 8006be2:	d001      	beq.n	8006be8 <cleanup_stdio+0x10>
 8006be4:	f001 fe44 	bl	8008870 <_fflush_r>
 8006be8:	68a1      	ldr	r1, [r4, #8]
 8006bea:	4b09      	ldr	r3, [pc, #36]	; (8006c10 <cleanup_stdio+0x38>)
 8006bec:	4299      	cmp	r1, r3
 8006bee:	d002      	beq.n	8006bf6 <cleanup_stdio+0x1e>
 8006bf0:	4620      	mov	r0, r4
 8006bf2:	f001 fe3d 	bl	8008870 <_fflush_r>
 8006bf6:	68e1      	ldr	r1, [r4, #12]
 8006bf8:	4b06      	ldr	r3, [pc, #24]	; (8006c14 <cleanup_stdio+0x3c>)
 8006bfa:	4299      	cmp	r1, r3
 8006bfc:	d004      	beq.n	8006c08 <cleanup_stdio+0x30>
 8006bfe:	4620      	mov	r0, r4
 8006c00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c04:	f001 be34 	b.w	8008870 <_fflush_r>
 8006c08:	bd10      	pop	{r4, pc}
 8006c0a:	bf00      	nop
 8006c0c:	20000330 	.word	0x20000330
 8006c10:	20000398 	.word	0x20000398
 8006c14:	20000400 	.word	0x20000400

08006c18 <global_stdio_init.part.0>:
 8006c18:	b510      	push	{r4, lr}
 8006c1a:	4b0b      	ldr	r3, [pc, #44]	; (8006c48 <global_stdio_init.part.0+0x30>)
 8006c1c:	4c0b      	ldr	r4, [pc, #44]	; (8006c4c <global_stdio_init.part.0+0x34>)
 8006c1e:	4a0c      	ldr	r2, [pc, #48]	; (8006c50 <global_stdio_init.part.0+0x38>)
 8006c20:	601a      	str	r2, [r3, #0]
 8006c22:	4620      	mov	r0, r4
 8006c24:	2200      	movs	r2, #0
 8006c26:	2104      	movs	r1, #4
 8006c28:	f7ff ff94 	bl	8006b54 <std>
 8006c2c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006c30:	2201      	movs	r2, #1
 8006c32:	2109      	movs	r1, #9
 8006c34:	f7ff ff8e 	bl	8006b54 <std>
 8006c38:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006c3c:	2202      	movs	r2, #2
 8006c3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c42:	2112      	movs	r1, #18
 8006c44:	f7ff bf86 	b.w	8006b54 <std>
 8006c48:	20000468 	.word	0x20000468
 8006c4c:	20000330 	.word	0x20000330
 8006c50:	08006bc1 	.word	0x08006bc1

08006c54 <__sfp_lock_acquire>:
 8006c54:	4801      	ldr	r0, [pc, #4]	; (8006c5c <__sfp_lock_acquire+0x8>)
 8006c56:	f000 b934 	b.w	8006ec2 <__retarget_lock_acquire_recursive>
 8006c5a:	bf00      	nop
 8006c5c:	20000471 	.word	0x20000471

08006c60 <__sfp_lock_release>:
 8006c60:	4801      	ldr	r0, [pc, #4]	; (8006c68 <__sfp_lock_release+0x8>)
 8006c62:	f000 b92f 	b.w	8006ec4 <__retarget_lock_release_recursive>
 8006c66:	bf00      	nop
 8006c68:	20000471 	.word	0x20000471

08006c6c <__sinit>:
 8006c6c:	b510      	push	{r4, lr}
 8006c6e:	4604      	mov	r4, r0
 8006c70:	f7ff fff0 	bl	8006c54 <__sfp_lock_acquire>
 8006c74:	6a23      	ldr	r3, [r4, #32]
 8006c76:	b11b      	cbz	r3, 8006c80 <__sinit+0x14>
 8006c78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c7c:	f7ff bff0 	b.w	8006c60 <__sfp_lock_release>
 8006c80:	4b04      	ldr	r3, [pc, #16]	; (8006c94 <__sinit+0x28>)
 8006c82:	6223      	str	r3, [r4, #32]
 8006c84:	4b04      	ldr	r3, [pc, #16]	; (8006c98 <__sinit+0x2c>)
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d1f5      	bne.n	8006c78 <__sinit+0xc>
 8006c8c:	f7ff ffc4 	bl	8006c18 <global_stdio_init.part.0>
 8006c90:	e7f2      	b.n	8006c78 <__sinit+0xc>
 8006c92:	bf00      	nop
 8006c94:	08006bd9 	.word	0x08006bd9
 8006c98:	20000468 	.word	0x20000468

08006c9c <_fwalk_sglue>:
 8006c9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ca0:	4607      	mov	r7, r0
 8006ca2:	4688      	mov	r8, r1
 8006ca4:	4614      	mov	r4, r2
 8006ca6:	2600      	movs	r6, #0
 8006ca8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006cac:	f1b9 0901 	subs.w	r9, r9, #1
 8006cb0:	d505      	bpl.n	8006cbe <_fwalk_sglue+0x22>
 8006cb2:	6824      	ldr	r4, [r4, #0]
 8006cb4:	2c00      	cmp	r4, #0
 8006cb6:	d1f7      	bne.n	8006ca8 <_fwalk_sglue+0xc>
 8006cb8:	4630      	mov	r0, r6
 8006cba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cbe:	89ab      	ldrh	r3, [r5, #12]
 8006cc0:	2b01      	cmp	r3, #1
 8006cc2:	d907      	bls.n	8006cd4 <_fwalk_sglue+0x38>
 8006cc4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006cc8:	3301      	adds	r3, #1
 8006cca:	d003      	beq.n	8006cd4 <_fwalk_sglue+0x38>
 8006ccc:	4629      	mov	r1, r5
 8006cce:	4638      	mov	r0, r7
 8006cd0:	47c0      	blx	r8
 8006cd2:	4306      	orrs	r6, r0
 8006cd4:	3568      	adds	r5, #104	; 0x68
 8006cd6:	e7e9      	b.n	8006cac <_fwalk_sglue+0x10>

08006cd8 <sniprintf>:
 8006cd8:	b40c      	push	{r2, r3}
 8006cda:	b530      	push	{r4, r5, lr}
 8006cdc:	4b17      	ldr	r3, [pc, #92]	; (8006d3c <sniprintf+0x64>)
 8006cde:	1e0c      	subs	r4, r1, #0
 8006ce0:	681d      	ldr	r5, [r3, #0]
 8006ce2:	b09d      	sub	sp, #116	; 0x74
 8006ce4:	da08      	bge.n	8006cf8 <sniprintf+0x20>
 8006ce6:	238b      	movs	r3, #139	; 0x8b
 8006ce8:	602b      	str	r3, [r5, #0]
 8006cea:	f04f 30ff 	mov.w	r0, #4294967295
 8006cee:	b01d      	add	sp, #116	; 0x74
 8006cf0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006cf4:	b002      	add	sp, #8
 8006cf6:	4770      	bx	lr
 8006cf8:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006cfc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006d00:	bf14      	ite	ne
 8006d02:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006d06:	4623      	moveq	r3, r4
 8006d08:	9304      	str	r3, [sp, #16]
 8006d0a:	9307      	str	r3, [sp, #28]
 8006d0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006d10:	9002      	str	r0, [sp, #8]
 8006d12:	9006      	str	r0, [sp, #24]
 8006d14:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006d18:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006d1a:	ab21      	add	r3, sp, #132	; 0x84
 8006d1c:	a902      	add	r1, sp, #8
 8006d1e:	4628      	mov	r0, r5
 8006d20:	9301      	str	r3, [sp, #4]
 8006d22:	f001 fc21 	bl	8008568 <_svfiprintf_r>
 8006d26:	1c43      	adds	r3, r0, #1
 8006d28:	bfbc      	itt	lt
 8006d2a:	238b      	movlt	r3, #139	; 0x8b
 8006d2c:	602b      	strlt	r3, [r5, #0]
 8006d2e:	2c00      	cmp	r4, #0
 8006d30:	d0dd      	beq.n	8006cee <sniprintf+0x16>
 8006d32:	9b02      	ldr	r3, [sp, #8]
 8006d34:	2200      	movs	r2, #0
 8006d36:	701a      	strb	r2, [r3, #0]
 8006d38:	e7d9      	b.n	8006cee <sniprintf+0x16>
 8006d3a:	bf00      	nop
 8006d3c:	20000078 	.word	0x20000078

08006d40 <__sread>:
 8006d40:	b510      	push	{r4, lr}
 8006d42:	460c      	mov	r4, r1
 8006d44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d48:	f000 f86c 	bl	8006e24 <_read_r>
 8006d4c:	2800      	cmp	r0, #0
 8006d4e:	bfab      	itete	ge
 8006d50:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006d52:	89a3      	ldrhlt	r3, [r4, #12]
 8006d54:	181b      	addge	r3, r3, r0
 8006d56:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006d5a:	bfac      	ite	ge
 8006d5c:	6563      	strge	r3, [r4, #84]	; 0x54
 8006d5e:	81a3      	strhlt	r3, [r4, #12]
 8006d60:	bd10      	pop	{r4, pc}

08006d62 <__swrite>:
 8006d62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d66:	461f      	mov	r7, r3
 8006d68:	898b      	ldrh	r3, [r1, #12]
 8006d6a:	05db      	lsls	r3, r3, #23
 8006d6c:	4605      	mov	r5, r0
 8006d6e:	460c      	mov	r4, r1
 8006d70:	4616      	mov	r6, r2
 8006d72:	d505      	bpl.n	8006d80 <__swrite+0x1e>
 8006d74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d78:	2302      	movs	r3, #2
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	f000 f840 	bl	8006e00 <_lseek_r>
 8006d80:	89a3      	ldrh	r3, [r4, #12]
 8006d82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d86:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006d8a:	81a3      	strh	r3, [r4, #12]
 8006d8c:	4632      	mov	r2, r6
 8006d8e:	463b      	mov	r3, r7
 8006d90:	4628      	mov	r0, r5
 8006d92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d96:	f000 b857 	b.w	8006e48 <_write_r>

08006d9a <__sseek>:
 8006d9a:	b510      	push	{r4, lr}
 8006d9c:	460c      	mov	r4, r1
 8006d9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006da2:	f000 f82d 	bl	8006e00 <_lseek_r>
 8006da6:	1c43      	adds	r3, r0, #1
 8006da8:	89a3      	ldrh	r3, [r4, #12]
 8006daa:	bf15      	itete	ne
 8006dac:	6560      	strne	r0, [r4, #84]	; 0x54
 8006dae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006db2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006db6:	81a3      	strheq	r3, [r4, #12]
 8006db8:	bf18      	it	ne
 8006dba:	81a3      	strhne	r3, [r4, #12]
 8006dbc:	bd10      	pop	{r4, pc}

08006dbe <__sclose>:
 8006dbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dc2:	f000 b80d 	b.w	8006de0 <_close_r>

08006dc6 <memset>:
 8006dc6:	4402      	add	r2, r0
 8006dc8:	4603      	mov	r3, r0
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d100      	bne.n	8006dd0 <memset+0xa>
 8006dce:	4770      	bx	lr
 8006dd0:	f803 1b01 	strb.w	r1, [r3], #1
 8006dd4:	e7f9      	b.n	8006dca <memset+0x4>
	...

08006dd8 <_localeconv_r>:
 8006dd8:	4800      	ldr	r0, [pc, #0]	; (8006ddc <_localeconv_r+0x4>)
 8006dda:	4770      	bx	lr
 8006ddc:	2000016c 	.word	0x2000016c

08006de0 <_close_r>:
 8006de0:	b538      	push	{r3, r4, r5, lr}
 8006de2:	4d06      	ldr	r5, [pc, #24]	; (8006dfc <_close_r+0x1c>)
 8006de4:	2300      	movs	r3, #0
 8006de6:	4604      	mov	r4, r0
 8006de8:	4608      	mov	r0, r1
 8006dea:	602b      	str	r3, [r5, #0]
 8006dec:	f7fa fdc1 	bl	8001972 <_close>
 8006df0:	1c43      	adds	r3, r0, #1
 8006df2:	d102      	bne.n	8006dfa <_close_r+0x1a>
 8006df4:	682b      	ldr	r3, [r5, #0]
 8006df6:	b103      	cbz	r3, 8006dfa <_close_r+0x1a>
 8006df8:	6023      	str	r3, [r4, #0]
 8006dfa:	bd38      	pop	{r3, r4, r5, pc}
 8006dfc:	2000046c 	.word	0x2000046c

08006e00 <_lseek_r>:
 8006e00:	b538      	push	{r3, r4, r5, lr}
 8006e02:	4d07      	ldr	r5, [pc, #28]	; (8006e20 <_lseek_r+0x20>)
 8006e04:	4604      	mov	r4, r0
 8006e06:	4608      	mov	r0, r1
 8006e08:	4611      	mov	r1, r2
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	602a      	str	r2, [r5, #0]
 8006e0e:	461a      	mov	r2, r3
 8006e10:	f7fa fdd6 	bl	80019c0 <_lseek>
 8006e14:	1c43      	adds	r3, r0, #1
 8006e16:	d102      	bne.n	8006e1e <_lseek_r+0x1e>
 8006e18:	682b      	ldr	r3, [r5, #0]
 8006e1a:	b103      	cbz	r3, 8006e1e <_lseek_r+0x1e>
 8006e1c:	6023      	str	r3, [r4, #0]
 8006e1e:	bd38      	pop	{r3, r4, r5, pc}
 8006e20:	2000046c 	.word	0x2000046c

08006e24 <_read_r>:
 8006e24:	b538      	push	{r3, r4, r5, lr}
 8006e26:	4d07      	ldr	r5, [pc, #28]	; (8006e44 <_read_r+0x20>)
 8006e28:	4604      	mov	r4, r0
 8006e2a:	4608      	mov	r0, r1
 8006e2c:	4611      	mov	r1, r2
 8006e2e:	2200      	movs	r2, #0
 8006e30:	602a      	str	r2, [r5, #0]
 8006e32:	461a      	mov	r2, r3
 8006e34:	f7fa fd64 	bl	8001900 <_read>
 8006e38:	1c43      	adds	r3, r0, #1
 8006e3a:	d102      	bne.n	8006e42 <_read_r+0x1e>
 8006e3c:	682b      	ldr	r3, [r5, #0]
 8006e3e:	b103      	cbz	r3, 8006e42 <_read_r+0x1e>
 8006e40:	6023      	str	r3, [r4, #0]
 8006e42:	bd38      	pop	{r3, r4, r5, pc}
 8006e44:	2000046c 	.word	0x2000046c

08006e48 <_write_r>:
 8006e48:	b538      	push	{r3, r4, r5, lr}
 8006e4a:	4d07      	ldr	r5, [pc, #28]	; (8006e68 <_write_r+0x20>)
 8006e4c:	4604      	mov	r4, r0
 8006e4e:	4608      	mov	r0, r1
 8006e50:	4611      	mov	r1, r2
 8006e52:	2200      	movs	r2, #0
 8006e54:	602a      	str	r2, [r5, #0]
 8006e56:	461a      	mov	r2, r3
 8006e58:	f7fa fd6f 	bl	800193a <_write>
 8006e5c:	1c43      	adds	r3, r0, #1
 8006e5e:	d102      	bne.n	8006e66 <_write_r+0x1e>
 8006e60:	682b      	ldr	r3, [r5, #0]
 8006e62:	b103      	cbz	r3, 8006e66 <_write_r+0x1e>
 8006e64:	6023      	str	r3, [r4, #0]
 8006e66:	bd38      	pop	{r3, r4, r5, pc}
 8006e68:	2000046c 	.word	0x2000046c

08006e6c <__errno>:
 8006e6c:	4b01      	ldr	r3, [pc, #4]	; (8006e74 <__errno+0x8>)
 8006e6e:	6818      	ldr	r0, [r3, #0]
 8006e70:	4770      	bx	lr
 8006e72:	bf00      	nop
 8006e74:	20000078 	.word	0x20000078

08006e78 <__libc_init_array>:
 8006e78:	b570      	push	{r4, r5, r6, lr}
 8006e7a:	4d0d      	ldr	r5, [pc, #52]	; (8006eb0 <__libc_init_array+0x38>)
 8006e7c:	4c0d      	ldr	r4, [pc, #52]	; (8006eb4 <__libc_init_array+0x3c>)
 8006e7e:	1b64      	subs	r4, r4, r5
 8006e80:	10a4      	asrs	r4, r4, #2
 8006e82:	2600      	movs	r6, #0
 8006e84:	42a6      	cmp	r6, r4
 8006e86:	d109      	bne.n	8006e9c <__libc_init_array+0x24>
 8006e88:	4d0b      	ldr	r5, [pc, #44]	; (8006eb8 <__libc_init_array+0x40>)
 8006e8a:	4c0c      	ldr	r4, [pc, #48]	; (8006ebc <__libc_init_array+0x44>)
 8006e8c:	f002 f894 	bl	8008fb8 <_init>
 8006e90:	1b64      	subs	r4, r4, r5
 8006e92:	10a4      	asrs	r4, r4, #2
 8006e94:	2600      	movs	r6, #0
 8006e96:	42a6      	cmp	r6, r4
 8006e98:	d105      	bne.n	8006ea6 <__libc_init_array+0x2e>
 8006e9a:	bd70      	pop	{r4, r5, r6, pc}
 8006e9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ea0:	4798      	blx	r3
 8006ea2:	3601      	adds	r6, #1
 8006ea4:	e7ee      	b.n	8006e84 <__libc_init_array+0xc>
 8006ea6:	f855 3b04 	ldr.w	r3, [r5], #4
 8006eaa:	4798      	blx	r3
 8006eac:	3601      	adds	r6, #1
 8006eae:	e7f2      	b.n	8006e96 <__libc_init_array+0x1e>
 8006eb0:	080093a4 	.word	0x080093a4
 8006eb4:	080093a4 	.word	0x080093a4
 8006eb8:	080093a4 	.word	0x080093a4
 8006ebc:	080093a8 	.word	0x080093a8

08006ec0 <__retarget_lock_init_recursive>:
 8006ec0:	4770      	bx	lr

08006ec2 <__retarget_lock_acquire_recursive>:
 8006ec2:	4770      	bx	lr

08006ec4 <__retarget_lock_release_recursive>:
 8006ec4:	4770      	bx	lr

08006ec6 <quorem>:
 8006ec6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eca:	6903      	ldr	r3, [r0, #16]
 8006ecc:	690c      	ldr	r4, [r1, #16]
 8006ece:	42a3      	cmp	r3, r4
 8006ed0:	4607      	mov	r7, r0
 8006ed2:	db7e      	blt.n	8006fd2 <quorem+0x10c>
 8006ed4:	3c01      	subs	r4, #1
 8006ed6:	f101 0814 	add.w	r8, r1, #20
 8006eda:	f100 0514 	add.w	r5, r0, #20
 8006ede:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006ee2:	9301      	str	r3, [sp, #4]
 8006ee4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006ee8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006eec:	3301      	adds	r3, #1
 8006eee:	429a      	cmp	r2, r3
 8006ef0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006ef4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006ef8:	fbb2 f6f3 	udiv	r6, r2, r3
 8006efc:	d331      	bcc.n	8006f62 <quorem+0x9c>
 8006efe:	f04f 0e00 	mov.w	lr, #0
 8006f02:	4640      	mov	r0, r8
 8006f04:	46ac      	mov	ip, r5
 8006f06:	46f2      	mov	sl, lr
 8006f08:	f850 2b04 	ldr.w	r2, [r0], #4
 8006f0c:	b293      	uxth	r3, r2
 8006f0e:	fb06 e303 	mla	r3, r6, r3, lr
 8006f12:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006f16:	0c1a      	lsrs	r2, r3, #16
 8006f18:	b29b      	uxth	r3, r3
 8006f1a:	ebaa 0303 	sub.w	r3, sl, r3
 8006f1e:	f8dc a000 	ldr.w	sl, [ip]
 8006f22:	fa13 f38a 	uxtah	r3, r3, sl
 8006f26:	fb06 220e 	mla	r2, r6, lr, r2
 8006f2a:	9300      	str	r3, [sp, #0]
 8006f2c:	9b00      	ldr	r3, [sp, #0]
 8006f2e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006f32:	b292      	uxth	r2, r2
 8006f34:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006f38:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006f3c:	f8bd 3000 	ldrh.w	r3, [sp]
 8006f40:	4581      	cmp	r9, r0
 8006f42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f46:	f84c 3b04 	str.w	r3, [ip], #4
 8006f4a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006f4e:	d2db      	bcs.n	8006f08 <quorem+0x42>
 8006f50:	f855 300b 	ldr.w	r3, [r5, fp]
 8006f54:	b92b      	cbnz	r3, 8006f62 <quorem+0x9c>
 8006f56:	9b01      	ldr	r3, [sp, #4]
 8006f58:	3b04      	subs	r3, #4
 8006f5a:	429d      	cmp	r5, r3
 8006f5c:	461a      	mov	r2, r3
 8006f5e:	d32c      	bcc.n	8006fba <quorem+0xf4>
 8006f60:	613c      	str	r4, [r7, #16]
 8006f62:	4638      	mov	r0, r7
 8006f64:	f001 f9a6 	bl	80082b4 <__mcmp>
 8006f68:	2800      	cmp	r0, #0
 8006f6a:	db22      	blt.n	8006fb2 <quorem+0xec>
 8006f6c:	3601      	adds	r6, #1
 8006f6e:	4629      	mov	r1, r5
 8006f70:	2000      	movs	r0, #0
 8006f72:	f858 2b04 	ldr.w	r2, [r8], #4
 8006f76:	f8d1 c000 	ldr.w	ip, [r1]
 8006f7a:	b293      	uxth	r3, r2
 8006f7c:	1ac3      	subs	r3, r0, r3
 8006f7e:	0c12      	lsrs	r2, r2, #16
 8006f80:	fa13 f38c 	uxtah	r3, r3, ip
 8006f84:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006f88:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006f8c:	b29b      	uxth	r3, r3
 8006f8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f92:	45c1      	cmp	r9, r8
 8006f94:	f841 3b04 	str.w	r3, [r1], #4
 8006f98:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006f9c:	d2e9      	bcs.n	8006f72 <quorem+0xac>
 8006f9e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006fa2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006fa6:	b922      	cbnz	r2, 8006fb2 <quorem+0xec>
 8006fa8:	3b04      	subs	r3, #4
 8006faa:	429d      	cmp	r5, r3
 8006fac:	461a      	mov	r2, r3
 8006fae:	d30a      	bcc.n	8006fc6 <quorem+0x100>
 8006fb0:	613c      	str	r4, [r7, #16]
 8006fb2:	4630      	mov	r0, r6
 8006fb4:	b003      	add	sp, #12
 8006fb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fba:	6812      	ldr	r2, [r2, #0]
 8006fbc:	3b04      	subs	r3, #4
 8006fbe:	2a00      	cmp	r2, #0
 8006fc0:	d1ce      	bne.n	8006f60 <quorem+0x9a>
 8006fc2:	3c01      	subs	r4, #1
 8006fc4:	e7c9      	b.n	8006f5a <quorem+0x94>
 8006fc6:	6812      	ldr	r2, [r2, #0]
 8006fc8:	3b04      	subs	r3, #4
 8006fca:	2a00      	cmp	r2, #0
 8006fcc:	d1f0      	bne.n	8006fb0 <quorem+0xea>
 8006fce:	3c01      	subs	r4, #1
 8006fd0:	e7eb      	b.n	8006faa <quorem+0xe4>
 8006fd2:	2000      	movs	r0, #0
 8006fd4:	e7ee      	b.n	8006fb4 <quorem+0xee>
	...

08006fd8 <_dtoa_r>:
 8006fd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fdc:	ed2d 8b04 	vpush	{d8-d9}
 8006fe0:	69c5      	ldr	r5, [r0, #28]
 8006fe2:	b093      	sub	sp, #76	; 0x4c
 8006fe4:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006fe8:	ec57 6b10 	vmov	r6, r7, d0
 8006fec:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006ff0:	9107      	str	r1, [sp, #28]
 8006ff2:	4604      	mov	r4, r0
 8006ff4:	920a      	str	r2, [sp, #40]	; 0x28
 8006ff6:	930d      	str	r3, [sp, #52]	; 0x34
 8006ff8:	b975      	cbnz	r5, 8007018 <_dtoa_r+0x40>
 8006ffa:	2010      	movs	r0, #16
 8006ffc:	f000 fe2a 	bl	8007c54 <malloc>
 8007000:	4602      	mov	r2, r0
 8007002:	61e0      	str	r0, [r4, #28]
 8007004:	b920      	cbnz	r0, 8007010 <_dtoa_r+0x38>
 8007006:	4bae      	ldr	r3, [pc, #696]	; (80072c0 <_dtoa_r+0x2e8>)
 8007008:	21ef      	movs	r1, #239	; 0xef
 800700a:	48ae      	ldr	r0, [pc, #696]	; (80072c4 <_dtoa_r+0x2ec>)
 800700c:	f001 fc90 	bl	8008930 <__assert_func>
 8007010:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007014:	6005      	str	r5, [r0, #0]
 8007016:	60c5      	str	r5, [r0, #12]
 8007018:	69e3      	ldr	r3, [r4, #28]
 800701a:	6819      	ldr	r1, [r3, #0]
 800701c:	b151      	cbz	r1, 8007034 <_dtoa_r+0x5c>
 800701e:	685a      	ldr	r2, [r3, #4]
 8007020:	604a      	str	r2, [r1, #4]
 8007022:	2301      	movs	r3, #1
 8007024:	4093      	lsls	r3, r2
 8007026:	608b      	str	r3, [r1, #8]
 8007028:	4620      	mov	r0, r4
 800702a:	f000 ff07 	bl	8007e3c <_Bfree>
 800702e:	69e3      	ldr	r3, [r4, #28]
 8007030:	2200      	movs	r2, #0
 8007032:	601a      	str	r2, [r3, #0]
 8007034:	1e3b      	subs	r3, r7, #0
 8007036:	bfbb      	ittet	lt
 8007038:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800703c:	9303      	strlt	r3, [sp, #12]
 800703e:	2300      	movge	r3, #0
 8007040:	2201      	movlt	r2, #1
 8007042:	bfac      	ite	ge
 8007044:	f8c8 3000 	strge.w	r3, [r8]
 8007048:	f8c8 2000 	strlt.w	r2, [r8]
 800704c:	4b9e      	ldr	r3, [pc, #632]	; (80072c8 <_dtoa_r+0x2f0>)
 800704e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007052:	ea33 0308 	bics.w	r3, r3, r8
 8007056:	d11b      	bne.n	8007090 <_dtoa_r+0xb8>
 8007058:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800705a:	f242 730f 	movw	r3, #9999	; 0x270f
 800705e:	6013      	str	r3, [r2, #0]
 8007060:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007064:	4333      	orrs	r3, r6
 8007066:	f000 8593 	beq.w	8007b90 <_dtoa_r+0xbb8>
 800706a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800706c:	b963      	cbnz	r3, 8007088 <_dtoa_r+0xb0>
 800706e:	4b97      	ldr	r3, [pc, #604]	; (80072cc <_dtoa_r+0x2f4>)
 8007070:	e027      	b.n	80070c2 <_dtoa_r+0xea>
 8007072:	4b97      	ldr	r3, [pc, #604]	; (80072d0 <_dtoa_r+0x2f8>)
 8007074:	9300      	str	r3, [sp, #0]
 8007076:	3308      	adds	r3, #8
 8007078:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800707a:	6013      	str	r3, [r2, #0]
 800707c:	9800      	ldr	r0, [sp, #0]
 800707e:	b013      	add	sp, #76	; 0x4c
 8007080:	ecbd 8b04 	vpop	{d8-d9}
 8007084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007088:	4b90      	ldr	r3, [pc, #576]	; (80072cc <_dtoa_r+0x2f4>)
 800708a:	9300      	str	r3, [sp, #0]
 800708c:	3303      	adds	r3, #3
 800708e:	e7f3      	b.n	8007078 <_dtoa_r+0xa0>
 8007090:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007094:	2200      	movs	r2, #0
 8007096:	ec51 0b17 	vmov	r0, r1, d7
 800709a:	eeb0 8a47 	vmov.f32	s16, s14
 800709e:	eef0 8a67 	vmov.f32	s17, s15
 80070a2:	2300      	movs	r3, #0
 80070a4:	f7f9 fd18 	bl	8000ad8 <__aeabi_dcmpeq>
 80070a8:	4681      	mov	r9, r0
 80070aa:	b160      	cbz	r0, 80070c6 <_dtoa_r+0xee>
 80070ac:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80070ae:	2301      	movs	r3, #1
 80070b0:	6013      	str	r3, [r2, #0]
 80070b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	f000 8568 	beq.w	8007b8a <_dtoa_r+0xbb2>
 80070ba:	4b86      	ldr	r3, [pc, #536]	; (80072d4 <_dtoa_r+0x2fc>)
 80070bc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80070be:	6013      	str	r3, [r2, #0]
 80070c0:	3b01      	subs	r3, #1
 80070c2:	9300      	str	r3, [sp, #0]
 80070c4:	e7da      	b.n	800707c <_dtoa_r+0xa4>
 80070c6:	aa10      	add	r2, sp, #64	; 0x40
 80070c8:	a911      	add	r1, sp, #68	; 0x44
 80070ca:	4620      	mov	r0, r4
 80070cc:	eeb0 0a48 	vmov.f32	s0, s16
 80070d0:	eef0 0a68 	vmov.f32	s1, s17
 80070d4:	f001 f994 	bl	8008400 <__d2b>
 80070d8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80070dc:	4682      	mov	sl, r0
 80070de:	2d00      	cmp	r5, #0
 80070e0:	d07f      	beq.n	80071e2 <_dtoa_r+0x20a>
 80070e2:	ee18 3a90 	vmov	r3, s17
 80070e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80070ea:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80070ee:	ec51 0b18 	vmov	r0, r1, d8
 80070f2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80070f6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80070fa:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80070fe:	4619      	mov	r1, r3
 8007100:	2200      	movs	r2, #0
 8007102:	4b75      	ldr	r3, [pc, #468]	; (80072d8 <_dtoa_r+0x300>)
 8007104:	f7f9 f8c8 	bl	8000298 <__aeabi_dsub>
 8007108:	a367      	add	r3, pc, #412	; (adr r3, 80072a8 <_dtoa_r+0x2d0>)
 800710a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800710e:	f7f9 fa7b 	bl	8000608 <__aeabi_dmul>
 8007112:	a367      	add	r3, pc, #412	; (adr r3, 80072b0 <_dtoa_r+0x2d8>)
 8007114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007118:	f7f9 f8c0 	bl	800029c <__adddf3>
 800711c:	4606      	mov	r6, r0
 800711e:	4628      	mov	r0, r5
 8007120:	460f      	mov	r7, r1
 8007122:	f7f9 fa07 	bl	8000534 <__aeabi_i2d>
 8007126:	a364      	add	r3, pc, #400	; (adr r3, 80072b8 <_dtoa_r+0x2e0>)
 8007128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800712c:	f7f9 fa6c 	bl	8000608 <__aeabi_dmul>
 8007130:	4602      	mov	r2, r0
 8007132:	460b      	mov	r3, r1
 8007134:	4630      	mov	r0, r6
 8007136:	4639      	mov	r1, r7
 8007138:	f7f9 f8b0 	bl	800029c <__adddf3>
 800713c:	4606      	mov	r6, r0
 800713e:	460f      	mov	r7, r1
 8007140:	f7f9 fd12 	bl	8000b68 <__aeabi_d2iz>
 8007144:	2200      	movs	r2, #0
 8007146:	4683      	mov	fp, r0
 8007148:	2300      	movs	r3, #0
 800714a:	4630      	mov	r0, r6
 800714c:	4639      	mov	r1, r7
 800714e:	f7f9 fccd 	bl	8000aec <__aeabi_dcmplt>
 8007152:	b148      	cbz	r0, 8007168 <_dtoa_r+0x190>
 8007154:	4658      	mov	r0, fp
 8007156:	f7f9 f9ed 	bl	8000534 <__aeabi_i2d>
 800715a:	4632      	mov	r2, r6
 800715c:	463b      	mov	r3, r7
 800715e:	f7f9 fcbb 	bl	8000ad8 <__aeabi_dcmpeq>
 8007162:	b908      	cbnz	r0, 8007168 <_dtoa_r+0x190>
 8007164:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007168:	f1bb 0f16 	cmp.w	fp, #22
 800716c:	d857      	bhi.n	800721e <_dtoa_r+0x246>
 800716e:	4b5b      	ldr	r3, [pc, #364]	; (80072dc <_dtoa_r+0x304>)
 8007170:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007178:	ec51 0b18 	vmov	r0, r1, d8
 800717c:	f7f9 fcb6 	bl	8000aec <__aeabi_dcmplt>
 8007180:	2800      	cmp	r0, #0
 8007182:	d04e      	beq.n	8007222 <_dtoa_r+0x24a>
 8007184:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007188:	2300      	movs	r3, #0
 800718a:	930c      	str	r3, [sp, #48]	; 0x30
 800718c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800718e:	1b5b      	subs	r3, r3, r5
 8007190:	1e5a      	subs	r2, r3, #1
 8007192:	bf45      	ittet	mi
 8007194:	f1c3 0301 	rsbmi	r3, r3, #1
 8007198:	9305      	strmi	r3, [sp, #20]
 800719a:	2300      	movpl	r3, #0
 800719c:	2300      	movmi	r3, #0
 800719e:	9206      	str	r2, [sp, #24]
 80071a0:	bf54      	ite	pl
 80071a2:	9305      	strpl	r3, [sp, #20]
 80071a4:	9306      	strmi	r3, [sp, #24]
 80071a6:	f1bb 0f00 	cmp.w	fp, #0
 80071aa:	db3c      	blt.n	8007226 <_dtoa_r+0x24e>
 80071ac:	9b06      	ldr	r3, [sp, #24]
 80071ae:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80071b2:	445b      	add	r3, fp
 80071b4:	9306      	str	r3, [sp, #24]
 80071b6:	2300      	movs	r3, #0
 80071b8:	9308      	str	r3, [sp, #32]
 80071ba:	9b07      	ldr	r3, [sp, #28]
 80071bc:	2b09      	cmp	r3, #9
 80071be:	d868      	bhi.n	8007292 <_dtoa_r+0x2ba>
 80071c0:	2b05      	cmp	r3, #5
 80071c2:	bfc4      	itt	gt
 80071c4:	3b04      	subgt	r3, #4
 80071c6:	9307      	strgt	r3, [sp, #28]
 80071c8:	9b07      	ldr	r3, [sp, #28]
 80071ca:	f1a3 0302 	sub.w	r3, r3, #2
 80071ce:	bfcc      	ite	gt
 80071d0:	2500      	movgt	r5, #0
 80071d2:	2501      	movle	r5, #1
 80071d4:	2b03      	cmp	r3, #3
 80071d6:	f200 8085 	bhi.w	80072e4 <_dtoa_r+0x30c>
 80071da:	e8df f003 	tbb	[pc, r3]
 80071de:	3b2e      	.short	0x3b2e
 80071e0:	5839      	.short	0x5839
 80071e2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80071e6:	441d      	add	r5, r3
 80071e8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80071ec:	2b20      	cmp	r3, #32
 80071ee:	bfc1      	itttt	gt
 80071f0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80071f4:	fa08 f803 	lslgt.w	r8, r8, r3
 80071f8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80071fc:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007200:	bfd6      	itet	le
 8007202:	f1c3 0320 	rsble	r3, r3, #32
 8007206:	ea48 0003 	orrgt.w	r0, r8, r3
 800720a:	fa06 f003 	lslle.w	r0, r6, r3
 800720e:	f7f9 f981 	bl	8000514 <__aeabi_ui2d>
 8007212:	2201      	movs	r2, #1
 8007214:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007218:	3d01      	subs	r5, #1
 800721a:	920e      	str	r2, [sp, #56]	; 0x38
 800721c:	e76f      	b.n	80070fe <_dtoa_r+0x126>
 800721e:	2301      	movs	r3, #1
 8007220:	e7b3      	b.n	800718a <_dtoa_r+0x1b2>
 8007222:	900c      	str	r0, [sp, #48]	; 0x30
 8007224:	e7b2      	b.n	800718c <_dtoa_r+0x1b4>
 8007226:	9b05      	ldr	r3, [sp, #20]
 8007228:	eba3 030b 	sub.w	r3, r3, fp
 800722c:	9305      	str	r3, [sp, #20]
 800722e:	f1cb 0300 	rsb	r3, fp, #0
 8007232:	9308      	str	r3, [sp, #32]
 8007234:	2300      	movs	r3, #0
 8007236:	930b      	str	r3, [sp, #44]	; 0x2c
 8007238:	e7bf      	b.n	80071ba <_dtoa_r+0x1e2>
 800723a:	2300      	movs	r3, #0
 800723c:	9309      	str	r3, [sp, #36]	; 0x24
 800723e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007240:	2b00      	cmp	r3, #0
 8007242:	dc52      	bgt.n	80072ea <_dtoa_r+0x312>
 8007244:	2301      	movs	r3, #1
 8007246:	9301      	str	r3, [sp, #4]
 8007248:	9304      	str	r3, [sp, #16]
 800724a:	461a      	mov	r2, r3
 800724c:	920a      	str	r2, [sp, #40]	; 0x28
 800724e:	e00b      	b.n	8007268 <_dtoa_r+0x290>
 8007250:	2301      	movs	r3, #1
 8007252:	e7f3      	b.n	800723c <_dtoa_r+0x264>
 8007254:	2300      	movs	r3, #0
 8007256:	9309      	str	r3, [sp, #36]	; 0x24
 8007258:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800725a:	445b      	add	r3, fp
 800725c:	9301      	str	r3, [sp, #4]
 800725e:	3301      	adds	r3, #1
 8007260:	2b01      	cmp	r3, #1
 8007262:	9304      	str	r3, [sp, #16]
 8007264:	bfb8      	it	lt
 8007266:	2301      	movlt	r3, #1
 8007268:	69e0      	ldr	r0, [r4, #28]
 800726a:	2100      	movs	r1, #0
 800726c:	2204      	movs	r2, #4
 800726e:	f102 0614 	add.w	r6, r2, #20
 8007272:	429e      	cmp	r6, r3
 8007274:	d93d      	bls.n	80072f2 <_dtoa_r+0x31a>
 8007276:	6041      	str	r1, [r0, #4]
 8007278:	4620      	mov	r0, r4
 800727a:	f000 fd9f 	bl	8007dbc <_Balloc>
 800727e:	9000      	str	r0, [sp, #0]
 8007280:	2800      	cmp	r0, #0
 8007282:	d139      	bne.n	80072f8 <_dtoa_r+0x320>
 8007284:	4b16      	ldr	r3, [pc, #88]	; (80072e0 <_dtoa_r+0x308>)
 8007286:	4602      	mov	r2, r0
 8007288:	f240 11af 	movw	r1, #431	; 0x1af
 800728c:	e6bd      	b.n	800700a <_dtoa_r+0x32>
 800728e:	2301      	movs	r3, #1
 8007290:	e7e1      	b.n	8007256 <_dtoa_r+0x27e>
 8007292:	2501      	movs	r5, #1
 8007294:	2300      	movs	r3, #0
 8007296:	9307      	str	r3, [sp, #28]
 8007298:	9509      	str	r5, [sp, #36]	; 0x24
 800729a:	f04f 33ff 	mov.w	r3, #4294967295
 800729e:	9301      	str	r3, [sp, #4]
 80072a0:	9304      	str	r3, [sp, #16]
 80072a2:	2200      	movs	r2, #0
 80072a4:	2312      	movs	r3, #18
 80072a6:	e7d1      	b.n	800724c <_dtoa_r+0x274>
 80072a8:	636f4361 	.word	0x636f4361
 80072ac:	3fd287a7 	.word	0x3fd287a7
 80072b0:	8b60c8b3 	.word	0x8b60c8b3
 80072b4:	3fc68a28 	.word	0x3fc68a28
 80072b8:	509f79fb 	.word	0x509f79fb
 80072bc:	3fd34413 	.word	0x3fd34413
 80072c0:	08009069 	.word	0x08009069
 80072c4:	08009080 	.word	0x08009080
 80072c8:	7ff00000 	.word	0x7ff00000
 80072cc:	08009065 	.word	0x08009065
 80072d0:	0800905c 	.word	0x0800905c
 80072d4:	08009039 	.word	0x08009039
 80072d8:	3ff80000 	.word	0x3ff80000
 80072dc:	08009170 	.word	0x08009170
 80072e0:	080090d8 	.word	0x080090d8
 80072e4:	2301      	movs	r3, #1
 80072e6:	9309      	str	r3, [sp, #36]	; 0x24
 80072e8:	e7d7      	b.n	800729a <_dtoa_r+0x2c2>
 80072ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072ec:	9301      	str	r3, [sp, #4]
 80072ee:	9304      	str	r3, [sp, #16]
 80072f0:	e7ba      	b.n	8007268 <_dtoa_r+0x290>
 80072f2:	3101      	adds	r1, #1
 80072f4:	0052      	lsls	r2, r2, #1
 80072f6:	e7ba      	b.n	800726e <_dtoa_r+0x296>
 80072f8:	69e3      	ldr	r3, [r4, #28]
 80072fa:	9a00      	ldr	r2, [sp, #0]
 80072fc:	601a      	str	r2, [r3, #0]
 80072fe:	9b04      	ldr	r3, [sp, #16]
 8007300:	2b0e      	cmp	r3, #14
 8007302:	f200 80a8 	bhi.w	8007456 <_dtoa_r+0x47e>
 8007306:	2d00      	cmp	r5, #0
 8007308:	f000 80a5 	beq.w	8007456 <_dtoa_r+0x47e>
 800730c:	f1bb 0f00 	cmp.w	fp, #0
 8007310:	dd38      	ble.n	8007384 <_dtoa_r+0x3ac>
 8007312:	4bc0      	ldr	r3, [pc, #768]	; (8007614 <_dtoa_r+0x63c>)
 8007314:	f00b 020f 	and.w	r2, fp, #15
 8007318:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800731c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007320:	e9d3 6700 	ldrd	r6, r7, [r3]
 8007324:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007328:	d019      	beq.n	800735e <_dtoa_r+0x386>
 800732a:	4bbb      	ldr	r3, [pc, #748]	; (8007618 <_dtoa_r+0x640>)
 800732c:	ec51 0b18 	vmov	r0, r1, d8
 8007330:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007334:	f7f9 fa92 	bl	800085c <__aeabi_ddiv>
 8007338:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800733c:	f008 080f 	and.w	r8, r8, #15
 8007340:	2503      	movs	r5, #3
 8007342:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007618 <_dtoa_r+0x640>
 8007346:	f1b8 0f00 	cmp.w	r8, #0
 800734a:	d10a      	bne.n	8007362 <_dtoa_r+0x38a>
 800734c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007350:	4632      	mov	r2, r6
 8007352:	463b      	mov	r3, r7
 8007354:	f7f9 fa82 	bl	800085c <__aeabi_ddiv>
 8007358:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800735c:	e02b      	b.n	80073b6 <_dtoa_r+0x3de>
 800735e:	2502      	movs	r5, #2
 8007360:	e7ef      	b.n	8007342 <_dtoa_r+0x36a>
 8007362:	f018 0f01 	tst.w	r8, #1
 8007366:	d008      	beq.n	800737a <_dtoa_r+0x3a2>
 8007368:	4630      	mov	r0, r6
 800736a:	4639      	mov	r1, r7
 800736c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007370:	f7f9 f94a 	bl	8000608 <__aeabi_dmul>
 8007374:	3501      	adds	r5, #1
 8007376:	4606      	mov	r6, r0
 8007378:	460f      	mov	r7, r1
 800737a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800737e:	f109 0908 	add.w	r9, r9, #8
 8007382:	e7e0      	b.n	8007346 <_dtoa_r+0x36e>
 8007384:	f000 809f 	beq.w	80074c6 <_dtoa_r+0x4ee>
 8007388:	f1cb 0600 	rsb	r6, fp, #0
 800738c:	4ba1      	ldr	r3, [pc, #644]	; (8007614 <_dtoa_r+0x63c>)
 800738e:	4fa2      	ldr	r7, [pc, #648]	; (8007618 <_dtoa_r+0x640>)
 8007390:	f006 020f 	and.w	r2, r6, #15
 8007394:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800739c:	ec51 0b18 	vmov	r0, r1, d8
 80073a0:	f7f9 f932 	bl	8000608 <__aeabi_dmul>
 80073a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80073a8:	1136      	asrs	r6, r6, #4
 80073aa:	2300      	movs	r3, #0
 80073ac:	2502      	movs	r5, #2
 80073ae:	2e00      	cmp	r6, #0
 80073b0:	d17e      	bne.n	80074b0 <_dtoa_r+0x4d8>
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d1d0      	bne.n	8007358 <_dtoa_r+0x380>
 80073b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80073b8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	f000 8084 	beq.w	80074ca <_dtoa_r+0x4f2>
 80073c2:	4b96      	ldr	r3, [pc, #600]	; (800761c <_dtoa_r+0x644>)
 80073c4:	2200      	movs	r2, #0
 80073c6:	4640      	mov	r0, r8
 80073c8:	4649      	mov	r1, r9
 80073ca:	f7f9 fb8f 	bl	8000aec <__aeabi_dcmplt>
 80073ce:	2800      	cmp	r0, #0
 80073d0:	d07b      	beq.n	80074ca <_dtoa_r+0x4f2>
 80073d2:	9b04      	ldr	r3, [sp, #16]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d078      	beq.n	80074ca <_dtoa_r+0x4f2>
 80073d8:	9b01      	ldr	r3, [sp, #4]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	dd39      	ble.n	8007452 <_dtoa_r+0x47a>
 80073de:	4b90      	ldr	r3, [pc, #576]	; (8007620 <_dtoa_r+0x648>)
 80073e0:	2200      	movs	r2, #0
 80073e2:	4640      	mov	r0, r8
 80073e4:	4649      	mov	r1, r9
 80073e6:	f7f9 f90f 	bl	8000608 <__aeabi_dmul>
 80073ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80073ee:	9e01      	ldr	r6, [sp, #4]
 80073f0:	f10b 37ff 	add.w	r7, fp, #4294967295
 80073f4:	3501      	adds	r5, #1
 80073f6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80073fa:	4628      	mov	r0, r5
 80073fc:	f7f9 f89a 	bl	8000534 <__aeabi_i2d>
 8007400:	4642      	mov	r2, r8
 8007402:	464b      	mov	r3, r9
 8007404:	f7f9 f900 	bl	8000608 <__aeabi_dmul>
 8007408:	4b86      	ldr	r3, [pc, #536]	; (8007624 <_dtoa_r+0x64c>)
 800740a:	2200      	movs	r2, #0
 800740c:	f7f8 ff46 	bl	800029c <__adddf3>
 8007410:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007414:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007418:	9303      	str	r3, [sp, #12]
 800741a:	2e00      	cmp	r6, #0
 800741c:	d158      	bne.n	80074d0 <_dtoa_r+0x4f8>
 800741e:	4b82      	ldr	r3, [pc, #520]	; (8007628 <_dtoa_r+0x650>)
 8007420:	2200      	movs	r2, #0
 8007422:	4640      	mov	r0, r8
 8007424:	4649      	mov	r1, r9
 8007426:	f7f8 ff37 	bl	8000298 <__aeabi_dsub>
 800742a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800742e:	4680      	mov	r8, r0
 8007430:	4689      	mov	r9, r1
 8007432:	f7f9 fb79 	bl	8000b28 <__aeabi_dcmpgt>
 8007436:	2800      	cmp	r0, #0
 8007438:	f040 8296 	bne.w	8007968 <_dtoa_r+0x990>
 800743c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007440:	4640      	mov	r0, r8
 8007442:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007446:	4649      	mov	r1, r9
 8007448:	f7f9 fb50 	bl	8000aec <__aeabi_dcmplt>
 800744c:	2800      	cmp	r0, #0
 800744e:	f040 8289 	bne.w	8007964 <_dtoa_r+0x98c>
 8007452:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007456:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007458:	2b00      	cmp	r3, #0
 800745a:	f2c0 814e 	blt.w	80076fa <_dtoa_r+0x722>
 800745e:	f1bb 0f0e 	cmp.w	fp, #14
 8007462:	f300 814a 	bgt.w	80076fa <_dtoa_r+0x722>
 8007466:	4b6b      	ldr	r3, [pc, #428]	; (8007614 <_dtoa_r+0x63c>)
 8007468:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800746c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007470:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007472:	2b00      	cmp	r3, #0
 8007474:	f280 80dc 	bge.w	8007630 <_dtoa_r+0x658>
 8007478:	9b04      	ldr	r3, [sp, #16]
 800747a:	2b00      	cmp	r3, #0
 800747c:	f300 80d8 	bgt.w	8007630 <_dtoa_r+0x658>
 8007480:	f040 826f 	bne.w	8007962 <_dtoa_r+0x98a>
 8007484:	4b68      	ldr	r3, [pc, #416]	; (8007628 <_dtoa_r+0x650>)
 8007486:	2200      	movs	r2, #0
 8007488:	4640      	mov	r0, r8
 800748a:	4649      	mov	r1, r9
 800748c:	f7f9 f8bc 	bl	8000608 <__aeabi_dmul>
 8007490:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007494:	f7f9 fb3e 	bl	8000b14 <__aeabi_dcmpge>
 8007498:	9e04      	ldr	r6, [sp, #16]
 800749a:	4637      	mov	r7, r6
 800749c:	2800      	cmp	r0, #0
 800749e:	f040 8245 	bne.w	800792c <_dtoa_r+0x954>
 80074a2:	9d00      	ldr	r5, [sp, #0]
 80074a4:	2331      	movs	r3, #49	; 0x31
 80074a6:	f805 3b01 	strb.w	r3, [r5], #1
 80074aa:	f10b 0b01 	add.w	fp, fp, #1
 80074ae:	e241      	b.n	8007934 <_dtoa_r+0x95c>
 80074b0:	07f2      	lsls	r2, r6, #31
 80074b2:	d505      	bpl.n	80074c0 <_dtoa_r+0x4e8>
 80074b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074b8:	f7f9 f8a6 	bl	8000608 <__aeabi_dmul>
 80074bc:	3501      	adds	r5, #1
 80074be:	2301      	movs	r3, #1
 80074c0:	1076      	asrs	r6, r6, #1
 80074c2:	3708      	adds	r7, #8
 80074c4:	e773      	b.n	80073ae <_dtoa_r+0x3d6>
 80074c6:	2502      	movs	r5, #2
 80074c8:	e775      	b.n	80073b6 <_dtoa_r+0x3de>
 80074ca:	9e04      	ldr	r6, [sp, #16]
 80074cc:	465f      	mov	r7, fp
 80074ce:	e792      	b.n	80073f6 <_dtoa_r+0x41e>
 80074d0:	9900      	ldr	r1, [sp, #0]
 80074d2:	4b50      	ldr	r3, [pc, #320]	; (8007614 <_dtoa_r+0x63c>)
 80074d4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80074d8:	4431      	add	r1, r6
 80074da:	9102      	str	r1, [sp, #8]
 80074dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80074de:	eeb0 9a47 	vmov.f32	s18, s14
 80074e2:	eef0 9a67 	vmov.f32	s19, s15
 80074e6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80074ea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80074ee:	2900      	cmp	r1, #0
 80074f0:	d044      	beq.n	800757c <_dtoa_r+0x5a4>
 80074f2:	494e      	ldr	r1, [pc, #312]	; (800762c <_dtoa_r+0x654>)
 80074f4:	2000      	movs	r0, #0
 80074f6:	f7f9 f9b1 	bl	800085c <__aeabi_ddiv>
 80074fa:	ec53 2b19 	vmov	r2, r3, d9
 80074fe:	f7f8 fecb 	bl	8000298 <__aeabi_dsub>
 8007502:	9d00      	ldr	r5, [sp, #0]
 8007504:	ec41 0b19 	vmov	d9, r0, r1
 8007508:	4649      	mov	r1, r9
 800750a:	4640      	mov	r0, r8
 800750c:	f7f9 fb2c 	bl	8000b68 <__aeabi_d2iz>
 8007510:	4606      	mov	r6, r0
 8007512:	f7f9 f80f 	bl	8000534 <__aeabi_i2d>
 8007516:	4602      	mov	r2, r0
 8007518:	460b      	mov	r3, r1
 800751a:	4640      	mov	r0, r8
 800751c:	4649      	mov	r1, r9
 800751e:	f7f8 febb 	bl	8000298 <__aeabi_dsub>
 8007522:	3630      	adds	r6, #48	; 0x30
 8007524:	f805 6b01 	strb.w	r6, [r5], #1
 8007528:	ec53 2b19 	vmov	r2, r3, d9
 800752c:	4680      	mov	r8, r0
 800752e:	4689      	mov	r9, r1
 8007530:	f7f9 fadc 	bl	8000aec <__aeabi_dcmplt>
 8007534:	2800      	cmp	r0, #0
 8007536:	d164      	bne.n	8007602 <_dtoa_r+0x62a>
 8007538:	4642      	mov	r2, r8
 800753a:	464b      	mov	r3, r9
 800753c:	4937      	ldr	r1, [pc, #220]	; (800761c <_dtoa_r+0x644>)
 800753e:	2000      	movs	r0, #0
 8007540:	f7f8 feaa 	bl	8000298 <__aeabi_dsub>
 8007544:	ec53 2b19 	vmov	r2, r3, d9
 8007548:	f7f9 fad0 	bl	8000aec <__aeabi_dcmplt>
 800754c:	2800      	cmp	r0, #0
 800754e:	f040 80b6 	bne.w	80076be <_dtoa_r+0x6e6>
 8007552:	9b02      	ldr	r3, [sp, #8]
 8007554:	429d      	cmp	r5, r3
 8007556:	f43f af7c 	beq.w	8007452 <_dtoa_r+0x47a>
 800755a:	4b31      	ldr	r3, [pc, #196]	; (8007620 <_dtoa_r+0x648>)
 800755c:	ec51 0b19 	vmov	r0, r1, d9
 8007560:	2200      	movs	r2, #0
 8007562:	f7f9 f851 	bl	8000608 <__aeabi_dmul>
 8007566:	4b2e      	ldr	r3, [pc, #184]	; (8007620 <_dtoa_r+0x648>)
 8007568:	ec41 0b19 	vmov	d9, r0, r1
 800756c:	2200      	movs	r2, #0
 800756e:	4640      	mov	r0, r8
 8007570:	4649      	mov	r1, r9
 8007572:	f7f9 f849 	bl	8000608 <__aeabi_dmul>
 8007576:	4680      	mov	r8, r0
 8007578:	4689      	mov	r9, r1
 800757a:	e7c5      	b.n	8007508 <_dtoa_r+0x530>
 800757c:	ec51 0b17 	vmov	r0, r1, d7
 8007580:	f7f9 f842 	bl	8000608 <__aeabi_dmul>
 8007584:	9b02      	ldr	r3, [sp, #8]
 8007586:	9d00      	ldr	r5, [sp, #0]
 8007588:	930f      	str	r3, [sp, #60]	; 0x3c
 800758a:	ec41 0b19 	vmov	d9, r0, r1
 800758e:	4649      	mov	r1, r9
 8007590:	4640      	mov	r0, r8
 8007592:	f7f9 fae9 	bl	8000b68 <__aeabi_d2iz>
 8007596:	4606      	mov	r6, r0
 8007598:	f7f8 ffcc 	bl	8000534 <__aeabi_i2d>
 800759c:	3630      	adds	r6, #48	; 0x30
 800759e:	4602      	mov	r2, r0
 80075a0:	460b      	mov	r3, r1
 80075a2:	4640      	mov	r0, r8
 80075a4:	4649      	mov	r1, r9
 80075a6:	f7f8 fe77 	bl	8000298 <__aeabi_dsub>
 80075aa:	f805 6b01 	strb.w	r6, [r5], #1
 80075ae:	9b02      	ldr	r3, [sp, #8]
 80075b0:	429d      	cmp	r5, r3
 80075b2:	4680      	mov	r8, r0
 80075b4:	4689      	mov	r9, r1
 80075b6:	f04f 0200 	mov.w	r2, #0
 80075ba:	d124      	bne.n	8007606 <_dtoa_r+0x62e>
 80075bc:	4b1b      	ldr	r3, [pc, #108]	; (800762c <_dtoa_r+0x654>)
 80075be:	ec51 0b19 	vmov	r0, r1, d9
 80075c2:	f7f8 fe6b 	bl	800029c <__adddf3>
 80075c6:	4602      	mov	r2, r0
 80075c8:	460b      	mov	r3, r1
 80075ca:	4640      	mov	r0, r8
 80075cc:	4649      	mov	r1, r9
 80075ce:	f7f9 faab 	bl	8000b28 <__aeabi_dcmpgt>
 80075d2:	2800      	cmp	r0, #0
 80075d4:	d173      	bne.n	80076be <_dtoa_r+0x6e6>
 80075d6:	ec53 2b19 	vmov	r2, r3, d9
 80075da:	4914      	ldr	r1, [pc, #80]	; (800762c <_dtoa_r+0x654>)
 80075dc:	2000      	movs	r0, #0
 80075de:	f7f8 fe5b 	bl	8000298 <__aeabi_dsub>
 80075e2:	4602      	mov	r2, r0
 80075e4:	460b      	mov	r3, r1
 80075e6:	4640      	mov	r0, r8
 80075e8:	4649      	mov	r1, r9
 80075ea:	f7f9 fa7f 	bl	8000aec <__aeabi_dcmplt>
 80075ee:	2800      	cmp	r0, #0
 80075f0:	f43f af2f 	beq.w	8007452 <_dtoa_r+0x47a>
 80075f4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80075f6:	1e6b      	subs	r3, r5, #1
 80075f8:	930f      	str	r3, [sp, #60]	; 0x3c
 80075fa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80075fe:	2b30      	cmp	r3, #48	; 0x30
 8007600:	d0f8      	beq.n	80075f4 <_dtoa_r+0x61c>
 8007602:	46bb      	mov	fp, r7
 8007604:	e04a      	b.n	800769c <_dtoa_r+0x6c4>
 8007606:	4b06      	ldr	r3, [pc, #24]	; (8007620 <_dtoa_r+0x648>)
 8007608:	f7f8 fffe 	bl	8000608 <__aeabi_dmul>
 800760c:	4680      	mov	r8, r0
 800760e:	4689      	mov	r9, r1
 8007610:	e7bd      	b.n	800758e <_dtoa_r+0x5b6>
 8007612:	bf00      	nop
 8007614:	08009170 	.word	0x08009170
 8007618:	08009148 	.word	0x08009148
 800761c:	3ff00000 	.word	0x3ff00000
 8007620:	40240000 	.word	0x40240000
 8007624:	401c0000 	.word	0x401c0000
 8007628:	40140000 	.word	0x40140000
 800762c:	3fe00000 	.word	0x3fe00000
 8007630:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007634:	9d00      	ldr	r5, [sp, #0]
 8007636:	4642      	mov	r2, r8
 8007638:	464b      	mov	r3, r9
 800763a:	4630      	mov	r0, r6
 800763c:	4639      	mov	r1, r7
 800763e:	f7f9 f90d 	bl	800085c <__aeabi_ddiv>
 8007642:	f7f9 fa91 	bl	8000b68 <__aeabi_d2iz>
 8007646:	9001      	str	r0, [sp, #4]
 8007648:	f7f8 ff74 	bl	8000534 <__aeabi_i2d>
 800764c:	4642      	mov	r2, r8
 800764e:	464b      	mov	r3, r9
 8007650:	f7f8 ffda 	bl	8000608 <__aeabi_dmul>
 8007654:	4602      	mov	r2, r0
 8007656:	460b      	mov	r3, r1
 8007658:	4630      	mov	r0, r6
 800765a:	4639      	mov	r1, r7
 800765c:	f7f8 fe1c 	bl	8000298 <__aeabi_dsub>
 8007660:	9e01      	ldr	r6, [sp, #4]
 8007662:	9f04      	ldr	r7, [sp, #16]
 8007664:	3630      	adds	r6, #48	; 0x30
 8007666:	f805 6b01 	strb.w	r6, [r5], #1
 800766a:	9e00      	ldr	r6, [sp, #0]
 800766c:	1bae      	subs	r6, r5, r6
 800766e:	42b7      	cmp	r7, r6
 8007670:	4602      	mov	r2, r0
 8007672:	460b      	mov	r3, r1
 8007674:	d134      	bne.n	80076e0 <_dtoa_r+0x708>
 8007676:	f7f8 fe11 	bl	800029c <__adddf3>
 800767a:	4642      	mov	r2, r8
 800767c:	464b      	mov	r3, r9
 800767e:	4606      	mov	r6, r0
 8007680:	460f      	mov	r7, r1
 8007682:	f7f9 fa51 	bl	8000b28 <__aeabi_dcmpgt>
 8007686:	b9c8      	cbnz	r0, 80076bc <_dtoa_r+0x6e4>
 8007688:	4642      	mov	r2, r8
 800768a:	464b      	mov	r3, r9
 800768c:	4630      	mov	r0, r6
 800768e:	4639      	mov	r1, r7
 8007690:	f7f9 fa22 	bl	8000ad8 <__aeabi_dcmpeq>
 8007694:	b110      	cbz	r0, 800769c <_dtoa_r+0x6c4>
 8007696:	9b01      	ldr	r3, [sp, #4]
 8007698:	07db      	lsls	r3, r3, #31
 800769a:	d40f      	bmi.n	80076bc <_dtoa_r+0x6e4>
 800769c:	4651      	mov	r1, sl
 800769e:	4620      	mov	r0, r4
 80076a0:	f000 fbcc 	bl	8007e3c <_Bfree>
 80076a4:	2300      	movs	r3, #0
 80076a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80076a8:	702b      	strb	r3, [r5, #0]
 80076aa:	f10b 0301 	add.w	r3, fp, #1
 80076ae:	6013      	str	r3, [r2, #0]
 80076b0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	f43f ace2 	beq.w	800707c <_dtoa_r+0xa4>
 80076b8:	601d      	str	r5, [r3, #0]
 80076ba:	e4df      	b.n	800707c <_dtoa_r+0xa4>
 80076bc:	465f      	mov	r7, fp
 80076be:	462b      	mov	r3, r5
 80076c0:	461d      	mov	r5, r3
 80076c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80076c6:	2a39      	cmp	r2, #57	; 0x39
 80076c8:	d106      	bne.n	80076d8 <_dtoa_r+0x700>
 80076ca:	9a00      	ldr	r2, [sp, #0]
 80076cc:	429a      	cmp	r2, r3
 80076ce:	d1f7      	bne.n	80076c0 <_dtoa_r+0x6e8>
 80076d0:	9900      	ldr	r1, [sp, #0]
 80076d2:	2230      	movs	r2, #48	; 0x30
 80076d4:	3701      	adds	r7, #1
 80076d6:	700a      	strb	r2, [r1, #0]
 80076d8:	781a      	ldrb	r2, [r3, #0]
 80076da:	3201      	adds	r2, #1
 80076dc:	701a      	strb	r2, [r3, #0]
 80076de:	e790      	b.n	8007602 <_dtoa_r+0x62a>
 80076e0:	4ba3      	ldr	r3, [pc, #652]	; (8007970 <_dtoa_r+0x998>)
 80076e2:	2200      	movs	r2, #0
 80076e4:	f7f8 ff90 	bl	8000608 <__aeabi_dmul>
 80076e8:	2200      	movs	r2, #0
 80076ea:	2300      	movs	r3, #0
 80076ec:	4606      	mov	r6, r0
 80076ee:	460f      	mov	r7, r1
 80076f0:	f7f9 f9f2 	bl	8000ad8 <__aeabi_dcmpeq>
 80076f4:	2800      	cmp	r0, #0
 80076f6:	d09e      	beq.n	8007636 <_dtoa_r+0x65e>
 80076f8:	e7d0      	b.n	800769c <_dtoa_r+0x6c4>
 80076fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076fc:	2a00      	cmp	r2, #0
 80076fe:	f000 80ca 	beq.w	8007896 <_dtoa_r+0x8be>
 8007702:	9a07      	ldr	r2, [sp, #28]
 8007704:	2a01      	cmp	r2, #1
 8007706:	f300 80ad 	bgt.w	8007864 <_dtoa_r+0x88c>
 800770a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800770c:	2a00      	cmp	r2, #0
 800770e:	f000 80a5 	beq.w	800785c <_dtoa_r+0x884>
 8007712:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007716:	9e08      	ldr	r6, [sp, #32]
 8007718:	9d05      	ldr	r5, [sp, #20]
 800771a:	9a05      	ldr	r2, [sp, #20]
 800771c:	441a      	add	r2, r3
 800771e:	9205      	str	r2, [sp, #20]
 8007720:	9a06      	ldr	r2, [sp, #24]
 8007722:	2101      	movs	r1, #1
 8007724:	441a      	add	r2, r3
 8007726:	4620      	mov	r0, r4
 8007728:	9206      	str	r2, [sp, #24]
 800772a:	f000 fc3d 	bl	8007fa8 <__i2b>
 800772e:	4607      	mov	r7, r0
 8007730:	b165      	cbz	r5, 800774c <_dtoa_r+0x774>
 8007732:	9b06      	ldr	r3, [sp, #24]
 8007734:	2b00      	cmp	r3, #0
 8007736:	dd09      	ble.n	800774c <_dtoa_r+0x774>
 8007738:	42ab      	cmp	r3, r5
 800773a:	9a05      	ldr	r2, [sp, #20]
 800773c:	bfa8      	it	ge
 800773e:	462b      	movge	r3, r5
 8007740:	1ad2      	subs	r2, r2, r3
 8007742:	9205      	str	r2, [sp, #20]
 8007744:	9a06      	ldr	r2, [sp, #24]
 8007746:	1aed      	subs	r5, r5, r3
 8007748:	1ad3      	subs	r3, r2, r3
 800774a:	9306      	str	r3, [sp, #24]
 800774c:	9b08      	ldr	r3, [sp, #32]
 800774e:	b1f3      	cbz	r3, 800778e <_dtoa_r+0x7b6>
 8007750:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007752:	2b00      	cmp	r3, #0
 8007754:	f000 80a3 	beq.w	800789e <_dtoa_r+0x8c6>
 8007758:	2e00      	cmp	r6, #0
 800775a:	dd10      	ble.n	800777e <_dtoa_r+0x7a6>
 800775c:	4639      	mov	r1, r7
 800775e:	4632      	mov	r2, r6
 8007760:	4620      	mov	r0, r4
 8007762:	f000 fce1 	bl	8008128 <__pow5mult>
 8007766:	4652      	mov	r2, sl
 8007768:	4601      	mov	r1, r0
 800776a:	4607      	mov	r7, r0
 800776c:	4620      	mov	r0, r4
 800776e:	f000 fc31 	bl	8007fd4 <__multiply>
 8007772:	4651      	mov	r1, sl
 8007774:	4680      	mov	r8, r0
 8007776:	4620      	mov	r0, r4
 8007778:	f000 fb60 	bl	8007e3c <_Bfree>
 800777c:	46c2      	mov	sl, r8
 800777e:	9b08      	ldr	r3, [sp, #32]
 8007780:	1b9a      	subs	r2, r3, r6
 8007782:	d004      	beq.n	800778e <_dtoa_r+0x7b6>
 8007784:	4651      	mov	r1, sl
 8007786:	4620      	mov	r0, r4
 8007788:	f000 fcce 	bl	8008128 <__pow5mult>
 800778c:	4682      	mov	sl, r0
 800778e:	2101      	movs	r1, #1
 8007790:	4620      	mov	r0, r4
 8007792:	f000 fc09 	bl	8007fa8 <__i2b>
 8007796:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007798:	2b00      	cmp	r3, #0
 800779a:	4606      	mov	r6, r0
 800779c:	f340 8081 	ble.w	80078a2 <_dtoa_r+0x8ca>
 80077a0:	461a      	mov	r2, r3
 80077a2:	4601      	mov	r1, r0
 80077a4:	4620      	mov	r0, r4
 80077a6:	f000 fcbf 	bl	8008128 <__pow5mult>
 80077aa:	9b07      	ldr	r3, [sp, #28]
 80077ac:	2b01      	cmp	r3, #1
 80077ae:	4606      	mov	r6, r0
 80077b0:	dd7a      	ble.n	80078a8 <_dtoa_r+0x8d0>
 80077b2:	f04f 0800 	mov.w	r8, #0
 80077b6:	6933      	ldr	r3, [r6, #16]
 80077b8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80077bc:	6918      	ldr	r0, [r3, #16]
 80077be:	f000 fba5 	bl	8007f0c <__hi0bits>
 80077c2:	f1c0 0020 	rsb	r0, r0, #32
 80077c6:	9b06      	ldr	r3, [sp, #24]
 80077c8:	4418      	add	r0, r3
 80077ca:	f010 001f 	ands.w	r0, r0, #31
 80077ce:	f000 8094 	beq.w	80078fa <_dtoa_r+0x922>
 80077d2:	f1c0 0320 	rsb	r3, r0, #32
 80077d6:	2b04      	cmp	r3, #4
 80077d8:	f340 8085 	ble.w	80078e6 <_dtoa_r+0x90e>
 80077dc:	9b05      	ldr	r3, [sp, #20]
 80077de:	f1c0 001c 	rsb	r0, r0, #28
 80077e2:	4403      	add	r3, r0
 80077e4:	9305      	str	r3, [sp, #20]
 80077e6:	9b06      	ldr	r3, [sp, #24]
 80077e8:	4403      	add	r3, r0
 80077ea:	4405      	add	r5, r0
 80077ec:	9306      	str	r3, [sp, #24]
 80077ee:	9b05      	ldr	r3, [sp, #20]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	dd05      	ble.n	8007800 <_dtoa_r+0x828>
 80077f4:	4651      	mov	r1, sl
 80077f6:	461a      	mov	r2, r3
 80077f8:	4620      	mov	r0, r4
 80077fa:	f000 fcef 	bl	80081dc <__lshift>
 80077fe:	4682      	mov	sl, r0
 8007800:	9b06      	ldr	r3, [sp, #24]
 8007802:	2b00      	cmp	r3, #0
 8007804:	dd05      	ble.n	8007812 <_dtoa_r+0x83a>
 8007806:	4631      	mov	r1, r6
 8007808:	461a      	mov	r2, r3
 800780a:	4620      	mov	r0, r4
 800780c:	f000 fce6 	bl	80081dc <__lshift>
 8007810:	4606      	mov	r6, r0
 8007812:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007814:	2b00      	cmp	r3, #0
 8007816:	d072      	beq.n	80078fe <_dtoa_r+0x926>
 8007818:	4631      	mov	r1, r6
 800781a:	4650      	mov	r0, sl
 800781c:	f000 fd4a 	bl	80082b4 <__mcmp>
 8007820:	2800      	cmp	r0, #0
 8007822:	da6c      	bge.n	80078fe <_dtoa_r+0x926>
 8007824:	2300      	movs	r3, #0
 8007826:	4651      	mov	r1, sl
 8007828:	220a      	movs	r2, #10
 800782a:	4620      	mov	r0, r4
 800782c:	f000 fb28 	bl	8007e80 <__multadd>
 8007830:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007832:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007836:	4682      	mov	sl, r0
 8007838:	2b00      	cmp	r3, #0
 800783a:	f000 81b0 	beq.w	8007b9e <_dtoa_r+0xbc6>
 800783e:	2300      	movs	r3, #0
 8007840:	4639      	mov	r1, r7
 8007842:	220a      	movs	r2, #10
 8007844:	4620      	mov	r0, r4
 8007846:	f000 fb1b 	bl	8007e80 <__multadd>
 800784a:	9b01      	ldr	r3, [sp, #4]
 800784c:	2b00      	cmp	r3, #0
 800784e:	4607      	mov	r7, r0
 8007850:	f300 8096 	bgt.w	8007980 <_dtoa_r+0x9a8>
 8007854:	9b07      	ldr	r3, [sp, #28]
 8007856:	2b02      	cmp	r3, #2
 8007858:	dc59      	bgt.n	800790e <_dtoa_r+0x936>
 800785a:	e091      	b.n	8007980 <_dtoa_r+0x9a8>
 800785c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800785e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007862:	e758      	b.n	8007716 <_dtoa_r+0x73e>
 8007864:	9b04      	ldr	r3, [sp, #16]
 8007866:	1e5e      	subs	r6, r3, #1
 8007868:	9b08      	ldr	r3, [sp, #32]
 800786a:	42b3      	cmp	r3, r6
 800786c:	bfbf      	itttt	lt
 800786e:	9b08      	ldrlt	r3, [sp, #32]
 8007870:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007872:	9608      	strlt	r6, [sp, #32]
 8007874:	1af3      	sublt	r3, r6, r3
 8007876:	bfb4      	ite	lt
 8007878:	18d2      	addlt	r2, r2, r3
 800787a:	1b9e      	subge	r6, r3, r6
 800787c:	9b04      	ldr	r3, [sp, #16]
 800787e:	bfbc      	itt	lt
 8007880:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007882:	2600      	movlt	r6, #0
 8007884:	2b00      	cmp	r3, #0
 8007886:	bfb7      	itett	lt
 8007888:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800788c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007890:	1a9d      	sublt	r5, r3, r2
 8007892:	2300      	movlt	r3, #0
 8007894:	e741      	b.n	800771a <_dtoa_r+0x742>
 8007896:	9e08      	ldr	r6, [sp, #32]
 8007898:	9d05      	ldr	r5, [sp, #20]
 800789a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800789c:	e748      	b.n	8007730 <_dtoa_r+0x758>
 800789e:	9a08      	ldr	r2, [sp, #32]
 80078a0:	e770      	b.n	8007784 <_dtoa_r+0x7ac>
 80078a2:	9b07      	ldr	r3, [sp, #28]
 80078a4:	2b01      	cmp	r3, #1
 80078a6:	dc19      	bgt.n	80078dc <_dtoa_r+0x904>
 80078a8:	9b02      	ldr	r3, [sp, #8]
 80078aa:	b9bb      	cbnz	r3, 80078dc <_dtoa_r+0x904>
 80078ac:	9b03      	ldr	r3, [sp, #12]
 80078ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80078b2:	b99b      	cbnz	r3, 80078dc <_dtoa_r+0x904>
 80078b4:	9b03      	ldr	r3, [sp, #12]
 80078b6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80078ba:	0d1b      	lsrs	r3, r3, #20
 80078bc:	051b      	lsls	r3, r3, #20
 80078be:	b183      	cbz	r3, 80078e2 <_dtoa_r+0x90a>
 80078c0:	9b05      	ldr	r3, [sp, #20]
 80078c2:	3301      	adds	r3, #1
 80078c4:	9305      	str	r3, [sp, #20]
 80078c6:	9b06      	ldr	r3, [sp, #24]
 80078c8:	3301      	adds	r3, #1
 80078ca:	9306      	str	r3, [sp, #24]
 80078cc:	f04f 0801 	mov.w	r8, #1
 80078d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	f47f af6f 	bne.w	80077b6 <_dtoa_r+0x7de>
 80078d8:	2001      	movs	r0, #1
 80078da:	e774      	b.n	80077c6 <_dtoa_r+0x7ee>
 80078dc:	f04f 0800 	mov.w	r8, #0
 80078e0:	e7f6      	b.n	80078d0 <_dtoa_r+0x8f8>
 80078e2:	4698      	mov	r8, r3
 80078e4:	e7f4      	b.n	80078d0 <_dtoa_r+0x8f8>
 80078e6:	d082      	beq.n	80077ee <_dtoa_r+0x816>
 80078e8:	9a05      	ldr	r2, [sp, #20]
 80078ea:	331c      	adds	r3, #28
 80078ec:	441a      	add	r2, r3
 80078ee:	9205      	str	r2, [sp, #20]
 80078f0:	9a06      	ldr	r2, [sp, #24]
 80078f2:	441a      	add	r2, r3
 80078f4:	441d      	add	r5, r3
 80078f6:	9206      	str	r2, [sp, #24]
 80078f8:	e779      	b.n	80077ee <_dtoa_r+0x816>
 80078fa:	4603      	mov	r3, r0
 80078fc:	e7f4      	b.n	80078e8 <_dtoa_r+0x910>
 80078fe:	9b04      	ldr	r3, [sp, #16]
 8007900:	2b00      	cmp	r3, #0
 8007902:	dc37      	bgt.n	8007974 <_dtoa_r+0x99c>
 8007904:	9b07      	ldr	r3, [sp, #28]
 8007906:	2b02      	cmp	r3, #2
 8007908:	dd34      	ble.n	8007974 <_dtoa_r+0x99c>
 800790a:	9b04      	ldr	r3, [sp, #16]
 800790c:	9301      	str	r3, [sp, #4]
 800790e:	9b01      	ldr	r3, [sp, #4]
 8007910:	b963      	cbnz	r3, 800792c <_dtoa_r+0x954>
 8007912:	4631      	mov	r1, r6
 8007914:	2205      	movs	r2, #5
 8007916:	4620      	mov	r0, r4
 8007918:	f000 fab2 	bl	8007e80 <__multadd>
 800791c:	4601      	mov	r1, r0
 800791e:	4606      	mov	r6, r0
 8007920:	4650      	mov	r0, sl
 8007922:	f000 fcc7 	bl	80082b4 <__mcmp>
 8007926:	2800      	cmp	r0, #0
 8007928:	f73f adbb 	bgt.w	80074a2 <_dtoa_r+0x4ca>
 800792c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800792e:	9d00      	ldr	r5, [sp, #0]
 8007930:	ea6f 0b03 	mvn.w	fp, r3
 8007934:	f04f 0800 	mov.w	r8, #0
 8007938:	4631      	mov	r1, r6
 800793a:	4620      	mov	r0, r4
 800793c:	f000 fa7e 	bl	8007e3c <_Bfree>
 8007940:	2f00      	cmp	r7, #0
 8007942:	f43f aeab 	beq.w	800769c <_dtoa_r+0x6c4>
 8007946:	f1b8 0f00 	cmp.w	r8, #0
 800794a:	d005      	beq.n	8007958 <_dtoa_r+0x980>
 800794c:	45b8      	cmp	r8, r7
 800794e:	d003      	beq.n	8007958 <_dtoa_r+0x980>
 8007950:	4641      	mov	r1, r8
 8007952:	4620      	mov	r0, r4
 8007954:	f000 fa72 	bl	8007e3c <_Bfree>
 8007958:	4639      	mov	r1, r7
 800795a:	4620      	mov	r0, r4
 800795c:	f000 fa6e 	bl	8007e3c <_Bfree>
 8007960:	e69c      	b.n	800769c <_dtoa_r+0x6c4>
 8007962:	2600      	movs	r6, #0
 8007964:	4637      	mov	r7, r6
 8007966:	e7e1      	b.n	800792c <_dtoa_r+0x954>
 8007968:	46bb      	mov	fp, r7
 800796a:	4637      	mov	r7, r6
 800796c:	e599      	b.n	80074a2 <_dtoa_r+0x4ca>
 800796e:	bf00      	nop
 8007970:	40240000 	.word	0x40240000
 8007974:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007976:	2b00      	cmp	r3, #0
 8007978:	f000 80c8 	beq.w	8007b0c <_dtoa_r+0xb34>
 800797c:	9b04      	ldr	r3, [sp, #16]
 800797e:	9301      	str	r3, [sp, #4]
 8007980:	2d00      	cmp	r5, #0
 8007982:	dd05      	ble.n	8007990 <_dtoa_r+0x9b8>
 8007984:	4639      	mov	r1, r7
 8007986:	462a      	mov	r2, r5
 8007988:	4620      	mov	r0, r4
 800798a:	f000 fc27 	bl	80081dc <__lshift>
 800798e:	4607      	mov	r7, r0
 8007990:	f1b8 0f00 	cmp.w	r8, #0
 8007994:	d05b      	beq.n	8007a4e <_dtoa_r+0xa76>
 8007996:	6879      	ldr	r1, [r7, #4]
 8007998:	4620      	mov	r0, r4
 800799a:	f000 fa0f 	bl	8007dbc <_Balloc>
 800799e:	4605      	mov	r5, r0
 80079a0:	b928      	cbnz	r0, 80079ae <_dtoa_r+0x9d6>
 80079a2:	4b83      	ldr	r3, [pc, #524]	; (8007bb0 <_dtoa_r+0xbd8>)
 80079a4:	4602      	mov	r2, r0
 80079a6:	f240 21ef 	movw	r1, #751	; 0x2ef
 80079aa:	f7ff bb2e 	b.w	800700a <_dtoa_r+0x32>
 80079ae:	693a      	ldr	r2, [r7, #16]
 80079b0:	3202      	adds	r2, #2
 80079b2:	0092      	lsls	r2, r2, #2
 80079b4:	f107 010c 	add.w	r1, r7, #12
 80079b8:	300c      	adds	r0, #12
 80079ba:	f000 ffab 	bl	8008914 <memcpy>
 80079be:	2201      	movs	r2, #1
 80079c0:	4629      	mov	r1, r5
 80079c2:	4620      	mov	r0, r4
 80079c4:	f000 fc0a 	bl	80081dc <__lshift>
 80079c8:	9b00      	ldr	r3, [sp, #0]
 80079ca:	3301      	adds	r3, #1
 80079cc:	9304      	str	r3, [sp, #16]
 80079ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 80079d2:	4413      	add	r3, r2
 80079d4:	9308      	str	r3, [sp, #32]
 80079d6:	9b02      	ldr	r3, [sp, #8]
 80079d8:	f003 0301 	and.w	r3, r3, #1
 80079dc:	46b8      	mov	r8, r7
 80079de:	9306      	str	r3, [sp, #24]
 80079e0:	4607      	mov	r7, r0
 80079e2:	9b04      	ldr	r3, [sp, #16]
 80079e4:	4631      	mov	r1, r6
 80079e6:	3b01      	subs	r3, #1
 80079e8:	4650      	mov	r0, sl
 80079ea:	9301      	str	r3, [sp, #4]
 80079ec:	f7ff fa6b 	bl	8006ec6 <quorem>
 80079f0:	4641      	mov	r1, r8
 80079f2:	9002      	str	r0, [sp, #8]
 80079f4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80079f8:	4650      	mov	r0, sl
 80079fa:	f000 fc5b 	bl	80082b4 <__mcmp>
 80079fe:	463a      	mov	r2, r7
 8007a00:	9005      	str	r0, [sp, #20]
 8007a02:	4631      	mov	r1, r6
 8007a04:	4620      	mov	r0, r4
 8007a06:	f000 fc71 	bl	80082ec <__mdiff>
 8007a0a:	68c2      	ldr	r2, [r0, #12]
 8007a0c:	4605      	mov	r5, r0
 8007a0e:	bb02      	cbnz	r2, 8007a52 <_dtoa_r+0xa7a>
 8007a10:	4601      	mov	r1, r0
 8007a12:	4650      	mov	r0, sl
 8007a14:	f000 fc4e 	bl	80082b4 <__mcmp>
 8007a18:	4602      	mov	r2, r0
 8007a1a:	4629      	mov	r1, r5
 8007a1c:	4620      	mov	r0, r4
 8007a1e:	9209      	str	r2, [sp, #36]	; 0x24
 8007a20:	f000 fa0c 	bl	8007e3c <_Bfree>
 8007a24:	9b07      	ldr	r3, [sp, #28]
 8007a26:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007a28:	9d04      	ldr	r5, [sp, #16]
 8007a2a:	ea43 0102 	orr.w	r1, r3, r2
 8007a2e:	9b06      	ldr	r3, [sp, #24]
 8007a30:	4319      	orrs	r1, r3
 8007a32:	d110      	bne.n	8007a56 <_dtoa_r+0xa7e>
 8007a34:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007a38:	d029      	beq.n	8007a8e <_dtoa_r+0xab6>
 8007a3a:	9b05      	ldr	r3, [sp, #20]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	dd02      	ble.n	8007a46 <_dtoa_r+0xa6e>
 8007a40:	9b02      	ldr	r3, [sp, #8]
 8007a42:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007a46:	9b01      	ldr	r3, [sp, #4]
 8007a48:	f883 9000 	strb.w	r9, [r3]
 8007a4c:	e774      	b.n	8007938 <_dtoa_r+0x960>
 8007a4e:	4638      	mov	r0, r7
 8007a50:	e7ba      	b.n	80079c8 <_dtoa_r+0x9f0>
 8007a52:	2201      	movs	r2, #1
 8007a54:	e7e1      	b.n	8007a1a <_dtoa_r+0xa42>
 8007a56:	9b05      	ldr	r3, [sp, #20]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	db04      	blt.n	8007a66 <_dtoa_r+0xa8e>
 8007a5c:	9907      	ldr	r1, [sp, #28]
 8007a5e:	430b      	orrs	r3, r1
 8007a60:	9906      	ldr	r1, [sp, #24]
 8007a62:	430b      	orrs	r3, r1
 8007a64:	d120      	bne.n	8007aa8 <_dtoa_r+0xad0>
 8007a66:	2a00      	cmp	r2, #0
 8007a68:	dded      	ble.n	8007a46 <_dtoa_r+0xa6e>
 8007a6a:	4651      	mov	r1, sl
 8007a6c:	2201      	movs	r2, #1
 8007a6e:	4620      	mov	r0, r4
 8007a70:	f000 fbb4 	bl	80081dc <__lshift>
 8007a74:	4631      	mov	r1, r6
 8007a76:	4682      	mov	sl, r0
 8007a78:	f000 fc1c 	bl	80082b4 <__mcmp>
 8007a7c:	2800      	cmp	r0, #0
 8007a7e:	dc03      	bgt.n	8007a88 <_dtoa_r+0xab0>
 8007a80:	d1e1      	bne.n	8007a46 <_dtoa_r+0xa6e>
 8007a82:	f019 0f01 	tst.w	r9, #1
 8007a86:	d0de      	beq.n	8007a46 <_dtoa_r+0xa6e>
 8007a88:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007a8c:	d1d8      	bne.n	8007a40 <_dtoa_r+0xa68>
 8007a8e:	9a01      	ldr	r2, [sp, #4]
 8007a90:	2339      	movs	r3, #57	; 0x39
 8007a92:	7013      	strb	r3, [r2, #0]
 8007a94:	462b      	mov	r3, r5
 8007a96:	461d      	mov	r5, r3
 8007a98:	3b01      	subs	r3, #1
 8007a9a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007a9e:	2a39      	cmp	r2, #57	; 0x39
 8007aa0:	d06c      	beq.n	8007b7c <_dtoa_r+0xba4>
 8007aa2:	3201      	adds	r2, #1
 8007aa4:	701a      	strb	r2, [r3, #0]
 8007aa6:	e747      	b.n	8007938 <_dtoa_r+0x960>
 8007aa8:	2a00      	cmp	r2, #0
 8007aaa:	dd07      	ble.n	8007abc <_dtoa_r+0xae4>
 8007aac:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007ab0:	d0ed      	beq.n	8007a8e <_dtoa_r+0xab6>
 8007ab2:	9a01      	ldr	r2, [sp, #4]
 8007ab4:	f109 0301 	add.w	r3, r9, #1
 8007ab8:	7013      	strb	r3, [r2, #0]
 8007aba:	e73d      	b.n	8007938 <_dtoa_r+0x960>
 8007abc:	9b04      	ldr	r3, [sp, #16]
 8007abe:	9a08      	ldr	r2, [sp, #32]
 8007ac0:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d043      	beq.n	8007b50 <_dtoa_r+0xb78>
 8007ac8:	4651      	mov	r1, sl
 8007aca:	2300      	movs	r3, #0
 8007acc:	220a      	movs	r2, #10
 8007ace:	4620      	mov	r0, r4
 8007ad0:	f000 f9d6 	bl	8007e80 <__multadd>
 8007ad4:	45b8      	cmp	r8, r7
 8007ad6:	4682      	mov	sl, r0
 8007ad8:	f04f 0300 	mov.w	r3, #0
 8007adc:	f04f 020a 	mov.w	r2, #10
 8007ae0:	4641      	mov	r1, r8
 8007ae2:	4620      	mov	r0, r4
 8007ae4:	d107      	bne.n	8007af6 <_dtoa_r+0xb1e>
 8007ae6:	f000 f9cb 	bl	8007e80 <__multadd>
 8007aea:	4680      	mov	r8, r0
 8007aec:	4607      	mov	r7, r0
 8007aee:	9b04      	ldr	r3, [sp, #16]
 8007af0:	3301      	adds	r3, #1
 8007af2:	9304      	str	r3, [sp, #16]
 8007af4:	e775      	b.n	80079e2 <_dtoa_r+0xa0a>
 8007af6:	f000 f9c3 	bl	8007e80 <__multadd>
 8007afa:	4639      	mov	r1, r7
 8007afc:	4680      	mov	r8, r0
 8007afe:	2300      	movs	r3, #0
 8007b00:	220a      	movs	r2, #10
 8007b02:	4620      	mov	r0, r4
 8007b04:	f000 f9bc 	bl	8007e80 <__multadd>
 8007b08:	4607      	mov	r7, r0
 8007b0a:	e7f0      	b.n	8007aee <_dtoa_r+0xb16>
 8007b0c:	9b04      	ldr	r3, [sp, #16]
 8007b0e:	9301      	str	r3, [sp, #4]
 8007b10:	9d00      	ldr	r5, [sp, #0]
 8007b12:	4631      	mov	r1, r6
 8007b14:	4650      	mov	r0, sl
 8007b16:	f7ff f9d6 	bl	8006ec6 <quorem>
 8007b1a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007b1e:	9b00      	ldr	r3, [sp, #0]
 8007b20:	f805 9b01 	strb.w	r9, [r5], #1
 8007b24:	1aea      	subs	r2, r5, r3
 8007b26:	9b01      	ldr	r3, [sp, #4]
 8007b28:	4293      	cmp	r3, r2
 8007b2a:	dd07      	ble.n	8007b3c <_dtoa_r+0xb64>
 8007b2c:	4651      	mov	r1, sl
 8007b2e:	2300      	movs	r3, #0
 8007b30:	220a      	movs	r2, #10
 8007b32:	4620      	mov	r0, r4
 8007b34:	f000 f9a4 	bl	8007e80 <__multadd>
 8007b38:	4682      	mov	sl, r0
 8007b3a:	e7ea      	b.n	8007b12 <_dtoa_r+0xb3a>
 8007b3c:	9b01      	ldr	r3, [sp, #4]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	bfc8      	it	gt
 8007b42:	461d      	movgt	r5, r3
 8007b44:	9b00      	ldr	r3, [sp, #0]
 8007b46:	bfd8      	it	le
 8007b48:	2501      	movle	r5, #1
 8007b4a:	441d      	add	r5, r3
 8007b4c:	f04f 0800 	mov.w	r8, #0
 8007b50:	4651      	mov	r1, sl
 8007b52:	2201      	movs	r2, #1
 8007b54:	4620      	mov	r0, r4
 8007b56:	f000 fb41 	bl	80081dc <__lshift>
 8007b5a:	4631      	mov	r1, r6
 8007b5c:	4682      	mov	sl, r0
 8007b5e:	f000 fba9 	bl	80082b4 <__mcmp>
 8007b62:	2800      	cmp	r0, #0
 8007b64:	dc96      	bgt.n	8007a94 <_dtoa_r+0xabc>
 8007b66:	d102      	bne.n	8007b6e <_dtoa_r+0xb96>
 8007b68:	f019 0f01 	tst.w	r9, #1
 8007b6c:	d192      	bne.n	8007a94 <_dtoa_r+0xabc>
 8007b6e:	462b      	mov	r3, r5
 8007b70:	461d      	mov	r5, r3
 8007b72:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b76:	2a30      	cmp	r2, #48	; 0x30
 8007b78:	d0fa      	beq.n	8007b70 <_dtoa_r+0xb98>
 8007b7a:	e6dd      	b.n	8007938 <_dtoa_r+0x960>
 8007b7c:	9a00      	ldr	r2, [sp, #0]
 8007b7e:	429a      	cmp	r2, r3
 8007b80:	d189      	bne.n	8007a96 <_dtoa_r+0xabe>
 8007b82:	f10b 0b01 	add.w	fp, fp, #1
 8007b86:	2331      	movs	r3, #49	; 0x31
 8007b88:	e796      	b.n	8007ab8 <_dtoa_r+0xae0>
 8007b8a:	4b0a      	ldr	r3, [pc, #40]	; (8007bb4 <_dtoa_r+0xbdc>)
 8007b8c:	f7ff ba99 	b.w	80070c2 <_dtoa_r+0xea>
 8007b90:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	f47f aa6d 	bne.w	8007072 <_dtoa_r+0x9a>
 8007b98:	4b07      	ldr	r3, [pc, #28]	; (8007bb8 <_dtoa_r+0xbe0>)
 8007b9a:	f7ff ba92 	b.w	80070c2 <_dtoa_r+0xea>
 8007b9e:	9b01      	ldr	r3, [sp, #4]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	dcb5      	bgt.n	8007b10 <_dtoa_r+0xb38>
 8007ba4:	9b07      	ldr	r3, [sp, #28]
 8007ba6:	2b02      	cmp	r3, #2
 8007ba8:	f73f aeb1 	bgt.w	800790e <_dtoa_r+0x936>
 8007bac:	e7b0      	b.n	8007b10 <_dtoa_r+0xb38>
 8007bae:	bf00      	nop
 8007bb0:	080090d8 	.word	0x080090d8
 8007bb4:	08009038 	.word	0x08009038
 8007bb8:	0800905c 	.word	0x0800905c

08007bbc <_free_r>:
 8007bbc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007bbe:	2900      	cmp	r1, #0
 8007bc0:	d044      	beq.n	8007c4c <_free_r+0x90>
 8007bc2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007bc6:	9001      	str	r0, [sp, #4]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	f1a1 0404 	sub.w	r4, r1, #4
 8007bce:	bfb8      	it	lt
 8007bd0:	18e4      	addlt	r4, r4, r3
 8007bd2:	f000 f8e7 	bl	8007da4 <__malloc_lock>
 8007bd6:	4a1e      	ldr	r2, [pc, #120]	; (8007c50 <_free_r+0x94>)
 8007bd8:	9801      	ldr	r0, [sp, #4]
 8007bda:	6813      	ldr	r3, [r2, #0]
 8007bdc:	b933      	cbnz	r3, 8007bec <_free_r+0x30>
 8007bde:	6063      	str	r3, [r4, #4]
 8007be0:	6014      	str	r4, [r2, #0]
 8007be2:	b003      	add	sp, #12
 8007be4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007be8:	f000 b8e2 	b.w	8007db0 <__malloc_unlock>
 8007bec:	42a3      	cmp	r3, r4
 8007bee:	d908      	bls.n	8007c02 <_free_r+0x46>
 8007bf0:	6825      	ldr	r5, [r4, #0]
 8007bf2:	1961      	adds	r1, r4, r5
 8007bf4:	428b      	cmp	r3, r1
 8007bf6:	bf01      	itttt	eq
 8007bf8:	6819      	ldreq	r1, [r3, #0]
 8007bfa:	685b      	ldreq	r3, [r3, #4]
 8007bfc:	1949      	addeq	r1, r1, r5
 8007bfe:	6021      	streq	r1, [r4, #0]
 8007c00:	e7ed      	b.n	8007bde <_free_r+0x22>
 8007c02:	461a      	mov	r2, r3
 8007c04:	685b      	ldr	r3, [r3, #4]
 8007c06:	b10b      	cbz	r3, 8007c0c <_free_r+0x50>
 8007c08:	42a3      	cmp	r3, r4
 8007c0a:	d9fa      	bls.n	8007c02 <_free_r+0x46>
 8007c0c:	6811      	ldr	r1, [r2, #0]
 8007c0e:	1855      	adds	r5, r2, r1
 8007c10:	42a5      	cmp	r5, r4
 8007c12:	d10b      	bne.n	8007c2c <_free_r+0x70>
 8007c14:	6824      	ldr	r4, [r4, #0]
 8007c16:	4421      	add	r1, r4
 8007c18:	1854      	adds	r4, r2, r1
 8007c1a:	42a3      	cmp	r3, r4
 8007c1c:	6011      	str	r1, [r2, #0]
 8007c1e:	d1e0      	bne.n	8007be2 <_free_r+0x26>
 8007c20:	681c      	ldr	r4, [r3, #0]
 8007c22:	685b      	ldr	r3, [r3, #4]
 8007c24:	6053      	str	r3, [r2, #4]
 8007c26:	440c      	add	r4, r1
 8007c28:	6014      	str	r4, [r2, #0]
 8007c2a:	e7da      	b.n	8007be2 <_free_r+0x26>
 8007c2c:	d902      	bls.n	8007c34 <_free_r+0x78>
 8007c2e:	230c      	movs	r3, #12
 8007c30:	6003      	str	r3, [r0, #0]
 8007c32:	e7d6      	b.n	8007be2 <_free_r+0x26>
 8007c34:	6825      	ldr	r5, [r4, #0]
 8007c36:	1961      	adds	r1, r4, r5
 8007c38:	428b      	cmp	r3, r1
 8007c3a:	bf04      	itt	eq
 8007c3c:	6819      	ldreq	r1, [r3, #0]
 8007c3e:	685b      	ldreq	r3, [r3, #4]
 8007c40:	6063      	str	r3, [r4, #4]
 8007c42:	bf04      	itt	eq
 8007c44:	1949      	addeq	r1, r1, r5
 8007c46:	6021      	streq	r1, [r4, #0]
 8007c48:	6054      	str	r4, [r2, #4]
 8007c4a:	e7ca      	b.n	8007be2 <_free_r+0x26>
 8007c4c:	b003      	add	sp, #12
 8007c4e:	bd30      	pop	{r4, r5, pc}
 8007c50:	20000474 	.word	0x20000474

08007c54 <malloc>:
 8007c54:	4b02      	ldr	r3, [pc, #8]	; (8007c60 <malloc+0xc>)
 8007c56:	4601      	mov	r1, r0
 8007c58:	6818      	ldr	r0, [r3, #0]
 8007c5a:	f000 b823 	b.w	8007ca4 <_malloc_r>
 8007c5e:	bf00      	nop
 8007c60:	20000078 	.word	0x20000078

08007c64 <sbrk_aligned>:
 8007c64:	b570      	push	{r4, r5, r6, lr}
 8007c66:	4e0e      	ldr	r6, [pc, #56]	; (8007ca0 <sbrk_aligned+0x3c>)
 8007c68:	460c      	mov	r4, r1
 8007c6a:	6831      	ldr	r1, [r6, #0]
 8007c6c:	4605      	mov	r5, r0
 8007c6e:	b911      	cbnz	r1, 8007c76 <sbrk_aligned+0x12>
 8007c70:	f000 fe40 	bl	80088f4 <_sbrk_r>
 8007c74:	6030      	str	r0, [r6, #0]
 8007c76:	4621      	mov	r1, r4
 8007c78:	4628      	mov	r0, r5
 8007c7a:	f000 fe3b 	bl	80088f4 <_sbrk_r>
 8007c7e:	1c43      	adds	r3, r0, #1
 8007c80:	d00a      	beq.n	8007c98 <sbrk_aligned+0x34>
 8007c82:	1cc4      	adds	r4, r0, #3
 8007c84:	f024 0403 	bic.w	r4, r4, #3
 8007c88:	42a0      	cmp	r0, r4
 8007c8a:	d007      	beq.n	8007c9c <sbrk_aligned+0x38>
 8007c8c:	1a21      	subs	r1, r4, r0
 8007c8e:	4628      	mov	r0, r5
 8007c90:	f000 fe30 	bl	80088f4 <_sbrk_r>
 8007c94:	3001      	adds	r0, #1
 8007c96:	d101      	bne.n	8007c9c <sbrk_aligned+0x38>
 8007c98:	f04f 34ff 	mov.w	r4, #4294967295
 8007c9c:	4620      	mov	r0, r4
 8007c9e:	bd70      	pop	{r4, r5, r6, pc}
 8007ca0:	20000478 	.word	0x20000478

08007ca4 <_malloc_r>:
 8007ca4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ca8:	1ccd      	adds	r5, r1, #3
 8007caa:	f025 0503 	bic.w	r5, r5, #3
 8007cae:	3508      	adds	r5, #8
 8007cb0:	2d0c      	cmp	r5, #12
 8007cb2:	bf38      	it	cc
 8007cb4:	250c      	movcc	r5, #12
 8007cb6:	2d00      	cmp	r5, #0
 8007cb8:	4607      	mov	r7, r0
 8007cba:	db01      	blt.n	8007cc0 <_malloc_r+0x1c>
 8007cbc:	42a9      	cmp	r1, r5
 8007cbe:	d905      	bls.n	8007ccc <_malloc_r+0x28>
 8007cc0:	230c      	movs	r3, #12
 8007cc2:	603b      	str	r3, [r7, #0]
 8007cc4:	2600      	movs	r6, #0
 8007cc6:	4630      	mov	r0, r6
 8007cc8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ccc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007da0 <_malloc_r+0xfc>
 8007cd0:	f000 f868 	bl	8007da4 <__malloc_lock>
 8007cd4:	f8d8 3000 	ldr.w	r3, [r8]
 8007cd8:	461c      	mov	r4, r3
 8007cda:	bb5c      	cbnz	r4, 8007d34 <_malloc_r+0x90>
 8007cdc:	4629      	mov	r1, r5
 8007cde:	4638      	mov	r0, r7
 8007ce0:	f7ff ffc0 	bl	8007c64 <sbrk_aligned>
 8007ce4:	1c43      	adds	r3, r0, #1
 8007ce6:	4604      	mov	r4, r0
 8007ce8:	d155      	bne.n	8007d96 <_malloc_r+0xf2>
 8007cea:	f8d8 4000 	ldr.w	r4, [r8]
 8007cee:	4626      	mov	r6, r4
 8007cf0:	2e00      	cmp	r6, #0
 8007cf2:	d145      	bne.n	8007d80 <_malloc_r+0xdc>
 8007cf4:	2c00      	cmp	r4, #0
 8007cf6:	d048      	beq.n	8007d8a <_malloc_r+0xe6>
 8007cf8:	6823      	ldr	r3, [r4, #0]
 8007cfa:	4631      	mov	r1, r6
 8007cfc:	4638      	mov	r0, r7
 8007cfe:	eb04 0903 	add.w	r9, r4, r3
 8007d02:	f000 fdf7 	bl	80088f4 <_sbrk_r>
 8007d06:	4581      	cmp	r9, r0
 8007d08:	d13f      	bne.n	8007d8a <_malloc_r+0xe6>
 8007d0a:	6821      	ldr	r1, [r4, #0]
 8007d0c:	1a6d      	subs	r5, r5, r1
 8007d0e:	4629      	mov	r1, r5
 8007d10:	4638      	mov	r0, r7
 8007d12:	f7ff ffa7 	bl	8007c64 <sbrk_aligned>
 8007d16:	3001      	adds	r0, #1
 8007d18:	d037      	beq.n	8007d8a <_malloc_r+0xe6>
 8007d1a:	6823      	ldr	r3, [r4, #0]
 8007d1c:	442b      	add	r3, r5
 8007d1e:	6023      	str	r3, [r4, #0]
 8007d20:	f8d8 3000 	ldr.w	r3, [r8]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d038      	beq.n	8007d9a <_malloc_r+0xf6>
 8007d28:	685a      	ldr	r2, [r3, #4]
 8007d2a:	42a2      	cmp	r2, r4
 8007d2c:	d12b      	bne.n	8007d86 <_malloc_r+0xe2>
 8007d2e:	2200      	movs	r2, #0
 8007d30:	605a      	str	r2, [r3, #4]
 8007d32:	e00f      	b.n	8007d54 <_malloc_r+0xb0>
 8007d34:	6822      	ldr	r2, [r4, #0]
 8007d36:	1b52      	subs	r2, r2, r5
 8007d38:	d41f      	bmi.n	8007d7a <_malloc_r+0xd6>
 8007d3a:	2a0b      	cmp	r2, #11
 8007d3c:	d917      	bls.n	8007d6e <_malloc_r+0xca>
 8007d3e:	1961      	adds	r1, r4, r5
 8007d40:	42a3      	cmp	r3, r4
 8007d42:	6025      	str	r5, [r4, #0]
 8007d44:	bf18      	it	ne
 8007d46:	6059      	strne	r1, [r3, #4]
 8007d48:	6863      	ldr	r3, [r4, #4]
 8007d4a:	bf08      	it	eq
 8007d4c:	f8c8 1000 	streq.w	r1, [r8]
 8007d50:	5162      	str	r2, [r4, r5]
 8007d52:	604b      	str	r3, [r1, #4]
 8007d54:	4638      	mov	r0, r7
 8007d56:	f104 060b 	add.w	r6, r4, #11
 8007d5a:	f000 f829 	bl	8007db0 <__malloc_unlock>
 8007d5e:	f026 0607 	bic.w	r6, r6, #7
 8007d62:	1d23      	adds	r3, r4, #4
 8007d64:	1af2      	subs	r2, r6, r3
 8007d66:	d0ae      	beq.n	8007cc6 <_malloc_r+0x22>
 8007d68:	1b9b      	subs	r3, r3, r6
 8007d6a:	50a3      	str	r3, [r4, r2]
 8007d6c:	e7ab      	b.n	8007cc6 <_malloc_r+0x22>
 8007d6e:	42a3      	cmp	r3, r4
 8007d70:	6862      	ldr	r2, [r4, #4]
 8007d72:	d1dd      	bne.n	8007d30 <_malloc_r+0x8c>
 8007d74:	f8c8 2000 	str.w	r2, [r8]
 8007d78:	e7ec      	b.n	8007d54 <_malloc_r+0xb0>
 8007d7a:	4623      	mov	r3, r4
 8007d7c:	6864      	ldr	r4, [r4, #4]
 8007d7e:	e7ac      	b.n	8007cda <_malloc_r+0x36>
 8007d80:	4634      	mov	r4, r6
 8007d82:	6876      	ldr	r6, [r6, #4]
 8007d84:	e7b4      	b.n	8007cf0 <_malloc_r+0x4c>
 8007d86:	4613      	mov	r3, r2
 8007d88:	e7cc      	b.n	8007d24 <_malloc_r+0x80>
 8007d8a:	230c      	movs	r3, #12
 8007d8c:	603b      	str	r3, [r7, #0]
 8007d8e:	4638      	mov	r0, r7
 8007d90:	f000 f80e 	bl	8007db0 <__malloc_unlock>
 8007d94:	e797      	b.n	8007cc6 <_malloc_r+0x22>
 8007d96:	6025      	str	r5, [r4, #0]
 8007d98:	e7dc      	b.n	8007d54 <_malloc_r+0xb0>
 8007d9a:	605b      	str	r3, [r3, #4]
 8007d9c:	deff      	udf	#255	; 0xff
 8007d9e:	bf00      	nop
 8007da0:	20000474 	.word	0x20000474

08007da4 <__malloc_lock>:
 8007da4:	4801      	ldr	r0, [pc, #4]	; (8007dac <__malloc_lock+0x8>)
 8007da6:	f7ff b88c 	b.w	8006ec2 <__retarget_lock_acquire_recursive>
 8007daa:	bf00      	nop
 8007dac:	20000470 	.word	0x20000470

08007db0 <__malloc_unlock>:
 8007db0:	4801      	ldr	r0, [pc, #4]	; (8007db8 <__malloc_unlock+0x8>)
 8007db2:	f7ff b887 	b.w	8006ec4 <__retarget_lock_release_recursive>
 8007db6:	bf00      	nop
 8007db8:	20000470 	.word	0x20000470

08007dbc <_Balloc>:
 8007dbc:	b570      	push	{r4, r5, r6, lr}
 8007dbe:	69c6      	ldr	r6, [r0, #28]
 8007dc0:	4604      	mov	r4, r0
 8007dc2:	460d      	mov	r5, r1
 8007dc4:	b976      	cbnz	r6, 8007de4 <_Balloc+0x28>
 8007dc6:	2010      	movs	r0, #16
 8007dc8:	f7ff ff44 	bl	8007c54 <malloc>
 8007dcc:	4602      	mov	r2, r0
 8007dce:	61e0      	str	r0, [r4, #28]
 8007dd0:	b920      	cbnz	r0, 8007ddc <_Balloc+0x20>
 8007dd2:	4b18      	ldr	r3, [pc, #96]	; (8007e34 <_Balloc+0x78>)
 8007dd4:	4818      	ldr	r0, [pc, #96]	; (8007e38 <_Balloc+0x7c>)
 8007dd6:	216b      	movs	r1, #107	; 0x6b
 8007dd8:	f000 fdaa 	bl	8008930 <__assert_func>
 8007ddc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007de0:	6006      	str	r6, [r0, #0]
 8007de2:	60c6      	str	r6, [r0, #12]
 8007de4:	69e6      	ldr	r6, [r4, #28]
 8007de6:	68f3      	ldr	r3, [r6, #12]
 8007de8:	b183      	cbz	r3, 8007e0c <_Balloc+0x50>
 8007dea:	69e3      	ldr	r3, [r4, #28]
 8007dec:	68db      	ldr	r3, [r3, #12]
 8007dee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007df2:	b9b8      	cbnz	r0, 8007e24 <_Balloc+0x68>
 8007df4:	2101      	movs	r1, #1
 8007df6:	fa01 f605 	lsl.w	r6, r1, r5
 8007dfa:	1d72      	adds	r2, r6, #5
 8007dfc:	0092      	lsls	r2, r2, #2
 8007dfe:	4620      	mov	r0, r4
 8007e00:	f000 fdb4 	bl	800896c <_calloc_r>
 8007e04:	b160      	cbz	r0, 8007e20 <_Balloc+0x64>
 8007e06:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007e0a:	e00e      	b.n	8007e2a <_Balloc+0x6e>
 8007e0c:	2221      	movs	r2, #33	; 0x21
 8007e0e:	2104      	movs	r1, #4
 8007e10:	4620      	mov	r0, r4
 8007e12:	f000 fdab 	bl	800896c <_calloc_r>
 8007e16:	69e3      	ldr	r3, [r4, #28]
 8007e18:	60f0      	str	r0, [r6, #12]
 8007e1a:	68db      	ldr	r3, [r3, #12]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d1e4      	bne.n	8007dea <_Balloc+0x2e>
 8007e20:	2000      	movs	r0, #0
 8007e22:	bd70      	pop	{r4, r5, r6, pc}
 8007e24:	6802      	ldr	r2, [r0, #0]
 8007e26:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007e30:	e7f7      	b.n	8007e22 <_Balloc+0x66>
 8007e32:	bf00      	nop
 8007e34:	08009069 	.word	0x08009069
 8007e38:	080090e9 	.word	0x080090e9

08007e3c <_Bfree>:
 8007e3c:	b570      	push	{r4, r5, r6, lr}
 8007e3e:	69c6      	ldr	r6, [r0, #28]
 8007e40:	4605      	mov	r5, r0
 8007e42:	460c      	mov	r4, r1
 8007e44:	b976      	cbnz	r6, 8007e64 <_Bfree+0x28>
 8007e46:	2010      	movs	r0, #16
 8007e48:	f7ff ff04 	bl	8007c54 <malloc>
 8007e4c:	4602      	mov	r2, r0
 8007e4e:	61e8      	str	r0, [r5, #28]
 8007e50:	b920      	cbnz	r0, 8007e5c <_Bfree+0x20>
 8007e52:	4b09      	ldr	r3, [pc, #36]	; (8007e78 <_Bfree+0x3c>)
 8007e54:	4809      	ldr	r0, [pc, #36]	; (8007e7c <_Bfree+0x40>)
 8007e56:	218f      	movs	r1, #143	; 0x8f
 8007e58:	f000 fd6a 	bl	8008930 <__assert_func>
 8007e5c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007e60:	6006      	str	r6, [r0, #0]
 8007e62:	60c6      	str	r6, [r0, #12]
 8007e64:	b13c      	cbz	r4, 8007e76 <_Bfree+0x3a>
 8007e66:	69eb      	ldr	r3, [r5, #28]
 8007e68:	6862      	ldr	r2, [r4, #4]
 8007e6a:	68db      	ldr	r3, [r3, #12]
 8007e6c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007e70:	6021      	str	r1, [r4, #0]
 8007e72:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007e76:	bd70      	pop	{r4, r5, r6, pc}
 8007e78:	08009069 	.word	0x08009069
 8007e7c:	080090e9 	.word	0x080090e9

08007e80 <__multadd>:
 8007e80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e84:	690d      	ldr	r5, [r1, #16]
 8007e86:	4607      	mov	r7, r0
 8007e88:	460c      	mov	r4, r1
 8007e8a:	461e      	mov	r6, r3
 8007e8c:	f101 0c14 	add.w	ip, r1, #20
 8007e90:	2000      	movs	r0, #0
 8007e92:	f8dc 3000 	ldr.w	r3, [ip]
 8007e96:	b299      	uxth	r1, r3
 8007e98:	fb02 6101 	mla	r1, r2, r1, r6
 8007e9c:	0c1e      	lsrs	r6, r3, #16
 8007e9e:	0c0b      	lsrs	r3, r1, #16
 8007ea0:	fb02 3306 	mla	r3, r2, r6, r3
 8007ea4:	b289      	uxth	r1, r1
 8007ea6:	3001      	adds	r0, #1
 8007ea8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007eac:	4285      	cmp	r5, r0
 8007eae:	f84c 1b04 	str.w	r1, [ip], #4
 8007eb2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007eb6:	dcec      	bgt.n	8007e92 <__multadd+0x12>
 8007eb8:	b30e      	cbz	r6, 8007efe <__multadd+0x7e>
 8007eba:	68a3      	ldr	r3, [r4, #8]
 8007ebc:	42ab      	cmp	r3, r5
 8007ebe:	dc19      	bgt.n	8007ef4 <__multadd+0x74>
 8007ec0:	6861      	ldr	r1, [r4, #4]
 8007ec2:	4638      	mov	r0, r7
 8007ec4:	3101      	adds	r1, #1
 8007ec6:	f7ff ff79 	bl	8007dbc <_Balloc>
 8007eca:	4680      	mov	r8, r0
 8007ecc:	b928      	cbnz	r0, 8007eda <__multadd+0x5a>
 8007ece:	4602      	mov	r2, r0
 8007ed0:	4b0c      	ldr	r3, [pc, #48]	; (8007f04 <__multadd+0x84>)
 8007ed2:	480d      	ldr	r0, [pc, #52]	; (8007f08 <__multadd+0x88>)
 8007ed4:	21ba      	movs	r1, #186	; 0xba
 8007ed6:	f000 fd2b 	bl	8008930 <__assert_func>
 8007eda:	6922      	ldr	r2, [r4, #16]
 8007edc:	3202      	adds	r2, #2
 8007ede:	f104 010c 	add.w	r1, r4, #12
 8007ee2:	0092      	lsls	r2, r2, #2
 8007ee4:	300c      	adds	r0, #12
 8007ee6:	f000 fd15 	bl	8008914 <memcpy>
 8007eea:	4621      	mov	r1, r4
 8007eec:	4638      	mov	r0, r7
 8007eee:	f7ff ffa5 	bl	8007e3c <_Bfree>
 8007ef2:	4644      	mov	r4, r8
 8007ef4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007ef8:	3501      	adds	r5, #1
 8007efa:	615e      	str	r6, [r3, #20]
 8007efc:	6125      	str	r5, [r4, #16]
 8007efe:	4620      	mov	r0, r4
 8007f00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f04:	080090d8 	.word	0x080090d8
 8007f08:	080090e9 	.word	0x080090e9

08007f0c <__hi0bits>:
 8007f0c:	0c03      	lsrs	r3, r0, #16
 8007f0e:	041b      	lsls	r3, r3, #16
 8007f10:	b9d3      	cbnz	r3, 8007f48 <__hi0bits+0x3c>
 8007f12:	0400      	lsls	r0, r0, #16
 8007f14:	2310      	movs	r3, #16
 8007f16:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007f1a:	bf04      	itt	eq
 8007f1c:	0200      	lsleq	r0, r0, #8
 8007f1e:	3308      	addeq	r3, #8
 8007f20:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007f24:	bf04      	itt	eq
 8007f26:	0100      	lsleq	r0, r0, #4
 8007f28:	3304      	addeq	r3, #4
 8007f2a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007f2e:	bf04      	itt	eq
 8007f30:	0080      	lsleq	r0, r0, #2
 8007f32:	3302      	addeq	r3, #2
 8007f34:	2800      	cmp	r0, #0
 8007f36:	db05      	blt.n	8007f44 <__hi0bits+0x38>
 8007f38:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007f3c:	f103 0301 	add.w	r3, r3, #1
 8007f40:	bf08      	it	eq
 8007f42:	2320      	moveq	r3, #32
 8007f44:	4618      	mov	r0, r3
 8007f46:	4770      	bx	lr
 8007f48:	2300      	movs	r3, #0
 8007f4a:	e7e4      	b.n	8007f16 <__hi0bits+0xa>

08007f4c <__lo0bits>:
 8007f4c:	6803      	ldr	r3, [r0, #0]
 8007f4e:	f013 0207 	ands.w	r2, r3, #7
 8007f52:	d00c      	beq.n	8007f6e <__lo0bits+0x22>
 8007f54:	07d9      	lsls	r1, r3, #31
 8007f56:	d422      	bmi.n	8007f9e <__lo0bits+0x52>
 8007f58:	079a      	lsls	r2, r3, #30
 8007f5a:	bf49      	itett	mi
 8007f5c:	085b      	lsrmi	r3, r3, #1
 8007f5e:	089b      	lsrpl	r3, r3, #2
 8007f60:	6003      	strmi	r3, [r0, #0]
 8007f62:	2201      	movmi	r2, #1
 8007f64:	bf5c      	itt	pl
 8007f66:	6003      	strpl	r3, [r0, #0]
 8007f68:	2202      	movpl	r2, #2
 8007f6a:	4610      	mov	r0, r2
 8007f6c:	4770      	bx	lr
 8007f6e:	b299      	uxth	r1, r3
 8007f70:	b909      	cbnz	r1, 8007f76 <__lo0bits+0x2a>
 8007f72:	0c1b      	lsrs	r3, r3, #16
 8007f74:	2210      	movs	r2, #16
 8007f76:	b2d9      	uxtb	r1, r3
 8007f78:	b909      	cbnz	r1, 8007f7e <__lo0bits+0x32>
 8007f7a:	3208      	adds	r2, #8
 8007f7c:	0a1b      	lsrs	r3, r3, #8
 8007f7e:	0719      	lsls	r1, r3, #28
 8007f80:	bf04      	itt	eq
 8007f82:	091b      	lsreq	r3, r3, #4
 8007f84:	3204      	addeq	r2, #4
 8007f86:	0799      	lsls	r1, r3, #30
 8007f88:	bf04      	itt	eq
 8007f8a:	089b      	lsreq	r3, r3, #2
 8007f8c:	3202      	addeq	r2, #2
 8007f8e:	07d9      	lsls	r1, r3, #31
 8007f90:	d403      	bmi.n	8007f9a <__lo0bits+0x4e>
 8007f92:	085b      	lsrs	r3, r3, #1
 8007f94:	f102 0201 	add.w	r2, r2, #1
 8007f98:	d003      	beq.n	8007fa2 <__lo0bits+0x56>
 8007f9a:	6003      	str	r3, [r0, #0]
 8007f9c:	e7e5      	b.n	8007f6a <__lo0bits+0x1e>
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	e7e3      	b.n	8007f6a <__lo0bits+0x1e>
 8007fa2:	2220      	movs	r2, #32
 8007fa4:	e7e1      	b.n	8007f6a <__lo0bits+0x1e>
	...

08007fa8 <__i2b>:
 8007fa8:	b510      	push	{r4, lr}
 8007faa:	460c      	mov	r4, r1
 8007fac:	2101      	movs	r1, #1
 8007fae:	f7ff ff05 	bl	8007dbc <_Balloc>
 8007fb2:	4602      	mov	r2, r0
 8007fb4:	b928      	cbnz	r0, 8007fc2 <__i2b+0x1a>
 8007fb6:	4b05      	ldr	r3, [pc, #20]	; (8007fcc <__i2b+0x24>)
 8007fb8:	4805      	ldr	r0, [pc, #20]	; (8007fd0 <__i2b+0x28>)
 8007fba:	f240 1145 	movw	r1, #325	; 0x145
 8007fbe:	f000 fcb7 	bl	8008930 <__assert_func>
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	6144      	str	r4, [r0, #20]
 8007fc6:	6103      	str	r3, [r0, #16]
 8007fc8:	bd10      	pop	{r4, pc}
 8007fca:	bf00      	nop
 8007fcc:	080090d8 	.word	0x080090d8
 8007fd0:	080090e9 	.word	0x080090e9

08007fd4 <__multiply>:
 8007fd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fd8:	4691      	mov	r9, r2
 8007fda:	690a      	ldr	r2, [r1, #16]
 8007fdc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007fe0:	429a      	cmp	r2, r3
 8007fe2:	bfb8      	it	lt
 8007fe4:	460b      	movlt	r3, r1
 8007fe6:	460c      	mov	r4, r1
 8007fe8:	bfbc      	itt	lt
 8007fea:	464c      	movlt	r4, r9
 8007fec:	4699      	movlt	r9, r3
 8007fee:	6927      	ldr	r7, [r4, #16]
 8007ff0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007ff4:	68a3      	ldr	r3, [r4, #8]
 8007ff6:	6861      	ldr	r1, [r4, #4]
 8007ff8:	eb07 060a 	add.w	r6, r7, sl
 8007ffc:	42b3      	cmp	r3, r6
 8007ffe:	b085      	sub	sp, #20
 8008000:	bfb8      	it	lt
 8008002:	3101      	addlt	r1, #1
 8008004:	f7ff feda 	bl	8007dbc <_Balloc>
 8008008:	b930      	cbnz	r0, 8008018 <__multiply+0x44>
 800800a:	4602      	mov	r2, r0
 800800c:	4b44      	ldr	r3, [pc, #272]	; (8008120 <__multiply+0x14c>)
 800800e:	4845      	ldr	r0, [pc, #276]	; (8008124 <__multiply+0x150>)
 8008010:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8008014:	f000 fc8c 	bl	8008930 <__assert_func>
 8008018:	f100 0514 	add.w	r5, r0, #20
 800801c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008020:	462b      	mov	r3, r5
 8008022:	2200      	movs	r2, #0
 8008024:	4543      	cmp	r3, r8
 8008026:	d321      	bcc.n	800806c <__multiply+0x98>
 8008028:	f104 0314 	add.w	r3, r4, #20
 800802c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008030:	f109 0314 	add.w	r3, r9, #20
 8008034:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008038:	9202      	str	r2, [sp, #8]
 800803a:	1b3a      	subs	r2, r7, r4
 800803c:	3a15      	subs	r2, #21
 800803e:	f022 0203 	bic.w	r2, r2, #3
 8008042:	3204      	adds	r2, #4
 8008044:	f104 0115 	add.w	r1, r4, #21
 8008048:	428f      	cmp	r7, r1
 800804a:	bf38      	it	cc
 800804c:	2204      	movcc	r2, #4
 800804e:	9201      	str	r2, [sp, #4]
 8008050:	9a02      	ldr	r2, [sp, #8]
 8008052:	9303      	str	r3, [sp, #12]
 8008054:	429a      	cmp	r2, r3
 8008056:	d80c      	bhi.n	8008072 <__multiply+0x9e>
 8008058:	2e00      	cmp	r6, #0
 800805a:	dd03      	ble.n	8008064 <__multiply+0x90>
 800805c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008060:	2b00      	cmp	r3, #0
 8008062:	d05b      	beq.n	800811c <__multiply+0x148>
 8008064:	6106      	str	r6, [r0, #16]
 8008066:	b005      	add	sp, #20
 8008068:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800806c:	f843 2b04 	str.w	r2, [r3], #4
 8008070:	e7d8      	b.n	8008024 <__multiply+0x50>
 8008072:	f8b3 a000 	ldrh.w	sl, [r3]
 8008076:	f1ba 0f00 	cmp.w	sl, #0
 800807a:	d024      	beq.n	80080c6 <__multiply+0xf2>
 800807c:	f104 0e14 	add.w	lr, r4, #20
 8008080:	46a9      	mov	r9, r5
 8008082:	f04f 0c00 	mov.w	ip, #0
 8008086:	f85e 2b04 	ldr.w	r2, [lr], #4
 800808a:	f8d9 1000 	ldr.w	r1, [r9]
 800808e:	fa1f fb82 	uxth.w	fp, r2
 8008092:	b289      	uxth	r1, r1
 8008094:	fb0a 110b 	mla	r1, sl, fp, r1
 8008098:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800809c:	f8d9 2000 	ldr.w	r2, [r9]
 80080a0:	4461      	add	r1, ip
 80080a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80080a6:	fb0a c20b 	mla	r2, sl, fp, ip
 80080aa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80080ae:	b289      	uxth	r1, r1
 80080b0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80080b4:	4577      	cmp	r7, lr
 80080b6:	f849 1b04 	str.w	r1, [r9], #4
 80080ba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80080be:	d8e2      	bhi.n	8008086 <__multiply+0xb2>
 80080c0:	9a01      	ldr	r2, [sp, #4]
 80080c2:	f845 c002 	str.w	ip, [r5, r2]
 80080c6:	9a03      	ldr	r2, [sp, #12]
 80080c8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80080cc:	3304      	adds	r3, #4
 80080ce:	f1b9 0f00 	cmp.w	r9, #0
 80080d2:	d021      	beq.n	8008118 <__multiply+0x144>
 80080d4:	6829      	ldr	r1, [r5, #0]
 80080d6:	f104 0c14 	add.w	ip, r4, #20
 80080da:	46ae      	mov	lr, r5
 80080dc:	f04f 0a00 	mov.w	sl, #0
 80080e0:	f8bc b000 	ldrh.w	fp, [ip]
 80080e4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80080e8:	fb09 220b 	mla	r2, r9, fp, r2
 80080ec:	4452      	add	r2, sl
 80080ee:	b289      	uxth	r1, r1
 80080f0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80080f4:	f84e 1b04 	str.w	r1, [lr], #4
 80080f8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80080fc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008100:	f8be 1000 	ldrh.w	r1, [lr]
 8008104:	fb09 110a 	mla	r1, r9, sl, r1
 8008108:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800810c:	4567      	cmp	r7, ip
 800810e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008112:	d8e5      	bhi.n	80080e0 <__multiply+0x10c>
 8008114:	9a01      	ldr	r2, [sp, #4]
 8008116:	50a9      	str	r1, [r5, r2]
 8008118:	3504      	adds	r5, #4
 800811a:	e799      	b.n	8008050 <__multiply+0x7c>
 800811c:	3e01      	subs	r6, #1
 800811e:	e79b      	b.n	8008058 <__multiply+0x84>
 8008120:	080090d8 	.word	0x080090d8
 8008124:	080090e9 	.word	0x080090e9

08008128 <__pow5mult>:
 8008128:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800812c:	4615      	mov	r5, r2
 800812e:	f012 0203 	ands.w	r2, r2, #3
 8008132:	4606      	mov	r6, r0
 8008134:	460f      	mov	r7, r1
 8008136:	d007      	beq.n	8008148 <__pow5mult+0x20>
 8008138:	4c25      	ldr	r4, [pc, #148]	; (80081d0 <__pow5mult+0xa8>)
 800813a:	3a01      	subs	r2, #1
 800813c:	2300      	movs	r3, #0
 800813e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008142:	f7ff fe9d 	bl	8007e80 <__multadd>
 8008146:	4607      	mov	r7, r0
 8008148:	10ad      	asrs	r5, r5, #2
 800814a:	d03d      	beq.n	80081c8 <__pow5mult+0xa0>
 800814c:	69f4      	ldr	r4, [r6, #28]
 800814e:	b97c      	cbnz	r4, 8008170 <__pow5mult+0x48>
 8008150:	2010      	movs	r0, #16
 8008152:	f7ff fd7f 	bl	8007c54 <malloc>
 8008156:	4602      	mov	r2, r0
 8008158:	61f0      	str	r0, [r6, #28]
 800815a:	b928      	cbnz	r0, 8008168 <__pow5mult+0x40>
 800815c:	4b1d      	ldr	r3, [pc, #116]	; (80081d4 <__pow5mult+0xac>)
 800815e:	481e      	ldr	r0, [pc, #120]	; (80081d8 <__pow5mult+0xb0>)
 8008160:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008164:	f000 fbe4 	bl	8008930 <__assert_func>
 8008168:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800816c:	6004      	str	r4, [r0, #0]
 800816e:	60c4      	str	r4, [r0, #12]
 8008170:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008174:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008178:	b94c      	cbnz	r4, 800818e <__pow5mult+0x66>
 800817a:	f240 2171 	movw	r1, #625	; 0x271
 800817e:	4630      	mov	r0, r6
 8008180:	f7ff ff12 	bl	8007fa8 <__i2b>
 8008184:	2300      	movs	r3, #0
 8008186:	f8c8 0008 	str.w	r0, [r8, #8]
 800818a:	4604      	mov	r4, r0
 800818c:	6003      	str	r3, [r0, #0]
 800818e:	f04f 0900 	mov.w	r9, #0
 8008192:	07eb      	lsls	r3, r5, #31
 8008194:	d50a      	bpl.n	80081ac <__pow5mult+0x84>
 8008196:	4639      	mov	r1, r7
 8008198:	4622      	mov	r2, r4
 800819a:	4630      	mov	r0, r6
 800819c:	f7ff ff1a 	bl	8007fd4 <__multiply>
 80081a0:	4639      	mov	r1, r7
 80081a2:	4680      	mov	r8, r0
 80081a4:	4630      	mov	r0, r6
 80081a6:	f7ff fe49 	bl	8007e3c <_Bfree>
 80081aa:	4647      	mov	r7, r8
 80081ac:	106d      	asrs	r5, r5, #1
 80081ae:	d00b      	beq.n	80081c8 <__pow5mult+0xa0>
 80081b0:	6820      	ldr	r0, [r4, #0]
 80081b2:	b938      	cbnz	r0, 80081c4 <__pow5mult+0x9c>
 80081b4:	4622      	mov	r2, r4
 80081b6:	4621      	mov	r1, r4
 80081b8:	4630      	mov	r0, r6
 80081ba:	f7ff ff0b 	bl	8007fd4 <__multiply>
 80081be:	6020      	str	r0, [r4, #0]
 80081c0:	f8c0 9000 	str.w	r9, [r0]
 80081c4:	4604      	mov	r4, r0
 80081c6:	e7e4      	b.n	8008192 <__pow5mult+0x6a>
 80081c8:	4638      	mov	r0, r7
 80081ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081ce:	bf00      	nop
 80081d0:	08009238 	.word	0x08009238
 80081d4:	08009069 	.word	0x08009069
 80081d8:	080090e9 	.word	0x080090e9

080081dc <__lshift>:
 80081dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081e0:	460c      	mov	r4, r1
 80081e2:	6849      	ldr	r1, [r1, #4]
 80081e4:	6923      	ldr	r3, [r4, #16]
 80081e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80081ea:	68a3      	ldr	r3, [r4, #8]
 80081ec:	4607      	mov	r7, r0
 80081ee:	4691      	mov	r9, r2
 80081f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80081f4:	f108 0601 	add.w	r6, r8, #1
 80081f8:	42b3      	cmp	r3, r6
 80081fa:	db0b      	blt.n	8008214 <__lshift+0x38>
 80081fc:	4638      	mov	r0, r7
 80081fe:	f7ff fddd 	bl	8007dbc <_Balloc>
 8008202:	4605      	mov	r5, r0
 8008204:	b948      	cbnz	r0, 800821a <__lshift+0x3e>
 8008206:	4602      	mov	r2, r0
 8008208:	4b28      	ldr	r3, [pc, #160]	; (80082ac <__lshift+0xd0>)
 800820a:	4829      	ldr	r0, [pc, #164]	; (80082b0 <__lshift+0xd4>)
 800820c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008210:	f000 fb8e 	bl	8008930 <__assert_func>
 8008214:	3101      	adds	r1, #1
 8008216:	005b      	lsls	r3, r3, #1
 8008218:	e7ee      	b.n	80081f8 <__lshift+0x1c>
 800821a:	2300      	movs	r3, #0
 800821c:	f100 0114 	add.w	r1, r0, #20
 8008220:	f100 0210 	add.w	r2, r0, #16
 8008224:	4618      	mov	r0, r3
 8008226:	4553      	cmp	r3, sl
 8008228:	db33      	blt.n	8008292 <__lshift+0xb6>
 800822a:	6920      	ldr	r0, [r4, #16]
 800822c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008230:	f104 0314 	add.w	r3, r4, #20
 8008234:	f019 091f 	ands.w	r9, r9, #31
 8008238:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800823c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008240:	d02b      	beq.n	800829a <__lshift+0xbe>
 8008242:	f1c9 0e20 	rsb	lr, r9, #32
 8008246:	468a      	mov	sl, r1
 8008248:	2200      	movs	r2, #0
 800824a:	6818      	ldr	r0, [r3, #0]
 800824c:	fa00 f009 	lsl.w	r0, r0, r9
 8008250:	4310      	orrs	r0, r2
 8008252:	f84a 0b04 	str.w	r0, [sl], #4
 8008256:	f853 2b04 	ldr.w	r2, [r3], #4
 800825a:	459c      	cmp	ip, r3
 800825c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008260:	d8f3      	bhi.n	800824a <__lshift+0x6e>
 8008262:	ebac 0304 	sub.w	r3, ip, r4
 8008266:	3b15      	subs	r3, #21
 8008268:	f023 0303 	bic.w	r3, r3, #3
 800826c:	3304      	adds	r3, #4
 800826e:	f104 0015 	add.w	r0, r4, #21
 8008272:	4584      	cmp	ip, r0
 8008274:	bf38      	it	cc
 8008276:	2304      	movcc	r3, #4
 8008278:	50ca      	str	r2, [r1, r3]
 800827a:	b10a      	cbz	r2, 8008280 <__lshift+0xa4>
 800827c:	f108 0602 	add.w	r6, r8, #2
 8008280:	3e01      	subs	r6, #1
 8008282:	4638      	mov	r0, r7
 8008284:	612e      	str	r6, [r5, #16]
 8008286:	4621      	mov	r1, r4
 8008288:	f7ff fdd8 	bl	8007e3c <_Bfree>
 800828c:	4628      	mov	r0, r5
 800828e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008292:	f842 0f04 	str.w	r0, [r2, #4]!
 8008296:	3301      	adds	r3, #1
 8008298:	e7c5      	b.n	8008226 <__lshift+0x4a>
 800829a:	3904      	subs	r1, #4
 800829c:	f853 2b04 	ldr.w	r2, [r3], #4
 80082a0:	f841 2f04 	str.w	r2, [r1, #4]!
 80082a4:	459c      	cmp	ip, r3
 80082a6:	d8f9      	bhi.n	800829c <__lshift+0xc0>
 80082a8:	e7ea      	b.n	8008280 <__lshift+0xa4>
 80082aa:	bf00      	nop
 80082ac:	080090d8 	.word	0x080090d8
 80082b0:	080090e9 	.word	0x080090e9

080082b4 <__mcmp>:
 80082b4:	b530      	push	{r4, r5, lr}
 80082b6:	6902      	ldr	r2, [r0, #16]
 80082b8:	690c      	ldr	r4, [r1, #16]
 80082ba:	1b12      	subs	r2, r2, r4
 80082bc:	d10e      	bne.n	80082dc <__mcmp+0x28>
 80082be:	f100 0314 	add.w	r3, r0, #20
 80082c2:	3114      	adds	r1, #20
 80082c4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80082c8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80082cc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80082d0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80082d4:	42a5      	cmp	r5, r4
 80082d6:	d003      	beq.n	80082e0 <__mcmp+0x2c>
 80082d8:	d305      	bcc.n	80082e6 <__mcmp+0x32>
 80082da:	2201      	movs	r2, #1
 80082dc:	4610      	mov	r0, r2
 80082de:	bd30      	pop	{r4, r5, pc}
 80082e0:	4283      	cmp	r3, r0
 80082e2:	d3f3      	bcc.n	80082cc <__mcmp+0x18>
 80082e4:	e7fa      	b.n	80082dc <__mcmp+0x28>
 80082e6:	f04f 32ff 	mov.w	r2, #4294967295
 80082ea:	e7f7      	b.n	80082dc <__mcmp+0x28>

080082ec <__mdiff>:
 80082ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082f0:	460c      	mov	r4, r1
 80082f2:	4606      	mov	r6, r0
 80082f4:	4611      	mov	r1, r2
 80082f6:	4620      	mov	r0, r4
 80082f8:	4690      	mov	r8, r2
 80082fa:	f7ff ffdb 	bl	80082b4 <__mcmp>
 80082fe:	1e05      	subs	r5, r0, #0
 8008300:	d110      	bne.n	8008324 <__mdiff+0x38>
 8008302:	4629      	mov	r1, r5
 8008304:	4630      	mov	r0, r6
 8008306:	f7ff fd59 	bl	8007dbc <_Balloc>
 800830a:	b930      	cbnz	r0, 800831a <__mdiff+0x2e>
 800830c:	4b3a      	ldr	r3, [pc, #232]	; (80083f8 <__mdiff+0x10c>)
 800830e:	4602      	mov	r2, r0
 8008310:	f240 2137 	movw	r1, #567	; 0x237
 8008314:	4839      	ldr	r0, [pc, #228]	; (80083fc <__mdiff+0x110>)
 8008316:	f000 fb0b 	bl	8008930 <__assert_func>
 800831a:	2301      	movs	r3, #1
 800831c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008320:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008324:	bfa4      	itt	ge
 8008326:	4643      	movge	r3, r8
 8008328:	46a0      	movge	r8, r4
 800832a:	4630      	mov	r0, r6
 800832c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008330:	bfa6      	itte	ge
 8008332:	461c      	movge	r4, r3
 8008334:	2500      	movge	r5, #0
 8008336:	2501      	movlt	r5, #1
 8008338:	f7ff fd40 	bl	8007dbc <_Balloc>
 800833c:	b920      	cbnz	r0, 8008348 <__mdiff+0x5c>
 800833e:	4b2e      	ldr	r3, [pc, #184]	; (80083f8 <__mdiff+0x10c>)
 8008340:	4602      	mov	r2, r0
 8008342:	f240 2145 	movw	r1, #581	; 0x245
 8008346:	e7e5      	b.n	8008314 <__mdiff+0x28>
 8008348:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800834c:	6926      	ldr	r6, [r4, #16]
 800834e:	60c5      	str	r5, [r0, #12]
 8008350:	f104 0914 	add.w	r9, r4, #20
 8008354:	f108 0514 	add.w	r5, r8, #20
 8008358:	f100 0e14 	add.w	lr, r0, #20
 800835c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008360:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008364:	f108 0210 	add.w	r2, r8, #16
 8008368:	46f2      	mov	sl, lr
 800836a:	2100      	movs	r1, #0
 800836c:	f859 3b04 	ldr.w	r3, [r9], #4
 8008370:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008374:	fa11 f88b 	uxtah	r8, r1, fp
 8008378:	b299      	uxth	r1, r3
 800837a:	0c1b      	lsrs	r3, r3, #16
 800837c:	eba8 0801 	sub.w	r8, r8, r1
 8008380:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008384:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008388:	fa1f f888 	uxth.w	r8, r8
 800838c:	1419      	asrs	r1, r3, #16
 800838e:	454e      	cmp	r6, r9
 8008390:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008394:	f84a 3b04 	str.w	r3, [sl], #4
 8008398:	d8e8      	bhi.n	800836c <__mdiff+0x80>
 800839a:	1b33      	subs	r3, r6, r4
 800839c:	3b15      	subs	r3, #21
 800839e:	f023 0303 	bic.w	r3, r3, #3
 80083a2:	3304      	adds	r3, #4
 80083a4:	3415      	adds	r4, #21
 80083a6:	42a6      	cmp	r6, r4
 80083a8:	bf38      	it	cc
 80083aa:	2304      	movcc	r3, #4
 80083ac:	441d      	add	r5, r3
 80083ae:	4473      	add	r3, lr
 80083b0:	469e      	mov	lr, r3
 80083b2:	462e      	mov	r6, r5
 80083b4:	4566      	cmp	r6, ip
 80083b6:	d30e      	bcc.n	80083d6 <__mdiff+0xea>
 80083b8:	f10c 0203 	add.w	r2, ip, #3
 80083bc:	1b52      	subs	r2, r2, r5
 80083be:	f022 0203 	bic.w	r2, r2, #3
 80083c2:	3d03      	subs	r5, #3
 80083c4:	45ac      	cmp	ip, r5
 80083c6:	bf38      	it	cc
 80083c8:	2200      	movcc	r2, #0
 80083ca:	4413      	add	r3, r2
 80083cc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80083d0:	b17a      	cbz	r2, 80083f2 <__mdiff+0x106>
 80083d2:	6107      	str	r7, [r0, #16]
 80083d4:	e7a4      	b.n	8008320 <__mdiff+0x34>
 80083d6:	f856 8b04 	ldr.w	r8, [r6], #4
 80083da:	fa11 f288 	uxtah	r2, r1, r8
 80083de:	1414      	asrs	r4, r2, #16
 80083e0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80083e4:	b292      	uxth	r2, r2
 80083e6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80083ea:	f84e 2b04 	str.w	r2, [lr], #4
 80083ee:	1421      	asrs	r1, r4, #16
 80083f0:	e7e0      	b.n	80083b4 <__mdiff+0xc8>
 80083f2:	3f01      	subs	r7, #1
 80083f4:	e7ea      	b.n	80083cc <__mdiff+0xe0>
 80083f6:	bf00      	nop
 80083f8:	080090d8 	.word	0x080090d8
 80083fc:	080090e9 	.word	0x080090e9

08008400 <__d2b>:
 8008400:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008404:	460f      	mov	r7, r1
 8008406:	2101      	movs	r1, #1
 8008408:	ec59 8b10 	vmov	r8, r9, d0
 800840c:	4616      	mov	r6, r2
 800840e:	f7ff fcd5 	bl	8007dbc <_Balloc>
 8008412:	4604      	mov	r4, r0
 8008414:	b930      	cbnz	r0, 8008424 <__d2b+0x24>
 8008416:	4602      	mov	r2, r0
 8008418:	4b24      	ldr	r3, [pc, #144]	; (80084ac <__d2b+0xac>)
 800841a:	4825      	ldr	r0, [pc, #148]	; (80084b0 <__d2b+0xb0>)
 800841c:	f240 310f 	movw	r1, #783	; 0x30f
 8008420:	f000 fa86 	bl	8008930 <__assert_func>
 8008424:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008428:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800842c:	bb2d      	cbnz	r5, 800847a <__d2b+0x7a>
 800842e:	9301      	str	r3, [sp, #4]
 8008430:	f1b8 0300 	subs.w	r3, r8, #0
 8008434:	d026      	beq.n	8008484 <__d2b+0x84>
 8008436:	4668      	mov	r0, sp
 8008438:	9300      	str	r3, [sp, #0]
 800843a:	f7ff fd87 	bl	8007f4c <__lo0bits>
 800843e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008442:	b1e8      	cbz	r0, 8008480 <__d2b+0x80>
 8008444:	f1c0 0320 	rsb	r3, r0, #32
 8008448:	fa02 f303 	lsl.w	r3, r2, r3
 800844c:	430b      	orrs	r3, r1
 800844e:	40c2      	lsrs	r2, r0
 8008450:	6163      	str	r3, [r4, #20]
 8008452:	9201      	str	r2, [sp, #4]
 8008454:	9b01      	ldr	r3, [sp, #4]
 8008456:	61a3      	str	r3, [r4, #24]
 8008458:	2b00      	cmp	r3, #0
 800845a:	bf14      	ite	ne
 800845c:	2202      	movne	r2, #2
 800845e:	2201      	moveq	r2, #1
 8008460:	6122      	str	r2, [r4, #16]
 8008462:	b1bd      	cbz	r5, 8008494 <__d2b+0x94>
 8008464:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008468:	4405      	add	r5, r0
 800846a:	603d      	str	r5, [r7, #0]
 800846c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008470:	6030      	str	r0, [r6, #0]
 8008472:	4620      	mov	r0, r4
 8008474:	b003      	add	sp, #12
 8008476:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800847a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800847e:	e7d6      	b.n	800842e <__d2b+0x2e>
 8008480:	6161      	str	r1, [r4, #20]
 8008482:	e7e7      	b.n	8008454 <__d2b+0x54>
 8008484:	a801      	add	r0, sp, #4
 8008486:	f7ff fd61 	bl	8007f4c <__lo0bits>
 800848a:	9b01      	ldr	r3, [sp, #4]
 800848c:	6163      	str	r3, [r4, #20]
 800848e:	3020      	adds	r0, #32
 8008490:	2201      	movs	r2, #1
 8008492:	e7e5      	b.n	8008460 <__d2b+0x60>
 8008494:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008498:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800849c:	6038      	str	r0, [r7, #0]
 800849e:	6918      	ldr	r0, [r3, #16]
 80084a0:	f7ff fd34 	bl	8007f0c <__hi0bits>
 80084a4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80084a8:	e7e2      	b.n	8008470 <__d2b+0x70>
 80084aa:	bf00      	nop
 80084ac:	080090d8 	.word	0x080090d8
 80084b0:	080090e9 	.word	0x080090e9

080084b4 <__ssputs_r>:
 80084b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084b8:	688e      	ldr	r6, [r1, #8]
 80084ba:	461f      	mov	r7, r3
 80084bc:	42be      	cmp	r6, r7
 80084be:	680b      	ldr	r3, [r1, #0]
 80084c0:	4682      	mov	sl, r0
 80084c2:	460c      	mov	r4, r1
 80084c4:	4690      	mov	r8, r2
 80084c6:	d82c      	bhi.n	8008522 <__ssputs_r+0x6e>
 80084c8:	898a      	ldrh	r2, [r1, #12]
 80084ca:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80084ce:	d026      	beq.n	800851e <__ssputs_r+0x6a>
 80084d0:	6965      	ldr	r5, [r4, #20]
 80084d2:	6909      	ldr	r1, [r1, #16]
 80084d4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80084d8:	eba3 0901 	sub.w	r9, r3, r1
 80084dc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80084e0:	1c7b      	adds	r3, r7, #1
 80084e2:	444b      	add	r3, r9
 80084e4:	106d      	asrs	r5, r5, #1
 80084e6:	429d      	cmp	r5, r3
 80084e8:	bf38      	it	cc
 80084ea:	461d      	movcc	r5, r3
 80084ec:	0553      	lsls	r3, r2, #21
 80084ee:	d527      	bpl.n	8008540 <__ssputs_r+0x8c>
 80084f0:	4629      	mov	r1, r5
 80084f2:	f7ff fbd7 	bl	8007ca4 <_malloc_r>
 80084f6:	4606      	mov	r6, r0
 80084f8:	b360      	cbz	r0, 8008554 <__ssputs_r+0xa0>
 80084fa:	6921      	ldr	r1, [r4, #16]
 80084fc:	464a      	mov	r2, r9
 80084fe:	f000 fa09 	bl	8008914 <memcpy>
 8008502:	89a3      	ldrh	r3, [r4, #12]
 8008504:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008508:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800850c:	81a3      	strh	r3, [r4, #12]
 800850e:	6126      	str	r6, [r4, #16]
 8008510:	6165      	str	r5, [r4, #20]
 8008512:	444e      	add	r6, r9
 8008514:	eba5 0509 	sub.w	r5, r5, r9
 8008518:	6026      	str	r6, [r4, #0]
 800851a:	60a5      	str	r5, [r4, #8]
 800851c:	463e      	mov	r6, r7
 800851e:	42be      	cmp	r6, r7
 8008520:	d900      	bls.n	8008524 <__ssputs_r+0x70>
 8008522:	463e      	mov	r6, r7
 8008524:	6820      	ldr	r0, [r4, #0]
 8008526:	4632      	mov	r2, r6
 8008528:	4641      	mov	r1, r8
 800852a:	f000 f9c9 	bl	80088c0 <memmove>
 800852e:	68a3      	ldr	r3, [r4, #8]
 8008530:	1b9b      	subs	r3, r3, r6
 8008532:	60a3      	str	r3, [r4, #8]
 8008534:	6823      	ldr	r3, [r4, #0]
 8008536:	4433      	add	r3, r6
 8008538:	6023      	str	r3, [r4, #0]
 800853a:	2000      	movs	r0, #0
 800853c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008540:	462a      	mov	r2, r5
 8008542:	f000 fa3b 	bl	80089bc <_realloc_r>
 8008546:	4606      	mov	r6, r0
 8008548:	2800      	cmp	r0, #0
 800854a:	d1e0      	bne.n	800850e <__ssputs_r+0x5a>
 800854c:	6921      	ldr	r1, [r4, #16]
 800854e:	4650      	mov	r0, sl
 8008550:	f7ff fb34 	bl	8007bbc <_free_r>
 8008554:	230c      	movs	r3, #12
 8008556:	f8ca 3000 	str.w	r3, [sl]
 800855a:	89a3      	ldrh	r3, [r4, #12]
 800855c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008560:	81a3      	strh	r3, [r4, #12]
 8008562:	f04f 30ff 	mov.w	r0, #4294967295
 8008566:	e7e9      	b.n	800853c <__ssputs_r+0x88>

08008568 <_svfiprintf_r>:
 8008568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800856c:	4698      	mov	r8, r3
 800856e:	898b      	ldrh	r3, [r1, #12]
 8008570:	061b      	lsls	r3, r3, #24
 8008572:	b09d      	sub	sp, #116	; 0x74
 8008574:	4607      	mov	r7, r0
 8008576:	460d      	mov	r5, r1
 8008578:	4614      	mov	r4, r2
 800857a:	d50e      	bpl.n	800859a <_svfiprintf_r+0x32>
 800857c:	690b      	ldr	r3, [r1, #16]
 800857e:	b963      	cbnz	r3, 800859a <_svfiprintf_r+0x32>
 8008580:	2140      	movs	r1, #64	; 0x40
 8008582:	f7ff fb8f 	bl	8007ca4 <_malloc_r>
 8008586:	6028      	str	r0, [r5, #0]
 8008588:	6128      	str	r0, [r5, #16]
 800858a:	b920      	cbnz	r0, 8008596 <_svfiprintf_r+0x2e>
 800858c:	230c      	movs	r3, #12
 800858e:	603b      	str	r3, [r7, #0]
 8008590:	f04f 30ff 	mov.w	r0, #4294967295
 8008594:	e0d0      	b.n	8008738 <_svfiprintf_r+0x1d0>
 8008596:	2340      	movs	r3, #64	; 0x40
 8008598:	616b      	str	r3, [r5, #20]
 800859a:	2300      	movs	r3, #0
 800859c:	9309      	str	r3, [sp, #36]	; 0x24
 800859e:	2320      	movs	r3, #32
 80085a0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80085a4:	f8cd 800c 	str.w	r8, [sp, #12]
 80085a8:	2330      	movs	r3, #48	; 0x30
 80085aa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008750 <_svfiprintf_r+0x1e8>
 80085ae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80085b2:	f04f 0901 	mov.w	r9, #1
 80085b6:	4623      	mov	r3, r4
 80085b8:	469a      	mov	sl, r3
 80085ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80085be:	b10a      	cbz	r2, 80085c4 <_svfiprintf_r+0x5c>
 80085c0:	2a25      	cmp	r2, #37	; 0x25
 80085c2:	d1f9      	bne.n	80085b8 <_svfiprintf_r+0x50>
 80085c4:	ebba 0b04 	subs.w	fp, sl, r4
 80085c8:	d00b      	beq.n	80085e2 <_svfiprintf_r+0x7a>
 80085ca:	465b      	mov	r3, fp
 80085cc:	4622      	mov	r2, r4
 80085ce:	4629      	mov	r1, r5
 80085d0:	4638      	mov	r0, r7
 80085d2:	f7ff ff6f 	bl	80084b4 <__ssputs_r>
 80085d6:	3001      	adds	r0, #1
 80085d8:	f000 80a9 	beq.w	800872e <_svfiprintf_r+0x1c6>
 80085dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80085de:	445a      	add	r2, fp
 80085e0:	9209      	str	r2, [sp, #36]	; 0x24
 80085e2:	f89a 3000 	ldrb.w	r3, [sl]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	f000 80a1 	beq.w	800872e <_svfiprintf_r+0x1c6>
 80085ec:	2300      	movs	r3, #0
 80085ee:	f04f 32ff 	mov.w	r2, #4294967295
 80085f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80085f6:	f10a 0a01 	add.w	sl, sl, #1
 80085fa:	9304      	str	r3, [sp, #16]
 80085fc:	9307      	str	r3, [sp, #28]
 80085fe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008602:	931a      	str	r3, [sp, #104]	; 0x68
 8008604:	4654      	mov	r4, sl
 8008606:	2205      	movs	r2, #5
 8008608:	f814 1b01 	ldrb.w	r1, [r4], #1
 800860c:	4850      	ldr	r0, [pc, #320]	; (8008750 <_svfiprintf_r+0x1e8>)
 800860e:	f7f7 fde7 	bl	80001e0 <memchr>
 8008612:	9a04      	ldr	r2, [sp, #16]
 8008614:	b9d8      	cbnz	r0, 800864e <_svfiprintf_r+0xe6>
 8008616:	06d0      	lsls	r0, r2, #27
 8008618:	bf44      	itt	mi
 800861a:	2320      	movmi	r3, #32
 800861c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008620:	0711      	lsls	r1, r2, #28
 8008622:	bf44      	itt	mi
 8008624:	232b      	movmi	r3, #43	; 0x2b
 8008626:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800862a:	f89a 3000 	ldrb.w	r3, [sl]
 800862e:	2b2a      	cmp	r3, #42	; 0x2a
 8008630:	d015      	beq.n	800865e <_svfiprintf_r+0xf6>
 8008632:	9a07      	ldr	r2, [sp, #28]
 8008634:	4654      	mov	r4, sl
 8008636:	2000      	movs	r0, #0
 8008638:	f04f 0c0a 	mov.w	ip, #10
 800863c:	4621      	mov	r1, r4
 800863e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008642:	3b30      	subs	r3, #48	; 0x30
 8008644:	2b09      	cmp	r3, #9
 8008646:	d94d      	bls.n	80086e4 <_svfiprintf_r+0x17c>
 8008648:	b1b0      	cbz	r0, 8008678 <_svfiprintf_r+0x110>
 800864a:	9207      	str	r2, [sp, #28]
 800864c:	e014      	b.n	8008678 <_svfiprintf_r+0x110>
 800864e:	eba0 0308 	sub.w	r3, r0, r8
 8008652:	fa09 f303 	lsl.w	r3, r9, r3
 8008656:	4313      	orrs	r3, r2
 8008658:	9304      	str	r3, [sp, #16]
 800865a:	46a2      	mov	sl, r4
 800865c:	e7d2      	b.n	8008604 <_svfiprintf_r+0x9c>
 800865e:	9b03      	ldr	r3, [sp, #12]
 8008660:	1d19      	adds	r1, r3, #4
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	9103      	str	r1, [sp, #12]
 8008666:	2b00      	cmp	r3, #0
 8008668:	bfbb      	ittet	lt
 800866a:	425b      	neglt	r3, r3
 800866c:	f042 0202 	orrlt.w	r2, r2, #2
 8008670:	9307      	strge	r3, [sp, #28]
 8008672:	9307      	strlt	r3, [sp, #28]
 8008674:	bfb8      	it	lt
 8008676:	9204      	strlt	r2, [sp, #16]
 8008678:	7823      	ldrb	r3, [r4, #0]
 800867a:	2b2e      	cmp	r3, #46	; 0x2e
 800867c:	d10c      	bne.n	8008698 <_svfiprintf_r+0x130>
 800867e:	7863      	ldrb	r3, [r4, #1]
 8008680:	2b2a      	cmp	r3, #42	; 0x2a
 8008682:	d134      	bne.n	80086ee <_svfiprintf_r+0x186>
 8008684:	9b03      	ldr	r3, [sp, #12]
 8008686:	1d1a      	adds	r2, r3, #4
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	9203      	str	r2, [sp, #12]
 800868c:	2b00      	cmp	r3, #0
 800868e:	bfb8      	it	lt
 8008690:	f04f 33ff 	movlt.w	r3, #4294967295
 8008694:	3402      	adds	r4, #2
 8008696:	9305      	str	r3, [sp, #20]
 8008698:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008760 <_svfiprintf_r+0x1f8>
 800869c:	7821      	ldrb	r1, [r4, #0]
 800869e:	2203      	movs	r2, #3
 80086a0:	4650      	mov	r0, sl
 80086a2:	f7f7 fd9d 	bl	80001e0 <memchr>
 80086a6:	b138      	cbz	r0, 80086b8 <_svfiprintf_r+0x150>
 80086a8:	9b04      	ldr	r3, [sp, #16]
 80086aa:	eba0 000a 	sub.w	r0, r0, sl
 80086ae:	2240      	movs	r2, #64	; 0x40
 80086b0:	4082      	lsls	r2, r0
 80086b2:	4313      	orrs	r3, r2
 80086b4:	3401      	adds	r4, #1
 80086b6:	9304      	str	r3, [sp, #16]
 80086b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086bc:	4825      	ldr	r0, [pc, #148]	; (8008754 <_svfiprintf_r+0x1ec>)
 80086be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80086c2:	2206      	movs	r2, #6
 80086c4:	f7f7 fd8c 	bl	80001e0 <memchr>
 80086c8:	2800      	cmp	r0, #0
 80086ca:	d038      	beq.n	800873e <_svfiprintf_r+0x1d6>
 80086cc:	4b22      	ldr	r3, [pc, #136]	; (8008758 <_svfiprintf_r+0x1f0>)
 80086ce:	bb1b      	cbnz	r3, 8008718 <_svfiprintf_r+0x1b0>
 80086d0:	9b03      	ldr	r3, [sp, #12]
 80086d2:	3307      	adds	r3, #7
 80086d4:	f023 0307 	bic.w	r3, r3, #7
 80086d8:	3308      	adds	r3, #8
 80086da:	9303      	str	r3, [sp, #12]
 80086dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086de:	4433      	add	r3, r6
 80086e0:	9309      	str	r3, [sp, #36]	; 0x24
 80086e2:	e768      	b.n	80085b6 <_svfiprintf_r+0x4e>
 80086e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80086e8:	460c      	mov	r4, r1
 80086ea:	2001      	movs	r0, #1
 80086ec:	e7a6      	b.n	800863c <_svfiprintf_r+0xd4>
 80086ee:	2300      	movs	r3, #0
 80086f0:	3401      	adds	r4, #1
 80086f2:	9305      	str	r3, [sp, #20]
 80086f4:	4619      	mov	r1, r3
 80086f6:	f04f 0c0a 	mov.w	ip, #10
 80086fa:	4620      	mov	r0, r4
 80086fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008700:	3a30      	subs	r2, #48	; 0x30
 8008702:	2a09      	cmp	r2, #9
 8008704:	d903      	bls.n	800870e <_svfiprintf_r+0x1a6>
 8008706:	2b00      	cmp	r3, #0
 8008708:	d0c6      	beq.n	8008698 <_svfiprintf_r+0x130>
 800870a:	9105      	str	r1, [sp, #20]
 800870c:	e7c4      	b.n	8008698 <_svfiprintf_r+0x130>
 800870e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008712:	4604      	mov	r4, r0
 8008714:	2301      	movs	r3, #1
 8008716:	e7f0      	b.n	80086fa <_svfiprintf_r+0x192>
 8008718:	ab03      	add	r3, sp, #12
 800871a:	9300      	str	r3, [sp, #0]
 800871c:	462a      	mov	r2, r5
 800871e:	4b0f      	ldr	r3, [pc, #60]	; (800875c <_svfiprintf_r+0x1f4>)
 8008720:	a904      	add	r1, sp, #16
 8008722:	4638      	mov	r0, r7
 8008724:	f7fd fe50 	bl	80063c8 <_printf_float>
 8008728:	1c42      	adds	r2, r0, #1
 800872a:	4606      	mov	r6, r0
 800872c:	d1d6      	bne.n	80086dc <_svfiprintf_r+0x174>
 800872e:	89ab      	ldrh	r3, [r5, #12]
 8008730:	065b      	lsls	r3, r3, #25
 8008732:	f53f af2d 	bmi.w	8008590 <_svfiprintf_r+0x28>
 8008736:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008738:	b01d      	add	sp, #116	; 0x74
 800873a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800873e:	ab03      	add	r3, sp, #12
 8008740:	9300      	str	r3, [sp, #0]
 8008742:	462a      	mov	r2, r5
 8008744:	4b05      	ldr	r3, [pc, #20]	; (800875c <_svfiprintf_r+0x1f4>)
 8008746:	a904      	add	r1, sp, #16
 8008748:	4638      	mov	r0, r7
 800874a:	f7fe f8e1 	bl	8006910 <_printf_i>
 800874e:	e7eb      	b.n	8008728 <_svfiprintf_r+0x1c0>
 8008750:	08009244 	.word	0x08009244
 8008754:	0800924e 	.word	0x0800924e
 8008758:	080063c9 	.word	0x080063c9
 800875c:	080084b5 	.word	0x080084b5
 8008760:	0800924a 	.word	0x0800924a

08008764 <__sflush_r>:
 8008764:	898a      	ldrh	r2, [r1, #12]
 8008766:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800876a:	4605      	mov	r5, r0
 800876c:	0710      	lsls	r0, r2, #28
 800876e:	460c      	mov	r4, r1
 8008770:	d458      	bmi.n	8008824 <__sflush_r+0xc0>
 8008772:	684b      	ldr	r3, [r1, #4]
 8008774:	2b00      	cmp	r3, #0
 8008776:	dc05      	bgt.n	8008784 <__sflush_r+0x20>
 8008778:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800877a:	2b00      	cmp	r3, #0
 800877c:	dc02      	bgt.n	8008784 <__sflush_r+0x20>
 800877e:	2000      	movs	r0, #0
 8008780:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008784:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008786:	2e00      	cmp	r6, #0
 8008788:	d0f9      	beq.n	800877e <__sflush_r+0x1a>
 800878a:	2300      	movs	r3, #0
 800878c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008790:	682f      	ldr	r7, [r5, #0]
 8008792:	6a21      	ldr	r1, [r4, #32]
 8008794:	602b      	str	r3, [r5, #0]
 8008796:	d032      	beq.n	80087fe <__sflush_r+0x9a>
 8008798:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800879a:	89a3      	ldrh	r3, [r4, #12]
 800879c:	075a      	lsls	r2, r3, #29
 800879e:	d505      	bpl.n	80087ac <__sflush_r+0x48>
 80087a0:	6863      	ldr	r3, [r4, #4]
 80087a2:	1ac0      	subs	r0, r0, r3
 80087a4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80087a6:	b10b      	cbz	r3, 80087ac <__sflush_r+0x48>
 80087a8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80087aa:	1ac0      	subs	r0, r0, r3
 80087ac:	2300      	movs	r3, #0
 80087ae:	4602      	mov	r2, r0
 80087b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80087b2:	6a21      	ldr	r1, [r4, #32]
 80087b4:	4628      	mov	r0, r5
 80087b6:	47b0      	blx	r6
 80087b8:	1c43      	adds	r3, r0, #1
 80087ba:	89a3      	ldrh	r3, [r4, #12]
 80087bc:	d106      	bne.n	80087cc <__sflush_r+0x68>
 80087be:	6829      	ldr	r1, [r5, #0]
 80087c0:	291d      	cmp	r1, #29
 80087c2:	d82b      	bhi.n	800881c <__sflush_r+0xb8>
 80087c4:	4a29      	ldr	r2, [pc, #164]	; (800886c <__sflush_r+0x108>)
 80087c6:	410a      	asrs	r2, r1
 80087c8:	07d6      	lsls	r6, r2, #31
 80087ca:	d427      	bmi.n	800881c <__sflush_r+0xb8>
 80087cc:	2200      	movs	r2, #0
 80087ce:	6062      	str	r2, [r4, #4]
 80087d0:	04d9      	lsls	r1, r3, #19
 80087d2:	6922      	ldr	r2, [r4, #16]
 80087d4:	6022      	str	r2, [r4, #0]
 80087d6:	d504      	bpl.n	80087e2 <__sflush_r+0x7e>
 80087d8:	1c42      	adds	r2, r0, #1
 80087da:	d101      	bne.n	80087e0 <__sflush_r+0x7c>
 80087dc:	682b      	ldr	r3, [r5, #0]
 80087de:	b903      	cbnz	r3, 80087e2 <__sflush_r+0x7e>
 80087e0:	6560      	str	r0, [r4, #84]	; 0x54
 80087e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80087e4:	602f      	str	r7, [r5, #0]
 80087e6:	2900      	cmp	r1, #0
 80087e8:	d0c9      	beq.n	800877e <__sflush_r+0x1a>
 80087ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80087ee:	4299      	cmp	r1, r3
 80087f0:	d002      	beq.n	80087f8 <__sflush_r+0x94>
 80087f2:	4628      	mov	r0, r5
 80087f4:	f7ff f9e2 	bl	8007bbc <_free_r>
 80087f8:	2000      	movs	r0, #0
 80087fa:	6360      	str	r0, [r4, #52]	; 0x34
 80087fc:	e7c0      	b.n	8008780 <__sflush_r+0x1c>
 80087fe:	2301      	movs	r3, #1
 8008800:	4628      	mov	r0, r5
 8008802:	47b0      	blx	r6
 8008804:	1c41      	adds	r1, r0, #1
 8008806:	d1c8      	bne.n	800879a <__sflush_r+0x36>
 8008808:	682b      	ldr	r3, [r5, #0]
 800880a:	2b00      	cmp	r3, #0
 800880c:	d0c5      	beq.n	800879a <__sflush_r+0x36>
 800880e:	2b1d      	cmp	r3, #29
 8008810:	d001      	beq.n	8008816 <__sflush_r+0xb2>
 8008812:	2b16      	cmp	r3, #22
 8008814:	d101      	bne.n	800881a <__sflush_r+0xb6>
 8008816:	602f      	str	r7, [r5, #0]
 8008818:	e7b1      	b.n	800877e <__sflush_r+0x1a>
 800881a:	89a3      	ldrh	r3, [r4, #12]
 800881c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008820:	81a3      	strh	r3, [r4, #12]
 8008822:	e7ad      	b.n	8008780 <__sflush_r+0x1c>
 8008824:	690f      	ldr	r7, [r1, #16]
 8008826:	2f00      	cmp	r7, #0
 8008828:	d0a9      	beq.n	800877e <__sflush_r+0x1a>
 800882a:	0793      	lsls	r3, r2, #30
 800882c:	680e      	ldr	r6, [r1, #0]
 800882e:	bf08      	it	eq
 8008830:	694b      	ldreq	r3, [r1, #20]
 8008832:	600f      	str	r7, [r1, #0]
 8008834:	bf18      	it	ne
 8008836:	2300      	movne	r3, #0
 8008838:	eba6 0807 	sub.w	r8, r6, r7
 800883c:	608b      	str	r3, [r1, #8]
 800883e:	f1b8 0f00 	cmp.w	r8, #0
 8008842:	dd9c      	ble.n	800877e <__sflush_r+0x1a>
 8008844:	6a21      	ldr	r1, [r4, #32]
 8008846:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008848:	4643      	mov	r3, r8
 800884a:	463a      	mov	r2, r7
 800884c:	4628      	mov	r0, r5
 800884e:	47b0      	blx	r6
 8008850:	2800      	cmp	r0, #0
 8008852:	dc06      	bgt.n	8008862 <__sflush_r+0xfe>
 8008854:	89a3      	ldrh	r3, [r4, #12]
 8008856:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800885a:	81a3      	strh	r3, [r4, #12]
 800885c:	f04f 30ff 	mov.w	r0, #4294967295
 8008860:	e78e      	b.n	8008780 <__sflush_r+0x1c>
 8008862:	4407      	add	r7, r0
 8008864:	eba8 0800 	sub.w	r8, r8, r0
 8008868:	e7e9      	b.n	800883e <__sflush_r+0xda>
 800886a:	bf00      	nop
 800886c:	dfbffffe 	.word	0xdfbffffe

08008870 <_fflush_r>:
 8008870:	b538      	push	{r3, r4, r5, lr}
 8008872:	690b      	ldr	r3, [r1, #16]
 8008874:	4605      	mov	r5, r0
 8008876:	460c      	mov	r4, r1
 8008878:	b913      	cbnz	r3, 8008880 <_fflush_r+0x10>
 800887a:	2500      	movs	r5, #0
 800887c:	4628      	mov	r0, r5
 800887e:	bd38      	pop	{r3, r4, r5, pc}
 8008880:	b118      	cbz	r0, 800888a <_fflush_r+0x1a>
 8008882:	6a03      	ldr	r3, [r0, #32]
 8008884:	b90b      	cbnz	r3, 800888a <_fflush_r+0x1a>
 8008886:	f7fe f9f1 	bl	8006c6c <__sinit>
 800888a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800888e:	2b00      	cmp	r3, #0
 8008890:	d0f3      	beq.n	800887a <_fflush_r+0xa>
 8008892:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008894:	07d0      	lsls	r0, r2, #31
 8008896:	d404      	bmi.n	80088a2 <_fflush_r+0x32>
 8008898:	0599      	lsls	r1, r3, #22
 800889a:	d402      	bmi.n	80088a2 <_fflush_r+0x32>
 800889c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800889e:	f7fe fb10 	bl	8006ec2 <__retarget_lock_acquire_recursive>
 80088a2:	4628      	mov	r0, r5
 80088a4:	4621      	mov	r1, r4
 80088a6:	f7ff ff5d 	bl	8008764 <__sflush_r>
 80088aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80088ac:	07da      	lsls	r2, r3, #31
 80088ae:	4605      	mov	r5, r0
 80088b0:	d4e4      	bmi.n	800887c <_fflush_r+0xc>
 80088b2:	89a3      	ldrh	r3, [r4, #12]
 80088b4:	059b      	lsls	r3, r3, #22
 80088b6:	d4e1      	bmi.n	800887c <_fflush_r+0xc>
 80088b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80088ba:	f7fe fb03 	bl	8006ec4 <__retarget_lock_release_recursive>
 80088be:	e7dd      	b.n	800887c <_fflush_r+0xc>

080088c0 <memmove>:
 80088c0:	4288      	cmp	r0, r1
 80088c2:	b510      	push	{r4, lr}
 80088c4:	eb01 0402 	add.w	r4, r1, r2
 80088c8:	d902      	bls.n	80088d0 <memmove+0x10>
 80088ca:	4284      	cmp	r4, r0
 80088cc:	4623      	mov	r3, r4
 80088ce:	d807      	bhi.n	80088e0 <memmove+0x20>
 80088d0:	1e43      	subs	r3, r0, #1
 80088d2:	42a1      	cmp	r1, r4
 80088d4:	d008      	beq.n	80088e8 <memmove+0x28>
 80088d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80088da:	f803 2f01 	strb.w	r2, [r3, #1]!
 80088de:	e7f8      	b.n	80088d2 <memmove+0x12>
 80088e0:	4402      	add	r2, r0
 80088e2:	4601      	mov	r1, r0
 80088e4:	428a      	cmp	r2, r1
 80088e6:	d100      	bne.n	80088ea <memmove+0x2a>
 80088e8:	bd10      	pop	{r4, pc}
 80088ea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80088ee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80088f2:	e7f7      	b.n	80088e4 <memmove+0x24>

080088f4 <_sbrk_r>:
 80088f4:	b538      	push	{r3, r4, r5, lr}
 80088f6:	4d06      	ldr	r5, [pc, #24]	; (8008910 <_sbrk_r+0x1c>)
 80088f8:	2300      	movs	r3, #0
 80088fa:	4604      	mov	r4, r0
 80088fc:	4608      	mov	r0, r1
 80088fe:	602b      	str	r3, [r5, #0]
 8008900:	f7f9 f86c 	bl	80019dc <_sbrk>
 8008904:	1c43      	adds	r3, r0, #1
 8008906:	d102      	bne.n	800890e <_sbrk_r+0x1a>
 8008908:	682b      	ldr	r3, [r5, #0]
 800890a:	b103      	cbz	r3, 800890e <_sbrk_r+0x1a>
 800890c:	6023      	str	r3, [r4, #0]
 800890e:	bd38      	pop	{r3, r4, r5, pc}
 8008910:	2000046c 	.word	0x2000046c

08008914 <memcpy>:
 8008914:	440a      	add	r2, r1
 8008916:	4291      	cmp	r1, r2
 8008918:	f100 33ff 	add.w	r3, r0, #4294967295
 800891c:	d100      	bne.n	8008920 <memcpy+0xc>
 800891e:	4770      	bx	lr
 8008920:	b510      	push	{r4, lr}
 8008922:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008926:	f803 4f01 	strb.w	r4, [r3, #1]!
 800892a:	4291      	cmp	r1, r2
 800892c:	d1f9      	bne.n	8008922 <memcpy+0xe>
 800892e:	bd10      	pop	{r4, pc}

08008930 <__assert_func>:
 8008930:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008932:	4614      	mov	r4, r2
 8008934:	461a      	mov	r2, r3
 8008936:	4b09      	ldr	r3, [pc, #36]	; (800895c <__assert_func+0x2c>)
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	4605      	mov	r5, r0
 800893c:	68d8      	ldr	r0, [r3, #12]
 800893e:	b14c      	cbz	r4, 8008954 <__assert_func+0x24>
 8008940:	4b07      	ldr	r3, [pc, #28]	; (8008960 <__assert_func+0x30>)
 8008942:	9100      	str	r1, [sp, #0]
 8008944:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008948:	4906      	ldr	r1, [pc, #24]	; (8008964 <__assert_func+0x34>)
 800894a:	462b      	mov	r3, r5
 800894c:	f000 f872 	bl	8008a34 <fiprintf>
 8008950:	f000 f882 	bl	8008a58 <abort>
 8008954:	4b04      	ldr	r3, [pc, #16]	; (8008968 <__assert_func+0x38>)
 8008956:	461c      	mov	r4, r3
 8008958:	e7f3      	b.n	8008942 <__assert_func+0x12>
 800895a:	bf00      	nop
 800895c:	20000078 	.word	0x20000078
 8008960:	0800925f 	.word	0x0800925f
 8008964:	0800926c 	.word	0x0800926c
 8008968:	0800929a 	.word	0x0800929a

0800896c <_calloc_r>:
 800896c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800896e:	fba1 2402 	umull	r2, r4, r1, r2
 8008972:	b94c      	cbnz	r4, 8008988 <_calloc_r+0x1c>
 8008974:	4611      	mov	r1, r2
 8008976:	9201      	str	r2, [sp, #4]
 8008978:	f7ff f994 	bl	8007ca4 <_malloc_r>
 800897c:	9a01      	ldr	r2, [sp, #4]
 800897e:	4605      	mov	r5, r0
 8008980:	b930      	cbnz	r0, 8008990 <_calloc_r+0x24>
 8008982:	4628      	mov	r0, r5
 8008984:	b003      	add	sp, #12
 8008986:	bd30      	pop	{r4, r5, pc}
 8008988:	220c      	movs	r2, #12
 800898a:	6002      	str	r2, [r0, #0]
 800898c:	2500      	movs	r5, #0
 800898e:	e7f8      	b.n	8008982 <_calloc_r+0x16>
 8008990:	4621      	mov	r1, r4
 8008992:	f7fe fa18 	bl	8006dc6 <memset>
 8008996:	e7f4      	b.n	8008982 <_calloc_r+0x16>

08008998 <__ascii_mbtowc>:
 8008998:	b082      	sub	sp, #8
 800899a:	b901      	cbnz	r1, 800899e <__ascii_mbtowc+0x6>
 800899c:	a901      	add	r1, sp, #4
 800899e:	b142      	cbz	r2, 80089b2 <__ascii_mbtowc+0x1a>
 80089a0:	b14b      	cbz	r3, 80089b6 <__ascii_mbtowc+0x1e>
 80089a2:	7813      	ldrb	r3, [r2, #0]
 80089a4:	600b      	str	r3, [r1, #0]
 80089a6:	7812      	ldrb	r2, [r2, #0]
 80089a8:	1e10      	subs	r0, r2, #0
 80089aa:	bf18      	it	ne
 80089ac:	2001      	movne	r0, #1
 80089ae:	b002      	add	sp, #8
 80089b0:	4770      	bx	lr
 80089b2:	4610      	mov	r0, r2
 80089b4:	e7fb      	b.n	80089ae <__ascii_mbtowc+0x16>
 80089b6:	f06f 0001 	mvn.w	r0, #1
 80089ba:	e7f8      	b.n	80089ae <__ascii_mbtowc+0x16>

080089bc <_realloc_r>:
 80089bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089c0:	4680      	mov	r8, r0
 80089c2:	4614      	mov	r4, r2
 80089c4:	460e      	mov	r6, r1
 80089c6:	b921      	cbnz	r1, 80089d2 <_realloc_r+0x16>
 80089c8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089cc:	4611      	mov	r1, r2
 80089ce:	f7ff b969 	b.w	8007ca4 <_malloc_r>
 80089d2:	b92a      	cbnz	r2, 80089e0 <_realloc_r+0x24>
 80089d4:	f7ff f8f2 	bl	8007bbc <_free_r>
 80089d8:	4625      	mov	r5, r4
 80089da:	4628      	mov	r0, r5
 80089dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089e0:	f000 f841 	bl	8008a66 <_malloc_usable_size_r>
 80089e4:	4284      	cmp	r4, r0
 80089e6:	4607      	mov	r7, r0
 80089e8:	d802      	bhi.n	80089f0 <_realloc_r+0x34>
 80089ea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80089ee:	d812      	bhi.n	8008a16 <_realloc_r+0x5a>
 80089f0:	4621      	mov	r1, r4
 80089f2:	4640      	mov	r0, r8
 80089f4:	f7ff f956 	bl	8007ca4 <_malloc_r>
 80089f8:	4605      	mov	r5, r0
 80089fa:	2800      	cmp	r0, #0
 80089fc:	d0ed      	beq.n	80089da <_realloc_r+0x1e>
 80089fe:	42bc      	cmp	r4, r7
 8008a00:	4622      	mov	r2, r4
 8008a02:	4631      	mov	r1, r6
 8008a04:	bf28      	it	cs
 8008a06:	463a      	movcs	r2, r7
 8008a08:	f7ff ff84 	bl	8008914 <memcpy>
 8008a0c:	4631      	mov	r1, r6
 8008a0e:	4640      	mov	r0, r8
 8008a10:	f7ff f8d4 	bl	8007bbc <_free_r>
 8008a14:	e7e1      	b.n	80089da <_realloc_r+0x1e>
 8008a16:	4635      	mov	r5, r6
 8008a18:	e7df      	b.n	80089da <_realloc_r+0x1e>

08008a1a <__ascii_wctomb>:
 8008a1a:	b149      	cbz	r1, 8008a30 <__ascii_wctomb+0x16>
 8008a1c:	2aff      	cmp	r2, #255	; 0xff
 8008a1e:	bf85      	ittet	hi
 8008a20:	238a      	movhi	r3, #138	; 0x8a
 8008a22:	6003      	strhi	r3, [r0, #0]
 8008a24:	700a      	strbls	r2, [r1, #0]
 8008a26:	f04f 30ff 	movhi.w	r0, #4294967295
 8008a2a:	bf98      	it	ls
 8008a2c:	2001      	movls	r0, #1
 8008a2e:	4770      	bx	lr
 8008a30:	4608      	mov	r0, r1
 8008a32:	4770      	bx	lr

08008a34 <fiprintf>:
 8008a34:	b40e      	push	{r1, r2, r3}
 8008a36:	b503      	push	{r0, r1, lr}
 8008a38:	4601      	mov	r1, r0
 8008a3a:	ab03      	add	r3, sp, #12
 8008a3c:	4805      	ldr	r0, [pc, #20]	; (8008a54 <fiprintf+0x20>)
 8008a3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a42:	6800      	ldr	r0, [r0, #0]
 8008a44:	9301      	str	r3, [sp, #4]
 8008a46:	f000 f83f 	bl	8008ac8 <_vfiprintf_r>
 8008a4a:	b002      	add	sp, #8
 8008a4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008a50:	b003      	add	sp, #12
 8008a52:	4770      	bx	lr
 8008a54:	20000078 	.word	0x20000078

08008a58 <abort>:
 8008a58:	b508      	push	{r3, lr}
 8008a5a:	2006      	movs	r0, #6
 8008a5c:	f000 fa0c 	bl	8008e78 <raise>
 8008a60:	2001      	movs	r0, #1
 8008a62:	f7f8 ff43 	bl	80018ec <_exit>

08008a66 <_malloc_usable_size_r>:
 8008a66:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a6a:	1f18      	subs	r0, r3, #4
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	bfbc      	itt	lt
 8008a70:	580b      	ldrlt	r3, [r1, r0]
 8008a72:	18c0      	addlt	r0, r0, r3
 8008a74:	4770      	bx	lr

08008a76 <__sfputc_r>:
 8008a76:	6893      	ldr	r3, [r2, #8]
 8008a78:	3b01      	subs	r3, #1
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	b410      	push	{r4}
 8008a7e:	6093      	str	r3, [r2, #8]
 8008a80:	da08      	bge.n	8008a94 <__sfputc_r+0x1e>
 8008a82:	6994      	ldr	r4, [r2, #24]
 8008a84:	42a3      	cmp	r3, r4
 8008a86:	db01      	blt.n	8008a8c <__sfputc_r+0x16>
 8008a88:	290a      	cmp	r1, #10
 8008a8a:	d103      	bne.n	8008a94 <__sfputc_r+0x1e>
 8008a8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a90:	f000 b934 	b.w	8008cfc <__swbuf_r>
 8008a94:	6813      	ldr	r3, [r2, #0]
 8008a96:	1c58      	adds	r0, r3, #1
 8008a98:	6010      	str	r0, [r2, #0]
 8008a9a:	7019      	strb	r1, [r3, #0]
 8008a9c:	4608      	mov	r0, r1
 8008a9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008aa2:	4770      	bx	lr

08008aa4 <__sfputs_r>:
 8008aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aa6:	4606      	mov	r6, r0
 8008aa8:	460f      	mov	r7, r1
 8008aaa:	4614      	mov	r4, r2
 8008aac:	18d5      	adds	r5, r2, r3
 8008aae:	42ac      	cmp	r4, r5
 8008ab0:	d101      	bne.n	8008ab6 <__sfputs_r+0x12>
 8008ab2:	2000      	movs	r0, #0
 8008ab4:	e007      	b.n	8008ac6 <__sfputs_r+0x22>
 8008ab6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008aba:	463a      	mov	r2, r7
 8008abc:	4630      	mov	r0, r6
 8008abe:	f7ff ffda 	bl	8008a76 <__sfputc_r>
 8008ac2:	1c43      	adds	r3, r0, #1
 8008ac4:	d1f3      	bne.n	8008aae <__sfputs_r+0xa>
 8008ac6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008ac8 <_vfiprintf_r>:
 8008ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008acc:	460d      	mov	r5, r1
 8008ace:	b09d      	sub	sp, #116	; 0x74
 8008ad0:	4614      	mov	r4, r2
 8008ad2:	4698      	mov	r8, r3
 8008ad4:	4606      	mov	r6, r0
 8008ad6:	b118      	cbz	r0, 8008ae0 <_vfiprintf_r+0x18>
 8008ad8:	6a03      	ldr	r3, [r0, #32]
 8008ada:	b90b      	cbnz	r3, 8008ae0 <_vfiprintf_r+0x18>
 8008adc:	f7fe f8c6 	bl	8006c6c <__sinit>
 8008ae0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008ae2:	07d9      	lsls	r1, r3, #31
 8008ae4:	d405      	bmi.n	8008af2 <_vfiprintf_r+0x2a>
 8008ae6:	89ab      	ldrh	r3, [r5, #12]
 8008ae8:	059a      	lsls	r2, r3, #22
 8008aea:	d402      	bmi.n	8008af2 <_vfiprintf_r+0x2a>
 8008aec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008aee:	f7fe f9e8 	bl	8006ec2 <__retarget_lock_acquire_recursive>
 8008af2:	89ab      	ldrh	r3, [r5, #12]
 8008af4:	071b      	lsls	r3, r3, #28
 8008af6:	d501      	bpl.n	8008afc <_vfiprintf_r+0x34>
 8008af8:	692b      	ldr	r3, [r5, #16]
 8008afa:	b99b      	cbnz	r3, 8008b24 <_vfiprintf_r+0x5c>
 8008afc:	4629      	mov	r1, r5
 8008afe:	4630      	mov	r0, r6
 8008b00:	f000 f93a 	bl	8008d78 <__swsetup_r>
 8008b04:	b170      	cbz	r0, 8008b24 <_vfiprintf_r+0x5c>
 8008b06:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008b08:	07dc      	lsls	r4, r3, #31
 8008b0a:	d504      	bpl.n	8008b16 <_vfiprintf_r+0x4e>
 8008b0c:	f04f 30ff 	mov.w	r0, #4294967295
 8008b10:	b01d      	add	sp, #116	; 0x74
 8008b12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b16:	89ab      	ldrh	r3, [r5, #12]
 8008b18:	0598      	lsls	r0, r3, #22
 8008b1a:	d4f7      	bmi.n	8008b0c <_vfiprintf_r+0x44>
 8008b1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008b1e:	f7fe f9d1 	bl	8006ec4 <__retarget_lock_release_recursive>
 8008b22:	e7f3      	b.n	8008b0c <_vfiprintf_r+0x44>
 8008b24:	2300      	movs	r3, #0
 8008b26:	9309      	str	r3, [sp, #36]	; 0x24
 8008b28:	2320      	movs	r3, #32
 8008b2a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008b2e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b32:	2330      	movs	r3, #48	; 0x30
 8008b34:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008ce8 <_vfiprintf_r+0x220>
 8008b38:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008b3c:	f04f 0901 	mov.w	r9, #1
 8008b40:	4623      	mov	r3, r4
 8008b42:	469a      	mov	sl, r3
 8008b44:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b48:	b10a      	cbz	r2, 8008b4e <_vfiprintf_r+0x86>
 8008b4a:	2a25      	cmp	r2, #37	; 0x25
 8008b4c:	d1f9      	bne.n	8008b42 <_vfiprintf_r+0x7a>
 8008b4e:	ebba 0b04 	subs.w	fp, sl, r4
 8008b52:	d00b      	beq.n	8008b6c <_vfiprintf_r+0xa4>
 8008b54:	465b      	mov	r3, fp
 8008b56:	4622      	mov	r2, r4
 8008b58:	4629      	mov	r1, r5
 8008b5a:	4630      	mov	r0, r6
 8008b5c:	f7ff ffa2 	bl	8008aa4 <__sfputs_r>
 8008b60:	3001      	adds	r0, #1
 8008b62:	f000 80a9 	beq.w	8008cb8 <_vfiprintf_r+0x1f0>
 8008b66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b68:	445a      	add	r2, fp
 8008b6a:	9209      	str	r2, [sp, #36]	; 0x24
 8008b6c:	f89a 3000 	ldrb.w	r3, [sl]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	f000 80a1 	beq.w	8008cb8 <_vfiprintf_r+0x1f0>
 8008b76:	2300      	movs	r3, #0
 8008b78:	f04f 32ff 	mov.w	r2, #4294967295
 8008b7c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b80:	f10a 0a01 	add.w	sl, sl, #1
 8008b84:	9304      	str	r3, [sp, #16]
 8008b86:	9307      	str	r3, [sp, #28]
 8008b88:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008b8c:	931a      	str	r3, [sp, #104]	; 0x68
 8008b8e:	4654      	mov	r4, sl
 8008b90:	2205      	movs	r2, #5
 8008b92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b96:	4854      	ldr	r0, [pc, #336]	; (8008ce8 <_vfiprintf_r+0x220>)
 8008b98:	f7f7 fb22 	bl	80001e0 <memchr>
 8008b9c:	9a04      	ldr	r2, [sp, #16]
 8008b9e:	b9d8      	cbnz	r0, 8008bd8 <_vfiprintf_r+0x110>
 8008ba0:	06d1      	lsls	r1, r2, #27
 8008ba2:	bf44      	itt	mi
 8008ba4:	2320      	movmi	r3, #32
 8008ba6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008baa:	0713      	lsls	r3, r2, #28
 8008bac:	bf44      	itt	mi
 8008bae:	232b      	movmi	r3, #43	; 0x2b
 8008bb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008bb4:	f89a 3000 	ldrb.w	r3, [sl]
 8008bb8:	2b2a      	cmp	r3, #42	; 0x2a
 8008bba:	d015      	beq.n	8008be8 <_vfiprintf_r+0x120>
 8008bbc:	9a07      	ldr	r2, [sp, #28]
 8008bbe:	4654      	mov	r4, sl
 8008bc0:	2000      	movs	r0, #0
 8008bc2:	f04f 0c0a 	mov.w	ip, #10
 8008bc6:	4621      	mov	r1, r4
 8008bc8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008bcc:	3b30      	subs	r3, #48	; 0x30
 8008bce:	2b09      	cmp	r3, #9
 8008bd0:	d94d      	bls.n	8008c6e <_vfiprintf_r+0x1a6>
 8008bd2:	b1b0      	cbz	r0, 8008c02 <_vfiprintf_r+0x13a>
 8008bd4:	9207      	str	r2, [sp, #28]
 8008bd6:	e014      	b.n	8008c02 <_vfiprintf_r+0x13a>
 8008bd8:	eba0 0308 	sub.w	r3, r0, r8
 8008bdc:	fa09 f303 	lsl.w	r3, r9, r3
 8008be0:	4313      	orrs	r3, r2
 8008be2:	9304      	str	r3, [sp, #16]
 8008be4:	46a2      	mov	sl, r4
 8008be6:	e7d2      	b.n	8008b8e <_vfiprintf_r+0xc6>
 8008be8:	9b03      	ldr	r3, [sp, #12]
 8008bea:	1d19      	adds	r1, r3, #4
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	9103      	str	r1, [sp, #12]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	bfbb      	ittet	lt
 8008bf4:	425b      	neglt	r3, r3
 8008bf6:	f042 0202 	orrlt.w	r2, r2, #2
 8008bfa:	9307      	strge	r3, [sp, #28]
 8008bfc:	9307      	strlt	r3, [sp, #28]
 8008bfe:	bfb8      	it	lt
 8008c00:	9204      	strlt	r2, [sp, #16]
 8008c02:	7823      	ldrb	r3, [r4, #0]
 8008c04:	2b2e      	cmp	r3, #46	; 0x2e
 8008c06:	d10c      	bne.n	8008c22 <_vfiprintf_r+0x15a>
 8008c08:	7863      	ldrb	r3, [r4, #1]
 8008c0a:	2b2a      	cmp	r3, #42	; 0x2a
 8008c0c:	d134      	bne.n	8008c78 <_vfiprintf_r+0x1b0>
 8008c0e:	9b03      	ldr	r3, [sp, #12]
 8008c10:	1d1a      	adds	r2, r3, #4
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	9203      	str	r2, [sp, #12]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	bfb8      	it	lt
 8008c1a:	f04f 33ff 	movlt.w	r3, #4294967295
 8008c1e:	3402      	adds	r4, #2
 8008c20:	9305      	str	r3, [sp, #20]
 8008c22:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008cf8 <_vfiprintf_r+0x230>
 8008c26:	7821      	ldrb	r1, [r4, #0]
 8008c28:	2203      	movs	r2, #3
 8008c2a:	4650      	mov	r0, sl
 8008c2c:	f7f7 fad8 	bl	80001e0 <memchr>
 8008c30:	b138      	cbz	r0, 8008c42 <_vfiprintf_r+0x17a>
 8008c32:	9b04      	ldr	r3, [sp, #16]
 8008c34:	eba0 000a 	sub.w	r0, r0, sl
 8008c38:	2240      	movs	r2, #64	; 0x40
 8008c3a:	4082      	lsls	r2, r0
 8008c3c:	4313      	orrs	r3, r2
 8008c3e:	3401      	adds	r4, #1
 8008c40:	9304      	str	r3, [sp, #16]
 8008c42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c46:	4829      	ldr	r0, [pc, #164]	; (8008cec <_vfiprintf_r+0x224>)
 8008c48:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008c4c:	2206      	movs	r2, #6
 8008c4e:	f7f7 fac7 	bl	80001e0 <memchr>
 8008c52:	2800      	cmp	r0, #0
 8008c54:	d03f      	beq.n	8008cd6 <_vfiprintf_r+0x20e>
 8008c56:	4b26      	ldr	r3, [pc, #152]	; (8008cf0 <_vfiprintf_r+0x228>)
 8008c58:	bb1b      	cbnz	r3, 8008ca2 <_vfiprintf_r+0x1da>
 8008c5a:	9b03      	ldr	r3, [sp, #12]
 8008c5c:	3307      	adds	r3, #7
 8008c5e:	f023 0307 	bic.w	r3, r3, #7
 8008c62:	3308      	adds	r3, #8
 8008c64:	9303      	str	r3, [sp, #12]
 8008c66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c68:	443b      	add	r3, r7
 8008c6a:	9309      	str	r3, [sp, #36]	; 0x24
 8008c6c:	e768      	b.n	8008b40 <_vfiprintf_r+0x78>
 8008c6e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c72:	460c      	mov	r4, r1
 8008c74:	2001      	movs	r0, #1
 8008c76:	e7a6      	b.n	8008bc6 <_vfiprintf_r+0xfe>
 8008c78:	2300      	movs	r3, #0
 8008c7a:	3401      	adds	r4, #1
 8008c7c:	9305      	str	r3, [sp, #20]
 8008c7e:	4619      	mov	r1, r3
 8008c80:	f04f 0c0a 	mov.w	ip, #10
 8008c84:	4620      	mov	r0, r4
 8008c86:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c8a:	3a30      	subs	r2, #48	; 0x30
 8008c8c:	2a09      	cmp	r2, #9
 8008c8e:	d903      	bls.n	8008c98 <_vfiprintf_r+0x1d0>
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d0c6      	beq.n	8008c22 <_vfiprintf_r+0x15a>
 8008c94:	9105      	str	r1, [sp, #20]
 8008c96:	e7c4      	b.n	8008c22 <_vfiprintf_r+0x15a>
 8008c98:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c9c:	4604      	mov	r4, r0
 8008c9e:	2301      	movs	r3, #1
 8008ca0:	e7f0      	b.n	8008c84 <_vfiprintf_r+0x1bc>
 8008ca2:	ab03      	add	r3, sp, #12
 8008ca4:	9300      	str	r3, [sp, #0]
 8008ca6:	462a      	mov	r2, r5
 8008ca8:	4b12      	ldr	r3, [pc, #72]	; (8008cf4 <_vfiprintf_r+0x22c>)
 8008caa:	a904      	add	r1, sp, #16
 8008cac:	4630      	mov	r0, r6
 8008cae:	f7fd fb8b 	bl	80063c8 <_printf_float>
 8008cb2:	4607      	mov	r7, r0
 8008cb4:	1c78      	adds	r0, r7, #1
 8008cb6:	d1d6      	bne.n	8008c66 <_vfiprintf_r+0x19e>
 8008cb8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008cba:	07d9      	lsls	r1, r3, #31
 8008cbc:	d405      	bmi.n	8008cca <_vfiprintf_r+0x202>
 8008cbe:	89ab      	ldrh	r3, [r5, #12]
 8008cc0:	059a      	lsls	r2, r3, #22
 8008cc2:	d402      	bmi.n	8008cca <_vfiprintf_r+0x202>
 8008cc4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008cc6:	f7fe f8fd 	bl	8006ec4 <__retarget_lock_release_recursive>
 8008cca:	89ab      	ldrh	r3, [r5, #12]
 8008ccc:	065b      	lsls	r3, r3, #25
 8008cce:	f53f af1d 	bmi.w	8008b0c <_vfiprintf_r+0x44>
 8008cd2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008cd4:	e71c      	b.n	8008b10 <_vfiprintf_r+0x48>
 8008cd6:	ab03      	add	r3, sp, #12
 8008cd8:	9300      	str	r3, [sp, #0]
 8008cda:	462a      	mov	r2, r5
 8008cdc:	4b05      	ldr	r3, [pc, #20]	; (8008cf4 <_vfiprintf_r+0x22c>)
 8008cde:	a904      	add	r1, sp, #16
 8008ce0:	4630      	mov	r0, r6
 8008ce2:	f7fd fe15 	bl	8006910 <_printf_i>
 8008ce6:	e7e4      	b.n	8008cb2 <_vfiprintf_r+0x1ea>
 8008ce8:	08009244 	.word	0x08009244
 8008cec:	0800924e 	.word	0x0800924e
 8008cf0:	080063c9 	.word	0x080063c9
 8008cf4:	08008aa5 	.word	0x08008aa5
 8008cf8:	0800924a 	.word	0x0800924a

08008cfc <__swbuf_r>:
 8008cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cfe:	460e      	mov	r6, r1
 8008d00:	4614      	mov	r4, r2
 8008d02:	4605      	mov	r5, r0
 8008d04:	b118      	cbz	r0, 8008d0e <__swbuf_r+0x12>
 8008d06:	6a03      	ldr	r3, [r0, #32]
 8008d08:	b90b      	cbnz	r3, 8008d0e <__swbuf_r+0x12>
 8008d0a:	f7fd ffaf 	bl	8006c6c <__sinit>
 8008d0e:	69a3      	ldr	r3, [r4, #24]
 8008d10:	60a3      	str	r3, [r4, #8]
 8008d12:	89a3      	ldrh	r3, [r4, #12]
 8008d14:	071a      	lsls	r2, r3, #28
 8008d16:	d525      	bpl.n	8008d64 <__swbuf_r+0x68>
 8008d18:	6923      	ldr	r3, [r4, #16]
 8008d1a:	b31b      	cbz	r3, 8008d64 <__swbuf_r+0x68>
 8008d1c:	6823      	ldr	r3, [r4, #0]
 8008d1e:	6922      	ldr	r2, [r4, #16]
 8008d20:	1a98      	subs	r0, r3, r2
 8008d22:	6963      	ldr	r3, [r4, #20]
 8008d24:	b2f6      	uxtb	r6, r6
 8008d26:	4283      	cmp	r3, r0
 8008d28:	4637      	mov	r7, r6
 8008d2a:	dc04      	bgt.n	8008d36 <__swbuf_r+0x3a>
 8008d2c:	4621      	mov	r1, r4
 8008d2e:	4628      	mov	r0, r5
 8008d30:	f7ff fd9e 	bl	8008870 <_fflush_r>
 8008d34:	b9e0      	cbnz	r0, 8008d70 <__swbuf_r+0x74>
 8008d36:	68a3      	ldr	r3, [r4, #8]
 8008d38:	3b01      	subs	r3, #1
 8008d3a:	60a3      	str	r3, [r4, #8]
 8008d3c:	6823      	ldr	r3, [r4, #0]
 8008d3e:	1c5a      	adds	r2, r3, #1
 8008d40:	6022      	str	r2, [r4, #0]
 8008d42:	701e      	strb	r6, [r3, #0]
 8008d44:	6962      	ldr	r2, [r4, #20]
 8008d46:	1c43      	adds	r3, r0, #1
 8008d48:	429a      	cmp	r2, r3
 8008d4a:	d004      	beq.n	8008d56 <__swbuf_r+0x5a>
 8008d4c:	89a3      	ldrh	r3, [r4, #12]
 8008d4e:	07db      	lsls	r3, r3, #31
 8008d50:	d506      	bpl.n	8008d60 <__swbuf_r+0x64>
 8008d52:	2e0a      	cmp	r6, #10
 8008d54:	d104      	bne.n	8008d60 <__swbuf_r+0x64>
 8008d56:	4621      	mov	r1, r4
 8008d58:	4628      	mov	r0, r5
 8008d5a:	f7ff fd89 	bl	8008870 <_fflush_r>
 8008d5e:	b938      	cbnz	r0, 8008d70 <__swbuf_r+0x74>
 8008d60:	4638      	mov	r0, r7
 8008d62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d64:	4621      	mov	r1, r4
 8008d66:	4628      	mov	r0, r5
 8008d68:	f000 f806 	bl	8008d78 <__swsetup_r>
 8008d6c:	2800      	cmp	r0, #0
 8008d6e:	d0d5      	beq.n	8008d1c <__swbuf_r+0x20>
 8008d70:	f04f 37ff 	mov.w	r7, #4294967295
 8008d74:	e7f4      	b.n	8008d60 <__swbuf_r+0x64>
	...

08008d78 <__swsetup_r>:
 8008d78:	b538      	push	{r3, r4, r5, lr}
 8008d7a:	4b2a      	ldr	r3, [pc, #168]	; (8008e24 <__swsetup_r+0xac>)
 8008d7c:	4605      	mov	r5, r0
 8008d7e:	6818      	ldr	r0, [r3, #0]
 8008d80:	460c      	mov	r4, r1
 8008d82:	b118      	cbz	r0, 8008d8c <__swsetup_r+0x14>
 8008d84:	6a03      	ldr	r3, [r0, #32]
 8008d86:	b90b      	cbnz	r3, 8008d8c <__swsetup_r+0x14>
 8008d88:	f7fd ff70 	bl	8006c6c <__sinit>
 8008d8c:	89a3      	ldrh	r3, [r4, #12]
 8008d8e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008d92:	0718      	lsls	r0, r3, #28
 8008d94:	d422      	bmi.n	8008ddc <__swsetup_r+0x64>
 8008d96:	06d9      	lsls	r1, r3, #27
 8008d98:	d407      	bmi.n	8008daa <__swsetup_r+0x32>
 8008d9a:	2309      	movs	r3, #9
 8008d9c:	602b      	str	r3, [r5, #0]
 8008d9e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008da2:	81a3      	strh	r3, [r4, #12]
 8008da4:	f04f 30ff 	mov.w	r0, #4294967295
 8008da8:	e034      	b.n	8008e14 <__swsetup_r+0x9c>
 8008daa:	0758      	lsls	r0, r3, #29
 8008dac:	d512      	bpl.n	8008dd4 <__swsetup_r+0x5c>
 8008dae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008db0:	b141      	cbz	r1, 8008dc4 <__swsetup_r+0x4c>
 8008db2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008db6:	4299      	cmp	r1, r3
 8008db8:	d002      	beq.n	8008dc0 <__swsetup_r+0x48>
 8008dba:	4628      	mov	r0, r5
 8008dbc:	f7fe fefe 	bl	8007bbc <_free_r>
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	6363      	str	r3, [r4, #52]	; 0x34
 8008dc4:	89a3      	ldrh	r3, [r4, #12]
 8008dc6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008dca:	81a3      	strh	r3, [r4, #12]
 8008dcc:	2300      	movs	r3, #0
 8008dce:	6063      	str	r3, [r4, #4]
 8008dd0:	6923      	ldr	r3, [r4, #16]
 8008dd2:	6023      	str	r3, [r4, #0]
 8008dd4:	89a3      	ldrh	r3, [r4, #12]
 8008dd6:	f043 0308 	orr.w	r3, r3, #8
 8008dda:	81a3      	strh	r3, [r4, #12]
 8008ddc:	6923      	ldr	r3, [r4, #16]
 8008dde:	b94b      	cbnz	r3, 8008df4 <__swsetup_r+0x7c>
 8008de0:	89a3      	ldrh	r3, [r4, #12]
 8008de2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008de6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008dea:	d003      	beq.n	8008df4 <__swsetup_r+0x7c>
 8008dec:	4621      	mov	r1, r4
 8008dee:	4628      	mov	r0, r5
 8008df0:	f000 f884 	bl	8008efc <__smakebuf_r>
 8008df4:	89a0      	ldrh	r0, [r4, #12]
 8008df6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008dfa:	f010 0301 	ands.w	r3, r0, #1
 8008dfe:	d00a      	beq.n	8008e16 <__swsetup_r+0x9e>
 8008e00:	2300      	movs	r3, #0
 8008e02:	60a3      	str	r3, [r4, #8]
 8008e04:	6963      	ldr	r3, [r4, #20]
 8008e06:	425b      	negs	r3, r3
 8008e08:	61a3      	str	r3, [r4, #24]
 8008e0a:	6923      	ldr	r3, [r4, #16]
 8008e0c:	b943      	cbnz	r3, 8008e20 <__swsetup_r+0xa8>
 8008e0e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008e12:	d1c4      	bne.n	8008d9e <__swsetup_r+0x26>
 8008e14:	bd38      	pop	{r3, r4, r5, pc}
 8008e16:	0781      	lsls	r1, r0, #30
 8008e18:	bf58      	it	pl
 8008e1a:	6963      	ldrpl	r3, [r4, #20]
 8008e1c:	60a3      	str	r3, [r4, #8]
 8008e1e:	e7f4      	b.n	8008e0a <__swsetup_r+0x92>
 8008e20:	2000      	movs	r0, #0
 8008e22:	e7f7      	b.n	8008e14 <__swsetup_r+0x9c>
 8008e24:	20000078 	.word	0x20000078

08008e28 <_raise_r>:
 8008e28:	291f      	cmp	r1, #31
 8008e2a:	b538      	push	{r3, r4, r5, lr}
 8008e2c:	4604      	mov	r4, r0
 8008e2e:	460d      	mov	r5, r1
 8008e30:	d904      	bls.n	8008e3c <_raise_r+0x14>
 8008e32:	2316      	movs	r3, #22
 8008e34:	6003      	str	r3, [r0, #0]
 8008e36:	f04f 30ff 	mov.w	r0, #4294967295
 8008e3a:	bd38      	pop	{r3, r4, r5, pc}
 8008e3c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008e3e:	b112      	cbz	r2, 8008e46 <_raise_r+0x1e>
 8008e40:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008e44:	b94b      	cbnz	r3, 8008e5a <_raise_r+0x32>
 8008e46:	4620      	mov	r0, r4
 8008e48:	f000 f830 	bl	8008eac <_getpid_r>
 8008e4c:	462a      	mov	r2, r5
 8008e4e:	4601      	mov	r1, r0
 8008e50:	4620      	mov	r0, r4
 8008e52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e56:	f000 b817 	b.w	8008e88 <_kill_r>
 8008e5a:	2b01      	cmp	r3, #1
 8008e5c:	d00a      	beq.n	8008e74 <_raise_r+0x4c>
 8008e5e:	1c59      	adds	r1, r3, #1
 8008e60:	d103      	bne.n	8008e6a <_raise_r+0x42>
 8008e62:	2316      	movs	r3, #22
 8008e64:	6003      	str	r3, [r0, #0]
 8008e66:	2001      	movs	r0, #1
 8008e68:	e7e7      	b.n	8008e3a <_raise_r+0x12>
 8008e6a:	2400      	movs	r4, #0
 8008e6c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008e70:	4628      	mov	r0, r5
 8008e72:	4798      	blx	r3
 8008e74:	2000      	movs	r0, #0
 8008e76:	e7e0      	b.n	8008e3a <_raise_r+0x12>

08008e78 <raise>:
 8008e78:	4b02      	ldr	r3, [pc, #8]	; (8008e84 <raise+0xc>)
 8008e7a:	4601      	mov	r1, r0
 8008e7c:	6818      	ldr	r0, [r3, #0]
 8008e7e:	f7ff bfd3 	b.w	8008e28 <_raise_r>
 8008e82:	bf00      	nop
 8008e84:	20000078 	.word	0x20000078

08008e88 <_kill_r>:
 8008e88:	b538      	push	{r3, r4, r5, lr}
 8008e8a:	4d07      	ldr	r5, [pc, #28]	; (8008ea8 <_kill_r+0x20>)
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	4604      	mov	r4, r0
 8008e90:	4608      	mov	r0, r1
 8008e92:	4611      	mov	r1, r2
 8008e94:	602b      	str	r3, [r5, #0]
 8008e96:	f7f8 fd19 	bl	80018cc <_kill>
 8008e9a:	1c43      	adds	r3, r0, #1
 8008e9c:	d102      	bne.n	8008ea4 <_kill_r+0x1c>
 8008e9e:	682b      	ldr	r3, [r5, #0]
 8008ea0:	b103      	cbz	r3, 8008ea4 <_kill_r+0x1c>
 8008ea2:	6023      	str	r3, [r4, #0]
 8008ea4:	bd38      	pop	{r3, r4, r5, pc}
 8008ea6:	bf00      	nop
 8008ea8:	2000046c 	.word	0x2000046c

08008eac <_getpid_r>:
 8008eac:	f7f8 bd06 	b.w	80018bc <_getpid>

08008eb0 <__swhatbuf_r>:
 8008eb0:	b570      	push	{r4, r5, r6, lr}
 8008eb2:	460c      	mov	r4, r1
 8008eb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008eb8:	2900      	cmp	r1, #0
 8008eba:	b096      	sub	sp, #88	; 0x58
 8008ebc:	4615      	mov	r5, r2
 8008ebe:	461e      	mov	r6, r3
 8008ec0:	da0d      	bge.n	8008ede <__swhatbuf_r+0x2e>
 8008ec2:	89a3      	ldrh	r3, [r4, #12]
 8008ec4:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008ec8:	f04f 0100 	mov.w	r1, #0
 8008ecc:	bf0c      	ite	eq
 8008ece:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008ed2:	2340      	movne	r3, #64	; 0x40
 8008ed4:	2000      	movs	r0, #0
 8008ed6:	6031      	str	r1, [r6, #0]
 8008ed8:	602b      	str	r3, [r5, #0]
 8008eda:	b016      	add	sp, #88	; 0x58
 8008edc:	bd70      	pop	{r4, r5, r6, pc}
 8008ede:	466a      	mov	r2, sp
 8008ee0:	f000 f848 	bl	8008f74 <_fstat_r>
 8008ee4:	2800      	cmp	r0, #0
 8008ee6:	dbec      	blt.n	8008ec2 <__swhatbuf_r+0x12>
 8008ee8:	9901      	ldr	r1, [sp, #4]
 8008eea:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008eee:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008ef2:	4259      	negs	r1, r3
 8008ef4:	4159      	adcs	r1, r3
 8008ef6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008efa:	e7eb      	b.n	8008ed4 <__swhatbuf_r+0x24>

08008efc <__smakebuf_r>:
 8008efc:	898b      	ldrh	r3, [r1, #12]
 8008efe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008f00:	079d      	lsls	r5, r3, #30
 8008f02:	4606      	mov	r6, r0
 8008f04:	460c      	mov	r4, r1
 8008f06:	d507      	bpl.n	8008f18 <__smakebuf_r+0x1c>
 8008f08:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008f0c:	6023      	str	r3, [r4, #0]
 8008f0e:	6123      	str	r3, [r4, #16]
 8008f10:	2301      	movs	r3, #1
 8008f12:	6163      	str	r3, [r4, #20]
 8008f14:	b002      	add	sp, #8
 8008f16:	bd70      	pop	{r4, r5, r6, pc}
 8008f18:	ab01      	add	r3, sp, #4
 8008f1a:	466a      	mov	r2, sp
 8008f1c:	f7ff ffc8 	bl	8008eb0 <__swhatbuf_r>
 8008f20:	9900      	ldr	r1, [sp, #0]
 8008f22:	4605      	mov	r5, r0
 8008f24:	4630      	mov	r0, r6
 8008f26:	f7fe febd 	bl	8007ca4 <_malloc_r>
 8008f2a:	b948      	cbnz	r0, 8008f40 <__smakebuf_r+0x44>
 8008f2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f30:	059a      	lsls	r2, r3, #22
 8008f32:	d4ef      	bmi.n	8008f14 <__smakebuf_r+0x18>
 8008f34:	f023 0303 	bic.w	r3, r3, #3
 8008f38:	f043 0302 	orr.w	r3, r3, #2
 8008f3c:	81a3      	strh	r3, [r4, #12]
 8008f3e:	e7e3      	b.n	8008f08 <__smakebuf_r+0xc>
 8008f40:	89a3      	ldrh	r3, [r4, #12]
 8008f42:	6020      	str	r0, [r4, #0]
 8008f44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f48:	81a3      	strh	r3, [r4, #12]
 8008f4a:	9b00      	ldr	r3, [sp, #0]
 8008f4c:	6163      	str	r3, [r4, #20]
 8008f4e:	9b01      	ldr	r3, [sp, #4]
 8008f50:	6120      	str	r0, [r4, #16]
 8008f52:	b15b      	cbz	r3, 8008f6c <__smakebuf_r+0x70>
 8008f54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f58:	4630      	mov	r0, r6
 8008f5a:	f000 f81d 	bl	8008f98 <_isatty_r>
 8008f5e:	b128      	cbz	r0, 8008f6c <__smakebuf_r+0x70>
 8008f60:	89a3      	ldrh	r3, [r4, #12]
 8008f62:	f023 0303 	bic.w	r3, r3, #3
 8008f66:	f043 0301 	orr.w	r3, r3, #1
 8008f6a:	81a3      	strh	r3, [r4, #12]
 8008f6c:	89a3      	ldrh	r3, [r4, #12]
 8008f6e:	431d      	orrs	r5, r3
 8008f70:	81a5      	strh	r5, [r4, #12]
 8008f72:	e7cf      	b.n	8008f14 <__smakebuf_r+0x18>

08008f74 <_fstat_r>:
 8008f74:	b538      	push	{r3, r4, r5, lr}
 8008f76:	4d07      	ldr	r5, [pc, #28]	; (8008f94 <_fstat_r+0x20>)
 8008f78:	2300      	movs	r3, #0
 8008f7a:	4604      	mov	r4, r0
 8008f7c:	4608      	mov	r0, r1
 8008f7e:	4611      	mov	r1, r2
 8008f80:	602b      	str	r3, [r5, #0]
 8008f82:	f7f8 fd02 	bl	800198a <_fstat>
 8008f86:	1c43      	adds	r3, r0, #1
 8008f88:	d102      	bne.n	8008f90 <_fstat_r+0x1c>
 8008f8a:	682b      	ldr	r3, [r5, #0]
 8008f8c:	b103      	cbz	r3, 8008f90 <_fstat_r+0x1c>
 8008f8e:	6023      	str	r3, [r4, #0]
 8008f90:	bd38      	pop	{r3, r4, r5, pc}
 8008f92:	bf00      	nop
 8008f94:	2000046c 	.word	0x2000046c

08008f98 <_isatty_r>:
 8008f98:	b538      	push	{r3, r4, r5, lr}
 8008f9a:	4d06      	ldr	r5, [pc, #24]	; (8008fb4 <_isatty_r+0x1c>)
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	4604      	mov	r4, r0
 8008fa0:	4608      	mov	r0, r1
 8008fa2:	602b      	str	r3, [r5, #0]
 8008fa4:	f7f8 fd01 	bl	80019aa <_isatty>
 8008fa8:	1c43      	adds	r3, r0, #1
 8008faa:	d102      	bne.n	8008fb2 <_isatty_r+0x1a>
 8008fac:	682b      	ldr	r3, [r5, #0]
 8008fae:	b103      	cbz	r3, 8008fb2 <_isatty_r+0x1a>
 8008fb0:	6023      	str	r3, [r4, #0]
 8008fb2:	bd38      	pop	{r3, r4, r5, pc}
 8008fb4:	2000046c 	.word	0x2000046c

08008fb8 <_init>:
 8008fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fba:	bf00      	nop
 8008fbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008fbe:	bc08      	pop	{r3}
 8008fc0:	469e      	mov	lr, r3
 8008fc2:	4770      	bx	lr

08008fc4 <_fini>:
 8008fc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fc6:	bf00      	nop
 8008fc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008fca:	bc08      	pop	{r3}
 8008fcc:	469e      	mov	lr, r3
 8008fce:	4770      	bx	lr
