// Seed: 3378018348
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output wand id_2,
    output supply1 id_3,
    output tri id_4,
    input wor id_5,
    input tri1 id_6
);
  assign id_3 = 1;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_8 = 32'd50
) (
    input tri1 id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3,
    input tri id_4,
    output wand id_5,
    output wire id_6,
    output tri0 id_7,
    input uwire _id_8
    , \id_22 ,
    output uwire id_9,
    output wire id_10[id_8  ?  -1 : 1 : -1 'b0],
    input wand id_11,
    input supply1 id_12,
    input supply1 id_13,
    input supply1 id_14,
    input wand id_15,
    input tri0 id_16,
    input uwire id_17,
    input uwire id_18,
    output wand id_19,
    input supply1 id_20
);
  logic [1 : -1] id_23;
  module_0 modCall_1 (
      id_13,
      id_1,
      id_19,
      id_7,
      id_9,
      id_18,
      id_3
  );
endmodule
