{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 04 21:05:58 2023 " "Info: Processing started: Mon Sep 04 21:05:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q " "Info: Detected ripple clock \"clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q\" as buffer" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 49 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q " "Info: Detected ripple clock \"clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q\" as buffer" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q " "Info: Detected ripple clock \"clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q\" as buffer" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q " "Info: Detected ripple clock \"clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q\" as buffer" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q " "Info: Detected ripple clock \"clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q\" as buffer" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q " "Info: Detected ripple clock \"clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q\" as buffer" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q " "Info: Detected ripple clock \"clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q\" as buffer" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register clk_1hz:clk_1hz_generator\|divide_by_10:d1\|count\[2\] register clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q 219.83 MHz 4.549 ns Internal " "Info: Clock \"clk\" has Internal fmax of 219.83 MHz between source register \"clk_1hz:clk_1hz_generator\|divide_by_10:d1\|count\[2\]\" and destination register \"clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q\" (period= 4.549 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.551 ns + Longest register register " "Info: + Longest register to register delay is 0.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_1hz:clk_1hz_generator\|divide_by_10:d1\|count\[2\] 1 REG LCFF_X49_Y1_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y1_N11; Fanout = 4; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d1\|count\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d1|count[2] } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.150 ns) 0.467 ns clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q~0 2 COMB LCCOMB_X49_Y1_N30 1 " "Info: 2: + IC(0.317 ns) + CELL(0.150 ns) = 0.467 ns; Loc. = LCCOMB_X49_Y1_N30; Fanout = 1; COMB Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d1|count[2] clk_1hz:clk_1hz_generator|divide_by_10:d1|Q~0 } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.551 ns clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q 3 REG LCFF_X49_Y1_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.551 ns; Loc. = LCFF_X49_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d1|Q~0 clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.47 % ) " "Info: Total cell delay = 0.234 ns ( 42.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.317 ns ( 57.53 % ) " "Info: Total interconnect delay = 0.317 ns ( 57.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d1|count[2] clk_1hz:clk_1hz_generator|divide_by_10:d1|Q~0 clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.551 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d1|count[2] {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q~0 {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} } { 0.000ns 0.317ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.784 ns - Smallest " "Info: - Smallest clock skew is -3.784 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.443 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 10.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.787 ns) 2.114 ns clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q 2 REG LCFF_X1_Y25_N21 3 " "Info: 2: + IC(0.338 ns) + CELL(0.787 ns) = 2.114 ns; Loc. = LCFF_X1_Y25_N21; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.788 ns) + CELL(0.787 ns) 5.689 ns clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q 3 REG LCFF_X48_Y2_N31 3 " "Info: 3: + IC(2.788 ns) + CELL(0.787 ns) = 5.689 ns; Loc. = LCFF_X48_Y2_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.787 ns) 6.933 ns clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q 4 REG LCFF_X49_Y2_N7 3 " "Info: 4: + IC(0.457 ns) + CELL(0.787 ns) = 6.933 ns; Loc. = LCFF_X49_Y2_N7; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.787 ns) 8.211 ns clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q 5 REG LCFF_X50_Y2_N17 3 " "Info: 5: + IC(0.491 ns) + CELL(0.787 ns) = 8.211 ns; Loc. = LCFF_X50_Y2_N17; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.787 ns) 9.470 ns clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q 6 REG LCFF_X50_Y1_N31 3 " "Info: 6: + IC(0.472 ns) + CELL(0.787 ns) = 9.470 ns; Loc. = LCFF_X50_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.537 ns) 10.443 ns clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q 7 REG LCFF_X49_Y1_N31 3 " "Info: 7: + IC(0.436 ns) + CELL(0.537 ns) = 10.443 ns; Loc. = LCFF_X49_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.461 ns ( 52.29 % ) " "Info: Total cell delay = 5.461 ns ( 52.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.982 ns ( 47.71 % ) " "Info: Total interconnect delay = 4.982 ns ( 47.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.443 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.443 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} } { 0.000ns 0.000ns 0.338ns 2.788ns 0.457ns 0.491ns 0.472ns 0.436ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 14.227 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 14.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.787 ns) 2.114 ns clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q 2 REG LCFF_X1_Y25_N21 3 " "Info: 2: + IC(0.338 ns) + CELL(0.787 ns) = 2.114 ns; Loc. = LCFF_X1_Y25_N21; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.788 ns) + CELL(0.787 ns) 5.689 ns clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q 3 REG LCFF_X48_Y2_N31 3 " "Info: 3: + IC(2.788 ns) + CELL(0.787 ns) = 5.689 ns; Loc. = LCFF_X48_Y2_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.787 ns) 6.933 ns clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q 4 REG LCFF_X49_Y2_N7 3 " "Info: 4: + IC(0.457 ns) + CELL(0.787 ns) = 6.933 ns; Loc. = LCFF_X49_Y2_N7; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.787 ns) 8.211 ns clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q 5 REG LCFF_X50_Y2_N17 3 " "Info: 5: + IC(0.491 ns) + CELL(0.787 ns) = 8.211 ns; Loc. = LCFF_X50_Y2_N17; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.787 ns) 9.470 ns clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q 6 REG LCFF_X50_Y1_N31 3 " "Info: 6: + IC(0.472 ns) + CELL(0.787 ns) = 9.470 ns; Loc. = LCFF_X50_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.996 ns) + CELL(0.000 ns) 12.466 ns clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q~clkctrl 7 COMB CLKCTRL_G8 3 " "Info: 7: + IC(2.996 ns) + CELL(0.000 ns) = 12.466 ns; Loc. = CLKCTRL_G8; Fanout = 3; COMB Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.996 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q~clkctrl } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.537 ns) 14.227 ns clk_1hz:clk_1hz_generator\|divide_by_10:d1\|count\[2\] 8 REG LCFF_X49_Y1_N11 4 " "Info: 8: + IC(1.224 ns) + CELL(0.537 ns) = 14.227 ns; Loc. = LCFF_X49_Y1_N11; Fanout = 4; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d1\|count\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d2|Q~clkctrl clk_1hz:clk_1hz_generator|divide_by_10:d1|count[2] } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.461 ns ( 38.38 % ) " "Info: Total cell delay = 5.461 ns ( 38.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.766 ns ( 61.62 % ) " "Info: Total interconnect delay = 8.766 ns ( 61.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.227 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q~clkctrl clk_1hz:clk_1hz_generator|divide_by_10:d1|count[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.227 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q~clkctrl {} clk_1hz:clk_1hz_generator|divide_by_10:d1|count[2] {} } { 0.000ns 0.000ns 0.338ns 2.788ns 0.457ns 0.491ns 0.472ns 2.996ns 1.224ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.443 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.443 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} } { 0.000ns 0.000ns 0.338ns 2.788ns 0.457ns 0.491ns 0.472ns 0.436ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.227 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q~clkctrl clk_1hz:clk_1hz_generator|divide_by_10:d1|count[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.227 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q~clkctrl {} clk_1hz:clk_1hz_generator|divide_by_10:d1|count[2] {} } { 0.000ns 0.000ns 0.338ns 2.788ns 0.457ns 0.491ns 0.472ns 2.996ns 1.224ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d1|count[2] clk_1hz:clk_1hz_generator|divide_by_10:d1|Q~0 clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.551 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d1|count[2] {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q~0 {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} } { 0.000ns 0.317ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.443 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.443 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} } { 0.000ns 0.000ns 0.338ns 2.788ns 0.457ns 0.491ns 0.472ns 0.436ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.227 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q~clkctrl clk_1hz:clk_1hz_generator|divide_by_10:d1|count[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.227 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q~clkctrl {} clk_1hz:clk_1hz_generator|divide_by_10:d1|count[2] {} } { 0.000ns 0.000ns 0.338ns 2.788ns 0.457ns 0.491ns 0.472ns 2.996ns 1.224ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ControlModule:controlModule\|change\[1\] coin2 clk -4.233 ns register " "Info: tsu for register \"ControlModule:controlModule\|change\[1\]\" (data pin = \"coin2\", clock pin = \"clk\") is -4.233 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.417 ns + Longest pin register " "Info: + Longest pin to register delay is 10.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns coin2 1 PIN PIN_D22 6 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D22; Fanout = 6; PIN Node = 'coin2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coin2 } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.681 ns) + CELL(0.371 ns) 6.892 ns ControlModule:controlModule\|change_\[3\]~4 2 COMB LCCOMB_X65_Y44_N30 4 " "Info: 2: + IC(5.681 ns) + CELL(0.371 ns) = 6.892 ns; Loc. = LCCOMB_X65_Y44_N30; Fanout = 4; COMB Node = 'ControlModule:controlModule\|change_\[3\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.052 ns" { coin2 ControlModule:controlModule|change_[3]~4 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.413 ns) 8.040 ns ControlModule:controlModule\|change_\[3\]~5 3 COMB LCCOMB_X63_Y44_N12 2 " "Info: 3: + IC(0.735 ns) + CELL(0.413 ns) = 8.040 ns; Loc. = LCCOMB_X63_Y44_N12; Fanout = 2; COMB Node = 'ControlModule:controlModule\|change_\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { ControlModule:controlModule|change_[3]~4 ControlModule:controlModule|change_[3]~5 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.275 ns) 9.038 ns ControlModule:controlModule\|change\[3\]~6 4 COMB LCCOMB_X66_Y44_N6 8 " "Info: 4: + IC(0.723 ns) + CELL(0.275 ns) = 9.038 ns; Loc. = LCCOMB_X66_Y44_N6; Fanout = 8; COMB Node = 'ControlModule:controlModule\|change\[3\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { ControlModule:controlModule|change_[3]~5 ControlModule:controlModule|change[3]~6 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.660 ns) 10.417 ns ControlModule:controlModule\|change\[1\] 5 REG LCFF_X65_Y45_N27 4 " "Info: 5: + IC(0.719 ns) + CELL(0.660 ns) = 10.417 ns; Loc. = LCFF_X65_Y45_N27; Fanout = 4; REG Node = 'ControlModule:controlModule\|change\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { ControlModule:controlModule|change[3]~6 ControlModule:controlModule|change[1] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.559 ns ( 24.57 % ) " "Info: Total cell delay = 2.559 ns ( 24.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.858 ns ( 75.43 % ) " "Info: Total interconnect delay = 7.858 ns ( 75.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.417 ns" { coin2 ControlModule:controlModule|change_[3]~4 ControlModule:controlModule|change_[3]~5 ControlModule:controlModule|change[3]~6 ControlModule:controlModule|change[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.417 ns" { coin2 {} coin2~combout {} ControlModule:controlModule|change_[3]~4 {} ControlModule:controlModule|change_[3]~5 {} ControlModule:controlModule|change[3]~6 {} ControlModule:controlModule|change[1] {} } { 0.000ns 0.000ns 5.681ns 0.735ns 0.723ns 0.719ns } { 0.000ns 0.840ns 0.371ns 0.413ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 14.614 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 14.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.787 ns) 2.114 ns clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q 2 REG LCFF_X1_Y25_N21 3 " "Info: 2: + IC(0.338 ns) + CELL(0.787 ns) = 2.114 ns; Loc. = LCFF_X1_Y25_N21; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.788 ns) + CELL(0.787 ns) 5.689 ns clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q 3 REG LCFF_X48_Y2_N31 3 " "Info: 3: + IC(2.788 ns) + CELL(0.787 ns) = 5.689 ns; Loc. = LCFF_X48_Y2_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.787 ns) 6.933 ns clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q 4 REG LCFF_X49_Y2_N7 3 " "Info: 4: + IC(0.457 ns) + CELL(0.787 ns) = 6.933 ns; Loc. = LCFF_X49_Y2_N7; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.787 ns) 8.211 ns clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q 5 REG LCFF_X50_Y2_N17 3 " "Info: 5: + IC(0.491 ns) + CELL(0.787 ns) = 8.211 ns; Loc. = LCFF_X50_Y2_N17; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.787 ns) 9.470 ns clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q 6 REG LCFF_X50_Y1_N31 3 " "Info: 6: + IC(0.472 ns) + CELL(0.787 ns) = 9.470 ns; Loc. = LCFF_X50_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 10.693 ns clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q 7 REG LCFF_X49_Y1_N31 3 " "Info: 7: + IC(0.436 ns) + CELL(0.787 ns) = 10.693 ns; Loc. = LCFF_X49_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.787 ns) 11.947 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q 8 REG LCFF_X48_Y1_N17 2 " "Info: 8: + IC(0.467 ns) + CELL(0.787 ns) = 11.947 ns; Loc. = LCFF_X48_Y1_N17; Fanout = 2; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.000 ns) 12.825 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl 9 COMB CLKCTRL_G14 37 " "Info: 9: + IC(0.878 ns) + CELL(0.000 ns) = 12.825 ns; Loc. = CLKCTRL_G14; Fanout = 37; COMB Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.537 ns) 14.614 ns ControlModule:controlModule\|change\[1\] 10 REG LCFF_X65_Y45_N27 4 " "Info: 10: + IC(1.252 ns) + CELL(0.537 ns) = 14.614 ns; Loc. = LCFF_X65_Y45_N27; Fanout = 4; REG Node = 'ControlModule:controlModule\|change\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|change[1] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.035 ns ( 48.14 % ) " "Info: Total cell delay = 7.035 ns ( 48.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.579 ns ( 51.86 % ) " "Info: Total interconnect delay = 7.579 ns ( 51.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.614 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|change[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.614 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|change[1] {} } { 0.000ns 0.000ns 0.338ns 2.788ns 0.457ns 0.491ns 0.472ns 0.436ns 0.467ns 0.878ns 1.252ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.417 ns" { coin2 ControlModule:controlModule|change_[3]~4 ControlModule:controlModule|change_[3]~5 ControlModule:controlModule|change[3]~6 ControlModule:controlModule|change[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.417 ns" { coin2 {} coin2~combout {} ControlModule:controlModule|change_[3]~4 {} ControlModule:controlModule|change_[3]~5 {} ControlModule:controlModule|change[3]~6 {} ControlModule:controlModule|change[1] {} } { 0.000ns 0.000ns 5.681ns 0.735ns 0.723ns 0.719ns } { 0.000ns 0.840ns 0.371ns 0.413ns 0.275ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.614 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|change[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.614 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|change[1] {} } { 0.000ns 0.000ns 0.338ns 2.788ns 0.457ns 0.491ns 0.472ns 0.436ns 0.467ns 0.878ns 1.252ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk change_7seg\[0\] ControlModule:controlModule\|change\[1\] 23.348 ns register " "Info: tco from clock \"clk\" to destination pin \"change_7seg\[0\]\" through register \"ControlModule:controlModule\|change\[1\]\" is 23.348 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 14.614 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 14.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.787 ns) 2.114 ns clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q 2 REG LCFF_X1_Y25_N21 3 " "Info: 2: + IC(0.338 ns) + CELL(0.787 ns) = 2.114 ns; Loc. = LCFF_X1_Y25_N21; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.788 ns) + CELL(0.787 ns) 5.689 ns clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q 3 REG LCFF_X48_Y2_N31 3 " "Info: 3: + IC(2.788 ns) + CELL(0.787 ns) = 5.689 ns; Loc. = LCFF_X48_Y2_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.787 ns) 6.933 ns clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q 4 REG LCFF_X49_Y2_N7 3 " "Info: 4: + IC(0.457 ns) + CELL(0.787 ns) = 6.933 ns; Loc. = LCFF_X49_Y2_N7; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.787 ns) 8.211 ns clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q 5 REG LCFF_X50_Y2_N17 3 " "Info: 5: + IC(0.491 ns) + CELL(0.787 ns) = 8.211 ns; Loc. = LCFF_X50_Y2_N17; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.787 ns) 9.470 ns clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q 6 REG LCFF_X50_Y1_N31 3 " "Info: 6: + IC(0.472 ns) + CELL(0.787 ns) = 9.470 ns; Loc. = LCFF_X50_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 10.693 ns clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q 7 REG LCFF_X49_Y1_N31 3 " "Info: 7: + IC(0.436 ns) + CELL(0.787 ns) = 10.693 ns; Loc. = LCFF_X49_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.787 ns) 11.947 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q 8 REG LCFF_X48_Y1_N17 2 " "Info: 8: + IC(0.467 ns) + CELL(0.787 ns) = 11.947 ns; Loc. = LCFF_X48_Y1_N17; Fanout = 2; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.000 ns) 12.825 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl 9 COMB CLKCTRL_G14 37 " "Info: 9: + IC(0.878 ns) + CELL(0.000 ns) = 12.825 ns; Loc. = CLKCTRL_G14; Fanout = 37; COMB Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.537 ns) 14.614 ns ControlModule:controlModule\|change\[1\] 10 REG LCFF_X65_Y45_N27 4 " "Info: 10: + IC(1.252 ns) + CELL(0.537 ns) = 14.614 ns; Loc. = LCFF_X65_Y45_N27; Fanout = 4; REG Node = 'ControlModule:controlModule\|change\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|change[1] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.035 ns ( 48.14 % ) " "Info: Total cell delay = 7.035 ns ( 48.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.579 ns ( 51.86 % ) " "Info: Total interconnect delay = 7.579 ns ( 51.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.614 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|change[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.614 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|change[1] {} } { 0.000ns 0.000ns 0.338ns 2.788ns 0.457ns 0.491ns 0.472ns 0.436ns 0.467ns 0.878ns 1.252ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.484 ns + Longest register pin " "Info: + Longest register to pin delay is 8.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlModule:controlModule\|change\[1\] 1 REG LCFF_X65_Y45_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X65_Y45_N27; Fanout = 4; REG Node = 'ControlModule:controlModule\|change\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlModule:controlModule|change[1] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.393 ns) 1.166 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[1\]~1 2 COMB LCCOMB_X61_Y45_N22 2 " "Info: 2: + IC(0.773 ns) + CELL(0.393 ns) = 1.166 ns; Loc. = LCCOMB_X61_Y45_N22; Fanout = 2; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { ControlModule:controlModule|change[1] hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/db/alt_u_div_gve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.237 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~3 3 COMB LCCOMB_X61_Y45_N24 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.237 ns; Loc. = LCCOMB_X61_Y45_N24; Fanout = 2; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[1]~1 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/db/alt_u_div_gve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.308 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~5 4 COMB LCCOMB_X61_Y45_N26 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.308 ns; Loc. = LCCOMB_X61_Y45_N26; Fanout = 1; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~3 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/db/alt_u_div_gve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.718 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~6 5 COMB LCCOMB_X61_Y45_N28 3 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.718 ns; Loc. = LCCOMB_X61_Y45_N28; Fanout = 3; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~5 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/db/alt_u_div_gve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.393 ns) 2.799 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|StageOut\[13\]~0 6 COMB LCCOMB_X65_Y45_N24 7 " "Info: 6: + IC(0.688 ns) + CELL(0.393 ns) = 2.799 ns; Loc. = LCCOMB_X65_Y45_N24; Fanout = 7; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|StageOut\[13\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~6 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[13]~0 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/db/alt_u_div_gve.tdf" 58 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.406 ns) 3.976 ns DisplayModule:displayChange2\|WideOr6~0 7 COMB LCCOMB_X61_Y45_N20 1 " "Info: 7: + IC(0.771 ns) + CELL(0.406 ns) = 3.976 ns; Loc. = LCCOMB_X61_Y45_N20; Fanout = 1; COMB Node = 'DisplayModule:displayChange2\|WideOr6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.177 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[13]~0 DisplayModule:displayChange2|WideOr6~0 } "NODE_NAME" } } { "src/DisplayModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/DisplayModule.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.836 ns) + CELL(2.672 ns) 8.484 ns change_7seg\[0\] 8 PIN PIN_C30 0 " "Info: 8: + IC(1.836 ns) + CELL(2.672 ns) = 8.484 ns; Loc. = PIN_C30; Fanout = 0; PIN Node = 'change_7seg\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.508 ns" { DisplayModule:displayChange2|WideOr6~0 change_7seg[0] } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.416 ns ( 52.05 % ) " "Info: Total cell delay = 4.416 ns ( 52.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.068 ns ( 47.95 % ) " "Info: Total interconnect delay = 4.068 ns ( 47.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.484 ns" { ControlModule:controlModule|change[1] hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[1]~1 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~3 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~5 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~6 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[13]~0 DisplayModule:displayChange2|WideOr6~0 change_7seg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.484 ns" { ControlModule:controlModule|change[1] {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[1]~1 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~3 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~5 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~6 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[13]~0 {} DisplayModule:displayChange2|WideOr6~0 {} change_7seg[0] {} } { 0.000ns 0.773ns 0.000ns 0.000ns 0.000ns 0.688ns 0.771ns 1.836ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.410ns 0.393ns 0.406ns 2.672ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.614 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|change[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.614 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|change[1] {} } { 0.000ns 0.000ns 0.338ns 2.788ns 0.457ns 0.491ns 0.472ns 0.436ns 0.467ns 0.878ns 1.252ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.484 ns" { ControlModule:controlModule|change[1] hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[1]~1 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~3 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~5 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~6 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[13]~0 DisplayModule:displayChange2|WideOr6~0 change_7seg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.484 ns" { ControlModule:controlModule|change[1] {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[1]~1 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~3 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~5 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~6 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[13]~0 {} DisplayModule:displayChange2|WideOr6~0 {} change_7seg[0] {} } { 0.000ns 0.773ns 0.000ns 0.000ns 0.000ns 0.688ns 0.771ns 1.836ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.410ns 0.393ns 0.406ns 2.672ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ControlModule:controlModule\|ITEM.00 rst clk 10.046 ns register " "Info: th for register \"ControlModule:controlModule\|ITEM.00\" (data pin = \"rst\", clock pin = \"clk\") is 10.046 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 14.614 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 14.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.787 ns) 2.114 ns clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q 2 REG LCFF_X1_Y25_N21 3 " "Info: 2: + IC(0.338 ns) + CELL(0.787 ns) = 2.114 ns; Loc. = LCFF_X1_Y25_N21; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.788 ns) + CELL(0.787 ns) 5.689 ns clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q 3 REG LCFF_X48_Y2_N31 3 " "Info: 3: + IC(2.788 ns) + CELL(0.787 ns) = 5.689 ns; Loc. = LCFF_X48_Y2_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.787 ns) 6.933 ns clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q 4 REG LCFF_X49_Y2_N7 3 " "Info: 4: + IC(0.457 ns) + CELL(0.787 ns) = 6.933 ns; Loc. = LCFF_X49_Y2_N7; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.787 ns) 8.211 ns clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q 5 REG LCFF_X50_Y2_N17 3 " "Info: 5: + IC(0.491 ns) + CELL(0.787 ns) = 8.211 ns; Loc. = LCFF_X50_Y2_N17; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.787 ns) 9.470 ns clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q 6 REG LCFF_X50_Y1_N31 3 " "Info: 6: + IC(0.472 ns) + CELL(0.787 ns) = 9.470 ns; Loc. = LCFF_X50_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 10.693 ns clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q 7 REG LCFF_X49_Y1_N31 3 " "Info: 7: + IC(0.436 ns) + CELL(0.787 ns) = 10.693 ns; Loc. = LCFF_X49_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.787 ns) 11.947 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q 8 REG LCFF_X48_Y1_N17 2 " "Info: 8: + IC(0.467 ns) + CELL(0.787 ns) = 11.947 ns; Loc. = LCFF_X48_Y1_N17; Fanout = 2; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.000 ns) 12.825 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl 9 COMB CLKCTRL_G14 37 " "Info: 9: + IC(0.878 ns) + CELL(0.000 ns) = 12.825 ns; Loc. = CLKCTRL_G14; Fanout = 37; COMB Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.537 ns) 14.614 ns ControlModule:controlModule\|ITEM.00 10 REG LCFF_X65_Y45_N3 1 " "Info: 10: + IC(1.252 ns) + CELL(0.537 ns) = 14.614 ns; Loc. = LCFF_X65_Y45_N3; Fanout = 1; REG Node = 'ControlModule:controlModule\|ITEM.00'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|ITEM.00 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.035 ns ( 48.14 % ) " "Info: Total cell delay = 7.035 ns ( 48.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.579 ns ( 51.86 % ) " "Info: Total interconnect delay = 7.579 ns ( 51.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.614 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|ITEM.00 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.614 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|ITEM.00 {} } { 0.000ns 0.000ns 0.338ns 2.788ns 0.457ns 0.491ns 0.472ns 0.436ns 0.467ns 0.878ns 1.252ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.834 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns rst 1 PIN PIN_T3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T3; Fanout = 4; PIN Node = 'rst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.803 ns) + CELL(0.150 ns) 3.942 ns ControlModule:controlModule\|ITEM.00~2 2 COMB LCCOMB_X65_Y45_N30 4 " "Info: 2: + IC(2.803 ns) + CELL(0.150 ns) = 3.942 ns; Loc. = LCCOMB_X65_Y45_N30; Fanout = 4; COMB Node = 'ControlModule:controlModule\|ITEM.00~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.953 ns" { rst ControlModule:controlModule|ITEM.00~2 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.660 ns) 4.834 ns ControlModule:controlModule\|ITEM.00 3 REG LCFF_X65_Y45_N3 1 " "Info: 3: + IC(0.232 ns) + CELL(0.660 ns) = 4.834 ns; Loc. = LCFF_X65_Y45_N3; Fanout = 1; REG Node = 'ControlModule:controlModule\|ITEM.00'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { ControlModule:controlModule|ITEM.00~2 ControlModule:controlModule|ITEM.00 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.799 ns ( 37.22 % ) " "Info: Total cell delay = 1.799 ns ( 37.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.035 ns ( 62.78 % ) " "Info: Total interconnect delay = 3.035 ns ( 62.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.834 ns" { rst ControlModule:controlModule|ITEM.00~2 ControlModule:controlModule|ITEM.00 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.834 ns" { rst {} rst~combout {} ControlModule:controlModule|ITEM.00~2 {} ControlModule:controlModule|ITEM.00 {} } { 0.000ns 0.000ns 2.803ns 0.232ns } { 0.000ns 0.989ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.614 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|ITEM.00 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.614 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|ITEM.00 {} } { 0.000ns 0.000ns 0.338ns 2.788ns 0.457ns 0.491ns 0.472ns 0.436ns 0.467ns 0.878ns 1.252ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.834 ns" { rst ControlModule:controlModule|ITEM.00~2 ControlModule:controlModule|ITEM.00 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.834 ns" { rst {} rst~combout {} ControlModule:controlModule|ITEM.00~2 {} ControlModule:controlModule|ITEM.00 {} } { 0.000ns 0.000ns 2.803ns 0.232ns } { 0.000ns 0.989ns 0.150ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 04 21:05:58 2023 " "Info: Processing ended: Mon Sep 04 21:05:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
