<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p307" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_307{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_307{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_307{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_307{left:190px;bottom:943px;letter-spacing:-0.14px;}
#t5_307{left:528px;bottom:943px;letter-spacing:-0.13px;}
#t6_307{left:190px;bottom:918px;letter-spacing:-0.13px;}
#t7_307{left:528px;bottom:918px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8_307{left:190px;bottom:894px;letter-spacing:-0.14px;}
#t9_307{left:528px;bottom:894px;letter-spacing:-0.15px;}
#ta_307{left:190px;bottom:869px;letter-spacing:-0.14px;}
#tb_307{left:528px;bottom:869px;letter-spacing:-0.15px;}
#tc_307{left:190px;bottom:845px;letter-spacing:-0.13px;}
#td_307{left:528px;bottom:845px;letter-spacing:-0.12px;word-spacing:0.01px;}
#te_307{left:82px;bottom:820px;letter-spacing:-0.16px;}
#tf_307{left:139px;bottom:820px;letter-spacing:-0.16px;}
#tg_307{left:190px;bottom:820px;letter-spacing:-0.13px;}
#th_307{left:434px;bottom:820px;letter-spacing:-0.14px;}
#ti_307{left:528px;bottom:820px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tj_307{left:190px;bottom:796px;}
#tk_307{left:528px;bottom:796px;letter-spacing:-0.1px;}
#tl_307{left:190px;bottom:771px;}
#tm_307{left:528px;bottom:771px;letter-spacing:-0.12px;}
#tn_307{left:190px;bottom:747px;}
#to_307{left:528px;bottom:747px;letter-spacing:-0.11px;}
#tp_307{left:190px;bottom:723px;}
#tq_307{left:528px;bottom:723px;letter-spacing:-0.14px;}
#tr_307{left:190px;bottom:698px;}
#ts_307{left:528px;bottom:698px;letter-spacing:-0.11px;}
#tt_307{left:190px;bottom:674px;}
#tu_307{left:528px;bottom:674px;letter-spacing:-0.13px;}
#tv_307{left:190px;bottom:649px;letter-spacing:-0.14px;}
#tw_307{left:528px;bottom:649px;letter-spacing:-0.12px;}
#tx_307{left:190px;bottom:625px;letter-spacing:-0.13px;}
#ty_307{left:528px;bottom:625px;letter-spacing:-0.13px;}
#tz_307{left:190px;bottom:600px;letter-spacing:-0.13px;}
#t10_307{left:528px;bottom:600px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t11_307{left:82px;bottom:576px;letter-spacing:-0.18px;}
#t12_307{left:139px;bottom:576px;letter-spacing:-0.17px;}
#t13_307{left:190px;bottom:576px;letter-spacing:-0.15px;}
#t14_307{left:434px;bottom:576px;letter-spacing:-0.13px;}
#t15_307{left:527px;bottom:576px;letter-spacing:-0.11px;}
#t16_307{left:190px;bottom:551px;letter-spacing:-0.11px;}
#t17_307{left:528px;bottom:551px;letter-spacing:-0.14px;}
#t18_307{left:190px;bottom:527px;letter-spacing:-0.14px;}
#t19_307{left:528px;bottom:527px;letter-spacing:-0.12px;}
#t1a_307{left:82px;bottom:503px;letter-spacing:-0.17px;}
#t1b_307{left:139px;bottom:503px;letter-spacing:-0.16px;}
#t1c_307{left:190px;bottom:503px;letter-spacing:-0.14px;}
#t1d_307{left:434px;bottom:503px;letter-spacing:-0.14px;}
#t1e_307{left:528px;bottom:503px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1f_307{left:190px;bottom:478px;letter-spacing:-0.14px;}
#t1g_307{left:528px;bottom:478px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t1h_307{left:82px;bottom:454px;letter-spacing:-0.16px;}
#t1i_307{left:139px;bottom:454px;letter-spacing:-0.16px;}
#t1j_307{left:190px;bottom:454px;letter-spacing:-0.13px;}
#t1k_307{left:434px;bottom:454px;letter-spacing:-0.13px;}
#t1l_307{left:528px;bottom:454px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_307{left:190px;bottom:429px;letter-spacing:-0.14px;}
#t1n_307{left:528px;bottom:429px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t1o_307{left:82px;bottom:405px;letter-spacing:-0.17px;}
#t1p_307{left:139px;bottom:405px;letter-spacing:-0.16px;}
#t1q_307{left:190px;bottom:405px;letter-spacing:-0.14px;}
#t1r_307{left:434px;bottom:405px;letter-spacing:-0.14px;}
#t1s_307{left:528px;bottom:405px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1t_307{left:190px;bottom:380px;letter-spacing:-0.14px;}
#t1u_307{left:528px;bottom:380px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t1v_307{left:82px;bottom:356px;letter-spacing:-0.16px;}
#t1w_307{left:139px;bottom:356px;letter-spacing:-0.16px;}
#t1x_307{left:190px;bottom:356px;letter-spacing:-0.13px;}
#t1y_307{left:434px;bottom:356px;letter-spacing:-0.13px;}
#t1z_307{left:528px;bottom:356px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t20_307{left:190px;bottom:331px;letter-spacing:-0.14px;}
#t21_307{left:528px;bottom:331px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t22_307{left:82px;bottom:307px;letter-spacing:-0.17px;}
#t23_307{left:139px;bottom:307px;letter-spacing:-0.17px;}
#t24_307{left:190px;bottom:307px;letter-spacing:-0.15px;}
#t25_307{left:434px;bottom:307px;letter-spacing:-0.15px;}
#t26_307{left:528px;bottom:307px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t27_307{left:528px;bottom:286px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t28_307{left:82px;bottom:261px;letter-spacing:-0.18px;}
#t29_307{left:139px;bottom:261px;letter-spacing:-0.15px;}
#t2a_307{left:190px;bottom:261px;letter-spacing:-0.15px;}
#t2b_307{left:434px;bottom:261px;letter-spacing:-0.12px;}
#t2c_307{left:528px;bottom:261px;letter-spacing:-0.12px;}
#t2d_307{left:528px;bottom:240px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#t2e_307{left:528px;bottom:223px;letter-spacing:-0.11px;}
#t2f_307{left:528px;bottom:206px;letter-spacing:-0.11px;}
#t2g_307{left:91px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2h_307{left:177px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2i_307{left:125px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2j_307{left:91px;bottom:1049px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t2k_307{left:215px;bottom:1031px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t2l_307{left:101px;bottom:1008px;letter-spacing:-0.12px;}
#t2m_307{left:102px;bottom:991px;letter-spacing:-0.14px;}
#t2n_307{left:225px;bottom:991px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2o_307{left:456px;bottom:991px;letter-spacing:-0.15px;}
#t2p_307{left:642px;bottom:991px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2q_307{left:88px;bottom:967px;letter-spacing:-0.17px;}
#t2r_307{left:144px;bottom:967px;letter-spacing:-0.16px;}

.s1_307{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_307{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_307{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_307{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_307{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts307" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg307Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg307" style="-webkit-user-select: none;"><object width="935" height="1210" data="307/307.svg" type="image/svg+xml" id="pdf307" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_307" class="t s1_307">Vol. 4 </span><span id="t2_307" class="t s1_307">2-291 </span>
<span id="t3_307" class="t s2_307">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_307" class="t s3_307">27:24 </span><span id="t5_307" class="t s3_307">PSBFreq </span>
<span id="t6_307" class="t s3_307">31:28 </span><span id="t7_307" class="t s3_307">Reserved, must be zero. </span>
<span id="t8_307" class="t s3_307">35:32 </span><span id="t9_307" class="t s3_307">ADDR0_CFG </span>
<span id="ta_307" class="t s3_307">39:36 </span><span id="tb_307" class="t s3_307">ADDR1_CFG </span>
<span id="tc_307" class="t s3_307">63:40 </span><span id="td_307" class="t s3_307">Reserved, must be zero. </span>
<span id="te_307" class="t s3_307">571H </span><span id="tf_307" class="t s3_307">1393 </span><span id="tg_307" class="t s3_307">IA32_RTIT_STATUS </span><span id="th_307" class="t s3_307">Thread </span><span id="ti_307" class="t s3_307">Tracing Status Register (R/W) </span>
<span id="tj_307" class="t s3_307">0 </span><span id="tk_307" class="t s3_307">FilterEn, writes ignored. </span>
<span id="tl_307" class="t s3_307">1 </span><span id="tm_307" class="t s3_307">ContexEn, writes ignored. </span>
<span id="tn_307" class="t s3_307">2 </span><span id="to_307" class="t s3_307">TriggerEn, writes ignored. </span>
<span id="tp_307" class="t s3_307">3 </span><span id="tq_307" class="t s3_307">Reserved </span>
<span id="tr_307" class="t s3_307">4 </span><span id="ts_307" class="t s3_307">Error (R/W) </span>
<span id="tt_307" class="t s3_307">5 </span><span id="tu_307" class="t s3_307">Stopped </span>
<span id="tv_307" class="t s3_307">31:6 </span><span id="tw_307" class="t s3_307">Reserved, must be zero. </span>
<span id="tx_307" class="t s3_307">48:32 </span><span id="ty_307" class="t s3_307">PacketByteCnt </span>
<span id="tz_307" class="t s3_307">63:49 </span><span id="t10_307" class="t s3_307">Reserved, must be zero. </span>
<span id="t11_307" class="t s3_307">572H </span><span id="t12_307" class="t s3_307">1394 </span><span id="t13_307" class="t s3_307">IA32_RTIT_CR3_MATCH </span><span id="t14_307" class="t s3_307">Thread </span><span id="t15_307" class="t s3_307">Trace Filter CR3 Match Register (R/W) </span>
<span id="t16_307" class="t s3_307">4:0 </span><span id="t17_307" class="t s3_307">Reserved </span>
<span id="t18_307" class="t s3_307">63:5 </span><span id="t19_307" class="t s3_307">CR3[63:5] value to match </span>
<span id="t1a_307" class="t s3_307">580H </span><span id="t1b_307" class="t s3_307">1408 </span><span id="t1c_307" class="t s3_307">IA32_RTIT_ADDR0_A </span><span id="t1d_307" class="t s3_307">Thread </span><span id="t1e_307" class="t s3_307">Region 0 Start Address (R/W) </span>
<span id="t1f_307" class="t s3_307">63:0 </span><span id="t1g_307" class="t s3_307">See Table 2-2. </span>
<span id="t1h_307" class="t s3_307">581H </span><span id="t1i_307" class="t s3_307">1409 </span><span id="t1j_307" class="t s3_307">IA32_RTIT_ADDR0_B </span><span id="t1k_307" class="t s3_307">Thread </span><span id="t1l_307" class="t s3_307">Region 0 End Address (R/W) </span>
<span id="t1m_307" class="t s3_307">63:0 </span><span id="t1n_307" class="t s3_307">See Table 2-2. </span>
<span id="t1o_307" class="t s3_307">582H </span><span id="t1p_307" class="t s3_307">1410 </span><span id="t1q_307" class="t s3_307">IA32_RTIT_ADDR1_A </span><span id="t1r_307" class="t s3_307">Thread </span><span id="t1s_307" class="t s3_307">Region 1 Start Address (R/W) </span>
<span id="t1t_307" class="t s3_307">63:0 </span><span id="t1u_307" class="t s3_307">See Table 2-2. </span>
<span id="t1v_307" class="t s3_307">583H </span><span id="t1w_307" class="t s3_307">1411 </span><span id="t1x_307" class="t s3_307">IA32_RTIT_ADDR1_B </span><span id="t1y_307" class="t s3_307">Thread </span><span id="t1z_307" class="t s3_307">Region 1 End Address (R/W) </span>
<span id="t20_307" class="t s3_307">63:0 </span><span id="t21_307" class="t s3_307">See Table 2-2. </span>
<span id="t22_307" class="t s3_307">639H </span><span id="t23_307" class="t s3_307">1593 </span><span id="t24_307" class="t s3_307">MSR_PP0_ENERGY_STATUS </span><span id="t25_307" class="t s3_307">Package </span><span id="t26_307" class="t s3_307">PP0 Energy Status (R/O) </span>
<span id="t27_307" class="t s3_307">See Section 15.10.4, “PP0/PP1 RAPL Domains.” </span>
<span id="t28_307" class="t s3_307">64DH </span><span id="t29_307" class="t s3_307">1613 </span><span id="t2a_307" class="t s3_307">MSR_PLATFORM_ENERGY_COUNTER </span><span id="t2b_307" class="t s3_307">Platform </span><span id="t2c_307" class="t s3_307">Platform Energy Counter (R/O) </span>
<span id="t2d_307" class="t s3_307">This MSR is valid only if both platform vendor hardware </span>
<span id="t2e_307" class="t s3_307">implementation and BIOS enablement support it. This </span>
<span id="t2f_307" class="t s3_307">MSR will read 0 if not valid. </span>
<span id="t2g_307" class="t s4_307">Table 2-39. </span><span id="t2h_307" class="t s4_307">Additional MSRs Supported by 6th Generation, 7th Generation, 8th Generation, 9th Generation, </span>
<span id="t2i_307" class="t s4_307">10th Generation, 11th Generation, 12th Generation, and 13th Generation Intel® Core™ Processors, </span>
<span id="t2j_307" class="t s4_307">Intel® Xeon® Scalable Processor Family, 2nd, 3rd, and 4th Generation Intel® Xeon® Scalable Processor Family, </span>
<span id="t2k_307" class="t s4_307">8th Generation Intel® Core™ i3 Processors, and Intel® Xeon® E Processors </span>
<span id="t2l_307" class="t s5_307">Register </span>
<span id="t2m_307" class="t s5_307">Address </span><span id="t2n_307" class="t s5_307">Register Name / Bit Fields </span><span id="t2o_307" class="t s5_307">Scope </span><span id="t2p_307" class="t s5_307">Bit Description </span>
<span id="t2q_307" class="t s5_307">Hex </span><span id="t2r_307" class="t s5_307">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
