Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Sep 27 18:07:46 2024
| Host         : HUNTER running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ARMSOC_TOP_timing_summary_routed.rpt -pb ARMSOC_TOP_timing_summary_routed.pb -rpx ARMSOC_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : ARMSOC_TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4957 register/latch pins with no clock driven by root clock pin: clk_div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10857 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.229        0.000                      0                  726        0.052        0.000                      0                  726        4.500        0.000                       0                   330  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
dbg_tck_pin  {0.000 10.000}     20.000          50.000          
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_tck_pin         6.927        0.000                      0                  444        0.052        0.000                      0                  444        9.500        0.000                       0                   328  
sys_clk_pin         8.598        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  dbg_tck_pin        dbg_tck_pin              5.229        0.000                      0                  281        0.645        0.000                      0                  281  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_tck_pin
  To Clock:  dbg_tck_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.927ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Updoz6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/D
                            (falling edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dbg_tck_pin fall@10.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 1.133ns (36.147%)  route 2.001ns (63.853%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.309ns = ( 15.309 - 10.000 ) 
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.712     5.654    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X2Y149         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Updoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDRE (Prop_fdre_C_Q)         0.478     6.132 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Updoz6_reg/Q
                         net (fo=44, routed)          1.141     7.273    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Updoz6
    SLICE_X3Y149         LUT5 (Prop_lut5_I1_O)        0.329     7.602 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_4/O
                         net (fo=1, routed)           0.860     8.463    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_4_n_0
    SLICE_X3Y150         LUT5 (Prop_lut5_I4_O)        0.326     8.789 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_1/O
                         net (fo=1, routed)           0.000     8.789    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lt57v6
    SLICE_X3Y150         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     10.000    10.000 f  
    F18                                               0.000    10.000 f  TCK (IN)
                         net (fo=0)                   0.000    10.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    11.412 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    13.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.541 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.768    15.309    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X3Y150         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/C  (IS_INVERTED)
                         clock pessimism              0.409    15.717    
                         clock uncertainty           -0.035    15.682    
    SLICE_X3Y150         FDCE (Setup_fdce_C_D)        0.034    15.716    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg
  -------------------------------------------------------------------
                         required time                         15.716    
                         arrival time                          -8.789    
  -------------------------------------------------------------------
                         slack                                  6.927    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Updoz6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg/D
                            (falling edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dbg_tck_pin fall@10.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.805ns (30.969%)  route 1.794ns (69.031%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.309ns = ( 15.309 - 10.000 ) 
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.712     5.654    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X2Y149         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Updoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDRE (Prop_fdre_C_Q)         0.478     6.132 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Updoz6_reg/Q
                         net (fo=44, routed)          1.794     7.927    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Updoz6
    SLICE_X1Y151         LUT3 (Prop_lut3_I0_O)        0.327     8.254 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_i_1/O
                         net (fo=1, routed)           0.000     8.254    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_3776_in
    SLICE_X1Y151         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     10.000    10.000 f  
    F18                                               0.000    10.000 f  TCK (IN)
                         net (fo=0)                   0.000    10.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    11.412 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    13.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.541 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.768    15.309    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X1Y151         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg/C  (IS_INVERTED)
                         clock pessimism              0.409    15.717    
                         clock uncertainty           -0.035    15.682    
    SLICE_X1Y151         FDCE (Setup_fdce_C_D)        0.050    15.732    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg
  -------------------------------------------------------------------
                         required time                         15.732    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                  7.478    

Slack (MET) :             12.119ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T9ezz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        7.802ns  (logic 1.808ns (23.173%)  route 5.994ns (76.827%))
  Logic Levels:           9  (LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 25.051 - 20.000 ) 
    Source Clock Delay      (SCD):    5.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.711     5.653    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X3Y146         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDCE (Prop_fdce_C_Q)         0.456     6.109 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6_reg/Q
                         net (fo=42, routed)          1.400     7.509    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6
    SLICE_X7Y145         LUT5 (Prop_lut5_I4_O)        0.152     7.661 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_5/O
                         net (fo=2, routed)           0.570     8.232    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_5_n_0
    SLICE_X5Y148         LUT6 (Prop_lut6_I4_O)        0.332     8.564 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_4/O
                         net (fo=3, routed)           0.310     8.874    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_4_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I0_O)        0.124     8.998 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.475     9.473    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X5Y150         LUT5 (Prop_lut5_I4_O)        0.124     9.597 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_6/O
                         net (fo=1, routed)           0.433    10.030    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_6_n_0
    SLICE_X5Y150         LUT4 (Prop_lut4_I3_O)        0.124    10.154 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3/O
                         net (fo=3, routed)           0.761    10.915    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3_n_0
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.124    11.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4/O
                         net (fo=2, routed)           0.312    11.351    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4_n_0
    SLICE_X5Y148         LUT4 (Prop_lut4_I0_O)        0.124    11.475 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2/O
                         net (fo=4, routed)           0.438    11.913    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2_n_0
    SLICE_X5Y147         LUT4 (Prop_lut4_I0_O)        0.124    12.037 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_1/O
                         net (fo=22, routed)          1.294    13.331    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_1_n_0
    SLICE_X12Y144        LUT6 (Prop_lut6_I2_O)        0.124    13.455 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T9ezz6_i_1/O
                         net (fo=1, routed)           0.000    13.455    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nsg8v6
    SLICE_X12Y144        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T9ezz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    F18                                               0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.511    25.051    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X12Y144        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T9ezz6_reg/C
                         clock pessimism              0.480    25.531    
                         clock uncertainty           -0.035    25.496    
    SLICE_X12Y144        FDCE (Setup_fdce_C_D)        0.079    25.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T9ezz6_reg
  -------------------------------------------------------------------
                         required time                         25.575    
                         arrival time                         -13.455    
  -------------------------------------------------------------------
                         slack                                 12.119    

Slack (MET) :             12.418ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 1.808ns (24.103%)  route 5.693ns (75.897%))
  Logic Levels:           9  (LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 25.051 - 20.000 ) 
    Source Clock Delay      (SCD):    5.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.711     5.653    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X3Y146         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDCE (Prop_fdce_C_Q)         0.456     6.109 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6_reg/Q
                         net (fo=42, routed)          1.400     7.509    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6
    SLICE_X7Y145         LUT5 (Prop_lut5_I4_O)        0.152     7.661 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_5/O
                         net (fo=2, routed)           0.570     8.232    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_5_n_0
    SLICE_X5Y148         LUT6 (Prop_lut6_I4_O)        0.332     8.564 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_4/O
                         net (fo=3, routed)           0.310     8.874    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_4_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I0_O)        0.124     8.998 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.475     9.473    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X5Y150         LUT5 (Prop_lut5_I4_O)        0.124     9.597 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_6/O
                         net (fo=1, routed)           0.433    10.030    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_6_n_0
    SLICE_X5Y150         LUT4 (Prop_lut4_I3_O)        0.124    10.154 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3/O
                         net (fo=3, routed)           0.761    10.915    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3_n_0
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.124    11.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4/O
                         net (fo=2, routed)           0.312    11.351    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4_n_0
    SLICE_X5Y148         LUT4 (Prop_lut4_I0_O)        0.124    11.475 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2/O
                         net (fo=4, routed)           0.438    11.913    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2_n_0
    SLICE_X5Y147         LUT4 (Prop_lut4_I0_O)        0.124    12.037 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_1/O
                         net (fo=22, routed)          0.993    13.030    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_1_n_0
    SLICE_X12Y144        LUT6 (Prop_lut6_I2_O)        0.124    13.154 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_i_1/O
                         net (fo=1, routed)           0.000    13.154    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqg8v6
    SLICE_X12Y144        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    F18                                               0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.511    25.051    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X12Y144        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg/C
                         clock pessimism              0.480    25.531    
                         clock uncertainty           -0.035    25.496    
    SLICE_X12Y144        FDCE (Setup_fdce_C_D)        0.077    25.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg
  -------------------------------------------------------------------
                         required time                         25.573    
                         arrival time                         -13.154    
  -------------------------------------------------------------------
                         slack                                 12.418    

Slack (MET) :             12.448ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzsoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 1.684ns (23.079%)  route 5.613ns (76.921%))
  Logic Levels:           8  (LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.230ns = ( 25.230 - 20.000 ) 
    Source Clock Delay      (SCD):    5.653ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.711     5.653    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X3Y146         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDCE (Prop_fdce_C_Q)         0.456     6.109 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6_reg/Q
                         net (fo=42, routed)          1.400     7.509    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6
    SLICE_X7Y145         LUT5 (Prop_lut5_I4_O)        0.152     7.661 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_5/O
                         net (fo=2, routed)           0.570     8.232    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_5_n_0
    SLICE_X5Y148         LUT6 (Prop_lut6_I4_O)        0.332     8.564 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_4/O
                         net (fo=3, routed)           0.310     8.874    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_4_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I0_O)        0.124     8.998 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.475     9.473    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X5Y150         LUT5 (Prop_lut5_I4_O)        0.124     9.597 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_6/O
                         net (fo=1, routed)           0.433    10.030    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_6_n_0
    SLICE_X5Y150         LUT4 (Prop_lut4_I3_O)        0.124    10.154 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3/O
                         net (fo=3, routed)           0.761    10.915    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3_n_0
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.124    11.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4/O
                         net (fo=2, routed)           0.312    11.351    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4_n_0
    SLICE_X5Y148         LUT4 (Prop_lut4_I0_O)        0.124    11.475 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2/O
                         net (fo=4, routed)           0.438    11.913    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2_n_0
    SLICE_X5Y147         LUT4 (Prop_lut4_I0_O)        0.124    12.037 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_1/O
                         net (fo=22, routed)          0.912    12.950    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_1_n_0
    SLICE_X9Y150         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzsoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    F18                                               0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.689    25.230    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X9Y150         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzsoz6_reg/C
                         clock pessimism              0.409    25.638    
                         clock uncertainty           -0.035    25.603    
    SLICE_X9Y150         FDCE (Setup_fdce_C_CE)      -0.205    25.398    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzsoz6_reg
  -------------------------------------------------------------------
                         required time                         25.398    
                         arrival time                         -12.950    
  -------------------------------------------------------------------
                         slack                                 12.448    

Slack (MET) :             12.448ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwqzz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 1.684ns (23.079%)  route 5.613ns (76.921%))
  Logic Levels:           8  (LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.230ns = ( 25.230 - 20.000 ) 
    Source Clock Delay      (SCD):    5.653ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.711     5.653    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X3Y146         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDCE (Prop_fdce_C_Q)         0.456     6.109 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6_reg/Q
                         net (fo=42, routed)          1.400     7.509    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6
    SLICE_X7Y145         LUT5 (Prop_lut5_I4_O)        0.152     7.661 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_5/O
                         net (fo=2, routed)           0.570     8.232    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_5_n_0
    SLICE_X5Y148         LUT6 (Prop_lut6_I4_O)        0.332     8.564 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_4/O
                         net (fo=3, routed)           0.310     8.874    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_4_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I0_O)        0.124     8.998 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.475     9.473    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X5Y150         LUT5 (Prop_lut5_I4_O)        0.124     9.597 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_6/O
                         net (fo=1, routed)           0.433    10.030    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_6_n_0
    SLICE_X5Y150         LUT4 (Prop_lut4_I3_O)        0.124    10.154 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3/O
                         net (fo=3, routed)           0.761    10.915    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3_n_0
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.124    11.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4/O
                         net (fo=2, routed)           0.312    11.351    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4_n_0
    SLICE_X5Y148         LUT4 (Prop_lut4_I0_O)        0.124    11.475 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2/O
                         net (fo=4, routed)           0.438    11.913    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2_n_0
    SLICE_X5Y147         LUT4 (Prop_lut4_I0_O)        0.124    12.037 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_1/O
                         net (fo=22, routed)          0.912    12.950    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_1_n_0
    SLICE_X9Y150         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwqzz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    F18                                               0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.689    25.230    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X9Y150         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwqzz6_reg/C
                         clock pessimism              0.409    25.638    
                         clock uncertainty           -0.035    25.603    
    SLICE_X9Y150         FDCE (Setup_fdce_C_CE)      -0.205    25.398    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwqzz6_reg
  -------------------------------------------------------------------
                         required time                         25.398    
                         arrival time                         -12.950    
  -------------------------------------------------------------------
                         slack                                 12.448    

Slack (MET) :             12.448ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N6izz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 1.684ns (23.079%)  route 5.613ns (76.921%))
  Logic Levels:           8  (LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.230ns = ( 25.230 - 20.000 ) 
    Source Clock Delay      (SCD):    5.653ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.711     5.653    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X3Y146         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDCE (Prop_fdce_C_Q)         0.456     6.109 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6_reg/Q
                         net (fo=42, routed)          1.400     7.509    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6
    SLICE_X7Y145         LUT5 (Prop_lut5_I4_O)        0.152     7.661 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_5/O
                         net (fo=2, routed)           0.570     8.232    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_5_n_0
    SLICE_X5Y148         LUT6 (Prop_lut6_I4_O)        0.332     8.564 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_4/O
                         net (fo=3, routed)           0.310     8.874    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_4_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I0_O)        0.124     8.998 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.475     9.473    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X5Y150         LUT5 (Prop_lut5_I4_O)        0.124     9.597 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_6/O
                         net (fo=1, routed)           0.433    10.030    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_6_n_0
    SLICE_X5Y150         LUT4 (Prop_lut4_I3_O)        0.124    10.154 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3/O
                         net (fo=3, routed)           0.761    10.915    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3_n_0
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.124    11.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4/O
                         net (fo=2, routed)           0.312    11.351    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4_n_0
    SLICE_X5Y148         LUT4 (Prop_lut4_I0_O)        0.124    11.475 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2/O
                         net (fo=4, routed)           0.438    11.913    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2_n_0
    SLICE_X5Y147         LUT4 (Prop_lut4_I0_O)        0.124    12.037 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_1/O
                         net (fo=22, routed)          0.912    12.950    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_1_n_0
    SLICE_X9Y150         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N6izz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    F18                                               0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.689    25.230    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X9Y150         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N6izz6_reg/C
                         clock pessimism              0.409    25.638    
                         clock uncertainty           -0.035    25.603    
    SLICE_X9Y150         FDCE (Setup_fdce_C_CE)      -0.205    25.398    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N6izz6_reg
  -------------------------------------------------------------------
                         required time                         25.398    
                         arrival time                         -12.950    
  -------------------------------------------------------------------
                         slack                                 12.448    

Slack (MET) :             12.448ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oygoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 1.684ns (23.079%)  route 5.613ns (76.921%))
  Logic Levels:           8  (LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.230ns = ( 25.230 - 20.000 ) 
    Source Clock Delay      (SCD):    5.653ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.711     5.653    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X3Y146         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDCE (Prop_fdce_C_Q)         0.456     6.109 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6_reg/Q
                         net (fo=42, routed)          1.400     7.509    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6
    SLICE_X7Y145         LUT5 (Prop_lut5_I4_O)        0.152     7.661 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_5/O
                         net (fo=2, routed)           0.570     8.232    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_5_n_0
    SLICE_X5Y148         LUT6 (Prop_lut6_I4_O)        0.332     8.564 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_4/O
                         net (fo=3, routed)           0.310     8.874    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_4_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I0_O)        0.124     8.998 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.475     9.473    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X5Y150         LUT5 (Prop_lut5_I4_O)        0.124     9.597 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_6/O
                         net (fo=1, routed)           0.433    10.030    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_6_n_0
    SLICE_X5Y150         LUT4 (Prop_lut4_I3_O)        0.124    10.154 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3/O
                         net (fo=3, routed)           0.761    10.915    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3_n_0
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.124    11.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4/O
                         net (fo=2, routed)           0.312    11.351    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4_n_0
    SLICE_X5Y148         LUT4 (Prop_lut4_I0_O)        0.124    11.475 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2/O
                         net (fo=4, routed)           0.438    11.913    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2_n_0
    SLICE_X5Y147         LUT4 (Prop_lut4_I0_O)        0.124    12.037 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_1/O
                         net (fo=22, routed)          0.912    12.950    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_1_n_0
    SLICE_X9Y150         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oygoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    F18                                               0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.689    25.230    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X9Y150         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oygoz6_reg/C
                         clock pessimism              0.409    25.638    
                         clock uncertainty           -0.035    25.603    
    SLICE_X9Y150         FDCE (Setup_fdce_C_CE)      -0.205    25.398    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oygoz6_reg
  -------------------------------------------------------------------
                         required time                         25.398    
                         arrival time                         -12.950    
  -------------------------------------------------------------------
                         slack                                 12.448    

Slack (MET) :             12.448ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pg1g07_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 1.684ns (23.079%)  route 5.613ns (76.921%))
  Logic Levels:           8  (LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.230ns = ( 25.230 - 20.000 ) 
    Source Clock Delay      (SCD):    5.653ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.711     5.653    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X3Y146         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDCE (Prop_fdce_C_Q)         0.456     6.109 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6_reg/Q
                         net (fo=42, routed)          1.400     7.509    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6
    SLICE_X7Y145         LUT5 (Prop_lut5_I4_O)        0.152     7.661 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_5/O
                         net (fo=2, routed)           0.570     8.232    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_5_n_0
    SLICE_X5Y148         LUT6 (Prop_lut6_I4_O)        0.332     8.564 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_4/O
                         net (fo=3, routed)           0.310     8.874    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_4_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I0_O)        0.124     8.998 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.475     9.473    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X5Y150         LUT5 (Prop_lut5_I4_O)        0.124     9.597 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_6/O
                         net (fo=1, routed)           0.433    10.030    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_6_n_0
    SLICE_X5Y150         LUT4 (Prop_lut4_I3_O)        0.124    10.154 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3/O
                         net (fo=3, routed)           0.761    10.915    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3_n_0
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.124    11.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4/O
                         net (fo=2, routed)           0.312    11.351    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4_n_0
    SLICE_X5Y148         LUT4 (Prop_lut4_I0_O)        0.124    11.475 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2/O
                         net (fo=4, routed)           0.438    11.913    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2_n_0
    SLICE_X5Y147         LUT4 (Prop_lut4_I0_O)        0.124    12.037 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_1/O
                         net (fo=22, routed)          0.912    12.950    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_1_n_0
    SLICE_X9Y150         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pg1g07_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    F18                                               0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.689    25.230    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X9Y150         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pg1g07_reg/C
                         clock pessimism              0.409    25.638    
                         clock uncertainty           -0.035    25.603    
    SLICE_X9Y150         FDCE (Setup_fdce_C_CE)      -0.205    25.398    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pg1g07_reg
  -------------------------------------------------------------------
                         required time                         25.398    
                         arrival time                         -12.950    
  -------------------------------------------------------------------
                         slack                                 12.448    

Slack (MET) :             12.448ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qi1g07_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 1.684ns (23.079%)  route 5.613ns (76.921%))
  Logic Levels:           8  (LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.230ns = ( 25.230 - 20.000 ) 
    Source Clock Delay      (SCD):    5.653ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.711     5.653    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X3Y146         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDCE (Prop_fdce_C_Q)         0.456     6.109 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6_reg/Q
                         net (fo=42, routed)          1.400     7.509    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6
    SLICE_X7Y145         LUT5 (Prop_lut5_I4_O)        0.152     7.661 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_5/O
                         net (fo=2, routed)           0.570     8.232    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_5_n_0
    SLICE_X5Y148         LUT6 (Prop_lut6_I4_O)        0.332     8.564 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_4/O
                         net (fo=3, routed)           0.310     8.874    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_4_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I0_O)        0.124     8.998 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.475     9.473    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X5Y150         LUT5 (Prop_lut5_I4_O)        0.124     9.597 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_6/O
                         net (fo=1, routed)           0.433    10.030    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_6_n_0
    SLICE_X5Y150         LUT4 (Prop_lut4_I3_O)        0.124    10.154 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3/O
                         net (fo=3, routed)           0.761    10.915    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3_n_0
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.124    11.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4/O
                         net (fo=2, routed)           0.312    11.351    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4_n_0
    SLICE_X5Y148         LUT4 (Prop_lut4_I0_O)        0.124    11.475 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2/O
                         net (fo=4, routed)           0.438    11.913    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2_n_0
    SLICE_X5Y147         LUT4 (Prop_lut4_I0_O)        0.124    12.037 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_1/O
                         net (fo=22, routed)          0.912    12.950    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_1_n_0
    SLICE_X9Y150         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qi1g07_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    F18                                               0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.689    25.230    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X9Y150         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qi1g07_reg/C
                         clock pessimism              0.409    25.638    
                         clock uncertainty           -0.035    25.603    
    SLICE_X9Y150         FDCE (Setup_fdce_C_CE)      -0.205    25.398    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qi1g07_reg
  -------------------------------------------------------------------
                         required time                         25.398    
                         arrival time                         -12.950    
  -------------------------------------------------------------------
                         slack                                 12.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cjdzz6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ukdzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.763%)  route 0.317ns (69.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.571     1.819    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X11Y143        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cjdzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y143        FDRE (Prop_fdre_C_Q)         0.141     1.960 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cjdzz6_reg/Q
                         net (fo=4, routed)           0.317     2.277    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cjdzz6
    SLICE_X12Y150        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ukdzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.929     2.520    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X12Y150        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ukdzz6_reg/C
                         clock pessimism             -0.348     2.172    
    SLICE_X12Y150        FDCE (Hold_fdce_C_D)         0.053     2.225    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ukdzz6_reg
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Okcoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vjfoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.072%)  route 0.194ns (57.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.654     1.902    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X13Y150        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Okcoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y150        FDCE (Prop_fdce_C_Q)         0.141     2.043 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Okcoz6_reg/Q
                         net (fo=4, routed)           0.194     2.237    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Okcoz6
    SLICE_X15Y148        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vjfoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.843     2.433    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X15Y148        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vjfoz6_reg/C
                         clock pessimism             -0.348     2.085    
    SLICE_X15Y148        FDCE (Hold_fdce_C_D)         0.076     2.161    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vjfoz6_reg
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Okcoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xqkzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.981%)  route 0.210ns (53.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.654     1.902    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X13Y150        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Okcoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y150        FDCE (Prop_fdce_C_Q)         0.141     2.043 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Okcoz6_reg/Q
                         net (fo=4, routed)           0.210     2.253    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Okcoz6
    SLICE_X12Y148        LUT5 (Prop_lut5_I1_O)        0.045     2.298 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xqkzz6_i_1/O
                         net (fo=1, routed)           0.000     2.298    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nul8v6
    SLICE_X12Y148        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xqkzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.843     2.433    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X12Y148        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xqkzz6_reg/C
                         clock pessimism             -0.348     2.085    
    SLICE_X12Y148        FDCE (Hold_fdce_C_D)         0.121     2.206    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xqkzz6_reg
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H6bzz6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7bzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.147%)  route 0.177ns (51.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.654     1.902    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X10Y151        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H6bzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y151        FDRE (Prop_fdre_C_Q)         0.164     2.066 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H6bzz6_reg/Q
                         net (fo=4, routed)           0.177     2.243    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H6bzz6
    SLICE_X10Y149        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7bzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.843     2.433    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X10Y149        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7bzz6_reg/C
                         clock pessimism             -0.348     2.085    
    SLICE_X10Y149        FDCE (Hold_fdce_C_D)         0.063     2.148    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7bzz6_reg
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzsoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ivsoz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.385%)  route 0.253ns (57.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.654     1.902    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X9Y150         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzsoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDCE (Prop_fdce_C_Q)         0.141     2.043 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzsoz6_reg/Q
                         net (fo=5, routed)           0.253     2.296    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzsoz6
    SLICE_X8Y149         LUT5 (Prop_lut5_I1_O)        0.045     2.341 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ivsoz6_i_1/O
                         net (fo=1, routed)           0.000     2.341    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hoh8v6
    SLICE_X8Y149         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ivsoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.843     2.433    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X8Y149         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ivsoz6_reg/C
                         clock pessimism             -0.348     2.085    
    SLICE_X8Y149         FDRE (Hold_fdre_C_D)         0.121     2.206    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ivsoz6_reg
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xqkzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Okcoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.254ns (43.779%)  route 0.326ns (56.221%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.572     1.820    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X12Y148        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xqkzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y148        FDCE (Prop_fdce_C_Q)         0.164     1.984 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xqkzz6_reg/Q
                         net (fo=3, routed)           0.129     2.113    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xqkzz6
    SLICE_X13Y149        LUT5 (Prop_lut5_I1_O)        0.045     2.158 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Okcoz6_i_2/O
                         net (fo=1, routed)           0.197     2.355    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Okcoz6_i_2_n_0
    SLICE_X13Y150        LUT5 (Prop_lut5_I0_O)        0.045     2.400 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Okcoz6_i_1/O
                         net (fo=1, routed)           0.000     2.400    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I7h8v6
    SLICE_X13Y150        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Okcoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.929     2.520    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X13Y150        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Okcoz6_reg/C
                         clock pessimism             -0.348     2.172    
    SLICE_X13Y150        FDCE (Hold_fdce_C_D)         0.091     2.263    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Okcoz6_reg
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ak2107_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H6bzz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.511%)  route 0.424ns (69.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.572     1.820    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X11Y149        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ak2107_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDCE (Prop_fdce_C_Q)         0.141     1.961 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ak2107_reg/Q
                         net (fo=1, routed)           0.424     2.384    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ak2107
    SLICE_X10Y151        LUT5 (Prop_lut5_I3_O)        0.045     2.429 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H6bzz6_i_1/O
                         net (fo=1, routed)           0.000     2.429    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljh8v6
    SLICE_X10Y151        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H6bzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.929     2.520    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X10Y151        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H6bzz6_reg/C
                         clock pessimism             -0.348     2.172    
    SLICE_X10Y151        FDRE (Hold_fdre_C_D)         0.120     2.292    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H6bzz6_reg
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cu0107_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C5toz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.571     1.819    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X13Y143        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cu0107_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y143        FDCE (Prop_fdce_C_Q)         0.141     1.960 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cu0107_reg/Q
                         net (fo=1, routed)           0.087     2.047    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cu0107
    SLICE_X12Y143        LUT5 (Prop_lut5_I3_O)        0.045     2.092 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C5toz6_i_1/O
                         net (fo=1, routed)           0.000     2.092    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qih8v6
    SLICE_X12Y143        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C5toz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.841     2.432    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X12Y143        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C5toz6_reg/C
                         clock pessimism             -0.601     1.832    
    SLICE_X12Y143        FDRE (Hold_fdre_C_D)         0.120     1.952    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C5toz6_reg
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M0pzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zdozz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.571     1.819    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X9Y144         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M0pzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDCE (Prop_fdce_C_Q)         0.141     1.960 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M0pzz6_reg/Q
                         net (fo=1, routed)           0.087     2.047    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M0pzz6
    SLICE_X8Y144         LUT5 (Prop_lut5_I3_O)        0.045     2.092 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zdozz6_i_1/O
                         net (fo=1, routed)           0.000     2.092    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vhh8v6
    SLICE_X8Y144         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zdozz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.841     2.432    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X8Y144         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zdozz6_reg/C
                         clock pessimism             -0.601     1.832    
    SLICE_X8Y144         FDRE (Hold_fdre_C_D)         0.120     1.952    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zdozz6_reg
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H3eoz6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sggoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.254ns (40.485%)  route 0.373ns (59.515%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.551ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.601     1.849    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X2Y149         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H3eoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDRE (Prop_fdre_C_Q)         0.164     2.013 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H3eoz6_reg/Q
                         net (fo=11, routed)          0.228     2.241    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H3eoz6
    SLICE_X2Y151         LUT6 (Prop_lut6_I3_O)        0.045     2.286 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O5kzz6_i_2/O
                         net (fo=2, routed)           0.145     2.431    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O5kzz6_i_2_n_0
    SLICE_X2Y150         LUT6 (Prop_lut6_I5_O)        0.045     2.476 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sggoz6_i_1/O
                         net (fo=1, routed)           0.000     2.476    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vcn7v6
    SLICE_X2Y150         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sggoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.960     2.551    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X2Y150         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sggoz6_reg/C
                         clock pessimism             -0.348     2.203    
    SLICE_X2Y150         FDCE (Hold_fdce_C_D)         0.121     2.324    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sggoz6_reg
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_tck_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  TCK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X13Y152  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cbfoz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X13Y147  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rbdzz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X10Y144  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X10Y150  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X11Y149  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go1107_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X15Y147  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rfozz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X4Y148   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X9eoz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X12Y150  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Chbzz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X14Y145  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Chcoz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X13Y152  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cbfoz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X13Y147  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rbdzz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X10Y144  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X10Y150  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X11Y149  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go1107_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X15Y147  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rfozz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y150  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Chbzz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X14Y145  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Chcoz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y142  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xbcoz6_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X11Y143  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cjdzz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X13Y152  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cbfoz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X13Y147  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rbdzz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X10Y144  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X10Y150  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X11Y149  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go1107_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X15Y147  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rfozz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X4Y148   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X9eoz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y150  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Chbzz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X14Y145  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Chcoz6_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y148   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mfqoz6_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.598ns  (required time - arrival time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.580ns (41.546%)  route 0.816ns (58.454%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.526    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.622 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630     5.253    CLK_IBUF_BUFG
    SLICE_X51Y96         FDPE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDPE (Prop_fdpe_C_Q)         0.456     5.709 f  clk_div_reg/Q
                         net (fo=2, routed)           0.816     6.525    clk_div
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.649 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     6.649    p_0_in
    SLICE_X51Y96         FDPE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    T5                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.351    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.442 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.508    14.950    CLK_IBUF_BUFG
    SLICE_X51Y96         FDPE                                         r  clk_div_reg/C
                         clock pessimism              0.302    15.253    
                         clock uncertainty           -0.035    15.217    
    SLICE_X51Y96         FDPE (Setup_fdpe_C_D)        0.029    15.246    clk_div_reg
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                          -6.649    
  -------------------------------------------------------------------
                         slack                                  8.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.486%)  route 0.285ns (60.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.913    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.939 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.502    CLK_IBUF_BUFG
    SLICE_X51Y96         FDPE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.643 f  clk_div_reg/Q
                         net (fo=2, routed)           0.285     1.928    clk_div
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.973 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.973    p_0_in
    SLICE_X51Y96         FDPE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.156    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.833     2.018    CLK_IBUF_BUFG
    SLICE_X51Y96         FDPE                                         r  clk_div_reg/C
                         clock pessimism             -0.516     1.502    
    SLICE_X51Y96         FDPE (Hold_fdpe_C_D)         0.091     1.593    clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.380    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96   clk_div_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96   clk_div_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96   clk_div_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96   clk_div_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96   clk_div_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_tck_pin
  To Clock:  dbg_tck_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.645ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dbg_tck_pin fall@10.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 0.580ns (12.941%)  route 3.902ns (87.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.309ns = ( 15.309 - 10.000 ) 
    Source Clock Delay      (SCD):    5.569ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.627     5.569    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X28Y141        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDCE (Prop_fdce_C_Q)         0.456     6.025 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.417     6.442    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y141        LUT1 (Prop_lut1_I0_O)        0.124     6.566 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         3.485    10.051    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X1Y151         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     10.000    10.000 f  
    F18                                               0.000    10.000 f  TCK (IN)
                         net (fo=0)                   0.000    10.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    11.412 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    13.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.541 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.768    15.309    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X1Y151         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg/C  (IS_INVERTED)
                         clock pessimism              0.409    15.717    
                         clock uncertainty           -0.035    15.682    
    SLICE_X1Y151         FDCE (Recov_fdce_C_CLR)     -0.402    15.280    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dbg_tck_pin fall@10.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 0.580ns (14.957%)  route 3.298ns (85.043%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.309ns = ( 15.309 - 10.000 ) 
    Source Clock Delay      (SCD):    5.569ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.627     5.569    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X28Y141        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDCE (Prop_fdce_C_Q)         0.456     6.025 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.417     6.442    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y141        LUT1 (Prop_lut1_I0_O)        0.124     6.566 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         2.881     9.447    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X3Y150         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     10.000    10.000 f  
    F18                                               0.000    10.000 f  TCK (IN)
                         net (fo=0)                   0.000    10.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    11.412 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    13.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.541 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.768    15.309    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X3Y150         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/C  (IS_INVERTED)
                         clock pessimism              0.409    15.717    
                         clock uncertainty           -0.035    15.682    
    SLICE_X3Y150         FDCE (Recov_fdce_C_CLR)     -0.402    15.280    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             14.388ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aqroz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 0.580ns (11.069%)  route 4.660ns (88.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.229ns = ( 25.229 - 20.000 ) 
    Source Clock Delay      (SCD):    5.569ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.627     5.569    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X28Y141        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDCE (Prop_fdce_C_Q)         0.456     6.025 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.417     6.442    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y141        LUT1 (Prop_lut1_I0_O)        0.124     6.566 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         4.243    10.809    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X9Y153         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aqroz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    F18                                               0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.688    25.229    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X9Y153         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aqroz6_reg/C
                         clock pessimism              0.409    25.637    
                         clock uncertainty           -0.035    25.602    
    SLICE_X9Y153         FDCE (Recov_fdce_C_CLR)     -0.405    25.197    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aqroz6_reg
  -------------------------------------------------------------------
                         required time                         25.197    
                         arrival time                         -10.809    
  -------------------------------------------------------------------
                         slack                                 14.388    

Slack (MET) :             14.388ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dhqoz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 0.580ns (11.069%)  route 4.660ns (88.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.229ns = ( 25.229 - 20.000 ) 
    Source Clock Delay      (SCD):    5.569ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.627     5.569    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X28Y141        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDCE (Prop_fdce_C_Q)         0.456     6.025 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.417     6.442    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y141        LUT1 (Prop_lut1_I0_O)        0.124     6.566 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         4.243    10.809    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X9Y153         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dhqoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    F18                                               0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.688    25.229    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X9Y153         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dhqoz6_reg/C
                         clock pessimism              0.409    25.637    
                         clock uncertainty           -0.035    25.602    
    SLICE_X9Y153         FDCE (Recov_fdce_C_CLR)     -0.405    25.197    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dhqoz6_reg
  -------------------------------------------------------------------
                         required time                         25.197    
                         arrival time                         -10.809    
  -------------------------------------------------------------------
                         slack                                 14.388    

Slack (MET) :             14.388ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wlroz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 0.580ns (11.069%)  route 4.660ns (88.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.229ns = ( 25.229 - 20.000 ) 
    Source Clock Delay      (SCD):    5.569ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.627     5.569    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X28Y141        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDCE (Prop_fdce_C_Q)         0.456     6.025 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.417     6.442    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y141        LUT1 (Prop_lut1_I0_O)        0.124     6.566 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         4.243    10.809    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X9Y153         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wlroz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    F18                                               0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.688    25.229    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X9Y153         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wlroz6_reg/C
                         clock pessimism              0.409    25.637    
                         clock uncertainty           -0.035    25.602    
    SLICE_X9Y153         FDCE (Recov_fdce_C_CLR)     -0.405    25.197    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wlroz6_reg
  -------------------------------------------------------------------
                         required time                         25.197    
                         arrival time                         -10.809    
  -------------------------------------------------------------------
                         slack                                 14.388    

Slack (MET) :             14.527ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pteoz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 0.580ns (11.369%)  route 4.521ns (88.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.230ns = ( 25.230 - 20.000 ) 
    Source Clock Delay      (SCD):    5.569ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.627     5.569    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X28Y141        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDCE (Prop_fdce_C_Q)         0.456     6.025 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.417     6.442    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y141        LUT1 (Prop_lut1_I0_O)        0.124     6.566 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         4.104    10.671    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X9Y152         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pteoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    F18                                               0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.689    25.230    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X9Y152         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pteoz6_reg/C
                         clock pessimism              0.409    25.638    
                         clock uncertainty           -0.035    25.603    
    SLICE_X9Y152         FDCE (Recov_fdce_C_CLR)     -0.405    25.198    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pteoz6_reg
  -------------------------------------------------------------------
                         required time                         25.198    
                         arrival time                         -10.671    
  -------------------------------------------------------------------
                         slack                                 14.527    

Slack (MET) :             14.527ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wreoz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 0.580ns (11.369%)  route 4.521ns (88.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.230ns = ( 25.230 - 20.000 ) 
    Source Clock Delay      (SCD):    5.569ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.627     5.569    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X28Y141        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDCE (Prop_fdce_C_Q)         0.456     6.025 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.417     6.442    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y141        LUT1 (Prop_lut1_I0_O)        0.124     6.566 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         4.104    10.671    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X9Y152         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wreoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    F18                                               0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.689    25.230    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X9Y152         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wreoz6_reg/C
                         clock pessimism              0.409    25.638    
                         clock uncertainty           -0.035    25.603    
    SLICE_X9Y152         FDCE (Recov_fdce_C_CLR)     -0.405    25.198    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wreoz6_reg
  -------------------------------------------------------------------
                         required time                         25.198    
                         arrival time                         -10.671    
  -------------------------------------------------------------------
                         slack                                 14.527    

Slack (MET) :             14.539ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Haizz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 0.580ns (11.224%)  route 4.588ns (88.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.308ns = ( 25.308 - 20.000 ) 
    Source Clock Delay      (SCD):    5.569ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.627     5.569    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X28Y141        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDCE (Prop_fdce_C_Q)         0.456     6.025 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.417     6.442    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y141        LUT1 (Prop_lut1_I0_O)        0.124     6.566 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         4.171    10.737    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X4Y150         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Haizz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    F18                                               0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.767    25.308    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X4Y150         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Haizz6_reg/C
                         clock pessimism              0.409    25.716    
                         clock uncertainty           -0.035    25.681    
    SLICE_X4Y150         FDCE (Recov_fdce_C_CLR)     -0.405    25.276    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Haizz6_reg
  -------------------------------------------------------------------
                         required time                         25.276    
                         arrival time                         -10.737    
  -------------------------------------------------------------------
                         slack                                 14.539    

Slack (MET) :             14.539ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hssoz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 0.580ns (11.224%)  route 4.588ns (88.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.308ns = ( 25.308 - 20.000 ) 
    Source Clock Delay      (SCD):    5.569ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.627     5.569    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X28Y141        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDCE (Prop_fdce_C_Q)         0.456     6.025 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.417     6.442    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y141        LUT1 (Prop_lut1_I0_O)        0.124     6.566 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         4.171    10.737    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X4Y150         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hssoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    F18                                               0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.767    25.308    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X4Y150         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hssoz6_reg/C
                         clock pessimism              0.409    25.716    
                         clock uncertainty           -0.035    25.681    
    SLICE_X4Y150         FDCE (Recov_fdce_C_CLR)     -0.405    25.276    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hssoz6_reg
  -------------------------------------------------------------------
                         required time                         25.276    
                         arrival time                         -10.737    
  -------------------------------------------------------------------
                         slack                                 14.539    

Slack (MET) :             14.539ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pqsoz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 0.580ns (11.224%)  route 4.588ns (88.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.308ns = ( 25.308 - 20.000 ) 
    Source Clock Delay      (SCD):    5.569ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.627     5.569    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X28Y141        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDCE (Prop_fdce_C_Q)         0.456     6.025 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.417     6.442    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y141        LUT1 (Prop_lut1_I0_O)        0.124     6.566 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         4.171    10.737    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X4Y150         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pqsoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    F18                                               0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.767    25.308    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X4Y150         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pqsoz6_reg/C
                         clock pessimism              0.409    25.716    
                         clock uncertainty           -0.035    25.681    
    SLICE_X4Y150         FDCE (Recov_fdce_C_CLR)     -0.405    25.276    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pqsoz6_reg
  -------------------------------------------------------------------
                         required time                         25.276    
                         arrival time                         -10.737    
  -------------------------------------------------------------------
                         slack                                 14.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Flazz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.186ns (19.893%)  route 0.749ns (80.107%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.567     1.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X28Y141        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDCE (Prop_fdce_C_Q)         0.141     1.956 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.151     2.107    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y141        LUT1 (Prop_lut1_I0_O)        0.045     2.152 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         0.598     2.750    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X10Y150        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Flazz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.929     2.520    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X10Y150        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Flazz6_reg/C
                         clock pessimism             -0.348     2.172    
    SLICE_X10Y150        FDCE (Remov_fdce_C_CLR)     -0.067     2.105    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Flazz6_reg
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.186ns (19.893%)  route 0.749ns (80.107%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.567     1.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X28Y141        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDCE (Prop_fdce_C_Q)         0.141     1.956 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.151     2.107    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y141        LUT1 (Prop_lut1_I0_O)        0.045     2.152 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         0.598     2.750    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X10Y150        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.929     2.520    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X10Y150        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg/C
                         clock pessimism             -0.348     2.172    
    SLICE_X10Y150        FDCE (Remov_fdce_C_CLR)     -0.067     2.105    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.186ns (19.893%)  route 0.749ns (80.107%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.567     1.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X28Y141        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDCE (Prop_fdce_C_Q)         0.141     1.956 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.151     2.107    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y141        LUT1 (Prop_lut1_I0_O)        0.045     2.152 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         0.598     2.750    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X10Y150        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.929     2.520    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X10Y150        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/C
                         clock pessimism             -0.348     2.172    
    SLICE_X10Y150        FDCE (Remov_fdce_C_CLR)     -0.067     2.105    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Holzz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.586%)  route 0.422ns (69.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.567     1.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X28Y141        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDCE (Prop_fdce_C_Q)         0.141     1.956 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.151     2.107    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y141        LUT1 (Prop_lut1_I0_O)        0.045     2.152 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         0.271     2.423    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X15Y147        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Holzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.843     2.433    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X15Y147        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Holzz6_reg/C
                         clock pessimism             -0.577     1.857    
    SLICE_X15Y147        FDCE (Remov_fdce_C_CLR)     -0.092     1.765    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Holzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lyroz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.586%)  route 0.422ns (69.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.567     1.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X28Y141        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDCE (Prop_fdce_C_Q)         0.141     1.956 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.151     2.107    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y141        LUT1 (Prop_lut1_I0_O)        0.045     2.152 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         0.271     2.423    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X15Y147        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lyroz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.843     2.433    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X15Y147        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lyroz6_reg/C
                         clock pessimism             -0.577     1.857    
    SLICE_X15Y147        FDCE (Remov_fdce_C_CLR)     -0.092     1.765    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lyroz6_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O6ozz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.586%)  route 0.422ns (69.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.567     1.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X28Y141        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDCE (Prop_fdce_C_Q)         0.141     1.956 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.151     2.107    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y141        LUT1 (Prop_lut1_I0_O)        0.045     2.152 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         0.271     2.423    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X15Y147        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O6ozz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.843     2.433    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X15Y147        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O6ozz6_reg/C
                         clock pessimism             -0.577     1.857    
    SLICE_X15Y147        FDCE (Remov_fdce_C_CLR)     -0.092     1.765    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O6ozz6_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rfozz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.586%)  route 0.422ns (69.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.567     1.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X28Y141        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDCE (Prop_fdce_C_Q)         0.141     1.956 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.151     2.107    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y141        LUT1 (Prop_lut1_I0_O)        0.045     2.152 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         0.271     2.423    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X15Y147        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rfozz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.843     2.433    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X15Y147        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rfozz6_reg/C
                         clock pessimism             -0.577     1.857    
    SLICE_X15Y147        FDCE (Remov_fdce_C_CLR)     -0.092     1.765    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rfozz6_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sksoz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.586%)  route 0.422ns (69.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.567     1.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X28Y141        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDCE (Prop_fdce_C_Q)         0.141     1.956 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.151     2.107    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y141        LUT1 (Prop_lut1_I0_O)        0.045     2.152 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         0.271     2.423    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X15Y147        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sksoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.843     2.433    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X15Y147        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sksoz6_reg/C
                         clock pessimism             -0.577     1.857    
    SLICE_X15Y147        FDCE (Remov_fdce_C_CLR)     -0.092     1.765    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sksoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W5soz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.586%)  route 0.422ns (69.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.567     1.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X28Y141        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDCE (Prop_fdce_C_Q)         0.141     1.956 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.151     2.107    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y141        LUT1 (Prop_lut1_I0_O)        0.045     2.152 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         0.271     2.423    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X15Y147        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W5soz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.843     2.433    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X15Y147        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W5soz6_reg/C
                         clock pessimism             -0.577     1.857    
    SLICE_X15Y147        FDCE (Remov_fdce_C_CLR)     -0.092     1.765    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W5soz6_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzsoz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.186ns (19.908%)  route 0.748ns (80.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.567     1.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X28Y141        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDCE (Prop_fdce_C_Q)         0.141     1.956 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.151     2.107    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y141        LUT1 (Prop_lut1_I0_O)        0.045     2.152 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         0.597     2.749    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X9Y150         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzsoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.929     2.520    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X9Y150         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzsoz6_reg/C
                         clock pessimism             -0.348     2.172    
    SLICE_X9Y150         FDCE (Remov_fdce_C_CLR)     -0.092     2.080    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzsoz6_reg
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.749    
  -------------------------------------------------------------------
                         slack                                  0.669    





