
ubuntu-preinstalled/kwboot:     file format elf32-littlearm


Disassembly of section .init:

0000096c <.init>:
 96c:	push	{r3, lr}
 970:	bl	14d8 <tcgetattr@plt+0x970>
 974:	pop	{r3, pc}

Disassembly of section .plt:

00000978 <raise@plt-0x14>:
 978:	push	{lr}		; (str lr, [sp, #-4]!)
 97c:	ldr	lr, [pc, #4]	; 988 <raise@plt-0x4>
 980:	add	lr, pc, lr
 984:	ldr	pc, [lr, #8]!
 988:	muleq	r1, ip, r5

0000098c <raise@plt>:
 98c:	add	ip, pc, #0, 12
 990:	add	ip, ip, #73728	; 0x12000
 994:	ldr	pc, [ip, #1436]!	; 0x59c

00000998 <cfmakeraw@plt>:
 998:	add	ip, pc, #0, 12
 99c:	add	ip, ip, #73728	; 0x12000
 9a0:	ldr	pc, [ip, #1428]!	; 0x594

000009a4 <__cxa_finalize@plt>:
 9a4:	add	ip, pc, #0, 12
 9a8:	add	ip, ip, #73728	; 0x12000
 9ac:	ldr	pc, [ip, #1420]!	; 0x58c

000009b0 <strtol@plt>:
 9b0:	add	ip, pc, #0, 12
 9b4:	add	ip, ip, #73728	; 0x12000
 9b8:	ldr	pc, [ip, #1412]!	; 0x584

000009bc <read@plt>:
 9bc:	add	ip, pc, #0, 12
 9c0:	add	ip, ip, #73728	; 0x12000
 9c4:	ldr	pc, [ip, #1404]!	; 0x57c

000009c8 <tcflush@plt>:
 9c8:	add	ip, pc, #0, 12
 9cc:	add	ip, ip, #73728	; 0x12000
 9d0:	ldr	pc, [ip, #1396]!	; 0x574

000009d4 <fflush@plt>:
 9d4:			; <UNDEFINED> instruction: 0xe7fd4778
 9d8:	add	ip, pc, #0, 12
 9dc:	add	ip, ip, #73728	; 0x12000
 9e0:	ldr	pc, [ip, #1384]!	; 0x568

000009e4 <mmap64@plt>:
 9e4:	add	ip, pc, #0, 12
 9e8:	add	ip, ip, #73728	; 0x12000
 9ec:	ldr	pc, [ip, #1376]!	; 0x560

000009f0 <select@plt>:
 9f0:	add	ip, pc, #0, 12
 9f4:	add	ip, ip, #73728	; 0x12000
 9f8:	ldr	pc, [ip, #1368]!	; 0x558

000009fc <sleep@plt>:
 9fc:	add	ip, pc, #0, 12
 a00:	add	ip, ip, #73728	; 0x12000
 a04:	ldr	pc, [ip, #1360]!	; 0x550

00000a08 <__stack_chk_fail@plt>:
 a08:	add	ip, pc, #0, 12
 a0c:	add	ip, ip, #73728	; 0x12000
 a10:	ldr	pc, [ip, #1352]!	; 0x548

00000a14 <__fdelt_chk@plt>:
 a14:	add	ip, pc, #0, 12
 a18:	add	ip, ip, #73728	; 0x12000
 a1c:	ldr	pc, [ip, #1344]!	; 0x540

00000a20 <perror@plt>:
 a20:	add	ip, pc, #0, 12
 a24:	add	ip, ip, #73728	; 0x12000
 a28:	ldr	pc, [ip, #1336]!	; 0x538

00000a2c <cfsetospeed@plt>:
 a2c:	add	ip, pc, #0, 12
 a30:	add	ip, ip, #73728	; 0x12000
 a34:	ldr	pc, [ip, #1328]!	; 0x530

00000a38 <__fxstat64@plt>:
 a38:	add	ip, pc, #0, 12
 a3c:	add	ip, ip, #73728	; 0x12000
 a40:	ldr	pc, [ip, #1320]!	; 0x528

00000a44 <__memcpy_chk@plt>:
 a44:	add	ip, pc, #0, 12
 a48:	add	ip, ip, #73728	; 0x12000
 a4c:	ldr	pc, [ip, #1312]!	; 0x520

00000a50 <fwrite@plt>:
 a50:	add	ip, pc, #0, 12
 a54:	add	ip, ip, #73728	; 0x12000
 a58:	ldr	pc, [ip, #1304]!	; 0x518

00000a5c <usleep@plt>:
 a5c:	add	ip, pc, #0, 12
 a60:	add	ip, ip, #73728	; 0x12000
 a64:	ldr	pc, [ip, #1296]!	; 0x510

00000a68 <tcsetattr@plt>:
 a68:	add	ip, pc, #0, 12
 a6c:	add	ip, ip, #73728	; 0x12000
 a70:	ldr	pc, [ip, #1288]!	; 0x508

00000a74 <open64@plt>:
 a74:	add	ip, pc, #0, 12
 a78:	add	ip, ip, #73728	; 0x12000
 a7c:	ldr	pc, [ip, #1280]!	; 0x500

00000a80 <__libc_start_main@plt>:
 a80:	add	ip, pc, #0, 12
 a84:	add	ip, ip, #73728	; 0x12000
 a88:	ldr	pc, [ip, #1272]!	; 0x4f8

00000a8c <tcdrain@plt>:
 a8c:			; <UNDEFINED> instruction: 0xe7fd4778
 a90:	add	ip, pc, #0, 12
 a94:	add	ip, ip, #73728	; 0x12000
 a98:	ldr	pc, [ip, #1260]!	; 0x4ec

00000a9c <__vfprintf_chk@plt>:
 a9c:	add	ip, pc, #0, 12
 aa0:	add	ip, ip, #73728	; 0x12000
 aa4:	ldr	pc, [ip, #1252]!	; 0x4e4

00000aa8 <__gmon_start__@plt>:
 aa8:	add	ip, pc, #0, 12
 aac:	add	ip, ip, #73728	; 0x12000
 ab0:	ldr	pc, [ip, #1244]!	; 0x4dc

00000ab4 <getopt@plt>:
 ab4:	add	ip, pc, #0, 12
 ab8:	add	ip, ip, #73728	; 0x12000
 abc:	ldr	pc, [ip, #1236]!	; 0x4d4

00000ac0 <cfsetispeed@plt>:
 ac0:	add	ip, pc, #0, 12
 ac4:	add	ip, ip, #73728	; 0x12000
 ac8:	ldr	pc, [ip, #1228]!	; 0x4cc

00000acc <__errno_location@plt>:
 acc:	add	ip, pc, #0, 12
 ad0:	add	ip, ip, #73728	; 0x12000
 ad4:	ldr	pc, [ip, #1220]!	; 0x4c4

00000ad8 <memset@plt>:
 ad8:	add	ip, pc, #0, 12
 adc:	add	ip, ip, #73728	; 0x12000
 ae0:	ldr	pc, [ip, #1212]!	; 0x4bc

00000ae4 <putchar@plt>:
 ae4:	add	ip, pc, #0, 12
 ae8:	add	ip, ip, #73728	; 0x12000
 aec:	ldr	pc, [ip, #1204]!	; 0x4b4

00000af0 <__xpg_basename@plt>:
 af0:	add	ip, pc, #0, 12
 af4:	add	ip, ip, #73728	; 0x12000
 af8:	ldr	pc, [ip, #1196]!	; 0x4ac

00000afc <__printf_chk@plt>:
 afc:	add	ip, pc, #0, 12
 b00:	add	ip, ip, #73728	; 0x12000
 b04:	ldr	pc, [ip, #1188]!	; 0x4a4

00000b08 <write@plt>:
 b08:	add	ip, pc, #0, 12
 b0c:	add	ip, ip, #73728	; 0x12000
 b10:	ldr	pc, [ip, #1180]!	; 0x49c

00000b14 <__fprintf_chk@plt>:
 b14:	add	ip, pc, #0, 12
 b18:	add	ip, ip, #73728	; 0x12000
 b1c:	ldr	pc, [ip, #1172]!	; 0x494

00000b20 <munmap@plt>:
 b20:	add	ip, pc, #0, 12
 b24:	add	ip, ip, #73728	; 0x12000
 b28:	ldr	pc, [ip, #1164]!	; 0x48c

00000b2c <fputc@plt>:
 b2c:	add	ip, pc, #0, 12
 b30:	add	ip, ip, #73728	; 0x12000
 b34:	ldr	pc, [ip, #1156]!	; 0x484

00000b38 <isatty@plt>:
 b38:	add	ip, pc, #0, 12
 b3c:	add	ip, ip, #73728	; 0x12000
 b40:	ldr	pc, [ip, #1148]!	; 0x47c

00000b44 <fputs@plt>:
 b44:	add	ip, pc, #0, 12
 b48:	add	ip, ip, #73728	; 0x12000
 b4c:	ldr	pc, [ip, #1140]!	; 0x474

00000b50 <abort@plt>:
 b50:	add	ip, pc, #0, 12
 b54:	add	ip, ip, #73728	; 0x12000
 b58:	ldr	pc, [ip, #1132]!	; 0x46c

00000b5c <close@plt>:
 b5c:	add	ip, pc, #0, 12
 b60:	add	ip, ip, #73728	; 0x12000
 b64:	ldr	pc, [ip, #1124]!	; 0x464

00000b68 <tcgetattr@plt>:
 b68:	add	ip, pc, #0, 12
 b6c:	add	ip, ip, #73728	; 0x12000
 b70:	ldr	pc, [ip, #1116]!	; 0x45c

Disassembly of section .text:

00000b78 <.text>:
     b78:	svcmi	0x00f0e92d
     b7c:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
     b80:	andcs	r8, r1, r2, lsl #22
     b84:	stmdacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     b88:			; <UNDEFINED> instruction: 0xf8df460e
     b8c:	strcs	r3, [r0], #-2120	; 0xfffff7b8
     b90:			; <UNDEFINED> instruction: 0xf8df447a
     b94:	sbclt	r5, r9, r4, asr #16
     b98:	stmdage	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     b9c:	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
     ba0:	ldmdalt	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     ba4:	ldmdavs	fp, {r3, r8, sl, ip, sp}
     ba8:			; <UNDEFINED> instruction: 0xf04f9347
     bac:			; <UNDEFINED> instruction: 0xf7ff0300
     bb0:			; <UNDEFINED> instruction: 0xf8dfefc4
     bb4:	ldrbtmi	r3, [sl], #2096	; 0x830
     bb8:	strtmi	r4, [r1], r0, lsr #13
     bbc:	ldrbtmi	r4, [fp], #1147	; 0x47b
     bc0:	strls	r9, [r6], #-1028	; 0xfffffbfc
     bc4:	vqadd.s8	d22, d17, d8
     bc8:	movwls	r0, #21250	; 0x5302
     bcc:			; <UNDEFINED> instruction: 0x46314652
     bd0:			; <UNDEFINED> instruction: 0xf7ff4638
     bd4:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
     bd8:	stmdacc	r2, {r6, r8, r9, fp, ip, lr, pc}^
     bdc:	stmdale	fp, {r1, r4, r5, fp, sp}^
     be0:			; <UNDEFINED> instruction: 0xf010e8df
     be4:	subeq	r0, sl, r1, lsr #2
     be8:	subeq	r0, sl, r8, lsl r1
     bec:	subeq	r0, sl, sl, asr #32
     bf0:	subeq	r0, sl, sl, asr #32
     bf4:	subeq	r0, sl, sl, asr #32
     bf8:	subeq	r0, sl, sl, asr #32
     bfc:	subeq	r0, sl, sl, asr #32
     c00:	subeq	r0, sl, sl, asr #32
     c04:	subeq	r0, sl, sl, asr #32
     c08:	subeq	r0, sl, sl, asr #32
     c0c:	subeq	r0, sl, sl, asr #32
     c10:	subeq	r0, sl, sl, asr #32
     c14:	subeq	r0, sl, sl, asr #32
     c18:	subeq	r0, sl, sl, asr #32
     c1c:	subeq	r0, sl, sl, asr #32
     c20:	tsteq	r0, sl, asr #32
     c24:	subeq	r0, sl, r6, lsl #2
     c28:	subeq	r0, sl, pc, asr #1
     c2c:	subeq	r0, sl, sl, asr #32
     c30:	strdeq	r0, [sl], #-14
     c34:	subeq	r0, sl, sl, asr #32
     c38:	subeq	r0, sl, sl, asr #32
     c3c:	rscseq	r0, r0, sl, asr #32
     c40:	rsceq	r0, r2, r3, lsr r0
     c44:	sbcseq	r0, r4, sl, asr #32
     c48:			; <UNDEFINED> instruction: 0x465200d1
     c4c:			; <UNDEFINED> instruction: 0x46384631
     c50:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     c54:	svc	0x002ef7ff
     c58:	ble	fef8ac60 <tcgetattr@plt+0xfef8a0f8>
     c5c:	movweq	lr, #19032	; 0x4a58
     c60:	blls	135070 <tcgetattr@plt+0x134508>
     c64:	strle	r0, [r7, #-2009]	; 0xfffff827
     c68:	blcs	27888 <tcgetattr@plt+0x26d20>
     c6c:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
     c70:	svceq	0x0000f1b9
     c74:	mrshi	pc, (UNDEF: 1)	; <UNPREDICTABLE>
     c78:			; <UNDEFINED> instruction: 0x376cf8df
     c7c:	andls	r2, r4, #268435456	; 0x10000000
     c80:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     c84:	ldmdavs	r0!, {r2, r3, r4, fp, sp, lr}
     c88:	svc	0x0032f7ff
     c8c:	smmlscs	ip, pc, r8, pc	; <UNPREDICTABLE>
     c90:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
     c94:	strtmi	r4, [r0], -r3, lsl #12
     c98:	svc	0x003cf7ff
     c9c:	andcs	r4, sl, r1, lsr #12
     ca0:	svc	0x0044f7ff
     ca4:			; <UNDEFINED> instruction: 0x0748f8df
     ca8:	subcs	r4, r3, #36700160	; 0x2300000
     cac:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
     cb0:	mcr	7, 6, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     cb4:			; <UNDEFINED> instruction: 0x073cf8df
     cb8:	eorcs	r4, sp, #36700160	; 0x2300000
     cbc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
     cc0:	mcr	7, 6, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     cc4:			; <UNDEFINED> instruction: 0x0730f8df
     cc8:	eorscs	r4, r3, #36700160	; 0x2300000
     ccc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
     cd0:	mrc	7, 5, APSR_nzcv, cr14, cr15, {7}
     cd4:			; <UNDEFINED> instruction: 0x0724f8df
     cd8:	andscs	r4, r7, #36700160	; 0x2300000
     cdc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
     ce0:	mrc	7, 5, APSR_nzcv, cr6, cr15, {7}
     ce4:			; <UNDEFINED> instruction: 0x0718f8df
     ce8:	eorcs	r4, r0, #36700160	; 0x2300000
     cec:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
     cf0:	mcr	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     cf4:			; <UNDEFINED> instruction: 0x070cf8df
     cf8:	eorcs	r4, lr, #36700160	; 0x2300000
     cfc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
     d00:	mcr	7, 5, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     d04:			; <UNDEFINED> instruction: 0x0700f8df
     d08:	eorscs	r4, r1, #36700160	; 0x2300000
     d0c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
     d10:	mrc	7, 4, APSR_nzcv, cr14, cr15, {7}
     d14:	usateq	pc, #20, pc, asr #17	; <UNPREDICTABLE>
     d18:	eorscs	r4, r6, #36700160	; 0x2300000
     d1c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
     d20:	mrc	7, 4, APSR_nzcv, cr6, cr15, {7}
     d24:	andcs	r4, sl, r1, lsr #12
     d28:	svc	0x0000f7ff
     d2c:	usateq	pc, #0, pc, asr #17	; <UNPREDICTABLE>
     d30:	andscs	r4, r4, #36700160	; 0x2300000
     d34:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
     d38:	mcr	7, 4, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     d3c:	andcs	r4, sl, r1, lsr #12
     d40:	mrc	7, 7, APSR_nzcv, cr4, cr15, {7}
     d44:			; <UNDEFINED> instruction: 0x06ccf8df
     d48:	strtmi	r2, [r3], -r1, lsl #2
     d4c:	andscs	r4, fp, #120, 8	; 0x78000000
     d50:	mrc	7, 3, APSR_nzcv, cr14, cr15, {7}
     d54:	andcs	r4, sl, r1, lsr #12
     d58:	mcr	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     d5c:	ssatcs	pc, #25, pc, asr #17	; <UNPREDICTABLE>
     d60:			; <UNDEFINED> instruction: 0x3670f8df
     d64:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     d68:	blls	11dadd8 <tcgetattr@plt+0x11da270>
     d6c:			; <UNDEFINED> instruction: 0xf04f405a
     d70:			; <UNDEFINED> instruction: 0xf0400300
     d74:	stmdals	r4, {r1, r2, r3, r4, r8, r9, pc}
     d78:	ldc	0, cr11, [sp], #292	; 0x124
     d7c:	pop	{r1, r8, r9, fp, pc}
     d80:	qsub8mi	r8, ip, r0
     d84:	movwcs	lr, #5922	; 0x1722
     d88:	ldr	r9, [pc, -r4, lsl #6]
     d8c:	pkhtbcc	pc, ip, pc, asr #17	; <UNPREDICTABLE>
     d90:	tstcs	r0, sl, lsl #4
     d94:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     d98:			; <UNDEFINED> instruction: 0xf7ff6818
     d9c:			; <UNDEFINED> instruction: 0xf8dfee0a
     da0:	ldrbtmi	r3, [fp], #-1664	; 0xfffff980
     da4:			; <UNDEFINED> instruction: 0xe7116158
     da8:			; <UNDEFINED> instruction: 0x3670f8df
     dac:	tstcs	r0, sl, lsl #4
     db0:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     db4:			; <UNDEFINED> instruction: 0xf7ff6818
     db8:			; <UNDEFINED> instruction: 0xf8dfedfc
     dbc:	ldrbtmi	r3, [fp], #-1640	; 0xfffff998
     dc0:	smlad	r3, r8, r1, r6
     dc4:			; <UNDEFINED> instruction: 0x3654f8df
     dc8:	tstcs	r0, sl, lsl #4
     dcc:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     dd0:			; <UNDEFINED> instruction: 0xf7ff6818
     dd4:			; <UNDEFINED> instruction: 0xf8dfedee
     dd8:	ldrbtmi	r3, [fp], #-1616	; 0xfffff9b0
     ddc:	usat	r6, #21, r8, lsl #3
     de0:			; <UNDEFINED> instruction: 0x3648f8df
     de4:	andls	r2, r4, #0, 4
     de8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     dec:	smlald	r6, sl, ip, r8
     df0:			; <UNDEFINED> instruction: 0x3628f8df
     df4:			; <UNDEFINED> instruction: 0x8638f8df
     df8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     dfc:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
     e00:	strbt	r9, [r3], r6, lsl #6
     e04:			; <UNDEFINED> instruction: 0x362cf8df
     e08:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
     e0c:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
     e10:	ldrb	r2, [fp], r4, lsl #4
     e14:			; <UNDEFINED> instruction: 0x3604f8df
     e18:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     e1c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     e20:	movwls	r6, #26651	; 0x681b
     e24:			; <UNDEFINED> instruction: 0xf8dfe6d2
     e28:	andcs	r3, sl, #244, 10	; 0x3d000000
     e2c:			; <UNDEFINED> instruction: 0xf85b2100
     e30:	ldmdavs	r8, {r0, r1, ip, sp}
     e34:	ldc	7, cr15, [ip, #1020]!	; 0x3fc
     e38:	svcmi	0x0016f5b0
     e3c:			; <UNDEFINED> instruction: 0x81abf000
     e40:			; <UNDEFINED> instruction: 0xf5b0dd0a
     e44:	andsle	r4, r1, r1, ror #30
     e48:	svccc	0x00e1f5b0
     e4c:	svcge	0x0014f47f
     e50:	movweq	pc, #8769	; 0x2241	; <UNPREDICTABLE>
     e54:	ldrt	r9, [r9], r5, lsl #6
     e58:	svcpl	0x0016f5b0
     e5c:			; <UNDEFINED> instruction: 0xf5b0d00a
     e60:			; <UNDEFINED> instruction: 0xf47f4f96
     e64:	movwcs	sl, #61193	; 0xef09
     e68:	strt	r9, [pc], r5, lsl #6
     e6c:	movweq	pc, #4673	; 0x1241	; <UNPREDICTABLE>
     e70:	strt	r9, [fp], r5, lsl #6
     e74:	movwls	r2, #21261	; 0x530d
     e78:			; <UNDEFINED> instruction: 0xf8dfe6a8
     e7c:			; <UNDEFINED> instruction: 0xf85b35bc
     e80:	ldmdavs	r3, {r0, r1, sp}
     e84:	svccs	0x00001aff
     e88:	mrcge	7, 7, APSR_nzcv, cr6, cr15, {3}
     e8c:	eorvs	pc, r3, r6, asr r8	; <UNPREDICTABLE>
     e90:	tstne	r2, r0, asr #12	; <UNPREDICTABLE>
     e94:	andsvs	r3, r3, r1, lsl #6
     e98:			; <UNDEFINED> instruction: 0xf7ff4630
     e9c:	cdpne	13, 0, cr14, cr5, cr12, {7}
     ea0:	eorshi	pc, r3, #192, 4
     ea4:	eorscs	sl, r8, #34816	; 0x8800
     ea8:	stmdage	r3!, {r8, sp}
     eac:	bcc	43c6d4 <tcgetattr@plt+0x43bb6c>
     eb0:	mrc	7, 0, APSR_nzcv, cr2, cr15, {7}
     eb4:			; <UNDEFINED> instruction: 0xf04f9f05
     eb8:	vnmls.f32	s0, s16, s0
     ebc:	vst1.8	{d16-d17}, [pc :64], r0
     ec0:			; <UNDEFINED> instruction: 0xf8cd630b
     ec4:	ldrtmi	sl, [r9], -r8, lsl #1
     ec8:	vst2.8	{d25-d28}, [pc :128], r4
     ecc:			; <UNDEFINED> instruction: 0xf8ad7385
     ed0:			; <UNDEFINED> instruction: 0xf7ff309e
     ed4:	ldrtmi	lr, [r9], -ip, lsr #27
     ed8:	beq	43c740 <tcgetattr@plt+0x43bbd8>
     edc:	ldcl	7, cr15, [r0, #1020]!	; 0x3fc
     ee0:	bcs	43c748 <tcgetattr@plt+0x43bbe0>
     ee4:			; <UNDEFINED> instruction: 0x46284651
     ee8:	ldc	7, cr15, [lr, #1020]!	; 0x3fc
     eec:			; <UNDEFINED> instruction: 0xf0402800
     ef0:	blls	1a1718 <tcgetattr@plt+0x1a0bb0>
     ef4:			; <UNDEFINED> instruction: 0xf0002b00
     ef8:			; <UNDEFINED> instruction: 0xf1b981fc
     efc:			; <UNDEFINED> instruction: 0xf04f0f00
     f00:	ldrmi	r0, [r8], -r0, lsl #2
     f04:	andcs	fp, r3, #20, 30	; 0x50
     f08:	ldrmi	r2, [r6], -r1, lsl #4
     f0c:	ldc	7, cr15, [r2, #1020]!	; 0x3fc
     f10:	beq	3d5d8 <tcgetattr@plt+0x3ca70>
     f14:	andhi	pc, sp, #192, 4
     f18:	ldrbmi	sl, [r1], -r8, lsl #30
     f1c:	strls	r2, [r5, -r3]
     f20:			; <UNDEFINED> instruction: 0xf7ff463a
     f24:	stmdacs	r0, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
     f28:	andhi	pc, r0, #64	; 0x40
     f2c:	svceq	0x0002f016
     f30:			; <UNDEFINED> instruction: 0x46324633
     f34:	streq	pc, [r0, -pc, asr #32]
     f38:	streq	pc, [r0], -pc, asr #32
     f3c:	strvs	lr, [r2, -sp, asr #19]
     f40:	svclt	0x00189f05
     f44:			; <UNDEFINED> instruction: 0xf8cd2302
     f48:	svclt	0x0008a000
     f4c:	blvs	e49b58 <tcgetattr@plt+0xe48ff0>
     f50:	stcl	7, cr15, [r8, #-1020]	; 0xfffffc04
     f54:	movwcc	r4, #5635	; 0x1603
     f58:	andls	r4, r5, r6, lsl #12
     f5c:	mvnhi	pc, r0
     f60:			; <UNDEFINED> instruction: 0x46506b3a
     f64:			; <UNDEFINED> instruction: 0xf7ff9207
     f68:	mcrcs	13, 0, lr, cr0, cr10, {7}
     f6c:	mvnhi	pc, r0
     f70:	svceq	0x0000f1b9
     f74:	blls	1f50a8 <tcgetattr@plt+0x1f4540>
     f78:	vpadd.i8	d18, d0, d15
     f7c:	blls	1617ac <tcgetattr@plt+0x160c44>
     f80:			; <UNDEFINED> instruction: 0x461a7a19
     f84:			; <UNDEFINED> instruction: 0xf0002900
     f88:	bvc	16e1704 <tcgetattr@plt+0x16e0b9c>
     f8c:	b	10234d4 <tcgetattr@plt+0x102296c>
     f90:	cdpls	0, 0, cr4, cr5, cr3, {0}
     f94:	cdp	3, 1, cr2, cr8, cr0, {0}
     f98:	bl	1f7e0 <tcgetattr@plt+0x1ec78>
     f9c:	ldrbtmi	r0, [r0], -r6, lsl #28
     fa0:			; <UNDEFINED> instruction: 0xf816e003
     fa4:	ldrmi	r2, [r3], #-2817	; 0xfffff4ff
     fa8:	addmi	fp, r6, #-1342177267	; 0xb000000d
     fac:	bls	175798 <tcgetattr@plt+0x174c30>
     fb0:	bvc	43c7d8 <tcgetattr@plt+0x43bc70>
     fb4:	svcvc	0x00d64686
     fb8:	sbcslt	r1, r2, #157696	; 0x26800
     fbc:			; <UNDEFINED> instruction: 0xf0404296
     fc0:	svcls	0x000581e8
     fc4:	bcs	1a5f0b4 <tcgetattr@plt+0x1a5e54c>
     fc8:	rsbcs	sp, r9, #33	; 0x21
     fcc:	ldmdblt	r9, {r1, r3, r4, r5, ip, sp, lr}^
     fd0:	mulsgt	lr, r7, r8
     fd4:	rsbshi	r2, r9, r3, lsl #4
     fd8:	svceq	0x0000f1bc
     fdc:	svclt	0x0014707a
     fe0:	andvc	pc, r0, #1325400064	; 0x4f000000
     fe4:	rscsvs	r2, sl, r0, lsr #4
     fe8:	bvc	43c850 <tcgetattr@plt+0x43bce8>
     fec:			; <UNDEFINED> instruction: 0xf8dd2200
     ff0:			; <UNDEFINED> instruction: 0x4670c014
     ff4:			; <UNDEFINED> instruction: 0xf81ce003
     ff8:	strmi	r1, [sl], #-2817	; 0xfffff4ff
     ffc:	strmi	fp, [r4, #722]	; 0x2d2
    1000:	bne	ffcf57ec <tcgetattr@plt+0xffcf4c84>
    1004:	bvc	43c82c <tcgetattr@plt+0x43bcc4>
    1008:	blls	152078 <tcgetattr@plt+0x151510>
    100c:	stccs	7, cr7, [r0], {218}	; 0xda
    1010:	mrshi	pc, CPSR	; <UNPREDICTABLE>
    1014:	strteq	pc, [r4], #-2271	; 0xfffff721
    1018:	bvc	43c880 <tcgetattr@plt+0x43bd18>
    101c:			; <UNDEFINED> instruction: 0xf8df4478
    1020:			; <UNDEFINED> instruction: 0xf0008420
    1024:			; <UNDEFINED> instruction: 0xf8dffb8f
    1028:			; <UNDEFINED> instruction: 0xf8df641c
    102c:	ldrbtmi	r9, [r8], #1052	; 0x41c
    1030:	ldrbtmi	r4, [r9], #1150	; 0x47e
    1034:	strtmi	r2, [r8], -r2, lsl #2
    1038:	stcl	7, cr15, [r6], {255}	; 0xff
    103c:			; <UNDEFINED> instruction: 0xf0402800
    1040:	andcs	r8, r8, #-2147483622	; 0x8000001a
    1044:	strtmi	r4, [r8], -r1, lsr #12
    1048:	stc2	0, cr15, [r0], #-0
    104c:			; <UNDEFINED> instruction: 0xf0402800
    1050:			; <UNDEFINED> instruction: 0xf8d880e7
    1054:	stmdbge	r3, {r2, r4, ip, sp}^
    1058:			; <UNDEFINED> instruction: 0x46282210
    105c:	blx	fe83d064 <tcgetattr@plt+0xfe83c4fc>
    1060:			; <UNDEFINED> instruction: 0x468268b3
    1064:			; <UNDEFINED> instruction: 0xf0402b00
    1068:			; <UNDEFINED> instruction: 0xf1ba8099
    106c:	mvnle	r0, r0, lsl #30
    1070:	mcr	8, 0, r4, cr8, cr6, {7}
    1074:	ldrbtmi	r7, [r8], #-2576	; 0xfffff5f0
    1078:	blx	193d082 <tcgetattr@plt+0x193c51a>
    107c:	blcs	27c98 <tcgetattr@plt+0x27130>
    1080:	tsthi	pc, r0	; <UNPREDICTABLE>
    1084:	bvc	43c8ec <tcgetattr@plt+0x43bd84>
    1088:	ldmmi	r1!, {r6, sl, sp}^
    108c:			; <UNDEFINED> instruction: 0xf8dfae08
    1090:	vqdmlal.s<illegal width 8>	q12, d16, d0[1]
    1094:	ldrbtmi	r1, [r8], #-1056	; 0xfffffbe0
    1098:	bleq	3d1dc <tcgetattr@plt+0x3c674>
    109c:	blx	14bd0a6 <tcgetattr@plt+0x14bc53e>
    10a0:			; <UNDEFINED> instruction: 0xf7ff2002
    10a4:	smlatbcs	r2, ip, ip, lr
    10a8:	ldrbtmi	r4, [r8], #1576	; 0x628
    10ac:	stc	7, cr15, [ip], {255}	; 0xff
    10b0:	orreq	pc, fp, #1073741827	; 0x40000003
    10b4:	bcc	fe43c8dc <tcgetattr@plt+0xfe43bd74>
    10b8:	movwls	r2, #25345	; 0x6301
    10bc:			; <UNDEFINED> instruction: 0xf04f9b07
    10c0:			; <UNDEFINED> instruction: 0xf89d0901
    10c4:	bl	fe8f112c <tcgetattr@plt+0xfe8f05c4>
    10c8:	bls	1438fc <tcgetattr@plt+0x142d94>
    10cc:	svceq	0x0080f1ba
    10d0:	orreq	pc, r1, #79	; 0x4f
    10d4:	tsteq	fp, r2, lsl #22
    10d8:	beq	fe43c940 <tcgetattr@plt+0xfe43bdd8>
    10dc:			; <UNDEFINED> instruction: 0xf04fbf28
    10e0:			; <UNDEFINED> instruction: 0xf88d0a80
    10e4:	ldrbmi	ip, [r2], -r9, lsl #1
    10e8:			; <UNDEFINED> instruction: 0x0c0cea6f
    10ec:	addls	pc, r8, sp, lsl #17
    10f0:	addgt	pc, sl, sp, lsl #17
    10f4:	stc	7, cr15, [r6], #1020	; 0x3fc
    10f8:	andeq	pc, r3, sl, lsl #2
    10fc:	addeq	pc, r0, #-2147483598	; 0x80000032
    1100:	tstcs	r0, r8, lsr r4
    1104:	stcl	7, cr15, [r8], #1020	; 0x3fc
    1108:			; <UNDEFINED> instruction: 0xf04f9b07
    110c:			; <UNDEFINED> instruction: 0xf88d0200
    1110:	ldrmi	r2, [fp, #267]	; 0x10b
    1114:	tsthi	r8, r0	; <UNPREDICTABLE>
    1118:	bne	fe43c980 <tcgetattr@plt+0xfe43be18>
    111c:	andeq	pc, r2, pc, rrx
    1120:	movwcs	r1, #3008	; 0xbc0
    1124:	blcs	7f170 <tcgetattr@plt+0x7e608>
    1128:	stmdane	r2, {r0, r1, r4, sl, lr}^
    112c:	sbcslt	r4, fp, #612368384	; 0x24800000
    1130:			; <UNDEFINED> instruction: 0xf04fd8f8
    1134:			; <UNDEFINED> instruction: 0xf88d0911
    1138:	ands	r3, r0, fp, lsl #2
    113c:	vpmax.u8	d15, d0, d20
    1140:	ldrle	r0, [lr, #-2010]	; 0xfffff826
    1144:	eorle	r2, ip, r6, lsl #16
    1148:	ldrbtmi	r4, [fp], #-3011	; 0xfffff43d
    114c:	bcs	1b3bc <tcgetattr@plt+0x1a854>
    1150:	ldmdavc	r3!, {r0, r1, r4, r6, r8, ip, lr, pc}
    1154:			; <UNDEFINED> instruction: 0xd1242b15
    1158:	stmdbeq	r1, {r0, r3, r4, r5, r7, r8, ip, sp, lr, pc}
    115c:	addcs	sp, r4, #91	; 0x5b
    1160:			; <UNDEFINED> instruction: 0x46284639
    1164:	blx	fe4bd16e <tcgetattr@plt+0xfe4bc606>
    1168:			; <UNDEFINED> instruction: 0xf8d8b9d8
    116c:	andcs	r3, r1, #24
    1170:			; <UNDEFINED> instruction: 0x46284631
    1174:	blx	53d17c <tcgetattr@plt+0x53c614>
    1178:	teqle	ip, r0, lsl #16
    117c:	ldmdacs	r8, {r4, r5, fp, ip, sp, lr}
    1180:			; <UNDEFINED> instruction: 0xf7ffd9dc
    1184:	ldmdavc	r0!, {r4, r5, r7, sl, fp, sp, lr, pc}
    1188:	stmiale	lr!, {r3, r4, fp, sp}^
    118c:	vpmax.u8	d15, d0, d20
    1190:	ldrble	r0, [r7], #2011	; 0x7db
    1194:	movwcs	lr, #63465	; 0xf7e9
    1198:	ldr	r9, [r7, #-773]	; 0xfffffcfb
    119c:	blx	fe03d1a4 <tcgetattr@plt+0xfe03c63c>
    11a0:	ldmdavc	r3!, {r0, r1, r5, r6, r8, r9, sl, sp, lr, pc}
    11a4:	eorsle	r2, r1, r8, lsl fp
    11a8:	blcs	1b71fc <tcgetattr@plt+0x1b6694>
    11ac:	ldrbmi	sp, [r3], #271	; 0x10f
    11b0:	stmdbls	r7, {r2, r5, r6, sp}
    11b4:			; <UNDEFINED> instruction: 0xf00bfb00
    11b8:	stc2	0, cr15, [lr], {0}
    11bc:	ldrbtmi	r4, [fp], #-2983	; 0xfffff459
    11c0:			; <UNDEFINED> instruction: 0x6118689a
    11c4:	blls	1af994 <tcgetattr@plt+0x1aee2c>
    11c8:	movwls	r3, #25345	; 0x6301
    11cc:	blcs	57afac <tcgetattr@plt+0x57a444>
    11d0:			; <UNDEFINED> instruction: 0xf7ffd021
    11d4:	movtcs	lr, #31868	; 0x7c7c
    11d8:	stmiami	r1!, {r0, r1, sp, lr}
    11dc:	movwls	r2, #17153	; 0x4301
    11e0:			; <UNDEFINED> instruction: 0xf7ff4478
    11e4:			; <UNDEFINED> instruction: 0x4628ec1e
    11e8:	ldc	7, cr15, [r8], #1020	; 0x3fc
    11ec:	stmdals	r5, {r0, r1, r2, r8, fp, ip, pc}
    11f0:	ldc	7, cr15, [r6], {255}	; 0xff
    11f4:	ldmdavc	r0!, {r1, r4, r5, r7, r8, sl, sp, lr, pc}
    11f8:	ldmdbvs	r8, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
    11fc:			; <UNDEFINED> instruction: 0xf000212b
    1200:	sbfx	pc, sp, #21, #7
    1204:			; <UNDEFINED> instruction: 0xf000212e
    1208:			; <UNDEFINED> instruction: 0xe7dcfad9
    120c:	mrrc	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    1210:	andvs	r2, r3, sp, ror r3
    1214:			; <UNDEFINED> instruction: 0xf7ffe7e1
    1218:	movtcs	lr, #44122	; 0xac5a
    121c:	ldrb	r6, [ip, r3]
    1220:			; <UNDEFINED> instruction: 0x3010f8d9
    1224:	rsbsvc	pc, sl, pc, asr #8
    1228:			; <UNDEFINED> instruction: 0xf003fb00
    122c:	ldc	7, cr15, [r6], {255}	; 0xff
    1230:			; <UNDEFINED> instruction: 0xf1b8e700
    1234:			; <UNDEFINED> instruction: 0xf43f0f00
    1238:	stmmi	sl, {r0, r5, r8, r9, sl, fp, sp, pc}
    123c:	bvc	43caa4 <tcgetattr@plt+0x43bf3c>
    1240:			; <UNDEFINED> instruction: 0xf8df4478
    1244:			; <UNDEFINED> instruction: 0xf0009224
    1248:			; <UNDEFINED> instruction: 0xf8dffa7d
    124c:	ldrbtmi	sl, [r9], #544	; 0x220
    1250:	strdcs	r4, [r2, -sl]
    1254:			; <UNDEFINED> instruction: 0xf7ff4628
    1258:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    125c:	addhi	pc, r4, r0, asr #32
    1260:	vst3.32	{d18-d20}, [pc], r0
    1264:	and	r7, r1, sl, ror r6
    1268:	andle	r3, lr, r1, lsl #24
    126c:	strbmi	r2, [r1], -r8, lsl #4
    1270:			; <UNDEFINED> instruction: 0xf0004628
    1274:	stmdacs	r0, {r0, r1, r3, r8, r9, fp, ip, sp, lr, pc}
    1278:			; <UNDEFINED> instruction: 0xf8d9d0f6
    127c:	blx	1812c6 <tcgetattr@plt+0x18075e>
    1280:			; <UNDEFINED> instruction: 0xf7fff000
    1284:			; <UNDEFINED> instruction: 0x3c01ebec
    1288:	fltge<illegal precision>z	f0, sp
    128c:			; <UNDEFINED> instruction: 0x3014f8da
    1290:	strtmi	r2, [r8], -r1, lsl #4
    1294:			; <UNDEFINED> instruction: 0xf0004631
    1298:	blmi	1d7f8ac <tcgetattr@plt+0x1d7ed44>
    129c:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    12a0:	ldmdblt	fp, {r2, r9, sl, lr}^
    12a4:	bicsle	r2, r4, r0, lsl #24
    12a8:	blcs	55f37c <tcgetattr@plt+0x55e814>
    12ac:	ldmdami	r1!, {r0, r4, r6, r7, r8, ip, lr, pc}^
    12b0:	bvc	43cad8 <tcgetattr@plt+0x43bf70>
    12b4:			; <UNDEFINED> instruction: 0xf0004478
    12b8:	ldrb	pc, [pc], r5, asr #20	; <UNPREDICTABLE>
    12bc:			; <UNDEFINED> instruction: 0xf9f0f000
    12c0:	blls	13b288 <tcgetattr@plt+0x13a720>
    12c4:	rsbsle	r2, pc, r0, lsl #22
    12c8:			; <UNDEFINED> instruction: 0xf0004628
    12cc:	strdls	pc, [r4], -r7
    12d0:	rsbsle	r2, r9, r0, lsl #16
    12d4:	bl	ffebf2d8 <tcgetattr@plt+0xffebe770>
    12d8:	blcs	11b2ec <tcgetattr@plt+0x11a784>
    12dc:	movwcs	sp, #335	; 0x14f
    12e0:	strtmi	r9, [r8], -r4, lsl #6
    12e4:	ldc	7, cr15, [sl], #-1020	; 0xfffffc04
    12e8:	blcs	27f04 <tcgetattr@plt+0x2739c>
    12ec:	svcge	0x007ef47f
    12f0:			; <UNDEFINED> instruction: 0xf1b9e534
    12f4:	cmple	r9, r0, lsl #30
    12f8:	andsls	pc, r4, sp, asr #17
    12fc:	andsls	pc, ip, sp, asr #17
    1300:	ble	17fad1c <tcgetattr@plt+0x17fa1b4>
    1304:			; <UNDEFINED> instruction: 0xf7ff4628
    1308:	ldrtmi	lr, [r0], -sl, lsr #24
    130c:	movwls	r2, #17153	; 0x4301
    1310:	bl	fe1bf314 <tcgetattr@plt+0xfe1be7ac>
    1314:	ldmdami	r8, {r1, r5, r8, sl, sp, lr, pc}^
    1318:	movwls	r2, #17153	; 0x4301
    131c:			; <UNDEFINED> instruction: 0xf0004478
    1320:	ldmdami	r6, {r0, r4, r9, fp, ip, sp, lr, pc}^
    1324:			; <UNDEFINED> instruction: 0xf7ff4478
    1328:			; <UNDEFINED> instruction: 0xe7daeb7c
    132c:			; <UNDEFINED> instruction: 0xf7ff4650
    1330:	stmdals	r6, {r1, r2, r4, sl, fp, sp, lr, pc}
    1334:	movwls	r2, #17153	; 0x4301
    1338:	bl	1cbf33c <tcgetattr@plt+0x1cbe7d4>
    133c:			; <UNDEFINED> instruction: 0xf7ff4628
    1340:	str	lr, [fp, #-3086]	; 0xfffff3f2
    1344:	strt	r2, [r4], -r0, lsr #32
    1348:			; <UNDEFINED> instruction: 0x464a4631
    134c:	movwcs	r4, #17960	; 0x4628
    1350:			; <UNDEFINED> instruction: 0xf0007033
    1354:	stmdacs	r0, {r0, r1, r3, r4, r7, r9, fp, ip, sp, lr, pc}
    1358:	svcge	0x003ff47f
    135c:	bllt	14e7f74 <tcgetattr@plt+0x14e740c>
    1360:			; <UNDEFINED> instruction: 0xf7ff4628
    1364:			; <UNDEFINED> instruction: 0xe741ebfc
    1368:	movwcs	r4, #6213	; 0x1845
    136c:	ldrbtmi	r9, [r8], #-772	; 0xfffffcfc
    1370:			; <UNDEFINED> instruction: 0xf9e8f000
    1374:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
    1378:	bl	14bf37c <tcgetattr@plt+0x14be814>
    137c:	stmdami	r2, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    1380:	movwls	r2, #17153	; 0x4301
    1384:			; <UNDEFINED> instruction: 0xf7ff4478
    1388:	str	lr, [sl, ip, asr #22]!
    138c:	movwls	r9, #23302	; 0x5b06
    1390:			; <UNDEFINED> instruction: 0xf7ff9307
    1394:	tstcs	r6, #156, 22	; 0x27000
    1398:	tstcs	r1, ip, lsr sl
    139c:	andvs	r4, r3, sl, ror r4
    13a0:	blls	1933ec <tcgetattr@plt+0x192884>
    13a4:	andeq	pc, r0, fp, asr r8	; <UNPREDICTABLE>
    13a8:	stmdavs	r0, {r2, r8, ip, pc}
    13ac:	bl	fecbf3b0 <tcgetattr@plt+0xfecbe848>
    13b0:			; <UNDEFINED> instruction: 0xf7ffe797
    13b4:	strtmi	lr, [r8], -sl, lsr #22
    13b8:	blx	fe03d3c0 <tcgetattr@plt+0xfe03c858>
    13bc:	stmdacs	r0, {r2, ip, pc}
    13c0:	strb	sp, [sp, r8, lsl #3]
    13c4:	ldr	r4, [r4, #1541]	; 0x605
    13c8:			; <UNDEFINED> instruction: 0xf7ff4628
    13cc:	strb	lr, [r5], #3016	; 0xbc8
    13d0:	muleq	r1, r0, r3
    13d4:	strheq	r0, [r0], -r8
    13d8:	andeq	r2, r1, r6, ror #8
    13dc:	andeq	r1, r0, r2, lsr r2
    13e0:	andeq	r2, r1, r2, ror #6
    13e4:	andeq	r2, r1, ip, ror #8
    13e8:	andeq	r0, r0, r0, asr #1
    13ec:	andeq	r1, r0, lr, lsl r2
    13f0:	andeq	r1, r0, r6, asr #4
    13f4:	andeq	r1, r0, sl, ror r2
    13f8:	muleq	r0, sl, r2
    13fc:			; <UNDEFINED> instruction: 0x000012be
    1400:	andeq	r1, r0, r6, asr #5
    1404:	ldrdeq	r1, [r0], -sl
    1408:	strdeq	r1, [r0], -sl
    140c:	andeq	r1, r0, lr, lsl r3
    1410:	andeq	r1, r0, lr, lsr r3
    1414:	andeq	r1, r0, r0, asr #6
    1418:			; <UNDEFINED> instruction: 0x000121bc
    141c:	ldrdeq	r0, [r0], -r8
    1420:	andeq	r2, r1, r2, ror #4
    1424:	andeq	r2, r1, r6, asr #4
    1428:	andeq	r2, r1, sl, lsr #4
    142c:	andeq	r0, r0, ip, asr #1
    1430:	andeq	r2, r1, r8, lsl #4
    1434:	strdeq	r2, [r1], -r8
    1438:	strheq	r0, [r0], -ip
    143c:	strdeq	r0, [r0], -r4
    1440:	ldrdeq	r1, [r1], -r6
    1444:	strdeq	r1, [r1], -r8
    1448:	ldrdeq	r1, [r1], -r2
    144c:	andeq	r0, r0, sl, ror #26
    1450:	andeq	r0, r0, lr, ror #27
    1454:	andeq	r1, r1, sl, asr pc
    1458:	ldrdeq	r1, [r1], -lr
    145c:	andeq	r1, r1, sl, ror #28
    1460:			; <UNDEFINED> instruction: 0x00000cbc
    1464:	andeq	r0, r0, r0, lsl ip
    1468:			; <UNDEFINED> instruction: 0x00011db6
    146c:			; <UNDEFINED> instruction: 0x00011db4
    1470:	andeq	r1, r1, ip, lsl #27
    1474:	andeq	r0, r0, ip, lsr #22
    1478:	andeq	r0, r0, r4, asr #21
    147c:	andeq	r0, r0, r0, lsr #22
    1480:	andeq	r0, r0, r2, ror sl
    1484:	andeq	r0, r0, r2, lsr sp
    1488:	andeq	r0, r0, r0, lsr #22
    148c:	andeq	r0, r0, r0, ror #20
    1490:	bleq	3d5d4 <tcgetattr@plt+0x3ca6c>
    1494:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1498:	strbtmi	fp, [sl], -r2, lsl #24
    149c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    14a0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    14a4:	ldrmi	sl, [sl], #776	; 0x308
    14a8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    14ac:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    14b0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    14b4:			; <UNDEFINED> instruction: 0xf85a4b06
    14b8:	stmdami	r6, {r0, r1, ip, sp}
    14bc:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    14c0:	b	ff7bf4c4 <tcgetattr@plt+0xff7be95c>
    14c4:	bl	113f4c8 <tcgetattr@plt+0x113e960>
    14c8:	andeq	r1, r1, ip, asr sl
    14cc:	andeq	r0, r0, ip, lsr #1
    14d0:	andeq	r0, r0, r8, asr #1
    14d4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    14d8:	ldr	r3, [pc, #20]	; 14f4 <tcgetattr@plt+0x98c>
    14dc:	ldr	r2, [pc, #20]	; 14f8 <tcgetattr@plt+0x990>
    14e0:	add	r3, pc, r3
    14e4:	ldr	r2, [r3, r2]
    14e8:	cmp	r2, #0
    14ec:	bxeq	lr
    14f0:	b	aa8 <__gmon_start__@plt>
    14f4:	andeq	r1, r1, ip, lsr sl
    14f8:	andeq	r0, r0, r4, asr #1
    14fc:	blmi	1d351c <tcgetattr@plt+0x1d29b4>
    1500:	bmi	1d26e8 <tcgetattr@plt+0x1d1b80>
    1504:	addmi	r4, r3, #2063597568	; 0x7b000000
    1508:	andle	r4, r3, sl, ror r4
    150c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1510:	ldrmi	fp, [r8, -r3, lsl #2]
    1514:	svclt	0x00004770
    1518:	andeq	r1, r1, r4, lsr #22
    151c:	andeq	r1, r1, r0, lsr #22
    1520:	andeq	r1, r1, r8, lsl sl
    1524:	strheq	r0, [r0], -r4
    1528:	stmdbmi	r9, {r3, fp, lr}
    152c:	bmi	252714 <tcgetattr@plt+0x251bac>
    1530:	bne	25271c <tcgetattr@plt+0x251bb4>
    1534:	svceq	0x00cb447a
    1538:			; <UNDEFINED> instruction: 0x01a1eb03
    153c:	andle	r1, r3, r9, asr #32
    1540:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1544:	ldrmi	fp, [r8, -r3, lsl #2]
    1548:	svclt	0x00004770
    154c:	strdeq	r1, [r1], -r8
    1550:	strdeq	r1, [r1], -r4
    1554:	andeq	r1, r1, ip, ror #19
    1558:	ldrdeq	r0, [r0], -r4
    155c:	blmi	2ae984 <tcgetattr@plt+0x2ade1c>
    1560:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1564:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1568:	blmi	26fb1c <tcgetattr@plt+0x26efb4>
    156c:	ldrdlt	r5, [r3, -r3]!
    1570:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1574:			; <UNDEFINED> instruction: 0xf7ff6818
    1578:			; <UNDEFINED> instruction: 0xf7ffea16
    157c:	blmi	1c1480 <tcgetattr@plt+0x1c0918>
    1580:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1584:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1588:	andeq	r1, r1, r2, asr #21
    158c:			; <UNDEFINED> instruction: 0x000119bc
    1590:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1594:	andeq	r1, r1, lr, lsl #21
    1598:	andeq	r1, r1, r2, lsr #21
    159c:	svclt	0x0000e7c4
    15a0:	ldrbmi	lr, [r0, sp, lsr #18]!
    15a4:	bmi	ed2e00 <tcgetattr@plt+0xed2298>
    15a8:	blmi	ed3018 <tcgetattr@plt+0xed24b0>
    15ac:	ldrbtmi	fp, [sl], #-166	; 0xffffff5a
    15b0:	svcge	0x0024ac04
    15b4:	ldmpl	r3, {r0, r7, r9, sl, lr}^
    15b8:	strcs	r4, [r0], -r8, lsl #13
    15bc:			; <UNDEFINED> instruction: 0x9325681b
    15c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    15c4:	svcvs	0x0004f844
    15c8:	ldrhle	r4, [fp, #44]!	; 0x2c
    15cc:			; <UNDEFINED> instruction: 0xf0094648
    15d0:			; <UNDEFINED> instruction: 0xf7ff041f
    15d4:	vst1.8	{d30-d31}, [pc :128], r0
    15d8:			; <UNDEFINED> instruction: 0xf1d9737a
    15dc:	stmdbge	r6!, {r9}
    15e0:	vqrdmulh.s<illegal width 8>	d15, d10, d3
    15e4:	movwls	r9, #17923	; 0x4603
    15e8:	addeq	lr, r0, r1, lsl #22
    15ec:	tsteq	pc, r2	; <UNPREDICTABLE>
    15f0:	submi	fp, ip, #88, 30	; 0x160
    15f4:	adcmi	r2, r2, r1, lsl #4
    15f8:	strbcs	pc, [r0], #-580	; 0xfffffdbc	; <UNPREDICTABLE>
    15fc:	streq	pc, [pc], #-704	; 1604 <tcgetattr@plt+0xa9c>
    1600:	stcne	8, cr15, [r4], {80}	; 0x50
    1604:	b	1092098 <tcgetattr@plt+0x1091530>
    1608:			; <UNDEFINED> instruction: 0xf8400201
    160c:	stcle	12, cr2, [ip, #-528]	; 0xfffffdf0
    1610:	orrvs	pc, r3, sp, asr #12
    1614:	tstcc	fp, r4, asr #5	; <UNPREDICTABLE>
    1618:	blx	fe04758a <tcgetattr@plt+0xfe046a22>
    161c:	bl	ff081a30 <tcgetattr@plt+0xff080ec8>
    1620:	andls	r4, r3, #268435466	; 0x1000000a
    1624:	tstcc	r2, #4, 22	; 0x1000	; <UNPREDICTABLE>
    1628:			; <UNDEFINED> instruction: 0xf1099304
    162c:	cdpge	7, 0, cr0, cr5, cr1, {0}
    1630:	and	sl, sl, r3, lsl #24
    1634:	strtmi	sp, [sl], -r1, lsr #32
    1638:	strbmi	r4, [r8], -r1, asr #12
    163c:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1640:	stcle	14, cr1, [fp, #-12]
    1644:	ldrmi	r1, [r8], #2797	; 0xaed
    1648:	movwcs	sp, #31
    164c:			; <UNDEFINED> instruction: 0x461a4631
    1650:	strls	r4, [r0], #-1592	; 0xfffff9c8
    1654:	stmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1658:	ble	ffacb660 <tcgetattr@plt+0xffacaaf8>
    165c:	rscscc	pc, pc, pc, asr #32
    1660:	blmi	353ea0 <tcgetattr@plt+0x353338>
    1664:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1668:	blls	95b6d8 <tcgetattr@plt+0x95ab70>
    166c:			; <UNDEFINED> instruction: 0xf04f405a
    1670:	mrsle	r0, LR_mon
    1674:	pop	{r1, r2, r5, ip, sp, pc}
    1678:			; <UNDEFINED> instruction: 0xf7ff87f0
    167c:	rsbcs	lr, lr, #40, 20	; 0x28000
    1680:			; <UNDEFINED> instruction: 0xf04f4603
    1684:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
    1688:	strtmi	lr, [r8], -sl, ror #15
    168c:			; <UNDEFINED> instruction: 0xf7ffe7e8
    1690:	svclt	0x0000e9bc
    1694:	andeq	r1, r1, r2, ror r9
    1698:	strheq	r0, [r0], -r8
    169c:			; <UNDEFINED> instruction: 0x000118bc
    16a0:	blmi	893f2c <tcgetattr@plt+0x8933c4>
    16a4:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
    16a8:	addlt	r4, r3, r1, lsr #24
    16ac:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
    16b0:	ldmdavs	fp, {r5, r9, fp, lr}
    16b4:			; <UNDEFINED> instruction: 0xf04f9301
    16b8:			; <UNDEFINED> instruction: 0xf6450300
    16bc:			; <UNDEFINED> instruction: 0xf6c2432d
    16c0:	movwls	r7, #892	; 0x37c
    16c4:	ldrbtmi	r6, [sl], #-2083	; 0xfffff7dd
    16c8:	andsle	r0, r1, r9, asr r7
    16cc:	movwcc	r4, #6682	; 0x1a1a
    16d0:	ldrbtmi	r2, [sl], #-264	; 0xfffffef8
    16d4:	smlabtcc	r0, r2, r9, lr
    16d8:	blmi	513f40 <tcgetattr@plt+0x5133d8>
    16dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    16e0:	blls	5b750 <tcgetattr@plt+0x5abe8>
    16e4:			; <UNDEFINED> instruction: 0xf04f405a
    16e8:	tstle	fp, r0, lsl #6
    16ec:	ldclt	0, cr11, [r0, #-12]!
    16f0:	stmdavs	r0!, {r0, r1, r4, r8, r9, fp, lr}^
    16f4:	stmdavs	r9!, {r0, r2, r4, r6, r7, fp, ip, lr}
    16f8:	b	63f6fc <tcgetattr@plt+0x63eb94>
    16fc:	stmdavs	r9!, {r0, r1, r5, fp, sp, lr}
    1700:	b	cc8e70 <tcgetattr@plt+0xcc8308>
    1704:	svclt	0x00280323
    1708:	bge	92f5c <tcgetattr@plt+0x923f4>
    170c:	biceq	pc, r1, #201326595	; 0xc000003
    1710:			; <UNDEFINED> instruction: 0xf8134413
    1714:			; <UNDEFINED> instruction: 0xf7ff0c08
    1718:	stmdavs	r8!, {r1, r3, r9, fp, sp, lr, pc}
    171c:	ldmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1720:	ldrb	r6, [r3, r3, lsr #16]
    1724:	ldmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1728:	andeq	r1, r1, sl, ror r8
    172c:	strheq	r0, [r0], -r8
    1730:	andeq	r1, r1, sl, ror r9
    1734:	andeq	r1, r1, sl, asr r8
    1738:	andeq	r1, r1, r6, asr r9
    173c:	andeq	r1, r1, r4, asr #16
    1740:	andeq	r0, r0, ip, asr #1
    1744:	blmi	5ee788 <tcgetattr@plt+0x5edc20>
    1748:	bmi	613bac <tcgetattr@plt+0x613044>
    174c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1750:	ldmvs	fp, {r0, r1, r2, r4, fp, lr}
    1754:	addlt	fp, r2, r0, lsl r5
    1758:	ldrbtmi	r5, [r8], #-2186	; 0xfffff776
    175c:	andls	r6, r1, #1179648	; 0x120000
    1760:	andeq	pc, r0, #79	; 0x4f
    1764:	ldmdblt	r3!, {r2, r9, fp, ip, pc}^
    1768:	blmi	413fb8 <tcgetattr@plt+0x413450>
    176c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1770:	blls	5b7e0 <tcgetattr@plt+0x5ac78>
    1774:			; <UNDEFINED> instruction: 0xf04f405a
    1778:	tstle	r0, r0, lsl #6
    177c:	pop	{r1, ip, sp, pc}
    1780:	andlt	r4, r4, r0, lsl r0
    1784:	stcmi	7, cr4, [ip], {112}	; 0x70
    1788:	movwls	sl, #2821	; 0xb05
    178c:	stmdbpl	r4, {r0, r8, sp}
    1790:			; <UNDEFINED> instruction: 0xf7ff6820
    1794:	stmdavs	r0!, {r2, r7, r8, fp, sp, lr, pc}
    1798:	ldmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    179c:			; <UNDEFINED> instruction: 0xf7ffe7e4
    17a0:	svclt	0x0000e934
    17a4:	ldrdeq	r1, [r1], -ip
    17a8:	ldrdeq	r1, [r1], -r2
    17ac:	strheq	r0, [r0], -r8
    17b0:	andeq	r1, r1, r6, asr #15
    17b4:			; <UNDEFINED> instruction: 0x000117b4
    17b8:	andeq	r0, r0, ip, asr #1
    17bc:			; <UNDEFINED> instruction: 0xf643b5f0
    17c0:	sfmmi	f2, 4, [r9, #-520]!	; 0xfffffdf8
    17c4:	adccc	pc, r8, #192, 4
    17c8:	strvc	pc, [fp, sl, asr #12]
    17cc:	ldrbcs	pc, [r8, r8, asr #13]!	; <UNPREDICTABLE>
    17d0:	addlt	r4, r3, sp, ror r4
    17d4:	stmiavs	ip!, {r1, r2, r9, sl, lr}^
    17d8:	tstls	r1, r4, lsr #26
    17dc:	strcs	pc, [r4], #-2823	; 0xfffff4f9
    17e0:	bl	fec929dc <tcgetattr@plt+0xfec91e74>
    17e4:	eorsle	r0, r4, #116, 30	; 0x1d0
    17e8:			; <UNDEFINED> instruction: 0x4c224b21
    17ec:	stmiapl	sp!, {r0, fp, ip, pc}^
    17f0:	stmdavs	r9!, {r2, r3, r4, r5, r6, sl, lr}
    17f4:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    17f8:	stmiavs	r2!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
    17fc:	ldrbtmi	r2, [fp], #-3684	; 0xfffff19c
    1800:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
    1804:			; <UNDEFINED> instruction: 0xf1026018
    1808:	svclt	0x00180301
    180c:	andle	r6, r5, r3, ror #1
    1810:	andlt	r6, r3, r8, lsr #16
    1814:	ldrhtmi	lr, [r0], #141	; 0x8d
    1818:	ldmlt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    181c:			; <UNDEFINED> instruction: 0xf1022b45
    1820:	rscvs	r0, r2, r2, lsl #4
    1824:	stmdavs	r9!, {r2, r3, sl, fp, ip, lr, pc}
    1828:			; <UNDEFINED> instruction: 0xf7ff2020
    182c:	stmiavs	r3!, {r7, r8, fp, sp, lr, pc}^
    1830:			; <UNDEFINED> instruction: 0xf1032b45
    1834:	rscvs	r0, r2, r1, lsl #4
    1838:	blmi	479014 <tcgetattr@plt+0x4784ac>
    183c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    1840:			; <UNDEFINED> instruction: 0xf7ff6829
    1844:	stmdavs	r8!, {r7, r8, fp, sp, lr, pc}
    1848:	pop	{r0, r1, ip, sp, pc}
    184c:			; <UNDEFINED> instruction: 0xf7ff40f0
    1850:	bmi	32fb5c <tcgetattr@plt+0x32eff4>
    1854:	stmdbmi	ip, {r0, r1, r9, sl, lr}
    1858:	ldrbtmi	r2, [sl], #-1
    185c:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
    1860:	stmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1864:	svclt	0x0000e7c0
    1868:	andeq	r1, r1, r8, asr r8
    186c:	andeq	r1, r1, r0, asr #14
    1870:	andeq	r0, r0, ip, asr #1
    1874:	andeq	r1, r1, r8, lsr r8
    1878:	andeq	r1, r1, r2, lsr #16
    187c:	andeq	r0, r0, r6, lsr #11
    1880:	andeq	r1, r1, r4, ror #15
    1884:	andeq	r1, r1, r6, asr #15
    1888:	andeq	r0, r0, r0, asr r5
    188c:			; <UNDEFINED> instruction: 0x4606b570
    1890:	ldrmi	r4, [r4], -sp, lsl #12
    1894:	bne	ff9398a0 <tcgetattr@plt+0xff938d38>
    1898:	strtmi	sp, [r9], -sl
    189c:	ldrtmi	r4, [r0], -r2, lsr #12
    18a0:	ldmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    18a4:	ldrmi	r1, [sp], #-3587	; 0xfffff1fd
    18a8:			; <UNDEFINED> instruction: 0xf04fdaf5
    18ac:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    18b0:	pop	{r4, r5, r9, sl, lr}
    18b4:			; <UNDEFINED> instruction: 0xf7ff4070
    18b8:	svclt	0x0000b8e9
    18bc:	svcmi	0x00f0e92d
    18c0:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    18c4:	andcs	r8, r0, r4, lsl #22
    18c8:			; <UNDEFINED> instruction: 0xf04f4a7b
    18cc:	blmi	1ed00d0 <tcgetattr@plt+0x1ecf568>
    18d0:	rsclt	r4, r7, sl, ror r4
    18d4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    18d8:			; <UNDEFINED> instruction: 0xf04f9365
    18dc:			; <UNDEFINED> instruction: 0xf7ff0300
    18e0:	blge	1fbd98 <tcgetattr@plt+0x1fb230>
    18e4:	bcc	43d110 <tcgetattr@plt+0x43c5a8>
    18e8:	stmdacs	r0, {r1, ip, pc}
    18ec:	adcshi	pc, r1, r0, asr #32
    18f0:			; <UNDEFINED> instruction: 0xf0074279
    18f4:			; <UNDEFINED> instruction: 0xf001021f
    18f8:	b	9c1d7c <tcgetattr@plt+0x9c1214>
    18fc:	svclt	0x005873e7
    1900:	stmdbmi	pc!, {r1, r3, r6, r9, lr}^	; <UNPREDICTABLE>
    1904:			; <UNDEFINED> instruction: 0xf04f3301
    1908:	ldrbtmi	r0, [r9], #-2561	; 0xfffff5ff
    190c:	blx	293ac8 <tcgetattr@plt+0x292f60>
    1910:	vmla.f32	s30, s16, s4
    1914:	vmov	s16, r3
    1918:	vstmdbge	r5!, {s2-s145}
    191c:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
    1920:	ldrtmi	r9, [r8], -r3
    1924:	ldmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1928:	eorcc	pc, r0, r5, asr r8	; <UNPREDICTABLE>
    192c:	movweq	lr, #43587	; 0xaa43
    1930:	eorcc	pc, r0, r5, asr #16
    1934:	svceq	0x0000f1b9
    1938:	stmdavs	fp!, {r0, r1, r8, ip, lr, pc}
    193c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    1940:	strcs	r6, [r0], -fp, lsr #32
    1944:	beq	43d1ac <tcgetattr@plt+0x43c644>
    1948:	ldrtmi	r4, [r3], -r9, lsr #12
    194c:			; <UNDEFINED> instruction: 0x96004632
    1950:	stmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1954:	ble	59241c <tcgetattr@plt+0x5918b4>
    1958:	bcs	43d1c4 <tcgetattr@plt+0x43c65c>
    195c:	tstcs	r0, r8, asr #12
    1960:	stm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1964:	blmi	15542cc <tcgetattr@plt+0x1553764>
    1968:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    196c:	blls	195b9dc <tcgetattr@plt+0x195ae74>
    1970:			; <UNDEFINED> instruction: 0xf04f405a
    1974:			; <UNDEFINED> instruction: 0xf0400300
    1978:			; <UNDEFINED> instruction: 0x4630809d
    197c:	ldc	0, cr11, [sp], #412	; 0x19c
    1980:	pop	{r2, r8, r9, fp, pc}
    1984:	shsub8mi	r8, r8, r0
    1988:	stmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    198c:	eorcc	pc, r0, r5, asr r8	; <UNPREDICTABLE>
    1990:	svceq	0x0003ea1a
    1994:	strbmi	sp, [r8], -sp, lsl #2
    1998:	ldmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    199c:			; <UNDEFINED> instruction: 0xf8559a02
    19a0:	andsmi	r3, sl, #32
    19a4:	blmi	1275e1c <tcgetattr@plt+0x12752b4>
    19a8:	cfstrdpl	mvd4, [r6], #492	; 0x1ec
    19ac:			; <UNDEFINED> instruction: 0xd1b82e00
    19b0:			; <UNDEFINED> instruction: 0xf50de7d2
    19b4:	andcs	r7, r4, #141312	; 0x22800
    19b8:			; <UNDEFINED> instruction: 0x46594638
    19bc:	svc	0x00fef7fe
    19c0:	stcle	14, cr1, [r3], {6}
    19c4:	bne	db99f0 <tcgetattr@plt+0xdb8e88>
    19c8:	stclle	14, cr2, [r4]
    19cc:			; <UNDEFINED> instruction: 0x46594632
    19d0:			; <UNDEFINED> instruction: 0xf7ff2001
    19d4:	stmdacs	r0, {r1, r3, r4, r7, fp, sp, lr, pc}
    19d8:			; <UNDEFINED> instruction: 0xf04fdcf5
    19dc:			; <UNDEFINED> instruction: 0xe7bb36ff
    19e0:	blvc	fe2bee1c <tcgetattr@plt+0xfe2be2b4>
    19e4:	strbmi	r2, [r8], -r4, lsl #4
    19e8:			; <UNDEFINED> instruction: 0xf7fe4659
    19ec:	cdpne	15, 0, cr14, cr6, cr8, {7}
    19f0:	stmib	sp, {r0, r1, r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}^
    19f4:			; <UNDEFINED> instruction: 0xf04fa504
    19f8:	cdp	8, 1, cr0, cr8, cr0, {0}
    19fc:	vstrls	s20, [r3, #-576]	; 0xfffffdc0
    1a00:	mulcs	r0, fp, r8
    1a04:	addsmi	r5, sl, #6336	; 0x18c0
    1a08:	strcc	sp, [r1], #-281	; 0xfffffee7
    1a0c:	cmnlt	r3, #6336	; 0x18c0
    1a10:	bleq	7de44 <tcgetattr@plt+0x7d2dc>
    1a14:			; <UNDEFINED> instruction: 0xf1083e01
    1a18:	ldrmi	r0, [r0, #2049]!	; 0x801
    1a1c:	ldmib	sp, {r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}^
    1a20:	ldmdblt	lr, {r2, r8, sl, sp, pc}
    1a24:	bne	dbb928 <tcgetattr@plt+0xdbadc0>
    1a28:	ldcle	14, cr2, [ip]
    1a2c:			; <UNDEFINED> instruction: 0x46594632
    1a30:			; <UNDEFINED> instruction: 0xf7ff4638
    1a34:	stmdacs	r0, {r1, r3, r5, r6, fp, sp, lr, pc}
    1a38:			; <UNDEFINED> instruction: 0xe7cedcf5
    1a3c:			; <UNDEFINED> instruction: 0x2c001a24
    1a40:	strtmi	sp, [r2], -r9, ror #27
    1a44:			; <UNDEFINED> instruction: 0x46384651
    1a48:	ldmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a4c:	ldclle	8, cr2, [r5]
    1a50:	andcs	lr, r0, r3, asr #15
    1a54:			; <UNDEFINED> instruction: 0xf7ff4619
    1a58:	strmi	lr, [r1], r8, lsl #17
    1a5c:	ldmdami	ip, {r6, r8, ip, sp, pc}
    1a60:	ldrbtmi	r4, [r8], #-1614	; 0xfffff9b2
    1a64:	svc	0x00dcf7fe
    1a68:	ldmib	sp, {r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    1a6c:	ldr	sl, [sl, r4, lsl #10]
    1a70:	bpl	43d2dc <tcgetattr@plt+0x43c774>
    1a74:			; <UNDEFINED> instruction: 0x4634ae16
    1a78:	strgt	ip, [pc], #-3343	; 1a80 <tcgetattr@plt+0xf18>
    1a7c:	strgt	ip, [pc], #-3343	; 1a84 <tcgetattr@plt+0xf1c>
    1a80:	strgt	ip, [pc], #-3343	; 1a88 <tcgetattr@plt+0xf20>
    1a84:	muleq	r7, r5, r8
    1a88:	andeq	lr, r7, r4, lsl #17
    1a8c:			; <UNDEFINED> instruction: 0xf7fe4630
    1a90:	strbmi	lr, [r9], -r4, lsl #31
    1a94:	ldrtmi	r4, [r2], -r8, asr #12
    1a98:	svc	0x00e6f7fe
    1a9c:	stmdacs	r0, {r0, r7, r9, sl, lr}
    1aa0:	stmdami	ip, {r0, r2, r3, r4, r6, r7, r8, ip, lr, pc}
    1aa4:	cmpcs	ip, r3, ror #4
    1aa8:	ldrbtmi	r2, [r8], #-769	; 0xfffffcff
    1aac:			; <UNDEFINED> instruction: 0xf7ff9302
    1ab0:	ldr	pc, [sp, -r9, asr #28]
    1ab4:	svc	0x00a8f7fe
    1ab8:	andeq	r1, r1, r0, asr r6
    1abc:	strheq	r0, [r0], -r8
    1ac0:	ldrdeq	r0, [r0], -sl
    1ac4:	andeq	r0, r0, r6, asr #9
    1ac8:			; <UNDEFINED> instruction: 0x000115b8
    1acc:	andeq	r0, r0, ip, lsr r4
    1ad0:	andeq	r0, r0, r6, asr r3
    1ad4:	andeq	r0, r0, sl, lsl r3
    1ad8:	svclt	0x00081e4a
    1adc:			; <UNDEFINED> instruction: 0xf0c04770
    1ae0:	addmi	r8, r8, #36, 2
    1ae4:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    1ae8:			; <UNDEFINED> instruction: 0xf0004211
    1aec:	blx	fec21f50 <tcgetattr@plt+0xfec213e8>
    1af0:	blx	fec7e8f8 <tcgetattr@plt+0xfec7dd90>
    1af4:	bl	fe8be500 <tcgetattr@plt+0xfe8bd998>
    1af8:			; <UNDEFINED> instruction: 0xf1c30303
    1afc:	andge	r0, r4, #2080374784	; 0x7c000000
    1b00:	movwne	lr, #15106	; 0x3b02
    1b04:	andeq	pc, r0, #79	; 0x4f
    1b08:	svclt	0x0000469f
    1b0c:	andhi	pc, r0, pc, lsr #7
    1b10:	svcvc	0x00c1ebb0
    1b14:	bl	10b171c <tcgetattr@plt+0x10b0bb4>
    1b18:	svclt	0x00280202
    1b1c:	sbcvc	lr, r1, r0, lsr #23
    1b20:	svcvc	0x0081ebb0
    1b24:	bl	10b172c <tcgetattr@plt+0x10b0bc4>
    1b28:	svclt	0x00280202
    1b2c:	addvc	lr, r1, r0, lsr #23
    1b30:	svcvc	0x0041ebb0
    1b34:	bl	10b173c <tcgetattr@plt+0x10b0bd4>
    1b38:	svclt	0x00280202
    1b3c:	subvc	lr, r1, r0, lsr #23
    1b40:	svcvc	0x0001ebb0
    1b44:	bl	10b174c <tcgetattr@plt+0x10b0be4>
    1b48:	svclt	0x00280202
    1b4c:	andvc	lr, r1, r0, lsr #23
    1b50:	svcvs	0x00c1ebb0
    1b54:	bl	10b175c <tcgetattr@plt+0x10b0bf4>
    1b58:	svclt	0x00280202
    1b5c:	sbcvs	lr, r1, r0, lsr #23
    1b60:	svcvs	0x0081ebb0
    1b64:	bl	10b176c <tcgetattr@plt+0x10b0c04>
    1b68:	svclt	0x00280202
    1b6c:	addvs	lr, r1, r0, lsr #23
    1b70:	svcvs	0x0041ebb0
    1b74:	bl	10b177c <tcgetattr@plt+0x10b0c14>
    1b78:	svclt	0x00280202
    1b7c:	subvs	lr, r1, r0, lsr #23
    1b80:	svcvs	0x0001ebb0
    1b84:	bl	10b178c <tcgetattr@plt+0x10b0c24>
    1b88:	svclt	0x00280202
    1b8c:	andvs	lr, r1, r0, lsr #23
    1b90:	svcpl	0x00c1ebb0
    1b94:	bl	10b179c <tcgetattr@plt+0x10b0c34>
    1b98:	svclt	0x00280202
    1b9c:	sbcpl	lr, r1, r0, lsr #23
    1ba0:	svcpl	0x0081ebb0
    1ba4:	bl	10b17ac <tcgetattr@plt+0x10b0c44>
    1ba8:	svclt	0x00280202
    1bac:	addpl	lr, r1, r0, lsr #23
    1bb0:	svcpl	0x0041ebb0
    1bb4:	bl	10b17bc <tcgetattr@plt+0x10b0c54>
    1bb8:	svclt	0x00280202
    1bbc:	subpl	lr, r1, r0, lsr #23
    1bc0:	svcpl	0x0001ebb0
    1bc4:	bl	10b17cc <tcgetattr@plt+0x10b0c64>
    1bc8:	svclt	0x00280202
    1bcc:	andpl	lr, r1, r0, lsr #23
    1bd0:	svcmi	0x00c1ebb0
    1bd4:	bl	10b17dc <tcgetattr@plt+0x10b0c74>
    1bd8:	svclt	0x00280202
    1bdc:	sbcmi	lr, r1, r0, lsr #23
    1be0:	svcmi	0x0081ebb0
    1be4:	bl	10b17ec <tcgetattr@plt+0x10b0c84>
    1be8:	svclt	0x00280202
    1bec:	addmi	lr, r1, r0, lsr #23
    1bf0:	svcmi	0x0041ebb0
    1bf4:	bl	10b17fc <tcgetattr@plt+0x10b0c94>
    1bf8:	svclt	0x00280202
    1bfc:	submi	lr, r1, r0, lsr #23
    1c00:	svcmi	0x0001ebb0
    1c04:	bl	10b180c <tcgetattr@plt+0x10b0ca4>
    1c08:	svclt	0x00280202
    1c0c:	andmi	lr, r1, r0, lsr #23
    1c10:	svccc	0x00c1ebb0
    1c14:	bl	10b181c <tcgetattr@plt+0x10b0cb4>
    1c18:	svclt	0x00280202
    1c1c:	sbccc	lr, r1, r0, lsr #23
    1c20:	svccc	0x0081ebb0
    1c24:	bl	10b182c <tcgetattr@plt+0x10b0cc4>
    1c28:	svclt	0x00280202
    1c2c:	addcc	lr, r1, r0, lsr #23
    1c30:	svccc	0x0041ebb0
    1c34:	bl	10b183c <tcgetattr@plt+0x10b0cd4>
    1c38:	svclt	0x00280202
    1c3c:	subcc	lr, r1, r0, lsr #23
    1c40:	svccc	0x0001ebb0
    1c44:	bl	10b184c <tcgetattr@plt+0x10b0ce4>
    1c48:	svclt	0x00280202
    1c4c:	andcc	lr, r1, r0, lsr #23
    1c50:	svccs	0x00c1ebb0
    1c54:	bl	10b185c <tcgetattr@plt+0x10b0cf4>
    1c58:	svclt	0x00280202
    1c5c:	sbccs	lr, r1, r0, lsr #23
    1c60:	svccs	0x0081ebb0
    1c64:	bl	10b186c <tcgetattr@plt+0x10b0d04>
    1c68:	svclt	0x00280202
    1c6c:	addcs	lr, r1, r0, lsr #23
    1c70:	svccs	0x0041ebb0
    1c74:	bl	10b187c <tcgetattr@plt+0x10b0d14>
    1c78:	svclt	0x00280202
    1c7c:	subcs	lr, r1, r0, lsr #23
    1c80:	svccs	0x0001ebb0
    1c84:	bl	10b188c <tcgetattr@plt+0x10b0d24>
    1c88:	svclt	0x00280202
    1c8c:	andcs	lr, r1, r0, lsr #23
    1c90:	svcne	0x00c1ebb0
    1c94:	bl	10b189c <tcgetattr@plt+0x10b0d34>
    1c98:	svclt	0x00280202
    1c9c:	sbcne	lr, r1, r0, lsr #23
    1ca0:	svcne	0x0081ebb0
    1ca4:	bl	10b18ac <tcgetattr@plt+0x10b0d44>
    1ca8:	svclt	0x00280202
    1cac:	addne	lr, r1, r0, lsr #23
    1cb0:	svcne	0x0041ebb0
    1cb4:	bl	10b18bc <tcgetattr@plt+0x10b0d54>
    1cb8:	svclt	0x00280202
    1cbc:	subne	lr, r1, r0, lsr #23
    1cc0:	svcne	0x0001ebb0
    1cc4:	bl	10b18cc <tcgetattr@plt+0x10b0d64>
    1cc8:	svclt	0x00280202
    1ccc:	andne	lr, r1, r0, lsr #23
    1cd0:	svceq	0x00c1ebb0
    1cd4:	bl	10b18dc <tcgetattr@plt+0x10b0d74>
    1cd8:	svclt	0x00280202
    1cdc:	sbceq	lr, r1, r0, lsr #23
    1ce0:	svceq	0x0081ebb0
    1ce4:	bl	10b18ec <tcgetattr@plt+0x10b0d84>
    1ce8:	svclt	0x00280202
    1cec:	addeq	lr, r1, r0, lsr #23
    1cf0:	svceq	0x0041ebb0
    1cf4:	bl	10b18fc <tcgetattr@plt+0x10b0d94>
    1cf8:	svclt	0x00280202
    1cfc:	subeq	lr, r1, r0, lsr #23
    1d00:	svceq	0x0001ebb0
    1d04:	bl	10b190c <tcgetattr@plt+0x10b0da4>
    1d08:	svclt	0x00280202
    1d0c:	andeq	lr, r1, r0, lsr #23
    1d10:			; <UNDEFINED> instruction: 0x47704610
    1d14:	andcs	fp, r1, ip, lsl #30
    1d18:	ldrbmi	r2, [r0, -r0]!
    1d1c:			; <UNDEFINED> instruction: 0xf281fab1
    1d20:	andseq	pc, pc, #-2147483600	; 0x80000030
    1d24:			; <UNDEFINED> instruction: 0xf002fa20
    1d28:	tstlt	r8, r0, ror r7
    1d2c:	rscscc	pc, pc, pc, asr #32
    1d30:	stmdalt	lr, {ip, sp, lr, pc}
    1d34:	rscsle	r2, r8, r0, lsl #18
    1d38:	andmi	lr, r3, sp, lsr #18
    1d3c:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1d40:			; <UNDEFINED> instruction: 0x4006e8bd
    1d44:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    1d48:	smlatbeq	r3, r1, fp, lr
    1d4c:	svclt	0x00004770
    1d50:			; <UNDEFINED> instruction: 0xf04fb502
    1d54:			; <UNDEFINED> instruction: 0xf7fe0008
    1d58:	stclt	14, cr14, [r2, #-104]	; 0xffffff98
    1d5c:	mvnsmi	lr, #737280	; 0xb4000
    1d60:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1d64:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1d68:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1d6c:	ldcl	7, cr15, [lr, #1016]!	; 0x3f8
    1d70:	blne	1d92f6c <tcgetattr@plt+0x1d92404>
    1d74:	strhle	r1, [sl], -r6
    1d78:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1d7c:	svccc	0x0004f855
    1d80:	strbmi	r3, [sl], -r1, lsl #8
    1d84:	ldrtmi	r4, [r8], -r1, asr #12
    1d88:	adcmi	r4, r6, #152, 14	; 0x2600000
    1d8c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1d90:	svclt	0x000083f8
    1d94:	strheq	r1, [r1], -r2
    1d98:	andeq	r1, r1, r8, lsr #1
    1d9c:	svclt	0x00004770

Disassembly of section .fini:

00001da0 <.fini>:
    1da0:	push	{r3, lr}
    1da4:	pop	{r3, pc}
