// Seed: 409842201
module module_0 (
    input wire id_0,
    input supply1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri id_5,
    input tri0 id_6,
    output supply0 id_7
);
  wire [-1 'b0 &&  -1 : 1 'b0] id_9;
  id_10 :
  assert property (@(posedge id_3) id_2)
  else;
  wire id_11;
  assign module_1.id_29 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    output tri1 id_2,
    input supply0 id_3
    , id_36,
    input supply0 id_4,
    input wor id_5,
    output tri1 id_6,
    output wor id_7,
    input tri0 id_8,
    input wor id_9,
    output uwire id_10,
    input supply0 id_11,
    input uwire id_12,
    input wor id_13,
    input uwire id_14,
    input tri0 id_15,
    output wand id_16,
    output wor id_17,
    output supply1 id_18,
    input wor id_19,
    output tri1 id_20,
    output tri1 id_21,
    input tri id_22,
    input wor id_23,
    output tri id_24,
    input supply1 id_25,
    output wor id_26,
    input uwire id_27
    , id_37,
    output supply1 id_28,
    input wor id_29,
    input tri1 id_30,
    input uwire id_31,
    input tri id_32,
    input supply1 id_33,
    output supply0 id_34
);
  or primCall (
      id_28,
      id_3,
      id_31,
      id_30,
      id_14,
      id_1,
      id_13,
      id_11,
      id_19,
      id_8,
      id_37,
      id_32,
      id_12,
      id_36,
      id_27,
      id_4,
      id_29,
      id_25,
      id_5,
      id_33,
      id_22,
      id_0,
      id_9,
      id_15,
      id_23
  );
  module_0 modCall_1 (
      id_8,
      id_5,
      id_30,
      id_27,
      id_14,
      id_13,
      id_15,
      id_28
  );
endmodule
