
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M
Install: C:\Microsemi\Libero_SoC_v12.5\SynplifyPro
OS: Windows 6.2

Hostname: LAPTOP-HTQIEO6U

Implementation : synthesis

# Written on Fri Dec 18 11:11:05 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Microsemi\Libero_SoC_v12.5\Designer\bin\Teste_SmartDebug\designer\system\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                        Requested     Requested     Clock        Clock                   Clock
Level     Clock                                                        Frequency     Period        Type         Group                   Load 
---------------------------------------------------------------------------------------------------------------------------------------------
0 -       system_sb_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     10.000        inferred     Inferred_clkgroup_0     39   
                                                                                                                                             
0 -       system_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     15   
=============================================================================================================================================


Clock Load Summary
******************

                                                             Clock     Source                                                           Clock Pin                                               Non-clock Pin     Non-clock Pin                                                  
Clock                                                        Load      Pin                                                              Seq Example                                             Seq Example       Comb Example                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
system_sb_CCC_0_FCCC|GL0_net_inferred_clock                  39        system_sb_0.CCC_0.CCC_INST.GL0(CCC)                              system_sb_0.system_sb_MSS_0.MSS_ADLIB_INST.CLK_BASE     -                 system_sb_0.CCC_0.GL0_INST.I(BUFG)                             
                                                                                                                                                                                                                                                                                 
system_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     15        system_sb_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     system_sb_0.CORERESETP_0.release_sdif0_core.C           -                 system_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
=================================================================================================================================================================================================================================================================================
