Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon May 19 11:44:41 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_in1 (HIGH)

 There are 137 register/latch pins with no clock driven by root clock pin: pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1160 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.271        0.000                      0                 5826        0.084        0.000                      0                 5826        3.000        0.000                       0                  1087  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                               ------------       ----------      --------------
design_1_i/clk_wiz_0/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clk_bili_wr_design_1_clk_wiz_0_0  {0.000 10.000}     20.000          50.000          
  clk_vga_design_1_clk_wiz_0_0      {0.000 20.000}     40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_bili_wr_design_1_clk_wiz_0_0       10.065        0.000                      0                  123        0.084        0.000                      0                  123        9.500        0.000                       0                   229  
  clk_vga_design_1_clk_wiz_0_0           29.674        0.000                      0                 2077        0.130        0.000                      0                 2077       19.500        0.000                       0                   854  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_vga_design_1_clk_wiz_0_0      clk_bili_wr_design_1_clk_wiz_0_0        5.271        0.000                      0                 3638        0.211        0.000                      0                 3638  
clk_bili_wr_design_1_clk_wiz_0_0  clk_vga_design_1_clk_wiz_0_0            6.646        0.000                      0                   12        1.758        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_bili_wr_design_1_clk_wiz_0_0
  To Clock:  clk_bili_wr_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.065ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.395ns  (logic 0.602ns (6.408%)  route 8.793ns (93.592%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.224ns = ( 19.776 - 20.000 ) 
    Source Clock Delay      (SCD):    0.335ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.784    -2.238    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    -2.114 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    -1.394    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.298 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.633     0.335    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y93         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.456     0.791 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=78, routed)          6.622     7.413    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/pwropt
    SLICE_X78Y140        LUT4 (Prop_lut4_I3_O)        0.146     7.559 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_194/O
                         net (fo=1, routed)           2.171     9.730    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_163
    RAMB36_X2Y36         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.631    17.199    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.299 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    17.937    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.028 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.748    19.776    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y36         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.674    20.450    
                         clock uncertainty           -0.091    20.359    
    RAMB36_X2Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.564    19.795    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.795    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                 10.065    

Slack (MET) :             10.219ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.270ns  (logic 0.670ns (7.228%)  route 8.600ns (92.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.218ns = ( 19.782 - 20.000 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.784    -2.238    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    -2.114 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    -1.394    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.298 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.620     0.322    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X46Y103        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.518     0.840 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=105, routed)         6.225     7.065    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X72Y147        LUT4 (Prop_lut4_I0_O)        0.152     7.217 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_176/O
                         net (fo=1, routed)           2.374     9.591    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_154
    RAMB36_X2Y37         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.631    17.199    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.299 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    17.937    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.028 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.754    19.782    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y37         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.681    20.463    
                         clock uncertainty           -0.091    20.372    
    RAMB36_X2Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.562    19.810    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.810    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                 10.219    

Slack (MET) :             10.364ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.072ns  (logic 0.634ns (6.989%)  route 8.438ns (93.011%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.269ns = ( 19.731 - 20.000 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.784    -2.238    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    -2.114 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    -1.394    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.298 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.620     0.322    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X46Y103        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.518     0.840 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=105, routed)         7.060     7.899    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X62Y164        LUT4 (Prop_lut4_I0_O)        0.116     8.015 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_188/O
                         net (fo=1, routed)           1.378     9.393    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_160
    RAMB36_X1Y37         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.631    17.199    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.299 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    17.937    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.028 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.703    19.731    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y37         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.681    20.412    
                         clock uncertainty           -0.091    20.321    
    RAMB36_X1Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.564    19.757    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.757    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                 10.364    

Slack (MET) :             10.532ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 0.642ns (7.054%)  route 8.460ns (92.946%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.275ns = ( 19.725 - 20.000 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.784    -2.238    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    -2.114 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    -1.394    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.298 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.620     0.322    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X46Y103        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.518     0.840 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=105, routed)         7.305     8.144    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X64Y167        LUT4 (Prop_lut4_I0_O)        0.124     8.268 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_140/O
                         net (fo=1, routed)           1.155     9.423    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_136
    RAMB36_X1Y36         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.631    17.199    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.299 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    17.937    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.028 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.697    19.725    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y36         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.681    20.406    
                         clock uncertainty           -0.091    20.315    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    19.955    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.955    
                         arrival time                          -9.423    
  -------------------------------------------------------------------
                         slack                                 10.532    

Slack (MET) :             10.602ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.823ns  (logic 0.636ns (7.208%)  route 8.187ns (92.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.281ns = ( 19.719 - 20.000 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.784    -2.238    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    -2.114 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    -1.394    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.298 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.620     0.322    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X46Y103        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.518     0.840 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=105, routed)         7.305     8.144    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X64Y167        LUT4 (Prop_lut4_I0_O)        0.118     8.262 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_190/O
                         net (fo=1, routed)           0.883     9.145    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_161
    RAMB36_X1Y35         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.631    17.199    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.299 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    17.937    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.028 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.691    19.719    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y35         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.681    20.400    
                         clock uncertainty           -0.091    20.309    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.562    19.747    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.747    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                 10.602    

Slack (MET) :             11.068ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.571ns  (logic 0.642ns (7.490%)  route 7.929ns (92.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.270ns = ( 19.730 - 20.000 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.784    -2.238    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    -2.114 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    -1.394    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.298 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.620     0.322    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X46Y103        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.518     0.840 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=105, routed)         7.060     7.899    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X62Y164        LUT4 (Prop_lut4_I0_O)        0.124     8.023 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_158/O
                         net (fo=1, routed)           0.869     8.893    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_145
    RAMB36_X1Y33         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.631    17.199    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.299 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    17.937    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.028 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.702    19.730    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y33         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.681    20.411    
                         clock uncertainty           -0.091    20.320    
    RAMB36_X1Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    19.960    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.960    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                 11.068    

Slack (MET) :             11.112ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.579ns  (logic 0.642ns (7.484%)  route 7.937ns (92.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.211ns = ( 19.789 - 20.000 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.784    -2.238    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    -2.114 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    -1.394    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.298 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.620     0.322    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X46Y103        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.518     0.840 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=105, routed)         7.113     7.953    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X62Y8          LUT3 (Prop_lut3_I0_O)        0.124     8.077 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_363/O
                         net (fo=1, routed)           0.823     8.900    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_sig_250
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.631    17.199    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.299 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    17.937    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.028 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.761    19.789    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.674    20.463    
                         clock uncertainty           -0.091    20.372    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    20.012    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         20.012    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                 11.112    

Slack (MET) :             11.129ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.400ns  (logic 0.580ns (6.905%)  route 7.820ns (93.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.359ns = ( 19.641 - 20.000 ) 
    Source Clock Delay      (SCD):    0.335ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.784    -2.238    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    -2.114 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    -1.394    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.298 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.633     0.335    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y93         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.456     0.791 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=78, routed)          6.969     7.760    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/pwropt
    SLICE_X78Y132        LUT4 (Prop_lut4_I3_O)        0.124     7.884 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_136/O
                         net (fo=1, routed)           0.851     8.735    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_134
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.631    17.199    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.299 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    17.937    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.028 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.613    19.641    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.674    20.315    
                         clock uncertainty           -0.091    20.224    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    19.864    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.864    
                         arrival time                          -8.735    
  -------------------------------------------------------------------
                         slack                                 11.129    

Slack (MET) :             11.172ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.263ns  (logic 0.664ns (8.036%)  route 7.599ns (91.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.263ns = ( 19.737 - 20.000 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.784    -2.238    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    -2.114 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    -1.394    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.298 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.620     0.322    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X46Y103        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.518     0.840 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=105, routed)         7.113     7.953    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X62Y8          LUT3 (Prop_lut3_I0_O)        0.146     8.099 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_REGCEB_cooolgate_en_gate_401/O
                         net (fo=1, routed)           0.486     8.585    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_REGCEB_cooolgate_en_sig_269
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.631    17.199    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.299 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    17.937    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.028 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.709    19.737    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.674    20.411    
                         clock uncertainty           -0.091    20.320    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.564    19.756    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         19.756    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                 11.172    

Slack (MET) :             11.191ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.449ns  (logic 0.642ns (7.599%)  route 7.807ns (92.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.262ns = ( 19.738 - 20.000 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.784    -2.238    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    -2.114 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    -1.394    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.298 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.620     0.322    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X46Y103        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.518     0.840 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=105, routed)         7.105     7.945    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X62Y8          LUT3 (Prop_lut3_I0_O)        0.124     8.069 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_399/O
                         net (fo=1, routed)           0.702     8.770    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_sig_268
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.631    17.199    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.299 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    17.937    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.028 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.710    19.738    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.674    20.412    
                         clock uncertainty           -0.091    20.321    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    19.961    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         19.961    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                 11.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.138%)  route 0.284ns (66.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.011ns
    Source Clock Delay      (SCD):    0.110ns
    Clock Pessimism Removal (CPR):    -0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.625    -0.789    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.744 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.478    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.452 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.562     0.110    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X48Y104        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.141     0.251 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=105, routed)         0.284     0.536    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X57Y99         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.904    -1.207    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.151 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.852    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.823 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.834     0.011    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X57Y99         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.371     0.382    
    SLICE_X57Y99         FDRE (Hold_fdre_C_D)         0.070     0.452    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.149%)  route 0.303ns (64.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.003ns
    Source Clock Delay      (SCD):    0.102ns
    Clock Pessimism Removal (CPR):    -0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.625    -0.789    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.744 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.478    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.452 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.554     0.102    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X46Y71         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.164     0.266 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=28, routed)          0.303     0.569    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X57Y66         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.904    -1.207    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.151 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.852    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.823 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.826     0.003    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X57Y66         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.366     0.369    
    SLICE_X57Y66         FDRE (Hold_fdre_C_D)         0.070     0.439    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.439    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.556%)  route 0.336ns (70.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.011ns
    Source Clock Delay      (SCD):    0.114ns
    Clock Pessimism Removal (CPR):    -0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.625    -0.789    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.744 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.478    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.452 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.566     0.114    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y93         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.141     0.255 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=78, routed)          0.336     0.591    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X48Y101        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.904    -1.207    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.151 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.852    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.823 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.833     0.011    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X48Y101        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.371     0.382    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.070     0.452    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.591    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.516%)  route 0.340ns (67.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.010ns
    Source Clock Delay      (SCD):    0.110ns
    Clock Pessimism Removal (CPR):    -0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.625    -0.789    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.744 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.478    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.452 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.562     0.110    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X46Y103        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.164     0.274 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=105, routed)         0.340     0.614    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[6]
    SLICE_X57Y96         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.904    -1.207    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.151 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.852    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.823 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.833     0.010    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X57Y96         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                         clock pessimism              0.371     0.381    
    SLICE_X57Y96         FDRE (Hold_fdre_C_D)         0.070     0.451    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.451    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.013ns
    Source Clock Delay      (SCD):    0.114ns
    Clock Pessimism Removal (CPR):    -0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.625    -0.789    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.744 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.478    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.452 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.566     0.114    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y93         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.141     0.255 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.118     0.373    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X45Y93         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.904    -1.207    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.151 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.852    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.823 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.836     0.013    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X45Y93         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.114     0.127    
    SLICE_X45Y93         FDRE (Hold_fdre_C_D)         0.070     0.197    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.013ns
    Source Clock Delay      (SCD):    0.114ns
    Clock Pessimism Removal (CPR):    -0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.625    -0.789    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.744 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.478    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.452 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.566     0.114    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y93         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.141     0.255 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.125     0.380    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X44Y93         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.904    -1.207    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.151 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.852    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.823 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.836     0.013    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y93         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.101     0.114    
    SLICE_X44Y93         FDRE (Hold_fdre_C_D)         0.070     0.184    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.184    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.684%)  route 0.211ns (56.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.010ns
    Source Clock Delay      (SCD):    0.110ns
    Clock Pessimism Removal (CPR):    -0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.625    -0.789    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.744 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.478    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.452 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.562     0.110    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X46Y103        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.164     0.274 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=81, routed)          0.211     0.485    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X48Y103        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.904    -1.207    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.151 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.852    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.823 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.832     0.010    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X48Y103        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.116     0.126    
    SLICE_X48Y103        FDRE (Hold_fdre_C_D)         0.070     0.196    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_327_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.741%)  route 0.566ns (75.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.119ns
    Source Clock Delay      (SCD):    0.178ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.625    -0.789    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.744 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.478    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.452 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.629     0.178    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    SLICE_X9Y27          FDCE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_327_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141     0.319 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_327_cooolDelFlop/Q
                         net (fo=3, routed)           0.167     0.486    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_230
    SLICE_X9Y27          LUT5 (Prop_lut5_I3_O)        0.045     0.531 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_328_LOPT_REMAP/O
                         net (fo=1, routed)           0.399     0.929    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_231
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.904    -1.207    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.151 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.852    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.823 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.941     0.119    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.113     0.231    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     0.327    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.327    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.207ns (22.561%)  route 0.711ns (77.439%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.055ns
    Source Clock Delay      (SCD):    0.110ns
    Clock Pessimism Removal (CPR):    -0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.625    -0.789    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.744 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.478    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.452 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.562     0.110    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X46Y103        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.164     0.274 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=81, routed)          0.555     0.829    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X62Y102        LUT4 (Prop_lut4_I2_O)        0.043     0.872 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_439/O
                         net (fo=1, routed)           0.156     1.028    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_288
    RAMB36_X1Y20         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.904    -1.207    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.151 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.852    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.823 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.878     0.055    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.366     0.421    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.003     0.424    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.209ns (20.825%)  route 0.795ns (79.175%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.064ns
    Source Clock Delay      (SCD):    0.110ns
    Clock Pessimism Removal (CPR):    -0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.625    -0.789    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.744 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.478    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.452 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.562     0.110    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X46Y103        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.164     0.274 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=105, routed)         0.642     0.916    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X8Y97          LUT4 (Prop_lut4_I0_O)        0.045     0.961 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_210/O
                         net (fo=1, routed)           0.153     1.114    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_171
    RAMB36_X0Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.904    -1.207    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.151 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.852    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.823 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.886     0.064    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.371     0.434    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069     0.503    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.610    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_bili_wr_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y10     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y10     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y9      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y9      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y10     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y10     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y2      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y2      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y3      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y3      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y66     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y66     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X62Y27     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_341_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y93     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y93     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y101    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y101    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y103    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y103    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y99     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y32     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_334_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X62Y27     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_341_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y71     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y30     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_320_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y32     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_334_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X62Y27     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_341_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y93     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y93     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y93     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y93     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_design_1_clk_wiz_0_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       29.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.674ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.248ns  (logic 4.552ns (44.420%)  route 5.696ns (55.580%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 37.067 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.615    -2.406    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X56Y68         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.518    -1.888 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/Q
                         net (fo=13, routed)          2.762     0.874    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[1]
    SLICE_X64Y69         LUT2 (Prop_lut2_I1_O)        0.124     0.998 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_i_3/O
                         net (fo=1, routed)           0.000     0.998    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_i_3_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.548 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.882 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0/O[1]
                         net (fo=5, routed)           1.003     2.884    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_n_6
    SLICE_X67Y70         LUT2 (Prop_lut2_I1_O)        0.303     3.187 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.187    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_3_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.737 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.737    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.071 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__1/O[1]
                         net (fo=2, routed)           0.810     4.882    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__1_n_6
    SLICE_X68Y71         LUT1 (Prop_lut1_I0_O)        0.303     5.185 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_10/O
                         net (fo=1, routed)           0.000     5.185    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_10_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.791 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_6/O[3]
                         net (fo=1, routed)           1.120     6.911    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_6_n_4
    SLICE_X71Y71         LUT4 (Prop_lut4_I2_O)        0.306     7.217 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_2/O
                         net (fo=1, routed)           0.000     7.217    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_2_n_0
    SLICE_X71Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.618 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.618    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1_n_0
    SLICE_X71Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.841 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.841    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]_i_1_n_7
    SLICE_X71Y72         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.498    37.067    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X71Y72         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]/C
                         clock pessimism              0.489    37.556    
                         clock uncertainty           -0.102    37.453    
    SLICE_X71Y72         FDRE (Setup_fdre_C_D)        0.062    37.515    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]
  -------------------------------------------------------------------
                         required time                         37.515    
                         arrival time                          -7.841    
  -------------------------------------------------------------------
                         slack                                 29.674    

Slack (MET) :             29.759ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.180ns  (logic 2.599ns (25.531%)  route 7.581ns (74.469%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 37.065 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.613    -2.408    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_bili_wr
    SLICE_X69Y74         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.952 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/i_reg[1]/Q
                         net (fo=4, routed)           1.200    -0.753    design_1_i/BILINEAR_INTERPOLATI_0/U0/i_reg[1]
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.124    -0.629 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_9/O
                         net (fo=1, routed)           0.000    -0.629    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_9_n_0
    SLICE_X73Y75         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    -0.082 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_1/O[2]
                         net (fo=3, routed)           0.818     0.736    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_1_n_5
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.302     1.038 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_2/O
                         net (fo=1, routed)           0.000     1.038    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_2_n_0
    SLICE_X72Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.439 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.439    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_n_0
    SLICE_X72Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.661 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry__0/O[0]
                         net (fo=72, routed)          3.243     4.904    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry__0_n_7
    SLICE_X57Y70         LUT5 (Prop_lut5_I1_O)        0.299     5.203 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[11]_i_7/O
                         net (fo=2, routed)           1.134     6.337    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[11]_i_7_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124     6.461 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[11]_i_2/O
                         net (fo=2, routed)           1.186     7.647    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[11]_i_2_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.771 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[7]_i_1/O
                         net (fo=1, routed)           0.000     7.771    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[7]_i_1_n_0
    SLICE_X62Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.496    37.065    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_bili_wr
    SLICE_X62Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[7]/C
                         clock pessimism              0.489    37.553    
                         clock uncertainty           -0.102    37.451    
    SLICE_X62Y76         FDRE (Setup_fdre_C_D)        0.079    37.530    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[7]
  -------------------------------------------------------------------
                         required time                         37.530    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                 29.759    

Slack (MET) :             29.899ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.059ns  (logic 2.829ns (28.124%)  route 7.230ns (71.876%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 37.067 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.613    -2.408    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_bili_wr
    SLICE_X69Y74         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.952 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/i_reg[1]/Q
                         net (fo=4, routed)           1.200    -0.753    design_1_i/BILINEAR_INTERPOLATI_0/U0/i_reg[1]
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.124    -0.629 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_9/O
                         net (fo=1, routed)           0.000    -0.629    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_9_n_0
    SLICE_X73Y75         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    -0.082 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_1/O[2]
                         net (fo=3, routed)           0.818     0.736    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_1_n_5
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.302     1.038 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_2/O
                         net (fo=1, routed)           0.000     1.038    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_2_n_0
    SLICE_X72Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.439 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.439    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_n_0
    SLICE_X72Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.661 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry__0/O[0]
                         net (fo=72, routed)          2.943     4.604    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry__0_n_7
    SLICE_X63Y77         LUT5 (Prop_lut5_I1_O)        0.327     4.931 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[0]_i_3/O
                         net (fo=1, routed)           1.443     6.374    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[0]_i_3_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.326     6.700 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[0]_i_2/O
                         net (fo=1, routed)           0.826     7.527    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[0]_i_2_n_0
    SLICE_X70Y72         LUT6 (Prop_lut6_I1_O)        0.124     7.651 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[0]_i_1/O
                         net (fo=1, routed)           0.000     7.651    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[0]_i_1_n_0
    SLICE_X70Y72         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.498    37.067    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_bili_wr
    SLICE_X70Y72         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[0]/C
                         clock pessimism              0.506    37.573    
                         clock uncertainty           -0.102    37.470    
    SLICE_X70Y72         FDRE (Setup_fdre_C_D)        0.079    37.549    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[0]
  -------------------------------------------------------------------
                         required time                         37.549    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                 29.899    

Slack (MET) :             29.904ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.020ns  (logic 4.300ns (42.916%)  route 5.720ns (57.084%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 37.069 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.615    -2.406    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X56Y68         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.518    -1.888 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/Q
                         net (fo=13, routed)          2.762     0.874    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[1]
    SLICE_X64Y69         LUT2 (Prop_lut2_I1_O)        0.124     0.998 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_i_3/O
                         net (fo=1, routed)           0.000     0.998    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_i_3_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.548 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.882 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0/O[1]
                         net (fo=5, routed)           1.003     2.884    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_n_6
    SLICE_X67Y70         LUT2 (Prop_lut2_I1_O)        0.303     3.187 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.187    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_3_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.827 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0/O[3]
                         net (fo=2, routed)           0.835     4.662    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_n_4
    SLICE_X68Y70         LUT1 (Prop_lut1_I0_O)        0.306     4.968 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_8/O
                         net (fo=1, routed)           0.000     4.968    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_8_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.366 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.366    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_6_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.588 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_6/O[0]
                         net (fo=1, routed)           1.120     6.708    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_6_n_7
    SLICE_X71Y71         LUT4 (Prop_lut4_I2_O)        0.299     7.007 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_5/O
                         net (fo=1, routed)           0.000     7.007    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_5_n_0
    SLICE_X71Y71         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.613 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.613    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1_n_4
    SLICE_X71Y71         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.500    37.069    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X71Y71         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]/C
                         clock pessimism              0.489    37.557    
                         clock uncertainty           -0.102    37.455    
    SLICE_X71Y71         FDRE (Setup_fdre_C_D)        0.062    37.517    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]
  -------------------------------------------------------------------
                         required time                         37.517    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                 29.904    

Slack (MET) :             29.931ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.961ns  (logic 2.599ns (26.093%)  route 7.362ns (73.907%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 37.068 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.613    -2.408    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_bili_wr
    SLICE_X69Y74         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.952 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/i_reg[1]/Q
                         net (fo=4, routed)           1.200    -0.753    design_1_i/BILINEAR_INTERPOLATI_0/U0/i_reg[1]
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.124    -0.629 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_9/O
                         net (fo=1, routed)           0.000    -0.629    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_9_n_0
    SLICE_X73Y75         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    -0.082 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_1/O[2]
                         net (fo=3, routed)           0.818     0.736    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_1_n_5
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.302     1.038 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_2/O
                         net (fo=1, routed)           0.000     1.038    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_2_n_0
    SLICE_X72Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.439 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.439    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_n_0
    SLICE_X72Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.661 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry__0/O[0]
                         net (fo=72, routed)          3.365     5.026    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry__0_n_7
    SLICE_X58Y74         LUT5 (Prop_lut5_I1_O)        0.299     5.325 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[10]_i_14/O
                         net (fo=2, routed)           1.033     6.358    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[10]_i_14_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124     6.482 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[10]_i_4/O
                         net (fo=1, routed)           0.946     7.428    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[10]_i_4_n_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.552 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[10]_i_1/O
                         net (fo=1, routed)           0.000     7.552    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[10]_i_1_n_0
    SLICE_X61Y68         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.499    37.068    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_bili_wr
    SLICE_X61Y68         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[10]/C
                         clock pessimism              0.489    37.556    
                         clock uncertainty           -0.102    37.454    
    SLICE_X61Y68         FDRE (Setup_fdre_C_D)        0.029    37.483    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[10]
  -------------------------------------------------------------------
                         required time                         37.483    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                 29.931    

Slack (MET) :             29.931ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.962ns  (logic 2.599ns (26.088%)  route 7.363ns (73.912%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 37.068 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.613    -2.408    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_bili_wr
    SLICE_X69Y74         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.952 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/i_reg[1]/Q
                         net (fo=4, routed)           1.200    -0.753    design_1_i/BILINEAR_INTERPOLATI_0/U0/i_reg[1]
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.124    -0.629 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_9/O
                         net (fo=1, routed)           0.000    -0.629    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_9_n_0
    SLICE_X73Y75         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    -0.082 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_1/O[2]
                         net (fo=3, routed)           0.818     0.736    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_1_n_5
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.302     1.038 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_2/O
                         net (fo=1, routed)           0.000     1.038    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_2_n_0
    SLICE_X72Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.439 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.439    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_n_0
    SLICE_X72Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.661 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry__0/O[0]
                         net (fo=72, routed)          3.081     4.742    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry__0_n_7
    SLICE_X57Y75         LUT5 (Prop_lut5_I1_O)        0.299     5.041 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[10]_i_9/O
                         net (fo=2, routed)           1.044     6.086    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[10]_i_9_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I1_O)        0.124     6.210 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[2]_i_2/O
                         net (fo=1, routed)           1.220     7.430    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[2]_i_2_n_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.554 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[2]_i_1/O
                         net (fo=1, routed)           0.000     7.554    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[2]_i_1_n_0
    SLICE_X61Y68         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.499    37.068    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_bili_wr
    SLICE_X61Y68         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[2]/C
                         clock pessimism              0.489    37.556    
                         clock uncertainty           -0.102    37.454    
    SLICE_X61Y68         FDRE (Setup_fdre_C_D)        0.031    37.485    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[2]
  -------------------------------------------------------------------
                         required time                         37.485    
                         arrival time                          -7.554    
  -------------------------------------------------------------------
                         slack                                 29.931    

Slack (MET) :             29.944ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.993ns  (logic 2.599ns (26.008%)  route 7.394ns (73.992%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 37.065 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.613    -2.408    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_bili_wr
    SLICE_X69Y74         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.952 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/i_reg[1]/Q
                         net (fo=4, routed)           1.200    -0.753    design_1_i/BILINEAR_INTERPOLATI_0/U0/i_reg[1]
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.124    -0.629 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_9/O
                         net (fo=1, routed)           0.000    -0.629    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_9_n_0
    SLICE_X73Y75         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    -0.082 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_1/O[2]
                         net (fo=3, routed)           0.818     0.736    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_1_n_5
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.302     1.038 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_2/O
                         net (fo=1, routed)           0.000     1.038    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_2_n_0
    SLICE_X72Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.439 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.439    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_n_0
    SLICE_X72Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.661 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry__0/O[0]
                         net (fo=72, routed)          3.243     4.904    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry__0_n_7
    SLICE_X57Y70         LUT5 (Prop_lut5_I1_O)        0.299     5.203 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[11]_i_7/O
                         net (fo=2, routed)           1.134     6.337    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[11]_i_7_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124     6.461 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[11]_i_2/O
                         net (fo=2, routed)           1.000     7.461    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[11]_i_2_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.585 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[11]_i_1/O
                         net (fo=1, routed)           0.000     7.585    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[11]_i_1_n_0
    SLICE_X62Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.496    37.065    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_bili_wr
    SLICE_X62Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[11]/C
                         clock pessimism              0.489    37.553    
                         clock uncertainty           -0.102    37.451    
    SLICE_X62Y76         FDRE (Setup_fdre_C_D)        0.077    37.528    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[11]
  -------------------------------------------------------------------
                         required time                         37.528    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                 29.944    

Slack (MET) :             29.963ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[165]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.961ns  (logic 4.241ns (42.578%)  route 5.720ns (57.422%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 37.069 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.615    -2.406    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X56Y68         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.518    -1.888 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/Q
                         net (fo=13, routed)          2.762     0.874    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[1]
    SLICE_X64Y69         LUT2 (Prop_lut2_I1_O)        0.124     0.998 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_i_3/O
                         net (fo=1, routed)           0.000     0.998    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_i_3_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.548 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.882 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0/O[1]
                         net (fo=5, routed)           1.003     2.884    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_n_6
    SLICE_X67Y70         LUT2 (Prop_lut2_I1_O)        0.303     3.187 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.187    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_3_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.827 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0/O[3]
                         net (fo=2, routed)           0.835     4.662    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_n_4
    SLICE_X68Y70         LUT1 (Prop_lut1_I0_O)        0.306     4.968 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_8/O
                         net (fo=1, routed)           0.000     4.968    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_8_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.366 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.366    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_6_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.588 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_6/O[0]
                         net (fo=1, routed)           1.120     6.708    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_6_n_7
    SLICE_X71Y71         LUT4 (Prop_lut4_I2_O)        0.299     7.007 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_5/O
                         net (fo=1, routed)           0.000     7.007    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_5_n_0
    SLICE_X71Y71         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.554 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.554    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1_n_5
    SLICE_X71Y71         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[165]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.500    37.069    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X71Y71         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[165]/C
                         clock pessimism              0.489    37.557    
                         clock uncertainty           -0.102    37.455    
    SLICE_X71Y71         FDRE (Setup_fdre_C_D)        0.062    37.517    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[165]
  -------------------------------------------------------------------
                         required time                         37.517    
                         arrival time                          -7.554    
  -------------------------------------------------------------------
                         slack                                 29.963    

Slack (MET) :             30.008ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.886ns  (logic 2.599ns (26.291%)  route 7.287ns (73.709%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 37.068 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.613    -2.408    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_bili_wr
    SLICE_X69Y74         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.952 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/i_reg[1]/Q
                         net (fo=4, routed)           1.200    -0.753    design_1_i/BILINEAR_INTERPOLATI_0/U0/i_reg[1]
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.124    -0.629 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_9/O
                         net (fo=1, routed)           0.000    -0.629    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_9_n_0
    SLICE_X73Y75         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    -0.082 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_1/O[2]
                         net (fo=3, routed)           0.818     0.736    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_1_n_5
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.302     1.038 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_2/O
                         net (fo=1, routed)           0.000     1.038    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_i_2_n_0
    SLICE_X72Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.439 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.439    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry_n_0
    SLICE_X72Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.661 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry__0/O[0]
                         net (fo=72, routed)          3.081     4.742    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out1_carry__0_n_7
    SLICE_X57Y75         LUT5 (Prop_lut5_I1_O)        0.299     5.041 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[10]_i_9/O
                         net (fo=2, routed)           1.042     6.084    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[10]_i_9_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I5_O)        0.124     6.208 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[10]_i_2/O
                         net (fo=2, routed)           1.145     7.353    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[10]_i_2_n_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.477 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[6]_i_1/O
                         net (fo=1, routed)           0.000     7.477    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[6]_i_1_n_0
    SLICE_X61Y68         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.499    37.068    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_bili_wr
    SLICE_X61Y68         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[6]/C
                         clock pessimism              0.489    37.556    
                         clock uncertainty           -0.102    37.454    
    SLICE_X61Y68         FDRE (Setup_fdre_C_D)        0.031    37.485    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[6]
  -------------------------------------------------------------------
                         required time                         37.485    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                 30.008    

Slack (MET) :             30.086ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[164]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.838ns  (logic 4.118ns (41.860%)  route 5.720ns (58.140%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 37.069 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.615    -2.406    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X56Y68         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.518    -1.888 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/Q
                         net (fo=13, routed)          2.762     0.874    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[1]
    SLICE_X64Y69         LUT2 (Prop_lut2_I1_O)        0.124     0.998 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_i_3/O
                         net (fo=1, routed)           0.000     0.998    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_i_3_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.548 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.882 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0/O[1]
                         net (fo=5, routed)           1.003     2.884    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_n_6
    SLICE_X67Y70         LUT2 (Prop_lut2_I1_O)        0.303     3.187 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.187    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_3_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.827 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0/O[3]
                         net (fo=2, routed)           0.835     4.662    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_n_4
    SLICE_X68Y70         LUT1 (Prop_lut1_I0_O)        0.306     4.968 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_8/O
                         net (fo=1, routed)           0.000     4.968    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_8_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.366 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.366    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_6_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.588 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_6/O[0]
                         net (fo=1, routed)           1.120     6.708    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_6_n_7
    SLICE_X71Y71         LUT4 (Prop_lut4_I2_O)        0.299     7.007 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_5/O
                         net (fo=1, routed)           0.000     7.007    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_5_n_0
    SLICE_X71Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.431 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.431    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1_n_6
    SLICE_X71Y71         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[164]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.500    37.069    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X71Y71         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[164]/C
                         clock pessimism              0.489    37.557    
                         clock uncertainty           -0.102    37.455    
    SLICE_X71Y71         FDRE (Setup_fdre_C_D)        0.062    37.517    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[164]
  -------------------------------------------------------------------
                         required time                         37.517    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                 30.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.560    -0.854    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X67Y69         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[36]/Q
                         net (fo=1, routed)           0.087    -0.626    design_1_i/BILINEAR_INTERPOLATI_0/U0/p_0_in[0]
    SLICE_X66Y69         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.830    -1.281    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X66Y69         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/C
                         clock pessimism              0.440    -0.841    
    SLICE_X66Y69         FDRE (Hold_fdre_C_D)         0.085    -0.756    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]
  -------------------------------------------------------------------
                         required time                          0.756    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111104]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.254%)  route 0.119ns (45.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.558    -0.856    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X63Y78         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111104]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111104]__0/Q
                         net (fo=1, routed)           0.119    -0.596    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111104]__0_n_0
    SLICE_X64Y78         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.828    -1.283    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X64Y78         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]__0/C
                         clock pessimism              0.463    -0.820    
    SLICE_X64Y78         FDRE (Hold_fdre_C_D)         0.066    -0.754    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]__0
  -------------------------------------------------------------------
                         required time                          0.754    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111103]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[8]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.558    -0.856    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X67Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111103]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111103]__0/Q
                         net (fo=1, routed)           0.100    -0.615    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111103]__0_n_0
    SLICE_X65Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[8]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.827    -1.284    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X65Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[8]__0/C
                         clock pessimism              0.441    -0.843    
    SLICE_X65Y77         FDRE (Hold_fdre_C_D)         0.066    -0.777    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[8]__0
  -------------------------------------------------------------------
                         required time                          0.777    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111109]__1/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.326%)  route 0.123ns (46.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.558    -0.856    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X59Y69         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111109]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111109]__1/Q
                         net (fo=1, routed)           0.123    -0.591    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111109]__1_n_0
    SLICE_X60Y69         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.827    -1.284    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X60Y69         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[2]__0/C
                         clock pessimism              0.442    -0.842    
    SLICE_X60Y69         FDRE (Hold_fdre_C_D)         0.083    -0.759    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[2]__0
  -------------------------------------------------------------------
                         required time                          0.759    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111104]__1/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.893%)  route 0.131ns (48.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.558    -0.856    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X65Y78         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[7]/Q
                         net (fo=3, routed)           0.131    -0.584    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg_n_0_[7]
    SLICE_X63Y78         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111104]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.827    -1.284    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X63Y78         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111104]__1/C
                         clock pessimism              0.463    -0.821    
    SLICE_X63Y78         FDRE (Hold_fdre_C_D)         0.066    -0.755    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111104]__1
  -------------------------------------------------------------------
                         required time                          0.755    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111110]__1/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[1]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.557    -0.857    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X55Y68         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111110]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.716 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111110]__1/Q
                         net (fo=1, routed)           0.117    -0.599    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111110]__1_n_0
    SLICE_X56Y68         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.826    -1.285    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X56Y68         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[1]__0/C
                         clock pessimism              0.463    -0.822    
    SLICE_X56Y68         FDRE (Hold_fdre_C_D)         0.052    -0.770    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[1]__0
  -------------------------------------------------------------------
                         required time                          0.770    
                         arrival time                          -0.599    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111103]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[8]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.558    -0.856    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X65Y78         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111103]/Q
                         net (fo=1, routed)           0.116    -0.599    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-_n_0_1111111103]
    SLICE_X64Y78         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[8]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.828    -1.283    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X64Y78         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[8]__0/C
                         clock pessimism              0.440    -0.843    
    SLICE_X64Y78         FDRE (Hold_fdre_C_D)         0.070    -0.773    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[8]__0
  -------------------------------------------------------------------
                         required time                          0.773    
                         arrival time                          -0.599    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.605    -0.809    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y91         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.668 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.120    -0.548    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[10]
    SLICE_X83Y89         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.876    -1.235    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y89         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/C
                         clock pessimism              0.441    -0.794    
    SLICE_X83Y89         FDRE (Hold_fdre_C_D)         0.070    -0.724    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111104]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[7]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.081%)  route 0.100ns (37.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.554    -0.860    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X60Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.696 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111104]/Q
                         net (fo=1, routed)           0.100    -0.596    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-_n_0_1111111104]
    SLICE_X58Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[7]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.822    -1.289    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X58Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[7]__0/C
                         clock pessimism              0.442    -0.847    
    SLICE_X58Y76         FDRE (Hold_fdre_C_D)         0.075    -0.772    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[7]__0
  -------------------------------------------------------------------
                         required time                          0.772    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.714%)  route 0.122ns (46.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.558    -0.856    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X65Y78         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[20]/Q
                         net (fo=3, routed)           0.122    -0.593    design_1_i/BILINEAR_INTERPOLATI_0/U0/A[8]
    SLICE_X67Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.827    -1.284    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X67Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[32]/C
                         clock pessimism              0.441    -0.843    
    SLICE_X67Y77         FDRE (Hold_fdre_C_D)         0.070    -0.773    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[32]
  -------------------------------------------------------------------
                         required time                          0.773    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X3Y38     design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.000      37.846     DSP48_X2Y23      design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.000      37.846     DSP48_X2Y27      design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X66Y69     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y69     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X68Y76     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X71Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X71Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y69     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y69     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[2]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y75     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y75     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y71     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y71     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[4]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y69     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y72     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y75     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y75     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y69     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y69     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y69     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y69     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y76     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y76     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X71Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X71Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X71Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X71Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_design_1_clk_wiz_0_0
  To Clock:  clk_bili_wr_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.271ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.229ns  (logic 0.558ns (3.438%)  route 15.671ns (96.562%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.259ns = ( 19.741 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.222ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.800    -2.222    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_bili_wr
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434    -1.788 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/P[11]
                         net (fo=1, routed)           2.704     0.916    design_1_i/BRAM_MUX_0/U0/bili_address_write[11]
    SLICE_X70Y66         LUT4 (Prop_lut4_I1_O)        0.124     1.040 r  design_1_i/BRAM_MUX_0/U0/addr_bram_full[11]_INST_0/O
                         net (fo=104, routed)        12.968    14.007    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y35         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.631    17.199    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.299 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    17.937    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.028 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.713    19.741    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    20.066    
                         clock uncertainty           -0.222    19.844    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    19.278    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.278    
                         arrival time                         -14.007    
  -------------------------------------------------------------------
                         slack                                  5.271    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.891ns  (logic 0.558ns (3.511%)  route 15.333ns (96.489%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.265ns = ( 19.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.222ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.800    -2.222    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_bili_wr
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434    -1.788 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/P[11]
                         net (fo=1, routed)           2.704     0.916    design_1_i/BRAM_MUX_0/U0/bili_address_write[11]
    SLICE_X70Y66         LUT4 (Prop_lut4_I1_O)        0.124     1.040 r  design_1_i/BRAM_MUX_0/U0/addr_bram_full[11]_INST_0/O
                         net (fo=104, routed)        12.630    13.669    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y34         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.631    17.199    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.299 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    17.937    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.028 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.707    19.735    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    20.060    
                         clock uncertainty           -0.222    19.838    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    19.272    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.272    
                         arrival time                         -13.669    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.838ns  (logic 0.558ns (3.523%)  route 15.280ns (96.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.265ns = ( 19.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.222ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.800    -2.222    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_bili_wr
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434    -1.788 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/P[1]
                         net (fo=1, routed)           2.737     0.949    design_1_i/BRAM_MUX_0/U0/bili_address_write[1]
    SLICE_X64Y64         LUT4 (Prop_lut4_I1_O)        0.124     1.073 r  design_1_i/BRAM_MUX_0/U0/addr_bram_full[1]_INST_0/O
                         net (fo=104, routed)        12.543    13.616    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y34         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.631    17.199    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.299 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    17.937    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.028 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.707    19.735    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    20.060    
                         clock uncertainty           -0.222    19.838    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    19.272    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.272    
                         arrival time                         -13.616    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.947ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.553ns  (logic 0.558ns (3.588%)  route 14.995ns (96.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.259ns = ( 19.741 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.222ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.800    -2.222    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_bili_wr
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434    -1.788 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/P[11]
                         net (fo=1, routed)           2.704     0.916    design_1_i/BRAM_MUX_0/U0/bili_address_write[11]
    SLICE_X70Y66         LUT4 (Prop_lut4_I1_O)        0.124     1.040 r  design_1_i/BRAM_MUX_0/U0/addr_bram_full[11]_INST_0/O
                         net (fo=104, routed)        12.292    13.331    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y33         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.631    17.199    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.299 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    17.937    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.028 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.713    19.741    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    20.066    
                         clock uncertainty           -0.222    19.844    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    19.278    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.278    
                         arrival time                         -13.331    
  -------------------------------------------------------------------
                         slack                                  5.947    

Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.500ns  (logic 0.558ns (3.600%)  route 14.942ns (96.400%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.259ns = ( 19.741 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.222ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.800    -2.222    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_bili_wr
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434    -1.788 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/P[1]
                         net (fo=1, routed)           2.737     0.949    design_1_i/BRAM_MUX_0/U0/bili_address_write[1]
    SLICE_X64Y64         LUT4 (Prop_lut4_I1_O)        0.124     1.073 r  design_1_i/BRAM_MUX_0/U0/addr_bram_full[1]_INST_0/O
                         net (fo=104, routed)        12.205    13.278    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y33         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.631    17.199    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.299 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    17.937    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.028 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.713    19.741    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    20.066    
                         clock uncertainty           -0.222    19.844    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    19.278    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.278    
                         arrival time                         -13.278    
  -------------------------------------------------------------------
                         slack                                  6.000    

Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 0.558ns (3.626%)  route 14.830ns (96.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.259ns = ( 19.741 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.222ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.800    -2.222    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_bili_wr
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434    -1.788 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/P[1]
                         net (fo=1, routed)           2.737     0.949    design_1_i/BRAM_MUX_0/U0/bili_address_write[1]
    SLICE_X64Y64         LUT4 (Prop_lut4_I1_O)        0.124     1.073 r  design_1_i/BRAM_MUX_0/U0/addr_bram_full[1]_INST_0/O
                         net (fo=104, routed)        12.093    13.166    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y35         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.631    17.199    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.299 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    17.937    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.028 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.713    19.741    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    20.066    
                         clock uncertainty           -0.222    19.844    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    19.278    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.278    
                         arrival time                         -13.166    
  -------------------------------------------------------------------
                         slack                                  6.111    

Slack (MET) :             6.119ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.223ns  (logic 0.580ns (3.810%)  route 14.643ns (96.190%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.425ns = ( 19.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.620    -2.401    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_bili_wr
    SLICE_X69Y70         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.945 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[5]/Q
                         net (fo=1, routed)           2.177     0.231    design_1_i/BRAM_MUX_0/U0/bili_pixel_in[5]
    SLICE_X69Y68         LUT4 (Prop_lut4_I1_O)        0.124     0.355 r  design_1_i/BRAM_MUX_0/U0/data_bram_full[5]_INST_0/O
                         net (fo=75, routed)         12.466    12.821    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.631    17.199    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.299 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    17.937    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.028 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.547    19.575    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    19.899    
                         clock uncertainty           -0.222    19.677    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    18.940    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                         -12.821    
  -------------------------------------------------------------------
                         slack                                  6.119    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.173ns  (logic 0.642ns (4.231%)  route 14.531ns (95.769%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.425ns = ( 19.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.616    -2.405    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_bili_wr
    SLICE_X70Y72         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y72         FDRE (Prop_fdre_C_Q)         0.518    -1.887 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]/Q
                         net (fo=1, routed)           2.048     0.161    design_1_i/BRAM_MUX_0/U0/bili_pixel_in[8]
    SLICE_X70Y68         LUT4 (Prop_lut4_I1_O)        0.124     0.285 r  design_1_i/BRAM_MUX_0/U0/data_bram_full[8]_INST_0/O
                         net (fo=75, routed)         12.482    12.767    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.631    17.199    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.299 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    17.937    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.028 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.547    19.575    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    19.899    
                         clock uncertainty           -0.222    19.677    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    18.940    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                         -12.767    
  -------------------------------------------------------------------
                         slack                                  6.173    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.157ns  (logic 0.580ns (3.827%)  route 14.577ns (96.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.420ns = ( 19.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.620    -2.401    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_bili_wr
    SLICE_X69Y70         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.945 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[5]/Q
                         net (fo=1, routed)           2.177     0.231    design_1_i/BRAM_MUX_0/U0/bili_pixel_in[5]
    SLICE_X69Y68         LUT4 (Prop_lut4_I1_O)        0.124     0.355 r  design_1_i/BRAM_MUX_0/U0/data_bram_full[5]_INST_0/O
                         net (fo=75, routed)         12.400    12.755    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.631    17.199    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.299 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    17.937    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.028 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.552    19.580    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    19.904    
                         clock uncertainty           -0.222    19.682    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    18.945    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.945    
                         arrival time                         -12.755    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.056ns  (logic 0.580ns (3.852%)  route 14.476ns (96.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.425ns = ( 19.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.620    -2.401    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_bili_wr
    SLICE_X69Y70         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.945 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[5]/Q
                         net (fo=1, routed)           2.177     0.231    design_1_i/BRAM_MUX_0/U0/bili_pixel_in[5]
    SLICE_X69Y68         LUT4 (Prop_lut4_I1_O)        0.124     0.355 r  design_1_i/BRAM_MUX_0/U0/data_bram_full[5]_INST_0/O
                         net (fo=75, routed)         12.299    12.654    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.631    17.199    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.299 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    17.937    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.028 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.547    19.575    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    19.899    
                         clock uncertainty           -0.222    19.677    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    18.940    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                         -12.654    
  -------------------------------------------------------------------
                         slack                                  6.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.164ns (7.141%)  route 2.133ns (92.859%))
  Logic Levels:           0  
  Clock Path Skew:        1.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.084ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.562    -0.852    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X54Y89         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.688 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[14]/Q
                         net (fo=47, routed)          2.133     1.445    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.904    -1.207    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.151 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.852    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.823 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.906     0.084    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.745     0.828    
                         clock uncertainty            0.222     1.050    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.233    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.164ns (7.090%)  route 2.149ns (92.910%))
  Logic Levels:           0  
  Clock Path Skew:        1.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.059ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.561    -0.853    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X54Y87         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.689 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[6]/Q
                         net (fo=106, routed)         2.149     1.460    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.904    -1.207    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.151 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.852    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.823 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.882     0.059    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.745     0.804    
                         clock uncertainty            0.222     1.026    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.209    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.164ns (7.026%)  route 2.170ns (92.974%))
  Logic Levels:           0  
  Clock Path Skew:        1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.059ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.560    -0.854    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X54Y86         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.690 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[1]/Q
                         net (fo=106, routed)         2.170     1.480    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.904    -1.207    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.151 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.852    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.823 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.882     0.059    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.745     0.804    
                         clock uncertainty            0.222     1.026    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.209    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.164ns (7.043%)  route 2.165ns (92.957%))
  Logic Levels:           0  
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.054ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.561    -0.853    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X54Y87         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.689 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[4]/Q
                         net (fo=106, routed)         2.165     1.476    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y23         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.904    -1.207    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.151 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.852    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.823 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.877     0.054    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.745     0.799    
                         clock uncertainty            0.222     1.021    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.204    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.164ns (7.044%)  route 2.164ns (92.956%))
  Logic Levels:           0  
  Clock Path Skew:        1.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.049ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.560    -0.854    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X54Y86         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.690 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[3]/Q
                         net (fo=106, routed)         2.164     1.474    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y24         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.904    -1.207    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.151 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.852    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.823 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.872     0.049    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.745     0.794    
                         clock uncertainty            0.222     1.016    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.199    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.164ns (7.546%)  route 2.009ns (92.454%))
  Logic Levels:           0  
  Clock Path Skew:        1.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.013ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.562    -0.852    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X54Y89         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.688 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[12]/Q
                         net (fo=48, routed)          2.009     1.322    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[0]
    SLICE_X44Y93         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.904    -1.207    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.151 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.852    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.823 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.836     0.013    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y93         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.745     0.758    
                         clock uncertainty            0.222     0.980    
    SLICE_X44Y93         FDRE (Hold_fdre_C_D)         0.066     1.046    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.164ns (6.801%)  route 2.247ns (93.199%))
  Logic Levels:           0  
  Clock Path Skew:        1.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.127ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.562    -0.852    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X54Y89         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.688 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[12]/Q
                         net (fo=48, routed)          2.247     1.559    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.904    -1.207    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.151 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.852    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.823 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.949     0.127    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.745     0.871    
                         clock uncertainty            0.222     1.093    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.276    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.164ns (6.977%)  route 2.187ns (93.023%))
  Logic Levels:           0  
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.560    -0.854    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X54Y86         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.690 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[1]/Q
                         net (fo=106, routed)         2.187     1.497    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X1Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.904    -1.207    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.151 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.852    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.823 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.879     0.057    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.745     0.801    
                         clock uncertainty            0.222     1.023    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.206    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.164ns (6.962%)  route 2.192ns (93.038%))
  Logic Levels:           0  
  Clock Path Skew:        1.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.055ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.562    -0.852    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X54Y88         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.688 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[10]/Q
                         net (fo=106, routed)         2.192     1.504    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.904    -1.207    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.151 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.852    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.823 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.877     0.055    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.745     0.799    
                         clock uncertainty            0.222     1.021    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.204    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.164ns (6.951%)  route 2.195ns (93.049%))
  Logic Levels:           0  
  Clock Path Skew:        1.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.052ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.562    -0.852    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X54Y88         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.688 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[9]/Q
                         net (fo=106, routed)         2.195     1.508    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y17         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.904    -1.207    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.151 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.852    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.823 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.874     0.052    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.745     0.796    
                         clock uncertainty            0.222     1.018    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.201    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.306    





---------------------------------------------------------------------------------------------------
From Clock:  clk_bili_wr_design_1_clk_wiz_0_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.646ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        10.233ns  (logic 2.003ns (19.574%)  route 8.230ns (80.426%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 37.080 - 40.000 ) 
    Source Clock Delay      (SCD):    0.335ns = ( 20.335 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233    21.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    15.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.784    17.762    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    17.886 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    18.606    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.702 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.633    20.335    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X45Y93         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456    20.791 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=171, routed)         4.060    24.851    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y166        LUT6 (Prop_lut6_I4_O)        0.124    24.975 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    24.975    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_24_n_0
    SLICE_X62Y166        MUXF7 (Prop_muxf7_I1_O)      0.247    25.222 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    25.222    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_11_n_0
    SLICE_X62Y166        MUXF8 (Prop_muxf8_I0_O)      0.098    25.320 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4/O
                         net (fo=1, routed)           2.475    27.795    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_n_0
    SLICE_X65Y110        LUT6 (Prop_lut6_I1_O)        0.319    28.114 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    28.114    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X65Y110        MUXF7 (Prop_muxf7_I0_O)      0.212    28.326 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           1.101    29.427    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[3]
    SLICE_X65Y92         LUT4 (Prop_lut4_I3_O)        0.299    29.726 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           0.300    30.026    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[3]
    SLICE_X63Y92         LUT5 (Prop_lut5_I0_O)        0.124    30.150 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[3]_i_7/O
                         net (fo=1, routed)           0.294    30.444    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[3]_i_7_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I5_O)        0.124    30.568 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    30.568    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]_0[3]
    SLICE_X63Y93         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.511    37.080    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X63Y93         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/C
                         clock pessimism              0.325    37.404    
                         clock uncertainty           -0.222    37.182    
    SLICE_X63Y93         FDRE (Setup_fdre_C_D)        0.032    37.214    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         37.214    
                         arrival time                         -30.568    
  -------------------------------------------------------------------
                         slack                                  6.646    

Slack (MET) :             6.990ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        9.888ns  (logic 1.880ns (19.012%)  route 8.008ns (80.988%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 37.080 - 40.000 ) 
    Source Clock Delay      (SCD):    0.335ns = ( 20.335 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233    21.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    15.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.784    17.762    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    17.886 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    18.606    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.702 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.633    20.335    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y93         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.456    20.791 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         3.869    24.660    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X64Y168        LUT6 (Prop_lut6_I2_O)        0.124    24.784 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    24.784    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_24_n_0
    SLICE_X64Y168        MUXF7 (Prop_muxf7_I1_O)      0.245    25.029 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    25.029    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_11_n_0
    SLICE_X64Y168        MUXF8 (Prop_muxf8_I0_O)      0.104    25.133 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           2.392    27.525    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X64Y113        LUT6 (Prop_lut6_I1_O)        0.316    27.841 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    27.841    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X64Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    28.053 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           1.152    29.205    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[10]
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.299    29.504 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[10]_INST_0/O
                         net (fo=1, routed)           0.596    30.099    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[10]
    SLICE_X64Y91         LUT6 (Prop_lut6_I4_O)        0.124    30.223 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[2]_i_1/O
                         net (fo=1, routed)           0.000    30.223    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/D[2]
    SLICE_X64Y91         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.511    37.080    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X64Y91         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]/C
                         clock pessimism              0.325    37.404    
                         clock uncertainty           -0.222    37.182    
    SLICE_X64Y91         FDRE (Setup_fdre_C_D)        0.031    37.213    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]
  -------------------------------------------------------------------
                         required time                         37.213    
                         arrival time                         -30.223    
  -------------------------------------------------------------------
                         slack                                  6.990    

Slack (MET) :             7.051ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        9.827ns  (logic 1.873ns (19.061%)  route 7.954ns (80.939%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 37.080 - 40.000 ) 
    Source Clock Delay      (SCD):    0.335ns = ( 20.335 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233    21.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    15.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.784    17.762    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    17.886 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    18.606    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.702 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.633    20.335    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y93         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.456    20.791 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         4.075    24.866    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X63Y167        LUT6 (Prop_lut6_I2_O)        0.124    24.990 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    24.990    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_23_n_0
    SLICE_X63Y167        MUXF7 (Prop_muxf7_I0_O)      0.238    25.228 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    25.228    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_11_n_0
    SLICE_X63Y167        MUXF8 (Prop_muxf8_I0_O)      0.104    25.332 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_4/O
                         net (fo=1, routed)           2.627    27.959    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_4_n_0
    SLICE_X65Y111        LUT6 (Prop_lut6_I1_O)        0.316    28.275 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    28.275    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X65Y111        MUXF7 (Prop_muxf7_I0_O)      0.212    28.487 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=1, routed)           1.100    29.587    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[11]
    SLICE_X65Y91         LUT4 (Prop_lut4_I3_O)        0.299    29.886 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[11]_INST_0/O
                         net (fo=1, routed)           0.151    30.038    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[11]
    SLICE_X65Y91         LUT6 (Prop_lut6_I0_O)        0.124    30.162 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_3/O
                         net (fo=1, routed)           0.000    30.162    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/D[3]
    SLICE_X65Y91         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.511    37.080    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X65Y91         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]/C
                         clock pessimism              0.325    37.404    
                         clock uncertainty           -0.222    37.182    
    SLICE_X65Y91         FDRE (Setup_fdre_C_D)        0.031    37.213    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]
  -------------------------------------------------------------------
                         required time                         37.213    
                         arrival time                         -30.162    
  -------------------------------------------------------------------
                         slack                                  7.051    

Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        9.779ns  (logic 1.861ns (19.030%)  route 7.918ns (80.970%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 37.080 - 40.000 ) 
    Source Clock Delay      (SCD):    0.335ns = ( 20.335 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233    21.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    15.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.784    17.762    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    17.886 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    18.606    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.702 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.633    20.335    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y93         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.456    20.791 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         4.051    24.842    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X62Y168        LUT6 (Prop_lut6_I2_O)        0.124    24.966 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_26/O
                         net (fo=1, routed)           0.000    24.966    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_26_n_0
    SLICE_X62Y168        MUXF7 (Prop_muxf7_I1_O)      0.214    25.180 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    25.180    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_12_n_0
    SLICE_X62Y168        MUXF8 (Prop_muxf8_I1_O)      0.088    25.268 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4/O
                         net (fo=1, routed)           2.319    27.587    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4_n_0
    SLICE_X64Y113        LUT6 (Prop_lut6_I1_O)        0.319    27.906 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    27.906    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X64Y113        MUXF7 (Prop_muxf7_I0_O)      0.238    28.144 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.065    29.209    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[6]
    SLICE_X64Y92         LUT4 (Prop_lut4_I3_O)        0.298    29.507 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[6]_INST_0/O
                         net (fo=1, routed)           0.484    29.990    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[6]
    SLICE_X65Y92         LUT6 (Prop_lut6_I4_O)        0.124    30.114 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_green[2]_i_1/O
                         net (fo=1, routed)           0.000    30.114    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]_0[2]
    SLICE_X65Y92         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.511    37.080    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X65Y92         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/C
                         clock pessimism              0.325    37.404    
                         clock uncertainty           -0.222    37.182    
    SLICE_X65Y92         FDRE (Setup_fdre_C_D)        0.029    37.211    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]
  -------------------------------------------------------------------
                         required time                         37.211    
                         arrival time                         -30.114    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.112ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        9.764ns  (logic 1.837ns (18.815%)  route 7.927ns (81.185%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 37.080 - 40.000 ) 
    Source Clock Delay      (SCD):    0.335ns = ( 20.335 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233    21.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    15.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.784    17.762    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    17.886 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    18.606    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.702 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.633    20.335    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X45Y93         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456    20.791 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=171, routed)         3.866    24.657    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X64Y166        LUT6 (Prop_lut6_I4_O)        0.124    24.781 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_25/O
                         net (fo=1, routed)           0.000    24.781    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_25_n_0
    SLICE_X64Y166        MUXF7 (Prop_muxf7_I0_O)      0.212    24.993 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    24.993    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X64Y166        MUXF8 (Prop_muxf8_I1_O)      0.094    25.087 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           2.532    27.619    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X64Y110        LUT6 (Prop_lut6_I1_O)        0.316    27.935 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    27.935    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X64Y110        MUXF7 (Prop_muxf7_I0_O)      0.212    28.147 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.111    29.259    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[5]
    SLICE_X64Y90         LUT4 (Prop_lut4_I3_O)        0.299    29.558 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[5]_INST_0/O
                         net (fo=1, routed)           0.417    29.975    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[5]
    SLICE_X64Y91         LUT6 (Prop_lut6_I4_O)        0.124    30.099 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_green[1]_i_1/O
                         net (fo=1, routed)           0.000    30.099    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]_0[1]
    SLICE_X64Y91         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.511    37.080    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X64Y91         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/C
                         clock pessimism              0.325    37.404    
                         clock uncertainty           -0.222    37.182    
    SLICE_X64Y91         FDRE (Setup_fdre_C_D)        0.029    37.211    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]
  -------------------------------------------------------------------
                         required time                         37.211    
                         arrival time                         -30.099    
  -------------------------------------------------------------------
                         slack                                  7.112    

Slack (MET) :             7.182ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        9.694ns  (logic 1.879ns (19.383%)  route 7.815ns (80.617%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 37.080 - 40.000 ) 
    Source Clock Delay      (SCD):    0.335ns = ( 20.335 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233    21.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    15.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.784    17.762    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    17.886 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    18.606    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.702 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.633    20.335    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y93         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.456    20.791 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         3.906    24.697    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X62Y167        LUT6 (Prop_lut6_I2_O)        0.124    24.821 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    24.821    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_24_n_0
    SLICE_X62Y167        MUXF7 (Prop_muxf7_I1_O)      0.247    25.068 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    25.068    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_11_n_0
    SLICE_X62Y167        MUXF8 (Prop_muxf8_I0_O)      0.098    25.166 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4/O
                         net (fo=1, routed)           2.427    27.593    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_n_0
    SLICE_X63Y113        LUT6 (Prop_lut6_I1_O)        0.319    27.912 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    27.912    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X63Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    28.124 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           1.174    29.298    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[4]
    SLICE_X63Y92         LUT4 (Prop_lut4_I3_O)        0.299    29.597 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           0.308    29.905    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[4]
    SLICE_X64Y92         LUT6 (Prop_lut6_I4_O)        0.124    30.029 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_green[0]_i_1/O
                         net (fo=1, routed)           0.000    30.029    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]_0[0]
    SLICE_X64Y92         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.511    37.080    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X64Y92         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/C
                         clock pessimism              0.325    37.404    
                         clock uncertainty           -0.222    37.182    
    SLICE_X64Y92         FDRE (Setup_fdre_C_D)        0.029    37.211    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]
  -------------------------------------------------------------------
                         required time                         37.211    
                         arrival time                         -30.029    
  -------------------------------------------------------------------
                         slack                                  7.182    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        9.567ns  (logic 1.837ns (19.202%)  route 7.730ns (80.798%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 37.080 - 40.000 ) 
    Source Clock Delay      (SCD):    0.335ns = ( 20.335 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233    21.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    15.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.784    17.762    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    17.886 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    18.606    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.702 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.633    20.335    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X45Y93         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456    20.791 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=171, routed)         4.932    25.723    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X73Y133        LUT6 (Prop_lut6_I4_O)        0.124    25.847 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_33/O
                         net (fo=1, routed)           0.000    25.847    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_33_n_0
    SLICE_X73Y133        MUXF7 (Prop_muxf7_I0_O)      0.212    26.059 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    26.059    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_16_n_0
    SLICE_X73Y133        MUXF8 (Prop_muxf8_I1_O)      0.094    26.153 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           1.217    27.370    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X65Y113        LUT6 (Prop_lut6_I5_O)        0.316    27.686 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    27.686    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1_n_0
    SLICE_X65Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    27.898 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=1, routed)           1.174    29.072    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[8]
    SLICE_X65Y92         LUT4 (Prop_lut4_I3_O)        0.299    29.371 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[8]_INST_0/O
                         net (fo=1, routed)           0.407    29.778    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[8]
    SLICE_X65Y92         LUT6 (Prop_lut6_I4_O)        0.124    29.902 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[0]_i_1/O
                         net (fo=1, routed)           0.000    29.902    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/D[0]
    SLICE_X65Y92         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.511    37.080    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X65Y92         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]/C
                         clock pessimism              0.325    37.404    
                         clock uncertainty           -0.222    37.182    
    SLICE_X65Y92         FDRE (Setup_fdre_C_D)        0.031    37.213    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]
  -------------------------------------------------------------------
                         required time                         37.213    
                         arrival time                         -29.902    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.312ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        9.564ns  (logic 1.861ns (19.458%)  route 7.703ns (80.542%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 37.080 - 40.000 ) 
    Source Clock Delay      (SCD):    0.335ns = ( 20.335 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233    21.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    15.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.784    17.762    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    17.886 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    18.606    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.702 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.633    20.335    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y93         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.456    20.791 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         3.904    24.695    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X62Y165        LUT6 (Prop_lut6_I2_O)        0.124    24.819 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_26/O
                         net (fo=1, routed)           0.000    24.819    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_26_n_0
    SLICE_X62Y165        MUXF7 (Prop_muxf7_I1_O)      0.214    25.033 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    25.033    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_12_n_0
    SLICE_X62Y165        MUXF8 (Prop_muxf8_I1_O)      0.088    25.121 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_4/O
                         net (fo=1, routed)           2.306    27.427    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_4_n_0
    SLICE_X65Y110        LUT6 (Prop_lut6_I1_O)        0.319    27.746 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    27.746    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1_n_0
    SLICE_X65Y110        MUXF7 (Prop_muxf7_I0_O)      0.238    27.984 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           1.091    29.074    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[9]
    SLICE_X65Y91         LUT4 (Prop_lut4_I3_O)        0.298    29.372 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[9]_INST_0/O
                         net (fo=1, routed)           0.403    29.775    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[9]
    SLICE_X65Y91         LUT6 (Prop_lut6_I4_O)        0.124    29.899 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[1]_i_1/O
                         net (fo=1, routed)           0.000    29.899    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/D[1]
    SLICE_X65Y91         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.511    37.080    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X65Y91         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]/C
                         clock pessimism              0.325    37.404    
                         clock uncertainty           -0.222    37.182    
    SLICE_X65Y91         FDRE (Setup_fdre_C_D)        0.029    37.211    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]
  -------------------------------------------------------------------
                         required time                         37.211    
                         arrival time                         -29.899    
  -------------------------------------------------------------------
                         slack                                  7.312    

Slack (MET) :             7.313ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        9.565ns  (logic 1.905ns (19.916%)  route 7.660ns (80.084%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 37.080 - 40.000 ) 
    Source Clock Delay      (SCD):    0.335ns = ( 20.335 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233    21.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    15.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.784    17.762    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    17.886 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    18.606    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.702 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.633    20.335    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X45Y93         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456    20.791 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=171, routed)         3.820    24.611    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X63Y166        LUT6 (Prop_lut6_I4_O)        0.124    24.735 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    24.735    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_24_n_0
    SLICE_X63Y166        MUXF7 (Prop_muxf7_I1_O)      0.245    24.980 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    24.980    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_11_n_0
    SLICE_X63Y166        MUXF8 (Prop_muxf8_I0_O)      0.104    25.084 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4/O
                         net (fo=1, routed)           2.248    27.332    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_n_0
    SLICE_X64Y110        LUT6 (Prop_lut6_I1_O)        0.316    27.648 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    27.648    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X64Y110        MUXF7 (Prop_muxf7_I0_O)      0.238    27.886 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           1.055    28.941    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[7]
    SLICE_X64Y92         LUT4 (Prop_lut4_I3_O)        0.298    29.239 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[7]_INST_0/O
                         net (fo=1, routed)           0.537    29.776    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[7]
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    29.900 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_green[3]_i_1/O
                         net (fo=1, routed)           0.000    29.900    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]_0[3]
    SLICE_X64Y92         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.511    37.080    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X64Y92         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/C
                         clock pessimism              0.325    37.404    
                         clock uncertainty           -0.222    37.182    
    SLICE_X64Y92         FDRE (Setup_fdre_C_D)        0.031    37.213    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]
  -------------------------------------------------------------------
                         required time                         37.213    
                         arrival time                         -29.900    
  -------------------------------------------------------------------
                         slack                                  7.313    

Slack (MET) :             7.563ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        9.086ns  (logic 2.331ns (25.655%)  route 6.755ns (74.345%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -3.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 37.080 - 40.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 20.564 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233    21.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    15.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.784    17.762    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    17.886 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    18.606    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.702 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.862    20.564    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028    21.592 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065    21.657    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.082 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.887    25.969    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_2[0]
    SLICE_X62Y47         LUT6 (Prop_lut6_I3_O)        0.124    26.093 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    26.093    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X62Y47         MUXF7 (Prop_muxf7_I0_O)      0.209    26.302 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           0.985    27.287    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[1]
    SLICE_X62Y65         LUT4 (Prop_lut4_I3_O)        0.297    27.584 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[1]_INST_0/O
                         net (fo=1, routed)           1.386    28.970    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[1]
    SLICE_X63Y92         LUT5 (Prop_lut5_I3_O)        0.124    29.094 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[1]_i_2/O
                         net (fo=1, routed)           0.432    29.526    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[1]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I5_O)        0.124    29.650 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[1]_i_1/O
                         net (fo=1, routed)           0.000    29.650    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]_0[1]
    SLICE_X63Y93         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         1.511    37.080    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X63Y93         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]/C
                         clock pessimism              0.325    37.404    
                         clock uncertainty           -0.222    37.182    
    SLICE_X63Y93         FDRE (Setup_fdre_C_D)        0.031    37.213    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         37.213    
                         arrival time                         -29.650    
  -------------------------------------------------------------------
                         slack                                  7.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.758ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.379ns (26.435%)  route 1.055ns (73.565%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    0.111ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.625    -0.789    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.744 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.478    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.452 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.563     0.111    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X57Y96         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDRE (Prop_fdre_C_Q)         0.141     0.252 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/Q
                         net (fo=12, routed)          0.569     0.821    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[6]
    SLICE_X65Y111        MUXF7 (Prop_muxf7_S_O)       0.085     0.906 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=1, routed)           0.435     1.341    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[11]
    SLICE_X65Y91         LUT4 (Prop_lut4_I3_O)        0.108     1.449 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[11]_INST_0/O
                         net (fo=1, routed)           0.050     1.500    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[11]
    SLICE_X65Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.545 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_3/O
                         net (fo=1, routed)           0.000     1.545    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/D[3]
    SLICE_X65Y91         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.839    -1.272    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X65Y91         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]/C
                         clock pessimism              0.745    -0.527    
                         clock uncertainty            0.222    -0.305    
    SLICE_X65Y91         FDRE (Hold_fdre_C_D)         0.092    -0.213    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.867ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.387ns (25.078%)  route 1.156ns (74.922%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    0.111ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.625    -0.789    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.744 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.478    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.452 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.563     0.111    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X57Y96         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDRE (Prop_fdre_C_Q)         0.141     0.252 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/Q
                         net (fo=12, routed)          0.566     0.818    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[6]
    SLICE_X64Y110        MUXF7 (Prop_muxf7_S_O)       0.093     0.911 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           0.412     1.323    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[7]
    SLICE_X64Y92         LUT4 (Prop_lut4_I3_O)        0.108     1.431 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[7]_INST_0/O
                         net (fo=1, routed)           0.178     1.609    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[7]
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.045     1.654 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.654    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]_0[3]
    SLICE_X64Y92         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.839    -1.272    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X64Y92         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/C
                         clock pessimism              0.745    -0.527    
                         clock uncertainty            0.222    -0.305    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.092    -0.213    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  1.867    

Slack (MET) :             1.900ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.512ns (33.258%)  route 1.027ns (66.742%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.625    -0.789    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.744 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.478    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.452 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.598     0.146    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.204     0.350 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           0.308     0.659    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_0[2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I0_O)        0.045     0.704 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.121     0.824    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_7_n_0
    SLICE_X64Y110        LUT5 (Prop_lut5_I1_O)        0.045     0.869 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.869    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X64Y110        MUXF7 (Prop_muxf7_I1_O)      0.065     0.934 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.446     1.381    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[5]
    SLICE_X64Y90         LUT4 (Prop_lut4_I3_O)        0.108     1.489 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[5]_INST_0/O
                         net (fo=1, routed)           0.152     1.641    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[5]
    SLICE_X64Y91         LUT6 (Prop_lut6_I4_O)        0.045     1.686 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.686    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]_0[1]
    SLICE_X64Y91         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.839    -1.272    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X64Y91         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/C
                         clock pessimism              0.745    -0.527    
                         clock uncertainty            0.222    -0.305    
    SLICE_X64Y91         FDRE (Hold_fdre_C_D)         0.091    -0.214    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.927ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.387ns (24.154%)  route 1.215ns (75.846%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    0.111ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.625    -0.789    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.744 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.478    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.452 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.563     0.111    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X57Y96         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDRE (Prop_fdre_C_Q)         0.141     0.252 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/Q
                         net (fo=12, routed)          0.638     0.890    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[6]
    SLICE_X65Y110        MUXF7 (Prop_muxf7_S_O)       0.093     0.983 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           0.440     1.422    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[9]
    SLICE_X65Y91         LUT4 (Prop_lut4_I3_O)        0.108     1.530 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[9]_INST_0/O
                         net (fo=1, routed)           0.138     1.668    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[9]
    SLICE_X65Y91         LUT6 (Prop_lut6_I4_O)        0.045     1.713 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.713    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/D[1]
    SLICE_X65Y91         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.839    -1.272    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X65Y91         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]/C
                         clock pessimism              0.745    -0.527    
                         clock uncertainty            0.222    -0.305    
    SLICE_X65Y91         FDRE (Hold_fdre_C_D)         0.091    -0.214    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             1.969ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.521ns (32.391%)  route 1.087ns (67.609%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.625    -0.789    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.744 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.478    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.452 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.598     0.146    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.204     0.350 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           0.364     0.714    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_0[3]
    SLICE_X68Y113        LUT6 (Prop_lut6_I0_O)        0.045     0.759 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.120     0.879    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X64Y113        LUT5 (Prop_lut5_I1_O)        0.045     0.924 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.924    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2_n_0
    SLICE_X64Y113        MUXF7 (Prop_muxf7_I1_O)      0.074     0.998 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           0.438     1.436    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[6]
    SLICE_X64Y92         LUT4 (Prop_lut4_I3_O)        0.108     1.544 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[6]_INST_0/O
                         net (fo=1, routed)           0.166     1.710    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[6]
    SLICE_X65Y92         LUT6 (Prop_lut6_I4_O)        0.045     1.755 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.755    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]_0[2]
    SLICE_X65Y92         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.839    -1.272    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X65Y92         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/C
                         clock pessimism              0.745    -0.527    
                         clock uncertainty            0.222    -0.305    
    SLICE_X65Y92         FDRE (Hold_fdre_C_D)         0.091    -0.214    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             1.981ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.379ns (22.885%)  route 1.277ns (77.115%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    0.111ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.625    -0.789    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.744 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.478    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.452 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.563     0.111    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X57Y96         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDRE (Prop_fdre_C_Q)         0.141     0.252 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/Q
                         net (fo=12, routed)          0.695     0.947    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[6]
    SLICE_X63Y113        MUXF7 (Prop_muxf7_S_O)       0.085     1.032 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           0.465     1.497    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[4]
    SLICE_X63Y92         LUT4 (Prop_lut4_I3_O)        0.108     1.605 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           0.117     1.722    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[4]
    SLICE_X64Y92         LUT6 (Prop_lut6_I4_O)        0.045     1.767 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.767    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]_0[0]
    SLICE_X64Y92         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.839    -1.272    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X64Y92         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/C
                         clock pessimism              0.745    -0.527    
                         clock uncertainty            0.222    -0.305    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.091    -0.214    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.982ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.512ns (31.544%)  route 1.111ns (68.456%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.625    -0.789    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.744 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.478    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.452 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.598     0.146    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.204     0.350 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           0.411     0.762    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_0[5]
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.045     0.807 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.096     0.903    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X65Y113        LUT5 (Prop_lut5_I1_O)        0.045     0.948 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.948    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2_n_0
    SLICE_X65Y113        MUXF7 (Prop_muxf7_I1_O)      0.065     1.013 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=1, routed)           0.465     1.477    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[8]
    SLICE_X65Y92         LUT4 (Prop_lut4_I3_O)        0.108     1.585 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[8]_INST_0/O
                         net (fo=1, routed)           0.139     1.724    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[8]
    SLICE_X65Y92         LUT6 (Prop_lut6_I4_O)        0.045     1.769 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.769    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/D[0]
    SLICE_X65Y92         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.839    -1.272    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X65Y92         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]/C
                         clock pessimism              0.745    -0.527    
                         clock uncertainty            0.222    -0.305    
    SLICE_X65Y92         FDRE (Hold_fdre_C_D)         0.092    -0.213    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             2.001ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.512ns (31.181%)  route 1.130ns (68.819%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.625    -0.789    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.744 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.478    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.452 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.598     0.146    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.204     0.350 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           0.325     0.676    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_0[7]
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.045     0.721 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_7/O
                         net (fo=1, routed)           0.140     0.861    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_7_n_0
    SLICE_X64Y113        LUT5 (Prop_lut5_I1_O)        0.045     0.906 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.906    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X64Y113        MUXF7 (Prop_muxf7_I1_O)      0.065     0.971 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.443     1.413    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[10]
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.108     1.521 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[10]_INST_0/O
                         net (fo=1, routed)           0.222     1.743    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[10]
    SLICE_X64Y91         LUT6 (Prop_lut6_I4_O)        0.045     1.788 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.788    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/D[2]
    SLICE_X64Y91         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.839    -1.272    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X64Y91         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]/C
                         clock pessimism              0.745    -0.527    
                         clock uncertainty            0.222    -0.305    
    SLICE_X64Y91         FDRE (Hold_fdre_C_D)         0.092    -0.213    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  2.001    

Slack (MET) :             2.040ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.446ns (25.998%)  route 1.270ns (74.002%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    0.112ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.625    -0.789    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.744 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.478    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.452 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.564     0.112    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X57Y99         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     0.253 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=24, routed)          0.618     0.871    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[4]
    SLICE_X65Y110        LUT6 (Prop_lut6_I4_O)        0.045     0.916 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.916    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X65Y110        MUXF7 (Prop_muxf7_I0_O)      0.062     0.978 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.434     1.412    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[3]
    SLICE_X65Y92         LUT4 (Prop_lut4_I3_O)        0.108     1.520 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           0.111     1.631    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[3]
    SLICE_X63Y92         LUT5 (Prop_lut5_I0_O)        0.045     1.676 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[3]_i_7/O
                         net (fo=1, routed)           0.106     1.782    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[3]_i_7_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I5_O)        0.045     1.827 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.827    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]_0[3]
    SLICE_X63Y93         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.839    -1.272    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X63Y93         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/C
                         clock pessimism              0.745    -0.527    
                         clock uncertainty            0.222    -0.305    
    SLICE_X63Y93         FDRE (Hold_fdre_C_D)         0.092    -0.213    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  2.040    

Slack (MET) :             2.391ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.449ns (21.681%)  route 1.622ns (78.319%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.625    -0.789    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.744 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.478    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.452 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.558     0.106    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X57Y66         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.141     0.247 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=24, routed)          0.528     0.775    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[5]
    SLICE_X57Y47         LUT6 (Prop_lut6_I5_O)        0.045     0.820 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.820    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X57Y47         MUXF7 (Prop_muxf7_I1_O)      0.065     0.885 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.407     1.292    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[0]
    SLICE_X57Y65         LUT4 (Prop_lut4_I3_O)        0.108     1.400 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[0]_INST_0/O
                         net (fo=1, routed)           0.545     1.945    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[0]
    SLICE_X63Y91         LUT5 (Prop_lut5_I3_O)        0.045     1.990 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[0]_i_2/O
                         net (fo=1, routed)           0.142     2.132    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[0]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I5_O)        0.045     2.177 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     2.177    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]_0[0]
    SLICE_X63Y93         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=852, routed)         0.839    -1.272    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X63Y93         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/C
                         clock pessimism              0.745    -0.527    
                         clock uncertainty            0.222    -0.305    
    SLICE_X63Y93         FDRE (Hold_fdre_C_D)         0.091    -0.214    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  2.391    





