<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>AXI_HCI</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pwm_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwm_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXI_HCI_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>bd4c44ed</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXI_HCI_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>bd4c44ed</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9aac19d6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>pwm_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">7</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>num_oscillators</spirit:name>
        <spirit:displayName>Num Oscillators</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.num_oscillators">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>num_stages</spirit:name>
        <spirit:displayName>Num Stages</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.num_stages">5</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXI_HCI_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/LUT6_NOT.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PWM_100MHz.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../AppData/Roaming/Xilinx/Vivado/-fo/frequency_counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/new_mux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_HCI_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_28c40ca6</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXI_HCI_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/LUT6_NOT.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PWM_100MHz.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../AppData/Roaming/Xilinx/Vivado/-fo/frequency_counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/new_mux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_HCI_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AXI_HCI_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_9aac19d6</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXI HCI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">7</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AXI_HCI_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>num_oscillators</spirit:name>
      <spirit:displayName>Num Oscillators</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.num_oscillators" spirit:minimum="1" spirit:maximum="29" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>num_stages</spirit:name>
      <spirit:displayName>Num Stages</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.num_stages">5</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXI_HCI_v1.0</xilinx:displayName>
      <xilinx:coreRevision>19</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-07-03T18:59:52Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17ffe83c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@173549b8_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5269677_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f259765_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16caa53e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb50b6c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fafd9d3_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75e5062_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5906b093_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76aa0fb9_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34a13984_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@107ba167_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73eda0ed_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26adf481_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a4b7a2b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@463b7c0d_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5312f79d_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c9a3b3d_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bf3abf_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@487db7a9_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@240137f4_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b9e4932_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9295b5d_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5543e462_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a4c7f4_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28a81e34_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44f82491_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ab5baeb_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@110913b8_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@530bdda2_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c7b5505_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@213a205b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@127a1228_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3300dd16_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e4bac6_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d792c58_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d3f77a_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33e39f00_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d37ea0a_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea8e45f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d264680_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d9a4e9e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68e1728c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e7e5509_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37e7d07d_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51f8b3e8_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37e6c841_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b1c1ca_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f541f5a_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23fd51a_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e90737c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bea039_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@704852d2_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@799ff2a_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f71822b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@407729ba_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@409f18d2_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c50fe75_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f8dec_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17cf1f09_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@409a63a4_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39edb8e5_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea30039_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@789d23ad_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cbc800a_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43fef055_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cb4fb2e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bf0b3f7_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b3a087c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20fc9015_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b77a0d8_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea8063b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@273bbbc4_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a973690_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76696b4f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ed7b476_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f51dbe7_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55ea10cf_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56b46744_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49ca2554_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a3ff79_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f7f7ca0_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76453cf_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e88509b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@226aeb77_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@703fc080_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a2f212_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b4d96c2_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72559e3e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b109251_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b35cfaa_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26b3530a_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41b1d79b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@465d4958_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48df8146_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@395bc77e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ee15bcf_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@155c3eed_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c99f5d7_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55bde3bd_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4842b449_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69f4c8e8_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d9db257_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4adf336b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eb50cef_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc9c146_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a2ad22f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60449419_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d758742_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@721fd1a5_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c579ce7_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6defd0ea_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@723ab1bb_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3509ec50_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8aff059_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cdb3b8d_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a1d6bd7_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34305eb_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@141ac18f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51bb4ed2_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6553030f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@359253fe_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@777b3853_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c343fa8_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34eacc66_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dd849aa_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@577a767c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@de31e86_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b69add6_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@127e9ed0_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dbd92ae_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19c90ecf_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6df7222c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d670fba_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20b59338_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7add0cc1_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@326ee88_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a6b7b5_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a6ebfd_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ceb1103_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@348c9f95_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e5e09d9_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f7fe2c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45081a88_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@171e75dd_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b8f4255_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@577b6fa6_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e0ad10_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@115ca04c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e75a7d8_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@89c440_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bfa7f0e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@769a05c7_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a4bd72e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@405a97d5_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43b4d0f3_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@150bdce3_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e1b38b5_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77ef8d78_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78f14bcd_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a46b9f9_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30df325a_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a69a5b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f67400_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e98f5e0_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@515838eb_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ee26eb_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@474a574a_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67d5a4da_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3939ecae_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f5fbfab_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a66976c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c050e0_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47c1b341_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39305eec_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ea11592_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11ae8b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@143df0da_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22e3944_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cdb369d_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a08a3f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a96194b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@378d27eb_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63cfb033_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6baaf5ed_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f2d242c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fba2b0d_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c4b9458_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e6772fa_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fcec659_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b3bbc73_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65cc130d_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@764904ed_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c5c9b3_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a00a9_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a425d12_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d506d5a_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44c6cd50_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1340bbd8_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50630f99_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14f37f26_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d5ceac1_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ca08edb_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a25fba_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52cf9dc2_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ad3515f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cef021_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a8b674_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78701908_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f7b547e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f715a16_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@362a78c4_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a98d811_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cbc8e7d_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ab03b41_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f7bcb9b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5255cf7a_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@350672ca_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@be68115_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db2e5fc_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b645ebb_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@407f1dda_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b3fd06_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58f53dd0_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11241882_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e32e1f6_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@140d1796_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3290eca4_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13728a61_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e55564_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e56fdd8_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b8c8c00_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e40e7ba_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35f18cb0_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f870e5_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed8522f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@700c6310_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5525ca71_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47564ec8_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69094f5b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69e3545f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e815d3_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61fa4f53_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c19f89_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a629e92_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@be3189_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@130c7a7_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b475371_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c0050cd_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b77cd84_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dab82e5_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71936fbd_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b0e3526_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f777223_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12412bcb_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28990e04_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f544fab_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/AXI_HCI_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1.1_AR75516</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="79485de9"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="4cec63a2"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="d4d543d9"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="78b32ea5"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="00a1e475"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
