
fmc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d4f8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000011f4  0800d6d8  0800d6d8  0000e6d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e8cc  0800e8cc  00010540  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e8cc  0800e8cc  0000f8cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e8d4  0800e8d4  00010540  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e8d4  0800e8d4  0000f8d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e8d8  0800e8d8  0000f8d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000540  20000000  0800e8dc  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00017c68  20000540  0800ee1c  00010540  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200181a8  0800ee1c  000111a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010540  2**0
                  CONTENTS, READONLY
 12 .debug_line   000550b7  00000000  00000000  00010570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line_str 00000062  00000000  00000000  00065627  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   000522f6  00000000  00000000  00065689  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000a9f8  00000000  00000000  000b797f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002240  00000000  00000000  000c2378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00141767  00000000  00000000  000c45b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00003f41  00000000  00000000  00205d1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_loclists 00021abd  00000000  00000000  00209c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  00039135  00000000  00000000  0022b71d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00264852  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00006248  00000000  00000000  00264898  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000540 	.word	0x20000540
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800d6c0 	.word	0x0800d6c0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000544 	.word	0x20000544
 800021c:	0800d6c0 	.word	0x0800d6c0

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_d2f>:
 8000b8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b90:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b94:	bf24      	itt	cs
 8000b96:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b9a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b9e:	d90d      	bls.n	8000bbc <__aeabi_d2f+0x30>
 8000ba0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ba4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ba8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bac:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bb0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bb4:	bf08      	it	eq
 8000bb6:	f020 0001 	biceq.w	r0, r0, #1
 8000bba:	4770      	bx	lr
 8000bbc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bc0:	d121      	bne.n	8000c06 <__aeabi_d2f+0x7a>
 8000bc2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bc6:	bfbc      	itt	lt
 8000bc8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bcc:	4770      	bxlt	lr
 8000bce:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bd2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bd6:	f1c2 0218 	rsb	r2, r2, #24
 8000bda:	f1c2 0c20 	rsb	ip, r2, #32
 8000bde:	fa10 f30c 	lsls.w	r3, r0, ip
 8000be2:	fa20 f002 	lsr.w	r0, r0, r2
 8000be6:	bf18      	it	ne
 8000be8:	f040 0001 	orrne.w	r0, r0, #1
 8000bec:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bf4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bf8:	ea40 000c 	orr.w	r0, r0, ip
 8000bfc:	fa23 f302 	lsr.w	r3, r3, r2
 8000c00:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c04:	e7cc      	b.n	8000ba0 <__aeabi_d2f+0x14>
 8000c06:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c0a:	d107      	bne.n	8000c1c <__aeabi_d2f+0x90>
 8000c0c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c10:	bf1e      	ittt	ne
 8000c12:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c16:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c1a:	4770      	bxne	lr
 8000c1c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c20:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c24:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop

08000c2c <__aeabi_ldivmod>:
 8000c2c:	b97b      	cbnz	r3, 8000c4e <__aeabi_ldivmod+0x22>
 8000c2e:	b972      	cbnz	r2, 8000c4e <__aeabi_ldivmod+0x22>
 8000c30:	2900      	cmp	r1, #0
 8000c32:	bfbe      	ittt	lt
 8000c34:	2000      	movlt	r0, #0
 8000c36:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000c3a:	e006      	blt.n	8000c4a <__aeabi_ldivmod+0x1e>
 8000c3c:	bf08      	it	eq
 8000c3e:	2800      	cmpeq	r0, #0
 8000c40:	bf1c      	itt	ne
 8000c42:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000c46:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4a:	f000 b9d3 	b.w	8000ff4 <__aeabi_idiv0>
 8000c4e:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c52:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c56:	2900      	cmp	r1, #0
 8000c58:	db09      	blt.n	8000c6e <__aeabi_ldivmod+0x42>
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	db1a      	blt.n	8000c94 <__aeabi_ldivmod+0x68>
 8000c5e:	f000 f84d 	bl	8000cfc <__udivmoddi4>
 8000c62:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c66:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c6a:	b004      	add	sp, #16
 8000c6c:	4770      	bx	lr
 8000c6e:	4240      	negs	r0, r0
 8000c70:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	db1b      	blt.n	8000cb0 <__aeabi_ldivmod+0x84>
 8000c78:	f000 f840 	bl	8000cfc <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4240      	negs	r0, r0
 8000c88:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c8c:	4252      	negs	r2, r2
 8000c8e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c92:	4770      	bx	lr
 8000c94:	4252      	negs	r2, r2
 8000c96:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c9a:	f000 f82f 	bl	8000cfc <__udivmoddi4>
 8000c9e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca6:	b004      	add	sp, #16
 8000ca8:	4240      	negs	r0, r0
 8000caa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cae:	4770      	bx	lr
 8000cb0:	4252      	negs	r2, r2
 8000cb2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cb6:	f000 f821 	bl	8000cfc <__udivmoddi4>
 8000cba:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cbe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc2:	b004      	add	sp, #16
 8000cc4:	4252      	negs	r2, r2
 8000cc6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cca:	4770      	bx	lr

08000ccc <__aeabi_uldivmod>:
 8000ccc:	b953      	cbnz	r3, 8000ce4 <__aeabi_uldivmod+0x18>
 8000cce:	b94a      	cbnz	r2, 8000ce4 <__aeabi_uldivmod+0x18>
 8000cd0:	2900      	cmp	r1, #0
 8000cd2:	bf08      	it	eq
 8000cd4:	2800      	cmpeq	r0, #0
 8000cd6:	bf1c      	itt	ne
 8000cd8:	f04f 31ff 	movne.w	r1, #4294967295
 8000cdc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ce0:	f000 b988 	b.w	8000ff4 <__aeabi_idiv0>
 8000ce4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cec:	f000 f806 	bl	8000cfc <__udivmoddi4>
 8000cf0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf8:	b004      	add	sp, #16
 8000cfa:	4770      	bx	lr

08000cfc <__udivmoddi4>:
 8000cfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d00:	9d08      	ldr	r5, [sp, #32]
 8000d02:	468e      	mov	lr, r1
 8000d04:	4604      	mov	r4, r0
 8000d06:	4688      	mov	r8, r1
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d14a      	bne.n	8000da2 <__udivmoddi4+0xa6>
 8000d0c:	428a      	cmp	r2, r1
 8000d0e:	4617      	mov	r7, r2
 8000d10:	d962      	bls.n	8000dd8 <__udivmoddi4+0xdc>
 8000d12:	fab2 f682 	clz	r6, r2
 8000d16:	b14e      	cbz	r6, 8000d2c <__udivmoddi4+0x30>
 8000d18:	f1c6 0320 	rsb	r3, r6, #32
 8000d1c:	fa01 f806 	lsl.w	r8, r1, r6
 8000d20:	fa20 f303 	lsr.w	r3, r0, r3
 8000d24:	40b7      	lsls	r7, r6
 8000d26:	ea43 0808 	orr.w	r8, r3, r8
 8000d2a:	40b4      	lsls	r4, r6
 8000d2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d30:	fa1f fc87 	uxth.w	ip, r7
 8000d34:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d38:	0c23      	lsrs	r3, r4, #16
 8000d3a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d3e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d42:	fb01 f20c 	mul.w	r2, r1, ip
 8000d46:	429a      	cmp	r2, r3
 8000d48:	d909      	bls.n	8000d5e <__udivmoddi4+0x62>
 8000d4a:	18fb      	adds	r3, r7, r3
 8000d4c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d50:	f080 80ea 	bcs.w	8000f28 <__udivmoddi4+0x22c>
 8000d54:	429a      	cmp	r2, r3
 8000d56:	f240 80e7 	bls.w	8000f28 <__udivmoddi4+0x22c>
 8000d5a:	3902      	subs	r1, #2
 8000d5c:	443b      	add	r3, r7
 8000d5e:	1a9a      	subs	r2, r3, r2
 8000d60:	b2a3      	uxth	r3, r4
 8000d62:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d66:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d6e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d72:	459c      	cmp	ip, r3
 8000d74:	d909      	bls.n	8000d8a <__udivmoddi4+0x8e>
 8000d76:	18fb      	adds	r3, r7, r3
 8000d78:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d7c:	f080 80d6 	bcs.w	8000f2c <__udivmoddi4+0x230>
 8000d80:	459c      	cmp	ip, r3
 8000d82:	f240 80d3 	bls.w	8000f2c <__udivmoddi4+0x230>
 8000d86:	443b      	add	r3, r7
 8000d88:	3802      	subs	r0, #2
 8000d8a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d8e:	eba3 030c 	sub.w	r3, r3, ip
 8000d92:	2100      	movs	r1, #0
 8000d94:	b11d      	cbz	r5, 8000d9e <__udivmoddi4+0xa2>
 8000d96:	40f3      	lsrs	r3, r6
 8000d98:	2200      	movs	r2, #0
 8000d9a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da2:	428b      	cmp	r3, r1
 8000da4:	d905      	bls.n	8000db2 <__udivmoddi4+0xb6>
 8000da6:	b10d      	cbz	r5, 8000dac <__udivmoddi4+0xb0>
 8000da8:	e9c5 0100 	strd	r0, r1, [r5]
 8000dac:	2100      	movs	r1, #0
 8000dae:	4608      	mov	r0, r1
 8000db0:	e7f5      	b.n	8000d9e <__udivmoddi4+0xa2>
 8000db2:	fab3 f183 	clz	r1, r3
 8000db6:	2900      	cmp	r1, #0
 8000db8:	d146      	bne.n	8000e48 <__udivmoddi4+0x14c>
 8000dba:	4573      	cmp	r3, lr
 8000dbc:	d302      	bcc.n	8000dc4 <__udivmoddi4+0xc8>
 8000dbe:	4282      	cmp	r2, r0
 8000dc0:	f200 8105 	bhi.w	8000fce <__udivmoddi4+0x2d2>
 8000dc4:	1a84      	subs	r4, r0, r2
 8000dc6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000dca:	2001      	movs	r0, #1
 8000dcc:	4690      	mov	r8, r2
 8000dce:	2d00      	cmp	r5, #0
 8000dd0:	d0e5      	beq.n	8000d9e <__udivmoddi4+0xa2>
 8000dd2:	e9c5 4800 	strd	r4, r8, [r5]
 8000dd6:	e7e2      	b.n	8000d9e <__udivmoddi4+0xa2>
 8000dd8:	2a00      	cmp	r2, #0
 8000dda:	f000 8090 	beq.w	8000efe <__udivmoddi4+0x202>
 8000dde:	fab2 f682 	clz	r6, r2
 8000de2:	2e00      	cmp	r6, #0
 8000de4:	f040 80a4 	bne.w	8000f30 <__udivmoddi4+0x234>
 8000de8:	1a8a      	subs	r2, r1, r2
 8000dea:	0c03      	lsrs	r3, r0, #16
 8000dec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000df0:	b280      	uxth	r0, r0
 8000df2:	b2bc      	uxth	r4, r7
 8000df4:	2101      	movs	r1, #1
 8000df6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000dfa:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dfe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e02:	fb04 f20c 	mul.w	r2, r4, ip
 8000e06:	429a      	cmp	r2, r3
 8000e08:	d907      	bls.n	8000e1a <__udivmoddi4+0x11e>
 8000e0a:	18fb      	adds	r3, r7, r3
 8000e0c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e10:	d202      	bcs.n	8000e18 <__udivmoddi4+0x11c>
 8000e12:	429a      	cmp	r2, r3
 8000e14:	f200 80e0 	bhi.w	8000fd8 <__udivmoddi4+0x2dc>
 8000e18:	46c4      	mov	ip, r8
 8000e1a:	1a9b      	subs	r3, r3, r2
 8000e1c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e20:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e24:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e28:	fb02 f404 	mul.w	r4, r2, r4
 8000e2c:	429c      	cmp	r4, r3
 8000e2e:	d907      	bls.n	8000e40 <__udivmoddi4+0x144>
 8000e30:	18fb      	adds	r3, r7, r3
 8000e32:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x142>
 8000e38:	429c      	cmp	r4, r3
 8000e3a:	f200 80ca 	bhi.w	8000fd2 <__udivmoddi4+0x2d6>
 8000e3e:	4602      	mov	r2, r0
 8000e40:	1b1b      	subs	r3, r3, r4
 8000e42:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e46:	e7a5      	b.n	8000d94 <__udivmoddi4+0x98>
 8000e48:	f1c1 0620 	rsb	r6, r1, #32
 8000e4c:	408b      	lsls	r3, r1
 8000e4e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e52:	431f      	orrs	r7, r3
 8000e54:	fa0e f401 	lsl.w	r4, lr, r1
 8000e58:	fa20 f306 	lsr.w	r3, r0, r6
 8000e5c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e60:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e64:	4323      	orrs	r3, r4
 8000e66:	fa00 f801 	lsl.w	r8, r0, r1
 8000e6a:	fa1f fc87 	uxth.w	ip, r7
 8000e6e:	fbbe f0f9 	udiv	r0, lr, r9
 8000e72:	0c1c      	lsrs	r4, r3, #16
 8000e74:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e78:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e7c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e80:	45a6      	cmp	lr, r4
 8000e82:	fa02 f201 	lsl.w	r2, r2, r1
 8000e86:	d909      	bls.n	8000e9c <__udivmoddi4+0x1a0>
 8000e88:	193c      	adds	r4, r7, r4
 8000e8a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e8e:	f080 809c 	bcs.w	8000fca <__udivmoddi4+0x2ce>
 8000e92:	45a6      	cmp	lr, r4
 8000e94:	f240 8099 	bls.w	8000fca <__udivmoddi4+0x2ce>
 8000e98:	3802      	subs	r0, #2
 8000e9a:	443c      	add	r4, r7
 8000e9c:	eba4 040e 	sub.w	r4, r4, lr
 8000ea0:	fa1f fe83 	uxth.w	lr, r3
 8000ea4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ea8:	fb09 4413 	mls	r4, r9, r3, r4
 8000eac:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000eb0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eb4:	45a4      	cmp	ip, r4
 8000eb6:	d908      	bls.n	8000eca <__udivmoddi4+0x1ce>
 8000eb8:	193c      	adds	r4, r7, r4
 8000eba:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ebe:	f080 8082 	bcs.w	8000fc6 <__udivmoddi4+0x2ca>
 8000ec2:	45a4      	cmp	ip, r4
 8000ec4:	d97f      	bls.n	8000fc6 <__udivmoddi4+0x2ca>
 8000ec6:	3b02      	subs	r3, #2
 8000ec8:	443c      	add	r4, r7
 8000eca:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ece:	eba4 040c 	sub.w	r4, r4, ip
 8000ed2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ed6:	4564      	cmp	r4, ip
 8000ed8:	4673      	mov	r3, lr
 8000eda:	46e1      	mov	r9, ip
 8000edc:	d362      	bcc.n	8000fa4 <__udivmoddi4+0x2a8>
 8000ede:	d05f      	beq.n	8000fa0 <__udivmoddi4+0x2a4>
 8000ee0:	b15d      	cbz	r5, 8000efa <__udivmoddi4+0x1fe>
 8000ee2:	ebb8 0203 	subs.w	r2, r8, r3
 8000ee6:	eb64 0409 	sbc.w	r4, r4, r9
 8000eea:	fa04 f606 	lsl.w	r6, r4, r6
 8000eee:	fa22 f301 	lsr.w	r3, r2, r1
 8000ef2:	431e      	orrs	r6, r3
 8000ef4:	40cc      	lsrs	r4, r1
 8000ef6:	e9c5 6400 	strd	r6, r4, [r5]
 8000efa:	2100      	movs	r1, #0
 8000efc:	e74f      	b.n	8000d9e <__udivmoddi4+0xa2>
 8000efe:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f02:	0c01      	lsrs	r1, r0, #16
 8000f04:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f08:	b280      	uxth	r0, r0
 8000f0a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f0e:	463b      	mov	r3, r7
 8000f10:	4638      	mov	r0, r7
 8000f12:	463c      	mov	r4, r7
 8000f14:	46b8      	mov	r8, r7
 8000f16:	46be      	mov	lr, r7
 8000f18:	2620      	movs	r6, #32
 8000f1a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f1e:	eba2 0208 	sub.w	r2, r2, r8
 8000f22:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f26:	e766      	b.n	8000df6 <__udivmoddi4+0xfa>
 8000f28:	4601      	mov	r1, r0
 8000f2a:	e718      	b.n	8000d5e <__udivmoddi4+0x62>
 8000f2c:	4610      	mov	r0, r2
 8000f2e:	e72c      	b.n	8000d8a <__udivmoddi4+0x8e>
 8000f30:	f1c6 0220 	rsb	r2, r6, #32
 8000f34:	fa2e f302 	lsr.w	r3, lr, r2
 8000f38:	40b7      	lsls	r7, r6
 8000f3a:	40b1      	lsls	r1, r6
 8000f3c:	fa20 f202 	lsr.w	r2, r0, r2
 8000f40:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f44:	430a      	orrs	r2, r1
 8000f46:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f4a:	b2bc      	uxth	r4, r7
 8000f4c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f50:	0c11      	lsrs	r1, r2, #16
 8000f52:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f56:	fb08 f904 	mul.w	r9, r8, r4
 8000f5a:	40b0      	lsls	r0, r6
 8000f5c:	4589      	cmp	r9, r1
 8000f5e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f62:	b280      	uxth	r0, r0
 8000f64:	d93e      	bls.n	8000fe4 <__udivmoddi4+0x2e8>
 8000f66:	1879      	adds	r1, r7, r1
 8000f68:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f6c:	d201      	bcs.n	8000f72 <__udivmoddi4+0x276>
 8000f6e:	4589      	cmp	r9, r1
 8000f70:	d81f      	bhi.n	8000fb2 <__udivmoddi4+0x2b6>
 8000f72:	eba1 0109 	sub.w	r1, r1, r9
 8000f76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7a:	fb09 f804 	mul.w	r8, r9, r4
 8000f7e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f82:	b292      	uxth	r2, r2
 8000f84:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f88:	4542      	cmp	r2, r8
 8000f8a:	d229      	bcs.n	8000fe0 <__udivmoddi4+0x2e4>
 8000f8c:	18ba      	adds	r2, r7, r2
 8000f8e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f92:	d2c4      	bcs.n	8000f1e <__udivmoddi4+0x222>
 8000f94:	4542      	cmp	r2, r8
 8000f96:	d2c2      	bcs.n	8000f1e <__udivmoddi4+0x222>
 8000f98:	f1a9 0102 	sub.w	r1, r9, #2
 8000f9c:	443a      	add	r2, r7
 8000f9e:	e7be      	b.n	8000f1e <__udivmoddi4+0x222>
 8000fa0:	45f0      	cmp	r8, lr
 8000fa2:	d29d      	bcs.n	8000ee0 <__udivmoddi4+0x1e4>
 8000fa4:	ebbe 0302 	subs.w	r3, lr, r2
 8000fa8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fac:	3801      	subs	r0, #1
 8000fae:	46e1      	mov	r9, ip
 8000fb0:	e796      	b.n	8000ee0 <__udivmoddi4+0x1e4>
 8000fb2:	eba7 0909 	sub.w	r9, r7, r9
 8000fb6:	4449      	add	r1, r9
 8000fb8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fbc:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc0:	fb09 f804 	mul.w	r8, r9, r4
 8000fc4:	e7db      	b.n	8000f7e <__udivmoddi4+0x282>
 8000fc6:	4673      	mov	r3, lr
 8000fc8:	e77f      	b.n	8000eca <__udivmoddi4+0x1ce>
 8000fca:	4650      	mov	r0, sl
 8000fcc:	e766      	b.n	8000e9c <__udivmoddi4+0x1a0>
 8000fce:	4608      	mov	r0, r1
 8000fd0:	e6fd      	b.n	8000dce <__udivmoddi4+0xd2>
 8000fd2:	443b      	add	r3, r7
 8000fd4:	3a02      	subs	r2, #2
 8000fd6:	e733      	b.n	8000e40 <__udivmoddi4+0x144>
 8000fd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fdc:	443b      	add	r3, r7
 8000fde:	e71c      	b.n	8000e1a <__udivmoddi4+0x11e>
 8000fe0:	4649      	mov	r1, r9
 8000fe2:	e79c      	b.n	8000f1e <__udivmoddi4+0x222>
 8000fe4:	eba1 0109 	sub.w	r1, r1, r9
 8000fe8:	46c4      	mov	ip, r8
 8000fea:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fee:	fb09 f804 	mul.w	r8, r9, r4
 8000ff2:	e7c4      	b.n	8000f7e <__udivmoddi4+0x282>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ff8:	480d      	ldr	r0, [pc, #52]	@ (8001030 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ffa:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ffc:	f003 feca 	bl	8004d94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001000:	480c      	ldr	r0, [pc, #48]	@ (8001034 <LoopForever+0x6>)
  ldr r1, =_edata
 8001002:	490d      	ldr	r1, [pc, #52]	@ (8001038 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001004:	4a0d      	ldr	r2, [pc, #52]	@ (800103c <LoopForever+0xe>)
  movs r3, #0
 8001006:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001008:	e002      	b.n	8001010 <LoopCopyDataInit>

0800100a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800100a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800100c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800100e:	3304      	adds	r3, #4

08001010 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001010:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001012:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001014:	d3f9      	bcc.n	800100a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001016:	4a0a      	ldr	r2, [pc, #40]	@ (8001040 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001018:	4c0a      	ldr	r4, [pc, #40]	@ (8001044 <LoopForever+0x16>)
  movs r3, #0
 800101a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800101c:	e001      	b.n	8001022 <LoopFillZerobss>

0800101e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800101e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001020:	3204      	adds	r2, #4

08001022 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001022:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001024:	d3fb      	bcc.n	800101e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001026:	f00b f967 	bl	800c2f8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800102a:	f000 fec5 	bl	8001db8 <main>

0800102e <LoopForever>:

LoopForever:
    b LoopForever
 800102e:	e7fe      	b.n	800102e <LoopForever>
  ldr   r0, =_estack
 8001030:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001034:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001038:	20000540 	.word	0x20000540
  ldr r2, =_sidata
 800103c:	0800e8dc 	.word	0x0800e8dc
  ldr r2, =_sbss
 8001040:	20000540 	.word	0x20000540
  ldr r4, =_ebss
 8001044:	200181a8 	.word	0x200181a8

08001048 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001048:	e7fe      	b.n	8001048 <ADC3_IRQHandler>
	...

0800104c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800104c:	b510      	push	{r4, lr}

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800104e:	2400      	movs	r4, #0
{
 8001050:	b09a      	sub	sp, #104	@ 0x68
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001052:	223c      	movs	r2, #60	@ 0x3c
 8001054:	4621      	mov	r1, r4
 8001056:	a80b      	add	r0, sp, #44	@ 0x2c
  ADC_MultiModeTypeDef multimode = {0};
 8001058:	e9cd 4400 	strd	r4, r4, [sp]
 800105c:	9402      	str	r4, [sp, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 800105e:	f00b f917 	bl	800c290 <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 8001062:	2220      	movs	r2, #32
 8001064:	4621      	mov	r1, r4
 8001066:	a803      	add	r0, sp, #12
 8001068:	f00b f912 	bl	800c290 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800106c:	4836      	ldr	r0, [pc, #216]	@ (8001148 <MX_ADC1_Init+0xfc>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
  hadc1.Init.GainCompensation = 0;
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800106e:	2301      	movs	r3, #1
 8001070:	6143      	str	r3, [r0, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.NbrOfConversion = 1;
 8001072:	6203      	str	r3, [r0, #32]
  hadc1.Instance = ADC1;
 8001074:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001078:	6003      	str	r3, [r0, #0]
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 800107a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800107e:	60c3      	str	r3, [r0, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001080:	2304      	movs	r3, #4
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001082:	e9c0 4401 	strd	r4, r4, [r0, #4]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001086:	e9c0 440b 	strd	r4, r4, [r0, #44]	@ 0x2c
  hadc1.Init.GainCompensation = 0;
 800108a:	6104      	str	r4, [r0, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800108c:	8384      	strh	r4, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800108e:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001092:	f880 4038 	strb.w	r4, [r0, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001096:	63c4      	str	r4, [r0, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001098:	f880 4040 	strb.w	r4, [r0, #64]	@ 0x40
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800109c:	6183      	str	r3, [r0, #24]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800109e:	f003 fed3 	bl	8004e48 <HAL_ADC_Init>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	d13f      	bne.n	8001126 <MX_ADC1_Init+0xda>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010a6:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010a8:	4827      	ldr	r0, [pc, #156]	@ (8001148 <MX_ADC1_Init+0xfc>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010aa:	9300      	str	r3, [sp, #0]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010ac:	4669      	mov	r1, sp
 80010ae:	f004 fdc1 	bl	8005c34 <HAL_ADCEx_MultiModeConfigChannel>
 80010b2:	2800      	cmp	r0, #0
 80010b4:	d144      	bne.n	8001140 <MX_ADC1_Init+0xf4>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 80010b6:	4825      	ldr	r0, [pc, #148]	@ (800114c <MX_ADC1_Init+0x100>)
 80010b8:	2109      	movs	r1, #9
 80010ba:	e9cd 010b 	strd	r0, r1, [sp, #44]	@ 0x2c
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 80010be:	2401      	movs	r4, #1
 80010c0:	217f      	movs	r1, #127	@ 0x7f
 80010c2:	e9cd 410d 	strd	r4, r1, [sp, #52]	@ 0x34
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 80010c6:	2104      	movs	r1, #4
 80010c8:	910f      	str	r1, [sp, #60]	@ 0x3c
  sConfigInjected.InjectedOffset = 0;
  sConfigInjected.InjectedNbrOfConversion = 2;
 80010ca:	2102      	movs	r1, #2
  sConfigInjected.InjectedOffset = 0;
 80010cc:	2300      	movs	r3, #0
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
  sConfigInjected.AutoInjectedConv = DISABLE;
  sConfigInjected.QueueInjectedContext = DISABLE;
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 80010ce:	2280      	movs	r2, #128	@ 0x80
  sConfigInjected.InjectedNbrOfConversion = 2;
 80010d0:	9113      	str	r1, [sp, #76]	@ 0x4c
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
  sConfigInjected.InjecOversamplingMode = DISABLE;
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80010d2:	481d      	ldr	r0, [pc, #116]	@ (8001148 <MX_ADC1_Init+0xfc>)
  sConfigInjected.InjectedOffset = 0;
 80010d4:	9310      	str	r3, [sp, #64]	@ 0x40
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80010d6:	a90b      	add	r1, sp, #44	@ 0x2c
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 80010d8:	e9cd 2215 	strd	r2, r2, [sp, #84]	@ 0x54
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 80010dc:	f8ad 3050 	strh.w	r3, [sp, #80]	@ 0x50
  sConfigInjected.QueueInjectedContext = DISABLE;
 80010e0:	f88d 3052 	strb.w	r3, [sp, #82]	@ 0x52
  sConfigInjected.InjecOversamplingMode = DISABLE;
 80010e4:	f88d 305c 	strb.w	r3, [sp, #92]	@ 0x5c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80010e8:	f004 fa66 	bl	80055b8 <HAL_ADCEx_InjectedConfigChannel>
 80010ec:	bb28      	cbnz	r0, 800113a <MX_ADC1_Init+0xee>
    Error_Handler();
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_14;
 80010ee:	4a18      	ldr	r2, [pc, #96]	@ (8001150 <MX_ADC1_Init+0x104>)
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80010f0:	4815      	ldr	r0, [pc, #84]	@ (8001148 <MX_ADC1_Init+0xfc>)
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 80010f2:	f240 130f 	movw	r3, #271	@ 0x10f
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80010f6:	a90b      	add	r1, sp, #44	@ 0x2c
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 80010f8:	e9cd 230b 	strd	r2, r3, [sp, #44]	@ 0x2c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80010fc:	f004 fa5c 	bl	80055b8 <HAL_ADCEx_InjectedConfigChannel>
 8001100:	b9c0      	cbnz	r0, 8001134 <MX_ADC1_Init+0xe8>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001102:	4814      	ldr	r0, [pc, #80]	@ (8001154 <MX_ADC1_Init+0x108>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001104:	2206      	movs	r2, #6
 8001106:	e9cd 0203 	strd	r0, r2, [sp, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 800110a:	2304      	movs	r3, #4
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800110c:	247f      	movs	r4, #127	@ 0x7f
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
 800110e:	2200      	movs	r2, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001110:	480d      	ldr	r0, [pc, #52]	@ (8001148 <MX_ADC1_Init+0xfc>)
 8001112:	a903      	add	r1, sp, #12
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001114:	e9cd 3405 	strd	r3, r4, [sp, #20]
  sConfig.Offset = 0;
 8001118:	e9cd 3207 	strd	r3, r2, [sp, #28]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800111c:	f003 ff9e 	bl	800505c <HAL_ADC_ConfigChannel>
 8001120:	b920      	cbnz	r0, 800112c <MX_ADC1_Init+0xe0>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001122:	b01a      	add	sp, #104	@ 0x68
 8001124:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001126:	f000 feb3 	bl	8001e90 <Error_Handler>
 800112a:	e7bc      	b.n	80010a6 <MX_ADC1_Init+0x5a>
    Error_Handler();
 800112c:	f000 feb0 	bl	8001e90 <Error_Handler>
}
 8001130:	b01a      	add	sp, #104	@ 0x68
 8001132:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001134:	f000 feac 	bl	8001e90 <Error_Handler>
 8001138:	e7e3      	b.n	8001102 <MX_ADC1_Init+0xb6>
    Error_Handler();
 800113a:	f000 fea9 	bl	8001e90 <Error_Handler>
 800113e:	e7d6      	b.n	80010ee <MX_ADC1_Init+0xa2>
    Error_Handler();
 8001140:	f000 fea6 	bl	8001e90 <Error_Handler>
 8001144:	e7b7      	b.n	80010b6 <MX_ADC1_Init+0x6a>
 8001146:	bf00      	nop
 8001148:	200005cc 	.word	0x200005cc
 800114c:	08600004 	.word	0x08600004
 8001150:	3ac04000 	.word	0x3ac04000
 8001154:	04300002 	.word	0x04300002

08001158 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001158:	b510      	push	{r4, lr}
 800115a:	b098      	sub	sp, #96	@ 0x60

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_InjectionConfTypeDef sConfigInjected = {0};
 800115c:	223c      	movs	r2, #60	@ 0x3c
 800115e:	2100      	movs	r1, #0
 8001160:	a809      	add	r0, sp, #36	@ 0x24
 8001162:	f00b f895 	bl	800c290 <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 8001166:	2220      	movs	r2, #32
 8001168:	2100      	movs	r1, #0
 800116a:	a801      	add	r0, sp, #4
 800116c:	f00b f890 	bl	800c290 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001170:	4831      	ldr	r0, [pc, #196]	@ (8001238 <MX_ADC2_Init+0xe0>)
 8001172:	4a32      	ldr	r2, [pc, #200]	@ (800123c <MX_ADC2_Init+0xe4>)
 8001174:	6002      	str	r2, [r0, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
  hadc2.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8001176:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800117a:	2300      	movs	r3, #0
  hadc2.Init.DataAlign = ADC_DATAALIGN_LEFT;
 800117c:	60c2      	str	r2, [r0, #12]
  hadc2.Init.GainCompensation = 0;
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800117e:	2201      	movs	r2, #1
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001180:	e9c0 3301 	strd	r3, r3, [r0, #4]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001184:	e9c0 3204 	strd	r3, r2, [r0, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
  hadc2.Init.ContinuousConvMode = DISABLE;
  hadc2.Init.NbrOfConversion = 1;
  hadc2.Init.DiscontinuousConvMode = DISABLE;
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001188:	e9c0 330b 	strd	r3, r3, [r0, #44]	@ 0x2c
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800118c:	8383      	strh	r3, [r0, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800118e:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001192:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001196:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001198:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800119c:	2304      	movs	r3, #4
  hadc2.Init.NbrOfConversion = 1;
 800119e:	6202      	str	r2, [r0, #32]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011a0:	6183      	str	r3, [r0, #24]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80011a2:	f003 fe51 	bl	8004e48 <HAL_ADC_Init>
 80011a6:	2800      	cmp	r0, #0
 80011a8:	d138      	bne.n	800121c <MX_ADC2_Init+0xc4>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_14;
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 80011aa:	4825      	ldr	r0, [pc, #148]	@ (8001240 <MX_ADC2_Init+0xe8>)
 80011ac:	2109      	movs	r1, #9
 80011ae:	e9cd 0109 	strd	r0, r1, [sp, #36]	@ 0x24
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 80011b2:	2401      	movs	r4, #1
 80011b4:	217f      	movs	r1, #127	@ 0x7f
 80011b6:	e9cd 410b 	strd	r4, r1, [sp, #44]	@ 0x2c
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 80011ba:	2104      	movs	r1, #4
 80011bc:	910d      	str	r1, [sp, #52]	@ 0x34
  sConfigInjected.InjectedOffset = 0;
  sConfigInjected.InjectedNbrOfConversion = 2;
 80011be:	2102      	movs	r1, #2
  sConfigInjected.InjectedOffset = 0;
 80011c0:	2300      	movs	r3, #0
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
  sConfigInjected.AutoInjectedConv = DISABLE;
  sConfigInjected.QueueInjectedContext = DISABLE;
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 80011c2:	2280      	movs	r2, #128	@ 0x80
  sConfigInjected.InjectedNbrOfConversion = 2;
 80011c4:	9111      	str	r1, [sp, #68]	@ 0x44
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
  sConfigInjected.InjecOversamplingMode = DISABLE;
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 80011c6:	481c      	ldr	r0, [pc, #112]	@ (8001238 <MX_ADC2_Init+0xe0>)
  sConfigInjected.InjectedOffset = 0;
 80011c8:	930e      	str	r3, [sp, #56]	@ 0x38
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 80011ca:	a909      	add	r1, sp, #36	@ 0x24
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 80011cc:	e9cd 2213 	strd	r2, r2, [sp, #76]	@ 0x4c
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 80011d0:	f8ad 3048 	strh.w	r3, [sp, #72]	@ 0x48
  sConfigInjected.QueueInjectedContext = DISABLE;
 80011d4:	f88d 304a 	strb.w	r3, [sp, #74]	@ 0x4a
  sConfigInjected.InjecOversamplingMode = DISABLE;
 80011d8:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 80011dc:	f004 f9ec 	bl	80055b8 <HAL_ADCEx_InjectedConfigChannel>
 80011e0:	bb30      	cbnz	r0, 8001230 <MX_ADC2_Init+0xd8>
    Error_Handler();
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 80011e2:	4a18      	ldr	r2, [pc, #96]	@ (8001244 <MX_ADC2_Init+0xec>)
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 80011e4:	4814      	ldr	r0, [pc, #80]	@ (8001238 <MX_ADC2_Init+0xe0>)
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 80011e6:	f240 130f 	movw	r3, #271	@ 0x10f
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 80011ea:	a909      	add	r1, sp, #36	@ 0x24
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 80011ec:	e9cd 2309 	strd	r2, r3, [sp, #36]	@ 0x24
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 80011f0:	f004 f9e2 	bl	80055b8 <HAL_ADCEx_InjectedConfigChannel>
 80011f4:	b9c8      	cbnz	r0, 800122a <MX_ADC2_Init+0xd2>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80011f6:	4814      	ldr	r0, [pc, #80]	@ (8001248 <MX_ADC2_Init+0xf0>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 80011f8:	2304      	movs	r3, #4
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011fa:	2206      	movs	r2, #6
 80011fc:	e9cd 0201 	strd	r0, r2, [sp, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001200:	247f      	movs	r4, #127	@ 0x7f
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
 8001202:	2200      	movs	r2, #0
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001204:	480c      	ldr	r0, [pc, #48]	@ (8001238 <MX_ADC2_Init+0xe0>)
 8001206:	eb0d 0103 	add.w	r1, sp, r3
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800120a:	e9cd 3403 	strd	r3, r4, [sp, #12]
  sConfig.Offset = 0;
 800120e:	e9cd 3205 	strd	r3, r2, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001212:	f003 ff23 	bl	800505c <HAL_ADC_ConfigChannel>
 8001216:	b920      	cbnz	r0, 8001222 <MX_ADC2_Init+0xca>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001218:	b018      	add	sp, #96	@ 0x60
 800121a:	bd10      	pop	{r4, pc}
    Error_Handler();
 800121c:	f000 fe38 	bl	8001e90 <Error_Handler>
 8001220:	e7c3      	b.n	80011aa <MX_ADC2_Init+0x52>
    Error_Handler();
 8001222:	f000 fe35 	bl	8001e90 <Error_Handler>
}
 8001226:	b018      	add	sp, #96	@ 0x60
 8001228:	bd10      	pop	{r4, pc}
    Error_Handler();
 800122a:	f000 fe31 	bl	8001e90 <Error_Handler>
 800122e:	e7e2      	b.n	80011f6 <MX_ADC2_Init+0x9e>
    Error_Handler();
 8001230:	f000 fe2e 	bl	8001e90 <Error_Handler>
 8001234:	e7d5      	b.n	80011e2 <MX_ADC2_Init+0x8a>
 8001236:	bf00      	nop
 8001238:	20000560 	.word	0x20000560
 800123c:	50000100 	.word	0x50000100
 8001240:	3ac04000 	.word	0x3ac04000
 8001244:	10c00010 	.word	0x10c00010
 8001248:	14f00020 	.word	0x14f00020

0800124c <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800124c:	b510      	push	{r4, lr}
 800124e:	4604      	mov	r4, r0
 8001250:	b0a2      	sub	sp, #136	@ 0x88

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001252:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001254:	2254      	movs	r2, #84	@ 0x54
 8001256:	a80d      	add	r0, sp, #52	@ 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001258:	e9cd 1108 	strd	r1, r1, [sp, #32]
 800125c:	e9cd 110a 	strd	r1, r1, [sp, #40]	@ 0x28
 8001260:	910c      	str	r1, [sp, #48]	@ 0x30
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001262:	f00b f815 	bl	800c290 <memset>
  if(adcHandle->Instance==ADC1)
 8001266:	6823      	ldr	r3, [r4, #0]
 8001268:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800126c:	d004      	beq.n	8001278 <HAL_ADC_MspInit+0x2c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC2)
 800126e:	4a4d      	ldr	r2, [pc, #308]	@ (80013a4 <HAL_ADC_MspInit+0x158>)
 8001270:	4293      	cmp	r3, r2
 8001272:	d047      	beq.n	8001304 <HAL_ADC_MspInit+0xb8>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001274:	b022      	add	sp, #136	@ 0x88
 8001276:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001278:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 800127c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001280:	a80d      	add	r0, sp, #52	@ 0x34
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001282:	920d      	str	r2, [sp, #52]	@ 0x34
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8001284:	931e      	str	r3, [sp, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001286:	f006 fa1f 	bl	80076c8 <HAL_RCCEx_PeriphCLKConfig>
 800128a:	2800      	cmp	r0, #0
 800128c:	f040 8083 	bne.w	8001396 <HAL_ADC_MspInit+0x14a>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001290:	4a45      	ldr	r2, [pc, #276]	@ (80013a8 <HAL_ADC_MspInit+0x15c>)
 8001292:	6813      	ldr	r3, [r2, #0]
 8001294:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001296:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001298:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800129a:	d109      	bne.n	80012b0 <HAL_ADC_MspInit+0x64>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800129c:	4b43      	ldr	r3, [pc, #268]	@ (80013ac <HAL_ADC_MspInit+0x160>)
 800129e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80012a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80012a4:	64da      	str	r2, [r3, #76]	@ 0x4c
 80012a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80012ac:	9301      	str	r3, [sp, #4]
 80012ae:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b0:	4b3e      	ldr	r3, [pc, #248]	@ (80013ac <HAL_ADC_MspInit+0x160>)
 80012b2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80012b4:	f042 0201 	orr.w	r2, r2, #1
 80012b8:	64da      	str	r2, [r3, #76]	@ 0x4c
 80012ba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80012bc:	f002 0201 	and.w	r2, r2, #1
 80012c0:	9202      	str	r2, [sp, #8]
 80012c2:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012c4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80012c6:	f042 0202 	orr.w	r2, r2, #2
 80012ca:	64da      	str	r2, [r3, #76]	@ 0x4c
 80012cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ce:	f003 0302 	and.w	r3, r3, #2
 80012d2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin|M1_CURR_AMPL_U_Pin;
 80012d4:	2003      	movs	r0, #3
 80012d6:	2103      	movs	r1, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012d8:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin|M1_CURR_AMPL_U_Pin;
 80012da:	e9cd 0108 	strd	r0, r1, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012de:	2400      	movs	r4, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012e0:	a908      	add	r1, sp, #32
 80012e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e6:	940a      	str	r4, [sp, #40]	@ 0x28
    HAL_GPIO_Init(M1_TEMPERATURE_GPIO_Port, &GPIO_InitStruct);
 80012e8:	f005 fbfc 	bl	8006ae4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_CURR_AMPL_V_Pin;
 80012ec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80012f0:	2303      	movs	r3, #3
    HAL_GPIO_Init(M1_CURR_AMPL_V_GPIO_Port, &GPIO_InitStruct);
 80012f2:	482f      	ldr	r0, [pc, #188]	@ (80013b0 <HAL_ADC_MspInit+0x164>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f4:	940a      	str	r4, [sp, #40]	@ 0x28
    HAL_GPIO_Init(M1_CURR_AMPL_V_GPIO_Port, &GPIO_InitStruct);
 80012f6:	a908      	add	r1, sp, #32
    GPIO_InitStruct.Pin = M1_CURR_AMPL_V_Pin;
 80012f8:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(M1_CURR_AMPL_V_GPIO_Port, &GPIO_InitStruct);
 80012fc:	f005 fbf2 	bl	8006ae4 <HAL_GPIO_Init>
}
 8001300:	b022      	add	sp, #136	@ 0x88
 8001302:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001304:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8001308:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800130c:	a80d      	add	r0, sp, #52	@ 0x34
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800130e:	920d      	str	r2, [sp, #52]	@ 0x34
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8001310:	931e      	str	r3, [sp, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001312:	f006 f9d9 	bl	80076c8 <HAL_RCCEx_PeriphCLKConfig>
 8001316:	2800      	cmp	r0, #0
 8001318:	d140      	bne.n	800139c <HAL_ADC_MspInit+0x150>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800131a:	4a23      	ldr	r2, [pc, #140]	@ (80013a8 <HAL_ADC_MspInit+0x15c>)
 800131c:	6813      	ldr	r3, [r2, #0]
 800131e:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001320:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001322:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001324:	d109      	bne.n	800133a <HAL_ADC_MspInit+0xee>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001326:	4b21      	ldr	r3, [pc, #132]	@ (80013ac <HAL_ADC_MspInit+0x160>)
 8001328:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800132a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800132e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001332:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001336:	9304      	str	r3, [sp, #16]
 8001338:	9b04      	ldr	r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800133a:	4b1c      	ldr	r3, [pc, #112]	@ (80013ac <HAL_ADC_MspInit+0x160>)
 800133c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800133e:	f042 0201 	orr.w	r2, r2, #1
 8001342:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001344:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001346:	f002 0201 	and.w	r2, r2, #1
 800134a:	9205      	str	r2, [sp, #20]
 800134c:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800134e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001350:	f042 0204 	orr.w	r2, r2, #4
 8001354:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001356:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001358:	f002 0204 	and.w	r2, r2, #4
 800135c:	9206      	str	r2, [sp, #24]
 800135e:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001360:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001362:	f042 0202 	orr.w	r2, r2, #2
 8001366:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = M1_CURR_AMPL_W_Pin;
 800136a:	2080      	movs	r0, #128	@ 0x80
 800136c:	2103      	movs	r1, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800136e:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Pin = M1_CURR_AMPL_W_Pin;
 8001372:	e9cd 0108 	strd	r0, r1, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001376:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(M1_CURR_AMPL_W_GPIO_Port, &GPIO_InitStruct);
 8001378:	a908      	add	r1, sp, #32
 800137a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137e:	2400      	movs	r4, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001380:	9b07      	ldr	r3, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001382:	940a      	str	r4, [sp, #40]	@ 0x28
    HAL_GPIO_Init(M1_CURR_AMPL_W_GPIO_Port, &GPIO_InitStruct);
 8001384:	f005 fbae 	bl	8006ae4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_TEMPERATURE_Pin;
 8001388:	2210      	movs	r2, #16
 800138a:	2303      	movs	r3, #3
 800138c:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(M1_TEMPERATURE_GPIO_Port, &GPIO_InitStruct);
 8001390:	4808      	ldr	r0, [pc, #32]	@ (80013b4 <HAL_ADC_MspInit+0x168>)
 8001392:	a908      	add	r1, sp, #32
 8001394:	e7a7      	b.n	80012e6 <HAL_ADC_MspInit+0x9a>
      Error_Handler();
 8001396:	f000 fd7b 	bl	8001e90 <Error_Handler>
 800139a:	e779      	b.n	8001290 <HAL_ADC_MspInit+0x44>
      Error_Handler();
 800139c:	f000 fd78 	bl	8001e90 <Error_Handler>
 80013a0:	e7bb      	b.n	800131a <HAL_ADC_MspInit+0xce>
 80013a2:	bf00      	nop
 80013a4:	50000100 	.word	0x50000100
 80013a8:	2000055c 	.word	0x2000055c
 80013ac:	40021000 	.word	0x40021000
 80013b0:	48000400 	.word	0x48000400
 80013b4:	48000800 	.word	0x48000800

080013b8 <ASPEP_start>:
  * @brief  Starts ASPEP communication by configuring UART.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_start(ASPEP_Handle_t *pHandle)
{
 80013b8:	b570      	push	{r4, r5, r6, lr}
 80013ba:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->fASPEP_HWInit(pHandle->ASPEPIp);
 80013bc:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 80013be:	6940      	ldr	r0, [r0, #20]
 80013c0:	4798      	blx	r3
    pHandle->ASPEP_State = ASPEP_IDLE;
 80013c2:	2300      	movs	r3, #0
    pHandle->ASPEP_TL_State = WAITING_PACKET;
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/
    /* Configure UART to receive first packet*/
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 80013c4:	6d65      	ldr	r5, [r4, #84]	@ 0x54
    pHandle->ASPEP_State = ASPEP_IDLE;
 80013c6:	f8a4 3064 	strh.w	r3, [r4, #100]	@ 0x64
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/
 80013ca:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 80013ce:	6960      	ldr	r0, [r4, #20]
 80013d0:	f104 011c 	add.w	r1, r4, #28
 80013d4:	462b      	mov	r3, r5
 80013d6:	2204      	movs	r2, #4
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 80013d8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 80013dc:	4718      	bx	r3
 80013de:	bf00      	nop

080013e0 <ASPEP_sendBeacon>:
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  * @param  *capabilities Matched capabilities between controller and performer
  */
void ASPEP_sendBeacon(ASPEP_Handle_t *pHandle, ASPEP_Capabilities_def *capabilities)
{
 80013e0:	b410      	push	{r4}
  {
#endif
    uint32_t *packet = (uint32_t *)pHandle->ctrlBuffer.buffer; //cstat !MISRAC2012-Rule-11.3
    *packet = (BEACON
             | (((uint32_t)capabilities->version) << 4U)
             | (((uint32_t)capabilities->DATA_CRC) << 7U)
 80013e2:	780b      	ldrb	r3, [r1, #0]
             | (((uint32_t)capabilities->version) << 4U)
 80013e4:	790a      	ldrb	r2, [r1, #4]
             | (((uint32_t)capabilities->RX_maxSize) << 8U)
             | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 80013e6:	f891 c002 	ldrb.w	ip, [r1, #2]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 80013ea:	4c1e      	ldr	r4, [pc, #120]	@ (8001464 <ASPEP_sendBeacon+0x84>)
             | (((uint32_t)capabilities->DATA_CRC) << 7U)
 80013ec:	01db      	lsls	r3, r3, #7
 80013ee:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
             | (((uint32_t)capabilities->RX_maxSize) << 8U)
 80013f2:	784a      	ldrb	r2, [r1, #1]
 80013f4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 80013f8:	78ca      	ldrb	r2, [r1, #3]
             | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 80013fa:	ea43 338c 	orr.w	r3, r3, ip, lsl #14
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 80013fe:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8001402:	b2da      	uxtb	r2, r3
 8001404:	f042 0205 	orr.w	r2, r2, #5
  header &= 0x0fffffffU;
 8001408:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 800140c:	5ca2      	ldrb	r2, [r4, r2]
 800140e:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 8001412:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8001414:	5ca2      	ldrb	r2, [r4, r2]
 8001416:	ea82 4211 	eor.w	r2, r2, r1, lsr #16
 800141a:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 800141c:	5ca2      	ldrb	r2, [r4, r2]
 800141e:	4c12      	ldr	r4, [pc, #72]	@ (8001468 <ASPEP_sendBeacon+0x88>)
 8001420:	ea82 6211 	eor.w	r2, r2, r1, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 8001424:	5ca2      	ldrb	r2, [r4, r2]
 8001426:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 800142a:	f043 0305 	orr.w	r3, r3, #5
 800142e:	6203      	str	r3, [r0, #32]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001430:	b672      	cpsid	i
  {
#endif
    /* Insert CRC header in the packet to send */
    ASPEP_ComputeHeaderCRC((uint32_t *)txBuffer); //cstat !MISRAC2012-Rule-11.5
    __disable_irq(); /*TODO: Disable High frequency task is enough */
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8001432:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8001434:	b14b      	cbz	r3, 800144a <ASPEP_sendBeacon+0x6a>
  __ASM volatile ("cpsie i" : : : "memory");
 8001436:	b662      	cpsie	i
          pHandle->syncBuffer.length = bufferLength;
        }
      }
      else if(ASPEP_CTRL == dataType)
      {
        if (pHandle->ctrlBuffer.state != available)
 8001438:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800143c:	b913      	cbnz	r3, 8001444 <ASPEP_sendBeacon+0x64>
        {
          result = ASPEP_BUFFER_ERROR;
        }
        else
        {
          pHandle->ctrlBuffer.state = pending;
 800143e:	2302      	movs	r3, #2
 8001440:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
}
 8001444:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001448:	4770      	bx	lr
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 800144a:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 800144e:	2303      	movs	r3, #3
 8001450:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8001454:	6481      	str	r1, [r0, #72]	@ 0x48
 8001456:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 8001458:	2204      	movs	r2, #4
 800145a:	6d83      	ldr	r3, [r0, #88]	@ 0x58
}
 800145c:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 8001460:	6940      	ldr	r0, [r0, #20]
 8001462:	4718      	bx	r3
 8001464:	0800d6e8 	.word	0x0800d6e8
 8001468:	0800d6d8 	.word	0x0800d6d8

0800146c <ASPEP_sendPing>:
{
 800146c:	b430      	push	{r4, r5}
                   | (uint32_t)((uint32_t)cBit << 5U)
 800146e:	014b      	lsls	r3, r1, #5
    uint8_t Nbit = pHandle->syncPacketCount & 0x1U; /* Keep only LSB */
 8001470:	f890 c060 	ldrb.w	ip, [r0, #96]	@ 0x60
    uint8_t ipID = pHandle->liid & 0xFU;
 8001474:	f890 4063 	ldrb.w	r4, [r0, #99]	@ 0x63
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8001478:	4d1d      	ldr	r5, [pc, #116]	@ (80014f0 <ASPEP_sendPing+0x84>)
                   | (uint32_t)((uint32_t)cBit << 5U)
 800147a:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 800147e:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
                   | (uint32_t)((uint32_t)Nbit << 6U)
 8001482:	f00c 0101 	and.w	r1, ip, #1
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8001486:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 800148a:	ea43 13c1 	orr.w	r3, r3, r1, lsl #7
                   | (uint32_t)((uint32_t)ipID << 8U)
 800148e:	f004 040f 	and.w	r4, r4, #15
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8001492:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8001496:	b2da      	uxtb	r2, r3
 8001498:	4c16      	ldr	r4, [pc, #88]	@ (80014f4 <ASPEP_sendPing+0x88>)
 800149a:	f042 0206 	orr.w	r2, r2, #6
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 800149e:	f043 0106 	orr.w	r1, r3, #6
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 80014a2:	5ca2      	ldrb	r2, [r4, r2]
 80014a4:	ea82 2213 	eor.w	r2, r2, r3, lsr #8
 80014a8:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 80014aa:	5ca2      	ldrb	r2, [r4, r2]
 80014ac:	ea82 4213 	eor.w	r2, r2, r3, lsr #16
 80014b0:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 80014b2:	5ca2      	ldrb	r2, [r4, r2]
 80014b4:	ea82 6313 	eor.w	r3, r2, r3, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 80014b8:	5ceb      	ldrb	r3, [r5, r3]
 80014ba:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
 80014be:	6203      	str	r3, [r0, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 80014c0:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 80014c2:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 80014c4:	b143      	cbz	r3, 80014d8 <ASPEP_sendPing+0x6c>
  __ASM volatile ("cpsie i" : : : "memory");
 80014c6:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 80014c8:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 80014cc:	b913      	cbnz	r3, 80014d4 <ASPEP_sendPing+0x68>
          pHandle->ctrlBuffer.state = pending;
 80014ce:	2302      	movs	r3, #2
 80014d0:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
}
 80014d4:	bc30      	pop	{r4, r5}
 80014d6:	4770      	bx	lr
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 80014d8:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 80014dc:	2303      	movs	r3, #3
 80014de:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 80014e2:	6481      	str	r1, [r0, #72]	@ 0x48
 80014e4:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 80014e6:	2204      	movs	r2, #4
 80014e8:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 80014ea:	6940      	ldr	r0, [r0, #20]
}
 80014ec:	bc30      	pop	{r4, r5}
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 80014ee:	4718      	bx	r3
 80014f0:	0800d6d8 	.word	0x0800d6d8
 80014f4:	0800d6e8 	.word	0x0800d6e8

080014f8 <ASPEP_getBuffer>:
    if (MCTL_SYNC == syncAsync)
 80014f8:	2a0a      	cmp	r2, #10
 80014fa:	d009      	beq.n	8001510 <ASPEP_getBuffer+0x18>
      if ((pHandle->asyncBufferA.state > writeLock) && (pHandle->asyncBufferB.state > writeLock))
 80014fc:	f890 3036 	ldrb.w	r3, [r0, #54]	@ 0x36
 8001500:	2b01      	cmp	r3, #1
 8001502:	d91d      	bls.n	8001540 <ASPEP_getBuffer+0x48>
 8001504:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 8001508:	2b01      	cmp	r3, #1
 800150a:	d90d      	bls.n	8001528 <ASPEP_getBuffer+0x30>
        result = false;
 800150c:	2000      	movs	r0, #0
}
 800150e:	4770      	bx	lr
      if (pHandle->syncBuffer.state <= writeLock) /* Possible values are free or writeLock*/
 8001510:	f890 302e 	ldrb.w	r3, [r0, #46]	@ 0x2e
 8001514:	2b01      	cmp	r3, #1
 8001516:	d8f9      	bhi.n	800150c <ASPEP_getBuffer+0x14>
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 8001518:	6a83      	ldr	r3, [r0, #40]	@ 0x28
        pHandle->syncBuffer.state = writeLock;
 800151a:	2201      	movs	r2, #1
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 800151c:	3304      	adds	r3, #4
 800151e:	600b      	str	r3, [r1, #0]
        pHandle->syncBuffer.state = writeLock;
 8001520:	f880 202e 	strb.w	r2, [r0, #46]	@ 0x2e
  bool result = true;
 8001524:	2001      	movs	r0, #1
 8001526:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 8001528:	6b83      	ldr	r3, [r0, #56]	@ 0x38
          pHandle->asyncBufferB.state = writeLock;
 800152a:	f04f 0c01 	mov.w	ip, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 800152e:	f100 0238 	add.w	r2, r0, #56	@ 0x38
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 8001532:	3304      	adds	r3, #4
          pHandle->asyncBufferB.state = writeLock;
 8001534:	f880 c03e 	strb.w	ip, [r0, #62]	@ 0x3e
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 8001538:	6402      	str	r2, [r0, #64]	@ 0x40
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 800153a:	600b      	str	r3, [r1, #0]
  bool result = true;
 800153c:	2001      	movs	r0, #1
 800153e:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 8001540:	6b03      	ldr	r3, [r0, #48]	@ 0x30
          pHandle->asyncBufferA.state = writeLock;
 8001542:	f04f 0c01 	mov.w	ip, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 8001546:	f100 0230 	add.w	r2, r0, #48	@ 0x30
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 800154a:	3304      	adds	r3, #4
          pHandle->asyncBufferA.state = writeLock;
 800154c:	f880 c036 	strb.w	ip, [r0, #54]	@ 0x36
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 8001550:	6402      	str	r2, [r0, #64]	@ 0x40
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 8001552:	600b      	str	r3, [r1, #0]
 8001554:	e7f2      	b.n	800153c <ASPEP_getBuffer+0x44>
 8001556:	bf00      	nop

08001558 <ASPEP_sendPacket>:
{
 8001558:	4684      	mov	ip, r0
    if (ASPEP_CONNECTED == pHandle-> ASPEP_State)
 800155a:	f890 0064 	ldrb.w	r0, [r0, #100]	@ 0x64
 800155e:	2802      	cmp	r0, #2
 8001560:	d001      	beq.n	8001566 <ASPEP_sendPacket+0xe>
      result = ASPEP_NOT_CONNECTED;
 8001562:	2002      	movs	r0, #2
 8001564:	4770      	bx	lr
      tmpHeader = ((uint32_t)((uint32_t)txDataLengthTemp << (uint32_t)4) | (uint32_t)syncAsync);
 8001566:	ea43 1002 	orr.w	r0, r3, r2, lsl #4
      *header = tmpHeader;
 800156a:	f841 0c04 	str.w	r0, [r1, #-4]
      if (1U == pHandle->Capabilities.DATA_CRC)
 800156e:	f89c 006c 	ldrb.w	r0, [ip, #108]	@ 0x6c
 8001572:	2801      	cmp	r0, #1
 8001574:	d104      	bne.n	8001580 <ASPEP_sendPacket+0x28>
        packet[txDataLengthTemp] = (uint8_t)0xCA; /* Dummy CRC */
 8001576:	f64f 60ca 	movw	r0, #65226	@ 0xfeca
 800157a:	5288      	strh	r0, [r1, r2]
        txDataLengthTemp += (uint16_t)ASPEP_DATACRC_SIZE;
 800157c:	3202      	adds	r2, #2
 800157e:	b292      	uxth	r2, r2
      if (MCTL_SYNC == syncAsync)
 8001580:	2b0a      	cmp	r3, #10
 8001582:	d105      	bne.n	8001590 <ASPEP_sendPacket+0x38>
        if (pSupHandle->MCP_PacketAvailable)
 8001584:	f89c 0010 	ldrb.w	r0, [ip, #16]
 8001588:	b348      	cbz	r0, 80015de <ASPEP_sendPacket+0x86>
          pSupHandle->MCP_PacketAvailable = false; /* CMD from controller is processed*/
 800158a:	2000      	movs	r0, #0
 800158c:	f88c 0010 	strb.w	r0, [ip, #16]
  uint32_t header = *headerPtr;
 8001590:	f851 0c04 	ldr.w	r0, [r1, #-4]
{
 8001594:	b570      	push	{r4, r5, r6, lr}
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8001596:	4d34      	ldr	r5, [pc, #208]	@ (8001668 <ASPEP_sendPacket+0x110>)
 8001598:	b2c4      	uxtb	r4, r0
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 800159a:	3204      	adds	r2, #4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 800159c:	5d2e      	ldrb	r6, [r5, r4]
 800159e:	f3c0 2407 	ubfx	r4, r0, #8, #8
 80015a2:	4074      	eors	r4, r6
      header--; /* Header ues 4*8 bits on top of txBuffer*/
 80015a4:	f1a1 0e04 	sub.w	lr, r1, #4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 80015a8:	5d2e      	ldrb	r6, [r5, r4]
 80015aa:	f3c0 4407 	ubfx	r4, r0, #16, #8
 80015ae:	4074      	eors	r4, r6
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 80015b0:	b292      	uxth	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 80015b2:	5d2c      	ldrb	r4, [r5, r4]
 80015b4:	f3c0 6503 	ubfx	r5, r0, #24, #4
 80015b8:	406c      	eors	r4, r5
 80015ba:	4d2c      	ldr	r5, [pc, #176]	@ (800166c <ASPEP_sendPacket+0x114>)
  *headerPtr |= (uint32_t)crc << 28;
 80015bc:	5d2c      	ldrb	r4, [r5, r4]
 80015be:	ea40 7004 	orr.w	r0, r0, r4, lsl #28
 80015c2:	f841 0c04 	str.w	r0, [r1, #-4]
  __ASM volatile ("cpsid i" : : : "memory");
 80015c6:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 80015c8:	f8dc 1048 	ldr.w	r1, [ip, #72]	@ 0x48
 80015cc:	b1b9      	cbz	r1, 80015fe <ASPEP_sendPacket+0xa6>
  __ASM volatile ("cpsie i" : : : "memory");
 80015ce:	b662      	cpsie	i
      if (MCTL_ASYNC == dataType)
 80015d0:	2b09      	cmp	r3, #9
 80015d2:	d006      	beq.n	80015e2 <ASPEP_sendPacket+0x8a>
      else if (MCTL_SYNC == dataType)
 80015d4:	2b0a      	cmp	r3, #10
 80015d6:	d02a      	beq.n	800162e <ASPEP_sendPacket+0xd6>
      else if(ASPEP_CTRL == dataType)
 80015d8:	b37b      	cbz	r3, 800163a <ASPEP_sendPacket+0xe2>
  uint8_t result = ASPEP_OK;
 80015da:	2000      	movs	r0, #0
}
 80015dc:	bd70      	pop	{r4, r5, r6, pc}
          result = MCTL_SYNC_NOT_EXPECTED;
 80015de:	2001      	movs	r0, #1
}
 80015e0:	4770      	bx	lr
        if (txBuffer != (uint8_t *)pHandle->lastRequestedAsyncBuff->buffer)
 80015e2:	f8dc 3040 	ldr.w	r3, [ip, #64]	@ 0x40
 80015e6:	6819      	ldr	r1, [r3, #0]
  uint8_t result = ASPEP_OK;
 80015e8:	458e      	cmp	lr, r1
 80015ea:	bf14      	ite	ne
 80015ec:	2003      	movne	r0, #3
 80015ee:	2000      	moveq	r0, #0
        if (NULL == pHandle->asyncNextBuffer)
 80015f0:	f8dc 1044 	ldr.w	r1, [ip, #68]	@ 0x44
 80015f4:	b3a1      	cbz	r1, 8001660 <ASPEP_sendPacket+0x108>
        pHandle->lastRequestedAsyncBuff->state = pending;
 80015f6:	2102      	movs	r1, #2
 80015f8:	7199      	strb	r1, [r3, #6]
        pHandle->lastRequestedAsyncBuff->length = bufferLength;
 80015fa:	809a      	strh	r2, [r3, #4]
}
 80015fc:	bd70      	pop	{r4, r5, r6, pc}
      if (MCTL_ASYNC == dataType)
 80015fe:	2b09      	cmp	r3, #9
 8001600:	d029      	beq.n	8001656 <ASPEP_sendPacket+0xfe>
      else if (MCTL_SYNC == dataType)
 8001602:	2b0a      	cmp	r3, #10
        pHandle->syncBuffer.state = readLock;
 8001604:	f04f 0303 	mov.w	r3, #3
 8001608:	bf0b      	itete	eq
 800160a:	f88c 302e 	strbeq.w	r3, [ip, #46]	@ 0x2e
        pHandle->ctrlBuffer.state = readLock;
 800160e:	f88c 3024 	strbne.w	r3, [ip, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 8001612:	f10c 0328 	addeq.w	r3, ip, #40	@ 0x28
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8001616:	f10c 0320 	addne.w	r3, ip, #32
        pHandle->lockBuffer = (void *)pHandle->lastRequestedAsyncBuff;
 800161a:	f8cc 3048 	str.w	r3, [ip, #72]	@ 0x48
 800161e:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 8001620:	f8dc 3058 	ldr.w	r3, [ip, #88]	@ 0x58
 8001624:	f8dc 0014 	ldr.w	r0, [ip, #20]
 8001628:	4671      	mov	r1, lr
 800162a:	4798      	blx	r3
 800162c:	e7d5      	b.n	80015da <ASPEP_sendPacket+0x82>
        if (pHandle -> syncBuffer.state != writeLock)
 800162e:	f89c 302e 	ldrb.w	r3, [ip, #46]	@ 0x2e
 8001632:	2b01      	cmp	r3, #1
 8001634:	d009      	beq.n	800164a <ASPEP_sendPacket+0xf2>
          result = ASPEP_BUFFER_ERROR;
 8001636:	2003      	movs	r0, #3
}
 8001638:	bd70      	pop	{r4, r5, r6, pc}
        if (pHandle->ctrlBuffer.state != available)
 800163a:	f89c 3024 	ldrb.w	r3, [ip, #36]	@ 0x24
 800163e:	2b00      	cmp	r3, #0
 8001640:	d1f9      	bne.n	8001636 <ASPEP_sendPacket+0xde>
          pHandle->ctrlBuffer.state = pending;
 8001642:	2302      	movs	r3, #2
 8001644:	f88c 3024 	strb.w	r3, [ip, #36]	@ 0x24
 8001648:	e7c7      	b.n	80015da <ASPEP_sendPacket+0x82>
          pHandle->syncBuffer.state = pending;
 800164a:	2302      	movs	r3, #2
 800164c:	f88c 302e 	strb.w	r3, [ip, #46]	@ 0x2e
          pHandle->syncBuffer.length = bufferLength;
 8001650:	f8ac 202c 	strh.w	r2, [ip, #44]	@ 0x2c
 8001654:	e7c1      	b.n	80015da <ASPEP_sendPacket+0x82>
        pHandle->lastRequestedAsyncBuff->state = readLock;
 8001656:	f8dc 3040 	ldr.w	r3, [ip, #64]	@ 0x40
 800165a:	2103      	movs	r1, #3
 800165c:	7199      	strb	r1, [r3, #6]
        pHandle->lockBuffer = (void *)pHandle->lastRequestedAsyncBuff;
 800165e:	e7dc      	b.n	800161a <ASPEP_sendPacket+0xc2>
          pHandle->asyncNextBuffer = pHandle->lastRequestedAsyncBuff;
 8001660:	f8cc 3044 	str.w	r3, [ip, #68]	@ 0x44
 8001664:	e7c7      	b.n	80015f6 <ASPEP_sendPacket+0x9e>
 8001666:	bf00      	nop
 8001668:	0800d6e8 	.word	0x0800d6e8
 800166c:	0800d6d8 	.word	0x0800d6d8

08001670 <ASPEP_HWDataTransmittedIT>:
  * Therefore, there is no need to protect this ISR against another higher priority ISR (HF Task).
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWDataTransmittedIT(ASPEP_Handle_t *pHandle)
{
 8001670:	b510      	push	{r4, lr}
  }
  else
  {
#endif
    /* First free previous readLock buffer */
    if (pHandle->ctrlBuffer.state == readLock)
 8001672:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 8001676:	2b03      	cmp	r3, #3
{
 8001678:	4604      	mov	r4, r0
    if (pHandle->ctrlBuffer.state == readLock)
 800167a:	d013      	beq.n	80016a4 <ASPEP_HWDataTransmittedIT+0x34>
      pHandle->ctrlBuffer.state = available;
    }
    else /* if previous buffer was not ASPEP_CTRL, then the buffer locked is a MCTL_Buff_t */
    {
      MCTL_Buff_t *tempBuff = (MCTL_Buff_t *)pHandle->lockBuffer; //cstat !MISRAC2012-Rule-11.5
      tempBuff->state = available;
 800167c:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 800167e:	2100      	movs	r1, #0
 8001680:	7191      	strb	r1, [r2, #6]
    }
    if (pHandle->syncBuffer.state == pending)
 8001682:	f890 202e 	ldrb.w	r2, [r0, #46]	@ 0x2e
 8001686:	2a02      	cmp	r2, #2
 8001688:	d013      	beq.n	80016b2 <ASPEP_HWDataTransmittedIT+0x42>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
      pHandle->syncBuffer.state = readLock;
    }
    /* Second prepare transfer of pending buffer */
    else if (pHandle->ctrlBuffer.state == pending)
 800168a:	2b02      	cmp	r3, #2
 800168c:	d11d      	bne.n	80016ca <ASPEP_HWDataTransmittedIT+0x5a>
    {
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 800168e:	f100 0120 	add.w	r1, r0, #32
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 8001692:	6d83      	ldr	r3, [r0, #88]	@ 0x58
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 8001694:	6481      	str	r1, [r0, #72]	@ 0x48
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 8001696:	2204      	movs	r2, #4
 8001698:	6940      	ldr	r0, [r0, #20]
 800169a:	4798      	blx	r3
      pHandle->ctrlBuffer.state = readLock;
 800169c:	2303      	movs	r3, #3
 800169e:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      __enable_irq();
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 80016a2:	bd10      	pop	{r4, pc}
    if (pHandle->syncBuffer.state == pending)
 80016a4:	f890 302e 	ldrb.w	r3, [r0, #46]	@ 0x2e
      pHandle->ctrlBuffer.state = available;
 80016a8:	2200      	movs	r2, #0
    if (pHandle->syncBuffer.state == pending)
 80016aa:	2b02      	cmp	r3, #2
      pHandle->ctrlBuffer.state = available;
 80016ac:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
    if (pHandle->syncBuffer.state == pending)
 80016b0:	d10b      	bne.n	80016ca <ASPEP_HWDataTransmittedIT+0x5a>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 80016b2:	f104 0028 	add.w	r0, r4, #40	@ 0x28
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 80016b6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 80016b8:	64a0      	str	r0, [r4, #72]	@ 0x48
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 80016ba:	8da2      	ldrh	r2, [r4, #44]	@ 0x2c
 80016bc:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80016be:	6960      	ldr	r0, [r4, #20]
 80016c0:	4798      	blx	r3
      pHandle->syncBuffer.state = readLock;
 80016c2:	2303      	movs	r3, #3
 80016c4:	f884 302e 	strb.w	r3, [r4, #46]	@ 0x2e
}
 80016c8:	bd10      	pop	{r4, pc}
  __ASM volatile ("cpsid i" : : : "memory");
 80016ca:	b672      	cpsid	i
      if (pHandle->asyncNextBuffer != NULL)
 80016cc:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80016ce:	b1cb      	cbz	r3, 8001704 <ASPEP_HWDataTransmittedIT+0x94>
        pHandle->asyncNextBuffer->state = readLock;
 80016d0:	2203      	movs	r2, #3
        pHandle->lockBuffer = (void *)pHandle->asyncNextBuffer;
 80016d2:	64a3      	str	r3, [r4, #72]	@ 0x48
        pHandle->asyncNextBuffer->state = readLock;
 80016d4:	719a      	strb	r2, [r3, #6]
        pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->asyncNextBuffer->buffer, pHandle->asyncNextBuffer->length);
 80016d6:	6819      	ldr	r1, [r3, #0]
 80016d8:	889a      	ldrh	r2, [r3, #4]
 80016da:	6960      	ldr	r0, [r4, #20]
 80016dc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80016de:	4798      	blx	r3
        if ((pHandle->asyncBufferA.state == pending) || (pHandle->asyncBufferB.state == pending))
 80016e0:	f894 3036 	ldrb.w	r3, [r4, #54]	@ 0x36
 80016e4:	2b02      	cmp	r3, #2
 80016e6:	d007      	beq.n	80016f8 <ASPEP_HWDataTransmittedIT+0x88>
 80016e8:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 80016ec:	2b02      	cmp	r3, #2
 80016ee:	d003      	beq.n	80016f8 <ASPEP_HWDataTransmittedIT+0x88>
          pHandle->asyncNextBuffer = NULL;
 80016f0:	2300      	movs	r3, #0
 80016f2:	6463      	str	r3, [r4, #68]	@ 0x44
  __ASM volatile ("cpsie i" : : : "memory");
 80016f4:	b662      	cpsie	i
}
 80016f6:	bd10      	pop	{r4, pc}
          uint32_t temp = (uint32_t)&pHandle->asyncBufferA + (uint32_t)&pHandle->asyncBufferB
 80016f8:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80016fa:	0063      	lsls	r3, r4, #1
 80016fc:	3368      	adds	r3, #104	@ 0x68
 80016fe:	1a9b      	subs	r3, r3, r2
          pHandle->asyncNextBuffer = (MCTL_Buff_t *) temp; //cstat !MISRAC2012-Rule-11.4
 8001700:	6463      	str	r3, [r4, #68]	@ 0x44
        {
 8001702:	e7f7      	b.n	80016f4 <ASPEP_HWDataTransmittedIT+0x84>
        pHandle->lockBuffer = NULL;
 8001704:	64a3      	str	r3, [r4, #72]	@ 0x48
 8001706:	e7f5      	b.n	80016f4 <ASPEP_HWDataTransmittedIT+0x84>

08001708 <ASPEP_RXframeProcess>:
  * @param  *packetLength Length of the packet to be processed
  *
  * @return Returns the buffer of data transmitted by the MCP controller device
  */
uint8_t *ASPEP_RXframeProcess(MCTL_Handle_t *pSupHandle, uint16_t *packetLength)
{
 8001708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    uint16_t packetNumber;
#if VALID_CRC_DATA
    bool validCRCData = true;
#endif
    *packetLength = 0;
    if (pHandle->NewPacketAvailable)
 800170c:	f890 5061 	ldrb.w	r5, [r0, #97]	@ 0x61
    uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
 8001710:	69c2      	ldr	r2, [r0, #28]
    *packetLength = 0;
 8001712:	2300      	movs	r3, #0
{
 8001714:	4604      	mov	r4, r0
    *packetLength = 0;
 8001716:	800b      	strh	r3, [r1, #0]
    if (pHandle->NewPacketAvailable)
 8001718:	b19d      	cbz	r5, 8001742 <ASPEP_RXframeProcess+0x3a>
    {
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
      switch (pHandle->ASPEP_State)
 800171a:	f890 5064 	ldrb.w	r5, [r0, #100]	@ 0x64
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
 800171e:	f880 3061 	strb.w	r3, [r0, #97]	@ 0x61
      switch (pHandle->ASPEP_State)
 8001722:	2d01      	cmp	r5, #1
 8001724:	d04e      	beq.n	80017c4 <ASPEP_RXframeProcess+0xbc>
 8001726:	2d02      	cmp	r5, #2
 8001728:	d012      	beq.n	8001750 <ASPEP_RXframeProcess+0x48>
 800172a:	b9d5      	cbnz	r5, 8001762 <ASPEP_RXframeProcess+0x5a>
      {
        case ASPEP_IDLE:
        {
          if (BEACON == pHandle->rxPacketType)
 800172c:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 800172e:	2b05      	cmp	r3, #5
 8001730:	d062      	beq.n	80017f8 <ASPEP_RXframeProcess+0xf0>
              /* Nothing to do, controller has to send back new beacon with matching capabilities */
            }
            /* Beacon Packet must be answered*/
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
          }
          else if (PING == pHandle->rxPacketType)
 8001732:	2b06      	cmp	r3, #6
 8001734:	d115      	bne.n	8001762 <ASPEP_RXframeProcess+0x5a>
          {
            /* In Listening for controller performer, */
            packetNumber = (uint16_t)((packetHeader & 0x0FFFF000U) >> (uint16_t)12U);
            ASPEP_sendPing(pHandle, ASPEP_PING_RESET, packetNumber);
 8001736:	f3c2 320f 	ubfx	r2, r2, #12, #16
 800173a:	4629      	mov	r1, r5
 800173c:	f7ff fe96 	bl	800146c <ASPEP_sendPing>
 8001740:	e00f      	b.n	8001762 <ASPEP_RXframeProcess+0x5a>
          break;
      }
      /* The valid received packet is now safely consumes, we are ready to receive a new packet */
      pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
    }
    else if (pHandle->badPacketFlag > ASPEP_OK)
 8001742:	f890 3062 	ldrb.w	r3, [r0, #98]	@ 0x62
 8001746:	b9b3      	cbnz	r3, 8001776 <ASPEP_RXframeProcess+0x6e>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 8001748:	2500      	movs	r5, #0
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
  return (result);
}
 800174a:	4628      	mov	r0, r5
 800174c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if (BEACON == pHandle->rxPacketType)
 8001750:	6e85      	ldr	r5, [r0, #104]	@ 0x68
 8001752:	2d05      	cmp	r5, #5
 8001754:	f000 80d9 	beq.w	800190a <ASPEP_RXframeProcess+0x202>
          else if (PING == pHandle->rxPacketType)
 8001758:	2d06      	cmp	r5, #6
 800175a:	f000 8125 	beq.w	80019a8 <ASPEP_RXframeProcess+0x2a0>
          else if (DATA_PACKET == pHandle->rxPacketType)
 800175e:	2d09      	cmp	r5, #9
 8001760:	d03e      	beq.n	80017e0 <ASPEP_RXframeProcess+0xd8>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 8001762:	2500      	movs	r5, #0
      pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8001764:	6960      	ldr	r0, [r4, #20]
 8001766:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001768:	2204      	movs	r2, #4
 800176a:	f104 011c 	add.w	r1, r4, #28
 800176e:	4798      	blx	r3
}
 8001770:	4628      	mov	r0, r5
 8001772:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 8001776:	eb03 2303 	add.w	r3, r3, r3, lsl #8
 800177a:	021b      	lsls	r3, r3, #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 800177c:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8001780:	488c      	ldr	r0, [pc, #560]	@ (80019b4 <ASPEP_RXframeProcess+0x2ac>)
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8001782:	4d8d      	ldr	r5, [pc, #564]	@ (80019b8 <ASPEP_RXframeProcess+0x2b0>)
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8001784:	f082 0209 	eor.w	r2, r2, #9
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 8001788:	f043 010f 	orr.w	r1, r3, #15
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 800178c:	5c82      	ldrb	r2, [r0, r2]
 800178e:	ea82 4313 	eor.w	r3, r2, r3, lsr #16
 8001792:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8001794:	5cc3      	ldrb	r3, [r0, r3]
  *headerPtr |= (uint32_t)crc << 28;
 8001796:	5ceb      	ldrb	r3, [r5, r3]
 8001798:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
 800179c:	6223      	str	r3, [r4, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800179e:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 80017a0:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	f000 80f4 	beq.w	8001990 <ASPEP_RXframeProcess+0x288>
  __ASM volatile ("cpsie i" : : : "memory");
 80017a8:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 80017aa:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 80017ae:	b913      	cbnz	r3, 80017b6 <ASPEP_RXframeProcess+0xae>
          pHandle->ctrlBuffer.state = pending;
 80017b0:	2302      	movs	r3, #2
 80017b2:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      pHandle->badPacketFlag = ASPEP_OK;
 80017b6:	2200      	movs	r2, #0
      pHandle->fASPEP_HWSync(pHandle->ASPEPIp);
 80017b8:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80017ba:	6960      	ldr	r0, [r4, #20]
      pHandle->badPacketFlag = ASPEP_OK;
 80017bc:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
      pHandle->fASPEP_HWSync(pHandle->ASPEPIp);
 80017c0:	4798      	blx	r3
 80017c2:	e7c1      	b.n	8001748 <ASPEP_RXframeProcess+0x40>
          if (BEACON == pHandle->rxPacketType)
 80017c4:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 80017c6:	2905      	cmp	r1, #5
 80017c8:	d064      	beq.n	8001894 <ASPEP_RXframeProcess+0x18c>
          else if (PING == pHandle->rxPacketType)
 80017ca:	2906      	cmp	r1, #6
 80017cc:	d1c9      	bne.n	8001762 <ASPEP_RXframeProcess+0x5a>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 80017ce:	f3c2 320f 	ubfx	r2, r2, #12, #16
 80017d2:	4629      	mov	r1, r5
 80017d4:	f7ff fe4a 	bl	800146c <ASPEP_sendPing>
            pHandle->ASPEP_State = ASPEP_CONNECTED;
 80017d8:	2302      	movs	r3, #2
 80017da:	f884 3064 	strb.w	r3, [r4, #100]	@ 0x64
 80017de:	e7c0      	b.n	8001762 <ASPEP_RXframeProcess+0x5a>
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 80017e0:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
              *packetLength = pHandle->rxLengthASPEP;
 80017e4:	f8b0 205c 	ldrh.w	r2, [r0, #92]	@ 0x5c
              result = pHandle->rxBuffer;
 80017e8:	69a5      	ldr	r5, [r4, #24]
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 80017ea:	3301      	adds	r3, #1
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 80017ec:	2001      	movs	r0, #1
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 80017ee:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 80017f2:	7420      	strb	r0, [r4, #16]
              *packetLength = pHandle->rxLengthASPEP;
 80017f4:	800a      	strh	r2, [r1, #0]
              result = pHandle->rxBuffer;
 80017f6:	e7b5      	b.n	8001764 <ASPEP_RXframeProcess+0x5c>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 80017f8:	f894 c01d 	ldrb.w	ip, [r4, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80017fc:	f894 306d 	ldrb.w	r3, [r4, #109]	@ 0x6d
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8001800:	7f00      	ldrb	r0, [r0, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001802:	f894 606c 	ldrb.w	r6, [r4, #108]	@ 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001806:	f894 706e 	ldrb.w	r7, [r4, #110]	@ 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 800180a:	f894 906f 	ldrb.w	r9, [r4, #111]	@ 0x6f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 800180e:	f00c 0c3f 	and.w	ip, ip, #63	@ 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8001812:	09c0      	lsrs	r0, r0, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8001814:	4563      	cmp	r3, ip
 8001816:	bf28      	it	cs
 8001818:	4663      	movcs	r3, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800181a:	42b0      	cmp	r0, r6
 800181c:	4601      	mov	r1, r0
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 800181e:	f3c2 3886 	ubfx	r8, r2, #14, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001822:	bf28      	it	cs
 8001824:	4631      	movcs	r1, r6
 8001826:	f361 0507 	bfi	r5, r1, #0, #8
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 800182a:	f3c2 5a46 	ubfx	sl, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 800182e:	45b8      	cmp	r8, r7
 8001830:	4641      	mov	r1, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001832:	f363 250f 	bfi	r5, r3, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001836:	bf28      	it	cs
 8001838:	4639      	movcs	r1, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 800183a:	45ca      	cmp	sl, r9
 800183c:	46d6      	mov	lr, sl
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800183e:	f361 4517 	bfi	r5, r1, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8001842:	bf28      	it	cs
 8001844:	46ce      	movcs	lr, r9
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001846:	f36e 651f 	bfi	r5, lr, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 800184a:	42b0      	cmp	r0, r6
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800184c:	66e5      	str	r5, [r4, #108]	@ 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 800184e:	d81b      	bhi.n	8001888 <ASPEP_RXframeProcess+0x180>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8001850:	459c      	cmp	ip, r3
 8001852:	d819      	bhi.n	8001888 <ASPEP_RXframeProcess+0x180>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8001854:	45b8      	cmp	r8, r7
 8001856:	d817      	bhi.n	8001888 <ASPEP_RXframeProcess+0x180>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8001858:	45ca      	cmp	sl, r9
 800185a:	d815      	bhi.n	8001888 <ASPEP_RXframeProcess+0x180>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 800185c:	f894 0070 	ldrb.w	r0, [r4, #112]	@ 0x70
 8001860:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8001864:	4290      	cmp	r0, r2
 8001866:	d10f      	bne.n	8001888 <ASPEP_RXframeProcess+0x180>
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8001868:	1c4a      	adds	r2, r1, #1
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 800186a:	3301      	adds	r3, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 800186c:	b2d2      	uxtb	r2, r2
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 800186e:	b2db      	uxtb	r3, r3
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8001870:	0152      	lsls	r2, r2, #5
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 8001872:	ea4f 1e8e 	mov.w	lr, lr, lsl #6
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8001876:	015b      	lsls	r3, r3, #5
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 8001878:	2101      	movs	r1, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 800187a:	81a2      	strh	r2, [r4, #12]
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 800187c:	f8a4 e00e 	strh.w	lr, [r4, #14]
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8001880:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 8001884:	f884 1064 	strb.w	r1, [r4, #100]	@ 0x64
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 8001888:	f104 016c 	add.w	r1, r4, #108	@ 0x6c
 800188c:	4620      	mov	r0, r4
 800188e:	f7ff fda7 	bl	80013e0 <ASPEP_sendBeacon>
 8001892:	e766      	b.n	8001762 <ASPEP_RXframeProcess+0x5a>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8001894:	7f45      	ldrb	r5, [r0, #29]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001896:	f890 c06c 	ldrb.w	ip, [r0, #108]	@ 0x6c
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 800189a:	7f01      	ldrb	r1, [r0, #28]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 800189c:	f890 006d 	ldrb.w	r0, [r0, #109]	@ 0x6d
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80018a0:	f894 606e 	ldrb.w	r6, [r4, #110]	@ 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80018a4:	f894 e06f 	ldrb.w	lr, [r4, #111]	@ 0x6f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 80018a8:	f005 053f 	and.w	r5, r5, #63	@ 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 80018ac:	09c9      	lsrs	r1, r1, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80018ae:	42a8      	cmp	r0, r5
 80018b0:	bf28      	it	cs
 80018b2:	4628      	movcs	r0, r5
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80018b4:	4561      	cmp	r1, ip
 80018b6:	460f      	mov	r7, r1
 80018b8:	bf28      	it	cs
 80018ba:	4667      	movcs	r7, ip
 80018bc:	f367 0307 	bfi	r3, r7, #0, #8
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 80018c0:	f3c2 3786 	ubfx	r7, r2, #14, #7
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 80018c4:	f3c2 5846 	ubfx	r8, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80018c8:	42b7      	cmp	r7, r6
 80018ca:	46b9      	mov	r9, r7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80018cc:	f360 230f 	bfi	r3, r0, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80018d0:	bf28      	it	cs
 80018d2:	46b1      	movcs	r9, r6
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80018d4:	45f0      	cmp	r8, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80018d6:	f369 4317 	bfi	r3, r9, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80018da:	46c1      	mov	r9, r8
 80018dc:	bf28      	it	cs
 80018de:	46f1      	movcs	r9, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80018e0:	f369 631f 	bfi	r3, r9, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80018e4:	4561      	cmp	r1, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80018e6:	66e3      	str	r3, [r4, #108]	@ 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80018e8:	d80b      	bhi.n	8001902 <ASPEP_RXframeProcess+0x1fa>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 80018ea:	4285      	cmp	r5, r0
 80018ec:	d809      	bhi.n	8001902 <ASPEP_RXframeProcess+0x1fa>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 80018ee:	42b7      	cmp	r7, r6
 80018f0:	d807      	bhi.n	8001902 <ASPEP_RXframeProcess+0x1fa>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 80018f2:	45f0      	cmp	r8, lr
 80018f4:	d805      	bhi.n	8001902 <ASPEP_RXframeProcess+0x1fa>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 80018f6:	f894 3070 	ldrb.w	r3, [r4, #112]	@ 0x70
 80018fa:	f3c2 1202 	ubfx	r2, r2, #4, #3
 80018fe:	4293      	cmp	r3, r2
 8001900:	d0c2      	beq.n	8001888 <ASPEP_RXframeProcess+0x180>
              pHandle->ASPEP_State = ASPEP_IDLE;
 8001902:	2300      	movs	r3, #0
 8001904:	f884 3064 	strb.w	r3, [r4, #100]	@ 0x64
 8001908:	e7be      	b.n	8001888 <ASPEP_RXframeProcess+0x180>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 800190a:	f894 c01d 	ldrb.w	ip, [r4, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 800190e:	f894 506d 	ldrb.w	r5, [r4, #109]	@ 0x6d
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8001912:	7f00      	ldrb	r0, [r0, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001914:	f894 e06c 	ldrb.w	lr, [r4, #108]	@ 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001918:	f894 606e 	ldrb.w	r6, [r4, #110]	@ 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 800191c:	f894 806f 	ldrb.w	r8, [r4, #111]	@ 0x6f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8001920:	f00c 0c3f 	and.w	ip, ip, #63	@ 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8001924:	09c0      	lsrs	r0, r0, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8001926:	4565      	cmp	r5, ip
 8001928:	bf28      	it	cs
 800192a:	4665      	movcs	r5, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800192c:	4570      	cmp	r0, lr
 800192e:	4607      	mov	r7, r0
 8001930:	4619      	mov	r1, r3
 8001932:	bf28      	it	cs
 8001934:	4677      	movcs	r7, lr
 8001936:	f367 0107 	bfi	r1, r7, #0, #8
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 800193a:	f3c2 3786 	ubfx	r7, r2, #14, #7
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 800193e:	f3c2 5946 	ubfx	r9, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001942:	42b7      	cmp	r7, r6
 8001944:	46ba      	mov	sl, r7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001946:	f365 210f 	bfi	r1, r5, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 800194a:	bf28      	it	cs
 800194c:	46b2      	movcs	sl, r6
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 800194e:	45c1      	cmp	r9, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001950:	f36a 4117 	bfi	r1, sl, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8001954:	46ca      	mov	sl, r9
 8001956:	bf28      	it	cs
 8001958:	46c2      	movcs	sl, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800195a:	f36a 611f 	bfi	r1, sl, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 800195e:	4570      	cmp	r0, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001960:	66e1      	str	r1, [r4, #108]	@ 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8001962:	f104 016c 	add.w	r1, r4, #108	@ 0x6c
 8001966:	d80d      	bhi.n	8001984 <ASPEP_RXframeProcess+0x27c>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8001968:	45ac      	cmp	ip, r5
 800196a:	d80b      	bhi.n	8001984 <ASPEP_RXframeProcess+0x27c>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 800196c:	42b7      	cmp	r7, r6
 800196e:	d809      	bhi.n	8001984 <ASPEP_RXframeProcess+0x27c>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8001970:	45c1      	cmp	r9, r8
 8001972:	d807      	bhi.n	8001984 <ASPEP_RXframeProcess+0x27c>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8001974:	f894 3070 	ldrb.w	r3, [r4, #112]	@ 0x70
 8001978:	f3c2 1202 	ubfx	r2, r2, #4, #3
 800197c:	1a9b      	subs	r3, r3, r2
 800197e:	fab3 f383 	clz	r3, r3
 8001982:	095b      	lsrs	r3, r3, #5
 8001984:	f884 3064 	strb.w	r3, [r4, #100]	@ 0x64
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 8001988:	4620      	mov	r0, r4
 800198a:	f7ff fd29 	bl	80013e0 <ASPEP_sendBeacon>
 800198e:	e6e8      	b.n	8001762 <ASPEP_RXframeProcess+0x5a>
  (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8001990:	f104 0120 	add.w	r1, r4, #32
        pHandle->ctrlBuffer.state = readLock;
 8001994:	2303      	movs	r3, #3
 8001996:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 800199a:	64a1      	str	r1, [r4, #72]	@ 0x48
 800199c:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 800199e:	2204      	movs	r2, #4
 80019a0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80019a2:	6960      	ldr	r0, [r4, #20]
 80019a4:	4798      	blx	r3
 80019a6:	e706      	b.n	80017b6 <ASPEP_RXframeProcess+0xae>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 80019a8:	f3c2 320f 	ubfx	r2, r2, #12, #16
 80019ac:	2101      	movs	r1, #1
 80019ae:	f7ff fd5d 	bl	800146c <ASPEP_sendPing>
 80019b2:	e6d6      	b.n	8001762 <ASPEP_RXframeProcess+0x5a>
 80019b4:	0800d6e8 	.word	0x0800d6e8
 80019b8:	0800d6d8 	.word	0x0800d6d8

080019bc <ASPEP_HWDataReceivedIT>:
  * If the packet received contains an error in the header, the HW IP will be re-synchronised first, and DMA will be configured after.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWDataReceivedIT(ASPEP_Handle_t *pHandle)
{
 80019bc:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    switch (pHandle->ASPEP_TL_State)
 80019be:	f890 3065 	ldrb.w	r3, [r0, #101]	@ 0x65
{
 80019c2:	4604      	mov	r4, r0
    switch (pHandle->ASPEP_TL_State)
 80019c4:	b143      	cbz	r3, 80019d8 <ASPEP_HWDataReceivedIT+0x1c>
 80019c6:	2b01      	cmp	r3, #1
 80019c8:	d000      	beq.n	80019cc <ASPEP_HWDataReceivedIT+0x10>
        break;
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 80019ca:	bd10      	pop	{r4, pc}
        pHandle->ASPEP_TL_State = WAITING_PACKET;
 80019cc:	2200      	movs	r2, #0
 80019ce:	f880 2065 	strb.w	r2, [r0, #101]	@ 0x65
        pHandle->NewPacketAvailable = true;
 80019d2:	f880 3061 	strb.w	r3, [r0, #97]	@ 0x61
}
 80019d6:	bd10      	pop	{r4, pc}
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 80019d8:	69c1      	ldr	r1, [r0, #28]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 80019da:	4a1f      	ldr	r2, [pc, #124]	@ (8001a58 <ASPEP_HWDataReceivedIT+0x9c>)
 80019dc:	b2cb      	uxtb	r3, r1
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 80019de:	5cd3      	ldrb	r3, [r2, r3]
 80019e0:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 80019e4:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 80019e6:	5cd3      	ldrb	r3, [r2, r3]
 80019e8:	ea83 4311 	eor.w	r3, r3, r1, lsr #16
 80019ec:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 24U) & 0xffU)];
 80019ee:	5cd3      	ldrb	r3, [r2, r3]
 80019f0:	ea83 6311 	eor.w	r3, r3, r1, lsr #24
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 80019f4:	5cd3      	ldrb	r3, [r2, r3]
 80019f6:	b95b      	cbnz	r3, 8001a10 <ASPEP_HWDataReceivedIT+0x54>
          pHandle->rxPacketType = (ASPEP_packetType)(((uint32_t)pHandle->rxHeader[0]) & ID_MASK);
 80019f8:	7f03      	ldrb	r3, [r0, #28]
 80019fa:	f003 030f 	and.w	r3, r3, #15
          switch (pHandle->rxPacketType)
 80019fe:	2b06      	cmp	r3, #6
          pHandle->rxPacketType = (ASPEP_packetType)(((uint32_t)pHandle->rxHeader[0]) & ID_MASK);
 8001a00:	6683      	str	r3, [r0, #104]	@ 0x68
          switch (pHandle->rxPacketType)
 8001a02:	d809      	bhi.n	8001a18 <ASPEP_HWDataReceivedIT+0x5c>
 8001a04:	2b04      	cmp	r3, #4
 8001a06:	d91f      	bls.n	8001a48 <ASPEP_HWDataReceivedIT+0x8c>
              pHandle->NewPacketAvailable = true;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	f884 3061 	strb.w	r3, [r4, #97]	@ 0x61
}
 8001a0e:	bd10      	pop	{r4, pc}
          pHandle->badPacketFlag = ASPEP_BAD_CRC_HEADER;
 8001a10:	2304      	movs	r3, #4
 8001a12:	f880 3062 	strb.w	r3, [r0, #98]	@ 0x62
}
 8001a16:	bd10      	pop	{r4, pc}
          switch (pHandle->rxPacketType)
 8001a18:	2b09      	cmp	r3, #9
 8001a1a:	d115      	bne.n	8001a48 <ASPEP_HWDataReceivedIT+0x8c>
              pHandle->rxLengthASPEP = (uint16_t)((*((uint16_t *)pHandle->rxHeader) & 0x1FFF0U) >> (uint16_t)4);
 8001a1c:	8b83      	ldrh	r3, [r0, #28]
 8001a1e:	091b      	lsrs	r3, r3, #4
 8001a20:	f8a0 305c 	strh.w	r3, [r0, #92]	@ 0x5c
              if (0U == pHandle->rxLengthASPEP) /* data packet with length 0 is a valid packet */
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d0ef      	beq.n	8001a08 <ASPEP_HWDataReceivedIT+0x4c>
              else if (pHandle->rxLengthASPEP <= pHandle->maxRXPayload)
 8001a28:	f8b0 205e 	ldrh.w	r2, [r0, #94]	@ 0x5e
 8001a2c:	429a      	cmp	r2, r3
 8001a2e:	d30f      	bcc.n	8001a50 <ASPEP_HWDataReceivedIT+0x94>
                pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxBuffer,  /* need to read + 2 bytes CRC*/
 8001a30:	f890 206c 	ldrb.w	r2, [r0, #108]	@ 0x6c
 8001a34:	6981      	ldr	r1, [r0, #24]
 8001a36:	6940      	ldr	r0, [r0, #20]
 8001a38:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8001a3c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001a3e:	4798      	blx	r3
                pHandle->ASPEP_TL_State = WAITING_PAYLOAD;
 8001a40:	2301      	movs	r3, #1
 8001a42:	f884 3065 	strb.w	r3, [r4, #101]	@ 0x65
}
 8001a46:	bd10      	pop	{r4, pc}
              pHandle->badPacketFlag = ASPEP_BAD_PACKET_TYPE;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
}
 8001a4e:	bd10      	pop	{r4, pc}
                pHandle->badPacketFlag = ASPEP_BAD_PACKET_SIZE;
 8001a50:	2302      	movs	r3, #2
 8001a52:	f880 3062 	strb.w	r3, [r0, #98]	@ 0x62
}
 8001a56:	bd10      	pop	{r4, pc}
 8001a58:	0800d6e8 	.word	0x0800d6e8

08001a5c <ASPEP_HWReset>:
  * @brief  Resets DMA after debugger has stopped the MCU.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWReset(ASPEP_Handle_t *pHandle)
{
 8001a5c:	4601      	mov	r1, r0
  {
#endif
    /* We must reset the RX state machine to be sure to not be in Waiting packet state */
    /* Otherwise the arrival of a new packet will trigger a NewPacketAvailable despite */
    /* the fact that bytes have been lost because of overrun (debugger paused for instance) */
    pHandle->ASPEP_TL_State = WAITING_PACKET;
 8001a5e:	2200      	movs	r2, #0
 8001a60:	f880 2065 	strb.w	r2, [r0, #101]	@ 0x65
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8001a64:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8001a66:	6940      	ldr	r0, [r0, #20]
 8001a68:	2204      	movs	r2, #4
 8001a6a:	311c      	adds	r1, #28
 8001a6c:	4718      	bx	r3
 8001a6e:	bf00      	nop

08001a70 <MX_CORDIC_Init>:
  /* USER CODE END CORDIC_Init 0 */

  /* USER CODE BEGIN CORDIC_Init 1 */

  /* USER CODE END CORDIC_Init 1 */
  hcordic.Instance = CORDIC;
 8001a70:	4805      	ldr	r0, [pc, #20]	@ (8001a88 <MX_CORDIC_Init+0x18>)
{
 8001a72:	b508      	push	{r3, lr}
  hcordic.Instance = CORDIC;
 8001a74:	4b05      	ldr	r3, [pc, #20]	@ (8001a8c <MX_CORDIC_Init+0x1c>)
 8001a76:	6003      	str	r3, [r0, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 8001a78:	f004 f986 	bl	8005d88 <HAL_CORDIC_Init>
 8001a7c:	b900      	cbnz	r0, 8001a80 <MX_CORDIC_Init+0x10>
  }
  /* USER CODE BEGIN CORDIC_Init 2 */

  /* USER CODE END CORDIC_Init 2 */

}
 8001a7e:	bd08      	pop	{r3, pc}
 8001a80:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001a84:	f000 ba04 	b.w	8001e90 <Error_Handler>
 8001a88:	20000638 	.word	0x20000638
 8001a8c:	40020c00 	.word	0x40020c00

08001a90 <HAL_CORDIC_MspInit>:

void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* cordicHandle)
{

  if(cordicHandle->Instance==CORDIC)
 8001a90:	4b09      	ldr	r3, [pc, #36]	@ (8001ab8 <HAL_CORDIC_MspInit+0x28>)
 8001a92:	6802      	ldr	r2, [r0, #0]
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d000      	beq.n	8001a9a <HAL_CORDIC_MspInit+0xa>
 8001a98:	4770      	bx	lr
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* CORDIC clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8001a9a:	f8d3 2448 	ldr.w	r2, [r3, #1096]	@ 0x448
 8001a9e:	f042 0208 	orr.w	r2, r2, #8
{
 8001aa2:	b082      	sub	sp, #8
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8001aa4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001aa8:	649a      	str	r2, [r3, #72]	@ 0x48
 8001aaa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001aac:	f003 0308 	and.w	r3, r3, #8
 8001ab0:	9301      	str	r3, [sp, #4]
 8001ab2:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CORDIC_MspInit 1 */

  /* USER CODE END CORDIC_MspInit 1 */
  }
}
 8001ab4:	b002      	add	sp, #8
 8001ab6:	4770      	bx	lr
 8001ab8:	40020c00 	.word	0x40020c00

08001abc <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001abc:	4b0a      	ldr	r3, [pc, #40]	@ (8001ae8 <MX_DMA_Init+0x2c>)
 8001abe:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001ac0:	f042 0204 	orr.w	r2, r2, #4
{
 8001ac4:	b082      	sub	sp, #8
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001ac6:	649a      	str	r2, [r3, #72]	@ 0x48
 8001ac8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001aca:	f002 0204 	and.w	r2, r2, #4
 8001ace:	9200      	str	r2, [sp, #0]
 8001ad0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001ad2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001ad4:	f042 0201 	orr.w	r2, r2, #1
 8001ad8:	649a      	str	r2, [r3, #72]	@ 0x48
 8001ada:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001adc:	f003 0301 	and.w	r3, r3, #1
 8001ae0:	9301      	str	r3, [sp, #4]
 8001ae2:	9b01      	ldr	r3, [sp, #4]

}
 8001ae4:	b002      	add	sp, #8
 8001ae6:	4770      	bx	lr
 8001ae8:	40021000 	.word	0x40021000

08001aec <MX_FMAC_Init>:
  /* USER CODE END FMAC_Init 0 */

  /* USER CODE BEGIN FMAC_Init 1 */

  /* USER CODE END FMAC_Init 1 */
  hfmac.Instance = FMAC;
 8001aec:	4805      	ldr	r0, [pc, #20]	@ (8001b04 <MX_FMAC_Init+0x18>)
{
 8001aee:	b508      	push	{r3, lr}
  hfmac.Instance = FMAC;
 8001af0:	4b05      	ldr	r3, [pc, #20]	@ (8001b08 <MX_FMAC_Init+0x1c>)
 8001af2:	6003      	str	r3, [r0, #0]
  if (HAL_FMAC_Init(&hfmac) != HAL_OK)
 8001af4:	f004 fc76 	bl	80063e4 <HAL_FMAC_Init>
 8001af8:	b900      	cbnz	r0, 8001afc <MX_FMAC_Init+0x10>
  }
  /* USER CODE BEGIN FMAC_Init 2 */

  /* USER CODE END FMAC_Init 2 */

}
 8001afa:	bd08      	pop	{r3, pc}
 8001afc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001b00:	f000 b9c6 	b.w	8001e90 <Error_Handler>
 8001b04:	20000660 	.word	0x20000660
 8001b08:	40021400 	.word	0x40021400

08001b0c <HAL_FMAC_MspInit>:

void HAL_FMAC_MspInit(FMAC_HandleTypeDef* fmacHandle)
{

  if(fmacHandle->Instance==FMAC)
 8001b0c:	4b09      	ldr	r3, [pc, #36]	@ (8001b34 <HAL_FMAC_MspInit+0x28>)
 8001b0e:	6802      	ldr	r2, [r0, #0]
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d000      	beq.n	8001b16 <HAL_FMAC_MspInit+0xa>
 8001b14:	4770      	bx	lr
  {
  /* USER CODE BEGIN FMAC_MspInit 0 */

  /* USER CODE END FMAC_MspInit 0 */
    /* FMAC clock enable */
    __HAL_RCC_FMAC_CLK_ENABLE();
 8001b16:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
{
 8001b1a:	b082      	sub	sp, #8
    __HAL_RCC_FMAC_CLK_ENABLE();
 8001b1c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001b1e:	f042 0210 	orr.w	r2, r2, #16
 8001b22:	649a      	str	r2, [r3, #72]	@ 0x48
 8001b24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b26:	f003 0310 	and.w	r3, r3, #16
 8001b2a:	9301      	str	r3, [sp, #4]
 8001b2c:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN FMAC_MspInit 1 */

  /* USER CODE END FMAC_MspInit 1 */
  }
}
 8001b2e:	b002      	add	sp, #8
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	40021400 	.word	0x40021400

08001b38 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001b38:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b3a:	2400      	movs	r4, #0
{
 8001b3c:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b3e:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001b42:	e9cd 4406 	strd	r4, r4, [sp, #24]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b46:	4b23      	ldr	r3, [pc, #140]	@ (8001bd4 <MX_GPIO_Init+0x9c>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b48:	9408      	str	r4, [sp, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b4a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
  __HAL_RCC_GPIOF_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin, GPIO_PIN_RESET);
 8001b4c:	4d22      	ldr	r5, [pc, #136]	@ (8001bd8 <MX_GPIO_Init+0xa0>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b4e:	f042 0204 	orr.w	r2, r2, #4
 8001b52:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001b54:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001b56:	f002 0204 	and.w	r2, r2, #4
 8001b5a:	9200      	str	r2, [sp, #0]
 8001b5c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001b5e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001b60:	f042 0220 	orr.w	r2, r2, #32
 8001b64:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001b66:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001b68:	f002 0220 	and.w	r2, r2, #32
 8001b6c:	9201      	str	r2, [sp, #4]
 8001b6e:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b70:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001b72:	f042 0201 	orr.w	r2, r2, #1
 8001b76:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001b78:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001b7a:	f002 0201 	and.w	r2, r2, #1
 8001b7e:	9202      	str	r2, [sp, #8]
 8001b80:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b82:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001b84:	f042 0202 	orr.w	r2, r2, #2
 8001b88:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001b8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b8c:	f003 0302 	and.w	r3, r3, #2
 8001b90:	9303      	str	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOB, M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin, GPIO_PIN_RESET);
 8001b92:	4622      	mov	r2, r4
 8001b94:	4628      	mov	r0, r5
 8001b96:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b9a:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOB, M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin, GPIO_PIN_RESET);
 8001b9c:	f005 f960 	bl	8006e60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Start_Stop_Pin */
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 8001ba0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ba4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8001ba8:	a904      	add	r1, sp, #16
 8001baa:	480c      	ldr	r0, [pc, #48]	@ (8001bdc <MX_GPIO_Init+0xa4>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bac:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 8001bae:	e9cd 2304 	strd	r2, r3, [sp, #16]

  /*Configure GPIO pins : M1_PWM_EN_U_Pin M1_PWM_EN_V_Pin M1_PWM_EN_W_Pin */
  GPIO_InitStruct.Pin = M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin;
 8001bb2:	f44f 4460 	mov.w	r4, #57344	@ 0xe000
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8001bb6:	f004 ff95 	bl	8006ae4 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001bba:	2302      	movs	r3, #2
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bbc:	2201      	movs	r2, #1
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bbe:	a904      	add	r1, sp, #16
 8001bc0:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bc2:	e9cd 4204 	strd	r4, r2, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bc6:	e9cd 3306 	strd	r3, r3, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bca:	f004 ff8b 	bl	8006ae4 <HAL_GPIO_Init>

}
 8001bce:	b00b      	add	sp, #44	@ 0x2c
 8001bd0:	bd30      	pop	{r4, r5, pc}
 8001bd2:	bf00      	nop
 8001bd4:	40021000 	.word	0x40021000
 8001bd8:	48000400 	.word	0x48000400
 8001bdc:	48000800 	.word	0x48000800

08001be0 <HF_GetIDSize>:
#include "register_interface.h"
#include "mc_config.h"

uint8_t HF_GetIDSize(uint16_t dataID)
{
  uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 8001be0:	f000 0038 	and.w	r0, r0, #56	@ 0x38
 8001be4:	3808      	subs	r0, #8
 8001be6:	b2c0      	uxtb	r0, r0
 8001be8:	2810      	cmp	r0, #16
 8001bea:	bf9a      	itte	ls
 8001bec:	4b01      	ldrls	r3, [pc, #4]	@ (8001bf4 <HF_GetIDSize+0x14>)
 8001bee:	5c18      	ldrbls	r0, [r3, r0]
 8001bf0:	2000      	movhi	r0, #0
      break;
    }
  }

  return (result);
}
 8001bf2:	4770      	bx	lr
 8001bf4:	0800d7e8 	.word	0x0800d7e8

08001bf8 <HF_GetPtrReg>:

    MCI_Handle_t *pMCIN = &Mci[0];
    uint16_t regID = dataID & REG_MASK;
    uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;

    switch (typeID)
 8001bf8:	f000 0338 	and.w	r3, r0, #56	@ 0x38
 8001bfc:	2b10      	cmp	r3, #16
 8001bfe:	d003      	beq.n	8001c08 <HF_GetPtrReg+0x10>
 8001c00:	4b47      	ldr	r3, [pc, #284]	@ (8001d20 <HF_GetPtrReg+0x128>)
      }

      default:
      {
        *dataPtr = &nullData16;
        retVal = HF_ERROR_UNKNOWN_REG;
 8001c02:	2005      	movs	r0, #5
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 8001c04:	600b      	str	r3, [r1, #0]
    }
#ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 8001c06:	4770      	bx	lr
    uint16_t regID = dataID & REG_MASK;
 8001c08:	f020 0007 	bic.w	r0, r0, #7
        switch (regID)
 8001c0c:	f5b0 6f1d 	cmp.w	r0, #2512	@ 0x9d0
    uint16_t regID = dataID & REG_MASK;
 8001c10:	b282      	uxth	r2, r0
        switch (regID)
 8001c12:	d073      	beq.n	8001cfc <HF_GetPtrReg+0x104>
 8001c14:	d812      	bhi.n	8001c3c <HF_GetPtrReg+0x44>
 8001c16:	f5b2 6f0d 	cmp.w	r2, #2256	@ 0x8d0
 8001c1a:	d07c      	beq.n	8001d16 <HF_GetPtrReg+0x11e>
 8001c1c:	d821      	bhi.n	8001c62 <HF_GetPtrReg+0x6a>
 8001c1e:	f5b2 6f05 	cmp.w	r2, #2128	@ 0x850
 8001c22:	d070      	beq.n	8001d06 <HF_GetPtrReg+0x10e>
 8001c24:	d84c      	bhi.n	8001cc0 <HF_GetPtrReg+0xc8>
 8001c26:	f5b2 6ffa 	cmp.w	r2, #2000	@ 0x7d0
 8001c2a:	d03d      	beq.n	8001ca8 <HF_GetPtrReg+0xb0>
 8001c2c:	f5b2 6f01 	cmp.w	r2, #2064	@ 0x810
 8001c30:	d1e6      	bne.n	8001c00 <HF_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 8001c32:	4b3c      	ldr	r3, [pc, #240]	@ (8001d24 <HF_GetPtrReg+0x12c>)
 8001c34:	6a1b      	ldr	r3, [r3, #32]
  uint8_t retVal = HF_CMD_OK;
 8001c36:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 8001c38:	3302      	adds	r3, #2
            break;
 8001c3a:	e7e3      	b.n	8001c04 <HF_GetPtrReg+0xc>
        switch (regID)
 8001c3c:	f5b2 6f39 	cmp.w	r2, #2960	@ 0xb90
 8001c40:	d066      	beq.n	8001d10 <HF_GetPtrReg+0x118>
 8001c42:	d81c      	bhi.n	8001c7e <HF_GetPtrReg+0x86>
 8001c44:	f5b2 6f29 	cmp.w	r2, #2704	@ 0xa90
 8001c48:	d04b      	beq.n	8001ce2 <HF_GetPtrReg+0xea>
 8001c4a:	d841      	bhi.n	8001cd0 <HF_GetPtrReg+0xd8>
 8001c4c:	f5b2 6f21 	cmp.w	r2, #2576	@ 0xa10
 8001c50:	d025      	beq.n	8001c9e <HF_GetPtrReg+0xa6>
 8001c52:	f5b2 6f25 	cmp.w	r2, #2640	@ 0xa50
 8001c56:	d1d3      	bne.n	8001c00 <HF_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
 8001c58:	4b32      	ldr	r3, [pc, #200]	@ (8001d24 <HF_GetPtrReg+0x12c>)
 8001c5a:	6a1b      	ldr	r3, [r3, #32]
  uint8_t retVal = HF_CMD_OK;
 8001c5c:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
 8001c5e:	3316      	adds	r3, #22
            break;
 8001c60:	e7d0      	b.n	8001c04 <HF_GetPtrReg+0xc>
        switch (regID)
 8001c62:	f5b2 6f15 	cmp.w	r2, #2384	@ 0x950
 8001c66:	d041      	beq.n	8001cec <HF_GetPtrReg+0xf4>
 8001c68:	f5b2 6f19 	cmp.w	r2, #2448	@ 0x990
 8001c6c:	d020      	beq.n	8001cb0 <HF_GetPtrReg+0xb8>
 8001c6e:	f5b2 6f11 	cmp.w	r2, #2320	@ 0x910
 8001c72:	d1c5      	bne.n	8001c00 <HF_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
 8001c74:	4b2b      	ldr	r3, [pc, #172]	@ (8001d24 <HF_GetPtrReg+0x12c>)
 8001c76:	6a1b      	ldr	r3, [r3, #32]
  uint8_t retVal = HF_CMD_OK;
 8001c78:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
 8001c7a:	330a      	adds	r3, #10
            break;
 8001c7c:	e7c2      	b.n	8001c04 <HF_GetPtrReg+0xc>
        switch (regID)
 8001c7e:	f5b2 6f49 	cmp.w	r2, #3216	@ 0xc90
 8001c82:	d038      	beq.n	8001cf6 <HF_GetPtrReg+0xfe>
 8001c84:	f641 43d0 	movw	r3, #7376	@ 0x1cd0
 8001c88:	429a      	cmp	r2, r3
 8001c8a:	d016      	beq.n	8001cba <HF_GetPtrReg+0xc2>
 8001c8c:	4826      	ldr	r0, [pc, #152]	@ (8001d28 <HF_GetPtrReg+0x130>)
 8001c8e:	4b24      	ldr	r3, [pc, #144]	@ (8001d20 <HF_GetPtrReg+0x128>)
 8001c90:	f5b2 6f45 	cmp.w	r2, #3152	@ 0xc50
 8001c94:	bf0a      	itet	eq
 8001c96:	4603      	moveq	r3, r0
 8001c98:	2005      	movne	r0, #5
 8001c9a:	2000      	moveq	r0, #0
 8001c9c:	e7b2      	b.n	8001c04 <HF_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
 8001c9e:	4b21      	ldr	r3, [pc, #132]	@ (8001d24 <HF_GetPtrReg+0x12c>)
 8001ca0:	6a1b      	ldr	r3, [r3, #32]
  uint8_t retVal = HF_CMD_OK;
 8001ca2:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
 8001ca4:	3314      	adds	r3, #20
            break;
 8001ca6:	e7ad      	b.n	8001c04 <HF_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 8001ca8:	4b1e      	ldr	r3, [pc, #120]	@ (8001d24 <HF_GetPtrReg+0x12c>)
  uint8_t retVal = HF_CMD_OK;
 8001caa:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 8001cac:	6a1b      	ldr	r3, [r3, #32]
             break;
 8001cae:	e7a9      	b.n	8001c04 <HF_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
 8001cb0:	4b1c      	ldr	r3, [pc, #112]	@ (8001d24 <HF_GetPtrReg+0x12c>)
 8001cb2:	6a1b      	ldr	r3, [r3, #32]
  uint8_t retVal = HF_CMD_OK;
 8001cb4:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
 8001cb6:	330e      	adds	r3, #14
            break;
 8001cb8:	e7a4      	b.n	8001c04 <HF_GetPtrReg+0xc>
        switch (regID)
 8001cba:	4b1c      	ldr	r3, [pc, #112]	@ (8001d2c <HF_GetPtrReg+0x134>)
 8001cbc:	2000      	movs	r0, #0
 8001cbe:	e7a1      	b.n	8001c04 <HF_GetPtrReg+0xc>
 8001cc0:	f5b2 6f09 	cmp.w	r2, #2192	@ 0x890
 8001cc4:	d19c      	bne.n	8001c00 <HF_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
 8001cc6:	4b17      	ldr	r3, [pc, #92]	@ (8001d24 <HF_GetPtrReg+0x12c>)
 8001cc8:	6a1b      	ldr	r3, [r3, #32]
  uint8_t retVal = HF_CMD_OK;
 8001cca:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
 8001ccc:	3306      	adds	r3, #6
            break;
 8001cce:	e799      	b.n	8001c04 <HF_GetPtrReg+0xc>
        switch (regID)
 8001cd0:	4817      	ldr	r0, [pc, #92]	@ (8001d30 <HF_GetPtrReg+0x138>)
 8001cd2:	4b13      	ldr	r3, [pc, #76]	@ (8001d20 <HF_GetPtrReg+0x128>)
 8001cd4:	f5b2 6f35 	cmp.w	r2, #2896	@ 0xb50
 8001cd8:	bf0a      	itet	eq
 8001cda:	4603      	moveq	r3, r0
 8001cdc:	2005      	movne	r0, #5
 8001cde:	2000      	moveq	r0, #0
 8001ce0:	e790      	b.n	8001c04 <HF_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
 8001ce2:	4b10      	ldr	r3, [pc, #64]	@ (8001d24 <HF_GetPtrReg+0x12c>)
 8001ce4:	6a1b      	ldr	r3, [r3, #32]
  uint8_t retVal = HF_CMD_OK;
 8001ce6:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
 8001ce8:	3318      	adds	r3, #24
            break;
 8001cea:	e78b      	b.n	8001c04 <HF_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
 8001cec:	4b0d      	ldr	r3, [pc, #52]	@ (8001d24 <HF_GetPtrReg+0x12c>)
 8001cee:	6a1b      	ldr	r3, [r3, #32]
  uint8_t retVal = HF_CMD_OK;
 8001cf0:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
 8001cf2:	330c      	adds	r3, #12
            break;
 8001cf4:	e786      	b.n	8001c04 <HF_GetPtrReg+0xc>
        switch (regID)
 8001cf6:	4b0f      	ldr	r3, [pc, #60]	@ (8001d34 <HF_GetPtrReg+0x13c>)
  uint8_t retVal = HF_CMD_OK;
 8001cf8:	2000      	movs	r0, #0
 8001cfa:	e783      	b.n	8001c04 <HF_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
 8001cfc:	4b09      	ldr	r3, [pc, #36]	@ (8001d24 <HF_GetPtrReg+0x12c>)
 8001cfe:	6a1b      	ldr	r3, [r3, #32]
  uint8_t retVal = HF_CMD_OK;
 8001d00:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
 8001d02:	3312      	adds	r3, #18
            break;
 8001d04:	e77e      	b.n	8001c04 <HF_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
 8001d06:	4b07      	ldr	r3, [pc, #28]	@ (8001d24 <HF_GetPtrReg+0x12c>)
 8001d08:	6a1b      	ldr	r3, [r3, #32]
  uint8_t retVal = HF_CMD_OK;
 8001d0a:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
 8001d0c:	3304      	adds	r3, #4
            break;
 8001d0e:	e779      	b.n	8001c04 <HF_GetPtrReg+0xc>
        switch (regID)
 8001d10:	4b09      	ldr	r3, [pc, #36]	@ (8001d38 <HF_GetPtrReg+0x140>)
  uint8_t retVal = HF_CMD_OK;
 8001d12:	2000      	movs	r0, #0
 8001d14:	e776      	b.n	8001c04 <HF_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
 8001d16:	4b03      	ldr	r3, [pc, #12]	@ (8001d24 <HF_GetPtrReg+0x12c>)
 8001d18:	6a1b      	ldr	r3, [r3, #32]
  uint8_t retVal = HF_CMD_OK;
 8001d1a:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
 8001d1c:	3308      	adds	r3, #8
            break;
 8001d1e:	e771      	b.n	8001c04 <HF_GetPtrReg+0xc>
 8001d20:	20000698 	.word	0x20000698
 8001d24:	20000000 	.word	0x20000000
 8001d28:	200000d8 	.word	0x200000d8
 8001d2c:	200003c4 	.word	0x200003c4
 8001d30:	2000006c 	.word	0x2000006c
 8001d34:	200000da 	.word	0x200000da
 8001d38:	20000074 	.word	0x20000074
 8001d3c:	00000000 	.word	0x00000000

08001d40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d40:	b510      	push	{r4, lr}
 8001d42:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d44:	2238      	movs	r2, #56	@ 0x38
 8001d46:	2100      	movs	r1, #0
 8001d48:	a806      	add	r0, sp, #24
 8001d4a:	f00a faa1 	bl	800c290 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d4e:	2000      	movs	r0, #0
 8001d50:	e9cd 0001 	strd	r0, r0, [sp, #4]
 8001d54:	e9cd 0003 	strd	r0, r0, [sp, #12]
 8001d58:	9005      	str	r0, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001d5a:	f005 f887 	bl	8006e6c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d5e:	ed9f 7b14 	vldr	d7, [pc, #80]	@ 8001db0 <SystemClock_Config+0x70>
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8001d62:	2206      	movs	r2, #6
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d64:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d66:	2403      	movs	r4, #3
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8001d68:	920f      	str	r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8001d6a:	2155      	movs	r1, #85	@ 0x55
 8001d6c:	2208      	movs	r2, #8
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d6e:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d70:	ed8d 7b06 	vstr	d7, [sp, #24]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d74:	e9cd 340d 	strd	r3, r4, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8001d78:	e9cd 1210 	strd	r1, r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001d7c:	e9cd 3312 	strd	r3, r3, [sp, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d80:	f005 f8ee 	bl	8006f60 <HAL_RCC_OscConfig>
 8001d84:	b108      	cbz	r0, 8001d8a <SystemClock_Config+0x4a>
  __ASM volatile ("cpsid i" : : : "memory");
 8001d86:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d88:	e7fe      	b.n	8001d88 <SystemClock_Config+0x48>
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001d8a:	2104      	movs	r1, #4
 8001d8c:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d8e:	220f      	movs	r2, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001d90:	eb0d 0001 	add.w	r0, sp, r1
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d94:	e9cd 2401 	strd	r2, r4, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001d98:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d9c:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001d9e:	f005 fb5d 	bl	800745c <HAL_RCC_ClockConfig>
 8001da2:	b108      	cbz	r0, 8001da8 <SystemClock_Config+0x68>
 8001da4:	b672      	cpsid	i
  while (1)
 8001da6:	e7fe      	b.n	8001da6 <SystemClock_Config+0x66>
  HAL_RCC_EnableCSS();
 8001da8:	f005 fc86 	bl	80076b8 <HAL_RCC_EnableCSS>
}
 8001dac:	b014      	add	sp, #80	@ 0x50
 8001dae:	bd10      	pop	{r4, pc}
 8001db0:	00000001 	.word	0x00000001
 8001db4:	00010000 	.word	0x00010000

08001db8 <main>:
{
 8001db8:	b510      	push	{r4, lr}
  HAL_Init();
 8001dba:	f003 f81b 	bl	8004df4 <HAL_Init>
  SystemClock_Config();
 8001dbe:	f7ff ffbf 	bl	8001d40 <SystemClock_Config>
  MX_GPIO_Init();
 8001dc2:	f7ff feb9 	bl	8001b38 <MX_GPIO_Init>
  MX_DMA_Init();
 8001dc6:	f7ff fe79 	bl	8001abc <MX_DMA_Init>
  MX_ADC1_Init();
 8001dca:	f7ff f93f 	bl	800104c <MX_ADC1_Init>
  MX_ADC2_Init();
 8001dce:	f7ff f9c3 	bl	8001158 <MX_ADC2_Init>
  MX_CORDIC_Init();
 8001dd2:	f7ff fe4d 	bl	8001a70 <MX_CORDIC_Init>
  MX_TIM1_Init();
 8001dd6:	f002 fd21 	bl	800481c <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8001dda:	f002 fe6d 	bl	8004ab8 <MX_USART2_UART_Init>
  MX_MotorControl_Init();
 8001dde:	f001 f881 	bl	8002ee4 <MX_MotorControl_Init>
  MX_FMAC_Init();
 8001de2:	f7ff fe83 	bl	8001aec <MX_FMAC_Init>
  MX_TIM6_Init();
 8001de6:	f002 fde9 	bl	80049bc <MX_TIM6_Init>
  HAL_NVIC_SetPriority(USART2_IRQn, 3, 1);
 8001dea:	2201      	movs	r2, #1
 8001dec:	2103      	movs	r1, #3
 8001dee:	2026      	movs	r0, #38	@ 0x26
 8001df0:	f004 f89c 	bl	8005f2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001df4:	2026      	movs	r0, #38	@ 0x26
 8001df6:	f004 f8d5 	bl	8005fa4 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	2103      	movs	r1, #3
 8001dfe:	200b      	movs	r0, #11
 8001e00:	f004 f894 	bl	8005f2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001e04:	200b      	movs	r0, #11
 8001e06:	f004 f8cd 	bl	8005fa4 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 4, 1);
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	2104      	movs	r1, #4
 8001e0e:	2018      	movs	r0, #24
 8001e10:	f004 f88c 	bl	8005f2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8001e14:	2018      	movs	r0, #24
 8001e16:	f004 f8c5 	bl	8005fa4 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	4611      	mov	r1, r2
 8001e1e:	2019      	movs	r0, #25
 8001e20:	f004 f884 	bl	8005f2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001e24:	2019      	movs	r0, #25
 8001e26:	f004 f8bd 	bl	8005fa4 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(ADC1_2_IRQn, 2, 0);
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	2102      	movs	r1, #2
 8001e2e:	2012      	movs	r0, #18
 8001e30:	f004 f87c 	bl	8005f2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001e34:	2012      	movs	r0, #18
 8001e36:	f004 f8b5 	bl	8005fa4 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 3, 0);
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	2103      	movs	r1, #3
 8001e3e:	2028      	movs	r0, #40	@ 0x28
 8001e40:	f004 f874 	bl	8005f2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001e44:	2028      	movs	r0, #40	@ 0x28
 8001e46:	f004 f8ad 	bl	8005fa4 <HAL_NVIC_EnableIRQ>
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e4a:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8001e4e:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 8001e52:	e853 3f00 	ldrex	r3, [r3]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableDMAReq_RX(USART_TypeDef *USARTx)
{
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_DMAR);
 8001e56:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e5a:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 8001e5e:	e840 3100 	strex	r1, r3, [r0]
 8001e62:	2900      	cmp	r1, #0
 8001e64:	d1f3      	bne.n	8001e4e <main+0x96>
  fmac_rt_init();
 8001e66:	f00a f805 	bl	800be74 <fmac_rt_init>
  cli_init();
 8001e6a:	f008 fecb 	bl	800ac04 <cli_init>
	    if (USART2->ISR & USART_ISR_RXNE_RXFNE) {
 8001e6e:	4c07      	ldr	r4, [pc, #28]	@ (8001e8c <main+0xd4>)
 8001e70:	69e3      	ldr	r3, [r4, #28]
 8001e72:	069a      	lsls	r2, r3, #26
 8001e74:	d507      	bpl.n	8001e86 <main+0xce>
	        uint8_t b = (uint8_t)(USART2->RDR & 0xFF);
 8001e76:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8001e78:	b2c0      	uxtb	r0, r0
	        while (!(USART2->ISR & USART_ISR_TXE_TXFNF)) {}
 8001e7a:	69e3      	ldr	r3, [r4, #28]
 8001e7c:	061b      	lsls	r3, r3, #24
 8001e7e:	d5fc      	bpl.n	8001e7a <main+0xc2>
	        USART2->TDR = b;
 8001e80:	62a0      	str	r0, [r4, #40]	@ 0x28
	        cli_on_rx_byte(b);
 8001e82:	f008 ff1d 	bl	800acc0 <cli_on_rx_byte>
	    cli_poll();
 8001e86:	f008 ff53 	bl	800ad30 <cli_poll>
	    if (USART2->ISR & USART_ISR_RXNE_RXFNE) {
 8001e8a:	e7f1      	b.n	8001e70 <main+0xb8>
 8001e8c:	40004400 	.word	0x40004400

08001e90 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 8001e90:	b672      	cpsid	i
  while (1)
 8001e92:	e7fe      	b.n	8001e92 <Error_Handler+0x2>

08001e94 <MC_StartMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StartMotor1(void)
{
  return (MCI_StartMotor(pMCI[M1]));
 8001e94:	4b01      	ldr	r3, [pc, #4]	@ (8001e9c <MC_StartMotor1+0x8>)
 8001e96:	6818      	ldr	r0, [r3, #0]
 8001e98:	f000 b87c 	b.w	8001f94 <MCI_StartMotor>
 8001e9c:	2000195c 	.word	0x2000195c

08001ea0 <MC_StopMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StopMotor1(void)
{
  return (MCI_StopMotor(pMCI[M1]));
 8001ea0:	4b01      	ldr	r3, [pc, #4]	@ (8001ea8 <MC_StopMotor1+0x8>)
 8001ea2:	6818      	ldr	r0, [r3, #0]
 8001ea4:	f000 b88c 	b.w	8001fc0 <MCI_StopMotor>
 8001ea8:	2000195c 	.word	0x2000195c

08001eac <MC_GetSTMStateMotor1>:
/**
 * @brief returns the current state of Motor 1 state machine
 */
__weak MCI_State_t MC_GetSTMStateMotor1(void)
{
  return (MCI_GetSTMState(pMCI[M1]));
 8001eac:	4b01      	ldr	r3, [pc, #4]	@ (8001eb4 <MC_GetSTMStateMotor1+0x8>)
 8001eae:	6818      	ldr	r0, [r3, #0]
 8001eb0:	f000 b86a 	b.w	8001f88 <MCI_GetSTMState>
 8001eb4:	2000195c 	.word	0x2000195c

08001eb8 <MC_ProfilerCommand>:
 * @brief Not implemented MC_Profiler function.
 *  */ //cstat !MISRAC2012-Rule-2.7 !RED-unused-param  !MISRAC2012-Rule-2.7  !MISRAC2012-Rule-8.13
__weak uint8_t MC_ProfilerCommand(uint16_t rxLength, uint8_t *rxBuffer, int16_t txSyncFreeSpace, uint16_t *txLength, uint8_t *txBuffer)
{
  return (MCP_CMD_UNKNOWN);
}
 8001eb8:	2002      	movs	r0, #2
 8001eba:	4770      	bx	lr

08001ebc <MC_APP_BootHook>:
   */

/* USER CODE BEGIN BootHook */

/* USER CODE END BootHook */
}
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop

08001ec0 <MC_APP_PostMediumFrequencyHook_M1>:
 * @brief Hook function called right after the Medium Frequency Task for Motor 1.
 *
 *
 *
 */
__weak void MC_APP_PostMediumFrequencyHook_M1(void)
 8001ec0:	4770      	bx	lr
 8001ec2:	bf00      	nop

08001ec4 <MCI_ExecSpeedRamp>:
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
    pHandle->hFinalSpeed = hFinalSpeed;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001ec4:	f240 1c01 	movw	ip, #257	@ 0x101
    pHandle->LastModalitySetByUser = MCM_SPEED_MODE;
 8001ec8:	2303      	movs	r3, #3
    pHandle->hFinalSpeed = hFinalSpeed;
 8001eca:	8281      	strh	r1, [r0, #20]
    pHandle->hDurationms = hDurationms;
 8001ecc:	8302      	strh	r2, [r0, #24]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001ece:	f8a0 c006 	strh.w	ip, [r0, #6]
    pHandle->LastModalitySetByUser = MCM_SPEED_MODE;
 8001ed2:	7203      	strb	r3, [r0, #8]

#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8001ed4:	4770      	bx	lr
 8001ed6:	bf00      	nop

08001ed8 <MCI_ExecTorqueRamp>:
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECTORQUERAMP;
    pHandle->hFinalTorque = hFinalTorque;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001ed8:	f240 2c01 	movw	ip, #513	@ 0x201
    pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
 8001edc:	2304      	movs	r3, #4
    pHandle->hFinalTorque = hFinalTorque;
 8001ede:	82c1      	strh	r1, [r0, #22]
    pHandle->hDurationms = hDurationms;
 8001ee0:	8302      	strh	r2, [r0, #24]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001ee2:	f8a0 c006 	strh.w	ip, [r0, #6]
    pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
 8001ee6:	7203      	strb	r3, [r0, #8]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8001ee8:	4770      	bx	lr
 8001eea:	bf00      	nop

08001eec <MCI_SetCurrentReferences>:
  * function.

  @sa MCI_SetCurrentReferences_F
  */
__weak void MCI_SetCurrentReferences(MCI_Handle_t *pHandle, qd_t Iqdref)
{
 8001eec:	b082      	sub	sp, #8
#endif

    pHandle->lastCommand = MCI_CMD_SETCURRENTREFERENCES;
    pHandle->Iqdref.q = Iqdref.q;
    pHandle->Iqdref.d = Iqdref.d;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001eee:	f240 3201 	movw	r2, #769	@ 0x301
    pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
 8001ef2:	2304      	movs	r3, #4
    pHandle->Iqdref.q = Iqdref.q;
 8001ef4:	6241      	str	r1, [r0, #36]	@ 0x24
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001ef6:	80c2      	strh	r2, [r0, #6]
    pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
 8001ef8:	7203      	strb	r3, [r0, #8]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8001efa:	b002      	add	sp, #8
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop

08001f00 <MCI_FaultProcessing>:
  }
  else
  {
#endif
    /* Set current errors */
    pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors) & (~hResetErrors);
 8001f00:	8843      	ldrh	r3, [r0, #2]
    pHandle->PastFaults |= hSetErrors;
 8001f02:	f8b0 c004 	ldrh.w	ip, [r0, #4]
    pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors) & (~hResetErrors);
 8001f06:	430b      	orrs	r3, r1
 8001f08:	ea23 0302 	bic.w	r3, r3, r2
    pHandle->PastFaults |= hSetErrors;
 8001f0c:	ea41 010c 	orr.w	r1, r1, ip
    pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors) & (~hResetErrors);
 8001f10:	8043      	strh	r3, [r0, #2]
    pHandle->PastFaults |= hSetErrors;
 8001f12:	8081      	strh	r1, [r0, #4]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8001f14:	4770      	bx	lr
 8001f16:	bf00      	nop

08001f18 <MCI_ExecBufferedCommands>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED)
 8001f18:	7983      	ldrb	r3, [r0, #6]
 8001f1a:	2b01      	cmp	r3, #1
 8001f1c:	d000      	beq.n	8001f20 <MCI_ExecBufferedCommands+0x8>
 8001f1e:	4770      	bx	lr
{
 8001f20:	b510      	push	{r4, lr}
    {
      bool commandHasBeenExecuted = false;
      switch (pHandle->lastCommand)
 8001f22:	79c2      	ldrb	r2, [r0, #7]
 8001f24:	2a02      	cmp	r2, #2
 8001f26:	4604      	mov	r4, r0
 8001f28:	d01e      	beq.n	8001f68 <MCI_ExecBufferedCommands+0x50>
 8001f2a:	2a03      	cmp	r2, #3
 8001f2c:	d013      	beq.n	8001f56 <MCI_ExecBufferedCommands+0x3e>
 8001f2e:	2a01      	cmp	r2, #1
 8001f30:	d117      	bne.n	8001f62 <MCI_ExecBufferedCommands+0x4a>
      {
        case MCI_CMD_EXECSPEEDRAMP:
        {
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8001f32:	6a03      	ldr	r3, [r0, #32]
 8001f34:	2200      	movs	r2, #0
 8001f36:	f883 2020 	strb.w	r2, [r3, #32]
          STC_SetControlMode(pHandle->pSTC, MCM_SPEED_MODE);
 8001f3a:	69c0      	ldr	r0, [r0, #28]
 8001f3c:	2103      	movs	r1, #3
 8001f3e:	f001 fab7 	bl	80034b0 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalSpeed, pHandle->hDurationms);
 8001f42:	8b22      	ldrh	r2, [r4, #24]
 8001f44:	f9b4 1014 	ldrsh.w	r1, [r4, #20]
 8001f48:	69e0      	ldr	r0, [r4, #28]
 8001f4a:	f001 fab5 	bl	80034b8 <STC_ExecRamp>

        default:
          break;
      }

      if (commandHasBeenExecuted)
 8001f4e:	b140      	cbz	r0, 8001f62 <MCI_ExecBufferedCommands+0x4a>
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESSFULLY;
 8001f50:	2302      	movs	r3, #2
 8001f52:	71a3      	strb	r3, [r4, #6]
      }
    }
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8001f54:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 8001f56:	6a02      	ldr	r2, [r0, #32]
 8001f58:	f882 3020 	strb.w	r3, [r2, #32]
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 8001f5c:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8001f5e:	60d0      	str	r0, [r2, #12]
      if (commandHasBeenExecuted)
 8001f60:	e7f6      	b.n	8001f50 <MCI_ExecBufferedCommands+0x38>
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESSFULLY;
 8001f62:	2303      	movs	r3, #3
 8001f64:	71a3      	strb	r3, [r4, #6]
}
 8001f66:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8001f68:	6a03      	ldr	r3, [r0, #32]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	f883 2020 	strb.w	r2, [r3, #32]
          STC_SetControlMode(pHandle->pSTC, MCM_TORQUE_MODE);
 8001f70:	69c0      	ldr	r0, [r0, #28]
 8001f72:	2104      	movs	r1, #4
 8001f74:	f001 fa9c 	bl	80034b0 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalTorque, pHandle->hDurationms);
 8001f78:	8b22      	ldrh	r2, [r4, #24]
 8001f7a:	f9b4 1016 	ldrsh.w	r1, [r4, #22]
 8001f7e:	69e0      	ldr	r0, [r4, #28]
 8001f80:	f001 fa9a 	bl	80034b8 <STC_ExecRamp>
          break;
 8001f84:	e7e3      	b.n	8001f4e <MCI_ExecBufferedCommands+0x36>
 8001f86:	bf00      	nop

08001f88 <MCI_GetSTMState>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? FAULT_NOW : pHandle->State);
#else
  return (pHandle->State);
#endif
}
 8001f88:	7840      	ldrb	r0, [r0, #1]
 8001f8a:	4770      	bx	lr

08001f8c <MCI_GetOccurredFaults>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MC_SW_ERROR : (uint16_t)pHandle->PastFaults);
#else
  return ((uint16_t)pHandle->PastFaults);
#endif
}
 8001f8c:	8880      	ldrh	r0, [r0, #4]
 8001f8e:	4770      	bx	lr

08001f90 <MCI_GetCurrentFaults>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MC_SW_ERROR : (uint16_t)pHandle->CurrentFaults);
#else
  return ((uint16_t)pHandle->CurrentFaults);
#endif
}
 8001f90:	8840      	ldrh	r0, [r0, #2]
 8001f92:	4770      	bx	lr

08001f94 <MCI_StartMotor>:
{
 8001f94:	b510      	push	{r4, lr}
 8001f96:	4604      	mov	r4, r0
    if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8001f98:	f7ff fff6 	bl	8001f88 <MCI_GetSTMState>
 8001f9c:	b108      	cbz	r0, 8001fa2 <MCI_StartMotor+0xe>
  bool retVal = false;
 8001f9e:	2000      	movs	r0, #0
}
 8001fa0:	bd10      	pop	{r4, pc}
        (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8001fa2:	4620      	mov	r0, r4
 8001fa4:	f7ff fff2 	bl	8001f8c <MCI_GetOccurredFaults>
    if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8001fa8:	2800      	cmp	r0, #0
 8001faa:	d1f8      	bne.n	8001f9e <MCI_StartMotor+0xa>
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8001fac:	4620      	mov	r0, r4
 8001fae:	f7ff ffef 	bl	8001f90 <MCI_GetCurrentFaults>
        (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8001fb2:	2800      	cmp	r0, #0
 8001fb4:	d1f3      	bne.n	8001f9e <MCI_StartMotor+0xa>
      pHandle->DirectCommand = MCI_START;
 8001fb6:	2001      	movs	r0, #1
 8001fb8:	7020      	strb	r0, [r4, #0]
      pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001fba:	71a0      	strb	r0, [r4, #6]
}
 8001fbc:	bd10      	pop	{r4, pc}
 8001fbe:	bf00      	nop

08001fc0 <MCI_StopMotor>:
{
 8001fc0:	b538      	push	{r3, r4, r5, lr}
 8001fc2:	4605      	mov	r5, r0
    State = MCI_GetSTMState(pHandle);
 8001fc4:	f7ff ffe0 	bl	8001f88 <MCI_GetSTMState>
    if ((IDLE == State) || (ICLWAIT == State))
 8001fc8:	4604      	mov	r4, r0
 8001fca:	b118      	cbz	r0, 8001fd4 <MCI_StopMotor+0x14>
 8001fcc:	f1b0 040c 	subs.w	r4, r0, #12
 8001fd0:	bf18      	it	ne
 8001fd2:	2401      	movne	r4, #1
    if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8001fd4:	4628      	mov	r0, r5
 8001fd6:	f7ff ffd9 	bl	8001f8c <MCI_GetOccurredFaults>
 8001fda:	b110      	cbz	r0, 8001fe2 <MCI_StopMotor+0x22>
  bool retVal = false;
 8001fdc:	2400      	movs	r4, #0
}
 8001fde:	4620      	mov	r0, r4
 8001fe0:	bd38      	pop	{r3, r4, r5, pc}
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 8001fe2:	4628      	mov	r0, r5
 8001fe4:	f7ff ffd4 	bl	8001f90 <MCI_GetCurrentFaults>
    if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8001fe8:	2800      	cmp	r0, #0
 8001fea:	d1f7      	bne.n	8001fdc <MCI_StopMotor+0x1c>
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 8001fec:	2c00      	cmp	r4, #0
 8001fee:	d0f5      	beq.n	8001fdc <MCI_StopMotor+0x1c>
      pHandle->DirectCommand = MCI_STOP;
 8001ff0:	2305      	movs	r3, #5
 8001ff2:	702b      	strb	r3, [r5, #0]
      retVal = true;
 8001ff4:	e7f3      	b.n	8001fde <MCI_StopMotor+0x1e>
 8001ff6:	bf00      	nop

08001ff8 <MCI_FaultAcknowledged>:
{
 8001ff8:	b510      	push	{r4, lr}
 8001ffa:	4604      	mov	r4, r0
    if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8001ffc:	f7ff ffc4 	bl	8001f88 <MCI_GetSTMState>
 8002000:	280b      	cmp	r0, #11
 8002002:	d001      	beq.n	8002008 <MCI_FaultAcknowledged+0x10>
  bool reVal = false;
 8002004:	2000      	movs	r0, #0
}
 8002006:	bd10      	pop	{r4, pc}
    if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8002008:	4620      	mov	r0, r4
 800200a:	f7ff ffc1 	bl	8001f90 <MCI_GetCurrentFaults>
 800200e:	2800      	cmp	r0, #0
 8002010:	d1f8      	bne.n	8002004 <MCI_FaultAcknowledged+0xc>
      pHandle->DirectCommand = MCI_ACK_FAULTS;
 8002012:	2302      	movs	r3, #2
 8002014:	7023      	strb	r3, [r4, #0]
      pHandle->PastFaults = MC_NO_FAULTS;
 8002016:	80a0      	strh	r0, [r4, #4]
      reVal = true;
 8002018:	2001      	movs	r0, #1
}
 800201a:	bd10      	pop	{r4, pc}

0800201c <MCI_GetFaultState>:
    LocalFaultState = MC_SW_ERROR | (MC_SW_ERROR << 16);
  }
  else
  {
#endif
    LocalFaultState = (uint32_t)(pHandle->PastFaults);
 800201c:	8883      	ldrh	r3, [r0, #4]
    LocalFaultState |= (uint32_t)(pHandle->CurrentFaults) << 16;
 800201e:	8840      	ldrh	r0, [r0, #2]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
  return (LocalFaultState);
}
 8002020:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop

08002028 <MCI_GetControlMode>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MCM_TORQUE_MODE : pHandle->LastModalitySetByUser);
#else
  return (pHandle->LastModalitySetByUser);
#endif
}
 8002028:	7a00      	ldrb	r0, [r0, #8]
 800202a:	4770      	bx	lr

0800202c <MCI_GetImposedMotorDirection>:
    /* Nothing to do */
  }
  else
  {
#endif
    switch (pHandle->lastCommand)
 800202c:	79c3      	ldrb	r3, [r0, #7]
 800202e:	2b02      	cmp	r3, #2
 8002030:	d013      	beq.n	800205a <MCI_GetImposedMotorDirection+0x2e>
 8002032:	2b03      	cmp	r3, #3
 8002034:	d009      	beq.n	800204a <MCI_GetImposedMotorDirection+0x1e>
 8002036:	2b01      	cmp	r3, #1
 8002038:	d117      	bne.n	800206a <MCI_GetImposedMotorDirection+0x3e>
    {
      case MCI_CMD_EXECSPEEDRAMP:
      {
        if (pHandle->hFinalSpeed < 0)
 800203a:	f9b0 3014 	ldrsh.w	r3, [r0, #20]
  int16_t retVal = 1;
 800203e:	2b00      	cmp	r3, #0
 8002040:	bfb4      	ite	lt
 8002042:	f04f 30ff 	movlt.w	r0, #4294967295
 8002046:	2001      	movge	r0, #1
 8002048:	4770      	bx	lr
        break;
      }

      case MCI_CMD_SETCURRENTREFERENCES:
      {
        if (pHandle->Iqdref.q < 0)
 800204a:	f9b0 3024 	ldrsh.w	r3, [r0, #36]	@ 0x24
  int16_t retVal = 1;
 800204e:	2b00      	cmp	r3, #0
 8002050:	bfb4      	ite	lt
 8002052:	f04f 30ff 	movlt.w	r0, #4294967295
 8002056:	2001      	movge	r0, #1
 8002058:	4770      	bx	lr
        if (pHandle->hFinalTorque < 0)
 800205a:	f9b0 3016 	ldrsh.w	r3, [r0, #22]
  int16_t retVal = 1;
 800205e:	2b00      	cmp	r3, #0
 8002060:	bfb4      	ite	lt
 8002062:	f04f 30ff 	movlt.w	r0, #4294967295
 8002066:	2001      	movge	r0, #1
 8002068:	4770      	bx	lr
 800206a:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
  return (retVal);
}
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop

08002070 <MCI_GetLastRampFinalSpeed>:
  }
  return (retVal);
#else
  return (pHandle->hFinalSpeed);
#endif
}
 8002070:	f9b0 0014 	ldrsh.w	r0, [r0, #20]
 8002074:	4770      	bx	lr
 8002076:	bf00      	nop

08002078 <MCI_GetLastRampFinalTorque>:
  }
  return (retVal);
#else
  return (pHandle->hFinalTorque);
#endif
}
 8002078:	f9b0 0016 	ldrsh.w	r0, [r0, #22]
 800207c:	4770      	bx	lr
 800207e:	bf00      	nop

08002080 <MCI_GetLastRampFinalDuration>:
  }
  return (retVal);
#else
  return (pHandle->hDurationms);
#endif
}
 8002080:	8b00      	ldrh	r0, [r0, #24]
 8002082:	4770      	bx	lr

08002084 <MCI_StopRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    STC_StopRamp(pHandle->pSTC);
 8002084:	69c3      	ldr	r3, [r0, #28]
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->RampRemainingStep = 0U;
 8002086:	2200      	movs	r2, #0
 8002088:	60da      	str	r2, [r3, #12]
    pHandle->IncDecAmount = 0;
 800208a:	61da      	str	r2, [r3, #28]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop

08002090 <MCI_GetAvrgMecSpeedUnit>:
static inline SpeednPosFdbk_Handle_t *STC_GetSpeedSensor(SpeednTorqCtrl_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  return ((MC_NULL ==  pHandle) ? MC_NULL : pHandle->SPD);
#else
  return (pHandle->SPD);
 8002090:	69c3      	ldr	r3, [r0, #28]
  }
  else
  {
#endif
    SpeednPosFdbk_Handle_t * SpeedSensor = STC_GetSpeedSensor(pHandle->pSTC);
    temp_speed = SPD_GetAvrgMecSpeedUnit(SpeedSensor);
 8002092:	6958      	ldr	r0, [r3, #20]
 8002094:	f008 b838 	b.w	800a108 <SPD_GetAvrgMecSpeedUnit>

08002098 <MCI_GetMecSpeedRefUnit>:
__weak int16_t MCI_GetMecSpeedRefUnit(MCI_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? 0 : STC_GetMecSpeedRefUnit(pHandle->pSTC));
#else
  return (STC_GetMecSpeedRefUnit(pHandle->pSTC));
 8002098:	69c0      	ldr	r0, [r0, #28]
 800209a:	f001 ba05 	b.w	80034a8 <STC_GetMecSpeedRefUnit>
 800209e:	bf00      	nop

080020a0 <MCI_GetIab>:
  {
    tempVal = pHandle->pFOCVars->Iab;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iab);
 80020a0:	6a03      	ldr	r3, [r0, #32]
 80020a2:	6818      	ldr	r0, [r3, #0]
 80020a4:	b283      	uxth	r3, r0
 80020a6:	f36f 000f 	bfc	r0, #0, #16
{
 80020aa:	b082      	sub	sp, #8
#endif
}
 80020ac:	4318      	orrs	r0, r3
 80020ae:	b002      	add	sp, #8
 80020b0:	4770      	bx	lr
 80020b2:	bf00      	nop

080020b4 <MCI_GetIalphabeta>:
  {
    tempVal = pHandle->pFOCVars->Ialphabeta;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Ialphabeta);
 80020b4:	6a03      	ldr	r3, [r0, #32]
 80020b6:	6858      	ldr	r0, [r3, #4]
 80020b8:	b283      	uxth	r3, r0
 80020ba:	f36f 000f 	bfc	r0, #0, #16
{
 80020be:	b082      	sub	sp, #8
#endif
}
 80020c0:	4318      	orrs	r0, r3
 80020c2:	b002      	add	sp, #8
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop

080020c8 <MCI_GetIqd>:
  {
    tempVal = pHandle->pFOCVars->Iqd;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iqd);
 80020c8:	6a03      	ldr	r3, [r0, #32]
 80020ca:	6898      	ldr	r0, [r3, #8]
 80020cc:	b283      	uxth	r3, r0
 80020ce:	f36f 000f 	bfc	r0, #0, #16
{
 80020d2:	b082      	sub	sp, #8
#endif
}
 80020d4:	4318      	orrs	r0, r3
 80020d6:	b002      	add	sp, #8
 80020d8:	4770      	bx	lr
 80020da:	bf00      	nop

080020dc <MCI_GetIqdref>:
  {
    tempVal = pHandle->pFOCVars->Iqdref;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iqdref);
 80020dc:	6a03      	ldr	r3, [r0, #32]
 80020de:	68d8      	ldr	r0, [r3, #12]
 80020e0:	b283      	uxth	r3, r0
 80020e2:	f36f 000f 	bfc	r0, #0, #16
{
 80020e6:	b082      	sub	sp, #8
#endif
}
 80020e8:	4318      	orrs	r0, r3
 80020ea:	b002      	add	sp, #8
 80020ec:	4770      	bx	lr
 80020ee:	bf00      	nop

080020f0 <MCI_GetVqd>:
  {
    tempVal = pHandle->pFOCVars->Vqd;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Vqd);
 80020f0:	6a03      	ldr	r3, [r0, #32]
 80020f2:	f8d3 0012 	ldr.w	r0, [r3, #18]
 80020f6:	b283      	uxth	r3, r0
 80020f8:	f36f 000f 	bfc	r0, #0, #16
{
 80020fc:	b082      	sub	sp, #8
#endif
}
 80020fe:	4318      	orrs	r0, r3
 8002100:	b002      	add	sp, #8
 8002102:	4770      	bx	lr

08002104 <MCI_GetValphabeta>:
  {
    tempVal = pHandle->pFOCVars->Valphabeta;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Valphabeta);
 8002104:	6a03      	ldr	r3, [r0, #32]
 8002106:	f8d3 0016 	ldr.w	r0, [r3, #22]
 800210a:	b283      	uxth	r3, r0
 800210c:	f36f 000f 	bfc	r0, #0, #16
{
 8002110:	b082      	sub	sp, #8
#endif
}
 8002112:	4318      	orrs	r0, r3
 8002114:	b002      	add	sp, #8
 8002116:	4770      	bx	lr

08002118 <MCI_GetTeref>:
__weak int16_t MCI_GetTeref(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? 0 : pHandle->pFOCVars->hTeref);
#else
  return (pHandle->pFOCVars->hTeref);
 8002118:	6a03      	ldr	r3, [r0, #32]
#endif
}
 800211a:	f9b3 001a 	ldrsh.w	r0, [r3, #26]
 800211e:	4770      	bx	lr

08002120 <MCI_Clear_Iqdref>:
/**
  * @brief  It re-initializes Iqdref variables with their default values.
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak void MCI_Clear_Iqdref(MCI_Handle_t *pHandle)
{
 8002120:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFOCVars->Iqdref = STC_GetDefaultIqdref(pHandle->pSTC);
 8002122:	e9d0 0407 	ldrd	r0, r4, [r0, #28]
 8002126:	f001 fa49 	bl	80035bc <STC_GetDefaultIqdref>
 800212a:	f3c0 430f 	ubfx	r3, r0, #16, #16
 800212e:	81a0      	strh	r0, [r4, #12]
 8002130:	81e3      	strh	r3, [r4, #14]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8002132:	bd10      	pop	{r4, pc}

08002134 <MCM_Clarke>:
  *                       beta = -(2*b+a)/sqrt(3)
  * @param  Input: stator values a and b in ab_t format.
  * @retval Stator values alpha and beta in alphabeta_t format.
  */
__weak alphabeta_t MCM_Clarke(ab_t Input)
{
 8002134:	f3c0 430f 	ubfx	r3, r0, #16, #16
  /* qIalpha = qIas*/
  Output.alpha = Input.a;

  a_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.a);

  b_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.b);
 8002138:	f644 11e6 	movw	r1, #18918	@ 0x49e6
#ifndef FULL_MISRA_C_COMPLIANCY_MC_MATH
  /* WARNING: the below instruction is not MISRA compliant, user should verify
    that Cortex-M3 assembly instruction ASR (arithmetic shift right) is used by
    the compiler to perform the shift (instead of LSR logical shift right) */
  //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) >> 15;
 800213c:	f24b 621a 	movw	r2, #46618	@ 0xb61a
  b_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.b);
 8002140:	fb13 f301 	smulbb	r3, r3, r1
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) >> 15;
 8002144:	fb10 f202 	smulbb	r2, r0, r2
 8002148:	eba2 0243 	sub.w	r2, r2, r3, lsl #1
#else
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) / 32768;
#endif

  /* Check saturation of Ibeta */
  if (wbeta_tmp > INT16_MAX)
 800214c:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
{
 8002150:	b084      	sub	sp, #16
 8002152:	b203      	sxth	r3, r0
  if (wbeta_tmp > INT16_MAX)
 8002154:	da05      	bge.n	8002162 <MCM_Clarke+0x2e>
 8002156:	13d1      	asrs	r1, r2, #15
  {
    hbeta_tmp = INT16_MAX;
  }
  else if (wbeta_tmp < (-32768))
 8002158:	f511 4f00 	cmn.w	r1, #32768	@ 0x8000
 800215c:	da0c      	bge.n	8002178 <MCM_Clarke+0x44>
 800215e:	4a09      	ldr	r2, [pc, #36]	@ (8002184 <MCM_Clarke+0x50>)
 8002160:	e001      	b.n	8002166 <MCM_Clarke+0x32>
 8002162:	f647 72ff 	movw	r2, #32767	@ 0x7fff
  else
  {
    /* Nothing to do */
  }

  return (Output);
 8002166:	b29b      	uxth	r3, r3
 8002168:	2000      	movs	r0, #0
 800216a:	f363 000f 	bfi	r0, r3, #0, #16
 800216e:	b293      	uxth	r3, r2
 8002170:	f363 401f 	bfi	r0, r3, #16, #16
}
 8002174:	b004      	add	sp, #16
 8002176:	4770      	bx	lr
    hbeta_tmp = ((int16_t)wbeta_tmp);
 8002178:	4802      	ldr	r0, [pc, #8]	@ (8002184 <MCM_Clarke+0x50>)
 800217a:	b20a      	sxth	r2, r1
 800217c:	4282      	cmp	r2, r0
 800217e:	bfb8      	it	lt
 8002180:	4602      	movlt	r2, r0
 8002182:	e7f0      	b.n	8002166 <MCM_Clarke+0x32>
 8002184:	ffff8001 	.word	0xffff8001

08002188 <MCM_Trig_Functions>:
  } CosSin;
  //cstat +MISRAC2012-Rule-19.2
  /* Configure CORDIC */
  /* Misra  violation Rule 11.4 AConversionshouldnotbeperformedbetweena
   * pointertoobject and an integer type */
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 8002188:	4b06      	ldr	r3, [pc, #24]	@ (80021a4 <MCM_Trig_Functions+0x1c>)
  /* Misra  violation Rule11.4 AConversionshouldnotbeperformedbetweena
   * pointertoobject and an integer type */
  LL_CORDIC_WriteData(CORDIC, ((uint32_t)0x7FFF0000) + ((uint32_t)hAngle));
 800218a:	f100 40ff 	add.w	r0, r0, #2139095040	@ 0x7f800000
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 800218e:	f04f 1260 	mov.w	r2, #6291552	@ 0x600060
  LL_CORDIC_WriteData(CORDIC, ((uint32_t)0x7FFF0000) + ((uint32_t)hAngle));
 8002192:	f500 00fe 	add.w	r0, r0, #8323072	@ 0x7f0000
{
 8002196:	b082      	sub	sp, #8
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 8002198:	601a      	str	r2, [r3, #0]
  * @param  InData 0 .. 0xFFFFFFFF : 32-bit value to be provided as input data for CORDIC processing.
  * @retval None
  */
__STATIC_INLINE void LL_CORDIC_WriteData(CORDIC_TypeDef *CORDICx, uint32_t InData)
{
  WRITE_REG(CORDICx->WDATA, InData);
 800219a:	6058      	str	r0, [r3, #4]
  * @param  CORDICx CORDIC Instance
  * @retval 32-bit output data of CORDIC processing.
  */
__STATIC_INLINE uint32_t LL_CORDIC_ReadData(const CORDIC_TypeDef *CORDICx)
{
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 800219c:	6898      	ldr	r0, [r3, #8]
  /* Read angle */
  /* Misra  violation Rule11.4 AConversionshouldnotbeperformed betweena
   * pointerto object and an integer type */
  CosSin.CordicRdata = LL_CORDIC_ReadData(CORDIC);
  return (CosSin.Components); //cstat !UNION-type-punning
}
 800219e:	b002      	add	sp, #8
 80021a0:	4770      	bx	lr
 80021a2:	bf00      	nop
 80021a4:	40020c00 	.word	0x40020c00

080021a8 <MCM_Park>:
{
 80021a8:	b530      	push	{r4, r5, lr}
 80021aa:	4605      	mov	r5, r0
 80021ac:	4604      	mov	r4, r0
 80021ae:	b085      	sub	sp, #20
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 80021b0:	4608      	mov	r0, r1
 80021b2:	f7ff ffe9 	bl	8002188 <MCM_Trig_Functions>
 80021b6:	b22d      	sxth	r5, r5
 80021b8:	b201      	sxth	r1, r0
 80021ba:	1424      	asrs	r4, r4, #16
 80021bc:	1400      	asrs	r0, r0, #16
  q_tmp_1 = Input.alpha * ((int32_t )Local_Vector_Components.hCos);
 80021be:	fb05 f301 	mul.w	r3, r5, r1
  wqd_tmp = (q_tmp_1 - q_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80021c2:	fb04 3310 	mls	r3, r4, r0, r3
  if (wqd_tmp > INT16_MAX)
 80021c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021ca:	da05      	bge.n	80021d8 <MCM_Park+0x30>
 80021cc:	13da      	asrs	r2, r3, #15
  else if (wqd_tmp < (-32768))
 80021ce:	f512 4f00 	cmn.w	r2, #32768	@ 0x8000
 80021d2:	da22      	bge.n	800221a <MCM_Park+0x72>
 80021d4:	4a14      	ldr	r2, [pc, #80]	@ (8002228 <MCM_Park+0x80>)
 80021d6:	e001      	b.n	80021dc <MCM_Park+0x34>
 80021d8:	f647 72ff 	movw	r2, #32767	@ 0x7fff
  d_tmp_2 = Input.beta * ((int32_t )Local_Vector_Components.hCos);
 80021dc:	fb01 f404 	mul.w	r4, r1, r4
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80021e0:	fb05 4400 	mla	r4, r5, r0, r4
  if (wqd_tmp > INT16_MAX)
 80021e4:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80021e8:	ea4f 33e4 	mov.w	r3, r4, asr #15
  if (wqd_tmp > INT16_MAX)
 80021ec:	da04      	bge.n	80021f8 <MCM_Park+0x50>
  else if (wqd_tmp < (-32768))
 80021ee:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 80021f2:	da0c      	bge.n	800220e <MCM_Park+0x66>
 80021f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002228 <MCM_Park+0x80>)
 80021f6:	e001      	b.n	80021fc <MCM_Park+0x54>
 80021f8:	f647 73ff 	movw	r3, #32767	@ 0x7fff
  return (Output);
 80021fc:	b292      	uxth	r2, r2
 80021fe:	2000      	movs	r0, #0
 8002200:	f362 000f 	bfi	r0, r2, #0, #16
 8002204:	b29b      	uxth	r3, r3
 8002206:	f363 401f 	bfi	r0, r3, #16, #16
}
 800220a:	b005      	add	sp, #20
 800220c:	bd30      	pop	{r4, r5, pc}
    hqd_tmp = ((int16_t)wqd_tmp);
 800220e:	4906      	ldr	r1, [pc, #24]	@ (8002228 <MCM_Park+0x80>)
 8002210:	b21b      	sxth	r3, r3
 8002212:	428b      	cmp	r3, r1
 8002214:	bfb8      	it	lt
 8002216:	460b      	movlt	r3, r1
 8002218:	e7f0      	b.n	80021fc <MCM_Park+0x54>
    hqd_tmp = ((int16_t)wqd_tmp);
 800221a:	4b03      	ldr	r3, [pc, #12]	@ (8002228 <MCM_Park+0x80>)
 800221c:	b212      	sxth	r2, r2
 800221e:	429a      	cmp	r2, r3
 8002220:	bfb8      	it	lt
 8002222:	461a      	movlt	r2, r3
 8002224:	e7da      	b.n	80021dc <MCM_Park+0x34>
 8002226:	bf00      	nop
 8002228:	ffff8001 	.word	0xffff8001

0800222c <MCM_Rev_Park>:
{
 800222c:	b530      	push	{r4, r5, lr}
 800222e:	4605      	mov	r5, r0
 8002230:	b085      	sub	sp, #20
 8002232:	4604      	mov	r4, r0
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 8002234:	4608      	mov	r0, r1
 8002236:	f7ff ffa7 	bl	8002188 <MCM_Trig_Functions>
 800223a:	1424      	asrs	r4, r4, #16
 800223c:	1402      	asrs	r2, r0, #16
 800223e:	b22d      	sxth	r5, r5
 8002240:	b200      	sxth	r0, r0
  alpha_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hSin);
 8002242:	fb04 f302 	mul.w	r3, r4, r2
  Output.alpha = (int16_t)(((alpha_tmp1) + (alpha_tmp2)) >> 15);
 8002246:	fb05 3300 	mla	r3, r5, r0, r3
  beta_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hCos);
 800224a:	fb00 f404 	mul.w	r4, r0, r4
  Output.beta = (int16_t)((beta_tmp2 - beta_tmp1) >> 15);
 800224e:	fb05 4412 	mls	r4, r5, r2, r4
  return (Output);
 8002252:	f3c3 33cf 	ubfx	r3, r3, #15, #16
 8002256:	2000      	movs	r0, #0
 8002258:	f363 000f 	bfi	r0, r3, #0, #16
 800225c:	f3c4 34cf 	ubfx	r4, r4, #15, #16
 8002260:	f364 401f 	bfi	r0, r4, #16, #16
}
 8002264:	b005      	add	sp, #20
 8002266:	bd30      	pop	{r4, r5, pc}

08002268 <MCM_Sqrt>:
  */
__weak int32_t MCM_Sqrt(int32_t wInput)
{
  int32_t wtemprootnew;

  if (wInput > 0)
 8002268:	2800      	cmp	r0, #0
 800226a:	dd09      	ble.n	8002280 <MCM_Sqrt+0x18>
 800226c:	b672      	cpsid	i
  {
    uint32_t retVal;
    /* Disable Irq as sqrt is used in MF and HF task */
    __disable_irq();
    /* Configure CORDIC */
    WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_SQRT);
 800226e:	4b05      	ldr	r3, [pc, #20]	@ (8002284 <MCM_Sqrt+0x1c>)
 8002270:	f240 1269 	movw	r2, #361	@ 0x169
 8002274:	601a      	str	r2, [r3, #0]
  WRITE_REG(CORDICx->WDATA, InData);
 8002276:	6058      	str	r0, [r3, #4]
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 8002278:	6898      	ldr	r0, [r3, #8]
    LL_CORDIC_WriteData(CORDIC, ((uint32_t)wInput));
    /* Read sqrt and return */
#ifndef FULL_MISRA_C_COMPLIANCY_MC_MATH
    retVal = (LL_CORDIC_ReadData(CORDIC)) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800227a:	0bc0      	lsrs	r0, r0, #15
  __ASM volatile ("cpsie i" : : : "memory");
 800227c:	b662      	cpsie	i
}
 800227e:	4770      	bx	lr
    __enable_irq();

  }
  else
  {
    wtemprootnew = (int32_t)0;
 8002280:	2000      	movs	r0, #0
  }

  return (wtemprootnew);
}
 8002282:	4770      	bx	lr
 8002284:	40020c00 	.word	0x40020c00

08002288 <MCboot>:
{
  /* USER CODE BEGIN MCboot 0 */

  /* USER CODE END MCboot 0 */

  if (MC_NULL == pMCIList)
 8002288:	b318      	cbz	r0, 80022d2 <MCboot+0x4a>
{
 800228a:	b510      	push	{r4, lr}
    bMCBootCompleted = (uint8_t )0;

    /*************************************************/
    /*    FOC initialization         */
    /*************************************************/
    pMCIList[M1] = &Mci[M1];
 800228c:	4a11      	ldr	r2, [pc, #68]	@ (80022d4 <MCboot+0x4c>)
    bMCBootCompleted = (uint8_t )0;
 800228e:	4c12      	ldr	r4, [pc, #72]	@ (80022d8 <MCboot+0x50>)
    pMCIList[M1] = &Mci[M1];
 8002290:	6002      	str	r2, [r0, #0]
    bMCBootCompleted = (uint8_t )0;
 8002292:	2300      	movs	r3, #0
 8002294:	7023      	strb	r3, [r4, #0]
    FOC_Init();
 8002296:	f000 f9c5 	bl	8002624 <FOC_Init>

    ASPEP_start(&aspepOverUartA);
 800229a:	4810      	ldr	r0, [pc, #64]	@ (80022dc <MCboot+0x54>)
 800229c:	f7ff f88c 	bl	80013b8 <ASPEP_start>
    /* USER CODE END MCboot 1 */

    /******************************************************/
    /*   PID component initialization: speed regulation   */
    /******************************************************/
    PID_HandleInit(&PIDSpeedHandle_M1);
 80022a0:	480f      	ldr	r0, [pc, #60]	@ (80022e0 <MCboot+0x58>)
 80022a2:	f006 fd87 	bl	8008db4 <PID_HandleInit>

    /****************************************************/
    /*   Virtual speed sensor component initialization  */
    /****************************************************/
    VSS_Init(&VirtualSpeedSensorM1);
 80022a6:	480f      	ldr	r0, [pc, #60]	@ (80022e4 <MCboot+0x5c>)
 80022a8:	f008 fa46 	bl	800a738 <VSS_Init>

    /********************************************************/
    /*   Bus voltage sensor component initialization        */
    /********************************************************/
    (void)RCM_RegisterRegConv(&VbusRegConv_M1);
 80022ac:	480e      	ldr	r0, [pc, #56]	@ (80022e8 <MCboot+0x60>)
 80022ae:	f001 f819 	bl	80032e4 <RCM_RegisterRegConv>
    RVBS_Init(&BusVoltageSensor_M1);
 80022b2:	480e      	ldr	r0, [pc, #56]	@ (80022ec <MCboot+0x64>)
 80022b4:	f007 fd8e 	bl	8009dd4 <RVBS_Init>

    /*******************************************************/
    /*   Temperature measurement component initialization  */
    /*******************************************************/
    (void)RCM_RegisterRegConv(&TempRegConv_M1);
 80022b8:	480d      	ldr	r0, [pc, #52]	@ (80022f0 <MCboot+0x68>)
 80022ba:	f001 f813 	bl	80032e4 <RCM_RegisterRegConv>
    NTC_Init(&TempSensor_M1);
 80022be:	480d      	ldr	r0, [pc, #52]	@ (80022f4 <MCboot+0x6c>)
 80022c0:	f006 fd2e 	bl	8008d20 <NTC_Init>

    /* Applicative hook in MCBoot() */
    MC_APP_BootHook();
 80022c4:	f7ff fdfa 	bl	8001ebc <MC_APP_BootHook>

    /**************************************/
    /*    Start timers synchronously      */
    /**************************************/
    startTimers();
 80022c8:	f000 fe2a 	bl	8002f20 <startTimers>

    /* USER CODE BEGIN MCboot 2 */

    /* USER CODE END MCboot 2 */

    bMCBootCompleted = 1U;
 80022cc:	2301      	movs	r3, #1
 80022ce:	7023      	strb	r3, [r4, #0]
  }
}
 80022d0:	bd10      	pop	{r4, pc}
 80022d2:	4770      	bx	lr
 80022d4:	20000000 	.word	0x20000000
 80022d8:	200006c8 	.word	0x200006c8
 80022dc:	20000454 	.word	0x20000454
 80022e0:	20000338 	.word	0x20000338
 80022e4:	200003c0 	.word	0x200003c0
 80022e8:	20000388 	.word	0x20000388
 80022ec:	20000374 	.word	0x20000374
 80022f0:	200003b0 	.word	0x200003b0
 80022f4:	20000398 	.word	0x20000398

080022f8 <TSK_SetChargeBootCapDelayM1>:
  * @param  hTickCount number of ticks to be counted.
  * @retval void
  */
__weak void TSK_SetChargeBootCapDelayM1(uint16_t hTickCount)
{
   hBootCapDelayCounterM1 = hTickCount;
 80022f8:	4b01      	ldr	r3, [pc, #4]	@ (8002300 <TSK_SetChargeBootCapDelayM1+0x8>)
 80022fa:	8018      	strh	r0, [r3, #0]
}
 80022fc:	4770      	bx	lr
 80022fe:	bf00      	nop
 8002300:	200006cc 	.word	0x200006cc

08002304 <TSK_ChargeBootCapDelayHasElapsedM1>:
  * @retval bool true if time has elapsed, false otherwise.
  */
__weak bool TSK_ChargeBootCapDelayHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hBootCapDelayCounterM1)
 8002304:	4b03      	ldr	r3, [pc, #12]	@ (8002314 <TSK_ChargeBootCapDelayHasElapsedM1+0x10>)
 8002306:	8818      	ldrh	r0, [r3, #0]
 8002308:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 800230a:	fab0 f080 	clz	r0, r0
 800230e:	0940      	lsrs	r0, r0, #5
 8002310:	4770      	bx	lr
 8002312:	bf00      	nop
 8002314:	200006cc 	.word	0x200006cc

08002318 <TSK_SetStopPermanencyTimeM1>:
  * @param  hTickCount number of ticks to be counted.
  * @retval void
  */
__weak void TSK_SetStopPermanencyTimeM1(uint16_t hTickCount)
{
  hStopPermanencyCounterM1 = hTickCount;
 8002318:	4b01      	ldr	r3, [pc, #4]	@ (8002320 <TSK_SetStopPermanencyTimeM1+0x8>)
 800231a:	8018      	strh	r0, [r3, #0]
}
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop
 8002320:	200006ca 	.word	0x200006ca

08002324 <TSK_StopPermanencyTimeHasElapsedM1>:
  * @retval bool true if time is elapsed, false otherwise.
  */
__weak bool TSK_StopPermanencyTimeHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hStopPermanencyCounterM1)
 8002324:	4b03      	ldr	r3, [pc, #12]	@ (8002334 <TSK_StopPermanencyTimeHasElapsedM1+0x10>)
 8002326:	8818      	ldrh	r0, [r3, #0]
 8002328:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 800232a:	fab0 f080 	clz	r0, r0
 800232e:	0940      	lsrs	r0, r0, #5
 8002330:	4770      	bx	lr
 8002332:	bf00      	nop
 8002334:	200006ca 	.word	0x200006ca

08002338 <TSK_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t TSK_HighFrequencyTask(void)
{
 8002338:	b508      	push	{r3, lr}
  bMotorNbr = 0;

  /* USER CODE BEGIN HighFrequencyTask 0 */

  /* USER CODE END HighFrequencyTask 0 */
  FOC_HighFrequencyTask(bMotorNbr);
 800233a:	2000      	movs	r0, #0
 800233c:	f000 fb86 	bl	8002a4c <FOC_HighFrequencyTask>

  /* USER CODE BEGIN HighFrequencyTask 1 */

  /* USER CODE END HighFrequencyTask 1 */
  GLOBAL_TIMESTAMP++;
 8002340:	4a06      	ldr	r2, [pc, #24]	@ (800235c <TSK_HighFrequencyTask+0x24>)
  if (0U == MCPA_UART_A.Mark)
 8002342:	4807      	ldr	r0, [pc, #28]	@ (8002360 <TSK_HighFrequencyTask+0x28>)
  GLOBAL_TIMESTAMP++;
 8002344:	6813      	ldr	r3, [r2, #0]
  if (0U == MCPA_UART_A.Mark)
 8002346:	f890 1029 	ldrb.w	r1, [r0, #41]	@ 0x29
  GLOBAL_TIMESTAMP++;
 800234a:	3301      	adds	r3, #1
 800234c:	6013      	str	r3, [r2, #0]
  if (0U == MCPA_UART_A.Mark)
 800234e:	b909      	cbnz	r1, 8002354 <TSK_HighFrequencyTask+0x1c>
    MCPA_dataLog (&MCPA_UART_A);
  }

  return (bMotorNbr);

}
 8002350:	2000      	movs	r0, #0
 8002352:	bd08      	pop	{r3, pc}
    MCPA_dataLog (&MCPA_UART_A);
 8002354:	f006 fbac 	bl	8008ab0 <MCPA_dataLog>
}
 8002358:	2000      	movs	r0, #0
 800235a:	bd08      	pop	{r3, pc}
 800235c:	20001b70 	.word	0x20001b70
 8002360:	20000418 	.word	0x20000418

08002364 <TSK_SafetyTask_PWMOFF>:
  * @brief  Safety task implementation if  MC.M1_ON_OVER_VOLTAGE == TURN_OFF_PWM.
  * @param  bMotor Motor reference number defined
  *         \link Motors_reference_number here \endlink.
  */
__weak void TSK_SafetyTask_PWMOFF(uint8_t bMotor)
{
 8002364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* USER CODE END TSK_SafetyTask_PWMOFF 0 */
  uint16_t CodeReturn = MC_NO_ERROR;
  uint8_t lbmotor = M1;
  const uint16_t errMask[NBR_OF_MOTORS] = {VBUS_TEMP_ERR_MASK};
  /* Check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
  if (M1 == bMotor)
 8002366:	4604      	mov	r4, r0
 8002368:	b198      	cbz	r0, 8002392 <TSK_SafetyTask_PWMOFF+0x2e>
  {
    /* Nothing to do */
  }

/* Due to warning array subscript 1 is above array bounds of PWMC_Handle_t *[1] [-Warray-bounds] */
   CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[lbmotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 800236a:	4e1a      	ldr	r6, [pc, #104]	@ (80023d4 <TSK_SafetyTask_PWMOFF+0x70>)
 800236c:	6830      	ldr	r0, [r6, #0]
 800236e:	f000 ff9d 	bl	80032ac <PWMC_IsFaultOccurred>
 8002372:	4601      	mov	r1, r0
  }
  else
  {
    /* Nothing to do */
  }
  MCI_FaultProcessing(&Mci[bMotor], CodeReturn, ~CodeReturn); /* Process faults */
 8002374:	4d18      	ldr	r5, [pc, #96]	@ (80023d8 <TSK_SafetyTask_PWMOFF+0x74>)
 8002376:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 800237a:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800237e:	43ca      	mvns	r2, r1
 8002380:	4628      	mov	r0, r5
 8002382:	b292      	uxth	r2, r2
 8002384:	f7ff fdbc 	bl	8001f00 <MCI_FaultProcessing>

  if (MCI_GetFaultState(&Mci[bMotor]) != (uint32_t)MC_NO_FAULTS)
 8002388:	4628      	mov	r0, r5
 800238a:	f7ff fe47 	bl	800201c <MCI_GetFaultState>
 800238e:	b9b8      	cbnz	r0, 80023c0 <TSK_SafetyTask_PWMOFF+0x5c>
    /* No errors */
  }
  /* USER CODE BEGIN TSK_SafetyTask_PWMOFF 3 */

  /* USER CODE END TSK_SafetyTask_PWMOFF 3 */
}
 8002390:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
static inline uint16_t RCM_GetRegularConv(const RegConv_t *regConv)
{
#ifdef NULL_PTR_CHECK_REG_CON_MNG
  return ((MC_NULL == regConv) ? 0U : regConv->data);
#else
  return (regConv->data);
 8002392:	4b12      	ldr	r3, [pc, #72]	@ (80023dc <TSK_SafetyTask_PWMOFF+0x78>)
    CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(&TempSensor_M1, rawValueM1);
 8002394:	4812      	ldr	r0, [pc, #72]	@ (80023e0 <TSK_SafetyTask_PWMOFF+0x7c>)
 8002396:	8959      	ldrh	r1, [r3, #10]
   CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[lbmotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 8002398:	4e0e      	ldr	r6, [pc, #56]	@ (80023d4 <TSK_SafetyTask_PWMOFF+0x70>)
    CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(&TempSensor_M1, rawValueM1);
 800239a:	f006 fcd3 	bl	8008d44 <NTC_CalcAvTemp>
 800239e:	4607      	mov	r7, r0
   CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[lbmotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 80023a0:	6830      	ldr	r0, [r6, #0]
 80023a2:	f000 ff83 	bl	80032ac <PWMC_IsFaultOccurred>
 80023a6:	4b0f      	ldr	r3, [pc, #60]	@ (80023e4 <TSK_SafetyTask_PWMOFF+0x80>)
 80023a8:	4605      	mov	r5, r0
    CodeReturn |= errMask[bMotor] & RVBS_CalcAvVbus(&BusVoltageSensor_M1, rawValueM1);
 80023aa:	8959      	ldrh	r1, [r3, #10]
 80023ac:	480e      	ldr	r0, [pc, #56]	@ (80023e8 <TSK_SafetyTask_PWMOFF+0x84>)
 80023ae:	f007 fd17 	bl	8009de0 <RVBS_CalcAvVbus>
 80023b2:	4307      	orrs	r7, r0
 80023b4:	f007 070e 	and.w	r7, r7, #14
 80023b8:	ea45 0107 	orr.w	r1, r5, r7
 80023bc:	b289      	uxth	r1, r1
 80023be:	e7d9      	b.n	8002374 <TSK_SafetyTask_PWMOFF+0x10>
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 80023c0:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80023c4:	f000 ff3c 	bl	8003240 <PWMC_SwitchOffPWM>
    FOC_Clear(bMotor);
 80023c8:	4620      	mov	r0, r4
}
 80023ca:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    FOC_Clear(bMotor);
 80023ce:	f000 b8fb 	b.w	80025c8 <FOC_Clear>
 80023d2:	bf00      	nop
 80023d4:	200006c4 	.word	0x200006c4
 80023d8:	20000000 	.word	0x20000000
 80023dc:	200003b0 	.word	0x200003b0
 80023e0:	20000398 	.word	0x20000398
 80023e4:	20000388 	.word	0x20000388
 80023e8:	20000374 	.word	0x20000374

080023ec <TSK_SafetyTask>:
{
 80023ec:	b508      	push	{r3, lr}
  if (1U == bMCBootCompleted)
 80023ee:	4b04      	ldr	r3, [pc, #16]	@ (8002400 <TSK_SafetyTask+0x14>)
 80023f0:	781b      	ldrb	r3, [r3, #0]
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d000      	beq.n	80023f8 <TSK_SafetyTask+0xc>
}
 80023f6:	bd08      	pop	{r3, pc}
    TSK_SafetyTask_PWMOFF(M1);
 80023f8:	2000      	movs	r0, #0
 80023fa:	f7ff ffb3 	bl	8002364 <TSK_SafetyTask_PWMOFF>
}
 80023fe:	bd08      	pop	{r3, pc}
 8002400:	200006c8 	.word	0x200006c8

08002404 <MC_RunMotorControlTasks>:
  if (0U == bMCBootCompleted)
 8002404:	4b1e      	ldr	r3, [pc, #120]	@ (8002480 <MC_RunMotorControlTasks+0x7c>)
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	b1cb      	cbz	r3, 800243e <MC_RunMotorControlTasks+0x3a>
{
 800240a:	b570      	push	{r4, r5, r6, lr}
    if(hMFTaskCounterM1 > 0u)
 800240c:	4c1d      	ldr	r4, [pc, #116]	@ (8002484 <MC_RunMotorControlTasks+0x80>)
 800240e:	8823      	ldrh	r3, [r4, #0]
 8002410:	b1b3      	cbz	r3, 8002440 <MC_RunMotorControlTasks+0x3c>
      hMFTaskCounterM1--;
 8002412:	3b01      	subs	r3, #1
 8002414:	b29b      	uxth	r3, r3
    if(hBootCapDelayCounterM1 > 0U)
 8002416:	4a1c      	ldr	r2, [pc, #112]	@ (8002488 <MC_RunMotorControlTasks+0x84>)
      hMFTaskCounterM1--;
 8002418:	8023      	strh	r3, [r4, #0]
    if(hBootCapDelayCounterM1 > 0U)
 800241a:	8813      	ldrh	r3, [r2, #0]
 800241c:	b29b      	uxth	r3, r3
 800241e:	b11b      	cbz	r3, 8002428 <MC_RunMotorControlTasks+0x24>
      hBootCapDelayCounterM1--;
 8002420:	8813      	ldrh	r3, [r2, #0]
 8002422:	3b01      	subs	r3, #1
 8002424:	b29b      	uxth	r3, r3
 8002426:	8013      	strh	r3, [r2, #0]
    if(hStopPermanencyCounterM1 > 0U)
 8002428:	4a18      	ldr	r2, [pc, #96]	@ (800248c <MC_RunMotorControlTasks+0x88>)
 800242a:	8813      	ldrh	r3, [r2, #0]
 800242c:	b29b      	uxth	r3, r3
 800242e:	b11b      	cbz	r3, 8002438 <MC_RunMotorControlTasks+0x34>
      hStopPermanencyCounterM1--;
 8002430:	8813      	ldrh	r3, [r2, #0]
 8002432:	3b01      	subs	r3, #1
 8002434:	b29b      	uxth	r3, r3
 8002436:	8013      	strh	r3, [r2, #0]
    TSK_SafetyTask();
 8002438:	f7ff ffd8 	bl	80023ec <TSK_SafetyTask>
}
 800243c:	bd70      	pop	{r4, r5, r6, pc}
 800243e:	4770      	bx	lr
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 8002440:	4d13      	ldr	r5, [pc, #76]	@ (8002490 <MC_RunMotorControlTasks+0x8c>)
      TSK_MediumFrequencyTaskM1();
 8002442:	f000 f989 	bl	8002758 <TSK_MediumFrequencyTaskM1>
      MC_APP_PostMediumFrequencyHook_M1();
 8002446:	f7ff fd3b 	bl	8001ec0 <MC_APP_PostMediumFrequencyHook_M1>
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 800244a:	4629      	mov	r1, r5
 800244c:	f851 0b0c 	ldr.w	r0, [r1], #12
 8002450:	6883      	ldr	r3, [r0, #8]
 8002452:	4798      	blx	r3
 8002454:	6068      	str	r0, [r5, #4]
      if ( 0U == MCP_Over_UartA.rxBuffer)
 8002456:	b130      	cbz	r0, 8002466 <MC_RunMotorControlTasks+0x62>
        if (0U == MCP_Over_UartA.pTransportLayer->fGetBuffer(MCP_Over_UartA.pTransportLayer,
 8002458:	4629      	mov	r1, r5
 800245a:	220a      	movs	r2, #10
 800245c:	f851 0b08 	ldr.w	r0, [r1], #8
 8002460:	6803      	ldr	r3, [r0, #0]
 8002462:	4798      	blx	r3
 8002464:	b908      	cbnz	r0, 800246a <MC_RunMotorControlTasks+0x66>
{
 8002466:	2301      	movs	r3, #1
 8002468:	e7d5      	b.n	8002416 <MC_RunMotorControlTasks+0x12>
          MCP_ReceivedPacket(&MCP_Over_UartA);
 800246a:	4628      	mov	r0, r5
 800246c:	f000 fc76 	bl	8002d5c <MCP_ReceivedPacket>
          MCP_Over_UartA.pTransportLayer->fSendPacket(MCP_Over_UartA.pTransportLayer, MCP_Over_UartA.txBuffer,
 8002470:	6828      	ldr	r0, [r5, #0]
 8002472:	89ea      	ldrh	r2, [r5, #14]
 8002474:	6846      	ldr	r6, [r0, #4]
 8002476:	68a9      	ldr	r1, [r5, #8]
 8002478:	230a      	movs	r3, #10
 800247a:	47b0      	blx	r6
 800247c:	e7f3      	b.n	8002466 <MC_RunMotorControlTasks+0x62>
 800247e:	bf00      	nop
 8002480:	200006c8 	.word	0x200006c8
 8002484:	200006ce 	.word	0x200006ce
 8002488:	200006cc 	.word	0x200006cc
 800248c:	200006ca 	.word	0x200006ca
 8002490:	20000444 	.word	0x20000444

08002494 <TSK_HardwareFaultTask>:
  *
  *  This function is to be executed when a general hardware failure has been detected
  * by the microcontroller and is used to put the system in safety condition.
  */
__weak void TSK_HardwareFaultTask(void)
{
 8002494:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TSK_HardwareFaultTask 0 */

  /* USER CODE END TSK_HardwareFaultTask 0 */
   FOC_Clear(M1);
 8002496:	2000      	movs	r0, #0
 8002498:	f000 f896 	bl	80025c8 <FOC_Clear>
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);

  /* USER CODE BEGIN TSK_HardwareFaultTask 1 */

  /* USER CODE END TSK_HardwareFaultTask 1 */
}
 800249c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);
 80024a0:	4802      	ldr	r0, [pc, #8]	@ (80024ac <TSK_HardwareFaultTask+0x18>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	2180      	movs	r1, #128	@ 0x80
 80024a6:	f7ff bd2b 	b.w	8001f00 <MCI_FaultProcessing>
 80024aa:	bf00      	nop
 80024ac:	20000000 	.word	0x20000000

080024b0 <UI_HandleStartStopButton_cb>:

__weak void UI_HandleStartStopButton_cb (void)
{
 80024b0:	b508      	push	{r3, lr}
/* USER CODE BEGIN START_STOP_BTN */
  if (IDLE == MC_GetSTMStateMotor1())
 80024b2:	f7ff fcfb 	bl	8001eac <MC_GetSTMStateMotor1>
 80024b6:	b918      	cbnz	r0, 80024c0 <UI_HandleStartStopButton_cb+0x10>
  else
  {
    (void)MC_StopMotor1();
  }
/* USER CODE END START_STOP_BTN */
}
 80024b8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    (void)MC_StartMotor1();
 80024bc:	f7ff bcea 	b.w	8001e94 <MC_StartMotor1>
}
 80024c0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    (void)MC_StopMotor1();
 80024c4:	f7ff bcec 	b.w	8001ea0 <MC_StopMotor1>

080024c8 <mc_lock_pins>:

 /**
  * @brief  Locks GPIO pins used for Motor Control to prevent accidental reconfiguration.
  */
__weak void mc_lock_pins (void)
{
 80024c8:	b430      	push	{r4, r5}
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  __IO uint32_t temp;
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80024ca:	4b3a      	ldr	r3, [pc, #232]	@ (80025b4 <mc_lock_pins+0xec>)
 80024cc:	4a3a      	ldr	r2, [pc, #232]	@ (80025b8 <mc_lock_pins+0xf0>)
  WRITE_REG(GPIOx->LCKR, PinMask);
 80024ce:	2110      	movs	r1, #16
 80024d0:	b08c      	sub	sp, #48	@ 0x30
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80024d2:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80024d4:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80024d6:	61da      	str	r2, [r3, #28]
  /* Read LCKR register. This read is mandatory to complete key lock sequence */
  temp = READ_REG(GPIOx->LCKR);
 80024d8:	69da      	ldr	r2, [r3, #28]
 80024da:	920b      	str	r2, [sp, #44]	@ 0x2c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80024dc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80024e0:	4a36      	ldr	r2, [pc, #216]	@ (80025bc <mc_lock_pins+0xf4>)
  (void) temp;
 80024e2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80024e4:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80024e6:	2180      	movs	r1, #128	@ 0x80
 80024e8:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80024ea:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80024ec:	69da      	ldr	r2, [r3, #28]
 80024ee:	920a      	str	r2, [sp, #40]	@ 0x28
  WRITE_REG(GPIOx->LCKR, PinMask);
 80024f0:	f44f 7180 	mov.w	r1, #256	@ 0x100
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80024f4:	4a32      	ldr	r2, [pc, #200]	@ (80025c0 <mc_lock_pins+0xf8>)
  (void) temp;
 80024f6:	980a      	ldr	r0, [sp, #40]	@ 0x28
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80024f8:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80024fa:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80024fc:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80024fe:	69da      	ldr	r2, [r3, #28]
 8002500:	9209      	str	r2, [sp, #36]	@ 0x24
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002502:	f44f 7100 	mov.w	r1, #512	@ 0x200
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002506:	f44f 3281 	mov.w	r2, #66048	@ 0x10200
  (void) temp;
 800250a:	9809      	ldr	r0, [sp, #36]	@ 0x24
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800250c:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800250e:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002510:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002512:	69da      	ldr	r2, [r3, #28]
 8002514:	9208      	str	r2, [sp, #32]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002516:	f44f 3184 	mov.w	r1, #67584	@ 0x10800
  WRITE_REG(GPIOx->LCKR, PinMask);
 800251a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
  (void) temp;
 800251e:	9a08      	ldr	r2, [sp, #32]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002520:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002522:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002524:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002526:	69da      	ldr	r2, [r3, #28]
 8002528:	9207      	str	r2, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800252a:	f44f 3482 	mov.w	r4, #66560	@ 0x10400
  WRITE_REG(GPIOx->LCKR, PinMask);
 800252e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
  (void) temp;
 8002532:	9d07      	ldr	r5, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002534:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002536:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002538:	61dc      	str	r4, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800253a:	69dc      	ldr	r4, [r3, #28]
 800253c:	9406      	str	r4, [sp, #24]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800253e:	441a      	add	r2, r3
  (void) temp;
 8002540:	9d06      	ldr	r5, [sp, #24]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002542:	f44f 34a0 	mov.w	r4, #81920	@ 0x14000
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002546:	f44f 4580 	mov.w	r5, #16384	@ 0x4000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800254a:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800254c:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800254e:	61d4      	str	r4, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002550:	69d4      	ldr	r4, [r2, #28]
 8002552:	9405      	str	r4, [sp, #20]
  (void) temp;
 8002554:	9d05      	ldr	r5, [sp, #20]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002556:	f44f 3490 	mov.w	r4, #73728	@ 0x12000
  WRITE_REG(GPIOx->LCKR, PinMask);
 800255a:	f44f 5500 	mov.w	r5, #8192	@ 0x2000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800255e:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002560:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002562:	61d4      	str	r4, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002564:	69d4      	ldr	r4, [r2, #28]
 8002566:	9404      	str	r4, [sp, #16]
  (void) temp;
 8002568:	9d04      	ldr	r5, [sp, #16]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800256a:	f44f 34c0 	mov.w	r4, #98304	@ 0x18000
  WRITE_REG(GPIOx->LCKR, PinMask);
 800256e:	f44f 4500 	mov.w	r5, #32768	@ 0x8000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002572:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002574:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002576:	61d4      	str	r4, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002578:	69d4      	ldr	r4, [r2, #28]
 800257a:	9403      	str	r4, [sp, #12]
  (void) temp;
 800257c:	9d03      	ldr	r5, [sp, #12]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800257e:	4c11      	ldr	r4, [pc, #68]	@ (80025c4 <mc_lock_pins+0xfc>)
 8002580:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002582:	2502      	movs	r5, #2
 8002584:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002586:	61dc      	str	r4, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002588:	69dc      	ldr	r4, [r3, #28]
 800258a:	9402      	str	r4, [sp, #8]
  (void) temp;
 800258c:	9d02      	ldr	r5, [sp, #8]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800258e:	f04f 1401 	mov.w	r4, #65537	@ 0x10001
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002592:	2501      	movs	r5, #1
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002594:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002596:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002598:	61dc      	str	r4, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800259a:	69db      	ldr	r3, [r3, #28]
 800259c:	9301      	str	r3, [sp, #4]
  (void) temp;
 800259e:	9b01      	ldr	r3, [sp, #4]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80025a0:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80025a2:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80025a4:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 80025a6:	69d3      	ldr	r3, [r2, #28]
 80025a8:	9300      	str	r3, [sp, #0]
  (void) temp;
 80025aa:	9b00      	ldr	r3, [sp, #0]
LL_GPIO_LockPin(M1_PWM_EN_U_GPIO_Port, M1_PWM_EN_U_Pin);
LL_GPIO_LockPin(M1_PWM_EN_W_GPIO_Port, M1_PWM_EN_W_Pin);
LL_GPIO_LockPin(M1_CURR_AMPL_U_GPIO_Port, M1_CURR_AMPL_U_Pin);
LL_GPIO_LockPin(M1_BUS_VOLTAGE_GPIO_Port, M1_BUS_VOLTAGE_Pin);
LL_GPIO_LockPin(M1_CURR_AMPL_V_GPIO_Port, M1_CURR_AMPL_V_Pin);
}
 80025ac:	b00c      	add	sp, #48	@ 0x30
 80025ae:	bc30      	pop	{r4, r5}
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop
 80025b4:	48000800 	.word	0x48000800
 80025b8:	00010010 	.word	0x00010010
 80025bc:	00010080 	.word	0x00010080
 80025c0:	00010100 	.word	0x00010100
 80025c4:	00010002 	.word	0x00010002

080025c8 <FOC_Clear>:
  *         controller. It must be called before each motor restart.
  *         It does not clear speed sensor.
  * @param  bMotor related motor it can be M1 or M2.
  */
__weak void FOC_Clear(uint8_t bMotor)
{
 80025c8:	b538      	push	{r3, r4, r5, lr}
 80025ca:	eb00 1100 	add.w	r1, r0, r0, lsl #4
 80025ce:	4b11      	ldr	r3, [pc, #68]	@ (8002614 <FOC_Clear+0x4c>)

  ab_t NULL_ab = {((int16_t)0), ((int16_t)0)};
  qd_t NULL_qd = {((int16_t)0), ((int16_t)0)};
  alphabeta_t NULL_alphabeta = {((int16_t)0), ((int16_t)0)};

  FOCVars[bMotor].Iab = NULL_ab;
 80025d0:	2400      	movs	r4, #0
 80025d2:	f843 4011 	str.w	r4, [r3, r1, lsl #1]
 80025d6:	eb03 0241 	add.w	r2, r3, r1, lsl #1
  FOCVars[bMotor].hTeref = (int16_t)0;
  FOCVars[bMotor].Vqd = NULL_qd;
  FOCVars[bMotor].Valphabeta = NULL_alphabeta;
  FOCVars[bMotor].hElAngle = (int16_t)0;

  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 80025da:	490f      	ldr	r1, [pc, #60]	@ (8002618 <FOC_Clear+0x50>)
  FOCVars[bMotor].Iab = NULL_ab;
 80025dc:	6054      	str	r4, [r2, #4]
{
 80025de:	4605      	mov	r5, r0
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 80025e0:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
  FOCVars[bMotor].Iab = NULL_ab;
 80025e4:	6094      	str	r4, [r2, #8]
 80025e6:	60d4      	str	r4, [r2, #12]
  FOCVars[bMotor].Vqd = NULL_qd;
 80025e8:	f8c2 4012 	str.w	r4, [r2, #18]
 80025ec:	f8c2 4016 	str.w	r4, [r2, #22]
 80025f0:	f8c2 401a 	str.w	r4, [r2, #26]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 80025f4:	4621      	mov	r1, r4
 80025f6:	f006 fbf1 	bl	8008ddc <PID_SetIntegralTerm>
  PID_SetIntegralTerm(pPIDId[bMotor], ((int32_t)0));
 80025fa:	4b08      	ldr	r3, [pc, #32]	@ (800261c <FOC_Clear+0x54>)
 80025fc:	4621      	mov	r1, r4
 80025fe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8002602:	f006 fbeb 	bl	8008ddc <PID_SetIntegralTerm>

  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8002606:	4b06      	ldr	r3, [pc, #24]	@ (8002620 <FOC_Clear+0x58>)
 8002608:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]

  /* USER CODE BEGIN FOC_Clear 1 */

  /* USER CODE END FOC_Clear 1 */
}
 800260c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8002610:	f000 be16 	b.w	8003240 <PWMC_SwitchOffPWM>
 8002614:	200006a0 	.word	0x200006a0
 8002618:	20000030 	.word	0x20000030
 800261c:	2000002c 	.word	0x2000002c
 8002620:	200006c4 	.word	0x200006c4

08002624 <FOC_Init>:
{
 8002624:	b5f0      	push	{r4, r5, r6, r7, lr}
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8002626:	4d27      	ldr	r5, [pc, #156]	@ (80026c4 <FOC_Init+0xa0>)
    PID_HandleInit(&PIDSpeedHandle_M1);
 8002628:	4e27      	ldr	r6, [pc, #156]	@ (80026c8 <FOC_Init+0xa4>)
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 800262a:	4828      	ldr	r0, [pc, #160]	@ (80026cc <FOC_Init+0xa8>)
    STO_PLL_Init (&STO_PLL_M1);
 800262c:	4f28      	ldr	r7, [pc, #160]	@ (80026d0 <FOC_Init+0xac>)
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &STO_PLL_M1._Super);
 800262e:	4c29      	ldr	r4, [pc, #164]	@ (80026d4 <FOC_Init+0xb0>)
{
 8002630:	b085      	sub	sp, #20
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8002632:	6028      	str	r0, [r5, #0]
    R3_2_Init(&PWM_Handle_M1);
 8002634:	f006 ffb6 	bl	80095a4 <R3_2_Init>
    PID_HandleInit(&PIDSpeedHandle_M1);
 8002638:	4630      	mov	r0, r6
 800263a:	f006 fbbb 	bl	8008db4 <PID_HandleInit>
    STO_PLL_Init (&STO_PLL_M1);
 800263e:	4638      	mov	r0, r7
 8002640:	f007 ff90 	bl	800a564 <STO_PLL_Init>
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &STO_PLL_M1._Super);
 8002644:	6820      	ldr	r0, [r4, #0]
 8002646:	463a      	mov	r2, r7
 8002648:	4631      	mov	r1, r6
 800264a:	f000 ff09 	bl	8003460 <STC_Init>
    RUC_Init(&RevUpControlM1, pSTC[M1], &VirtualSpeedSensorM1, &STO_M1, pwmcHandle[M1]);
 800264e:	6828      	ldr	r0, [r5, #0]
 8002650:	6821      	ldr	r1, [r4, #0]
 8002652:	4b21      	ldr	r3, [pc, #132]	@ (80026d8 <FOC_Init+0xb4>)
 8002654:	4a21      	ldr	r2, [pc, #132]	@ (80026dc <FOC_Init+0xb8>)
 8002656:	9000      	str	r0, [sp, #0]
 8002658:	4821      	ldr	r0, [pc, #132]	@ (80026e0 <FOC_Init+0xbc>)
    pMPM[M1]->pFOCVars = &FOCVars[M1];
 800265a:	4d22      	ldr	r5, [pc, #136]	@ (80026e4 <FOC_Init+0xc0>)
    RUC_Init(&RevUpControlM1, pSTC[M1], &VirtualSpeedSensorM1, &STO_M1, pwmcHandle[M1]);
 800265c:	f007 fc8a 	bl	8009f74 <RUC_Init>
    PID_HandleInit(&PIDIqHandle_M1);
 8002660:	4821      	ldr	r0, [pc, #132]	@ (80026e8 <FOC_Init+0xc4>)
 8002662:	f006 fba7 	bl	8008db4 <PID_HandleInit>
    PID_HandleInit(&PIDIdHandle_M1);
 8002666:	4821      	ldr	r0, [pc, #132]	@ (80026ec <FOC_Init+0xc8>)
 8002668:	f006 fba4 	bl	8008db4 <PID_HandleInit>
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 800266c:	4b20      	ldr	r3, [pc, #128]	@ (80026f0 <FOC_Init+0xcc>)
 800266e:	4a21      	ldr	r2, [pc, #132]	@ (80026f4 <FOC_Init+0xd0>)
 8002670:	681b      	ldr	r3, [r3, #0]
    pREMNG[M1] = &RampExtMngrHFParamsM1;
 8002672:	4821      	ldr	r0, [pc, #132]	@ (80026f8 <FOC_Init+0xd4>)
    pMPM[M1]->pFOCVars = &FOCVars[M1];
 8002674:	e9c3 5202 	strd	r5, r2, [r3, #8]
    pREMNG[M1] = &RampExtMngrHFParamsM1;
 8002678:	4b20      	ldr	r3, [pc, #128]	@ (80026fc <FOC_Init+0xd8>)
 800267a:	6018      	str	r0, [r3, #0]
    REMNG_Init(pREMNG[M1]);
 800267c:	f007 fbe8 	bl	8009e50 <REMNG_Init>
    FOC_Clear(M1);
 8002680:	2000      	movs	r0, #0
 8002682:	f7ff ffa1 	bl	80025c8 <FOC_Clear>
    STC_Clear(pSTC[M1]);
 8002686:	6820      	ldr	r0, [r4, #0]
 8002688:	f000 ff02 	bl	8003490 <STC_Clear>
    FOCVars[M1].bDriveInput = EXTERNAL;
 800268c:	2301      	movs	r3, #1
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 800268e:	6820      	ldr	r0, [r4, #0]
    FOCVars[M1].bDriveInput = EXTERNAL;
 8002690:	f885 3020 	strb.w	r3, [r5, #32]
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 8002694:	f000 ff92 	bl	80035bc <STC_GetDefaultIqdref>
 8002698:	f3c0 420f 	ubfx	r2, r0, #16, #16
 800269c:	4603      	mov	r3, r0
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 800269e:	6820      	ldr	r0, [r4, #0]
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 80026a0:	81ea      	strh	r2, [r5, #14]
 80026a2:	81ab      	strh	r3, [r5, #12]
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 80026a4:	f000 ff8a 	bl	80035bc <STC_GetDefaultIqdref>
 80026a8:	f3c0 430f 	ubfx	r3, r0, #16, #16
    MCI_ExecSpeedRamp(&Mci[M1],
 80026ac:	6820      	ldr	r0, [r4, #0]
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 80026ae:	822b      	strh	r3, [r5, #16]
    MCI_ExecSpeedRamp(&Mci[M1],
 80026b0:	f000 ff80 	bl	80035b4 <STC_GetMecSpeedRefUnitDefault>
 80026b4:	4601      	mov	r1, r0
 80026b6:	4812      	ldr	r0, [pc, #72]	@ (8002700 <FOC_Init+0xdc>)
 80026b8:	2200      	movs	r2, #0
}
 80026ba:	b005      	add	sp, #20
 80026bc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    MCI_ExecSpeedRamp(&Mci[M1],
 80026c0:	f7ff bc00 	b.w	8001ec4 <MCI_ExecSpeedRamp>
 80026c4:	200006c4 	.word	0x200006c4
 80026c8:	20000338 	.word	0x20000338
 80026cc:	20000190 	.word	0x20000190
 80026d0:	20000068 	.word	0x20000068
 80026d4:	20000034 	.word	0x20000034
 80026d8:	20000054 	.word	0x20000054
 80026dc:	200003c0 	.word	0x200003c0
 80026e0:	20000230 	.word	0x20000230
 80026e4:	200006a0 	.word	0x200006a0
 80026e8:	2000030c 	.word	0x2000030c
 80026ec:	200002e0 	.word	0x200002e0
 80026f0:	20000028 	.word	0x20000028
 80026f4:	20000374 	.word	0x20000374
 80026f8:	2000003c 	.word	0x2000003c
 80026fc:	2000069c 	.word	0x2000069c
 8002700:	20000000 	.word	0x20000000

08002704 <FOC_InitAdditionalMethods>:
    {
  /* USER CODE BEGIN FOC_InitAdditionalMethods 0 */

  /* USER CODE END FOC_InitAdditionalMethods 0 */
    }
}
 8002704:	4770      	bx	lr
 8002706:	bf00      	nop

08002708 <FOC_CalcCurrRef>:
  *         MTPA algorithm(s). It must be called with the periodicity specified
  *         in oTSC parameters.
  * @param  bMotor related motor it can be M1 or M2.
  */
__weak void FOC_CalcCurrRef(uint8_t bMotor)
{
 8002708:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800270c:	4604      	mov	r4, r0
  __ASM volatile ("cpsid i" : : : "memory");
 800270e:	b672      	cpsid	i

  /* Enter critical section */
  /* Disable interrupts to avoid any interruption during Iqd reference latching */
  /* to avoid MF task writing them while HF task reading them */
  __disable_irq();
  IqdTmp = FOCVars[bMotor].Iqdref;
 8002710:	4e0f      	ldr	r6, [pc, #60]	@ (8002750 <FOC_CalcCurrRef+0x48>)
 8002712:	eb00 1500 	add.w	r5, r0, r0, lsl #4
 8002716:	eb06 0545 	add.w	r5, r6, r5, lsl #1
 800271a:	0107      	lsls	r7, r0, #4
 800271c:	f9b5 800e 	ldrsh.w	r8, [r5, #14]
 8002720:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 8002724:	b662      	cpsie	i
  __enable_irq();

  /* USER CODE BEGIN FOC_CalcCurrRef 0 */

  /* USER CODE END FOC_CalcCurrRef 0 */
  if (INTERNAL == FOCVars[bMotor].bDriveInput)
 8002726:	f895 3020 	ldrb.w	r3, [r5, #32]
 800272a:	b14b      	cbz	r3, 8002740 <FOC_CalcCurrRef+0x38>
  __ASM volatile ("cpsid i" : : : "memory");
 800272c:	b672      	cpsid	i
  }

  /* Enter critical section */
  /* Disable interrupts to avoid any interruption during Iqd reference restoring */
  __disable_irq();
  FOCVars[bMotor].Iqdref = IqdTmp;
 800272e:	4427      	add	r7, r4
 8002730:	eb06 0647 	add.w	r6, r6, r7, lsl #1
 8002734:	81b0      	strh	r0, [r6, #12]
 8002736:	f8a6 800e 	strh.w	r8, [r6, #14]
  __ASM volatile ("cpsie i" : : : "memory");
 800273a:	b662      	cpsie	i
  /* Exit critical section */
  __enable_irq();
  /* USER CODE BEGIN FOC_CalcCurrRef 1 */

  /* USER CODE END FOC_CalcCurrRef 1 */
}
 800273c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FOCVars[bMotor].hTeref = STC_CalcTorqueReference(pSTC[bMotor]);
 8002740:	4b04      	ldr	r3, [pc, #16]	@ (8002754 <FOC_CalcCurrRef+0x4c>)
 8002742:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8002746:	f000 feff 	bl	8003548 <STC_CalcTorqueReference>
 800274a:	8368      	strh	r0, [r5, #26]
    IqdTmp.q = FOCVars[bMotor].hTeref;
 800274c:	e7ee      	b.n	800272c <FOC_CalcCurrRef+0x24>
 800274e:	bf00      	nop
 8002750:	200006a0 	.word	0x200006a0
 8002754:	20000034 	.word	0x20000034

08002758 <TSK_MediumFrequencyTaskM1>:
{
 8002758:	b5f0      	push	{r4, r5, r6, r7, lr}
 800275a:	b083      	sub	sp, #12
  int16_t wAux = 0;
 800275c:	2300      	movs	r3, #0
  (void)STO_PLL_CalcAvrgMecSpeedUnit(&STO_PLL_M1, &wAux);
 800275e:	4669      	mov	r1, sp
 8002760:	48b0      	ldr	r0, [pc, #704]	@ (8002a24 <TSK_MediumFrequencyTaskM1+0x2cc>)
  int16_t wAux = 0;
 8002762:	f8ad 3000 	strh.w	r3, [sp]
  (void)STO_PLL_CalcAvrgMecSpeedUnit(&STO_PLL_M1, &wAux);
 8002766:	f007 fdff 	bl	800a368 <STO_PLL_CalcAvrgMecSpeedUnit>
  PQD_CalcElMotorPower(pMPM[M1]);
 800276a:	4baf      	ldr	r3, [pc, #700]	@ (8002a28 <TSK_MediumFrequencyTaskM1+0x2d0>)
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 800276c:	4caf      	ldr	r4, [pc, #700]	@ (8002a2c <TSK_MediumFrequencyTaskM1+0x2d4>)
  PQD_CalcElMotorPower(pMPM[M1]);
 800276e:	6818      	ldr	r0, [r3, #0]
 8002770:	f006 fba6 	bl	8008ec0 <PQD_CalcElMotorPower>
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 8002774:	4620      	mov	r0, r4
 8002776:	f7ff fc0b 	bl	8001f90 <MCI_GetCurrentFaults>
 800277a:	b118      	cbz	r0, 8002784 <TSK_MediumFrequencyTaskM1+0x2c>
    Mci[M1].State = FAULT_NOW;
 800277c:	230a      	movs	r3, #10
 800277e:	7063      	strb	r3, [r4, #1]
}
 8002780:	b003      	add	sp, #12
 8002782:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (MCI_GetOccurredFaults(&Mci[M1]) == MC_NO_FAULTS)
 8002784:	4620      	mov	r0, r4
 8002786:	f7ff fc01 	bl	8001f8c <MCI_GetOccurredFaults>
 800278a:	bb68      	cbnz	r0, 80027e8 <TSK_MediumFrequencyTaskM1+0x90>
      switch (Mci[M1].State)
 800278c:	7863      	ldrb	r3, [r4, #1]
 800278e:	2b13      	cmp	r3, #19
 8002790:	d8f6      	bhi.n	8002780 <TSK_MediumFrequencyTaskM1+0x28>
 8002792:	a201      	add	r2, pc, #4	@ (adr r2, 8002798 <TSK_MediumFrequencyTaskM1+0x40>)
 8002794:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002798:	0800299b 	.word	0x0800299b
 800279c:	08002781 	.word	0x08002781
 80027a0:	08002781 	.word	0x08002781
 80027a4:	08002781 	.word	0x08002781
 80027a8:	0800290d 	.word	0x0800290d
 80027ac:	08002781 	.word	0x08002781
 80027b0:	080028e3 	.word	0x080028e3
 80027b4:	08002781 	.word	0x08002781
 80027b8:	080028c3 	.word	0x080028c3
 80027bc:	08002781 	.word	0x08002781
 80027c0:	080027e9 	.word	0x080027e9
 80027c4:	080028b5 	.word	0x080028b5
 80027c8:	08002781 	.word	0x08002781
 80027cc:	08002781 	.word	0x08002781
 80027d0:	08002781 	.word	0x08002781
 80027d4:	08002781 	.word	0x08002781
 80027d8:	08002871 	.word	0x08002871
 80027dc:	0800283f 	.word	0x0800283f
 80027e0:	08002781 	.word	0x08002781
 80027e4:	080027f1 	.word	0x080027f1
      Mci[M1].State = FAULT_OVER;
 80027e8:	230b      	movs	r3, #11
 80027ea:	7063      	strb	r3, [r4, #1]
}
 80027ec:	b003      	add	sp, #12
 80027ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if (MCI_STOP == Mci[M1].DirectCommand)
 80027f0:	7823      	ldrb	r3, [r4, #0]
 80027f2:	2b05      	cmp	r3, #5
 80027f4:	f000 80e8 	beq.w	80029c8 <TSK_MediumFrequencyTaskM1+0x270>
            bool FlagEnableClosedLoop = VSS_CalcAvrgMecSpeedUnit(&VirtualSpeedSensorM1, &hForcedMecSpeedUnit);
 80027f8:	488d      	ldr	r0, [pc, #564]	@ (8002a30 <TSK_MediumFrequencyTaskM1+0x2d8>)
 80027fa:	a901      	add	r1, sp, #4
 80027fc:	f007 fff2 	bl	800a7e4 <VSS_CalcAvrgMecSpeedUnit>
 8002800:	4605      	mov	r5, r0
            bool FlagTransitionPhaseCompleted = VSS_TransitionEnded(&VirtualSpeedSensorM1);
 8002802:	488b      	ldr	r0, [pc, #556]	@ (8002a30 <TSK_MediumFrequencyTaskM1+0x2d8>)
 8002804:	f008 f88a 	bl	800a91c <VSS_TransitionEnded>
            FlagEnableClosedLoop = FlagEnableClosedLoop || FlagTransitionPhaseCompleted;
 8002808:	b90d      	cbnz	r5, 800280e <TSK_MediumFrequencyTaskM1+0xb6>
 800280a:	2800      	cmp	r0, #0
 800280c:	d0b8      	beq.n	8002780 <TSK_MediumFrequencyTaskM1+0x28>
              STC_SetSpeedSensor(pSTC[M1], &STO_PLL_M1._Super); /* Observer has converged */
 800280e:	4d89      	ldr	r5, [pc, #548]	@ (8002a34 <TSK_MediumFrequencyTaskM1+0x2dc>)
              PID_SetIntegralTerm(&PIDSpeedHandle_M1, 0);
 8002810:	4889      	ldr	r0, [pc, #548]	@ (8002a38 <TSK_MediumFrequencyTaskM1+0x2e0>)
 8002812:	2100      	movs	r1, #0
 8002814:	f006 fae2 	bl	8008ddc <PID_SetIntegralTerm>
              STC_SetSpeedSensor(pSTC[M1], &STO_PLL_M1._Super); /* Observer has converged */
 8002818:	4982      	ldr	r1, [pc, #520]	@ (8002a24 <TSK_MediumFrequencyTaskM1+0x2cc>)
 800281a:	6828      	ldr	r0, [r5, #0]
 800281c:	f000 fe36 	bl	800348c <STC_SetSpeedSensor>
              FOC_InitAdditionalMethods(M1);
 8002820:	2000      	movs	r0, #0
 8002822:	f7ff ff6f 	bl	8002704 <FOC_InitAdditionalMethods>
              FOC_CalcCurrRef(M1);
 8002826:	2000      	movs	r0, #0
 8002828:	f7ff ff6e 	bl	8002708 <FOC_CalcCurrRef>
              STC_ForceSpeedReferenceToCurrentSpeed(pSTC[M1]); /* Init the reference speed to current speed */
 800282c:	6828      	ldr	r0, [r5, #0]
 800282e:	f000 fecb 	bl	80035c8 <STC_ForceSpeedReferenceToCurrentSpeed>
              MCI_ExecBufferedCommands(&Mci[M1]); /* Exec the speed ramp after changing of the speed sensor */
 8002832:	487e      	ldr	r0, [pc, #504]	@ (8002a2c <TSK_MediumFrequencyTaskM1+0x2d4>)
 8002834:	f7ff fb70 	bl	8001f18 <MCI_ExecBufferedCommands>
              Mci[M1].State = RUN;
 8002838:	2306      	movs	r3, #6
 800283a:	7063      	strb	r3, [r4, #1]
 800283c:	e7a0      	b.n	8002780 <TSK_MediumFrequencyTaskM1+0x28>
          if (MCI_STOP == Mci[M1].DirectCommand)
 800283e:	7823      	ldrb	r3, [r4, #0]
  R3_2_SwitchOffPWM(pwmcHandle[motor]);
 8002840:	4d7e      	ldr	r5, [pc, #504]	@ (8002a3c <TSK_MediumFrequencyTaskM1+0x2e4>)
          if (MCI_STOP == Mci[M1].DirectCommand)
 8002842:	2b05      	cmp	r3, #5
  R3_2_SwitchOffPWM(pwmcHandle[motor]);
 8002844:	6828      	ldr	r0, [r5, #0]
          if (MCI_STOP == Mci[M1].DirectCommand)
 8002846:	f000 80c1 	beq.w	80029cc <TSK_MediumFrequencyTaskM1+0x274>
            if (PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC))
 800284a:	2101      	movs	r1, #1
 800284c:	f000 fcfc 	bl	8003248 <PWMC_CurrentReadingCalibr>
 8002850:	2800      	cmp	r0, #0
 8002852:	d095      	beq.n	8002780 <TSK_MediumFrequencyTaskM1+0x28>
              if (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand)
 8002854:	7823      	ldrb	r3, [r4, #0]
 8002856:	2b03      	cmp	r3, #3
 8002858:	f000 80da 	beq.w	8002a10 <TSK_MediumFrequencyTaskM1+0x2b8>
                R3_2_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 800285c:	6828      	ldr	r0, [r5, #0]
 800285e:	2100      	movs	r1, #0
 8002860:	f006 fdd0 	bl	8009404 <R3_2_TurnOnLowSides>
                TSK_SetChargeBootCapDelayM1(M1_CHARGE_BOOT_CAP_TICKS);
 8002864:	2014      	movs	r0, #20
 8002866:	f7ff fd47 	bl	80022f8 <TSK_SetChargeBootCapDelayM1>
                Mci[M1].State = CHARGE_BOOT_CAP;
 800286a:	2310      	movs	r3, #16
 800286c:	7063      	strb	r3, [r4, #1]
 800286e:	e787      	b.n	8002780 <TSK_MediumFrequencyTaskM1+0x28>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8002870:	7823      	ldrb	r3, [r4, #0]
 8002872:	2b05      	cmp	r3, #5
 8002874:	f000 80a8 	beq.w	80029c8 <TSK_MediumFrequencyTaskM1+0x270>
            if (TSK_ChargeBootCapDelayHasElapsedM1())
 8002878:	f7ff fd44 	bl	8002304 <TSK_ChargeBootCapDelayHasElapsedM1>
 800287c:	2800      	cmp	r0, #0
 800287e:	f43f af7f 	beq.w	8002780 <TSK_MediumFrequencyTaskM1+0x28>
              R3_2_SwitchOffPWM(pwmcHandle[M1]);
 8002882:	4d6e      	ldr	r5, [pc, #440]	@ (8002a3c <TSK_MediumFrequencyTaskM1+0x2e4>)
 8002884:	6828      	ldr	r0, [r5, #0]
 8002886:	f006 fdf7 	bl	8009478 <R3_2_SwitchOffPWM>
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 800288a:	496a      	ldr	r1, [pc, #424]	@ (8002a34 <TSK_MediumFrequencyTaskM1+0x2dc>)
              FOCVars[M1].bDriveInput = EXTERNAL;
 800288c:	4b6c      	ldr	r3, [pc, #432]	@ (8002a40 <TSK_MediumFrequencyTaskM1+0x2e8>)
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 800288e:	6808      	ldr	r0, [r1, #0]
 8002890:	4967      	ldr	r1, [pc, #412]	@ (8002a30 <TSK_MediumFrequencyTaskM1+0x2d8>)
              FOCVars[M1].bDriveInput = EXTERNAL;
 8002892:	2201      	movs	r2, #1
 8002894:	f883 2020 	strb.w	r2, [r3, #32]
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8002898:	f000 fdf8 	bl	800348c <STC_SetSpeedSensor>
              STO_PLL_Clear(&STO_PLL_M1);
 800289c:	4861      	ldr	r0, [pc, #388]	@ (8002a24 <TSK_MediumFrequencyTaskM1+0x2cc>)
 800289e:	f007 fe3b 	bl	800a518 <STO_PLL_Clear>
              FOC_Clear( M1 );
 80028a2:	2000      	movs	r0, #0
 80028a4:	f7ff fe90 	bl	80025c8 <FOC_Clear>
                Mci[M1].State = START;
 80028a8:	2304      	movs	r3, #4
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 80028aa:	6828      	ldr	r0, [r5, #0]
                Mci[M1].State = START;
 80028ac:	7063      	strb	r3, [r4, #1]
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 80028ae:	f000 fcc9 	bl	8003244 <PWMC_SwitchOnPWM>
 80028b2:	e765      	b.n	8002780 <TSK_MediumFrequencyTaskM1+0x28>
          if (MCI_ACK_FAULTS == Mci[M1].DirectCommand)
 80028b4:	7823      	ldrb	r3, [r4, #0]
 80028b6:	2b02      	cmp	r3, #2
 80028b8:	f47f af62 	bne.w	8002780 <TSK_MediumFrequencyTaskM1+0x28>
            Mci[M1].DirectCommand = MCI_NO_COMMAND;
 80028bc:	2300      	movs	r3, #0
 80028be:	8023      	strh	r3, [r4, #0]
 80028c0:	e75e      	b.n	8002780 <TSK_MediumFrequencyTaskM1+0x28>
          if (TSK_StopPermanencyTimeHasElapsedM1())
 80028c2:	f7ff fd2f 	bl	8002324 <TSK_StopPermanencyTimeHasElapsedM1>
 80028c6:	2800      	cmp	r0, #0
 80028c8:	f43f af5a 	beq.w	8002780 <TSK_MediumFrequencyTaskM1+0x28>
            STC_SetSpeedSensor(pSTC[M1], &VirtualSpeedSensorM1._Super);    /* Sensor-less */
 80028cc:	4b59      	ldr	r3, [pc, #356]	@ (8002a34 <TSK_MediumFrequencyTaskM1+0x2dc>)
 80028ce:	4958      	ldr	r1, [pc, #352]	@ (8002a30 <TSK_MediumFrequencyTaskM1+0x2d8>)
 80028d0:	6818      	ldr	r0, [r3, #0]
 80028d2:	f000 fddb 	bl	800348c <STC_SetSpeedSensor>
            VSS_Clear(&VirtualSpeedSensorM1); /* Reset measured speed in IDLE */
 80028d6:	4856      	ldr	r0, [pc, #344]	@ (8002a30 <TSK_MediumFrequencyTaskM1+0x2d8>)
 80028d8:	f007 ff20 	bl	800a71c <VSS_Clear>
            Mci[M1].DirectCommand = MCI_NO_COMMAND;
 80028dc:	2300      	movs	r3, #0
 80028de:	8023      	strh	r3, [r4, #0]
 80028e0:	e74e      	b.n	8002780 <TSK_MediumFrequencyTaskM1+0x28>
          if (MCI_STOP == Mci[M1].DirectCommand)
 80028e2:	7823      	ldrb	r3, [r4, #0]
 80028e4:	2b05      	cmp	r3, #5
 80028e6:	d06f      	beq.n	80029c8 <TSK_MediumFrequencyTaskM1+0x270>
            MCI_ExecBufferedCommands(&Mci[M1]);
 80028e8:	4850      	ldr	r0, [pc, #320]	@ (8002a2c <TSK_MediumFrequencyTaskM1+0x2d4>)
 80028ea:	f7ff fb15 	bl	8001f18 <MCI_ExecBufferedCommands>
              FOC_CalcCurrRef(M1);
 80028ee:	2000      	movs	r0, #0
 80028f0:	f7ff ff0a 	bl	8002708 <FOC_CalcCurrRef>
{
  bool SpeedSensorReliability = true;
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  if ((MC_NULL == pHandle) || (pHandle->bSpeedErrorNumber == pHandle->bMaximumSpeedErrorsNumber))
#else
  if (pHandle->bSpeedErrorNumber == pHandle->bMaximumSpeedErrorsNumber)
 80028f4:	4b4b      	ldr	r3, [pc, #300]	@ (8002a24 <TSK_MediumFrequencyTaskM1+0x2cc>)
 80028f6:	781a      	ldrb	r2, [r3, #0]
 80028f8:	78db      	ldrb	r3, [r3, #3]
 80028fa:	429a      	cmp	r2, r3
 80028fc:	f47f af40 	bne.w	8002780 <TSK_MediumFrequencyTaskM1+0x28>
                MCI_FaultProcessing(&Mci[M1], MC_SPEED_FDBK, 0);
 8002900:	484a      	ldr	r0, [pc, #296]	@ (8002a2c <TSK_MediumFrequencyTaskM1+0x2d4>)
 8002902:	2200      	movs	r2, #0
 8002904:	2120      	movs	r1, #32
 8002906:	f7ff fafb 	bl	8001f00 <MCI_FaultProcessing>
 800290a:	e739      	b.n	8002780 <TSK_MediumFrequencyTaskM1+0x28>
          if (MCI_STOP == Mci[M1].DirectCommand)
 800290c:	7823      	ldrb	r3, [r4, #0]
 800290e:	2b05      	cmp	r3, #5
 8002910:	d05a      	beq.n	80029c8 <TSK_MediumFrequencyTaskM1+0x270>
            if(! RUC_Exec(&RevUpControlM1))
 8002912:	484c      	ldr	r0, [pc, #304]	@ (8002a44 <TSK_MediumFrequencyTaskM1+0x2ec>)
 8002914:	f007 fbb6 	bl	800a084 <RUC_Exec>
 8002918:	4602      	mov	r2, r0
 800291a:	2800      	cmp	r0, #0
 800291c:	d166      	bne.n	80029ec <TSK_MediumFrequencyTaskM1+0x294>
              MCI_FaultProcessing(&Mci[M1], MC_START_UP, 0);
 800291e:	4843      	ldr	r0, [pc, #268]	@ (8002a2c <TSK_MediumFrequencyTaskM1+0x2d4>)
 8002920:	2110      	movs	r1, #16
 8002922:	f7ff faed 	bl	8001f00 <MCI_FaultProcessing>
            (void)VSS_CalcAvrgMecSpeedUnit(&VirtualSpeedSensorM1, &hForcedMecSpeedUnit);
 8002926:	4842      	ldr	r0, [pc, #264]	@ (8002a30 <TSK_MediumFrequencyTaskM1+0x2d8>)
 8002928:	f10d 0102 	add.w	r1, sp, #2
 800292c:	f007 ff5a 	bl	800a7e4 <VSS_CalcAvrgMecSpeedUnit>
            if (true == RUC_FirstAccelerationStageReached(&RevUpControlM1))
 8002930:	4844      	ldr	r0, [pc, #272]	@ (8002a44 <TSK_MediumFrequencyTaskM1+0x2ec>)
 8002932:	f007 fbdf 	bl	800a0f4 <RUC_FirstAccelerationStageReached>
 8002936:	2800      	cmp	r0, #0
 8002938:	f43f af22 	beq.w	8002780 <TSK_MediumFrequencyTaskM1+0x28>
              ObserverConverged = STO_PLL_IsObserverConverged(&STO_PLL_M1, &hForcedMecSpeedUnit);
 800293c:	4e39      	ldr	r6, [pc, #228]	@ (8002a24 <TSK_MediumFrequencyTaskM1+0x2cc>)
 800293e:	f10d 0102 	add.w	r1, sp, #2
 8002942:	4630      	mov	r0, r6
 8002944:	f007 fe48 	bl	800a5d8 <STO_PLL_IsObserverConverged>
 8002948:	4605      	mov	r5, r0
              STO_SetDirection(&STO_PLL_M1, (int8_t)MCI_GetImposedMotorDirection(&Mci[M1]));
 800294a:	4838      	ldr	r0, [pc, #224]	@ (8002a2c <TSK_MediumFrequencyTaskM1+0x2d4>)
 800294c:	f7ff fb6e 	bl	800202c <MCI_GetImposedMotorDirection>
 8002950:	b241      	sxtb	r1, r0
 8002952:	4630      	mov	r0, r6
 8002954:	f007 fede 	bl	800a714 <STO_SetDirection>
              (void)VSS_SetStartTransition(&VirtualSpeedSensorM1, ObserverConverged);
 8002958:	4835      	ldr	r0, [pc, #212]	@ (8002a30 <TSK_MediumFrequencyTaskM1+0x2d8>)
 800295a:	4629      	mov	r1, r5
 800295c:	f007 ffd0 	bl	800a900 <VSS_SetStartTransition>
            if (ObserverConverged)
 8002960:	2d00      	cmp	r5, #0
 8002962:	f43f af0d 	beq.w	8002780 <TSK_MediumFrequencyTaskM1+0x28>
              qd_t StatorCurrent = MCM_Park(FOCVars[M1].Ialphabeta, SPD_GetElAngle(&STO_PLL_M1._Super));
 8002966:	4f36      	ldr	r7, [pc, #216]	@ (8002a40 <TSK_MediumFrequencyTaskM1+0x2e8>)
 8002968:	f9b6 1004 	ldrsh.w	r1, [r6, #4]
 800296c:	6878      	ldr	r0, [r7, #4]
              REMNG_Init(pREMNG[M1]);
 800296e:	4d36      	ldr	r5, [pc, #216]	@ (8002a48 <TSK_MediumFrequencyTaskM1+0x2f0>)
              qd_t StatorCurrent = MCM_Park(FOCVars[M1].Ialphabeta, SPD_GetElAngle(&STO_PLL_M1._Super));
 8002970:	f7ff fc1a 	bl	80021a8 <MCM_Park>
 8002974:	9001      	str	r0, [sp, #4]
              REMNG_Init(pREMNG[M1]);
 8002976:	6828      	ldr	r0, [r5, #0]
 8002978:	f007 fa6a 	bl	8009e50 <REMNG_Init>
              (void)REMNG_ExecRamp(pREMNG[M1], FOCVars[M1].Iqdref.q, 0);
 800297c:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8002980:	6828      	ldr	r0, [r5, #0]
 8002982:	2200      	movs	r2, #0
 8002984:	f007 fab0 	bl	8009ee8 <REMNG_ExecRamp>
              (void)REMNG_ExecRamp(pREMNG[M1], StatorCurrent.q, TRANSITION_DURATION);
 8002988:	f9bd 1004 	ldrsh.w	r1, [sp, #4]
 800298c:	6828      	ldr	r0, [r5, #0]
 800298e:	2219      	movs	r2, #25
 8002990:	f007 faaa 	bl	8009ee8 <REMNG_ExecRamp>
              Mci[M1].State = SWITCH_OVER;
 8002994:	2313      	movs	r3, #19
 8002996:	7063      	strb	r3, [r4, #1]
 8002998:	e6f2      	b.n	8002780 <TSK_MediumFrequencyTaskM1+0x28>
          if ((MCI_START == Mci[M1].DirectCommand) || (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand))
 800299a:	7825      	ldrb	r5, [r4, #0]
 800299c:	f005 05fd 	and.w	r5, r5, #253	@ 0xfd
 80029a0:	2d01      	cmp	r5, #1
 80029a2:	f47f aeed 	bne.w	8002780 <TSK_MediumFrequencyTaskM1+0x28>
              RUC_Clear(&RevUpControlM1, MCI_GetImposedMotorDirection(&Mci[M1]));
 80029a6:	4821      	ldr	r0, [pc, #132]	@ (8002a2c <TSK_MediumFrequencyTaskM1+0x2d4>)
            if (pwmcHandle[M1]->offsetCalibStatus == false)
 80029a8:	4e24      	ldr	r6, [pc, #144]	@ (8002a3c <TSK_MediumFrequencyTaskM1+0x2e4>)
              RUC_Clear(&RevUpControlM1, MCI_GetImposedMotorDirection(&Mci[M1]));
 80029aa:	f7ff fb3f 	bl	800202c <MCI_GetImposedMotorDirection>
 80029ae:	4601      	mov	r1, r0
 80029b0:	4824      	ldr	r0, [pc, #144]	@ (8002a44 <TSK_MediumFrequencyTaskM1+0x2ec>)
 80029b2:	f007 fb1b 	bl	8009fec <RUC_Clear>
            if (pwmcHandle[M1]->offsetCalibStatus == false)
 80029b6:	6830      	ldr	r0, [r6, #0]
 80029b8:	f890 107f 	ldrb.w	r1, [r0, #127]	@ 0x7f
 80029bc:	bb01      	cbnz	r1, 8002a00 <TSK_MediumFrequencyTaskM1+0x2a8>
              (void)PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_START);
 80029be:	f000 fc43 	bl	8003248 <PWMC_CurrentReadingCalibr>
              Mci[M1].State = OFFSET_CALIB;
 80029c2:	2311      	movs	r3, #17
 80029c4:	7063      	strb	r3, [r4, #1]
 80029c6:	e6db      	b.n	8002780 <TSK_MediumFrequencyTaskM1+0x28>
  R3_2_SwitchOffPWM(pwmcHandle[motor]);
 80029c8:	4b1c      	ldr	r3, [pc, #112]	@ (8002a3c <TSK_MediumFrequencyTaskM1+0x2e4>)
 80029ca:	6818      	ldr	r0, [r3, #0]
 80029cc:	f006 fd54 	bl	8009478 <R3_2_SwitchOffPWM>
  FOC_Clear(motor);
 80029d0:	2000      	movs	r0, #0
 80029d2:	f7ff fdf9 	bl	80025c8 <FOC_Clear>
  STC_Clear(pSTC[motor]);
 80029d6:	4b17      	ldr	r3, [pc, #92]	@ (8002a34 <TSK_MediumFrequencyTaskM1+0x2dc>)
 80029d8:	6818      	ldr	r0, [r3, #0]
 80029da:	f000 fd59 	bl	8003490 <STC_Clear>
  TSK_SetStopPermanencyTimeM1(STOPPERMANENCY_TICKS);
 80029de:	f44f 7048 	mov.w	r0, #800	@ 0x320
 80029e2:	f7ff fc99 	bl	8002318 <TSK_SetStopPermanencyTimeM1>
  Mci[motor].State = STOP;
 80029e6:	2308      	movs	r3, #8
 80029e8:	7063      	strb	r3, [r4, #1]
}
 80029ea:	e6c9      	b.n	8002780 <TSK_MediumFrequencyTaskM1+0x28>
              IqdRef.q = STC_CalcTorqueReference(pSTC[M1]);
 80029ec:	4b11      	ldr	r3, [pc, #68]	@ (8002a34 <TSK_MediumFrequencyTaskM1+0x2dc>)
 80029ee:	6818      	ldr	r0, [r3, #0]
 80029f0:	f000 fdaa 	bl	8003548 <STC_CalcTorqueReference>
              IqdRef.d = FOCVars[M1].UserIdref;
 80029f4:	4b12      	ldr	r3, [pc, #72]	@ (8002a40 <TSK_MediumFrequencyTaskM1+0x2e8>)
 80029f6:	f9b3 2010 	ldrsh.w	r2, [r3, #16]
              FOCVars[M1].Iqdref = IqdRef;
 80029fa:	8198      	strh	r0, [r3, #12]
 80029fc:	81da      	strh	r2, [r3, #14]
 80029fe:	e792      	b.n	8002926 <TSK_MediumFrequencyTaskM1+0x1ce>
              (void)PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 8002a00:	4629      	mov	r1, r5
              pwmcHandle[M1]->OffCalibrWaitTimeCounter = 1u;
 8002a02:	f8a0 5060 	strh.w	r5, [r0, #96]	@ 0x60
              (void)PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 8002a06:	f000 fc1f 	bl	8003248 <PWMC_CurrentReadingCalibr>
              R3_2_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 8002a0a:	6830      	ldr	r0, [r6, #0]
 8002a0c:	2100      	movs	r1, #0
 8002a0e:	e727      	b.n	8002860 <TSK_MediumFrequencyTaskM1+0x108>
                FOC_Clear(M1);
 8002a10:	2000      	movs	r0, #0
 8002a12:	f7ff fdd9 	bl	80025c8 <FOC_Clear>
                STC_Clear(pSTC[M1]);
 8002a16:	4b07      	ldr	r3, [pc, #28]	@ (8002a34 <TSK_MediumFrequencyTaskM1+0x2dc>)
 8002a18:	6818      	ldr	r0, [r3, #0]
 8002a1a:	f000 fd39 	bl	8003490 <STC_Clear>
                Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	8023      	strh	r3, [r4, #0]
 8002a22:	e6ad      	b.n	8002780 <TSK_MediumFrequencyTaskM1+0x28>
 8002a24:	20000068 	.word	0x20000068
 8002a28:	20000028 	.word	0x20000028
 8002a2c:	20000000 	.word	0x20000000
 8002a30:	200003c0 	.word	0x200003c0
 8002a34:	20000034 	.word	0x20000034
 8002a38:	20000338 	.word	0x20000338
 8002a3c:	200006c4 	.word	0x200006c4
 8002a40:	200006a0 	.word	0x200006a0
 8002a44:	20000230 	.word	0x20000230
 8002a48:	2000069c 	.word	0x2000069c

08002a4c <FOC_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  * @param bMotorNbr Motor reference number defined
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t FOC_HighFrequencyTask(uint8_t bMotorNbr)
{
 8002a4c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  RCM_ReadOngoingConv();
  RCM_ExecNextConv();
  Observer_Inputs_t STO_Inputs; /* Only if sensorless main */

  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* Only if sensorless */
  if (SWITCH_OVER == Mci[M1].State)
 8002a50:	4f5b      	ldr	r7, [pc, #364]	@ (8002bc0 <FOC_HighFrequencyTask+0x174>)
  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* Only if sensorless */
 8002a52:	4c5c      	ldr	r4, [pc, #368]	@ (8002bc4 <FOC_HighFrequencyTask+0x178>)
{
 8002a54:	b089      	sub	sp, #36	@ 0x24
 8002a56:	4605      	mov	r5, r0
  RCM_ReadOngoingConv();
 8002a58:	f000 fce0 	bl	800341c <RCM_ReadOngoingConv>
  RCM_ExecNextConv();
 8002a5c:	f000 fca8 	bl	80033b0 <RCM_ExecNextConv>
  if (SWITCH_OVER == Mci[M1].State)
 8002a60:	787b      	ldrb	r3, [r7, #1]
  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* Only if sensorless */
 8002a62:	f8d4 0016 	ldr.w	r0, [r4, #22]
 8002a66:	9005      	str	r0, [sp, #20]
  if (SWITCH_OVER == Mci[M1].State)
 8002a68:	2b13      	cmp	r3, #19
 8002a6a:	f000 809d 	beq.w	8002ba8 <FOC_HighFrequencyTask+0x15c>
  ab_t Iab;
  alphabeta_t Ialphabeta, Valphabeta;
  int16_t hElAngle;
  uint16_t hCodeError = MC_NO_FAULTS;
  SpeednPosFdbk_Handle_t *speedHandle;
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 8002a6e:	4b56      	ldr	r3, [pc, #344]	@ (8002bc8 <FOC_HighFrequencyTask+0x17c>)
  hElAngle = SPD_GetElAngle(speedHandle);
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*PARK_ANGLE_COMPENSATION_FACTOR;
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8002a70:	f8df 8178 	ldr.w	r8, [pc, #376]	@ 8002bec <FOC_HighFrequencyTask+0x1a0>
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f8d8 0000 	ldr.w	r0, [r8]
  return (pHandle->hElAngle);
 8002a7a:	695b      	ldr	r3, [r3, #20]
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctGetPhaseCurrents(pHandle, Iab);
 8002a7c:	a902      	add	r1, sp, #8
 8002a7e:	f9b3 6004 	ldrsh.w	r6, [r3, #4]
 8002a82:	6803      	ldr	r3, [r0, #0]
 8002a84:	4798      	blx	r3
  Ialphabeta = MCM_Clarke(Iab);
 8002a86:	9802      	ldr	r0, [sp, #8]
 8002a88:	f7ff fb54 	bl	8002134 <MCM_Clarke>
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8002a8c:	4631      	mov	r1, r6
  Ialphabeta = MCM_Clarke(Iab);
 8002a8e:	9003      	str	r0, [sp, #12]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8002a90:	f7ff fb8a 	bl	80021a8 <MCM_Park>
static inline bool PWMC_GetPWMState(PWMC_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  return ((MC_NULL == pHandle) ? false : pHandle->PWMState);
#else
  return (pHandle->PWMState);
 8002a94:	f8d8 3000 	ldr.w	r3, [r8]
 8002a98:	9000      	str	r0, [sp, #0]
  if (PWMC_GetPWMState(pwmcHandle[M1]) == true)
 8002a9a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d16d      	bne.n	8002b7e <FOC_HighFrequencyTask+0x132>
    Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
    Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
  }
  else
  {
    Vqd.q = 0;
 8002aa2:	4699      	mov	r9, r3
    Vqd.d = 0;
  }
  Vqd = Circle_Limitation(&CircleLimitationM1, Vqd);
 8002aa4:	f8ad 3006 	strh.w	r3, [sp, #6]
 8002aa8:	f8ad 9004 	strh.w	r9, [sp, #4]
 8002aac:	9901      	ldr	r1, [sp, #4]
 8002aae:	4847      	ldr	r0, [pc, #284]	@ (8002bcc <FOC_HighFrequencyTask+0x180>)
 8002ab0:	f005 ffd0 	bl	8008a54 <Circle_Limitation>
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8002ab4:	4631      	mov	r1, r6
  Vqd = Circle_Limitation(&CircleLimitationM1, Vqd);
 8002ab6:	4681      	mov	r9, r0
 8002ab8:	9001      	str	r0, [sp, #4]
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8002aba:	f7ff fbb7 	bl	800222c <MCM_Rev_Park>
 8002abe:	4601      	mov	r1, r0

  if (PWMC_GetPWMState(pwmcHandle[M1]) == true)
 8002ac0:	f8d8 0000 	ldr.w	r0, [r8]
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8002ac4:	9104      	str	r1, [sp, #16]
  if (PWMC_GetPWMState(pwmcHandle[M1]) == true)
 8002ac6:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d13e      	bne.n	8002b4c <FOC_HighFrequencyTask+0x100>
    /* Nothing to do. No PWM setting to prevent possible ChargeBootCap conflict */

  }

  FOCVars[M1].Vqd = Vqd;
  FOCVars[M1].Iab = Iab;
 8002ace:	9802      	ldr	r0, [sp, #8]
 8002ad0:	6020      	str	r0, [r4, #0]
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8002ad2:	9803      	ldr	r0, [sp, #12]
 8002ad4:	6060      	str	r0, [r4, #4]
  FOCVars[M1].Iqd = Iqd;
 8002ad6:	9800      	ldr	r0, [sp, #0]
  FOCVars[M1].Vqd = Vqd;
 8002ad8:	f8c4 9012 	str.w	r9, [r4, #18]
  FOCVars[M1].Valphabeta = Valphabeta;
 8002adc:	f8c4 1016 	str.w	r1, [r4, #22]
  FOCVars[M1].hElAngle = hElAngle;
 8002ae0:	83a6      	strh	r6, [r4, #28]
  FOCVars[M1].Iqd = Iqd;
 8002ae2:	60a0      	str	r0, [r4, #8]
    bool IsAccelerationStageReached = RUC_FirstAccelerationStageReached(&RevUpControlM1);
 8002ae4:	483a      	ldr	r0, [pc, #232]	@ (8002bd0 <FOC_HighFrequencyTask+0x184>)
 8002ae6:	f007 fb05 	bl	800a0f4 <RUC_FirstAccelerationStageReached>
    if ((IDLE != Mci[M1].State) && (FAULT_NOW != Mci[M1].State) && (FAULT_OVER != Mci[M1].State))
 8002aea:	787b      	ldrb	r3, [r7, #1]
    bool IsAccelerationStageReached = RUC_FirstAccelerationStageReached(&RevUpControlM1);
 8002aec:	4606      	mov	r6, r0
    if ((IDLE != Mci[M1].State) && (FAULT_NOW != Mci[M1].State) && (FAULT_OVER != Mci[M1].State))
 8002aee:	b163      	cbz	r3, 8002b0a <FOC_HighFrequencyTask+0xbe>
 8002af0:	3b0a      	subs	r3, #10
 8002af2:	2b01      	cmp	r3, #1
 8002af4:	d909      	bls.n	8002b0a <FOC_HighFrequencyTask+0xbe>
  {
    temp_avBusVoltage_d = pHandle->AvBusVoltage_d;
  }
  return (temp_avBusVoltage_d);
#else
  return (pHandle->AvBusVoltage_d);
 8002af6:	4b37      	ldr	r3, [pc, #220]	@ (8002bd4 <FOC_HighFrequencyTask+0x188>)
      STO_Inputs.Ialfa_beta = FOCVars[M1].Ialphabeta; /* Only if sensorless */
 8002af8:	6860      	ldr	r0, [r4, #4]
      STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /* Only for sensorless */
 8002afa:	88db      	ldrh	r3, [r3, #6]
      STO_Inputs.Ialfa_beta = FOCVars[M1].Ialphabeta; /* Only if sensorless */
 8002afc:	9006      	str	r0, [sp, #24]
      (void)STO_PLL_CalcElAngle(&STO_PLL_M1, &STO_Inputs);
 8002afe:	a905      	add	r1, sp, #20
 8002b00:	4835      	ldr	r0, [pc, #212]	@ (8002bd8 <FOC_HighFrequencyTask+0x18c>)
      STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /* Only for sensorless */
 8002b02:	f8ad 301c 	strh.w	r3, [sp, #28]
      (void)STO_PLL_CalcElAngle(&STO_PLL_M1, &STO_Inputs);
 8002b06:	f007 fb3d 	bl	800a184 <STO_PLL_CalcElAngle>
    STO_PLL_CalcAvrgElSpeedDpp(&STO_PLL_M1); /* Only in case of Sensor-less */
 8002b0a:	4c33      	ldr	r4, [pc, #204]	@ (8002bd8 <FOC_HighFrequencyTask+0x18c>)
 8002b0c:	4620      	mov	r0, r4
 8002b0e:	f007 fcd7 	bl	800a4c0 <STO_PLL_CalcAvrgElSpeedDpp>
    if (false == IsAccelerationStageReached)
 8002b12:	b146      	cbz	r6, 8002b26 <FOC_HighFrequencyTask+0xda>
    if((START == Mci[M1].State) || (SWITCH_OVER == Mci[M1].State))
 8002b14:	787b      	ldrb	r3, [r7, #1]
 8002b16:	2b04      	cmp	r3, #4
 8002b18:	d00d      	beq.n	8002b36 <FOC_HighFrequencyTask+0xea>
 8002b1a:	2b13      	cmp	r3, #19
 8002b1c:	d00b      	beq.n	8002b36 <FOC_HighFrequencyTask+0xea>
}
 8002b1e:	4628      	mov	r0, r5
 8002b20:	b009      	add	sp, #36	@ 0x24
 8002b22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    /* Nothing to do */
  }
  else
  {
#endif
    PID_SetIntegralTerm(&pHandle->PIRegulator, (int32_t)0);
 8002b26:	4631      	mov	r1, r6
 8002b28:	f104 0034 	add.w	r0, r4, #52	@ 0x34
 8002b2c:	f006 f956 	bl	8008ddc <PID_SetIntegralTerm>
    if((START == Mci[M1].State) || (SWITCH_OVER == Mci[M1].State))
 8002b30:	787b      	ldrb	r3, [r7, #1]
 8002b32:	2b04      	cmp	r3, #4
 8002b34:	d1f1      	bne.n	8002b1a <FOC_HighFrequencyTask+0xce>
      int16_t hObsAngle = SPD_GetElAngle(&STO_PLL_M1._Super);
 8002b36:	88a3      	ldrh	r3, [r4, #4]
      (void)VSS_CalcElAngle(&VirtualSpeedSensorM1, &hObsAngle);
 8002b38:	4828      	ldr	r0, [pc, #160]	@ (8002bdc <FOC_HighFrequencyTask+0x190>)
      int16_t hObsAngle = SPD_GetElAngle(&STO_PLL_M1._Super);
 8002b3a:	f8ad 3010 	strh.w	r3, [sp, #16]
      (void)VSS_CalcElAngle(&VirtualSpeedSensorM1, &hObsAngle);
 8002b3e:	a904      	add	r1, sp, #16
 8002b40:	f007 fdfe 	bl	800a740 <VSS_CalcElAngle>
}
 8002b44:	4628      	mov	r0, r5
 8002b46:	b009      	add	sp, #36	@ 0x24
 8002b48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8002b4c:	f000 fa54 	bl	8002ff8 <PWMC_SetPhaseVoltage>
 8002b50:	4601      	mov	r1, r0
  FOCVars[M1].Iab = Iab;
 8002b52:	9802      	ldr	r0, [sp, #8]
 8002b54:	6020      	str	r0, [r4, #0]
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8002b56:	9803      	ldr	r0, [sp, #12]
 8002b58:	6060      	str	r0, [r4, #4]
  FOCVars[M1].Iqd = Iqd;
 8002b5a:	9800      	ldr	r0, [sp, #0]
 8002b5c:	60a0      	str	r0, [r4, #8]
  if(hFOCreturn == MC_DURATION)
 8002b5e:	2901      	cmp	r1, #1
  FOCVars[M1].Valphabeta = Valphabeta;
 8002b60:	9804      	ldr	r0, [sp, #16]
  FOCVars[M1].Vqd = Vqd;
 8002b62:	f8c4 9012 	str.w	r9, [r4, #18]
  FOCVars[M1].hElAngle = hElAngle;
 8002b66:	83a6      	strh	r6, [r4, #28]
  FOCVars[M1].Valphabeta = Valphabeta;
 8002b68:	f8c4 0016 	str.w	r0, [r4, #22]
  if(hFOCreturn == MC_DURATION)
 8002b6c:	d1ba      	bne.n	8002ae4 <FOC_HighFrequencyTask+0x98>
    MCI_FaultProcessing(&Mci[M1], MC_DURATION, 0);
 8002b6e:	4814      	ldr	r0, [pc, #80]	@ (8002bc0 <FOC_HighFrequencyTask+0x174>)
 8002b70:	2200      	movs	r2, #0
 8002b72:	f7ff f9c5 	bl	8001f00 <MCI_FaultProcessing>
}
 8002b76:	4628      	mov	r0, r5
 8002b78:	b009      	add	sp, #36	@ 0x24
 8002b7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8002b7e:	f9bd 3000 	ldrsh.w	r3, [sp]
 8002b82:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
 8002b86:	1ac9      	subs	r1, r1, r3
 8002b88:	4b15      	ldr	r3, [pc, #84]	@ (8002be0 <FOC_HighFrequencyTask+0x194>)
 8002b8a:	6818      	ldr	r0, [r3, #0]
 8002b8c:	f006 f958 	bl	8008e40 <PI_Controller>
    Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8002b90:	f9bd 3002 	ldrsh.w	r3, [sp, #2]
 8002b94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002b98:	1ac9      	subs	r1, r1, r3
 8002b9a:	4b12      	ldr	r3, [pc, #72]	@ (8002be4 <FOC_HighFrequencyTask+0x198>)
    Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8002b9c:	4681      	mov	r9, r0
    Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8002b9e:	6818      	ldr	r0, [r3, #0]
 8002ba0:	f006 f94e 	bl	8008e40 <PI_Controller>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	e77d      	b.n	8002aa4 <FOC_HighFrequencyTask+0x58>
    if (!REMNG_RampCompleted(pREMNG[M1]))
 8002ba8:	4e0f      	ldr	r6, [pc, #60]	@ (8002be8 <FOC_HighFrequencyTask+0x19c>)
 8002baa:	6830      	ldr	r0, [r6, #0]
 8002bac:	f007 f97a 	bl	8009ea4 <REMNG_RampCompleted>
 8002bb0:	2800      	cmp	r0, #0
 8002bb2:	f47f af5c 	bne.w	8002a6e <FOC_HighFrequencyTask+0x22>
      FOCVars[M1].Iqdref.q = (int16_t)REMNG_Calc(pREMNG[M1]);
 8002bb6:	6830      	ldr	r0, [r6, #0]
 8002bb8:	f007 f952 	bl	8009e60 <REMNG_Calc>
 8002bbc:	81a0      	strh	r0, [r4, #12]
 8002bbe:	e756      	b.n	8002a6e <FOC_HighFrequencyTask+0x22>
 8002bc0:	20000000 	.word	0x20000000
 8002bc4:	200006a0 	.word	0x200006a0
 8002bc8:	20000034 	.word	0x20000034
 8002bcc:	20000038 	.word	0x20000038
 8002bd0:	20000230 	.word	0x20000230
 8002bd4:	20000374 	.word	0x20000374
 8002bd8:	20000068 	.word	0x20000068
 8002bdc:	200003c0 	.word	0x200003c0
 8002be0:	20000030 	.word	0x20000030
 8002be4:	2000002c 	.word	0x2000002c
 8002be8:	2000069c 	.word	0x2000069c
 8002bec:	200006c4 	.word	0x200006c4

08002bf0 <RI_SetRegCommandParser>:
  * @param  txSyncFreeSpace Space available for synchronous transmission
  *
  * @retval Returns #MCP_CMD_OK if the command is acknowledged and #MCP_CMD_NOK if not.
  */
uint8_t RI_SetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 8002bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bf4:	b089      	sub	sp, #36	@ 0x24
  else
  {
#endif
    uint16_t * dataElementID;
    uint8_t * rxData = pHandle->rxBuffer;
    uint8_t * txData = pHandle->txBuffer;
 8002bf6:	6885      	ldr	r5, [r0, #8]
    uint8_t accessResult;

    uint16_t regID;
    uint8_t typeID;
    uint8_t motorID;
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 8002bf8:	4b33      	ldr	r3, [pc, #204]	@ (8002cc8 <RI_SetRegCommandParser+0xd8>)
 8002bfa:	9306      	str	r3, [sp, #24]
    uint16_t size = 0U;
 8002bfc:	f04f 0800 	mov.w	r8, #0
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 8002c00:	4b32      	ldr	r3, [pc, #200]	@ (8002ccc <RI_SetRegCommandParser+0xdc>)
    uint8_t * rxData = pHandle->rxBuffer;
 8002c02:	6844      	ldr	r4, [r0, #4]
    int16_t rxLength = pHandle->rxLength;
 8002c04:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
    uint16_t size = 0U;
 8002c08:	f8ad 8016 	strh.w	r8, [sp, #22]
{
 8002c0c:	4606      	mov	r6, r0
    uint8_t number_of_item =0;
    pHandle->txLength = 0;
 8002c0e:	f8a0 800e 	strh.w	r8, [r0, #14]
 8002c12:	186f      	adds	r7, r5, r1
  uint8_t retVal = MCP_CMD_OK;
 8002c14:	f8cd 800c 	str.w	r8, [sp, #12]
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 8002c18:	9307      	str	r3, [sp, #28]
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
        /* Prepare next data*/
        rxLength = (int16_t) (rxLength - size);
        rxData = rxData+size;
        /* If there is only one CMD in the buffer, we do not store the result */
        if ((1U == number_of_item) && (0 == rxLength))
 8002c1a:	f1c5 0901 	rsb	r9, r5, #1
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 8002c1e:	f1a2 0a02 	sub.w	sl, r2, #2
    while (rxLength > 0)
 8002c22:	2a00      	cmp	r2, #0
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 8002c24:	fa0f fe8a 	sxth.w	lr, sl
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 8002c28:	f10d 0316 	add.w	r3, sp, #22
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 8002c2c:	fa1f fa8a 	uxth.w	sl, sl
    while (rxLength > 0)
 8002c30:	dd36      	ble.n	8002ca0 <RI_SetRegCommandParser+0xb0>
      regID = *dataElementID & REG_MASK;
 8002c32:	f834 cb02 	ldrh.w	ip, [r4], #2
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 8002c36:	f10d 0820 	add.w	r8, sp, #32
      regID = *dataElementID & REG_MASK;
 8002c3a:	f02c 0007 	bic.w	r0, ip, #7
      motorID = (uint8_t)((*dataElementID & MOTOR_MASK));
 8002c3e:	f00c 0b07 	and.w	fp, ip, #7
      if (motorID > NBR_OF_MOTORS)
 8002c42:	f01c 0f06 	tst.w	ip, #6
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 8002c46:	4622      	mov	r2, r4
      regID = *dataElementID & REG_MASK;
 8002c48:	b280      	uxth	r0, r0
      typeID = (uint8_t)*dataElementID & TYPE_MASK;
 8002c4a:	f00c 0138 	and.w	r1, ip, #56	@ 0x38
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 8002c4e:	eb08 0b8b 	add.w	fp, r8, fp, lsl #2
      if (motorID > NBR_OF_MOTORS)
 8002c52:	d12d      	bne.n	8002cb0 <RI_SetRegCommandParser+0xc0>
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 8002c54:	f85b bc08 	ldr.w	fp, [fp, #-8]
 8002c58:	f8cd e000 	str.w	lr, [sp]
 8002c5c:	47d8      	blx	fp
        rxLength = (int16_t) (rxLength - size);
 8002c5e:	f8bd 1016 	ldrh.w	r1, [sp, #22]
        if ((1U == number_of_item) && (0 == rxLength))
 8002c62:	eb05 0309 	add.w	r3, r5, r9
 8002c66:	b2db      	uxtb	r3, r3
        rxLength = (int16_t) (rxLength - size);
 8002c68:	ebaa 0201 	sub.w	r2, sl, r1
        if ((1U == number_of_item) && (0 == rxLength))
 8002c6c:	2b01      	cmp	r3, #1
        rxLength = (int16_t) (rxLength - size);
 8002c6e:	b212      	sxth	r2, r2
        rxData = rxData+size;
 8002c70:	440c      	add	r4, r1
        if ((1U == number_of_item) && (0 == rxLength))
 8002c72:	d012      	beq.n	8002c9a <RI_SetRegCommandParser+0xaa>
        {
          retVal = accessResult;
        }
        else
        {/* Store the result for each access to be able to report failing access */
          if (txSyncFreeSpace !=0 )
 8002c74:	42bd      	cmp	r5, r7
 8002c76:	d021      	beq.n	8002cbc <RI_SetRegCommandParser+0xcc>
          {
            *txData = accessResult;
 8002c78:	f805 0b01 	strb.w	r0, [r5], #1
            txData = txData+1;
            pHandle->txLength++;
 8002c7c:	89f3      	ldrh	r3, [r6, #14]
 8002c7e:	3301      	adds	r3, #1
 8002c80:	81f3      	strh	r3, [r6, #14]
            txSyncFreeSpace--; /* decrement one by one no wraparound possible */
            retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 8002c82:	2800      	cmp	r0, #0
 8002c84:	d0cb      	beq.n	8002c1e <RI_SetRegCommandParser+0x2e>
            if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 8002c86:	2807      	cmp	r0, #7
 8002c88:	d012      	beq.n	8002cb0 <RI_SetRegCommandParser+0xc0>
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	280a      	cmp	r0, #10
 8002c8e:	9303      	str	r3, [sp, #12]
 8002c90:	d1c5      	bne.n	8002c1e <RI_SetRegCommandParser+0x2e>
    }
  #ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 8002c92:	9803      	ldr	r0, [sp, #12]
 8002c94:	b009      	add	sp, #36	@ 0x24
 8002c96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((1U == number_of_item) && (0 == rxLength))
 8002c9a:	2a00      	cmp	r2, #0
 8002c9c:	d1ea      	bne.n	8002c74 <RI_SetRegCommandParser+0x84>
 8002c9e:	9003      	str	r0, [sp, #12]
    if (MCP_CMD_OK == retVal)
 8002ca0:	9b03      	ldr	r3, [sp, #12]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d1f5      	bne.n	8002c92 <RI_SetRegCommandParser+0xa2>
}
 8002ca6:	9803      	ldr	r0, [sp, #12]
      pHandle->txLength = 0;
 8002ca8:	81f3      	strh	r3, [r6, #14]
}
 8002caa:	b009      	add	sp, #36	@ 0x24
 8002cac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        retVal = MCP_CMD_NOK;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	9303      	str	r3, [sp, #12]
}
 8002cb4:	9803      	ldr	r0, [sp, #12]
 8002cb6:	b009      	add	sp, #36	@ 0x24
 8002cb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002cbc:	2308      	movs	r3, #8
 8002cbe:	9303      	str	r3, [sp, #12]
}
 8002cc0:	9803      	ldr	r0, [sp, #12]
 8002cc2:	b009      	add	sp, #36	@ 0x24
 8002cc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002cc8:	08003819 	.word	0x08003819
 8002ccc:	08003919 	.word	0x08003919

08002cd0 <RI_GetRegCommandParser>:
  * @param  txSyncFreeSpace Space available for synchronous transmission
  *
  * @retval Returns #MCP_CMD_OK if the command is acknowledged and #MCP_CMD_NOK if not.
  */
uint8_t RI_GetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 8002cd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002cd4:	b086      	sub	sp, #24
  {
#endif
    uint16_t * dataElementID;
    uint8_t * rxData = pHandle->rxBuffer;
    uint8_t * txData = pHandle->txBuffer;
    uint16_t size = 0U;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	f8ad 300e 	strh.w	r3, [sp, #14]

    uint16_t regID;
    uint8_t typeID;
    uint8_t motorID;
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
    pHandle->txLength = 0;
 8002cdc:	81c3      	strh	r3, [r0, #14]
    uint16_t rxLength = pHandle->rxLength;
 8002cde:	f8b0 800c 	ldrh.w	r8, [r0, #12]
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
 8002ce2:	4b1c      	ldr	r3, [pc, #112]	@ (8002d54 <RI_GetRegCommandParser+0x84>)
 8002ce4:	9304      	str	r3, [sp, #16]
 8002ce6:	4b1c      	ldr	r3, [pc, #112]	@ (8002d58 <RI_GetRegCommandParser+0x88>)
    uint8_t * rxData = pHandle->rxBuffer;
 8002ce8:	f8d0 9004 	ldr.w	r9, [r0, #4]
    uint8_t * txData = pHandle->txBuffer;
 8002cec:	6886      	ldr	r6, [r0, #8]
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
 8002cee:	9305      	str	r3, [sp, #20]
    while (rxLength > 0U)
 8002cf0:	f1b8 0f00 	cmp.w	r8, #0
 8002cf4:	d029      	beq.n	8002d4a <RI_GetRegCommandParser+0x7a>
 8002cf6:	4607      	mov	r7, r0
 8002cf8:	b20c      	sxth	r4, r1
    uint8_t * rxData = pHandle->rxBuffer;
 8002cfa:	464d      	mov	r5, r9
 8002cfc:	e012      	b.n	8002d24 <RI_GetRegCommandParser+0x54>
        retVal = MCP_CMD_NOK;
        rxLength = 0;
      }
      else
      {
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 8002cfe:	f85e ac08 	ldr.w	sl, [lr, #-8]
 8002d02:	9400      	str	r4, [sp, #0]
 8002d04:	47d0      	blx	sl
        if (retVal == MCP_CMD_OK )
 8002d06:	eba8 0305 	sub.w	r3, r8, r5
    while (rxLength > 0U)
 8002d0a:	fa19 f383 	uxtah	r3, r9, r3
 8002d0e:	b29b      	uxth	r3, r3
        if (retVal == MCP_CMD_OK )
 8002d10:	b9e0      	cbnz	r0, 8002d4c <RI_GetRegCommandParser+0x7c>
        {
          /* Prepare next data */
          txData = txData+size;
 8002d12:	f8bd 100e 	ldrh.w	r1, [sp, #14]
          pHandle->txLength += size;
 8002d16:	89fa      	ldrh	r2, [r7, #14]
          freeSpaceS16 = freeSpaceS16-size;
 8002d18:	1a64      	subs	r4, r4, r1
          pHandle->txLength += size;
 8002d1a:	440a      	add	r2, r1
          txData = txData+size;
 8002d1c:	440e      	add	r6, r1
          pHandle->txLength += size;
 8002d1e:	81fa      	strh	r2, [r7, #14]
          freeSpaceS16 = freeSpaceS16-size;
 8002d20:	b224      	sxth	r4, r4
    while (rxLength > 0U)
 8002d22:	b19b      	cbz	r3, 8002d4c <RI_GetRegCommandParser+0x7c>
      regID = *dataElementID & REG_MASK;
 8002d24:	f835 cb02 	ldrh.w	ip, [r5], #2
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 8002d28:	f10d 0a18 	add.w	sl, sp, #24
      regID = *dataElementID & REG_MASK;
 8002d2c:	f02c 0007 	bic.w	r0, ip, #7
      motorID = (uint8_t)((*dataElementID & MOTOR_MASK));
 8002d30:	f00c 0e07 	and.w	lr, ip, #7
      if (motorID > NBR_OF_MOTORS)
 8002d34:	f01c 0f06 	tst.w	ip, #6
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 8002d38:	f10d 030e 	add.w	r3, sp, #14
 8002d3c:	4632      	mov	r2, r6
      regID = *dataElementID & REG_MASK;
 8002d3e:	b280      	uxth	r0, r0
      typeID = (uint8_t)*dataElementID & TYPE_MASK;
 8002d40:	f00c 0138 	and.w	r1, ip, #56	@ 0x38
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 8002d44:	eb0a 0e8e 	add.w	lr, sl, lr, lsl #2
      if (motorID > NBR_OF_MOTORS)
 8002d48:	d0d9      	beq.n	8002cfe <RI_GetRegCommandParser+0x2e>
  uint8_t retVal = MCP_CMD_NOK;
 8002d4a:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 8002d4c:	b006      	add	sp, #24
 8002d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d52:	bf00      	nop
 8002d54:	08003ed5 	.word	0x08003ed5
 8002d58:	08004009 	.word	0x08004009

08002d5c <MCP_ReceivedPacket>:
  * @brief  Parses the header from the received packet and call the required function depending on the command sent by the controller device.
  *
  * @param  pHandle Handler of the current instance of the MCP component
  */
void MCP_ReceivedPacket(MCP_Handle_t *pHandle)
{
 8002d5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d5e:	4604      	mov	r4, r0
  }
  else /* Length is 0, this is a request to send back the last packet */
  {
#endif
    packetHeader = (uint16_t *)pHandle->rxBuffer; //cstat !MISRAC2012-Rule-11.3
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8002d60:	6846      	ldr	r6, [r0, #4]
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;

    /* Commands requiering payload response must be aware of space available for the payload */
    /* Last byte is reserved for MCP response*/
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8002d62:	6822      	ldr	r2, [r4, #0]
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8002d64:	f836 3b02 	ldrh.w	r3, [r6], #2
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8002d68:	8980      	ldrh	r0, [r0, #12]
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8002d6a:	8992      	ldrh	r2, [r2, #12]
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8002d6c:	f403 457f 	and.w	r5, r3, #65280	@ 0xff00
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8002d70:	3a01      	subs	r2, #1
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8002d72:	3802      	subs	r0, #2
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8002d74:	f023 0c07 	bic.w	ip, r3, #7
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8002d78:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8002d7c:	b291      	uxth	r1, r2
{
 8002d7e:	b083      	sub	sp, #12
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8002d80:	b280      	uxth	r0, r0
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8002d82:	fa1f fc8c 	uxth.w	ip, ip
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8002d86:	b212      	sxth	r2, r2
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8002d88:	d039      	beq.n	8002dfe <MCP_ReceivedPacket+0xa2>
    motorID = (uint8_t)((*packetHeader - 1U) & MOTOR_MASK);
 8002d8a:	3b01      	subs	r3, #1
    MCI_Handle_t *pMCI = &Mci[motorID];
 8002d8c:	4f53      	ldr	r7, [pc, #332]	@ (8002edc <MCP_ReceivedPacket+0x180>)
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8002d8e:	81a0      	strh	r0, [r4, #12]
    MCI_Handle_t *pMCI = &Mci[motorID];
 8002d90:	f003 0307 	and.w	r3, r3, #7
 8002d94:	eb03 0383 	add.w	r3, r3, r3, lsl #2

    /* Initialization of the tx length, command which send back data has to increment the txLength
     * (case of Read register) */
    pHandle->txLength = 0U;
 8002d98:	2500      	movs	r5, #0

    switch (command)
 8002d9a:	f1bc 0f38 	cmp.w	ip, #56	@ 0x38
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 8002d9e:	6066      	str	r6, [r4, #4]
    MCI_Handle_t *pMCI = &Mci[motorID];
 8002da0:	eb07 07c3 	add.w	r7, r7, r3, lsl #3
    pHandle->txLength = 0U;
 8002da4:	81e5      	strh	r5, [r4, #14]
    switch (command)
 8002da6:	d835      	bhi.n	8002e14 <MCP_ReceivedPacket+0xb8>
 8002da8:	f1bc 0f38 	cmp.w	ip, #56	@ 0x38
 8002dac:	d81e      	bhi.n	8002dec <MCP_ReceivedPacket+0x90>
 8002dae:	e8df f00c 	tbb	[pc, ip]
 8002db2:	1d6c      	.short	0x1d6c
 8002db4:	1d1d1d1d 	.word	0x1d1d1d1d
 8002db8:	1d741d1d 	.word	0x1d741d1d
 8002dbc:	1d1d1d1d 	.word	0x1d1d1d1d
 8002dc0:	1d591d1d 	.word	0x1d591d1d
 8002dc4:	1d1d1d1d 	.word	0x1d1d1d1d
 8002dc8:	1d4b1d1d 	.word	0x1d4b1d1d
 8002dcc:	1d1d1d1d 	.word	0x1d1d1d1d
 8002dd0:	1d531d1d 	.word	0x1d531d1d
 8002dd4:	1d1d1d1d 	.word	0x1d1d1d1d
 8002dd8:	1d5e1d1d 	.word	0x1d5e1d1d
 8002ddc:	1d1d1d1d 	.word	0x1d1d1d1d
 8002de0:	1d471d1d 	.word	0x1d471d1d
 8002de4:	1d1d1d1d 	.word	0x1d1d1d1d
 8002de8:	1d1d      	.short	0x1d1d
 8002dea:	66          	.byte	0x66
 8002deb:	00          	.byte	0x00
 8002dec:	2300      	movs	r3, #0
 8002dee:	2002      	movs	r0, #2
      {
        MCPResponse = MCP_CMD_UNKNOWN;
        break;
      }
    }
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002df0:	68a2      	ldr	r2, [r4, #8]
 8002df2:	54d0      	strb	r0, [r2, r3]
    pHandle->txLength++;
 8002df4:	89e3      	ldrh	r3, [r4, #14]
 8002df6:	3301      	adds	r3, #1
 8002df8:	81e3      	strh	r3, [r4, #14]
#ifdef NULL_PTR_CHECK_MCP
  }
#endif
}
 8002dfa:	b003      	add	sp, #12
 8002dfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
      userCommand = ((uint8_t)(command & 0xF8U) >> 3U);
 8002dfe:	f3cc 0cc4 	ubfx	ip, ip, #3, #5
    pHandle->txLength = 0U;
 8002e02:	2300      	movs	r3, #0
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 8002e04:	f1bc 0f01 	cmp.w	ip, #1
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8002e08:	81a0      	strh	r0, [r4, #12]
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 8002e0a:	6066      	str	r6, [r4, #4]
    pHandle->txLength = 0U;
 8002e0c:	81e3      	strh	r3, [r4, #14]
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 8002e0e:	d951      	bls.n	8002eb4 <MCP_ReceivedPacket+0x158>
          MCPResponse = MCP_ERROR_CALLBACK_NOT_REGISTRED;
 8002e10:	200d      	movs	r0, #13
 8002e12:	e7ed      	b.n	8002df0 <MCP_ReceivedPacket+0x94>
    switch (command)
 8002e14:	f1bc 0f68 	cmp.w	ip, #104	@ 0x68
 8002e18:	d009      	beq.n	8002e2e <MCP_ReceivedPacket+0xd2>
 8002e1a:	d843      	bhi.n	8002ea4 <MCP_ReceivedPacket+0x148>
 8002e1c:	f1bc 0f48 	cmp.w	ip, #72	@ 0x48
 8002e20:	d1e4      	bne.n	8002dec <MCP_ReceivedPacket+0x90>
        MCI_Clear_Iqdref(pMCI);
 8002e22:	4638      	mov	r0, r7
 8002e24:	f7ff f97c 	bl	8002120 <MCI_Clear_Iqdref>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002e28:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8002e2a:	4628      	mov	r0, r5
        break;
 8002e2c:	e7e0      	b.n	8002df0 <MCP_ReceivedPacket+0x94>
        MCPResponse = MC_ProfilerCommand(pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace, &pHandle->txLength,
 8002e2e:	68a3      	ldr	r3, [r4, #8]
 8002e30:	9300      	str	r3, [sp, #0]
 8002e32:	4631      	mov	r1, r6
 8002e34:	f104 030e 	add.w	r3, r4, #14
 8002e38:	f7ff f83e 	bl	8001eb8 <MC_ProfilerCommand>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002e3c:	89e3      	ldrh	r3, [r4, #14]
        break;
 8002e3e:	e7d7      	b.n	8002df0 <MCP_ReceivedPacket+0x94>
        if (IDLE == MCI_GetSTMState(pMCI))
 8002e40:	4638      	mov	r0, r7
 8002e42:	f7ff f8a1 	bl	8001f88 <MCI_GetSTMState>
 8002e46:	b938      	cbnz	r0, 8002e58 <MCP_ReceivedPacket+0xfc>
          MCPResponse = (MCI_StartMotor(pMCI) == true) ? MCP_CMD_OK : MCP_CMD_NOK;
 8002e48:	4638      	mov	r0, r7
 8002e4a:	f7ff f8a3 	bl	8001f94 <MCI_StartMotor>
 8002e4e:	f080 0001 	eor.w	r0, r0, #1
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002e52:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = (MCI_StartMotor(pMCI) == true) ? MCP_CMD_OK : MCP_CMD_NOK;
 8002e54:	b2c0      	uxtb	r0, r0
 8002e56:	e7cb      	b.n	8002df0 <MCP_ReceivedPacket+0x94>
          (void)MCI_StopMotor(pMCI);
 8002e58:	4638      	mov	r0, r7
 8002e5a:	f7ff f8b1 	bl	8001fc0 <MCI_StopMotor>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002e5e:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8002e60:	2000      	movs	r0, #0
 8002e62:	e7c5      	b.n	8002df0 <MCP_ReceivedPacket+0x94>
        MCPResponse = RI_GetRegCommandParser(pHandle, (uint16_t)txSyncFreeSpace);
 8002e64:	4620      	mov	r0, r4
 8002e66:	f7ff ff33 	bl	8002cd0 <RI_GetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002e6a:	89e3      	ldrh	r3, [r4, #14]
        break;
 8002e6c:	e7c0      	b.n	8002df0 <MCP_ReceivedPacket+0x94>
        if (RUN == MCI_GetSTMState(pMCI))
 8002e6e:	4638      	mov	r0, r7
 8002e70:	f7ff f88a 	bl	8001f88 <MCI_GetSTMState>
 8002e74:	2806      	cmp	r0, #6
 8002e76:	d029      	beq.n	8002ecc <MCP_ReceivedPacket+0x170>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002e78:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8002e7a:	2000      	movs	r0, #0
 8002e7c:	e7b8      	b.n	8002df0 <MCP_ReceivedPacket+0x94>
        (void)MCI_FaultAcknowledged(pMCI);
 8002e7e:	4638      	mov	r0, r7
 8002e80:	f7ff f8ba 	bl	8001ff8 <MCI_FaultAcknowledged>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002e84:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8002e86:	2000      	movs	r0, #0
        break;
 8002e88:	e7b2      	b.n	8002df0 <MCP_ReceivedPacket+0x94>
        *pHandle->txBuffer = MCP_VERSION;
 8002e8a:	68a3      	ldr	r3, [r4, #8]
        pHandle->txLength = 4U;
 8002e8c:	2104      	movs	r1, #4
        *pHandle->txBuffer = MCP_VERSION;
 8002e8e:	2201      	movs	r2, #1
        pHandle->txLength = 4U;
 8002e90:	81e1      	strh	r1, [r4, #14]
        *pHandle->txBuffer = MCP_VERSION;
 8002e92:	701a      	strb	r2, [r3, #0]
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002e94:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8002e96:	2000      	movs	r0, #0
        break;
 8002e98:	e7aa      	b.n	8002df0 <MCP_ReceivedPacket+0x94>
        MCPResponse = RI_SetRegCommandParser(pHandle, (uint16_t)txSyncFreeSpace);
 8002e9a:	4620      	mov	r0, r4
 8002e9c:	f7ff fea8 	bl	8002bf0 <RI_SetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002ea0:	89e3      	ldrh	r3, [r4, #14]
        break;
 8002ea2:	e7a5      	b.n	8002df0 <MCP_ReceivedPacket+0x94>
    switch (command)
 8002ea4:	f1bc 0f78 	cmp.w	ip, #120	@ 0x78
 8002ea8:	d1a0      	bne.n	8002dec <MCP_ReceivedPacket+0x90>
        HAL_NVIC_SystemReset();
 8002eaa:	f003 f889 	bl	8005fc0 <HAL_NVIC_SystemReset>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002eae:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8002eb0:	4628      	mov	r0, r5
        break;
 8002eb2:	e79d      	b.n	8002df0 <MCP_ReceivedPacket+0x94>
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 8002eb4:	4b0a      	ldr	r3, [pc, #40]	@ (8002ee0 <MCP_ReceivedPacket+0x184>)
 8002eb6:	f853 502c 	ldr.w	r5, [r3, ip, lsl #2]
 8002eba:	b16d      	cbz	r5, 8002ed8 <MCP_ReceivedPacket+0x17c>
          MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace,
 8002ebc:	68a3      	ldr	r3, [r4, #8]
 8002ebe:	9300      	str	r3, [sp, #0]
 8002ec0:	4631      	mov	r1, r6
 8002ec2:	f104 030e 	add.w	r3, r4, #14
 8002ec6:	47a8      	blx	r5
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002ec8:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace,
 8002eca:	e791      	b.n	8002df0 <MCP_ReceivedPacket+0x94>
          MCI_StopRamp(pMCI);
 8002ecc:	4638      	mov	r0, r7
 8002ece:	f7ff f8d9 	bl	8002084 <MCI_StopRamp>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002ed2:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8002ed4:	2000      	movs	r0, #0
 8002ed6:	e78b      	b.n	8002df0 <MCP_ReceivedPacket+0x94>
 8002ed8:	462b      	mov	r3, r5
 8002eda:	e799      	b.n	8002e10 <MCP_ReceivedPacket+0xb4>
 8002edc:	20000000 	.word	0x20000000
 8002ee0:	200006d0 	.word	0x200006d0

08002ee4 <MX_MotorControl_Init>:
 *
 * CubeMX calls this function after all peripherals initializations and
 * before the NVIC is configured
 */
__weak void MX_MotorControl_Init(void)
{
 8002ee4:	b508      	push	{r3, lr}
  /* Reconfigure the SysTick interrupt to fire every 500 us. */
  (void)HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / SYS_TICK_FREQUENCY);
 8002ee6:	f004 fbbd 	bl	8007664 <HAL_RCC_GetHCLKFreq>
 8002eea:	4b0a      	ldr	r3, [pc, #40]	@ (8002f14 <MX_MotorControl_Init+0x30>)
 8002eec:	fba3 3000 	umull	r3, r0, r3, r0
 8002ef0:	09c0      	lsrs	r0, r0, #7
 8002ef2:	f003 f877 	bl	8005fe4 <HAL_SYSTICK_Config>
  HAL_NVIC_SetPriority(SysTick_IRQn, uwTickPrio, 0U);
 8002ef6:	4b08      	ldr	r3, [pc, #32]	@ (8002f18 <MX_MotorControl_Init+0x34>)
 8002ef8:	2200      	movs	r2, #0
 8002efa:	6819      	ldr	r1, [r3, #0]
 8002efc:	f04f 30ff 	mov.w	r0, #4294967295
 8002f00:	f003 f814 	bl	8005f2c <HAL_NVIC_SetPriority>

  /* Initialize the Motor Control Subsystem */
  MCboot(pMCI);
 8002f04:	4805      	ldr	r0, [pc, #20]	@ (8002f1c <MX_MotorControl_Init+0x38>)
 8002f06:	f7ff f9bf 	bl	8002288 <MCboot>
  mc_lock_pins();
}
 8002f0a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  mc_lock_pins();
 8002f0e:	f7ff badb 	b.w	80024c8 <mc_lock_pins>
 8002f12:	bf00      	nop
 8002f14:	10624dd3 	.word	0x10624dd3
 8002f18:	200004e8 	.word	0x200004e8
 8002f1c:	2000195c 	.word	0x2000195c

08002f20 <startTimers>:
  *         @arg @ref LL_TIM_TS_ETRF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput)
{
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
 8002f20:	4922      	ldr	r1, [pc, #136]	@ (8002fac <startTimers+0x8c>)
  *         (*) value not defined in all devices.
  * @retval State of Periphs (1 or 0).
  */
__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
{
  return ((READ_BIT(RCC->APB1ENR1, Periphs) == Periphs) ? 1UL : 0UL);
 8002f22:	4a23      	ldr	r2, [pc, #140]	@ (8002fb0 <startTimers+0x90>)
 8002f24:	688b      	ldr	r3, [r1, #8]
  * When this function is called, TIM1 and/or TIM8 must be in a frozen state
  * with CNT, ARR, REP RATE and trigger correctly set (these settings are
  * usually performed in the Init method accordingly with the configuration)
  */
__weak void startTimers(void)
{
 8002f26:	b410      	push	{r4}
 8002f28:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8002f2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f30:	f043 0310 	orr.w	r3, r3, #16
 8002f34:	b083      	sub	sp, #12
 8002f36:	608b      	str	r3, [r1, #8]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
 8002f38:	688b      	ldr	r3, [r1, #8]
 8002f3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f3e:	f023 0307 	bic.w	r3, r3, #7
 8002f42:	f043 0306 	orr.w	r3, r3, #6
 8002f46:	608b      	str	r3, [r1, #8]
 8002f48:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8002f4a:	07db      	lsls	r3, r3, #31
 8002f4c:	d416      	bmi.n	8002f7c <startTimers+0x5c>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002f4e:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8002f50:	f043 0301 	orr.w	r3, r3, #1
 8002f54:	6593      	str	r3, [r2, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002f56:	6d93      	ldr	r3, [r2, #88]	@ 0x58
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8002f58:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8002f5c:	f003 0301 	and.w	r3, r3, #1
 8002f60:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8002f62:	9b01      	ldr	r3, [sp, #4]
 8002f64:	694b      	ldr	r3, [r1, #20]
 8002f66:	f043 0301 	orr.w	r3, r3, #1
 8002f6a:	614b      	str	r3, [r1, #20]
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8002f6c:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8002f6e:	f023 0301 	bic.w	r3, r3, #1
 8002f72:	6593      	str	r3, [r2, #88]	@ 0x58
    LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_UPDATE);
    LL_TIM_GenerateEvent_UPDATE(TIM2);
    LL_TIM_SetTriggerOutput(TIM2, trigOut);
  }

}
 8002f74:	b003      	add	sp, #12
 8002f76:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002f7a:	4770      	bx	lr
    trigOut = LL_TIM_ReadReg(TIM2, CR2) & TIM_CR2_MMS;
 8002f7c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8002f80:	480c      	ldr	r0, [pc, #48]	@ (8002fb4 <startTimers+0x94>)
 8002f82:	685a      	ldr	r2, [r3, #4]
 8002f84:	6859      	ldr	r1, [r3, #4]
 8002f86:	4c0c      	ldr	r4, [pc, #48]	@ (8002fb8 <startTimers+0x98>)
 8002f88:	4001      	ands	r1, r0
 8002f8a:	f041 0120 	orr.w	r1, r1, #32
 8002f8e:	6059      	str	r1, [r3, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8002f90:	6959      	ldr	r1, [r3, #20]
 8002f92:	f041 0101 	orr.w	r1, r1, #1
 8002f96:	6159      	str	r1, [r3, #20]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8002f98:	6859      	ldr	r1, [r3, #4]
 8002f9a:	4022      	ands	r2, r4
 8002f9c:	4001      	ands	r1, r0
 8002f9e:	430a      	orrs	r2, r1
 8002fa0:	605a      	str	r2, [r3, #4]
}
 8002fa2:	b003      	add	sp, #12
 8002fa4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop
 8002fac:	40012c00 	.word	0x40012c00
 8002fb0:	40021000 	.word	0x40021000
 8002fb4:	fdffff8f 	.word	0xfdffff8f
 8002fb8:	02000070 	.word	0x02000070

08002fbc <waitForPolarizationEnd>:
  {
#endif
    uint16_t hCalibrationPeriodCounter;
    uint16_t hMaxPeriodsNumber;

    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 8002fbc:	3201      	adds	r2, #1
{
 8002fbe:	b570      	push	{r4, r5, r6, lr}
    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 8002fc0:	0852      	lsrs	r2, r2, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8002fc2:	f06f 0602 	mvn.w	r6, #2
 8002fc6:	0155      	lsls	r5, r2, #5
 8002fc8:	6106      	str	r6, [r0, #16]

    /* Wait for NB_CONVERSIONS to be executed */
    LL_TIM_ClearFlag_CC1(TIMx);
    hCalibrationPeriodCounter = 0u;
 8002fca:	2200      	movs	r2, #0
    while (*cnt < NB_CONVERSIONS)
 8002fcc:	f893 c000 	ldrb.w	ip, [r3]
 8002fd0:	f1bc 0f0f 	cmp.w	ip, #15
    {
      if ((uint32_t)ERROR == LL_TIM_IsActiveFlag_CC1(TIMx))
      {
        LL_TIM_ClearFlag_CC1(TIMx);
        hCalibrationPeriodCounter++;
 8002fd4:	f102 0e01 	add.w	lr, r2, #1
    while (*cnt < NB_CONVERSIONS)
 8002fd8:	d80c      	bhi.n	8002ff4 <waitForPolarizationEnd+0x38>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8002fda:	6904      	ldr	r4, [r0, #16]
 8002fdc:	07a4      	lsls	r4, r4, #30
 8002fde:	d5f5      	bpl.n	8002fcc <waitForPolarizationEnd+0x10>
        hCalibrationPeriodCounter++;
 8002fe0:	fa1f f28e 	uxth.w	r2, lr
        if (hCalibrationPeriodCounter >= hMaxPeriodsNumber)
 8002fe4:	4295      	cmp	r5, r2
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8002fe6:	6106      	str	r6, [r0, #16]
 8002fe8:	d8f0      	bhi.n	8002fcc <waitForPolarizationEnd+0x10>
        {
          if (*cnt < NB_CONVERSIONS)
 8002fea:	781c      	ldrb	r4, [r3, #0]
 8002fec:	2c0f      	cmp	r4, #15
 8002fee:	d8ed      	bhi.n	8002fcc <waitForPolarizationEnd+0x10>
          {
            *SWerror = 1u;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	800b      	strh	r3, [r1, #0]
      }
    }
#ifdef NULL_PTR_CHECK_POW_COM
  }
#endif
  }
 8002ff4:	bd70      	pop	{r4, r5, r6, pc}
 8002ff6:	bf00      	nop

08002ff8 <PWMC_SetPhaseVoltage>:
  * @param  Valfa_beta: Voltage Components expressed in the @f$(\alpha, \beta)@f$ reference frame.
  * @retval #MC_NO_ERROR if no error occurred or #MC_DURATION if the duty cycles were
  *         set too late for being taken into account in the next PWM cycle.
  */
__weak uint16_t PWMC_SetPhaseVoltage(PWMC_Handle_t *pHandle, alphabeta_t Valfa_beta)
{
 8002ff8:	b530      	push	{r4, r5, lr}
    int32_t wTimePhA;
    int32_t wTimePhB;
    int32_t wTimePhC;

    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8002ffa:	f8b0 4070 	ldrh.w	r4, [r0, #112]	@ 0x70
 8002ffe:	140b      	asrs	r3, r1, #16
 8003000:	fb04 f303 	mul.w	r3, r4, r3
 8003004:	ebc3 73c3 	rsb	r3, r3, r3, lsl #31
 8003008:	ea4f 0e43 	mov.w	lr, r3, lsl #1

    wX = wUBeta;
    wY = ((int64_t)wUBeta + wUAlpha)>>1;
 800300c:	f343 7280 	sbfx	r2, r3, #30, #1
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 8003010:	f8b0 304e 	ldrh.w	r3, [r0, #78]	@ 0x4e
 8003014:	b209      	sxth	r1, r1
 8003016:	fb03 f101 	mul.w	r1, r3, r1
    wY = ((int64_t)wUBeta + wUAlpha)>>1;
 800301a:	eb1e 0301 	adds.w	r3, lr, r1
    if (wY < 0)
    {
      if (wZ < 0)
      {
        pHandle->Sector = SECTOR_5;
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 800301e:	ea4f 0594 	mov.w	r5, r4, lsr #2
    wY = ((int64_t)wUBeta + wUAlpha)>>1;
 8003022:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8003026:	eb42 74e1 	adc.w	r4, r2, r1, asr #31
    wZ = ((int64_t)wUBeta - wUAlpha)>>1;
 800302a:	ebbe 0c01 	subs.w	ip, lr, r1
 800302e:	eb62 72e1 	sbc.w	r2, r2, r1, asr #31
 8003032:	ea4f 015c 	mov.w	r1, ip, lsr #1
    if (wY < 0)
 8003036:	ea53 73c4 	orrs.w	r3, r3, r4, lsl #31
{
 800303a:	b083      	sub	sp, #12
    wZ = ((int64_t)wUBeta - wUAlpha)>>1;
 800303c:	ea41 71c2 	orr.w	r1, r1, r2, lsl #31
    if (wY < 0)
 8003040:	d457      	bmi.n	80030f2 <PWMC_SetPhaseVoltage+0xfa>
        }
        }
    }
    else /* wY > 0 */
    {
      if (wZ >= 0)
 8003042:	2900      	cmp	r1, #0
 8003044:	db35      	blt.n	80030b2 <PWMC_SetPhaseVoltage+0xba>
      {
        pHandle->Sector = SECTOR_2;
 8003046:	2201      	movs	r2, #1
 8003048:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 800304c:	1a5a      	subs	r2, r3, r1
 800304e:	bf44      	itt	mi
 8003050:	f502 327f 	addmi.w	r2, r2, #261120	@ 0x3fc00
 8003054:	f202 32ff 	addwmi	r2, r2, #1023	@ 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
        wTimePhC = wTimePhA - (wY / 131072);
 8003058:	2b00      	cmp	r3, #0
 800305a:	bfb8      	it	lt
 800305c:	f503 33ff 	addlt.w	r3, r3, #130560	@ 0x1fe00

        if(true == pHandle->SingleShuntTopology)
 8003060:	f890 4086 	ldrb.w	r4, [r0, #134]	@ 0x86
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8003064:	eb05 42a2 	add.w	r2, r5, r2, asr #18
        wTimePhC = wTimePhA - (wY / 131072);
 8003068:	bfb8      	it	lt
 800306a:	f203 13ff 	addwlt	r3, r3, #511	@ 0x1ff
        wTimePhB = wTimePhA + (wZ / 131072);
 800306e:	eb02 4161 	add.w	r1, r2, r1, asr #17
        wTimePhC = wTimePhA - (wY / 131072);
 8003072:	eba2 4363 	sub.w	r3, r2, r3, asr #17
        if(true == pHandle->SingleShuntTopology)
 8003076:	2c00      	cmp	r4, #0
 8003078:	d160      	bne.n	800313c <PWMC_SetPhaseVoltage+0x144>
          pHandle->midDuty = 0U;
          pHandle->highDuty = 1U;
        }
        else
        {
        pHandle->lowDuty = (uint16_t)wTimePhB;
 800307a:	fa1f fc81 	uxth.w	ip, r1
        pHandle->midDuty = (uint16_t)wTimePhA;
 800307e:	b295      	uxth	r5, r2
        pHandle->highDuty = (uint16_t)wTimePhC;
 8003080:	b29c      	uxth	r4, r3
            pHandle->highDuty = 2U;
 8003082:	f8a0 405c 	strh.w	r4, [r0, #92]	@ 0x5c

    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));

    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 8003086:	6944      	ldr	r4, [r0, #20]
            pHandle->lowDuty = 0U;
 8003088:	f8a0 c058 	strh.w	ip, [r0, #88]	@ 0x58
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));
 800308c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
 8003090:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
 8003094:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));
 8003098:	f8a0 3054 	strh.w	r3, [r0, #84]	@ 0x54
    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 800309c:	4623      	mov	r3, r4
            pHandle->midDuty = 1U;
 800309e:	f8a0 505a 	strh.w	r5, [r0, #90]	@ 0x5a
    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
 80030a2:	f8a0 2050 	strh.w	r2, [r0, #80]	@ 0x50
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
 80030a6:	f8a0 1052 	strh.w	r1, [r0, #82]	@ 0x52
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (returnValue);
}
 80030aa:	b003      	add	sp, #12
 80030ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 80030b0:	4718      	bx	r3
        if ( wX <= 0 )
 80030b2:	f1be 0f00 	cmp.w	lr, #0
 80030b6:	dd67      	ble.n	8003188 <PWMC_SetPhaseVoltage+0x190>
          pHandle->Sector = SECTOR_1;
 80030b8:	2300      	movs	r3, #0
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 80030ba:	ebae 0201 	sub.w	r2, lr, r1
          pHandle->Sector = SECTOR_1;
 80030be:	f880 307a 	strb.w	r3, [r0, #122]	@ 0x7a
          wTimePhB = wTimePhA + (wZ / 131072);
 80030c2:	f501 33ff 	add.w	r3, r1, #130560	@ 0x1fe00
 80030c6:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 80030ca:	eb05 42a2 	add.w	r2, r5, r2, asr #18
          if((pHandle->DPWM_Mode == true) || (pHandle->SingleShuntTopology == true))
 80030ce:	f890 407d 	ldrb.w	r4, [r0, #125]	@ 0x7d
          wTimePhB = wTimePhA + (wZ / 131072);
 80030d2:	eb02 4163 	add.w	r1, r2, r3, asr #17
          wTimePhC = wTimePhB - (wX / 131072);
 80030d6:	eba1 436e 	sub.w	r3, r1, lr, asr #17
          if((pHandle->DPWM_Mode == true) || (pHandle->SingleShuntTopology == true))
 80030da:	2c00      	cmp	r4, #0
 80030dc:	f040 809b 	bne.w	8003216 <PWMC_SetPhaseVoltage+0x21e>
 80030e0:	f890 5086 	ldrb.w	r5, [r0, #134]	@ 0x86
 80030e4:	2d00      	cmp	r5, #0
 80030e6:	f000 80a5 	beq.w	8003234 <PWMC_SetPhaseVoltage+0x23c>
 80030ea:	f04f 0c02 	mov.w	ip, #2
 80030ee:	2501      	movs	r5, #1
 80030f0:	e7c7      	b.n	8003082 <PWMC_SetPhaseVoltage+0x8a>
      if (wZ < 0)
 80030f2:	2900      	cmp	r1, #0
        if(true == pHandle->SingleShuntTopology)
 80030f4:	f890 4086 	ldrb.w	r4, [r0, #134]	@ 0x86
      if (wZ < 0)
 80030f8:	db61      	blt.n	80031be <PWMC_SetPhaseVoltage+0x1c6>
        if (wX <= 0)
 80030fa:	f1be 0f00 	cmp.w	lr, #0
 80030fe:	dd22      	ble.n	8003146 <PWMC_SetPhaseVoltage+0x14e>
          pHandle->Sector = SECTOR_3;
 8003100:	2202      	movs	r2, #2
 8003102:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 8003106:	ebb3 020e 	subs.w	r2, r3, lr
 800310a:	bf44      	itt	mi
 800310c:	f502 327f 	addmi.w	r2, r2, #261120	@ 0x3fc00
 8003110:	f202 32ff 	addwmi	r2, r2, #1023	@ 0x3ff
          wTimePhC = wTimePhA - (wY / 131072);
 8003114:	2b00      	cmp	r3, #0
 8003116:	bfb8      	it	lt
 8003118:	f503 33ff 	addlt.w	r3, r3, #130560	@ 0x1fe00
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 800311c:	eb05 42a2 	add.w	r2, r5, r2, asr #18
          wTimePhC = wTimePhA - (wY / 131072);
 8003120:	bfb8      	it	lt
 8003122:	f203 13ff 	addwlt	r3, r3, #511	@ 0x1ff
 8003126:	eba2 4363 	sub.w	r3, r2, r3, asr #17
          wTimePhB = wTimePhC + (wX / 131072);
 800312a:	eb03 416e 	add.w	r1, r3, lr, asr #17
          if(true == pHandle->SingleShuntTopology)
 800312e:	2c00      	cmp	r4, #0
 8003130:	d16c      	bne.n	800320c <PWMC_SetPhaseVoltage+0x214>
          pHandle->lowDuty = (uint16_t)wTimePhB;
 8003132:	fa1f fc81 	uxth.w	ip, r1
          pHandle->midDuty = (uint16_t)wTimePhC;
 8003136:	b29d      	uxth	r5, r3
          pHandle->highDuty = (uint16_t)wTimePhA;
 8003138:	b294      	uxth	r4, r2
 800313a:	e7a2      	b.n	8003082 <PWMC_SetPhaseVoltage+0x8a>
 800313c:	f04f 0c02 	mov.w	ip, #2
 8003140:	2500      	movs	r5, #0
 8003142:	2401      	movs	r4, #1
 8003144:	e79d      	b.n	8003082 <PWMC_SetPhaseVoltage+0x8a>
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 8003146:	ebbe 0201 	subs.w	r2, lr, r1
 800314a:	bf48      	it	mi
 800314c:	f502 327f 	addmi.w	r2, r2, #261120	@ 0x3fc00
          pHandle->Sector = SECTOR_4;
 8003150:	f04f 0303 	mov.w	r3, #3
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 8003154:	bf48      	it	mi
 8003156:	f202 32ff 	addwmi	r2, r2, #1023	@ 0x3ff
          pHandle->Sector = SECTOR_4;
 800315a:	f880 307a 	strb.w	r3, [r0, #122]	@ 0x7a
          wTimePhC = wTimePhB - (wX / 131072);
 800315e:	f1be 0300 	subs.w	r3, lr, #0
 8003162:	bfb8      	it	lt
 8003164:	f503 33ff 	addlt.w	r3, r3, #130560	@ 0x1fe00
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 8003168:	eb05 42a2 	add.w	r2, r5, r2, asr #18
          wTimePhB = wTimePhA + (wZ / 131072);
 800316c:	eb02 4161 	add.w	r1, r2, r1, asr #17
          wTimePhC = wTimePhB - (wX / 131072);
 8003170:	bfb8      	it	lt
 8003172:	f203 13ff 	addwlt	r3, r3, #511	@ 0x1ff
 8003176:	eba1 4363 	sub.w	r3, r1, r3, asr #17
          if(true == pHandle->SingleShuntTopology)
 800317a:	2c00      	cmp	r4, #0
 800317c:	d055      	beq.n	800322a <PWMC_SetPhaseVoltage+0x232>
 800317e:	f04f 0c00 	mov.w	ip, #0
 8003182:	2501      	movs	r5, #1
 8003184:	2402      	movs	r4, #2
 8003186:	e77c      	b.n	8003082 <PWMC_SetPhaseVoltage+0x8a>
          pHandle->Sector = SECTOR_6;
 8003188:	f04f 0205 	mov.w	r2, #5
 800318c:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 8003190:	eba3 020e 	sub.w	r2, r3, lr
          wTimePhB = wTimePhC + (wX / 131072);
 8003194:	4671      	mov	r1, lr
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 8003196:	eb05 42a2 	add.w	r2, r5, r2, asr #18
          wTimePhB = wTimePhC + (wX / 131072);
 800319a:	bfb8      	it	lt
 800319c:	f50e 31ff 	addlt.w	r1, lr, #130560	@ 0x1fe00
          if(true == pHandle->SingleShuntTopology)
 80031a0:	f890 4086 	ldrb.w	r4, [r0, #134]	@ 0x86
          wTimePhC = wTimePhA - (wY / 131072);
 80031a4:	eba2 4363 	sub.w	r3, r2, r3, asr #17
          wTimePhB = wTimePhC + (wX / 131072);
 80031a8:	bfb8      	it	lt
 80031aa:	f201 11ff 	addwlt	r1, r1, #511	@ 0x1ff
 80031ae:	eb03 4161 	add.w	r1, r3, r1, asr #17
          if(true == pHandle->SingleShuntTopology)
 80031b2:	b3ac      	cbz	r4, 8003220 <PWMC_SetPhaseVoltage+0x228>
 80031b4:	f04f 0c01 	mov.w	ip, #1
 80031b8:	2502      	movs	r5, #2
 80031ba:	2400      	movs	r4, #0
 80031bc:	e761      	b.n	8003082 <PWMC_SetPhaseVoltage+0x8a>
        pHandle->Sector = SECTOR_5;
 80031be:	2204      	movs	r2, #4
 80031c0:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 80031c4:	1a5a      	subs	r2, r3, r1
 80031c6:	bf44      	itt	mi
 80031c8:	f502 327f 	addmi.w	r2, r2, #261120	@ 0x3fc00
 80031cc:	f202 32ff 	addwmi	r2, r2, #1023	@ 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 80031d0:	2900      	cmp	r1, #0
 80031d2:	bfbc      	itt	lt
 80031d4:	f501 31ff 	addlt.w	r1, r1, #130560	@ 0x1fe00
 80031d8:	f201 11ff 	addwlt	r1, r1, #511	@ 0x1ff
        wTimePhC = wTimePhA - (wY / 131072) ;
 80031dc:	2b00      	cmp	r3, #0
 80031de:	bfb8      	it	lt
 80031e0:	f503 33ff 	addlt.w	r3, r3, #130560	@ 0x1fe00
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 80031e4:	eb05 42a2 	add.w	r2, r5, r2, asr #18
        wTimePhC = wTimePhA - (wY / 131072) ;
 80031e8:	bfb8      	it	lt
 80031ea:	f203 13ff 	addwlt	r3, r3, #511	@ 0x1ff
        wTimePhB = wTimePhA + (wZ / 131072);
 80031ee:	eb02 4161 	add.w	r1, r2, r1, asr #17
        wTimePhC = wTimePhA - (wY / 131072) ;
 80031f2:	eba2 4363 	sub.w	r3, r2, r3, asr #17
        if(true == pHandle->SingleShuntTopology)
 80031f6:	b924      	cbnz	r4, 8003202 <PWMC_SetPhaseVoltage+0x20a>
          pHandle->lowDuty = (uint16_t)wTimePhC;
 80031f8:	fa1f fc83 	uxth.w	ip, r3
          pHandle->midDuty = (uint16_t)wTimePhA;
 80031fc:	b295      	uxth	r5, r2
          pHandle->highDuty = (uint16_t)wTimePhB;
 80031fe:	b28c      	uxth	r4, r1
 8003200:	e73f      	b.n	8003082 <PWMC_SetPhaseVoltage+0x8a>
 8003202:	f04f 0c01 	mov.w	ip, #1
 8003206:	2500      	movs	r5, #0
 8003208:	2402      	movs	r4, #2
 800320a:	e73a      	b.n	8003082 <PWMC_SetPhaseVoltage+0x8a>
 800320c:	f04f 0c00 	mov.w	ip, #0
 8003210:	2502      	movs	r5, #2
 8003212:	2401      	movs	r4, #1
 8003214:	e735      	b.n	8003082 <PWMC_SetPhaseVoltage+0x8a>
 8003216:	f04f 0c02 	mov.w	ip, #2
 800321a:	2501      	movs	r5, #1
 800321c:	2400      	movs	r4, #0
 800321e:	e730      	b.n	8003082 <PWMC_SetPhaseVoltage+0x8a>
            pHandle->lowDuty = (uint16_t)wTimePhA;
 8003220:	fa1f fc82 	uxth.w	ip, r2
            pHandle->midDuty = (uint16_t)wTimePhC;
 8003224:	b29d      	uxth	r5, r3
            pHandle->highDuty = (uint16_t)wTimePhB;
 8003226:	b28c      	uxth	r4, r1
 8003228:	e72b      	b.n	8003082 <PWMC_SetPhaseVoltage+0x8a>
          pHandle->lowDuty = (uint16_t)wTimePhC;
 800322a:	fa1f fc83 	uxth.w	ip, r3
          pHandle->midDuty = (uint16_t)wTimePhB;
 800322e:	b28d      	uxth	r5, r1
          pHandle->highDuty = (uint16_t)wTimePhA;
 8003230:	b294      	uxth	r4, r2
 8003232:	e726      	b.n	8003082 <PWMC_SetPhaseVoltage+0x8a>
            pHandle->lowDuty = (uint16_t)wTimePhA;
 8003234:	fa1f fc82 	uxth.w	ip, r2
            pHandle->midDuty = (uint16_t)wTimePhB;
 8003238:	b28d      	uxth	r5, r1
            pHandle->highDuty = (uint16_t)wTimePhC;
 800323a:	b29c      	uxth	r4, r3
 800323c:	e721      	b.n	8003082 <PWMC_SetPhaseVoltage+0x8a>
 800323e:	bf00      	nop

08003240 <PWMC_SwitchOffPWM>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOffPwm(pHandle);
 8003240:	6843      	ldr	r3, [r0, #4]
 8003242:	4718      	bx	r3

08003244 <PWMC_SwitchOnPWM>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOnPwm(pHandle);
 8003244:	6883      	ldr	r3, [r0, #8]
 8003246:	4718      	bx	r3

08003248 <PWMC_CurrentReadingCalibr>:
  *         #CRC_EXEC to execute the offset calibration.
  * @retval true if the current calibration has been completed, **false** if it is
  *         still ongoing.
  */
__weak bool PWMC_CurrentReadingCalibr(PWMC_Handle_t *pHandle, CRCAction_t action)
{
 8003248:	b510      	push	{r4, lr}
 800324a:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    if (CRC_START == action)
 800324c:	b179      	cbz	r1, 800326e <PWMC_CurrentReadingCalibr+0x26>
    {
      PWMC_SwitchOffPWM(pHandle);
      pHandle->pFctCurrReadingCalib(pHandle);
      retVal = true;
    }
    else if (CRC_EXEC == action)
 800324e:	2901      	cmp	r1, #1
 8003250:	d001      	beq.n	8003256 <PWMC_CurrentReadingCalibr+0xe>
  bool retVal = false;
 8003252:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (retVal);
}
 8003254:	bd10      	pop	{r4, pc}
      if (pHandle->OffCalibrWaitTimeCounter > 0u)
 8003256:	f8b0 3060 	ldrh.w	r3, [r0, #96]	@ 0x60
 800325a:	b16b      	cbz	r3, 8003278 <PWMC_CurrentReadingCalibr+0x30>
        pHandle->OffCalibrWaitTimeCounter--;
 800325c:	3b01      	subs	r3, #1
 800325e:	b29b      	uxth	r3, r3
 8003260:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
        if (0U == pHandle->OffCalibrWaitTimeCounter)
 8003264:	2b00      	cmp	r3, #0
 8003266:	d1f4      	bne.n	8003252 <PWMC_CurrentReadingCalibr+0xa>
          pHandle->pFctCurrReadingCalib(pHandle);
 8003268:	68c3      	ldr	r3, [r0, #12]
 800326a:	4798      	blx	r3
          retVal = true;
 800326c:	e004      	b.n	8003278 <PWMC_CurrentReadingCalibr+0x30>
      PWMC_SwitchOffPWM(pHandle);
 800326e:	f7ff ffe7 	bl	8003240 <PWMC_SwitchOffPWM>
      pHandle->pFctCurrReadingCalib(pHandle);
 8003272:	68e3      	ldr	r3, [r4, #12]
 8003274:	4620      	mov	r0, r4
 8003276:	4798      	blx	r3
      retVal = true;
 8003278:	2001      	movs	r0, #1
}
 800327a:	bd10      	pop	{r4, pc}

0800327c <PWMC_DP_Handler>:
  * @brief  manages driver protection.
  *
  * @param  pHandle: Handler of the current instance of the PWM component.
  */
__weak void *PWMC_DP_Handler(PWMC_Handle_t *pHandle)
{
 800327c:	b510      	push	{r4, lr}
 800327e:	4604      	mov	r4, r0
    tempPointer = MC_NULL;
  }
  else
  {
#endif
    PWMC_SwitchOffPWM(pHandle);
 8003280:	f7ff ffde 	bl	8003240 <PWMC_SwitchOffPWM>
    pHandle->driverProtectionFlag = true;
 8003284:	2301      	movs	r3, #1
 8003286:	f884 3082 	strb.w	r3, [r4, #130]	@ 0x82
    tempPointer = &(pHandle->Motor);
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (tempPointer);
}
 800328a:	f104 0078 	add.w	r0, r4, #120	@ 0x78
 800328e:	bd10      	pop	{r4, pc}

08003290 <PWMC_OVP_Handler>:
    tempPointer = MC_NULL;
  }
  else
  {
#endif
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8003290:	6c4a      	ldr	r2, [r1, #68]	@ 0x44
{
 8003292:	4603      	mov	r3, r0
    pHandle->OverVoltageFlag = true;
 8003294:	f04f 0c01 	mov.w	ip, #1
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8003298:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800329c:	644a      	str	r2, [r1, #68]	@ 0x44
    tempPointer = &(pHandle->Motor);
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (tempPointer);
}
 800329e:	3078      	adds	r0, #120	@ 0x78
    pHandle->OverVoltageFlag = true;
 80032a0:	f883 c081 	strb.w	ip, [r3, #129]	@ 0x81
    pHandle->BrakeActionLock = true;
 80032a4:	f883 c083 	strb.w	ip, [r3, #131]	@ 0x83
}
 80032a8:	4770      	bx	lr
 80032aa:	bf00      	nop

080032ac <PWMC_IsFaultOccurred>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @retval uint16_t Returns #MC_OVER_CURR if an overcurrent has been
  *                  detected since last method call, #MC_NO_FAULTS otherwise.
  */
__weak uint16_t PWMC_IsFaultOccurred(PWMC_Handle_t *pHandle)
{
 80032ac:	4603      	mov	r3, r0
  uint16_t retVal = MC_NO_FAULTS;

  if (true == pHandle->OverVoltageFlag)
 80032ae:	f890 0081 	ldrb.w	r0, [r0, #129]	@ 0x81
 80032b2:	b1a8      	cbz	r0, 80032e0 <PWMC_IsFaultOccurred+0x34>
  {
    retVal = MC_OVER_VOLT;
    pHandle->OverVoltageFlag = false;
 80032b4:	2200      	movs	r2, #0
 80032b6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
 80032ba:	2142      	movs	r1, #66	@ 0x42
    retVal = MC_OVER_VOLT;
 80032bc:	2002      	movs	r0, #2
  else
  {
    /* Nothing to do */
  }

  if (true == pHandle->OverCurrentFlag)
 80032be:	f893 2080 	ldrb.w	r2, [r3, #128]	@ 0x80
 80032c2:	b11a      	cbz	r2, 80032cc <PWMC_IsFaultOccurred+0x20>
  {
    retVal |= MC_OVER_CURR;
    pHandle->OverCurrentFlag = false;
 80032c4:	2200      	movs	r2, #0
 80032c6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    retVal |= MC_OVER_CURR;
 80032ca:	4608      	mov	r0, r1
  else
  {
    /* Nothing to do */
  }

  if (true == pHandle->driverProtectionFlag)
 80032cc:	f893 2082 	ldrb.w	r2, [r3, #130]	@ 0x82
 80032d0:	b12a      	cbz	r2, 80032de <PWMC_IsFaultOccurred+0x32>
  {
    retVal |= MC_DP_FAULT;
 80032d2:	f440 6080 	orr.w	r0, r0, #1024	@ 0x400
    pHandle->driverProtectionFlag = false;
 80032d6:	2200      	movs	r2, #0
    retVal |= MC_DP_FAULT;
 80032d8:	b280      	uxth	r0, r0
    pHandle->driverProtectionFlag = false;
 80032da:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
  {
    /* Nothing to do */
  }

  return (retVal);
}
 80032de:	4770      	bx	lr
 80032e0:	2140      	movs	r1, #64	@ 0x40
 80032e2:	e7ec      	b.n	80032be <PWMC_IsFaultOccurred+0x12>

080032e4 <RCM_RegisterRegConv>:
  }
  else
  {
#endif

    if (RCM_conversion_nb < RCM_MAX_CONV)
 80032e4:	492f      	ldr	r1, [pc, #188]	@ (80033a4 <RCM_RegisterRegConv+0xc0>)
 80032e6:	780a      	ldrb	r2, [r1, #0]
 80032e8:	2a03      	cmp	r2, #3
 80032ea:	d856      	bhi.n	800339a <RCM_RegisterRegConv+0xb6>
{
 80032ec:	b510      	push	{r4, lr}
    {
      RCM_handle_array[RCM_conversion_nb] = regConv;
 80032ee:	4c2e      	ldr	r4, [pc, #184]	@ (80033a8 <RCM_RegisterRegConv+0xc4>)
      RCM_handle_array[RCM_conversion_nb]->id = RCM_conversion_nb;
      RCM_conversion_nb++;

      if (0U == LL_ADC_IsEnabled(regConv->regADC))
 80032f0:	6803      	ldr	r3, [r0, #0]
      RCM_handle_array[RCM_conversion_nb] = regConv;
 80032f2:	f844 0022 	str.w	r0, [r4, r2, lsl #2]
      RCM_handle_array[RCM_conversion_nb]->id = RCM_conversion_nb;
 80032f6:	7302      	strb	r2, [r0, #12]
      RCM_conversion_nb++;
 80032f8:	3201      	adds	r2, #1
 80032fa:	700a      	strb	r2, [r1, #0]
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80032fc:	689a      	ldr	r2, [r3, #8]
 80032fe:	07d4      	lsls	r4, r2, #31
 8003300:	d422      	bmi.n	8003348 <RCM_RegisterRegConv+0x64>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8003302:	685a      	ldr	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8003304:	2104      	movs	r1, #4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8003306:	f022 0204 	bic.w	r2, r2, #4
 800330a:	605a      	str	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800330c:	6019      	str	r1, [r3, #0]
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_JEOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 800330e:	685a      	ldr	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8003310:	2120      	movs	r1, #32
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8003312:	f022 0220 	bic.w	r2, r2, #32
 8003316:	605a      	str	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8003318:	6019      	str	r1, [r3, #0]
  MODIFY_REG(ADCx->CR,
 800331a:	689a      	ldr	r2, [r3, #8]
 800331c:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 8003320:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8003324:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003328:	609a      	str	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800332a:	689a      	ldr	r2, [r3, #8]
 800332c:	2a00      	cmp	r2, #0
 800332e:	dbfc      	blt.n	800332a <RCM_RegisterRegConv+0x46>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	07d1      	lsls	r1, r2, #31
 8003334:	d408      	bmi.n	8003348 <RCM_RegisterRegConv+0x64>
  MODIFY_REG(ADCx->CR,
 8003336:	491d      	ldr	r1, [pc, #116]	@ (80033ac <RCM_RegisterRegConv+0xc8>)
 8003338:	689a      	ldr	r2, [r3, #8]
 800333a:	400a      	ands	r2, r1
 800333c:	f042 0201 	orr.w	r2, r2, #1
 8003340:	609a      	str	r2, [r3, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	07d2      	lsls	r2, r2, #31
 8003346:	d5f7      	bpl.n	8003338 <RCM_RegisterRegConv+0x54>
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8003348:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800334a:	f021 010f 	bic.w	r1, r1, #15
 800334e:	6319      	str	r1, [r3, #48]	@ 0x30
      {
        /* Nothing to do */
      }
      LL_ADC_REG_SetSequencerLength(regConv->regADC, LL_ADC_REG_SEQ_SCAN_DISABLE);
      /* Configure the sampling time (should already be configured by for non user conversions) */
      LL_ADC_SetChannelSamplingTime (regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 8003350:	7a01      	ldrb	r1, [r0, #8]
 8003352:	2201      	movs	r2, #1
 8003354:	408a      	lsls	r2, r1
 8003356:	2909      	cmp	r1, #9
 8003358:	ea42 6281 	orr.w	r2, r2, r1, lsl #26
 800335c:	eb01 0c41 	add.w	ip, r1, r1, lsl #1
 8003360:	d91d      	bls.n	800339e <RCM_RegisterRegConv+0xba>
 8003362:	f1ac 0c1e 	sub.w	ip, ip, #30
 8003366:	ea42 520c 	orr.w	r2, r2, ip, lsl #20
 800336a:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800336e:	ea4f 5cd2 	mov.w	ip, r2, lsr #23
 8003372:	f00c 0c04 	and.w	ip, ip, #4
 8003376:	3314      	adds	r3, #20
  MODIFY_REG(*preg,
 8003378:	6840      	ldr	r0, [r0, #4]
 800337a:	f853 100c 	ldr.w	r1, [r3, ip]
 800337e:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8003382:	f04f 0e07 	mov.w	lr, #7
 8003386:	4090      	lsls	r0, r2
 8003388:	fa0e f202 	lsl.w	r2, lr, r2
 800338c:	ea21 0202 	bic.w	r2, r1, r2
 8003390:	4302      	orrs	r2, r0
 8003392:	f843 200c 	str.w	r2, [r3, ip]
  bool retVal = true;
 8003396:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_CHECK_REG_CON_MNG
  }
#endif
  return retVal;
}
 8003398:	bd10      	pop	{r4, pc}
      retVal = false;
 800339a:	2000      	movs	r0, #0
}
 800339c:	4770      	bx	lr
      LL_ADC_SetChannelSamplingTime (regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 800339e:	ea42 520c 	orr.w	r2, r2, ip, lsl #20
 80033a2:	e7e4      	b.n	800336e <RCM_RegisterRegConv+0x8a>
 80033a4:	20001960 	.word	0x20001960
 80033a8:	20001964 	.word	0x20001964
 80033ac:	7fffffc0 	.word	0x7fffffc0

080033b0 <RCM_ExecNextConv>:
 *
 * @note: This function is not part of the public API and users should not call it.
 */
void RCM_ExecNextConv(void)
{
  if (RCM_conversion_nb > 0u)
 80033b0:	4b17      	ldr	r3, [pc, #92]	@ (8003410 <RCM_ExecNextConv+0x60>)
 80033b2:	781b      	ldrb	r3, [r3, #0]
 80033b4:	b353      	cbz	r3, 800340c <RCM_ExecNextConv+0x5c>
  {

    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_array_index]->regADC,
 80033b6:	4b17      	ldr	r3, [pc, #92]	@ (8003414 <RCM_ExecNextConv+0x64>)
 80033b8:	4a17      	ldr	r2, [pc, #92]	@ (8003418 <RCM_ExecNextConv+0x68>)
 80033ba:	7819      	ldrb	r1, [r3, #0]
 80033bc:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
                                 LL_ADC_REG_RANK_1,
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_array_index]->channel));
 80033c0:	7a11      	ldrb	r1, [r2, #8]
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_array_index]->regADC,
 80033c2:	6812      	ldr	r2, [r2, #0]
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_array_index]->channel));
 80033c4:	2301      	movs	r3, #1
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_array_index]->regADC,
 80033c6:	2909      	cmp	r1, #9
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_array_index]->channel));
 80033c8:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 80033cc:	fa03 f301 	lsl.w	r3, r3, r1
 80033d0:	ea43 6381 	orr.w	r3, r3, r1, lsl #26
 80033d4:	bf84      	itt	hi
 80033d6:	381e      	subhi	r0, #30
 80033d8:	ea43 5300 	orrhi.w	r3, r3, r0, lsl #20
  MODIFY_REG(*preg,
 80033dc:	6b11      	ldr	r1, [r2, #48]	@ 0x30
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_array_index]->regADC,
 80033de:	bf94      	ite	ls
 80033e0:	ea43 5300 	orrls.w	r3, r3, r0, lsl #20
 80033e4:	f043 7300 	orrhi.w	r3, r3, #33554432	@ 0x2000000
 80033e8:	0d1b      	lsrs	r3, r3, #20
 80033ea:	f421 61f8 	bic.w	r1, r1, #1984	@ 0x7c0
 80033ee:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 80033f2:	430b      	orrs	r3, r1
 80033f4:	6313      	str	r3, [r2, #48]	@ 0x30
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80033f6:	2304      	movs	r3, #4
* param  ADCx ADC instance
* retval Value between Min_Data=0x0000 and Max_Data=0xFFF0
*/
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12L(const ADC_TypeDef *ADCx)
{
  return (uint16_t)(READ_REG(ADCx->DR) & 0x0000FFF0UL);
 80033f8:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 80033fa:	6013      	str	r3, [r2, #0]
  MODIFY_REG(ADCx->CR,
 80033fc:	6893      	ldr	r3, [r2, #8]
 80033fe:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003402:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003406:	f043 0304 	orr.w	r3, r3, #4
 800340a:	6093      	str	r3, [r2, #8]
  }
  else
  {
     /* no conversion registered */
  }
}
 800340c:	4770      	bx	lr
 800340e:	bf00      	nop
 8003410:	20001960 	.word	0x20001960
 8003414:	20001961 	.word	0x20001961
 8003418:	20001964 	.word	0x20001964

0800341c <RCM_ReadOngoingConv>:
 */
void RCM_ReadOngoingConv(void)
{
  uint32_t result;

  if (RCM_conversion_nb > 0u)
 800341c:	4b0d      	ldr	r3, [pc, #52]	@ (8003454 <RCM_ReadOngoingConv+0x38>)
 800341e:	781b      	ldrb	r3, [r3, #0]
 8003420:	b1b3      	cbz	r3, 8003450 <RCM_ReadOngoingConv+0x34>
{
 8003422:	b430      	push	{r4, r5}
  {
    result = LL_ADC_IsActiveFlag_EOC(RCM_handle_array[RCM_array_index]->regADC);
 8003424:	490c      	ldr	r1, [pc, #48]	@ (8003458 <RCM_ReadOngoingConv+0x3c>)
 8003426:	480d      	ldr	r0, [pc, #52]	@ (800345c <RCM_ReadOngoingConv+0x40>)
 8003428:	780a      	ldrb	r2, [r1, #0]
 800342a:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800342e:	6804      	ldr	r4, [r0, #0]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8003430:	6825      	ldr	r5, [r4, #0]
 8003432:	076d      	lsls	r5, r5, #29
 8003434:	d503      	bpl.n	800343e <RCM_ReadOngoingConv+0x22>
 8003436:	6c24      	ldr	r4, [r4, #64]	@ 0x40
 8003438:	f024 040f 	bic.w	r4, r4, #15
    }
    else
    {
      /* Reading of ADC Converted Value */
      RCM_handle_array[RCM_array_index]->data
                    = LL_ADC_REG_ReadConversionData12L(RCM_handle_array[RCM_array_index]->regADC);
 800343c:	8144      	strh	r4, [r0, #10]
    }

    /* Prepare next conversion */
    if (RCM_array_index == (RCM_conversion_nb - 1U))
 800343e:	3b01      	subs	r3, #1
 8003440:	429a      	cmp	r2, r3
    {
      RCM_array_index = 0U;
 8003442:	bf0b      	itete	eq
 8003444:	2300      	moveq	r3, #0
    }
    else
    {
      RCM_array_index++;
 8003446:	3201      	addne	r2, #1
      RCM_array_index = 0U;
 8003448:	700b      	strbeq	r3, [r1, #0]
      RCM_array_index++;
 800344a:	700a      	strbne	r2, [r1, #0]
  }
  else
  {
     /* no conversion registered */
  }
}
 800344c:	bc30      	pop	{r4, r5}
 800344e:	4770      	bx	lr
 8003450:	4770      	bx	lr
 8003452:	bf00      	nop
 8003454:	20001960 	.word	0x20001960
 8003458:	20001961 	.word	0x20001961
 800345c:	20001964 	.word	0x20001964

08003460 <STC_Init>:
  * @retval none.
  *
  * - Called once right after object creation at initialization of the whole MC core.
  */
__weak void STC_Init(SpeednTorqCtrl_Handle_t *pHandle, PID_Handle_t *pPI, SpeednPosFdbk_Handle_t *SPD_Handle)
{
 8003460:	b410      	push	{r4}
  {
#endif
    pHandle->PISpeed = pPI;
    pHandle->SPD = SPD_Handle;
    pHandle->Mode = pHandle->ModeDefault;
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 8003462:	f9b0 c030 	ldrsh.w	ip, [r0, #48]	@ 0x30
    pHandle->PISpeed = pPI;
 8003466:	6101      	str	r1, [r0, #16]
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 8003468:	f9b0 1032 	ldrsh.w	r1, [r0, #50]	@ 0x32
    pHandle->Mode = pHandle->ModeDefault;
 800346c:	f890 402e 	ldrb.w	r4, [r0, #46]	@ 0x2e
 8003470:	7004      	strb	r4, [r0, #0]
    pHandle->TargetFinal = 0;
 8003472:	2300      	movs	r3, #0
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 8003474:	ea4f 440c 	mov.w	r4, ip, lsl #16
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 8003478:	0409      	lsls	r1, r1, #16
 800347a:	e9c0 4101 	strd	r4, r1, [r0, #4]
    pHandle->SPD = SPD_Handle;
 800347e:	6142      	str	r2, [r0, #20]
    pHandle->RampRemainingStep = 0U;
    pHandle->IncDecAmount = 0;
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8003480:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->TargetFinal = 0;
 8003484:	8043      	strh	r3, [r0, #2]
    pHandle->RampRemainingStep = 0U;
 8003486:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 8003488:	61c3      	str	r3, [r0, #28]
}
 800348a:	4770      	bx	lr

0800348c <STC_SetSpeedSensor>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SPD = SPD_Handle;
 800348c:	6141      	str	r1, [r0, #20]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 800348e:	4770      	bx	lr

08003490 <STC_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (MCM_SPEED_MODE == pHandle->Mode)
 8003490:	7803      	ldrb	r3, [r0, #0]
 8003492:	2b03      	cmp	r3, #3
 8003494:	d004      	beq.n	80034a0 <STC_Clear+0x10>
    {
      PID_SetIntegralTerm(pHandle->PISpeed, 0);
    }
    else if (MCM_TORQUE_MODE == pHandle->Mode)
 8003496:	2b04      	cmp	r3, #4
    {
      pHandle->TorqueRef = 0U;
 8003498:	bf04      	itt	eq
 800349a:	2300      	moveq	r3, #0
 800349c:	6083      	streq	r3, [r0, #8]
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 800349e:	4770      	bx	lr
      PID_SetIntegralTerm(pHandle->PISpeed, 0);
 80034a0:	6900      	ldr	r0, [r0, #16]
 80034a2:	2100      	movs	r1, #0
 80034a4:	f005 bc9a 	b.w	8008ddc <PID_SetIntegralTerm>

080034a8 <STC_GetMecSpeedRefUnit>:
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->SpeedRefUnitExt / 65536));
#else
  return ((int16_t)(pHandle->SpeedRefUnitExt / 65536));
#endif
#endif
}
 80034a8:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 80034ac:	4770      	bx	lr
 80034ae:	bf00      	nop

080034b0 <STC_SetControlMode>:
  }
  else
  {
#endif
    pHandle->Mode = bMode;
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp */
 80034b0:	2300      	movs	r3, #0
    pHandle->Mode = bMode;
 80034b2:	7001      	strb	r1, [r0, #0]
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp */
 80034b4:	60c3      	str	r3, [r0, #12]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 80034b6:	4770      	bx	lr

080034b8 <STC_ExecRamp>:
  * @ref EncAlignCtrl "Encoder Alignment Control",
  * @ref PositionControl "Position Control" loop or
  * speed regulation with @ref SpeedRegulatorPotentiometer Speed potentiometer.
  */
__weak bool STC_ExecRamp(SpeednTorqCtrl_Handle_t *pHandle, int16_t hTargetFinal, uint32_t hDurationms)
{
 80034b8:	b410      	push	{r4}
    uint32_t wAux;
    int32_t wAux1;
    int16_t hCurrentReference;

    /* Check if the hTargetFinal is out of the bound of application */
    if (MCM_TORQUE_MODE == pHandle->Mode)
 80034ba:	7803      	ldrb	r3, [r0, #0]
 80034bc:	2b04      	cmp	r3, #4
 80034be:	d019      	beq.n	80034f4 <STC_ExecRamp+0x3c>
#else
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt / 65536);
#endif

#ifdef CHECK_BOUNDARY
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 80034c0:	f8b0 c022 	ldrh.w	ip, [r0, #34]	@ 0x22
 80034c4:	458c      	cmp	ip, r1
 80034c6:	da03      	bge.n	80034d0 <STC_ExecRamp+0x18>
 80034c8:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (allowedRange);
}
 80034ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80034ce:	4770      	bx	lr
      else if (hTargetFinal < pHandle->MinAppNegativeMecSpeedUnit)
 80034d0:	f9b0 4028 	ldrsh.w	r4, [r0, #40]	@ 0x28
 80034d4:	428c      	cmp	r4, r1
 80034d6:	dcf7      	bgt.n	80034c8 <STC_ExecRamp+0x10>
      else if ((int32_t)hTargetFinal < (int32_t)pHandle->MinAppPositiveMecSpeedUnit)
 80034d8:	8c84      	ldrh	r4, [r0, #36]	@ 0x24
 80034da:	428c      	cmp	r4, r1
 80034dc:	dd03      	ble.n	80034e6 <STC_ExecRamp+0x2e>
        if (hTargetFinal > pHandle->MaxAppNegativeMecSpeedUnit)
 80034de:	f9b0 4026 	ldrsh.w	r4, [r0, #38]	@ 0x26
 80034e2:	428c      	cmp	r4, r1
 80034e4:	dbf0      	blt.n	80034c8 <STC_ExecRamp+0x10>
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt >> 16);
 80034e6:	6844      	ldr	r4, [r0, #4]
      if (0U == hDurationms)
 80034e8:	b9aa      	cbnz	r2, 8003516 <STC_ExecRamp+0x5e>
        if (MCM_SPEED_MODE == pHandle->Mode)
 80034ea:	2b03      	cmp	r3, #3
 80034ec:	d10a      	bne.n	8003504 <STC_ExecRamp+0x4c>
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 80034ee:	0409      	lsls	r1, r1, #16
 80034f0:	6041      	str	r1, [r0, #4]
 80034f2:	e009      	b.n	8003508 <STC_ExecRamp+0x50>
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxPositiveTorque)
 80034f4:	8d43      	ldrh	r3, [r0, #42]	@ 0x2a
 80034f6:	428b      	cmp	r3, r1
 80034f8:	dbe6      	blt.n	80034c8 <STC_ExecRamp+0x10>
      if ((int32_t)hTargetFinal < (int32_t)pHandle->MinNegativeTorque)
 80034fa:	f9b0 302c 	ldrsh.w	r3, [r0, #44]	@ 0x2c
 80034fe:	428b      	cmp	r3, r1
 8003500:	dce2      	bgt.n	80034c8 <STC_ExecRamp+0x10>
      if (0U == hDurationms)
 8003502:	b9e2      	cbnz	r2, 800353e <STC_ExecRamp+0x86>
          pHandle->TorqueRef = ((int32_t)hTargetFinal) * 65536;
 8003504:	0409      	lsls	r1, r1, #16
 8003506:	6081      	str	r1, [r0, #8]
        pHandle->RampRemainingStep = 0U;
 8003508:	2300      	movs	r3, #0
 800350a:	60c3      	str	r3, [r0, #12]
        pHandle->IncDecAmount = 0;
 800350c:	61c3      	str	r3, [r0, #28]
{
 800350e:	2001      	movs	r0, #1
}
 8003510:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003514:	4770      	bx	lr
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt >> 16);
 8003516:	ea4f 4c24 	mov.w	ip, r4, asr #16
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 800351a:	8c03      	ldrh	r3, [r0, #32]
        wAux /= 1000U;
 800351c:	4c09      	ldr	r4, [pc, #36]	@ (8003544 <STC_ExecRamp+0x8c>)
        pHandle->TargetFinal = hTargetFinal;
 800351e:	8041      	strh	r1, [r0, #2]
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 8003520:	fb02 f303 	mul.w	r3, r2, r3
        wAux /= 1000U;
 8003524:	fba4 4303 	umull	r4, r3, r4, r3
 8003528:	099b      	lsrs	r3, r3, #6
        pHandle->RampRemainingStep++;
 800352a:	3301      	adds	r3, #1
        wAux1 = (((int32_t)hTargetFinal) - ((int32_t)hCurrentReference)) * 65536;
 800352c:	eba1 0c0c 	sub.w	ip, r1, ip
 8003530:	ea4f 420c 	mov.w	r2, ip, lsl #16
        pHandle->RampRemainingStep++;
 8003534:	60c3      	str	r3, [r0, #12]
        wAux1 /= ((int32_t)pHandle->RampRemainingStep);
 8003536:	fb92 f2f3 	sdiv	r2, r2, r3
        pHandle->IncDecAmount = wAux1;
 800353a:	61c2      	str	r2, [r0, #28]
 800353c:	e7e7      	b.n	800350e <STC_ExecRamp+0x56>
  return ((int16_t)(pHandle->TorqueRef >> 16));
 800353e:	f9b0 c00a 	ldrsh.w	ip, [r0, #10]
 8003542:	e7ea      	b.n	800351a <STC_ExecRamp+0x62>
 8003544:	10624dd3 	.word	0x10624dd3

08003548 <STC_CalcTorqueReference>:
  * - Must be called at fixed time equal to hSTCFrequencyHz. It is called
  * passing as parameter the speed sensor used to perform the speed regulation.
  * - Called during START and ALIGNEMENT states of the MC state machine into MediumFrequencyTask.
  */
__weak int16_t STC_CalcTorqueReference(SpeednTorqCtrl_Handle_t *pHandle)
{
 8003548:	b538      	push	{r3, r4, r5, lr}
    int32_t wCurrentReference;
    int16_t hMeasuredSpeed;
    int16_t hTargetSpeed;
    int16_t hError;

    if (MCM_TORQUE_MODE == pHandle->Mode)
 800354a:	7802      	ldrb	r2, [r0, #0]
      wCurrentReference = pHandle->SpeedRefUnitExt;
    }

    /* Update the speed reference or the torque reference according to the mode
       and terminates the ramp if needed */
    if (pHandle->RampRemainingStep > 1U)
 800354c:	68c3      	ldr	r3, [r0, #12]
    if (MCM_TORQUE_MODE == pHandle->Mode)
 800354e:	2a04      	cmp	r2, #4
{
 8003550:	4604      	mov	r4, r0
    if (MCM_TORQUE_MODE == pHandle->Mode)
 8003552:	d012      	beq.n	800357a <STC_CalcTorqueReference+0x32>
    if (pHandle->RampRemainingStep > 1U)
 8003554:	2b01      	cmp	r3, #1
      wCurrentReference = pHandle->SpeedRefUnitExt;
 8003556:	6845      	ldr	r5, [r0, #4]
    if (pHandle->RampRemainingStep > 1U)
 8003558:	d908      	bls.n	800356c <STC_CalcTorqueReference+0x24>
    {
      /* Increment/decrement the reference value */
      wCurrentReference += pHandle->IncDecAmount;
 800355a:	69c1      	ldr	r1, [r0, #28]

      /* Decrement the number of remaining steps */
      pHandle->RampRemainingStep--;
 800355c:	3b01      	subs	r3, #1
      wCurrentReference += pHandle->IncDecAmount;
 800355e:	440d      	add	r5, r1
      pHandle->RampRemainingStep--;
 8003560:	60c3      	str	r3, [r0, #12]
    else
    {
      /* Do nothing */
    }

    if (MCM_SPEED_MODE == pHandle->Mode)
 8003562:	2a03      	cmp	r2, #3
 8003564:	d011      	beq.n	800358a <STC_CalcTorqueReference+0x42>
    else
    {
      pHandle->TorqueRef = wCurrentReference;
#ifndef FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hTorqueReference = (int16_t)(wCurrentReference >> 16);
 8003566:	1428      	asrs	r0, r5, #16
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
 8003568:	60a5      	str	r5, [r4, #8]
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (hTorqueReference);
}
 800356a:	bd38      	pop	{r3, r4, r5, pc}
    else if (1U == pHandle->RampRemainingStep)
 800356c:	d1f9      	bne.n	8003562 <STC_CalcTorqueReference+0x1a>
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 800356e:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
      pHandle->RampRemainingStep = 0U;
 8003572:	2300      	movs	r3, #0
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 8003574:	042d      	lsls	r5, r5, #16
      pHandle->RampRemainingStep = 0U;
 8003576:	60c3      	str	r3, [r0, #12]
 8003578:	e7f3      	b.n	8003562 <STC_CalcTorqueReference+0x1a>
    if (pHandle->RampRemainingStep > 1U)
 800357a:	2b01      	cmp	r3, #1
      wCurrentReference = pHandle->TorqueRef;
 800357c:	6885      	ldr	r5, [r0, #8]
    if (pHandle->RampRemainingStep > 1U)
 800357e:	d911      	bls.n	80035a4 <STC_CalcTorqueReference+0x5c>
      wCurrentReference += pHandle->IncDecAmount;
 8003580:	69c2      	ldr	r2, [r0, #28]
      pHandle->RampRemainingStep--;
 8003582:	3b01      	subs	r3, #1
      wCurrentReference += pHandle->IncDecAmount;
 8003584:	4415      	add	r5, r2
      pHandle->RampRemainingStep--;
 8003586:	60c3      	str	r3, [r0, #12]
    if (MCM_SPEED_MODE == pHandle->Mode)
 8003588:	e7ed      	b.n	8003566 <STC_CalcTorqueReference+0x1e>
      hMeasuredSpeed = SPD_GetAvrgMecSpeedUnit(pHandle->SPD);
 800358a:	6960      	ldr	r0, [r4, #20]
 800358c:	f006 fdbc 	bl	800a108 <SPD_GetAvrgMecSpeedUnit>
      hError = hTargetSpeed - hMeasuredSpeed;
 8003590:	ebc0 4125 	rsb	r1, r0, r5, asr #16
      hTorqueReference = PI_Controller(pHandle->PISpeed, (int32_t)hError);
 8003594:	b209      	sxth	r1, r1
 8003596:	6920      	ldr	r0, [r4, #16]
 8003598:	f005 fc52 	bl	8008e40 <PI_Controller>
      pHandle->SpeedRefUnitExt = wCurrentReference;
 800359c:	6065      	str	r5, [r4, #4]
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
 800359e:	0405      	lsls	r5, r0, #16
 80035a0:	60a5      	str	r5, [r4, #8]
}
 80035a2:	bd38      	pop	{r3, r4, r5, pc}
    else if (1U == pHandle->RampRemainingStep)
 80035a4:	d1df      	bne.n	8003566 <STC_CalcTorqueReference+0x1e>
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 80035a6:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
      pHandle->RampRemainingStep = 0U;
 80035aa:	2300      	movs	r3, #0
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 80035ac:	042d      	lsls	r5, r5, #16
      pHandle->RampRemainingStep = 0U;
 80035ae:	60c3      	str	r3, [r0, #12]
    if (MCM_SPEED_MODE == pHandle->Mode)
 80035b0:	e7d9      	b.n	8003566 <STC_CalcTorqueReference+0x1e>
 80035b2:	bf00      	nop

080035b4 <STC_GetMecSpeedRefUnitDefault>:
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  return ((MC_NULL == pHandle) ? 0 : pHandle->MecSpeedRefUnitDefault);
#else
  return (pHandle->MecSpeedRefUnitDefault);
#endif
}
 80035b4:	f9b0 0030 	ldrsh.w	r0, [r0, #48]	@ 0x30
 80035b8:	4770      	bx	lr
 80035ba:	bf00      	nop

080035bc <STC_GetDefaultIqdref>:
    IqdRefDefault.d = pHandle->IdrefDefault;
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (IqdRefDefault);
}
 80035bc:	f8d0 0032 	ldr.w	r0, [r0, #50]	@ 0x32
{
 80035c0:	b082      	sub	sp, #8
}
 80035c2:	b002      	add	sp, #8
 80035c4:	4770      	bx	lr
 80035c6:	bf00      	nop

080035c8 <STC_ForceSpeedReferenceToCurrentSpeed>:
  *
  * - Called during the CHARGE_BOOT_CAP, SWITCH_OVER and WAIT_STOP_MOTOR states of the MC state machine
  * into MediumFrequencyTask to initialize the speed reference.
  */
__weak void STC_ForceSpeedReferenceToCurrentSpeed(SpeednTorqCtrl_Handle_t *pHandle)
{
 80035c8:	b510      	push	{r4, lr}
 80035ca:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SpeedRefUnitExt = ((int32_t)SPD_GetAvrgMecSpeedUnit(pHandle->SPD)) * (int32_t)65536;
 80035cc:	6940      	ldr	r0, [r0, #20]
 80035ce:	f006 fd9b 	bl	800a108 <SPD_GetAvrgMecSpeedUnit>
 80035d2:	0400      	lsls	r0, r0, #16
 80035d4:	6060      	str	r0, [r4, #4]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 80035d6:	bd10      	pop	{r4, pc}

080035d8 <USART2_IRQHandler>:
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 80035d8:	4b44      	ldr	r3, [pc, #272]	@ (80036ec <USART2_IRQHandler+0x114>)
 80035da:	69da      	ldr	r2, [r3, #28]
 80035dc:	0652      	lsls	r2, r2, #25
  * @brief  This function handles USART interrupt request.
  * @param  None
  */
//cstat !MISRAC2012-Rule-8.4
void USART2_IRQHandler(void)
{
 80035de:	b510      	push	{r4, lr}
 80035e0:	d509      	bpl.n	80035f6 <USART2_IRQHandler+0x1e>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 80035e2:	4943      	ldr	r1, [pc, #268]	@ (80036f0 <USART2_IRQHandler+0x118>)
    /* Disable the DMA channel to prepare the next chunck of data*/
    LL_DMA_DisableChannel(DMA_TX_A, DMACH_TX_A);
    LL_USART_ClearFlag_TC(USARTA);
    /* Data Sent by UART*/
    /* Need to free the buffer, and to check pending transfer*/
    ASPEP_HWDataTransmittedIT(&aspepOverUartA);
 80035e4:	4843      	ldr	r0, [pc, #268]	@ (80036f4 <USART2_IRQHandler+0x11c>)
 80035e6:	69ca      	ldr	r2, [r1, #28]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 80035e8:	2440      	movs	r4, #64	@ 0x40
 80035ea:	f022 0201 	bic.w	r2, r2, #1
 80035ee:	61ca      	str	r2, [r1, #28]
 80035f0:	621c      	str	r4, [r3, #32]
 80035f2:	f7fe f83d 	bl	8001670 <ASPEP_HWDataTransmittedIT>
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 80035f6:	4b3d      	ldr	r3, [pc, #244]	@ (80036ec <USART2_IRQHandler+0x114>)
 80035f8:	69d8      	ldr	r0, [r3, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 80035fa:	69da      	ldr	r2, [r3, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 80035fc:	69d9      	ldr	r1, [r3, #28]
  return ((READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
 80035fe:	689b      	ldr	r3, [r3, #8]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 8003600:	074c      	lsls	r4, r1, #29
 8003602:	d56a      	bpl.n	80036da <USART2_IRQHandler+0x102>
  return ((READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
 8003604:	07d8      	lsls	r0, r3, #31
 8003606:	d51e      	bpl.n	8003646 <USART2_IRQHandler+0x6e>
  {
    /* Nothing to do */
  }
  else
  { /* Stopping the debugger will generate an OverRun error*/
    WRITE_REG(USARTA->ICR, USART_ICR_FECF | USART_ICR_ORECF | USART_ICR_NECF);
 8003608:	4b38      	ldr	r3, [pc, #224]	@ (80036ec <USART2_IRQHandler+0x114>)
 800360a:	220e      	movs	r2, #14
 800360c:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800360e:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003612:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 8003616:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_EIE);
 800361a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800361e:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 8003622:	e840 3100 	strex	r1, r3, [r0]
 8003626:	2900      	cmp	r1, #0
 8003628:	d1f3      	bne.n	8003612 <USART2_IRQHandler+0x3a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800362a:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800362e:	f502 6380 	add.w	r3, r2, #1024	@ 0x400
 8003632:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8003636:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800363a:	f502 6080 	add.w	r0, r2, #1024	@ 0x400
 800363e:	e840 3100 	strex	r1, r3, [r0]
 8003642:	2900      	cmp	r1, #0
 8003644:	d1f3      	bne.n	800362e <USART2_IRQHandler+0x56>
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 8003646:	4b29      	ldr	r3, [pc, #164]	@ (80036ec <USART2_IRQHandler+0x114>)
 8003648:	69da      	ldr	r2, [r3, #28]
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 800364a:	681b      	ldr	r3, [r3, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 800364c:	06d2      	lsls	r2, r2, #27
 800364e:	d543      	bpl.n	80036d8 <USART2_IRQHandler+0x100>
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 8003650:	06db      	lsls	r3, r3, #27
 8003652:	d541      	bpl.n	80036d8 <USART2_IRQHandler+0x100>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003654:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003658:	f502 6380 	add.w	r3, r2, #1024	@ 0x400
 800365c:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8003660:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003664:	f502 6080 	add.w	r0, r2, #1024	@ 0x400
 8003668:	e840 3100 	strex	r1, r3, [r0]
 800366c:	2900      	cmp	r1, #0
 800366e:	d1f3      	bne.n	8003658 <USART2_IRQHandler+0x80>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003670:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003674:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 8003678:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 800367c:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003680:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 8003684:	e840 3100 	strex	r1, r3, [r0]
 8003688:	2900      	cmp	r1, #0
 800368a:	d1f3      	bne.n	8003674 <USART2_IRQHandler+0x9c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800368c:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003690:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 8003694:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_DMAR);
 8003698:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800369c:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 80036a0:	e840 3100 	strex	r1, r3, [r0]
 80036a4:	2900      	cmp	r1, #0
 80036a6:	d1f3      	bne.n	8003690 <USART2_IRQHandler+0xb8>
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 80036a8:	4b10      	ldr	r3, [pc, #64]	@ (80036ec <USART2_IRQHandler+0x114>)
 80036aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036ac:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80036b0:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 80036b4:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 80036b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036bc:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 80036c0:	e840 3100 	strex	r1, r3, [r0]
 80036c4:	2900      	cmp	r1, #0
 80036c6:	d1f3      	bne.n	80036b0 <USART2_IRQHandler+0xd8>
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 80036c8:	4b09      	ldr	r3, [pc, #36]	@ (80036f0 <USART2_IRQHandler+0x118>)
    LL_USART_DisableDMAReq_RX(USARTA);
    (void)LL_USART_ReceiveData8(USARTA);
    LL_USART_EnableDMAReq_RX(USARTA);
    /* Clear pending DMA TC to process only new received packet */
    LL_DMA_ClearFlag_TC(DMA_RX_A, DMACH_RX_A);
    ASPEP_HWReset(&aspepOverUartA);
 80036ca:	480a      	ldr	r0, [pc, #40]	@ (80036f4 <USART2_IRQHandler+0x11c>)
 80036cc:	2202      	movs	r2, #2
  }

  /* USER CODE BEGIN USART2_IRQHandler 1 */

  /* USER CODE END USART2_IRQHandler 1 */
}
 80036ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80036d2:	605a      	str	r2, [r3, #4]
    ASPEP_HWReset(&aspepOverUartA);
 80036d4:	f7fe b9c2 	b.w	8001a5c <ASPEP_HWReset>
}
 80036d8:	bd10      	pop	{r4, pc}
  return ((READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
 80036da:	07d9      	lsls	r1, r3, #31
 80036dc:	d5b3      	bpl.n	8003646 <USART2_IRQHandler+0x6e>
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 80036de:	f002 0202 	and.w	r2, r2, #2
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 80036e2:	f000 0008 	and.w	r0, r0, #8
  if (0U == flags)
 80036e6:	4302      	orrs	r2, r0
 80036e8:	d18e      	bne.n	8003608 <USART2_IRQHandler+0x30>
 80036ea:	e7ac      	b.n	8003646 <USART2_IRQHandler+0x6e>
 80036ec:	40004400 	.word	0x40004400
 80036f0:	40020000 	.word	0x40020000
 80036f4:	20000454 	.word	0x20000454

080036f8 <HardFault_Handler>:
/**
  * @brief  This function handles Hard Fault exception.
  * @param  None
  */
void HardFault_Handler(void)
{
 80036f8:	b508      	push	{r3, lr}
 /* USER CODE BEGIN HardFault_IRQn 0 */

 /* USER CODE END HardFault_IRQn 0 */

  TSK_HardwareFaultTask();
 80036fa:	f7fe fecb 	bl	8002494 <TSK_HardwareFaultTask>

  /* Go to infinite loop when Hard Fault exception occurs */
  while (true)
 80036fe:	e7fe      	b.n	80036fe <HardFault_Handler+0x6>

08003700 <SysTick_Handler>:

 /* USER CODE END HardFault_IRQn 1 */
}

void SysTick_Handler(void)
{
 8003700:	b510      	push	{r4, lr}
#ifdef MC_HAL_IS_USED
static uint8_t SystickDividerCounter = SYSTICK_DIVIDER;
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  if (SystickDividerCounter == SYSTICK_DIVIDER)
 8003702:	4c0d      	ldr	r4, [pc, #52]	@ (8003738 <SysTick_Handler+0x38>)
 8003704:	7823      	ldrb	r3, [r4, #0]
 8003706:	2b02      	cmp	r3, #2
 8003708:	d00f      	beq.n	800372a <SysTick_Handler+0x2a>
  else
  {
    /* Nothing to do */
  }

  SystickDividerCounter ++;
 800370a:	3301      	adds	r3, #1
 800370c:	b2db      	uxtb	r3, r3
  return ((NULL == DMAx) ? 0U : ((READ_BIT(DMAx->ISR,
 800370e:	4a0b      	ldr	r2, [pc, #44]	@ (800373c <SysTick_Handler+0x3c>)
 8003710:	7023      	strb	r3, [r4, #0]
 8003712:	6813      	ldr	r3, [r2, #0]
 8003714:	079b      	lsls	r3, r3, #30
 8003716:	d504      	bpl.n	8003722 <SysTick_Handler+0x22>
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 8003718:	2302      	movs	r3, #2
  /* Buffer is ready by the HW layer to be processed */
  /* NO DMA interrupt */
  if (LL_DMA_IsActiveFlag_TC(DMA_RX_A, DMACH_RX_A))
  {
    LL_DMA_ClearFlag_TC(DMA_RX_A, DMACH_RX_A);
    ASPEP_HWDataReceivedIT(&aspepOverUartA);
 800371a:	4809      	ldr	r0, [pc, #36]	@ (8003740 <SysTick_Handler+0x40>)
 800371c:	6053      	str	r3, [r2, #4]
 800371e:	f7fe f94d 	bl	80019bc <ASPEP_HWDataReceivedIT>
    MC_RunMotorControlTasks();

  /* USER CODE BEGIN SysTick_IRQn 2 */

  /* USER CODE END SysTick_IRQn 2 */
}
 8003722:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MC_RunMotorControlTasks();
 8003726:	f7fe be6d 	b.w	8002404 <MC_RunMotorControlTasks>
    HAL_IncTick();
 800372a:	f001 fb7b 	bl	8004e24 <HAL_IncTick>
    HAL_SYSTICK_IRQHandler();
 800372e:	f002 fc75 	bl	800601c <HAL_SYSTICK_IRQHandler>
    SystickDividerCounter = 0;
 8003732:	2301      	movs	r3, #1
 8003734:	e7eb      	b.n	800370e <SysTick_Handler+0xe>
 8003736:	bf00      	nop
 8003738:	200004dc 	.word	0x200004dc
 800373c:	40020000 	.word	0x40020000
 8003740:	20000454 	.word	0x20000454

08003744 <EXTI15_10_IRQHandler>:
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
{
  return (uint32_t)(READ_BIT(EXTI->PR1, ExtiLine));
 8003744:	4b04      	ldr	r3, [pc, #16]	@ (8003758 <EXTI15_10_IRQHandler+0x14>)
 8003746:	695a      	ldr	r2, [r3, #20]

  */
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN START_STOP_BTN */
  if (0U != LL_EXTI_ReadFlag_0_31(LL_EXTI_LINE_13))
 8003748:	0492      	lsls	r2, r2, #18
 800374a:	d400      	bmi.n	800374e <EXTI15_10_IRQHandler+0xa>
  else
  {
    /* Nothing to do */
  }

}
 800374c:	4770      	bx	lr
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR1, ExtiLine);
 800374e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003752:	615a      	str	r2, [r3, #20]
    (void)UI_HandleStartStopButton_cb();
 8003754:	f7fe beac 	b.w	80024b0 <UI_HandleStartStopButton_cb>
 8003758:	40010400 	.word	0x40010400

0800375c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800375c:	b500      	push	{lr}

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800375e:	4b0e      	ldr	r3, [pc, #56]	@ (8003798 <HAL_MspInit+0x3c>)
 8003760:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003762:	f042 0201 	orr.w	r2, r2, #1
{
 8003766:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003768:	661a      	str	r2, [r3, #96]	@ 0x60
 800376a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800376c:	f002 0201 	and.w	r2, r2, #1
 8003770:	9200      	str	r2, [sp, #0]
 8003772:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003774:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003776:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800377a:	659a      	str	r2, [r3, #88]	@ 0x58
 800377c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800377e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003782:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8003784:	2004      	movs	r0, #4
  __HAL_RCC_PWR_CLK_ENABLE();
 8003786:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8003788:	f002 fbbe 	bl	8005f08 <HAL_NVIC_SetPriorityGrouping>
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800378c:	b003      	add	sp, #12
 800378e:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_PWREx_DisableUCPDDeadBattery();
 8003792:	f003 bbdd 	b.w	8006f50 <HAL_PWREx_DisableUCPDDeadBattery>
 8003796:	bf00      	nop
 8003798:	40021000 	.word	0x40021000

0800379c <ADC1_2_IRQHandler>:
/**
  * @brief  This function handles ADC1/ADC2 interrupt request.
  * @param  None
  */
void ADC1_2_IRQHandler(void)
{
 800379c:	b510      	push	{r4, lr}
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 800379e:	f04f 44a0 	mov.w	r4, #1342177280	@ 0x50000000
 80037a2:	2340      	movs	r3, #64	@ 0x40
 80037a4:	6023      	str	r3, [r4, #0]

    /* Clear Flags M1 */
    LL_ADC_ClearFlag_JEOS(ADC1);

  /* Highfrequency task */
  (void)TSK_HighFrequencyTask();
 80037a6:	f7fe fdc7 	bl	8002338 <TSK_HighFrequencyTask>

  /* USER CODE BEGIN HighFreq */
  if (fmac_rt_is_active() != 0U)
 80037aa:	f008 fc9d 	bl	800c0e8 <fmac_rt_is_active>
 80037ae:	b900      	cbnz	r0, 80037b2 <ADC1_2_IRQHandler+0x16>
  /* USER CODE END HighFreq  */

  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80037b0:	bd10      	pop	{r4, pc}
    uint16_t adc_raw = (uint16_t)((ADC1->JDR1 >> 4) & 0x0FFFU);
 80037b2:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
}
 80037b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    (void)fmac_rt_feed(adc_raw);
 80037ba:	f3c0 100b 	ubfx	r0, r0, #4, #12
 80037be:	f008 bbbf 	b.w	800bf40 <fmac_rt_feed>
 80037c2:	bf00      	nop

080037c4 <TIM1_UP_TIM16_IRQHandler>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80037c4:	4b03      	ldr	r3, [pc, #12]	@ (80037d4 <TIM1_UP_TIM16_IRQHandler+0x10>)
 /* USER CODE BEGIN TIMx_UP_M1_IRQn 0 */

 /* USER CODE END  TIMx_UP_M1_IRQn 0 */

  LL_TIM_ClearFlag_UPDATE(TIM1);
  (void)R3_2_TIMx_UP_IRQHandler(&PWM_Handle_M1);
 80037c6:	4804      	ldr	r0, [pc, #16]	@ (80037d8 <TIM1_UP_TIM16_IRQHandler+0x14>)
 80037c8:	f06f 0201 	mvn.w	r2, #1
 80037cc:	611a      	str	r2, [r3, #16]
 80037ce:	f006 b931 	b.w	8009a34 <R3_2_TIMx_UP_IRQHandler>
 80037d2:	bf00      	nop
 80037d4:	40012c00 	.word	0x40012c00
 80037d8:	20000190 	.word	0x20000190

080037dc <TIM1_BRK_TIM15_IRQHandler>:
  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
 80037dc:	490c      	ldr	r1, [pc, #48]	@ (8003810 <TIM1_BRK_TIM15_IRQHandler+0x34>)

 /* USER CODE END  TIMx_UP_M1_IRQn 1 */
}

void TIMx_BRK_M1_IRQHandler(void)
{
 80037de:	b508      	push	{r3, lr}
 80037e0:	690b      	ldr	r3, [r1, #16]
 80037e2:	0618      	lsls	r0, r3, #24
 80037e4:	d505      	bpl.n	80037f2 <TIM1_BRK_TIM15_IRQHandler+0x16>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 80037e6:	f06f 0380 	mvn.w	r3, #128	@ 0x80
    /* Nothing to do */
  }
  else
  {
    LL_TIM_ClearFlag_BRK(TIM1);
    PWMC_OVP_Handler(&PWM_Handle_M1._Super, TIM1);
 80037ea:	480a      	ldr	r0, [pc, #40]	@ (8003814 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 80037ec:	610b      	str	r3, [r1, #16]
 80037ee:	f7ff fd4f 	bl	8003290 <PWMC_OVP_Handler>
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 80037f2:	4b07      	ldr	r3, [pc, #28]	@ (8003810 <TIM1_BRK_TIM15_IRQHandler+0x34>)
 80037f4:	691a      	ldr	r2, [r3, #16]
 80037f6:	05d2      	lsls	r2, r2, #23
 80037f8:	d505      	bpl.n	8003806 <TIM1_BRK_TIM15_IRQHandler+0x2a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 80037fa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
    /* Nothing to do */
  }
  else
  {
    LL_TIM_ClearFlag_BRK2(TIM1);
    PWMC_DP_Handler(&PWM_Handle_M1._Super);
 80037fe:	4805      	ldr	r0, [pc, #20]	@ (8003814 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 8003800:	611a      	str	r2, [r3, #16]
 8003802:	f7ff fd3b 	bl	800327c <PWMC_DP_Handler>
  MC_RunMotorControlTasks();

  /* USER CODE BEGIN TIMx_BRK_M1_IRQn 1 */

  /* USER CODE END TIMx_BRK_M1_IRQn 1 */
}
 8003806:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MC_RunMotorControlTasks();
 800380a:	f7fe bdfb 	b.w	8002404 <MC_RunMotorControlTasks>
 800380e:	bf00      	nop
 8003810:	40012c00 	.word	0x40012c00
 8003814:	20000190 	.word	0x20000190

08003818 <RI_SetRegisterGlobal>:
#include "mcp_config.h"
#include "mcpa.h"
#include "mc_configuration_registers.h"

uint8_t RI_SetRegisterGlobal(uint16_t regID, uint8_t typeID, uint8_t *data, uint16_t *size, int16_t dataAvailable)
{
 8003818:	b410      	push	{r4}
  uint8_t retVal = MCP_CMD_OK;
  switch(typeID)
 800381a:	3908      	subs	r1, #8
{
 800381c:	f9bd c004 	ldrsh.w	ip, [sp, #4]
  switch(typeID)
 8003820:	2920      	cmp	r1, #32
 8003822:	d812      	bhi.n	800384a <RI_SetRegisterGlobal+0x32>
 8003824:	e8df f001 	tbb	[pc, r1]
 8003828:	11111117 	.word	0x11111117
 800382c:	11111111 	.word	0x11111111
 8003830:	11111121 	.word	0x11111121
 8003834:	11111111 	.word	0x11111111
 8003838:	1111112f 	.word	0x1111112f
 800383c:	11111111 	.word	0x11111111
 8003840:	11111139 	.word	0x11111139
 8003844:	11111111 	.word	0x11111111
 8003848:	4d          	.byte	0x4d
 8003849:	00          	.byte	0x00
    }

    default:
    {
      retVal = MCP_ERROR_BAD_DATA_TYPE;
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 800384a:	2200      	movs	r2, #0
 800384c:	801a      	strh	r2, [r3, #0]
      retVal = MCP_ERROR_BAD_DATA_TYPE;
 800384e:	2007      	movs	r0, #7
      break;
    }
  }
  return (retVal);
}
 8003850:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003854:	4770      	bx	lr
          retVal = MCP_ERROR_RO_REG;
 8003856:	2848      	cmp	r0, #72	@ 0x48
      *size = 1;
 8003858:	f04f 0201 	mov.w	r2, #1
          retVal = MCP_ERROR_RO_REG;
 800385c:	bf14      	ite	ne
 800385e:	2005      	movne	r0, #5
 8003860:	2004      	moveq	r0, #4
}
 8003862:	f85d 4b04 	ldr.w	r4, [sp], #4
      *size = 1;
 8003866:	801a      	strh	r2, [r3, #0]
}
 8003868:	4770      	bx	lr
      switch (regID)
 800386a:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 800386e:	d039      	beq.n	80038e4 <RI_SetRegisterGlobal+0xcc>
 8003870:	d942      	bls.n	80038f8 <RI_SetRegisterGlobal+0xe0>
 8003872:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 8003876:	d035      	beq.n	80038e4 <RI_SetRegisterGlobal+0xcc>
 8003878:	f641 3258 	movw	r2, #7000	@ 0x1b58
 800387c:	4290      	cmp	r0, r2
 800387e:	bf14      	ite	ne
 8003880:	2005      	movne	r0, #5
 8003882:	2004      	moveq	r0, #4
 8003884:	e02f      	b.n	80038e6 <RI_SetRegisterGlobal+0xce>
          retVal = MCP_ERROR_RO_REG;
 8003886:	2818      	cmp	r0, #24
      *size = 4;
 8003888:	f04f 0204 	mov.w	r2, #4
          retVal = MCP_ERROR_RO_REG;
 800388c:	bf14      	ite	ne
 800388e:	2005      	movne	r0, #5
 8003890:	4610      	moveq	r0, r2
}
 8003892:	f85d 4b04 	ldr.w	r4, [sp], #4
      *size = 4;
 8003896:	801a      	strh	r2, [r3, #0]
}
 8003898:	4770      	bx	lr
uint8_t RI_MovString(const char_t *srcString, char_t *destString, uint16_t *size, int16_t maxSize)
{
  uint8_t retVal = MCP_CMD_OK;
  const char_t *tempsrcString = srcString;
  char_t *tempdestString = destString;
  *size= 1U ; /* /0 is the min String size */
 800389a:	2101      	movs	r1, #1
 800389c:	8019      	strh	r1, [r3, #0]

  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 800389e:	f992 0000 	ldrsb.w	r0, [r2]
 80038a2:	b328      	cbz	r0, 80038f0 <RI_SetRegisterGlobal+0xd8>
 80038a4:	fa1f f08c 	uxth.w	r0, ip
 80038a8:	e003      	b.n	80038b2 <RI_SetRegisterGlobal+0x9a>
  {
    *tempdestString = *tempsrcString;
    tempdestString++;
    tempsrcString++;
    *size = *size + 1U;
 80038aa:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80038ac:	f912 4f01 	ldrsb.w	r4, [r2, #1]!
 80038b0:	b1f4      	cbz	r4, 80038f0 <RI_SetRegisterGlobal+0xd8>
    *size = *size + 1U;
 80038b2:	f101 0c01 	add.w	ip, r1, #1
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80038b6:	4281      	cmp	r1, r0
    *size = *size + 1U;
 80038b8:	fa1f f18c 	uxth.w	r1, ip
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80038bc:	d3f5      	bcc.n	80038aa <RI_SetRegisterGlobal+0x92>
      retVal = MCP_ERROR_RO_REG;
 80038be:	2004      	movs	r0, #4
 80038c0:	e7c6      	b.n	8003850 <RI_SetRegisterGlobal+0x38>
      *size = rawSize + 2U;
 80038c2:	8812      	ldrh	r2, [r2, #0]
 80038c4:	3202      	adds	r2, #2
 80038c6:	b292      	uxth	r2, r2
      if (*size > (uint16_t)dataAvailable)
 80038c8:	fa1f fc8c 	uxth.w	ip, ip
 80038cc:	4562      	cmp	r2, ip
      *size = rawSize + 2U;
 80038ce:	801a      	strh	r2, [r3, #0]
      if (*size > (uint16_t)dataAvailable)
 80038d0:	d81a      	bhi.n	8003908 <RI_SetRegisterGlobal+0xf0>
        switch (regID)
 80038d2:	28a8      	cmp	r0, #168	@ 0xa8
 80038d4:	d0f3      	beq.n	80038be <RI_SetRegisterGlobal+0xa6>
 80038d6:	d81b      	bhi.n	8003910 <RI_SetRegisterGlobal+0xf8>
 80038d8:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 80038dc:	2828      	cmp	r0, #40	@ 0x28
 80038de:	d0ee      	beq.n	80038be <RI_SetRegisterGlobal+0xa6>
 80038e0:	2005      	movs	r0, #5
 80038e2:	e7b5      	b.n	8003850 <RI_SetRegisterGlobal+0x38>
  uint8_t retVal = MCP_CMD_OK;
 80038e4:	2000      	movs	r0, #0
      *size = 2;
 80038e6:	2202      	movs	r2, #2
}
 80038e8:	f85d 4b04 	ldr.w	r4, [sp], #4
      *size = 2;
 80038ec:	801a      	strh	r2, [r3, #0]
}
 80038ee:	4770      	bx	lr
  { /* Last string char must be 0 */
    retVal = MCP_ERROR_STRING_FORMAT;
  }
  else
  {
    *tempdestString = (int8_t)0;
 80038f0:	2300      	movs	r3, #0
 80038f2:	7013      	strb	r3, [r2, #0]
      retVal = MCP_ERROR_RO_REG;
 80038f4:	2004      	movs	r0, #4
 80038f6:	e7ab      	b.n	8003850 <RI_SetRegisterGlobal+0x38>
      switch (regID)
 80038f8:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 80038fc:	f5b0 6fb2 	cmp.w	r0, #1424	@ 0x590
 8003900:	bf14      	ite	ne
 8003902:	2005      	movne	r0, #5
 8003904:	2004      	moveq	r0, #4
 8003906:	e7ee      	b.n	80038e6 <RI_SetRegisterGlobal+0xce>
        *size = 0;
 8003908:	2200      	movs	r2, #0
 800390a:	801a      	strh	r2, [r3, #0]
        retVal = MCP_ERROR_BAD_RAW_FORMAT; /* This error stop the parsing of the CMD buffer */
 800390c:	200a      	movs	r0, #10
 800390e:	e79f      	b.n	8003850 <RI_SetRegisterGlobal+0x38>
        switch (regID)
 8003910:	28e8      	cmp	r0, #232	@ 0xe8
 8003912:	d1e5      	bne.n	80038e0 <RI_SetRegisterGlobal+0xc8>
 8003914:	e7d3      	b.n	80038be <RI_SetRegisterGlobal+0xa6>
 8003916:	bf00      	nop

08003918 <RI_SetRegisterMotor1>:
{
 8003918:	b530      	push	{r4, r5, lr}
 800391a:	b083      	sub	sp, #12
  switch(typeID)
 800391c:	3908      	subs	r1, #8
{
 800391e:	f9bd e018 	ldrsh.w	lr, [sp, #24]
 8003922:	4694      	mov	ip, r2
 8003924:	461c      	mov	r4, r3
  switch(typeID)
 8003926:	2920      	cmp	r1, #32
 8003928:	d812      	bhi.n	8003950 <RI_SetRegisterMotor1+0x38>
 800392a:	e8df f001 	tbb	[pc, r1]
 800392e:	1116      	.short	0x1116
 8003930:	11111111 	.word	0x11111111
 8003934:	11231111 	.word	0x11231111
 8003938:	11111111 	.word	0x11111111
 800393c:	11581111 	.word	0x11581111
 8003940:	11111111 	.word	0x11111111
 8003944:	11461111 	.word	0x11461111
 8003948:	11111111 	.word	0x11111111
 800394c:	1111      	.short	0x1111
 800394e:	65          	.byte	0x65
 800394f:	00          	.byte	0x00
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 8003950:	2300      	movs	r3, #0
 8003952:	8023      	strh	r3, [r4, #0]
      retVal = MCP_ERROR_BAD_DATA_TYPE;
 8003954:	2007      	movs	r0, #7
}
 8003956:	b003      	add	sp, #12
 8003958:	bd30      	pop	{r4, r5, pc}
      switch (regID)
 800395a:	2888      	cmp	r0, #136	@ 0x88
 800395c:	f000 8098 	beq.w	8003a90 <RI_SetRegisterMotor1+0x178>
 8003960:	f020 0080 	bic.w	r0, r0, #128	@ 0x80
 8003964:	2848      	cmp	r0, #72	@ 0x48
 8003966:	bf0c      	ite	eq
 8003968:	2004      	moveq	r0, #4
 800396a:	2005      	movne	r0, #5
      *size = 1;
 800396c:	2301      	movs	r3, #1
 800396e:	8023      	strh	r3, [r4, #0]
}
 8003970:	b003      	add	sp, #12
 8003972:	bd30      	pop	{r4, r5, pc}
      switch (regID)
 8003974:	f5b0 6f15 	cmp.w	r0, #2384	@ 0x950
      uint16_t regdata16 = *(uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 8003978:	8815      	ldrh	r5, [r2, #0]
      switch (regID)
 800397a:	f000 8214 	beq.w	8003da6 <RI_SetRegisterMotor1+0x48e>
 800397e:	d85e      	bhi.n	8003a3e <RI_SetRegisterMotor1+0x126>
 8003980:	f5b0 7f24 	cmp.w	r0, #656	@ 0x290
 8003984:	f000 820a 	beq.w	8003d9c <RI_SetRegisterMotor1+0x484>
 8003988:	f240 80bb 	bls.w	8003b02 <RI_SetRegisterMotor1+0x1ea>
 800398c:	f5b0 7f64 	cmp.w	r0, #912	@ 0x390
 8003990:	f000 81ee 	beq.w	8003d70 <RI_SetRegisterMotor1+0x458>
 8003994:	f200 817e 	bhi.w	8003c94 <RI_SetRegisterMotor1+0x37c>
 8003998:	f5b0 7f44 	cmp.w	r0, #784	@ 0x310
 800399c:	f000 81c5 	beq.w	8003d2a <RI_SetRegisterMotor1+0x412>
 80039a0:	f5b0 7f54 	cmp.w	r0, #848	@ 0x350
 80039a4:	f000 81b4 	beq.w	8003d10 <RI_SetRegisterMotor1+0x3f8>
 80039a8:	f5b0 7f34 	cmp.w	r0, #720	@ 0x2d0
 80039ac:	f040 81ae 	bne.w	8003d0c <RI_SetRegisterMotor1+0x3f4>
          PID_SetKI(&PIDIdHandle_M1, (int16_t)regdata16);
 80039b0:	48b2      	ldr	r0, [pc, #712]	@ (8003c7c <RI_SetRegisterMotor1+0x364>)
 80039b2:	b229      	sxth	r1, r5
 80039b4:	f005 fa08 	bl	8008dc8 <PID_SetKI>
          break;
 80039b8:	e061      	b.n	8003a7e <RI_SetRegisterMotor1+0x166>
  *size= 1U ; /* /0 is the min String size */
 80039ba:	2201      	movs	r2, #1
 80039bc:	8022      	strh	r2, [r4, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80039be:	f99c 3000 	ldrsb.w	r3, [ip]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d036      	beq.n	8003a34 <RI_SetRegisterMotor1+0x11c>
 80039c6:	fa1f f38e 	uxth.w	r3, lr
 80039ca:	e003      	b.n	80039d4 <RI_SetRegisterMotor1+0xbc>
    *size = *size + 1U;
 80039cc:	8022      	strh	r2, [r4, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80039ce:	f91c 1f01 	ldrsb.w	r1, [ip, #1]!
 80039d2:	b379      	cbz	r1, 8003a34 <RI_SetRegisterMotor1+0x11c>
    *size = *size + 1U;
 80039d4:	1c51      	adds	r1, r2, #1
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80039d6:	4293      	cmp	r3, r2
    *size = *size + 1U;
 80039d8:	b28a      	uxth	r2, r1
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80039da:	d8f7      	bhi.n	80039cc <RI_SetRegisterMotor1+0xb4>
 80039dc:	e02d      	b.n	8003a3a <RI_SetRegisterMotor1+0x122>
      switch (regID)
 80039de:	2898      	cmp	r0, #152	@ 0x98
 80039e0:	d066      	beq.n	8003ab0 <RI_SetRegisterMotor1+0x198>
 80039e2:	d85d      	bhi.n	8003aa0 <RI_SetRegisterMotor1+0x188>
 80039e4:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
          retVal = MCP_ERROR_RO_REG;
 80039e8:	2818      	cmp	r0, #24
 80039ea:	bf14      	ite	ne
 80039ec:	2005      	movne	r0, #5
 80039ee:	2004      	moveq	r0, #4
      *size = 4;
 80039f0:	2304      	movs	r3, #4
 80039f2:	8023      	strh	r3, [r4, #0]
}
 80039f4:	b003      	add	sp, #12
 80039f6:	bd30      	pop	{r4, r5, pc}
      uint16_t rawSize = *(uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 80039f8:	8811      	ldrh	r1, [r2, #0]
      *size = rawSize + 2U;
 80039fa:	1c8a      	adds	r2, r1, #2
 80039fc:	b292      	uxth	r2, r2
      if (*size > (uint16_t)dataAvailable)
 80039fe:	fa1f f38e 	uxth.w	r3, lr
 8003a02:	429a      	cmp	r2, r3
      *size = rawSize + 2U;
 8003a04:	8022      	strh	r2, [r4, #0]
      if (*size > (uint16_t)dataAvailable)
 8003a06:	d83f      	bhi.n	8003a88 <RI_SetRegisterMotor1+0x170>
        switch (regID)
 8003a08:	f5b0 7f0a 	cmp.w	r0, #552	@ 0x228
 8003a0c:	f000 80c3 	beq.w	8003b96 <RI_SetRegisterMotor1+0x27e>
 8003a10:	f200 80a6 	bhi.w	8003b60 <RI_SetRegisterMotor1+0x248>
 8003a14:	f5b0 7fd4 	cmp.w	r0, #424	@ 0x1a8
 8003a18:	f000 8088 	beq.w	8003b2c <RI_SetRegisterMotor1+0x214>
 8003a1c:	f200 80af 	bhi.w	8003b7e <RI_SetRegisterMotor1+0x266>
 8003a20:	28a8      	cmp	r0, #168	@ 0xa8
 8003a22:	d00a      	beq.n	8003a3a <RI_SetRegisterMotor1+0x122>
 8003a24:	f200 81b6 	bhi.w	8003d94 <RI_SetRegisterMotor1+0x47c>
 8003a28:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 8003a2c:	2828      	cmp	r0, #40	@ 0x28
 8003a2e:	d004      	beq.n	8003a3a <RI_SetRegisterMotor1+0x122>
 8003a30:	2005      	movs	r0, #5
 8003a32:	e790      	b.n	8003956 <RI_SetRegisterMotor1+0x3e>
    *tempdestString = (int8_t)0;
 8003a34:	2300      	movs	r3, #0
 8003a36:	f88c 3000 	strb.w	r3, [ip]
      retVal = MCP_ERROR_RO_REG;
 8003a3a:	2004      	movs	r0, #4
 8003a3c:	e78b      	b.n	8003956 <RI_SetRegisterMotor1+0x3e>
      switch (regID)
 8003a3e:	f241 5350 	movw	r3, #5456	@ 0x1550
 8003a42:	4298      	cmp	r0, r3
 8003a44:	f000 81a1 	beq.w	8003d8a <RI_SetRegisterMotor1+0x472>
 8003a48:	d840      	bhi.n	8003acc <RI_SetRegisterMotor1+0x1b4>
 8003a4a:	f241 4350 	movw	r3, #5200	@ 0x1450
 8003a4e:	4298      	cmp	r0, r3
 8003a50:	f000 8170 	beq.w	8003d34 <RI_SetRegisterMotor1+0x41c>
 8003a54:	f240 80fc 	bls.w	8003c50 <RI_SetRegisterMotor1+0x338>
 8003a58:	f241 43d0 	movw	r3, #5328	@ 0x14d0
 8003a5c:	4298      	cmp	r0, r3
 8003a5e:	f000 81c7 	beq.w	8003df0 <RI_SetRegisterMotor1+0x4d8>
 8003a62:	f241 5310 	movw	r3, #5392	@ 0x1510
 8003a66:	4298      	cmp	r0, r3
 8003a68:	f000 81b8 	beq.w	8003ddc <RI_SetRegisterMotor1+0x4c4>
 8003a6c:	f241 4390 	movw	r3, #5264	@ 0x1490
 8003a70:	4298      	cmp	r0, r3
 8003a72:	f040 814b 	bne.w	8003d0c <RI_SetRegisterMotor1+0x3f4>
          PID_SetKIDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 8003a76:	4882      	ldr	r0, [pc, #520]	@ (8003c80 <RI_SetRegisterMotor1+0x368>)
 8003a78:	4629      	mov	r1, r5
 8003a7a:	f005 f9bf 	bl	8008dfc <PID_SetKIDivisorPOW2>
  uint8_t retVal = MCP_CMD_OK;
 8003a7e:	2000      	movs	r0, #0
      *size = 2;
 8003a80:	2302      	movs	r3, #2
 8003a82:	8023      	strh	r3, [r4, #0]
}
 8003a84:	b003      	add	sp, #12
 8003a86:	bd30      	pop	{r4, r5, pc}
        *size = 0;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	8023      	strh	r3, [r4, #0]
              retVal = MCP_ERROR_BAD_RAW_FORMAT;
 8003a8c:	200a      	movs	r0, #10
 8003a8e:	e762      	b.n	8003956 <RI_SetRegisterMotor1+0x3e>
          uint8_t regdata8 = *data;
 8003a90:	7813      	ldrb	r3, [r2, #0]
          if ((uint8_t)MCM_TORQUE_MODE == regdata8)
 8003a92:	2b04      	cmp	r3, #4
 8003a94:	d05b      	beq.n	8003b4e <RI_SetRegisterMotor1+0x236>
          if ((uint8_t)MCM_SPEED_MODE == regdata8)
 8003a96:	2b03      	cmp	r3, #3
 8003a98:	f000 8125 	beq.w	8003ce6 <RI_SetRegisterMotor1+0x3ce>
  uint8_t retVal = MCP_CMD_OK;
 8003a9c:	2000      	movs	r0, #0
 8003a9e:	e765      	b.n	800396c <RI_SetRegisterMotor1+0x54>
      switch (regID)
 8003aa0:	28d8      	cmp	r0, #216	@ 0xd8
 8003aa2:	d052      	beq.n	8003b4a <RI_SetRegisterMotor1+0x232>
          retVal = MCP_ERROR_RO_REG;
 8003aa4:	f5b0 7f8c 	cmp.w	r0, #280	@ 0x118
 8003aa8:	bf14      	ite	ne
 8003aaa:	2005      	movne	r0, #5
 8003aac:	2004      	moveq	r0, #4
 8003aae:	e79f      	b.n	80039f0 <RI_SetRegisterMotor1+0xd8>
          MCI_ExecSpeedRamp(pMCIN,((((int16_t)regdata32) * ((int16_t)SPEED_UNIT)) / (int16_t)U_RPM), 0);
 8003ab0:	f9b2 3000 	ldrsh.w	r3, [r2]
 8003ab4:	4973      	ldr	r1, [pc, #460]	@ (8003c84 <RI_SetRegisterMotor1+0x36c>)
 8003ab6:	4874      	ldr	r0, [pc, #464]	@ (8003c88 <RI_SetRegisterMotor1+0x370>)
 8003ab8:	fb81 2103 	smull	r2, r1, r1, r3
 8003abc:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	b209      	sxth	r1, r1
 8003ac4:	f7fe f9fe 	bl	8001ec4 <MCI_ExecSpeedRamp>
  uint8_t retVal = MCP_CMD_OK;
 8003ac8:	2000      	movs	r0, #0
          break;
 8003aca:	e791      	b.n	80039f0 <RI_SetRegisterMotor1+0xd8>
      switch (regID)
 8003acc:	f241 6350 	movw	r3, #5712	@ 0x1650
 8003ad0:	4298      	cmp	r0, r3
 8003ad2:	f000 8134 	beq.w	8003d3e <RI_SetRegisterMotor1+0x426>
 8003ad6:	f200 80ea 	bhi.w	8003cae <RI_SetRegisterMotor1+0x396>
 8003ada:	f241 53d0 	movw	r3, #5584	@ 0x15d0
 8003ade:	4298      	cmp	r0, r3
 8003ae0:	f000 8137 	beq.w	8003d52 <RI_SetRegisterMotor1+0x43a>
 8003ae4:	f241 6310 	movw	r3, #5648	@ 0x1610
 8003ae8:	4298      	cmp	r0, r3
 8003aea:	f000 812d 	beq.w	8003d48 <RI_SetRegisterMotor1+0x430>
 8003aee:	f241 5390 	movw	r3, #5520	@ 0x1590
 8003af2:	4298      	cmp	r0, r3
 8003af4:	f040 810a 	bne.w	8003d0c <RI_SetRegisterMotor1+0x3f4>
          PID_SetKDDivisorPOW2(&PIDIdHandle_M1, regdata16);
 8003af8:	4860      	ldr	r0, [pc, #384]	@ (8003c7c <RI_SetRegisterMotor1+0x364>)
 8003afa:	4629      	mov	r1, r5
 8003afc:	f005 f99a 	bl	8008e34 <PID_SetKDDivisorPOW2>
          break;
 8003b00:	e7bd      	b.n	8003a7e <RI_SetRegisterMotor1+0x166>
      switch (regID)
 8003b02:	f5b0 7fc8 	cmp.w	r0, #400	@ 0x190
 8003b06:	f000 812e 	beq.w	8003d66 <RI_SetRegisterMotor1+0x44e>
 8003b0a:	f200 80e0 	bhi.w	8003cce <RI_SetRegisterMotor1+0x3b6>
 8003b0e:	28d0      	cmp	r0, #208	@ 0xd0
 8003b10:	f000 815a 	beq.w	8003dc8 <RI_SetRegisterMotor1+0x4b0>
 8003b14:	f5b0 7f88 	cmp.w	r0, #272	@ 0x110
 8003b18:	f000 8151 	beq.w	8003dbe <RI_SetRegisterMotor1+0x4a6>
 8003b1c:	2890      	cmp	r0, #144	@ 0x90
 8003b1e:	f040 80f5 	bne.w	8003d0c <RI_SetRegisterMotor1+0x3f4>
          PID_SetKP(&PIDSpeedHandle_M1, (int16_t)regdata16);
 8003b22:	4857      	ldr	r0, [pc, #348]	@ (8003c80 <RI_SetRegisterMotor1+0x368>)
 8003b24:	b229      	sxth	r1, r5
 8003b26:	f005 f94d 	bl	8008dc4 <PID_SetKP>
          break;
 8003b2a:	e7a8      	b.n	8003a7e <RI_SetRegisterMotor1+0x166>
            MCI_ExecSpeedRamp(pMCIN, (int16_t)((rpm * SPEED_UNIT) / U_RPM), duration);
 8003b2c:	f8dc 1002 	ldr.w	r1, [ip, #2]
 8003b30:	4b54      	ldr	r3, [pc, #336]	@ (8003c84 <RI_SetRegisterMotor1+0x36c>)
 8003b32:	f8bc 2006 	ldrh.w	r2, [ip, #6]
 8003b36:	fb83 0301 	smull	r0, r3, r3, r1
 8003b3a:	eba3 71e1 	sub.w	r1, r3, r1, asr #31
 8003b3e:	4852      	ldr	r0, [pc, #328]	@ (8003c88 <RI_SetRegisterMotor1+0x370>)
 8003b40:	b209      	sxth	r1, r1
 8003b42:	f7fe f9bf 	bl	8001ec4 <MCI_ExecSpeedRamp>
  uint8_t retVal = MCP_CMD_OK;
 8003b46:	2000      	movs	r0, #0
 8003b48:	e705      	b.n	8003956 <RI_SetRegisterMotor1+0x3e>
          retVal = MCP_ERROR_RO_REG;
 8003b4a:	2004      	movs	r0, #4
 8003b4c:	e750      	b.n	80039f0 <RI_SetRegisterMotor1+0xd8>
            MCI_ExecTorqueRamp(pMCIN, MCI_GetTeref(pMCIN), 0);
 8003b4e:	484e      	ldr	r0, [pc, #312]	@ (8003c88 <RI_SetRegisterMotor1+0x370>)
 8003b50:	f7fe fae2 	bl	8002118 <MCI_GetTeref>
 8003b54:	2200      	movs	r2, #0
 8003b56:	4601      	mov	r1, r0
 8003b58:	484b      	ldr	r0, [pc, #300]	@ (8003c88 <RI_SetRegisterMotor1+0x370>)
 8003b5a:	f7fe f9bd 	bl	8001ed8 <MCI_ExecTorqueRamp>
          if ((uint8_t)MCM_SPEED_MODE == regdata8)
 8003b5e:	e79d      	b.n	8003a9c <RI_SetRegisterMotor1+0x184>
        switch (regID)
 8003b60:	f5b0 7f5a 	cmp.w	r0, #872	@ 0x368
 8003b64:	d06d      	beq.n	8003c42 <RI_SetRegisterMotor1+0x32a>
 8003b66:	f5b0 6fa5 	cmp.w	r0, #1320	@ 0x528
 8003b6a:	f47f af61 	bne.w	8003a30 <RI_SetRegisterMotor1+0x118>
            retVal =  MCPA_cfgLog (&MCPA_UART_A, rawData);
 8003b6e:	4847      	ldr	r0, [pc, #284]	@ (8003c8c <RI_SetRegisterMotor1+0x374>)
 8003b70:	f10c 0102 	add.w	r1, ip, #2
}
 8003b74:	b003      	add	sp, #12
 8003b76:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
            retVal =  MCPA_cfgLog (&MCPA_UART_A, rawData);
 8003b7a:	f005 b857 	b.w	8008c2c <MCPA_cfgLog>
        switch (regID)
 8003b7e:	f5b0 7ff4 	cmp.w	r0, #488	@ 0x1e8
 8003b82:	f47f af55 	bne.w	8003a30 <RI_SetRegisterMotor1+0x118>
            MCI_ExecTorqueRamp(pMCIN, (int16_t)torque, duration);
 8003b86:	f8bc 2006 	ldrh.w	r2, [ip, #6]
 8003b8a:	f9bc 1002 	ldrsh.w	r1, [ip, #2]
 8003b8e:	483e      	ldr	r0, [pc, #248]	@ (8003c88 <RI_SetRegisterMotor1+0x370>)
 8003b90:	f7fe f9a2 	bl	8001ed8 <MCI_ExecTorqueRamp>
            break;
 8003b94:	e7d7      	b.n	8003b46 <RI_SetRegisterMotor1+0x22e>
            if (((0U != ((rawSize) % 8U))) || ((nbrOfPhase > RUC_MAX_PHASE_NUMBER) != 0))
 8003b96:	074b      	lsls	r3, r1, #29
 8003b98:	f47f af78 	bne.w	8003a8c <RI_SetRegisterMotor1+0x174>
            uint8_t nbrOfPhase = (((uint8_t)rawSize) / 8U);
 8003b9c:	b2c9      	uxtb	r1, r1
            if (((0U != ((rawSize) % 8U))) || ((nbrOfPhase > RUC_MAX_PHASE_NUMBER) != 0))
 8003b9e:	292f      	cmp	r1, #47	@ 0x2f
 8003ba0:	f63f af74 	bhi.w	8003a8c <RI_SetRegisterMotor1+0x174>
              for (i = 0; i <nbrOfPhase; i++)
 8003ba4:	08c9      	lsrs	r1, r1, #3
 8003ba6:	d0ce      	beq.n	8003b46 <RI_SetRegisterMotor1+0x22e>
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8003ba8:	f9bc 3002 	ldrsh.w	r3, [ip, #2]
 8003bac:	4a35      	ldr	r2, [pc, #212]	@ (8003c84 <RI_SetRegisterMotor1+0x36c>)
              revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8003bae:	f8bc 5008 	ldrh.w	r5, [ip, #8]
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8003bb2:	fb82 4003 	smull	r4, r0, r2, r3
 8003bb6:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
    retValue = false;
  }
  else
  {
#endif
    pHandle->ParamsData[phaseNumber].hFinalTorque = phaseData->hFinalTorque;
 8003bba:	4b35      	ldr	r3, [pc, #212]	@ (8003c90 <RI_SetRegisterMotor1+0x378>)
              revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8003bbc:	f9bc 4006 	ldrsh.w	r4, [ip, #6]
 8003bc0:	821c      	strh	r4, [r3, #16]
              for (i = 0; i <nbrOfPhase; i++)
 8003bc2:	2901      	cmp	r1, #1
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 8003bc4:	819d      	strh	r5, [r3, #12]
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 8003bc6:	81d8      	strh	r0, [r3, #14]
 8003bc8:	d0bd      	beq.n	8003b46 <RI_SetRegisterMotor1+0x22e>
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8003bca:	f9bc 400a 	ldrsh.w	r4, [ip, #10]
              revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8003bce:	f9bc 500e 	ldrsh.w	r5, [ip, #14]
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8003bd2:	fb82 e004 	smull	lr, r0, r2, r4
 8003bd6:	eba0 70e4 	sub.w	r0, r0, r4, asr #31
              for (i = 0; i <nbrOfPhase; i++)
 8003bda:	2902      	cmp	r1, #2
              revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8003bdc:	f8bc 4010 	ldrh.w	r4, [ip, #16]
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 8003be0:	831c      	strh	r4, [r3, #24]
    pHandle->ParamsData[phaseNumber].hFinalTorque = phaseData->hFinalTorque;
 8003be2:	839d      	strh	r5, [r3, #28]
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 8003be4:	8358      	strh	r0, [r3, #26]
              for (i = 0; i <nbrOfPhase; i++)
 8003be6:	d0ae      	beq.n	8003b46 <RI_SetRegisterMotor1+0x22e>
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8003be8:	f9bc 4012 	ldrsh.w	r4, [ip, #18]
              revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8003bec:	f9bc 5016 	ldrsh.w	r5, [ip, #22]
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8003bf0:	fb82 e004 	smull	lr, r0, r2, r4
 8003bf4:	eba0 70e4 	sub.w	r0, r0, r4, asr #31
              for (i = 0; i <nbrOfPhase; i++)
 8003bf8:	2903      	cmp	r1, #3
              revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8003bfa:	f8bc 4018 	ldrh.w	r4, [ip, #24]
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 8003bfe:	849c      	strh	r4, [r3, #36]	@ 0x24
    pHandle->ParamsData[phaseNumber].hFinalTorque = phaseData->hFinalTorque;
 8003c00:	851d      	strh	r5, [r3, #40]	@ 0x28
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 8003c02:	84d8      	strh	r0, [r3, #38]	@ 0x26
              for (i = 0; i <nbrOfPhase; i++)
 8003c04:	d09f      	beq.n	8003b46 <RI_SetRegisterMotor1+0x22e>
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8003c06:	f9bc 401a 	ldrsh.w	r4, [ip, #26]
              revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8003c0a:	f9bc 501e 	ldrsh.w	r5, [ip, #30]
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8003c0e:	fb82 e004 	smull	lr, r0, r2, r4
 8003c12:	eba0 70e4 	sub.w	r0, r0, r4, asr #31
              for (i = 0; i <nbrOfPhase; i++)
 8003c16:	2905      	cmp	r1, #5
              revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8003c18:	f8bc 4020 	ldrh.w	r4, [ip, #32]
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 8003c1c:	861c      	strh	r4, [r3, #48]	@ 0x30
    pHandle->ParamsData[phaseNumber].hFinalTorque = phaseData->hFinalTorque;
 8003c1e:	869d      	strh	r5, [r3, #52]	@ 0x34
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 8003c20:	8658      	strh	r0, [r3, #50]	@ 0x32
              for (i = 0; i <nbrOfPhase; i++)
 8003c22:	d190      	bne.n	8003b46 <RI_SetRegisterMotor1+0x22e>
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8003c24:	f9bc 1022 	ldrsh.w	r1, [ip, #34]	@ 0x22
              revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8003c28:	f9bc 0026 	ldrsh.w	r0, [ip, #38]	@ 0x26
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8003c2c:	fb82 4201 	smull	r4, r2, r2, r1
 8003c30:	eba2 72e1 	sub.w	r2, r2, r1, asr #31
              revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8003c34:	f8bc 4028 	ldrh.w	r4, [ip, #40]	@ 0x28
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 8003c38:	879c      	strh	r4, [r3, #60]	@ 0x3c
    pHandle->ParamsData[phaseNumber].hFinalTorque = phaseData->hFinalTorque;
 8003c3a:	f8a3 0040 	strh.w	r0, [r3, #64]	@ 0x40
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 8003c3e:	87da      	strh	r2, [r3, #62]	@ 0x3e
              for (i = 0; i <nbrOfPhase; i++)
 8003c40:	e781      	b.n	8003b46 <RI_SetRegisterMotor1+0x22e>
            currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 8003c42:	f8dc 1002 	ldr.w	r1, [ip, #2]
            MCI_SetCurrentReferences(pMCIN, currComp);
 8003c46:	4810      	ldr	r0, [pc, #64]	@ (8003c88 <RI_SetRegisterMotor1+0x370>)
            currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 8003c48:	9101      	str	r1, [sp, #4]
            MCI_SetCurrentReferences(pMCIN, currComp);
 8003c4a:	f7fe f94f 	bl	8001eec <MCI_SetCurrentReferences>
            break;
 8003c4e:	e77a      	b.n	8003b46 <RI_SetRegisterMotor1+0x22e>
      switch (regID)
 8003c50:	f5b0 6f39 	cmp.w	r0, #2960	@ 0xb90
 8003c54:	f000 80d1 	beq.w	8003dfa <RI_SetRegisterMotor1+0x4e2>
 8003c58:	d84e      	bhi.n	8003cf8 <RI_SetRegisterMotor1+0x3e0>
 8003c5a:	f5b0 6f19 	cmp.w	r0, #2448	@ 0x990
 8003c5e:	f040 80de 	bne.w	8003e1e <RI_SetRegisterMotor1+0x506>
          currComp = MCI_GetIqdref(pMCIN);
 8003c62:	4809      	ldr	r0, [pc, #36]	@ (8003c88 <RI_SetRegisterMotor1+0x370>)
 8003c64:	f7fe fa3a 	bl	80020dc <MCI_GetIqdref>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	9301      	str	r3, [sp, #4]
          currComp.d = (int16_t)regdata16;
 8003c6c:	f8ad 5006 	strh.w	r5, [sp, #6]
          MCI_SetCurrentReferences(pMCIN,currComp);
 8003c70:	4805      	ldr	r0, [pc, #20]	@ (8003c88 <RI_SetRegisterMotor1+0x370>)
 8003c72:	9901      	ldr	r1, [sp, #4]
 8003c74:	f7fe f93a 	bl	8001eec <MCI_SetCurrentReferences>
          break;
 8003c78:	e701      	b.n	8003a7e <RI_SetRegisterMotor1+0x166>
 8003c7a:	bf00      	nop
 8003c7c:	200002e0 	.word	0x200002e0
 8003c80:	20000338 	.word	0x20000338
 8003c84:	2aaaaaab 	.word	0x2aaaaaab
 8003c88:	20000000 	.word	0x20000000
 8003c8c:	20000418 	.word	0x20000418
 8003c90:	20000230 	.word	0x20000230
      switch (regID)
 8003c94:	f5b0 6f92 	cmp.w	r0, #1168	@ 0x490
 8003c98:	d060      	beq.n	8003d5c <RI_SetRegisterMotor1+0x444>
 8003c9a:	f200 80b0 	bhi.w	8003dfe <RI_SetRegisterMotor1+0x4e6>
 8003c9e:	f5b0 6f8a 	cmp.w	r0, #1104	@ 0x450
 8003ca2:	d133      	bne.n	8003d0c <RI_SetRegisterMotor1+0x3f4>
          PID_SetKI (&(&STO_PLL_M1)->PIRegulator, (int16_t)regdata16);
 8003ca4:	4885      	ldr	r0, [pc, #532]	@ (8003ebc <RI_SetRegisterMotor1+0x5a4>)
 8003ca6:	b229      	sxth	r1, r5
 8003ca8:	f005 f88e 	bl	8008dc8 <PID_SetKI>
          break;
 8003cac:	e6e7      	b.n	8003a7e <RI_SetRegisterMotor1+0x166>
      switch (regID)
 8003cae:	f641 1310 	movw	r3, #6416	@ 0x1910
 8003cb2:	4298      	cmp	r0, r3
 8003cb4:	f000 808d 	beq.w	8003dd2 <RI_SetRegisterMotor1+0x4ba>
 8003cb8:	f200 80da 	bhi.w	8003e70 <RI_SetRegisterMotor1+0x558>
 8003cbc:	f641 03d0 	movw	r3, #6352	@ 0x18d0
 8003cc0:	4298      	cmp	r0, r3
 8003cc2:	d123      	bne.n	8003d0c <RI_SetRegisterMotor1+0x3f4>
          PID_SetKIDivisorPOW2 (&(&STO_PLL_M1)->PIRegulator,regdata16);
 8003cc4:	487d      	ldr	r0, [pc, #500]	@ (8003ebc <RI_SetRegisterMotor1+0x5a4>)
 8003cc6:	4629      	mov	r1, r5
 8003cc8:	f005 f898 	bl	8008dfc <PID_SetKIDivisorPOW2>
          break;
 8003ccc:	e6d7      	b.n	8003a7e <RI_SetRegisterMotor1+0x166>
      switch (regID)
 8003cce:	f5b0 7fe8 	cmp.w	r0, #464	@ 0x1d0
 8003cd2:	f000 8088 	beq.w	8003de6 <RI_SetRegisterMotor1+0x4ce>
 8003cd6:	f5b0 7f04 	cmp.w	r0, #528	@ 0x210
 8003cda:	d117      	bne.n	8003d0c <RI_SetRegisterMotor1+0x3f4>
          PID_SetKD(&PIDIqHandle_M1, (int16_t)regdata16);
 8003cdc:	4878      	ldr	r0, [pc, #480]	@ (8003ec0 <RI_SetRegisterMotor1+0x5a8>)
 8003cde:	b229      	sxth	r1, r5
 8003ce0:	f005 f8a0 	bl	8008e24 <PID_SetKD>
          break;
 8003ce4:	e6cb      	b.n	8003a7e <RI_SetRegisterMotor1+0x166>
            MCI_ExecSpeedRamp(pMCIN, MCI_GetMecSpeedRefUnit(pMCIN), 0);
 8003ce6:	4877      	ldr	r0, [pc, #476]	@ (8003ec4 <RI_SetRegisterMotor1+0x5ac>)
 8003ce8:	f7fe f9d6 	bl	8002098 <MCI_GetMecSpeedRefUnit>
 8003cec:	2200      	movs	r2, #0
 8003cee:	4601      	mov	r1, r0
 8003cf0:	4874      	ldr	r0, [pc, #464]	@ (8003ec4 <RI_SetRegisterMotor1+0x5ac>)
 8003cf2:	f7fe f8e7 	bl	8001ec4 <MCI_ExecSpeedRamp>
 8003cf6:	e6d1      	b.n	8003a9c <RI_SetRegisterMotor1+0x184>
      switch (regID)
 8003cf8:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 8003cfc:	f43f aebf 	beq.w	8003a7e <RI_SetRegisterMotor1+0x166>
 8003d00:	f240 809c 	bls.w	8003e3c <RI_SetRegisterMotor1+0x524>
 8003d04:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 8003d08:	f43f aeb9 	beq.w	8003a7e <RI_SetRegisterMotor1+0x166>
          retVal = MCP_ERROR_UNKNOWN_REG;
 8003d0c:	2005      	movs	r0, #5
 8003d0e:	e6b7      	b.n	8003a80 <RI_SetRegisterMotor1+0x168>
          STO_PLL_GetObserverGains(&STO_PLL_M1, &hC1, &hC2);
 8003d10:	aa01      	add	r2, sp, #4
 8003d12:	f10d 0102 	add.w	r1, sp, #2
 8003d16:	486c      	ldr	r0, [pc, #432]	@ (8003ec8 <RI_SetRegisterMotor1+0x5b0>)
 8003d18:	f006 fcda 	bl	800a6d0 <STO_PLL_GetObserverGains>
          STO_PLL_SetObserverGains(&STO_PLL_M1, (int16_t)regdata16, hC2);
 8003d1c:	486a      	ldr	r0, [pc, #424]	@ (8003ec8 <RI_SetRegisterMotor1+0x5b0>)
 8003d1e:	f9bd 2004 	ldrsh.w	r2, [sp, #4]
 8003d22:	b229      	sxth	r1, r5
 8003d24:	f006 fcdc 	bl	800a6e0 <STO_PLL_SetObserverGains>
          break;
 8003d28:	e6a9      	b.n	8003a7e <RI_SetRegisterMotor1+0x166>
          PID_SetKD(&PIDIdHandle_M1, (int16_t)regdata16);
 8003d2a:	4868      	ldr	r0, [pc, #416]	@ (8003ecc <RI_SetRegisterMotor1+0x5b4>)
 8003d2c:	b229      	sxth	r1, r5
 8003d2e:	f005 f879 	bl	8008e24 <PID_SetKD>
          break;
 8003d32:	e6a4      	b.n	8003a7e <RI_SetRegisterMotor1+0x166>
          PID_SetKPDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 8003d34:	4866      	ldr	r0, [pc, #408]	@ (8003ed0 <RI_SetRegisterMotor1+0x5b8>)
 8003d36:	4629      	mov	r1, r5
 8003d38:	f005 f854 	bl	8008de4 <PID_SetKPDivisorPOW2>
          break;
 8003d3c:	e69f      	b.n	8003a7e <RI_SetRegisterMotor1+0x166>
          PID_SetKDDivisorPOW2(&PIDIqHandle_M1, regdata16);
 8003d3e:	4860      	ldr	r0, [pc, #384]	@ (8003ec0 <RI_SetRegisterMotor1+0x5a8>)
 8003d40:	4629      	mov	r1, r5
 8003d42:	f005 f877 	bl	8008e34 <PID_SetKDDivisorPOW2>
          break;
 8003d46:	e69a      	b.n	8003a7e <RI_SetRegisterMotor1+0x166>
          PID_SetKIDivisorPOW2(&PIDIqHandle_M1, regdata16);
 8003d48:	485d      	ldr	r0, [pc, #372]	@ (8003ec0 <RI_SetRegisterMotor1+0x5a8>)
 8003d4a:	4629      	mov	r1, r5
 8003d4c:	f005 f856 	bl	8008dfc <PID_SetKIDivisorPOW2>
          break;
 8003d50:	e695      	b.n	8003a7e <RI_SetRegisterMotor1+0x166>
          PID_SetKPDivisorPOW2(&PIDIqHandle_M1, regdata16);
 8003d52:	485b      	ldr	r0, [pc, #364]	@ (8003ec0 <RI_SetRegisterMotor1+0x5a8>)
 8003d54:	4629      	mov	r1, r5
 8003d56:	f005 f845 	bl	8008de4 <PID_SetKPDivisorPOW2>
          break;
 8003d5a:	e690      	b.n	8003a7e <RI_SetRegisterMotor1+0x166>
          PID_SetKP (&(&STO_PLL_M1)->PIRegulator, (int16_t)regdata16);
 8003d5c:	4857      	ldr	r0, [pc, #348]	@ (8003ebc <RI_SetRegisterMotor1+0x5a4>)
 8003d5e:	b229      	sxth	r1, r5
 8003d60:	f005 f830 	bl	8008dc4 <PID_SetKP>
          break;
 8003d64:	e68b      	b.n	8003a7e <RI_SetRegisterMotor1+0x166>
          PID_SetKP(&PIDIqHandle_M1, (int16_t)regdata16);
 8003d66:	4856      	ldr	r0, [pc, #344]	@ (8003ec0 <RI_SetRegisterMotor1+0x5a8>)
 8003d68:	b229      	sxth	r1, r5
 8003d6a:	f005 f82b 	bl	8008dc4 <PID_SetKP>
          break;
 8003d6e:	e686      	b.n	8003a7e <RI_SetRegisterMotor1+0x166>
          STO_PLL_GetObserverGains(&STO_PLL_M1, &hC1, &hC2);
 8003d70:	aa01      	add	r2, sp, #4
 8003d72:	f10d 0102 	add.w	r1, sp, #2
 8003d76:	4854      	ldr	r0, [pc, #336]	@ (8003ec8 <RI_SetRegisterMotor1+0x5b0>)
 8003d78:	f006 fcaa 	bl	800a6d0 <STO_PLL_GetObserverGains>
          STO_PLL_SetObserverGains(&STO_PLL_M1, hC1, (int16_t)regdata16);
 8003d7c:	4852      	ldr	r0, [pc, #328]	@ (8003ec8 <RI_SetRegisterMotor1+0x5b0>)
 8003d7e:	f9bd 1002 	ldrsh.w	r1, [sp, #2]
 8003d82:	b22a      	sxth	r2, r5
 8003d84:	f006 fcac 	bl	800a6e0 <STO_PLL_SetObserverGains>
          break;
 8003d88:	e679      	b.n	8003a7e <RI_SetRegisterMotor1+0x166>
          PID_SetKIDivisorPOW2(&PIDIdHandle_M1, regdata16);
 8003d8a:	4850      	ldr	r0, [pc, #320]	@ (8003ecc <RI_SetRegisterMotor1+0x5b4>)
 8003d8c:	4629      	mov	r1, r5
 8003d8e:	f005 f835 	bl	8008dfc <PID_SetKIDivisorPOW2>
          break;
 8003d92:	e674      	b.n	8003a7e <RI_SetRegisterMotor1+0x166>
        switch (regID)
 8003d94:	28e8      	cmp	r0, #232	@ 0xe8
 8003d96:	f43f ae50 	beq.w	8003a3a <RI_SetRegisterMotor1+0x122>
 8003d9a:	e649      	b.n	8003a30 <RI_SetRegisterMotor1+0x118>
          PID_SetKP(&PIDIdHandle_M1, (int16_t)regdata16);
 8003d9c:	484b      	ldr	r0, [pc, #300]	@ (8003ecc <RI_SetRegisterMotor1+0x5b4>)
 8003d9e:	b229      	sxth	r1, r5
 8003da0:	f005 f810 	bl	8008dc4 <PID_SetKP>
          break;
 8003da4:	e66b      	b.n	8003a7e <RI_SetRegisterMotor1+0x166>
          currComp = MCI_GetIqdref(pMCIN);
 8003da6:	4847      	ldr	r0, [pc, #284]	@ (8003ec4 <RI_SetRegisterMotor1+0x5ac>)
 8003da8:	f7fe f998 	bl	80020dc <MCI_GetIqdref>
 8003dac:	4603      	mov	r3, r0
 8003dae:	9301      	str	r3, [sp, #4]
          currComp.q = (int16_t)regdata16;
 8003db0:	f8ad 5004 	strh.w	r5, [sp, #4]
          MCI_SetCurrentReferences(pMCIN,currComp);
 8003db4:	4843      	ldr	r0, [pc, #268]	@ (8003ec4 <RI_SetRegisterMotor1+0x5ac>)
 8003db6:	9901      	ldr	r1, [sp, #4]
 8003db8:	f7fe f898 	bl	8001eec <MCI_SetCurrentReferences>
          break;
 8003dbc:	e65f      	b.n	8003a7e <RI_SetRegisterMotor1+0x166>
          PID_SetKD(&PIDSpeedHandle_M1, (int16_t)regdata16);
 8003dbe:	4844      	ldr	r0, [pc, #272]	@ (8003ed0 <RI_SetRegisterMotor1+0x5b8>)
 8003dc0:	b229      	sxth	r1, r5
 8003dc2:	f005 f82f 	bl	8008e24 <PID_SetKD>
          break;
 8003dc6:	e65a      	b.n	8003a7e <RI_SetRegisterMotor1+0x166>
          PID_SetKI(&PIDSpeedHandle_M1, (int16_t)regdata16);
 8003dc8:	4841      	ldr	r0, [pc, #260]	@ (8003ed0 <RI_SetRegisterMotor1+0x5b8>)
 8003dca:	b229      	sxth	r1, r5
 8003dcc:	f004 fffc 	bl	8008dc8 <PID_SetKI>
          break;
 8003dd0:	e655      	b.n	8003a7e <RI_SetRegisterMotor1+0x166>
          PID_SetKPDivisorPOW2 (&(&STO_PLL_M1)->PIRegulator,regdata16);
 8003dd2:	483a      	ldr	r0, [pc, #232]	@ (8003ebc <RI_SetRegisterMotor1+0x5a4>)
 8003dd4:	4629      	mov	r1, r5
 8003dd6:	f005 f805 	bl	8008de4 <PID_SetKPDivisorPOW2>
          break;
 8003dda:	e650      	b.n	8003a7e <RI_SetRegisterMotor1+0x166>
          PID_SetKPDivisorPOW2(&PIDIdHandle_M1, regdata16);
 8003ddc:	483b      	ldr	r0, [pc, #236]	@ (8003ecc <RI_SetRegisterMotor1+0x5b4>)
 8003dde:	4629      	mov	r1, r5
 8003de0:	f005 f800 	bl	8008de4 <PID_SetKPDivisorPOW2>
          break;
 8003de4:	e64b      	b.n	8003a7e <RI_SetRegisterMotor1+0x166>
          PID_SetKI(&PIDIqHandle_M1, (int16_t)regdata16);
 8003de6:	4836      	ldr	r0, [pc, #216]	@ (8003ec0 <RI_SetRegisterMotor1+0x5a8>)
 8003de8:	b229      	sxth	r1, r5
 8003dea:	f004 ffed 	bl	8008dc8 <PID_SetKI>
          break;
 8003dee:	e646      	b.n	8003a7e <RI_SetRegisterMotor1+0x166>
          PID_SetKDDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 8003df0:	4837      	ldr	r0, [pc, #220]	@ (8003ed0 <RI_SetRegisterMotor1+0x5b8>)
 8003df2:	4629      	mov	r1, r5
 8003df4:	f005 f81e 	bl	8008e34 <PID_SetKDDivisorPOW2>
          break;
 8003df8:	e641      	b.n	8003a7e <RI_SetRegisterMotor1+0x166>
      switch (regID)
 8003dfa:	2004      	movs	r0, #4
 8003dfc:	e640      	b.n	8003a80 <RI_SetRegisterMotor1+0x168>
 8003dfe:	f5b0 6f01 	cmp.w	r0, #2064	@ 0x810
 8003e02:	d0fa      	beq.n	8003dfa <RI_SetRegisterMotor1+0x4e2>
 8003e04:	d827      	bhi.n	8003e56 <RI_SetRegisterMotor1+0x53e>
 8003e06:	f5b0 6ff2 	cmp.w	r0, #1936	@ 0x790
 8003e0a:	d0f6      	beq.n	8003dfa <RI_SetRegisterMotor1+0x4e2>
 8003e0c:	d84a      	bhi.n	8003ea4 <RI_SetRegisterMotor1+0x58c>
 8003e0e:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 8003e12:	f5b0 6fb2 	cmp.w	r0, #1424	@ 0x590
 8003e16:	bf14      	ite	ne
 8003e18:	2005      	movne	r0, #5
 8003e1a:	2004      	moveq	r0, #4
 8003e1c:	e630      	b.n	8003a80 <RI_SetRegisterMotor1+0x168>
 8003e1e:	f4ff af75 	bcc.w	8003d0c <RI_SetRegisterMotor1+0x3f4>
 8003e22:	f5b0 6f25 	cmp.w	r0, #2640	@ 0xa50
 8003e26:	d0e8      	beq.n	8003dfa <RI_SetRegisterMotor1+0x4e2>
 8003e28:	d82d      	bhi.n	8003e86 <RI_SetRegisterMotor1+0x56e>
 8003e2a:	f5b0 6f1d 	cmp.w	r0, #2512	@ 0x9d0
 8003e2e:	d0e4      	beq.n	8003dfa <RI_SetRegisterMotor1+0x4e2>
 8003e30:	f5b0 6f21 	cmp.w	r0, #2576	@ 0xa10
 8003e34:	bf14      	ite	ne
 8003e36:	2005      	movne	r0, #5
 8003e38:	2004      	moveq	r0, #4
 8003e3a:	e621      	b.n	8003a80 <RI_SetRegisterMotor1+0x168>
 8003e3c:	f5b0 6f45 	cmp.w	r0, #3152	@ 0xc50
 8003e40:	d0db      	beq.n	8003dfa <RI_SetRegisterMotor1+0x4e2>
 8003e42:	d835      	bhi.n	8003eb0 <RI_SetRegisterMotor1+0x598>
 8003e44:	f5b0 6f3d 	cmp.w	r0, #3024	@ 0xbd0
 8003e48:	d0d7      	beq.n	8003dfa <RI_SetRegisterMotor1+0x4e2>
 8003e4a:	f5b0 6f41 	cmp.w	r0, #3088	@ 0xc10
 8003e4e:	bf14      	ite	ne
 8003e50:	2005      	movne	r0, #5
 8003e52:	2004      	moveq	r0, #4
 8003e54:	e614      	b.n	8003a80 <RI_SetRegisterMotor1+0x168>
 8003e56:	f5b0 6f0d 	cmp.w	r0, #2256	@ 0x8d0
 8003e5a:	d0ce      	beq.n	8003dfa <RI_SetRegisterMotor1+0x4e2>
 8003e5c:	d81c      	bhi.n	8003e98 <RI_SetRegisterMotor1+0x580>
 8003e5e:	f5b0 6f05 	cmp.w	r0, #2128	@ 0x850
 8003e62:	d0ca      	beq.n	8003dfa <RI_SetRegisterMotor1+0x4e2>
 8003e64:	f5b0 6f09 	cmp.w	r0, #2192	@ 0x890
 8003e68:	bf14      	ite	ne
 8003e6a:	2005      	movne	r0, #5
 8003e6c:	2004      	moveq	r0, #4
 8003e6e:	e607      	b.n	8003a80 <RI_SetRegisterMotor1+0x168>
 8003e70:	f641 2390 	movw	r3, #6800	@ 0x1a90
 8003e74:	4298      	cmp	r0, r3
 8003e76:	d0c0      	beq.n	8003dfa <RI_SetRegisterMotor1+0x4e2>
 8003e78:	f641 3358 	movw	r3, #7000	@ 0x1b58
 8003e7c:	4298      	cmp	r0, r3
 8003e7e:	bf14      	ite	ne
 8003e80:	2005      	movne	r0, #5
 8003e82:	2004      	moveq	r0, #4
 8003e84:	e5fc      	b.n	8003a80 <RI_SetRegisterMotor1+0x168>
 8003e86:	f5b0 6f29 	cmp.w	r0, #2704	@ 0xa90
 8003e8a:	d0b6      	beq.n	8003dfa <RI_SetRegisterMotor1+0x4e2>
 8003e8c:	f5b0 6f35 	cmp.w	r0, #2896	@ 0xb50
 8003e90:	bf14      	ite	ne
 8003e92:	2005      	movne	r0, #5
 8003e94:	2004      	moveq	r0, #4
 8003e96:	e5f3      	b.n	8003a80 <RI_SetRegisterMotor1+0x168>
 8003e98:	f5b0 6f11 	cmp.w	r0, #2320	@ 0x910
 8003e9c:	bf14      	ite	ne
 8003e9e:	2005      	movne	r0, #5
 8003ea0:	2004      	moveq	r0, #4
 8003ea2:	e5ed      	b.n	8003a80 <RI_SetRegisterMotor1+0x168>
 8003ea4:	f5b0 6ffa 	cmp.w	r0, #2000	@ 0x7d0
 8003ea8:	bf14      	ite	ne
 8003eaa:	2005      	movne	r0, #5
 8003eac:	2004      	moveq	r0, #4
 8003eae:	e5e7      	b.n	8003a80 <RI_SetRegisterMotor1+0x168>
 8003eb0:	f5b0 6f49 	cmp.w	r0, #3216	@ 0xc90
 8003eb4:	bf14      	ite	ne
 8003eb6:	2005      	movne	r0, #5
 8003eb8:	2004      	moveq	r0, #4
 8003eba:	e5e1      	b.n	8003a80 <RI_SetRegisterMotor1+0x168>
 8003ebc:	2000009c 	.word	0x2000009c
 8003ec0:	2000030c 	.word	0x2000030c
 8003ec4:	20000000 	.word	0x20000000
 8003ec8:	20000068 	.word	0x20000068
 8003ecc:	200002e0 	.word	0x200002e0
 8003ed0:	20000338 	.word	0x20000338

08003ed4 <RI_GetRegisterGlobal>:
uint8_t RI_GetRegisterGlobal(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace){
 8003ed4:	b510      	push	{r4, lr}
    switch (typeID)
 8003ed6:	f1a1 0c08 	sub.w	ip, r1, #8
uint8_t RI_GetRegisterGlobal(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace){
 8003eda:	f9bd e008 	ldrsh.w	lr, [sp, #8]
    switch (typeID)
 8003ede:	f1bc 0f20 	cmp.w	ip, #32
 8003ee2:	d812      	bhi.n	8003f0a <RI_GetRegisterGlobal+0x36>
 8003ee4:	e8df f00c 	tbb	[pc, ip]
 8003ee8:	1111111b 	.word	0x1111111b
 8003eec:	11111111 	.word	0x11111111
 8003ef0:	11111127 	.word	0x11111127
 8003ef4:	11111111 	.word	0x11111111
 8003ef8:	11111122 	.word	0x11111122
 8003efc:	11111111 	.word	0x11111111
 8003f00:	11111135 	.word	0x11111135
 8003f04:	11111111 	.word	0x11111111
 8003f08:	13          	.byte	0x13
 8003f09:	00          	.byte	0x00
 8003f0a:	2007      	movs	r0, #7
}
 8003f0c:	bd10      	pop	{r4, pc}
        switch (regID)
 8003f0e:	2828      	cmp	r0, #40	@ 0x28
 8003f10:	d029      	beq.n	8003f66 <RI_GetRegisterGlobal+0x92>
        *size = (*rawSize) + 2U;
 8003f12:	8812      	ldrh	r2, [r2, #0]
 8003f14:	3202      	adds	r2, #2
            retVal = MCP_ERROR_UNKNOWN_REG;
 8003f16:	2005      	movs	r0, #5
        *size = (*rawSize) + 2U;
 8003f18:	b292      	uxth	r2, r2
 8003f1a:	801a      	strh	r2, [r3, #0]
}
 8003f1c:	bd10      	pop	{r4, pc}
        if (freeSpace > 0)
 8003f1e:	f1be 0f00 	cmp.w	lr, #0
 8003f22:	dd1e      	ble.n	8003f62 <RI_GetRegisterGlobal+0x8e>
 8003f24:	2201      	movs	r2, #1
            *size= 0 ; /* */
 8003f26:	801a      	strh	r2, [r3, #0]
              retVal = MCP_ERROR_UNKNOWN_REG;
 8003f28:	2005      	movs	r0, #5
}
 8003f2a:	bd10      	pop	{r4, pc}
        if (freeSpace >= 4)
 8003f2c:	f1be 0f03 	cmp.w	lr, #3
 8003f30:	dd15      	ble.n	8003f5e <RI_GetRegisterGlobal+0x8a>
 8003f32:	2204      	movs	r2, #4
 8003f34:	e7f7      	b.n	8003f26 <RI_GetRegisterGlobal+0x52>
        if (freeSpace >= 2)
 8003f36:	f1be 0f01 	cmp.w	lr, #1
 8003f3a:	dd10      	ble.n	8003f5e <RI_GetRegisterGlobal+0x8a>
          switch (regID)
 8003f3c:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 8003f40:	d05a      	beq.n	8003ff8 <RI_GetRegisterGlobal+0x124>
    uint8_t retVal = MCP_CMD_OK;
 8003f42:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 8003f46:	bf14      	ite	ne
 8003f48:	2005      	movne	r0, #5
 8003f4a:	2000      	moveq	r0, #0
          *size = 2;
 8003f4c:	2202      	movs	r2, #2
 8003f4e:	801a      	strh	r2, [r3, #0]
}
 8003f50:	bd10      	pop	{r4, pc}
        switch (regID)
 8003f52:	2820      	cmp	r0, #32
 8003f54:	d02c      	beq.n	8003fb0 <RI_GetRegisterGlobal+0xdc>
 8003f56:	2860      	cmp	r0, #96	@ 0x60
 8003f58:	d00f      	beq.n	8003f7a <RI_GetRegisterGlobal+0xa6>
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	e7e3      	b.n	8003f26 <RI_GetRegisterGlobal+0x52>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003f5e:	2008      	movs	r0, #8
}
 8003f60:	bd10      	pop	{r4, pc}
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003f62:	4608      	mov	r0, r1
}
 8003f64:	bd10      	pop	{r4, pc}
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003f66:	fa1f fe8e 	uxth.w	lr, lr
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 8003f6a:	210a      	movs	r1, #10
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003f6c:	f1be 0f0b 	cmp.w	lr, #11
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 8003f70:	8011      	strh	r1, [r2, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003f72:	d835      	bhi.n	8003fe0 <RI_GetRegisterGlobal+0x10c>
 8003f74:	220c      	movs	r2, #12
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003f76:	2008      	movs	r0, #8
 8003f78:	e7cf      	b.n	8003f1a <RI_GetRegisterGlobal+0x46>
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003f7a:	4c20      	ldr	r4, [pc, #128]	@ (8003ffc <RI_GetRegisterGlobal+0x128>)
 8003f7c:	f994 0000 	ldrsb.w	r0, [r4]
  *size= 1U ; /* /0 is the min String size */
 8003f80:	2101      	movs	r1, #1
 8003f82:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003f84:	b180      	cbz	r0, 8003fa8 <RI_GetRegisterGlobal+0xd4>
 8003f86:	fa1f fe8e 	uxth.w	lr, lr
  const char_t *tempsrcString = srcString;
 8003f8a:	46a4      	mov	ip, r4
 8003f8c:	e008      	b.n	8003fa0 <RI_GetRegisterGlobal+0xcc>
    *tempdestString = *tempsrcString;
 8003f8e:	f802 0b01 	strb.w	r0, [r2], #1
    *size = *size + 1U;
 8003f92:	8819      	ldrh	r1, [r3, #0]
 8003f94:	3101      	adds	r1, #1
 8003f96:	b289      	uxth	r1, r1
 8003f98:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003f9a:	f91c 0f01 	ldrsb.w	r0, [ip, #1]!
 8003f9e:	b118      	cbz	r0, 8003fa8 <RI_GetRegisterGlobal+0xd4>
 8003fa0:	4571      	cmp	r1, lr
 8003fa2:	d3f4      	bcc.n	8003f8e <RI_GetRegisterGlobal+0xba>
    retVal = MCP_ERROR_STRING_FORMAT;
 8003fa4:	2006      	movs	r0, #6
}
 8003fa6:	bd10      	pop	{r4, pc}
    *tempdestString = (int8_t)0;
 8003fa8:	2300      	movs	r3, #0
 8003faa:	7013      	strb	r3, [r2, #0]
  uint8_t retVal = MCP_CMD_OK;
 8003fac:	2000      	movs	r0, #0
}
 8003fae:	bd10      	pop	{r4, pc}
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003fb0:	4c13      	ldr	r4, [pc, #76]	@ (8004000 <RI_GetRegisterGlobal+0x12c>)
 8003fb2:	f994 0000 	ldrsb.w	r0, [r4]
  *size= 1U ; /* /0 is the min String size */
 8003fb6:	2101      	movs	r1, #1
 8003fb8:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003fba:	2800      	cmp	r0, #0
 8003fbc:	d0f4      	beq.n	8003fa8 <RI_GetRegisterGlobal+0xd4>
 8003fbe:	fa1f fe8e 	uxth.w	lr, lr
  const char_t *tempsrcString = srcString;
 8003fc2:	46a4      	mov	ip, r4
 8003fc4:	e009      	b.n	8003fda <RI_GetRegisterGlobal+0x106>
    *tempdestString = *tempsrcString;
 8003fc6:	f802 0b01 	strb.w	r0, [r2], #1
    *size = *size + 1U;
 8003fca:	8819      	ldrh	r1, [r3, #0]
 8003fcc:	3101      	adds	r1, #1
 8003fce:	b289      	uxth	r1, r1
 8003fd0:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003fd2:	f91c 0f01 	ldrsb.w	r0, [ip, #1]!
 8003fd6:	2800      	cmp	r0, #0
 8003fd8:	d0e6      	beq.n	8003fa8 <RI_GetRegisterGlobal+0xd4>
 8003fda:	458e      	cmp	lr, r1
 8003fdc:	d8f3      	bhi.n	8003fc6 <RI_GetRegisterGlobal+0xf2>
 8003fde:	e7e1      	b.n	8003fa4 <RI_GetRegisterGlobal+0xd0>
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 8003fe0:	4908      	ldr	r1, [pc, #32]	@ (8004004 <RI_GetRegisterGlobal+0x130>)
 8003fe2:	6848      	ldr	r0, [r1, #4]
 8003fe4:	680c      	ldr	r4, [r1, #0]
 8003fe6:	8909      	ldrh	r1, [r1, #8]
 8003fe8:	f8c2 0006 	str.w	r0, [r2, #6]
 8003fec:	f8c2 4002 	str.w	r4, [r2, #2]
 8003ff0:	8151      	strh	r1, [r2, #10]
    uint8_t retVal = MCP_CMD_OK;
 8003ff2:	2000      	movs	r0, #0
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 8003ff4:	220c      	movs	r2, #12
 8003ff6:	e790      	b.n	8003f1a <RI_GetRegisterGlobal+0x46>
    uint8_t retVal = MCP_CMD_OK;
 8003ff8:	2000      	movs	r0, #0
 8003ffa:	e7a7      	b.n	8003f4c <RI_GetRegisterGlobal+0x78>
 8003ffc:	0800d88c 	.word	0x0800d88c
 8004000:	0800d864 	.word	0x0800d864
 8004004:	0800d858 	.word	0x0800d858

08004008 <RI_GetRegisterMotor1>:
  uint8_t RI_GetRegisterMotor1(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace) {
 8004008:	b530      	push	{r4, r5, lr}
 800400a:	b095      	sub	sp, #84	@ 0x54
 800400c:	461d      	mov	r5, r3
    switch (typeID)
 800400e:	f1a1 0308 	sub.w	r3, r1, #8
  uint8_t RI_GetRegisterMotor1(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace) {
 8004012:	f9bd c060 	ldrsh.w	ip, [sp, #96]	@ 0x60
 8004016:	4614      	mov	r4, r2
    switch (typeID)
 8004018:	2b20      	cmp	r3, #32
 800401a:	d812      	bhi.n	8004042 <RI_GetRegisterMotor1+0x3a>
 800401c:	e8df f003 	tbb	[pc, r3]
 8004020:	11111131 	.word	0x11111131
 8004024:	11111111 	.word	0x11111111
 8004028:	1111116a 	.word	0x1111116a
 800402c:	11111111 	.word	0x11111111
 8004030:	11111147 	.word	0x11111147
 8004034:	11111111 	.word	0x11111111
 8004038:	11111161 	.word	0x11111161
 800403c:	11111111 	.word	0x11111111
 8004040:	14          	.byte	0x14
 8004041:	00          	.byte	0x00
 8004042:	2007      	movs	r0, #7
  }
 8004044:	b015      	add	sp, #84	@ 0x54
 8004046:	bd30      	pop	{r4, r5, pc}
        switch (regID)
 8004048:	f5b0 7fd4 	cmp.w	r0, #424	@ 0x1a8
 800404c:	f000 81d2 	beq.w	80043f4 <RI_GetRegisterMotor1+0x3ec>
 8004050:	d87c      	bhi.n	800414c <RI_GetRegisterMotor1+0x144>
 8004052:	28e8      	cmp	r0, #232	@ 0xe8
        rawData++;
 8004054:	f104 0302 	add.w	r3, r4, #2
        switch (regID)
 8004058:	f000 81e8 	beq.w	800442c <RI_GetRegisterMotor1+0x424>
 800405c:	f200 8121 	bhi.w	80042a2 <RI_GetRegisterMotor1+0x29a>
 8004060:	2868      	cmp	r0, #104	@ 0x68
 8004062:	f000 81d8 	beq.w	8004416 <RI_GetRegisterMotor1+0x40e>
 8004066:	28a8      	cmp	r0, #168	@ 0xa8
 8004068:	f040 81ac 	bne.w	80043c4 <RI_GetRegisterMotor1+0x3bc>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 800406c:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)sizeof(ApplicationConfig_reg_t);
 8004070:	2210      	movs	r2, #16
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8004072:	f1bc 0f11 	cmp.w	ip, #17
            *rawSize = (uint16_t)sizeof(ApplicationConfig_reg_t);
 8004076:	8022      	strh	r2, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8004078:	f200 825a 	bhi.w	8004530 <RI_GetRegisterMotor1+0x528>
 800407c:	2312      	movs	r3, #18
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 800407e:	2008      	movs	r0, #8
 8004080:	e080      	b.n	8004184 <RI_GetRegisterMotor1+0x17c>
        if (freeSpace > 0)
 8004082:	f1bc 0f00 	cmp.w	ip, #0
 8004086:	f340 8174 	ble.w	8004372 <RI_GetRegisterMotor1+0x36a>
          switch (regID)
 800408a:	2888      	cmp	r0, #136	@ 0x88
 800408c:	f000 8196 	beq.w	80043bc <RI_GetRegisterMotor1+0x3b4>
 8004090:	28c8      	cmp	r0, #200	@ 0xc8
 8004092:	f000 818f 	beq.w	80043b4 <RI_GetRegisterMotor1+0x3ac>
 8004096:	2848      	cmp	r0, #72	@ 0x48
 8004098:	f040 80cd 	bne.w	8004236 <RI_GetRegisterMotor1+0x22e>
              *data = (uint8_t)MCI_GetSTMState(pMCIN);
 800409c:	48b6      	ldr	r0, [pc, #728]	@ (8004378 <RI_GetRegisterMotor1+0x370>)
 800409e:	f7fd ff73 	bl	8001f88 <MCI_GetSTMState>
              *data = (uint8_t)MCI_GetControlMode(pMCIN);
 80040a2:	7020      	strb	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 80040a4:	2000      	movs	r0, #0
          *size = 1;
 80040a6:	2301      	movs	r3, #1
 80040a8:	802b      	strh	r3, [r5, #0]
  }
 80040aa:	b015      	add	sp, #84	@ 0x54
 80040ac:	bd30      	pop	{r4, r5, pc}
        if (freeSpace >= 4)
 80040ae:	f1bc 0f03 	cmp.w	ip, #3
 80040b2:	dd48      	ble.n	8004146 <RI_GetRegisterMotor1+0x13e>
          switch (regID)
 80040b4:	28d8      	cmp	r0, #216	@ 0xd8
 80040b6:	f000 81c8 	beq.w	800444a <RI_GetRegisterMotor1+0x442>
 80040ba:	f200 816b 	bhi.w	8004394 <RI_GetRegisterMotor1+0x38c>
 80040be:	2858      	cmp	r0, #88	@ 0x58
 80040c0:	f000 814f 	beq.w	8004362 <RI_GetRegisterMotor1+0x35a>
 80040c4:	2898      	cmp	r0, #152	@ 0x98
 80040c6:	f000 81c7 	beq.w	8004458 <RI_GetRegisterMotor1+0x450>
 80040ca:	2818      	cmp	r0, #24
 80040cc:	f040 81c2 	bne.w	8004454 <RI_GetRegisterMotor1+0x44c>
              *regdataU32 = MCI_GetFaultState(pMCIN);
 80040d0:	48a9      	ldr	r0, [pc, #676]	@ (8004378 <RI_GetRegisterMotor1+0x370>)
 80040d2:	f7fd ffa3 	bl	800201c <MCI_GetFaultState>
 80040d6:	6020      	str	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 80040d8:	2000      	movs	r0, #0
          *size = 4;
 80040da:	2304      	movs	r3, #4
 80040dc:	802b      	strh	r3, [r5, #0]
  }
 80040de:	b015      	add	sp, #84	@ 0x54
 80040e0:	bd30      	pop	{r4, r5, pc}
        switch (regID)
 80040e2:	28a0      	cmp	r0, #160	@ 0xa0
 80040e4:	f000 808f 	beq.w	8004206 <RI_GetRegisterMotor1+0x1fe>
 80040e8:	28e0      	cmp	r0, #224	@ 0xe0
 80040ea:	d06f      	beq.n	80041cc <RI_GetRegisterMotor1+0x1c4>
            *size= 0 ; /* */
 80040ec:	2300      	movs	r3, #0
 80040ee:	802b      	strh	r3, [r5, #0]
            retVal = MCP_ERROR_UNKNOWN_REG;
 80040f0:	2005      	movs	r0, #5
            break;
 80040f2:	e7a7      	b.n	8004044 <RI_GetRegisterMotor1+0x3c>
        if (freeSpace >= 2)
 80040f4:	f1bc 0f01 	cmp.w	ip, #1
 80040f8:	dd25      	ble.n	8004146 <RI_GetRegisterMotor1+0x13e>
          switch (regID)
 80040fa:	f5b0 6f19 	cmp.w	r0, #2448	@ 0x990
 80040fe:	f000 833e 	beq.w	800477e <RI_GetRegisterMotor1+0x776>
 8004102:	d842      	bhi.n	800418a <RI_GetRegisterMotor1+0x182>
 8004104:	f5b0 6f8a 	cmp.w	r0, #1104	@ 0x450
 8004108:	f000 8334 	beq.w	8004774 <RI_GetRegisterMotor1+0x76c>
 800410c:	f200 80b0 	bhi.w	8004270 <RI_GetRegisterMotor1+0x268>
 8004110:	f5b0 7f04 	cmp.w	r0, #528	@ 0x210
 8004114:	f000 8301 	beq.w	800471a <RI_GetRegisterMotor1+0x712>
 8004118:	f200 81bc 	bhi.w	8004494 <RI_GetRegisterMotor1+0x48c>
 800411c:	f5b0 7f88 	cmp.w	r0, #272	@ 0x110
 8004120:	f000 82ab 	beq.w	800467a <RI_GetRegisterMotor1+0x672>
 8004124:	f200 8258 	bhi.w	80045d8 <RI_GetRegisterMotor1+0x5d0>
 8004128:	2890      	cmp	r0, #144	@ 0x90
 800412a:	f000 82d0 	beq.w	80046ce <RI_GetRegisterMotor1+0x6c6>
 800412e:	28d0      	cmp	r0, #208	@ 0xd0
 8004130:	f040 82f1 	bne.w	8004716 <RI_GetRegisterMotor1+0x70e>
              *regdata16 = PID_GetKI(&PIDSpeedHandle_M1);
 8004134:	4891      	ldr	r0, [pc, #580]	@ (800437c <RI_GetRegisterMotor1+0x374>)
 8004136:	f004 fe4d 	bl	8008dd4 <PID_GetKI>
 800413a:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 800413c:	2000      	movs	r0, #0
          *size = 2;
 800413e:	2302      	movs	r3, #2
 8004140:	802b      	strh	r3, [r5, #0]
  }
 8004142:	b015      	add	sp, #84	@ 0x54
 8004144:	bd30      	pop	{r4, r5, pc}
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8004146:	2008      	movs	r0, #8
  }
 8004148:	b015      	add	sp, #84	@ 0x54
 800414a:	bd30      	pop	{r4, r5, pc}
        switch (regID)
 800414c:	f5b0 7f0a 	cmp.w	r0, #552	@ 0x228
 8004150:	f000 80bf 	beq.w	80042d2 <RI_GetRegisterMotor1+0x2ca>
 8004154:	f5b0 7f5a 	cmp.w	r0, #872	@ 0x368
 8004158:	f000 8139 	beq.w	80043ce <RI_GetRegisterMotor1+0x3c6>
 800415c:	f5b0 7ff4 	cmp.w	r0, #488	@ 0x1e8
 8004160:	f040 8130 	bne.w	80043c4 <RI_GetRegisterMotor1+0x3bc>
            *rawSize = 4;
 8004164:	2304      	movs	r3, #4
 8004166:	8023      	strh	r3, [r4, #0]
            *torque = MCI_GetLastRampFinalTorque(pMCIN);
 8004168:	4883      	ldr	r0, [pc, #524]	@ (8004378 <RI_GetRegisterMotor1+0x370>)
 800416a:	f7fd ff85 	bl	8002078 <MCI_GetLastRampFinalTorque>
 800416e:	4603      	mov	r3, r0
 8004170:	8063      	strh	r3, [r4, #2]
            *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 8004172:	4881      	ldr	r0, [pc, #516]	@ (8004378 <RI_GetRegisterMotor1+0x370>)
 8004174:	f7fd ff84 	bl	8002080 <MCI_GetLastRampFinalDuration>
        *size = (*rawSize) + 2U;
 8004178:	8823      	ldrh	r3, [r4, #0]
            *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 800417a:	4602      	mov	r2, r0
        *size = (*rawSize) + 2U;
 800417c:	3302      	adds	r3, #2
    uint8_t retVal = MCP_CMD_OK;
 800417e:	2000      	movs	r0, #0
            *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 8004180:	80a2      	strh	r2, [r4, #4]
        *size = (*rawSize) + 2U;
 8004182:	b29b      	uxth	r3, r3
 8004184:	802b      	strh	r3, [r5, #0]
  }
 8004186:	b015      	add	sp, #84	@ 0x54
 8004188:	bd30      	pop	{r4, r5, pc}
          switch (regID)
 800418a:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 800418e:	d0d5      	beq.n	800413c <RI_GetRegisterMotor1+0x134>
 8004190:	d953      	bls.n	800423a <RI_GetRegisterMotor1+0x232>
 8004192:	f241 5390 	movw	r3, #5520	@ 0x1590
 8004196:	4298      	cmp	r0, r3
 8004198:	f000 82c4 	beq.w	8004724 <RI_GetRegisterMotor1+0x71c>
 800419c:	f200 8164 	bhi.w	8004468 <RI_GetRegisterMotor1+0x460>
 80041a0:	f241 43d0 	movw	r3, #5328	@ 0x14d0
 80041a4:	4298      	cmp	r0, r3
 80041a6:	f000 8288 	beq.w	80046ba <RI_GetRegisterMotor1+0x6b2>
 80041aa:	f200 81f9 	bhi.w	80045a0 <RI_GetRegisterMotor1+0x598>
 80041ae:	f241 4350 	movw	r3, #5200	@ 0x1450
 80041b2:	4298      	cmp	r0, r3
 80041b4:	f000 82bb 	beq.w	800472e <RI_GetRegisterMotor1+0x726>
 80041b8:	f241 4390 	movw	r3, #5264	@ 0x1490
 80041bc:	4298      	cmp	r0, r3
 80041be:	f040 82aa 	bne.w	8004716 <RI_GetRegisterMotor1+0x70e>
              *regdataU16 = (uint16_t)PID_GetKIDivisorPOW2(&PIDSpeedHandle_M1);
 80041c2:	486e      	ldr	r0, [pc, #440]	@ (800437c <RI_GetRegisterMotor1+0x374>)
 80041c4:	f004 fe14 	bl	8008df0 <PID_GetKIDivisorPOW2>
 80041c8:	8020      	strh	r0, [r4, #0]
              break;
 80041ca:	e7b7      	b.n	800413c <RI_GetRegisterMotor1+0x134>
            retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
 80041cc:	4b6c      	ldr	r3, [pc, #432]	@ (8004380 <RI_GetRegisterMotor1+0x378>)
 80041ce:	681a      	ldr	r2, [r3, #0]
  *size= 1U ; /* /0 is the min String size */
 80041d0:	2301      	movs	r3, #1
 80041d2:	802b      	strh	r3, [r5, #0]
            retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
 80041d4:	f102 0124 	add.w	r1, r2, #36	@ 0x24
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80041d8:	f992 2024 	ldrsb.w	r2, [r2, #36]	@ 0x24
 80041dc:	b17a      	cbz	r2, 80041fe <RI_GetRegisterMotor1+0x1f6>
 80041de:	fa1f fc8c 	uxth.w	ip, ip
 80041e2:	e008      	b.n	80041f6 <RI_GetRegisterMotor1+0x1ee>
    *tempdestString = *tempsrcString;
 80041e4:	f804 2b01 	strb.w	r2, [r4], #1
    *size = *size + 1U;
 80041e8:	882b      	ldrh	r3, [r5, #0]
 80041ea:	3301      	adds	r3, #1
 80041ec:	b29b      	uxth	r3, r3
 80041ee:	802b      	strh	r3, [r5, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80041f0:	f911 2f01 	ldrsb.w	r2, [r1, #1]!
 80041f4:	b11a      	cbz	r2, 80041fe <RI_GetRegisterMotor1+0x1f6>
 80041f6:	459c      	cmp	ip, r3
 80041f8:	d8f4      	bhi.n	80041e4 <RI_GetRegisterMotor1+0x1dc>
    retVal = MCP_ERROR_STRING_FORMAT;
 80041fa:	2006      	movs	r0, #6
 80041fc:	e722      	b.n	8004044 <RI_GetRegisterMotor1+0x3c>
    *tempdestString = (int8_t)0;
 80041fe:	2300      	movs	r3, #0
 8004200:	7023      	strb	r3, [r4, #0]
  uint8_t retVal = MCP_CMD_OK;
 8004202:	2000      	movs	r0, #0
 8004204:	e71e      	b.n	8004044 <RI_GetRegisterMotor1+0x3c>
            retVal = RI_MovString (PWR_BOARD_NAME[motorID], charData, size, freeSpace);
 8004206:	4a5f      	ldr	r2, [pc, #380]	@ (8004384 <RI_GetRegisterMotor1+0x37c>)
  *size= 1U ; /* /0 is the min String size */
 8004208:	2301      	movs	r3, #1
            retVal = RI_MovString (PWR_BOARD_NAME[motorID], charData, size, freeSpace);
 800420a:	6811      	ldr	r1, [r2, #0]
  *size= 1U ; /* /0 is the min String size */
 800420c:	802b      	strh	r3, [r5, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 800420e:	f991 2000 	ldrsb.w	r2, [r1]
 8004212:	2a00      	cmp	r2, #0
 8004214:	d0f3      	beq.n	80041fe <RI_GetRegisterMotor1+0x1f6>
 8004216:	fa1f fc8c 	uxth.w	ip, ip
 800421a:	e009      	b.n	8004230 <RI_GetRegisterMotor1+0x228>
    *tempdestString = *tempsrcString;
 800421c:	f804 2b01 	strb.w	r2, [r4], #1
    *size = *size + 1U;
 8004220:	882b      	ldrh	r3, [r5, #0]
 8004222:	3301      	adds	r3, #1
 8004224:	b29b      	uxth	r3, r3
 8004226:	802b      	strh	r3, [r5, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8004228:	f911 2f01 	ldrsb.w	r2, [r1, #1]!
 800422c:	2a00      	cmp	r2, #0
 800422e:	d0e6      	beq.n	80041fe <RI_GetRegisterMotor1+0x1f6>
 8004230:	459c      	cmp	ip, r3
 8004232:	d8f3      	bhi.n	800421c <RI_GetRegisterMotor1+0x214>
 8004234:	e7e1      	b.n	80041fa <RI_GetRegisterMotor1+0x1f2>
          switch (regID)
 8004236:	2005      	movs	r0, #5
 8004238:	e735      	b.n	80040a6 <RI_GetRegisterMotor1+0x9e>
          switch (regID)
 800423a:	f5b0 6f39 	cmp.w	r0, #2960	@ 0xb90
 800423e:	f000 827b 	beq.w	8004738 <RI_GetRegisterMotor1+0x730>
 8004242:	f200 813a 	bhi.w	80044ba <RI_GetRegisterMotor1+0x4b2>
 8004246:	f5b0 6f25 	cmp.w	r0, #2640	@ 0xa50
 800424a:	f000 824c 	beq.w	80046e6 <RI_GetRegisterMotor1+0x6de>
 800424e:	f200 81b6 	bhi.w	80045be <RI_GetRegisterMotor1+0x5b6>
 8004252:	f5b0 6f1d 	cmp.w	r0, #2512	@ 0x9d0
 8004256:	f000 8283 	beq.w	8004760 <RI_GetRegisterMotor1+0x758>
 800425a:	f5b0 6f21 	cmp.w	r0, #2576	@ 0xa10
 800425e:	f040 825a 	bne.w	8004716 <RI_GetRegisterMotor1+0x70e>
              *regdata16 = MCI_GetVqd(pMCIN).d;
 8004262:	4845      	ldr	r0, [pc, #276]	@ (8004378 <RI_GetRegisterMotor1+0x370>)
 8004264:	f7fd ff44 	bl	80020f0 <MCI_GetVqd>
 8004268:	f3c0 430f 	ubfx	r3, r0, #16, #16
 800426c:	8023      	strh	r3, [r4, #0]
              break;
 800426e:	e765      	b.n	800413c <RI_GetRegisterMotor1+0x134>
          switch (regID)
 8004270:	f5b0 6f05 	cmp.w	r0, #2128	@ 0x850
 8004274:	f000 828a 	beq.w	800478c <RI_GetRegisterMotor1+0x784>
 8004278:	f200 8134 	bhi.w	80044e4 <RI_GetRegisterMotor1+0x4dc>
 800427c:	f5b0 6fba 	cmp.w	r0, #1488	@ 0x5d0
 8004280:	f000 823b 	beq.w	80046fa <RI_GetRegisterMotor1+0x6f2>
 8004284:	f200 81b5 	bhi.w	80045f2 <RI_GetRegisterMotor1+0x5ea>
 8004288:	f5b0 6f92 	cmp.w	r0, #1168	@ 0x490
 800428c:	f000 826d 	beq.w	800476a <RI_GetRegisterMotor1+0x762>
 8004290:	f5b0 6fb2 	cmp.w	r0, #1424	@ 0x590
 8004294:	f040 823f 	bne.w	8004716 <RI_GetRegisterMotor1+0x70e>
              *regdataU16 = VBS_GetAvBusVoltage_V(BusVoltageSensor);
 8004298:	483b      	ldr	r0, [pc, #236]	@ (8004388 <RI_GetRegisterMotor1+0x380>)
 800429a:	f004 fbd5 	bl	8008a48 <VBS_GetAvBusVoltage_V>
 800429e:	8020      	strh	r0, [r4, #0]
              break;
 80042a0:	e74c      	b.n	800413c <RI_GetRegisterMotor1+0x134>
        switch (regID)
 80042a2:	f5b0 7f94 	cmp.w	r0, #296	@ 0x128
 80042a6:	f040 808d 	bne.w	80043c4 <RI_GetRegisterMotor1+0x3bc>
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 80042aa:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = 12;
 80042ae:	220c      	movs	r2, #12
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 80042b0:	f1bc 0f0d 	cmp.w	ip, #13
            *rawSize = 12;
 80042b4:	8022      	strh	r2, [r4, #0]
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 80042b6:	f240 812b 	bls.w	8004510 <RI_GetRegisterMotor1+0x508>
              memcpy(rawData, &scaleParams_M1, sizeof(ScaleParams_t) );
 80042ba:	4a34      	ldr	r2, [pc, #208]	@ (800438c <RI_GetRegisterMotor1+0x384>)
 80042bc:	6850      	ldr	r0, [r2, #4]
 80042be:	6814      	ldr	r4, [r2, #0]
 80042c0:	6891      	ldr	r1, [r2, #8]
 80042c2:	68d2      	ldr	r2, [r2, #12]
 80042c4:	60da      	str	r2, [r3, #12]
 80042c6:	6058      	str	r0, [r3, #4]
 80042c8:	601c      	str	r4, [r3, #0]
 80042ca:	6099      	str	r1, [r3, #8]
    uint8_t retVal = MCP_CMD_OK;
 80042cc:	2000      	movs	r0, #0
              memcpy(rawData, &scaleParams_M1, sizeof(ScaleParams_t) );
 80042ce:	230e      	movs	r3, #14
 80042d0:	e758      	b.n	8004184 <RI_GetRegisterMotor1+0x17c>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 80042d2:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)RUC_MAX_PHASE_NUMBER*8U;
 80042d6:	2328      	movs	r3, #40	@ 0x28
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 80042d8:	f1bc 0f29 	cmp.w	ip, #41	@ 0x29
            *rawSize = (uint16_t)RUC_MAX_PHASE_NUMBER*8U;
 80042dc:	8023      	strh	r3, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 80042de:	f240 8114 	bls.w	800450a <RI_GetRegisterMotor1+0x502>
    retValue = false;
  }
  else
  {
#endif
    phaseData->hFinalTorque = (int16_t)pHandle->ParamsData[phaseNumber].hFinalTorque;
 80042e2:	4b2b      	ldr	r3, [pc, #172]	@ (8004390 <RI_GetRegisterMotor1+0x388>)
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 80042e4:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 80042e8:	f9b3 0010 	ldrsh.w	r0, [r3, #16]
    phaseData->hFinalMecSpeedUnit = (int16_t)pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit;
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 80042ec:	8999      	ldrh	r1, [r3, #12]
                *durationms  = revUpPhase.hDurationms;
 80042ee:	8121      	strh	r1, [r4, #8]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 80042f0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
                *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 80042f4:	80e0      	strh	r0, [r4, #6]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 80042f6:	0052      	lsls	r2, r2, #1
    phaseData->hFinalTorque = (int16_t)pHandle->ParamsData[phaseNumber].hFinalTorque;
 80042f8:	f9b3 001c 	ldrsh.w	r0, [r3, #28]
 80042fc:	f8c4 2002 	str.w	r2, [r4, #2]
 8004300:	f9b3 201a 	ldrsh.w	r2, [r3, #26]
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 8004304:	8b19      	ldrh	r1, [r3, #24]
                *durationms  = revUpPhase.hDurationms;
 8004306:	8221      	strh	r1, [r4, #16]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8004308:	eb02 0242 	add.w	r2, r2, r2, lsl #1
                *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 800430c:	81e0      	strh	r0, [r4, #14]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 800430e:	0052      	lsls	r2, r2, #1
    phaseData->hFinalTorque = (int16_t)pHandle->ParamsData[phaseNumber].hFinalTorque;
 8004310:	f9b3 0028 	ldrsh.w	r0, [r3, #40]	@ 0x28
 8004314:	f8c4 200a 	str.w	r2, [r4, #10]
 8004318:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	@ 0x26
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 800431c:	8c99      	ldrh	r1, [r3, #36]	@ 0x24
                *durationms  = revUpPhase.hDurationms;
 800431e:	8321      	strh	r1, [r4, #24]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8004320:	eb02 0242 	add.w	r2, r2, r2, lsl #1
                *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 8004324:	82e0      	strh	r0, [r4, #22]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8004326:	0052      	lsls	r2, r2, #1
    phaseData->hFinalTorque = (int16_t)pHandle->ParamsData[phaseNumber].hFinalTorque;
 8004328:	f9b3 0034 	ldrsh.w	r0, [r3, #52]	@ 0x34
 800432c:	f8c4 2012 	str.w	r2, [r4, #18]
 8004330:	f9b3 2032 	ldrsh.w	r2, [r3, #50]	@ 0x32
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 8004334:	8e19      	ldrh	r1, [r3, #48]	@ 0x30
                *durationms  = revUpPhase.hDurationms;
 8004336:	8421      	strh	r1, [r4, #32]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8004338:	eb02 0242 	add.w	r2, r2, r2, lsl #1
                *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 800433c:	83e0      	strh	r0, [r4, #30]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 800433e:	0052      	lsls	r2, r2, #1
    phaseData->hFinalTorque = (int16_t)pHandle->ParamsData[phaseNumber].hFinalTorque;
 8004340:	f9b3 0040 	ldrsh.w	r0, [r3, #64]	@ 0x40
 8004344:	f8c4 201a 	str.w	r2, [r4, #26]
 8004348:	f9b3 203e 	ldrsh.w	r2, [r3, #62]	@ 0x3e
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 800434c:	8f99      	ldrh	r1, [r3, #60]	@ 0x3c
                *durationms  = revUpPhase.hDurationms;
 800434e:	8521      	strh	r1, [r4, #40]	@ 0x28
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8004350:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8004354:	0052      	lsls	r2, r2, #1
                *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 8004356:	84e0      	strh	r0, [r4, #38]	@ 0x26
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8004358:	f8c4 2022 	str.w	r2, [r4, #34]	@ 0x22
                *durationms  = revUpPhase.hDurationms;
 800435c:	232a      	movs	r3, #42	@ 0x2a
    uint8_t retVal = MCP_CMD_OK;
 800435e:	2000      	movs	r0, #0
 8004360:	e710      	b.n	8004184 <RI_GetRegisterMotor1+0x17c>
              *regdata32 = (((int32_t)MCI_GetAvrgMecSpeedUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8004362:	4805      	ldr	r0, [pc, #20]	@ (8004378 <RI_GetRegisterMotor1+0x370>)
 8004364:	f7fd fe94 	bl	8002090 <MCI_GetAvrgMecSpeedUnit>
 8004368:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800436c:	0040      	lsls	r0, r0, #1
 800436e:	6020      	str	r0, [r4, #0]
              break;
 8004370:	e6b2      	b.n	80040d8 <RI_GetRegisterMotor1+0xd0>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8004372:	4608      	mov	r0, r1
 8004374:	e666      	b.n	8004044 <RI_GetRegisterMotor1+0x3c>
 8004376:	bf00      	nop
 8004378:	20000000 	.word	0x20000000
 800437c:	20000338 	.word	0x20000338
 8004380:	200003fc 	.word	0x200003fc
 8004384:	20000404 	.word	0x20000404
 8004388:	20000374 	.word	0x20000374
 800438c:	20000408 	.word	0x20000408
 8004390:	20000230 	.word	0x20000230
          switch (regID)
 8004394:	f5b0 7f8c 	cmp.w	r0, #280	@ 0x118
 8004398:	d052      	beq.n	8004440 <RI_GetRegisterMotor1+0x438>
 800439a:	f641 3358 	movw	r3, #7000	@ 0x1b58
 800439e:	4298      	cmp	r0, r3
 80043a0:	d158      	bne.n	8004454 <RI_GetRegisterMotor1+0x44c>
              ReadVal.Float_Val = PQD_GetAvrgElMotorPowerW(pMPM[M1]);
 80043a2:	4bb8      	ldr	r3, [pc, #736]	@ (8004684 <RI_GetRegisterMotor1+0x67c>)
 80043a4:	6818      	ldr	r0, [r3, #0]
 80043a6:	f004 fda7 	bl	8008ef8 <PQD_GetAvrgElMotorPowerW>
 80043aa:	ed8d 0a01 	vstr	s0, [sp, #4]
              *regdataU32 = ReadVal.U32_Val; //cstat !UNION-type-punning
 80043ae:	9b01      	ldr	r3, [sp, #4]
 80043b0:	6023      	str	r3, [r4, #0]
              break;
 80043b2:	e691      	b.n	80040d8 <RI_GetRegisterMotor1+0xd0>
  return ((uint8_t)pHandle->bPhaseNbr);
 80043b4:	4bb4      	ldr	r3, [pc, #720]	@ (8004688 <RI_GetRegisterMotor1+0x680>)
 80043b6:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
              break;
 80043ba:	e672      	b.n	80040a2 <RI_GetRegisterMotor1+0x9a>
              *data = (uint8_t)MCI_GetControlMode(pMCIN);
 80043bc:	48b3      	ldr	r0, [pc, #716]	@ (800468c <RI_GetRegisterMotor1+0x684>)
 80043be:	f7fd fe33 	bl	8002028 <MCI_GetControlMode>
              break;
 80043c2:	e66e      	b.n	80040a2 <RI_GetRegisterMotor1+0x9a>
        *size = (*rawSize) + 2U;
 80043c4:	8823      	ldrh	r3, [r4, #0]
 80043c6:	3302      	adds	r3, #2
            retVal = MCP_ERROR_UNKNOWN_REG;
 80043c8:	2005      	movs	r0, #5
        *size = (*rawSize) + 2U;
 80043ca:	b29b      	uxth	r3, r3
 80043cc:	e6da      	b.n	8004184 <RI_GetRegisterMotor1+0x17c>
            *rawSize = 4;
 80043ce:	2304      	movs	r3, #4
 80043d0:	8023      	strh	r3, [r4, #0]
            *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 80043d2:	48ae      	ldr	r0, [pc, #696]	@ (800468c <RI_GetRegisterMotor1+0x684>)
 80043d4:	f7fd fe82 	bl	80020dc <MCI_GetIqdref>
 80043d8:	4603      	mov	r3, r0
 80043da:	8063      	strh	r3, [r4, #2]
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 80043dc:	48ab      	ldr	r0, [pc, #684]	@ (800468c <RI_GetRegisterMotor1+0x684>)
            *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 80043de:	9312      	str	r3, [sp, #72]	@ 0x48
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 80043e0:	f7fd fe7c 	bl	80020dc <MCI_GetIqdref>
        *size = (*rawSize) + 2U;
 80043e4:	8823      	ldrh	r3, [r4, #0]
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 80043e6:	f3c0 400f 	ubfx	r0, r0, #16, #16
        *size = (*rawSize) + 2U;
 80043ea:	3302      	adds	r3, #2
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 80043ec:	80a0      	strh	r0, [r4, #4]
        *size = (*rawSize) + 2U;
 80043ee:	b29b      	uxth	r3, r3
    uint8_t retVal = MCP_CMD_OK;
 80043f0:	2000      	movs	r0, #0
            break;
 80043f2:	e6c7      	b.n	8004184 <RI_GetRegisterMotor1+0x17c>
            *rpm = (((int32_t)MCI_GetLastRampFinalSpeed(pMCIN) * U_RPM) / (int32_t)SPEED_UNIT);
 80043f4:	48a5      	ldr	r0, [pc, #660]	@ (800468c <RI_GetRegisterMotor1+0x684>)
 80043f6:	f7fd fe3b 	bl	8002070 <MCI_GetLastRampFinalSpeed>
 80043fa:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80043fe:	0043      	lsls	r3, r0, #1
 8004400:	f8c4 3002 	str.w	r3, [r4, #2]
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 8004404:	48a1      	ldr	r0, [pc, #644]	@ (800468c <RI_GetRegisterMotor1+0x684>)
 8004406:	f7fd fe3b 	bl	8002080 <MCI_GetLastRampFinalDuration>
            *rawSize = 6;
 800440a:	2306      	movs	r3, #6
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 800440c:	80e0      	strh	r0, [r4, #6]
            *rawSize = 6;
 800440e:	8023      	strh	r3, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004410:	2000      	movs	r0, #0
            break;
 8004412:	2308      	movs	r3, #8
 8004414:	e6b6      	b.n	8004184 <RI_GetRegisterMotor1+0x17c>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8004416:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 800441a:	223c      	movs	r2, #60	@ 0x3c
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 800441c:	f1bc 0f3d 	cmp.w	ip, #61	@ 0x3d
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 8004420:	8022      	strh	r2, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8004422:	f200 8092 	bhi.w	800454a <RI_GetRegisterMotor1+0x542>
 8004426:	233e      	movs	r3, #62	@ 0x3e
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8004428:	2008      	movs	r0, #8
 800442a:	e6ab      	b.n	8004184 <RI_GetRegisterMotor1+0x17c>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 800442c:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 8004430:	220e      	movs	r2, #14
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8004432:	f1bc 0f0f 	cmp.w	ip, #15
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 8004436:	8022      	strh	r2, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8004438:	d86d      	bhi.n	8004516 <RI_GetRegisterMotor1+0x50e>
 800443a:	2310      	movs	r3, #16
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 800443c:	2008      	movs	r0, #8
 800443e:	e6a1      	b.n	8004184 <RI_GetRegisterMotor1+0x17c>
static inline int32_t STO_PLL_GetObservedBemfLevel(STO_PLL_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  return ((MC_NULL == pHandle) ? 0 : pHandle->Obs_Bemf_Level);
#else
  return (pHandle->Obs_Bemf_Level);
 8004440:	4b93      	ldr	r3, [pc, #588]	@ (8004690 <RI_GetRegisterMotor1+0x688>)
 8004442:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
              *regdata32 = STO_PLL_GetObservedBemfLevel(&STO_PLL_M1);
 8004446:	6023      	str	r3, [r4, #0]
              break;
 8004448:	e646      	b.n	80040d8 <RI_GetRegisterMotor1+0xd0>
  return (pHandle->Est_Bemf_Level);
 800444a:	4b91      	ldr	r3, [pc, #580]	@ (8004690 <RI_GetRegisterMotor1+0x688>)
 800444c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
              *regdata32 = STO_PLL_GetEstimatedBemfLevel(&STO_PLL_M1);
 8004450:	6023      	str	r3, [r4, #0]
              break;
 8004452:	e641      	b.n	80040d8 <RI_GetRegisterMotor1+0xd0>
          switch (regID)
 8004454:	2005      	movs	r0, #5
 8004456:	e640      	b.n	80040da <RI_GetRegisterMotor1+0xd2>
              *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8004458:	488c      	ldr	r0, [pc, #560]	@ (800468c <RI_GetRegisterMotor1+0x684>)
 800445a:	f7fd fe1d 	bl	8002098 <MCI_GetMecSpeedRefUnit>
 800445e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8004462:	0040      	lsls	r0, r0, #1
 8004464:	6020      	str	r0, [r4, #0]
              break;
 8004466:	e637      	b.n	80040d8 <RI_GetRegisterMotor1+0xd0>
          switch (regID)
 8004468:	f241 6350 	movw	r3, #5712	@ 0x1650
 800446c:	4298      	cmp	r0, r3
 800446e:	f000 80ff 	beq.w	8004670 <RI_GetRegisterMotor1+0x668>
 8004472:	f200 8086 	bhi.w	8004582 <RI_GetRegisterMotor1+0x57a>
 8004476:	f241 53d0 	movw	r3, #5584	@ 0x15d0
 800447a:	4298      	cmp	r0, r3
 800447c:	f000 8118 	beq.w	80046b0 <RI_GetRegisterMotor1+0x6a8>
 8004480:	f241 6310 	movw	r3, #5648	@ 0x1610
 8004484:	4298      	cmp	r0, r3
 8004486:	f040 8146 	bne.w	8004716 <RI_GetRegisterMotor1+0x70e>
              *regdataU16 = PID_GetKIDivisorPOW2(&PIDIqHandle_M1);
 800448a:	4882      	ldr	r0, [pc, #520]	@ (8004694 <RI_GetRegisterMotor1+0x68c>)
 800448c:	f004 fcb0 	bl	8008df0 <PID_GetKIDivisorPOW2>
 8004490:	8020      	strh	r0, [r4, #0]
              break;
 8004492:	e653      	b.n	800413c <RI_GetRegisterMotor1+0x134>
          switch (regID)
 8004494:	f5b0 7f44 	cmp.w	r0, #784	@ 0x310
 8004498:	f000 8158 	beq.w	800474c <RI_GetRegisterMotor1+0x744>
 800449c:	f200 80b8 	bhi.w	8004610 <RI_GetRegisterMotor1+0x608>
 80044a0:	f5b0 7f24 	cmp.w	r0, #656	@ 0x290
 80044a4:	f000 814d 	beq.w	8004742 <RI_GetRegisterMotor1+0x73a>
 80044a8:	f5b0 7f34 	cmp.w	r0, #720	@ 0x2d0
 80044ac:	f040 8133 	bne.w	8004716 <RI_GetRegisterMotor1+0x70e>
              *regdata16 = PID_GetKI(&PIDIdHandle_M1);
 80044b0:	4879      	ldr	r0, [pc, #484]	@ (8004698 <RI_GetRegisterMotor1+0x690>)
 80044b2:	f004 fc8f 	bl	8008dd4 <PID_GetKI>
 80044b6:	8020      	strh	r0, [r4, #0]
              break;
 80044b8:	e640      	b.n	800413c <RI_GetRegisterMotor1+0x134>
          switch (regID)
 80044ba:	f5b0 6f45 	cmp.w	r0, #3152	@ 0xc50
 80044be:	f000 816f 	beq.w	80047a0 <RI_GetRegisterMotor1+0x798>
 80044c2:	f200 80b5 	bhi.w	8004630 <RI_GetRegisterMotor1+0x628>
 80044c6:	f5b0 6f3d 	cmp.w	r0, #3024	@ 0xbd0
 80044ca:	f000 8164 	beq.w	8004796 <RI_GetRegisterMotor1+0x78e>
 80044ce:	f5b0 6f41 	cmp.w	r0, #3088	@ 0xc10
 80044d2:	f040 8120 	bne.w	8004716 <RI_GetRegisterMotor1+0x70e>
              *regdata16 = STO_PLL_GetEstimatedCurrent(&STO_PLL_M1).beta;
 80044d6:	486e      	ldr	r0, [pc, #440]	@ (8004690 <RI_GetRegisterMotor1+0x688>)
 80044d8:	f006 f8e8 	bl	800a6ac <STO_PLL_GetEstimatedCurrent>
 80044dc:	f3c0 430f 	ubfx	r3, r0, #16, #16
 80044e0:	8023      	strh	r3, [r4, #0]
              break;
 80044e2:	e62b      	b.n	800413c <RI_GetRegisterMotor1+0x134>
          switch (regID)
 80044e4:	f5b0 6f11 	cmp.w	r0, #2320	@ 0x910
 80044e8:	f000 80b4 	beq.w	8004654 <RI_GetRegisterMotor1+0x64c>
 80044ec:	f200 80aa 	bhi.w	8004644 <RI_GetRegisterMotor1+0x63c>
 80044f0:	f5b0 6f09 	cmp.w	r0, #2192	@ 0x890
 80044f4:	f000 80b5 	beq.w	8004662 <RI_GetRegisterMotor1+0x65a>
 80044f8:	f5b0 6f0d 	cmp.w	r0, #2256	@ 0x8d0
 80044fc:	f040 810b 	bne.w	8004716 <RI_GetRegisterMotor1+0x70e>
              *regdata16 = MCI_GetIqd(pMCIN).q;
 8004500:	4862      	ldr	r0, [pc, #392]	@ (800468c <RI_GetRegisterMotor1+0x684>)
 8004502:	f7fd fde1 	bl	80020c8 <MCI_GetIqd>
 8004506:	8020      	strh	r0, [r4, #0]
              break;
 8004508:	e618      	b.n	800413c <RI_GetRegisterMotor1+0x134>
 800450a:	232a      	movs	r3, #42	@ 0x2a
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 800450c:	2008      	movs	r0, #8
 800450e:	e639      	b.n	8004184 <RI_GetRegisterMotor1+0x17c>
 8004510:	230e      	movs	r3, #14
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8004512:	2008      	movs	r0, #8
 8004514:	e636      	b.n	8004184 <RI_GetRegisterMotor1+0x17c>
              FOCFwConfig_reg_t const *pFOCConfig_reg = FOCConfig_reg[motorID];
 8004516:	4a61      	ldr	r2, [pc, #388]	@ (800469c <RI_GetRegisterMotor1+0x694>)
              (void)memcpy(rawData, (const uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 8004518:	6812      	ldr	r2, [r2, #0]
 800451a:	6810      	ldr	r0, [r2, #0]
 800451c:	6851      	ldr	r1, [r2, #4]
 800451e:	6894      	ldr	r4, [r2, #8]
 8004520:	609c      	str	r4, [r3, #8]
 8004522:	6018      	str	r0, [r3, #0]
 8004524:	6059      	str	r1, [r3, #4]
 8004526:	8992      	ldrh	r2, [r2, #12]
 8004528:	819a      	strh	r2, [r3, #12]
    uint8_t retVal = MCP_CMD_OK;
 800452a:	2000      	movs	r0, #0
              (void)memcpy(rawData, (const uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 800452c:	2310      	movs	r3, #16
 800452e:	e629      	b.n	8004184 <RI_GetRegisterMotor1+0x17c>
              ApplicationConfig_reg_t const *pApplicationConfig_reg = ApplicationConfig_reg[motorID];
 8004530:	4a5b      	ldr	r2, [pc, #364]	@ (80046a0 <RI_GetRegisterMotor1+0x698>)
              (void)memcpy(rawData, (const uint8_t *)pApplicationConfig_reg, sizeof(ApplicationConfig_reg_t));
 8004532:	6812      	ldr	r2, [r2, #0]
 8004534:	6850      	ldr	r0, [r2, #4]
 8004536:	6814      	ldr	r4, [r2, #0]
 8004538:	6891      	ldr	r1, [r2, #8]
 800453a:	68d2      	ldr	r2, [r2, #12]
 800453c:	60da      	str	r2, [r3, #12]
 800453e:	6058      	str	r0, [r3, #4]
 8004540:	601c      	str	r4, [r3, #0]
 8004542:	6099      	str	r1, [r3, #8]
    uint8_t retVal = MCP_CMD_OK;
 8004544:	2000      	movs	r0, #0
              (void)memcpy(rawData, (const uint8_t *)pApplicationConfig_reg, sizeof(ApplicationConfig_reg_t));
 8004546:	2312      	movs	r3, #18
 8004548:	e61c      	b.n	8004184 <RI_GetRegisterMotor1+0x17c>
              MotorConfig_reg_t const *pMotorConfig_reg = MotorConfig_reg[motorID];
 800454a:	4a56      	ldr	r2, [pc, #344]	@ (80046a4 <RI_GetRegisterMotor1+0x69c>)
              (void)memcpy(rawData, (const uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 800454c:	6812      	ldr	r2, [r2, #0]
 800454e:	f102 0e30 	add.w	lr, r2, #48	@ 0x30
 8004552:	6814      	ldr	r4, [r2, #0]
 8004554:	6850      	ldr	r0, [r2, #4]
 8004556:	6891      	ldr	r1, [r2, #8]
 8004558:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 800455c:	f8c3 c00c 	str.w	ip, [r3, #12]
 8004560:	3210      	adds	r2, #16
 8004562:	4572      	cmp	r2, lr
 8004564:	601c      	str	r4, [r3, #0]
 8004566:	6058      	str	r0, [r3, #4]
 8004568:	6099      	str	r1, [r3, #8]
 800456a:	f103 0310 	add.w	r3, r3, #16
 800456e:	d1f0      	bne.n	8004552 <RI_GetRegisterMotor1+0x54a>
 8004570:	6810      	ldr	r0, [r2, #0]
 8004572:	6851      	ldr	r1, [r2, #4]
 8004574:	6892      	ldr	r2, [r2, #8]
 8004576:	609a      	str	r2, [r3, #8]
 8004578:	6018      	str	r0, [r3, #0]
 800457a:	6059      	str	r1, [r3, #4]
    uint8_t retVal = MCP_CMD_OK;
 800457c:	2000      	movs	r0, #0
              (void)memcpy(rawData, (const uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 800457e:	233e      	movs	r3, #62	@ 0x3e
 8004580:	e600      	b.n	8004184 <RI_GetRegisterMotor1+0x17c>
          switch (regID)
 8004582:	f641 03d0 	movw	r3, #6352	@ 0x18d0
 8004586:	4298      	cmp	r0, r3
 8004588:	f000 809c 	beq.w	80046c4 <RI_GetRegisterMotor1+0x6bc>
 800458c:	f641 1310 	movw	r3, #6416	@ 0x1910
 8004590:	4298      	cmp	r0, r3
 8004592:	f040 80c0 	bne.w	8004716 <RI_GetRegisterMotor1+0x70e>
              *regdataU16 = PID_GetKPDivisorPOW2(&(&STO_PLL_M1)->PIRegulator);
 8004596:	4844      	ldr	r0, [pc, #272]	@ (80046a8 <RI_GetRegisterMotor1+0x6a0>)
 8004598:	f004 fc22 	bl	8008de0 <PID_GetKPDivisorPOW2>
 800459c:	8020      	strh	r0, [r4, #0]
              break;
 800459e:	e5cd      	b.n	800413c <RI_GetRegisterMotor1+0x134>
          switch (regID)
 80045a0:	f241 5310 	movw	r3, #5392	@ 0x1510
 80045a4:	4298      	cmp	r0, r3
 80045a6:	f000 80a3 	beq.w	80046f0 <RI_GetRegisterMotor1+0x6e8>
 80045aa:	f241 5350 	movw	r3, #5456	@ 0x1550
 80045ae:	4298      	cmp	r0, r3
 80045b0:	f040 80b1 	bne.w	8004716 <RI_GetRegisterMotor1+0x70e>
              *regdataU16 = PID_GetKIDivisorPOW2(&PIDIdHandle_M1);
 80045b4:	4838      	ldr	r0, [pc, #224]	@ (8004698 <RI_GetRegisterMotor1+0x690>)
 80045b6:	f004 fc1b 	bl	8008df0 <PID_GetKIDivisorPOW2>
 80045ba:	8020      	strh	r0, [r4, #0]
              break;
 80045bc:	e5be      	b.n	800413c <RI_GetRegisterMotor1+0x134>
          switch (regID)
 80045be:	f5b0 6f29 	cmp.w	r0, #2704	@ 0xa90
 80045c2:	f000 8089 	beq.w	80046d8 <RI_GetRegisterMotor1+0x6d0>
 80045c6:	f5b0 6f35 	cmp.w	r0, #2896	@ 0xb50
 80045ca:	f040 80a4 	bne.w	8004716 <RI_GetRegisterMotor1+0x70e>
 80045ce:	4b30      	ldr	r3, [pc, #192]	@ (8004690 <RI_GetRegisterMotor1+0x688>)
 80045d0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
              *regdata16 = SPD_GetElAngle((SpeednPosFdbk_Handle_t *)&STO_PLL_M1);
 80045d4:	8023      	strh	r3, [r4, #0]
              break;
 80045d6:	e5b1      	b.n	800413c <RI_GetRegisterMotor1+0x134>
          switch (regID)
 80045d8:	f5b0 7fc8 	cmp.w	r0, #400	@ 0x190
 80045dc:	f000 8092 	beq.w	8004704 <RI_GetRegisterMotor1+0x6fc>
 80045e0:	f5b0 7fe8 	cmp.w	r0, #464	@ 0x1d0
 80045e4:	f040 8097 	bne.w	8004716 <RI_GetRegisterMotor1+0x70e>
              *regdata16 = PID_GetKI(&PIDIqHandle_M1);
 80045e8:	482a      	ldr	r0, [pc, #168]	@ (8004694 <RI_GetRegisterMotor1+0x68c>)
 80045ea:	f004 fbf3 	bl	8008dd4 <PID_GetKI>
 80045ee:	8020      	strh	r0, [r4, #0]
              break;
 80045f0:	e5a4      	b.n	800413c <RI_GetRegisterMotor1+0x134>
          switch (regID)
 80045f2:	f5b0 6ffa 	cmp.w	r0, #2000	@ 0x7d0
 80045f6:	f000 80ae 	beq.w	8004756 <RI_GetRegisterMotor1+0x74e>
 80045fa:	f5b0 6f01 	cmp.w	r0, #2064	@ 0x810
 80045fe:	f040 808a 	bne.w	8004716 <RI_GetRegisterMotor1+0x70e>
              *regdata16 = MCI_GetIab(pMCIN).b;
 8004602:	4822      	ldr	r0, [pc, #136]	@ (800468c <RI_GetRegisterMotor1+0x684>)
 8004604:	f7fd fd4c 	bl	80020a0 <MCI_GetIab>
 8004608:	f3c0 430f 	ubfx	r3, r0, #16, #16
 800460c:	8023      	strh	r3, [r4, #0]
              break;
 800460e:	e595      	b.n	800413c <RI_GetRegisterMotor1+0x134>
          switch (regID)
 8004610:	f5b0 7f54 	cmp.w	r0, #848	@ 0x350
 8004614:	f000 80c9 	beq.w	80047aa <RI_GetRegisterMotor1+0x7a2>
 8004618:	f5b0 7f64 	cmp.w	r0, #912	@ 0x390
 800461c:	d17b      	bne.n	8004716 <RI_GetRegisterMotor1+0x70e>
              STO_PLL_GetObserverGains(&STO_PLL_M1, &hC1, &hC2);
 800461e:	481c      	ldr	r0, [pc, #112]	@ (8004690 <RI_GetRegisterMotor1+0x688>)
 8004620:	aa13      	add	r2, sp, #76	@ 0x4c
 8004622:	a912      	add	r1, sp, #72	@ 0x48
 8004624:	f006 f854 	bl	800a6d0 <STO_PLL_GetObserverGains>
              *regdata16 = hC2;
 8004628:	f8bd 304c 	ldrh.w	r3, [sp, #76]	@ 0x4c
 800462c:	8023      	strh	r3, [r4, #0]
              break;
 800462e:	e585      	b.n	800413c <RI_GetRegisterMotor1+0x134>
          switch (regID)
 8004630:	f5b0 6f49 	cmp.w	r0, #3216	@ 0xc90
 8004634:	d16b      	bne.n	800470e <RI_GetRegisterMotor1+0x706>
              *regdata16 = STO_PLL_GetEstimatedBemf(&STO_PLL_M1).beta;
 8004636:	4816      	ldr	r0, [pc, #88]	@ (8004690 <RI_GetRegisterMotor1+0x688>)
 8004638:	f006 f834 	bl	800a6a4 <STO_PLL_GetEstimatedBemf>
 800463c:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8004640:	8023      	strh	r3, [r4, #0]
              break;
 8004642:	e57b      	b.n	800413c <RI_GetRegisterMotor1+0x134>
          switch (regID)
 8004644:	f5b0 6f15 	cmp.w	r0, #2384	@ 0x950
 8004648:	d165      	bne.n	8004716 <RI_GetRegisterMotor1+0x70e>
              *regdata16 = MCI_GetIqdref(pMCIN).q;
 800464a:	4810      	ldr	r0, [pc, #64]	@ (800468c <RI_GetRegisterMotor1+0x684>)
 800464c:	f7fd fd46 	bl	80020dc <MCI_GetIqdref>
 8004650:	8020      	strh	r0, [r4, #0]
              break;
 8004652:	e573      	b.n	800413c <RI_GetRegisterMotor1+0x134>
              *regdata16 = MCI_GetIqd(pMCIN).d;
 8004654:	480d      	ldr	r0, [pc, #52]	@ (800468c <RI_GetRegisterMotor1+0x684>)
 8004656:	f7fd fd37 	bl	80020c8 <MCI_GetIqd>
 800465a:	f3c0 430f 	ubfx	r3, r0, #16, #16
 800465e:	8023      	strh	r3, [r4, #0]
              break;
 8004660:	e56c      	b.n	800413c <RI_GetRegisterMotor1+0x134>
              *regdata16 = MCI_GetIalphabeta(pMCIN).beta;
 8004662:	480a      	ldr	r0, [pc, #40]	@ (800468c <RI_GetRegisterMotor1+0x684>)
 8004664:	f7fd fd26 	bl	80020b4 <MCI_GetIalphabeta>
 8004668:	f3c0 430f 	ubfx	r3, r0, #16, #16
 800466c:	8023      	strh	r3, [r4, #0]
              break;
 800466e:	e565      	b.n	800413c <RI_GetRegisterMotor1+0x134>
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDIqHandle_M1);
 8004670:	4808      	ldr	r0, [pc, #32]	@ (8004694 <RI_GetRegisterMotor1+0x68c>)
 8004672:	f004 fbdd 	bl	8008e30 <PID_GetKDDivisorPOW2>
 8004676:	8020      	strh	r0, [r4, #0]
              break;
 8004678:	e560      	b.n	800413c <RI_GetRegisterMotor1+0x134>
              *regdata16 = PID_GetKD(&PIDSpeedHandle_M1);
 800467a:	480c      	ldr	r0, [pc, #48]	@ (80046ac <RI_GetRegisterMotor1+0x6a4>)
 800467c:	f004 fbd4 	bl	8008e28 <PID_GetKD>
 8004680:	8020      	strh	r0, [r4, #0]
              break;
 8004682:	e55b      	b.n	800413c <RI_GetRegisterMotor1+0x134>
 8004684:	20000028 	.word	0x20000028
 8004688:	20000230 	.word	0x20000230
 800468c:	20000000 	.word	0x20000000
 8004690:	20000068 	.word	0x20000068
 8004694:	2000030c 	.word	0x2000030c
 8004698:	200002e0 	.word	0x200002e0
 800469c:	20000400 	.word	0x20000400
 80046a0:	200003f8 	.word	0x200003f8
 80046a4:	200003fc 	.word	0x200003fc
 80046a8:	2000009c 	.word	0x2000009c
 80046ac:	20000338 	.word	0x20000338
              *regdataU16 = PID_GetKPDivisorPOW2(&PIDIqHandle_M1);
 80046b0:	4842      	ldr	r0, [pc, #264]	@ (80047bc <RI_GetRegisterMotor1+0x7b4>)
 80046b2:	f004 fb95 	bl	8008de0 <PID_GetKPDivisorPOW2>
 80046b6:	8020      	strh	r0, [r4, #0]
              break;
 80046b8:	e540      	b.n	800413c <RI_GetRegisterMotor1+0x134>
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDSpeedHandle_M1);
 80046ba:	4841      	ldr	r0, [pc, #260]	@ (80047c0 <RI_GetRegisterMotor1+0x7b8>)
 80046bc:	f004 fbb8 	bl	8008e30 <PID_GetKDDivisorPOW2>
 80046c0:	8020      	strh	r0, [r4, #0]
              break;
 80046c2:	e53b      	b.n	800413c <RI_GetRegisterMotor1+0x134>
              *regdataU16 = PID_GetKIDivisorPOW2(&(&STO_PLL_M1)->PIRegulator);
 80046c4:	483f      	ldr	r0, [pc, #252]	@ (80047c4 <RI_GetRegisterMotor1+0x7bc>)
 80046c6:	f004 fb93 	bl	8008df0 <PID_GetKIDivisorPOW2>
 80046ca:	8020      	strh	r0, [r4, #0]
              break;
 80046cc:	e536      	b.n	800413c <RI_GetRegisterMotor1+0x134>
              *regdata16 = PID_GetKP(&PIDSpeedHandle_M1);
 80046ce:	483c      	ldr	r0, [pc, #240]	@ (80047c0 <RI_GetRegisterMotor1+0x7b8>)
 80046d0:	f004 fb7c 	bl	8008dcc <PID_GetKP>
 80046d4:	8020      	strh	r0, [r4, #0]
              break;
 80046d6:	e531      	b.n	800413c <RI_GetRegisterMotor1+0x134>
              *regdata16 = MCI_GetValphabeta(pMCIN).beta;
 80046d8:	483b      	ldr	r0, [pc, #236]	@ (80047c8 <RI_GetRegisterMotor1+0x7c0>)
 80046da:	f7fd fd13 	bl	8002104 <MCI_GetValphabeta>
 80046de:	f3c0 430f 	ubfx	r3, r0, #16, #16
 80046e2:	8023      	strh	r3, [r4, #0]
              break;
 80046e4:	e52a      	b.n	800413c <RI_GetRegisterMotor1+0x134>
              *regdata16 = MCI_GetValphabeta(pMCIN).alpha;
 80046e6:	4838      	ldr	r0, [pc, #224]	@ (80047c8 <RI_GetRegisterMotor1+0x7c0>)
 80046e8:	f7fd fd0c 	bl	8002104 <MCI_GetValphabeta>
 80046ec:	8020      	strh	r0, [r4, #0]
              break;
 80046ee:	e525      	b.n	800413c <RI_GetRegisterMotor1+0x134>
              *regdataU16 = PID_GetKPDivisorPOW2(&PIDIdHandle_M1);
 80046f0:	4836      	ldr	r0, [pc, #216]	@ (80047cc <RI_GetRegisterMotor1+0x7c4>)
 80046f2:	f004 fb75 	bl	8008de0 <PID_GetKPDivisorPOW2>
 80046f6:	8020      	strh	r0, [r4, #0]
              break;
 80046f8:	e520      	b.n	800413c <RI_GetRegisterMotor1+0x134>
              *regdata16 = NTC_GetAvTemp_C(&TempSensor_M1);
 80046fa:	4835      	ldr	r0, [pc, #212]	@ (80047d0 <RI_GetRegisterMotor1+0x7c8>)
 80046fc:	f004 fb48 	bl	8008d90 <NTC_GetAvTemp_C>
 8004700:	8020      	strh	r0, [r4, #0]
              break;
 8004702:	e51b      	b.n	800413c <RI_GetRegisterMotor1+0x134>
              *regdata16 = PID_GetKP(&PIDIqHandle_M1);
 8004704:	482d      	ldr	r0, [pc, #180]	@ (80047bc <RI_GetRegisterMotor1+0x7b4>)
 8004706:	f004 fb61 	bl	8008dcc <PID_GetKP>
 800470a:	8020      	strh	r0, [r4, #0]
              break;
 800470c:	e516      	b.n	800413c <RI_GetRegisterMotor1+0x134>
          switch (regID)
 800470e:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 8004712:	f43f ad13 	beq.w	800413c <RI_GetRegisterMotor1+0x134>
 8004716:	2005      	movs	r0, #5
 8004718:	e511      	b.n	800413e <RI_GetRegisterMotor1+0x136>
              *regdata16 = PID_GetKD(&PIDIqHandle_M1);
 800471a:	4828      	ldr	r0, [pc, #160]	@ (80047bc <RI_GetRegisterMotor1+0x7b4>)
 800471c:	f004 fb84 	bl	8008e28 <PID_GetKD>
 8004720:	8020      	strh	r0, [r4, #0]
              break;
 8004722:	e50b      	b.n	800413c <RI_GetRegisterMotor1+0x134>
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDIdHandle_M1);
 8004724:	4829      	ldr	r0, [pc, #164]	@ (80047cc <RI_GetRegisterMotor1+0x7c4>)
 8004726:	f004 fb83 	bl	8008e30 <PID_GetKDDivisorPOW2>
 800472a:	8020      	strh	r0, [r4, #0]
              break;
 800472c:	e506      	b.n	800413c <RI_GetRegisterMotor1+0x134>
              *regdataU16 = (uint16_t)PID_GetKPDivisorPOW2(&PIDSpeedHandle_M1);
 800472e:	4824      	ldr	r0, [pc, #144]	@ (80047c0 <RI_GetRegisterMotor1+0x7b8>)
 8004730:	f004 fb56 	bl	8008de0 <PID_GetKPDivisorPOW2>
 8004734:	8020      	strh	r0, [r4, #0]
              break;
 8004736:	e501      	b.n	800413c <RI_GetRegisterMotor1+0x134>
              *regdata16 = SPD_GetS16Speed((SpeednPosFdbk_Handle_t *)&STO_PLL_M1);
 8004738:	4826      	ldr	r0, [pc, #152]	@ (80047d4 <RI_GetRegisterMotor1+0x7cc>)
 800473a:	f005 fd1f 	bl	800a17c <SPD_GetS16Speed>
 800473e:	8020      	strh	r0, [r4, #0]
              break;
 8004740:	e4fc      	b.n	800413c <RI_GetRegisterMotor1+0x134>
              *regdata16 = PID_GetKP(&PIDIdHandle_M1);
 8004742:	4822      	ldr	r0, [pc, #136]	@ (80047cc <RI_GetRegisterMotor1+0x7c4>)
 8004744:	f004 fb42 	bl	8008dcc <PID_GetKP>
 8004748:	8020      	strh	r0, [r4, #0]
              break;
 800474a:	e4f7      	b.n	800413c <RI_GetRegisterMotor1+0x134>
              *regdata16 = PID_GetKD(&PIDIdHandle_M1);
 800474c:	481f      	ldr	r0, [pc, #124]	@ (80047cc <RI_GetRegisterMotor1+0x7c4>)
 800474e:	f004 fb6b 	bl	8008e28 <PID_GetKD>
 8004752:	8020      	strh	r0, [r4, #0]
              break;
 8004754:	e4f2      	b.n	800413c <RI_GetRegisterMotor1+0x134>
              *regdata16 = MCI_GetIab(pMCIN).a;
 8004756:	481c      	ldr	r0, [pc, #112]	@ (80047c8 <RI_GetRegisterMotor1+0x7c0>)
 8004758:	f7fd fca2 	bl	80020a0 <MCI_GetIab>
 800475c:	8020      	strh	r0, [r4, #0]
              break;
 800475e:	e4ed      	b.n	800413c <RI_GetRegisterMotor1+0x134>
              *regdata16 = MCI_GetVqd(pMCIN).q;
 8004760:	4819      	ldr	r0, [pc, #100]	@ (80047c8 <RI_GetRegisterMotor1+0x7c0>)
 8004762:	f7fd fcc5 	bl	80020f0 <MCI_GetVqd>
 8004766:	8020      	strh	r0, [r4, #0]
              break;
 8004768:	e4e8      	b.n	800413c <RI_GetRegisterMotor1+0x134>
              *regdata16 = PID_GetKP (&(&STO_PLL_M1)->PIRegulator);
 800476a:	4816      	ldr	r0, [pc, #88]	@ (80047c4 <RI_GetRegisterMotor1+0x7bc>)
 800476c:	f004 fb2e 	bl	8008dcc <PID_GetKP>
 8004770:	8020      	strh	r0, [r4, #0]
              break;
 8004772:	e4e3      	b.n	800413c <RI_GetRegisterMotor1+0x134>
              *regdata16 = PID_GetKI (&(&STO_PLL_M1)->PIRegulator);
 8004774:	4813      	ldr	r0, [pc, #76]	@ (80047c4 <RI_GetRegisterMotor1+0x7bc>)
 8004776:	f004 fb2d 	bl	8008dd4 <PID_GetKI>
 800477a:	8020      	strh	r0, [r4, #0]
              break;
 800477c:	e4de      	b.n	800413c <RI_GetRegisterMotor1+0x134>
              *regdata16 = MCI_GetIqdref(pMCIN).d;
 800477e:	4812      	ldr	r0, [pc, #72]	@ (80047c8 <RI_GetRegisterMotor1+0x7c0>)
 8004780:	f7fd fcac 	bl	80020dc <MCI_GetIqdref>
 8004784:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8004788:	8023      	strh	r3, [r4, #0]
              break;
 800478a:	e4d7      	b.n	800413c <RI_GetRegisterMotor1+0x134>
              *regdata16 = MCI_GetIalphabeta(pMCIN).alpha;
 800478c:	480e      	ldr	r0, [pc, #56]	@ (80047c8 <RI_GetRegisterMotor1+0x7c0>)
 800478e:	f7fd fc91 	bl	80020b4 <MCI_GetIalphabeta>
 8004792:	8020      	strh	r0, [r4, #0]
              break;
 8004794:	e4d2      	b.n	800413c <RI_GetRegisterMotor1+0x134>
              *regdata16 = STO_PLL_GetEstimatedCurrent(&STO_PLL_M1).alpha;
 8004796:	480f      	ldr	r0, [pc, #60]	@ (80047d4 <RI_GetRegisterMotor1+0x7cc>)
 8004798:	f005 ff88 	bl	800a6ac <STO_PLL_GetEstimatedCurrent>
 800479c:	8020      	strh	r0, [r4, #0]
              break;
 800479e:	e4cd      	b.n	800413c <RI_GetRegisterMotor1+0x134>
              *regdata16 = STO_PLL_GetEstimatedBemf(&STO_PLL_M1).alpha;
 80047a0:	480c      	ldr	r0, [pc, #48]	@ (80047d4 <RI_GetRegisterMotor1+0x7cc>)
 80047a2:	f005 ff7f 	bl	800a6a4 <STO_PLL_GetEstimatedBemf>
 80047a6:	8020      	strh	r0, [r4, #0]
              break;
 80047a8:	e4c8      	b.n	800413c <RI_GetRegisterMotor1+0x134>
              STO_PLL_GetObserverGains(&STO_PLL_M1, &hC1, &hC2);
 80047aa:	480a      	ldr	r0, [pc, #40]	@ (80047d4 <RI_GetRegisterMotor1+0x7cc>)
 80047ac:	aa13      	add	r2, sp, #76	@ 0x4c
 80047ae:	a912      	add	r1, sp, #72	@ 0x48
 80047b0:	f005 ff8e 	bl	800a6d0 <STO_PLL_GetObserverGains>
              *regdata16 = hC1;
 80047b4:	f8bd 3048 	ldrh.w	r3, [sp, #72]	@ 0x48
 80047b8:	8023      	strh	r3, [r4, #0]
              break;
 80047ba:	e4bf      	b.n	800413c <RI_GetRegisterMotor1+0x134>
 80047bc:	2000030c 	.word	0x2000030c
 80047c0:	20000338 	.word	0x20000338
 80047c4:	2000009c 	.word	0x2000009c
 80047c8:	20000000 	.word	0x20000000
 80047cc:	200002e0 	.word	0x200002e0
 80047d0:	20000398 	.word	0x20000398
 80047d4:	20000068 	.word	0x20000068

080047d8 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80047d8:	490c      	ldr	r1, [pc, #48]	@ (800480c <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80047da:	4a0d      	ldr	r2, [pc, #52]	@ (8004810 <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 80047dc:	680b      	ldr	r3, [r1, #0]
{
 80047de:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80047e0:	4c0c      	ldr	r4, [pc, #48]	@ (8004814 <_sbrk+0x3c>)
 80047e2:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 80047e4:	b12b      	cbz	r3, 80047f2 <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80047e6:	4418      	add	r0, r3
 80047e8:	4290      	cmp	r0, r2
 80047ea:	d807      	bhi.n	80047fc <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80047ec:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 80047ee:	4618      	mov	r0, r3
 80047f0:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80047f2:	4b09      	ldr	r3, [pc, #36]	@ (8004818 <_sbrk+0x40>)
 80047f4:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 80047f6:	4418      	add	r0, r3
 80047f8:	4290      	cmp	r0, r2
 80047fa:	d9f7      	bls.n	80047ec <_sbrk+0x14>
    errno = ENOMEM;
 80047fc:	f007 fd76 	bl	800c2ec <__errno>
 8004800:	230c      	movs	r3, #12
 8004802:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8004804:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004808:	4618      	mov	r0, r3
 800480a:	bd10      	pop	{r4, pc}
 800480c:	20001974 	.word	0x20001974
 8004810:	20020000 	.word	0x20020000
 8004814:	00000400 	.word	0x00000400
 8004818:	200181a8 	.word	0x200181a8

0800481c <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800481c:	b530      	push	{r4, r5, lr}

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800481e:	2400      	movs	r4, #0
{
 8004820:	b0a3      	sub	sp, #140	@ 0x8c
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004822:	4d64      	ldr	r5, [pc, #400]	@ (80049b4 <MX_TIM1_Init+0x198>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004824:	9402      	str	r4, [sp, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004826:	4621      	mov	r1, r4
 8004828:	2234      	movs	r2, #52	@ 0x34
 800482a:	a815      	add	r0, sp, #84	@ 0x54
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800482c:	e9cd 4403 	strd	r4, r4, [sp, #12]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8004830:	e9cd 4407 	strd	r4, r4, [sp, #28]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004834:	e9cd 440f 	strd	r4, r4, [sp, #60]	@ 0x3c
 8004838:	e9cd 4411 	strd	r4, r4, [sp, #68]	@ 0x44
 800483c:	e9cd 4413 	strd	r4, r4, [sp, #76]	@ 0x4c
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8004840:	9406      	str	r4, [sp, #24]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004842:	940e      	str	r4, [sp, #56]	@ 0x38
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004844:	f007 fd24 	bl	800c290 <memset>
  htim1.Instance = TIM1;
 8004848:	4b5b      	ldr	r3, [pc, #364]	@ (80049b8 <MX_TIM1_Init+0x19c>)
  htim1.Init.Prescaler = ((TIM_CLOCK_DIVIDER) - 1);
 800484a:	606c      	str	r4, [r5, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
  htim1.Init.Period = ((PWM_PERIOD_CYCLES) / 2);
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 800484c:	61ac      	str	r4, [r5, #24]
  htim1.Instance = TIM1;
 800484e:	602b      	str	r3, [r5, #0]
  htim1.Init.Period = ((PWM_PERIOD_CYCLES) / 2);
 8004850:	2420      	movs	r4, #32
 8004852:	f44f 53a6 	mov.w	r3, #5312	@ 0x14c0
 8004856:	e9c5 4302 	strd	r4, r3, [r5, #8]
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 800485a:	f44f 7c80 	mov.w	ip, #256	@ 0x100
 800485e:	2301      	movs	r3, #1
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004860:	4628      	mov	r0, r5
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 8004862:	e9c5 c304 	strd	ip, r3, [r5, #16]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004866:	f003 fa2d 	bl	8007cc4 <HAL_TIM_PWM_Init>
 800486a:	2800      	cmp	r0, #0
 800486c:	d16e      	bne.n	800494c <MX_TIM1_Init+0x130>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800486e:	2300      	movs	r3, #0
 8004870:	9304      	str	r3, [sp, #16]
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8004872:	2270      	movs	r2, #112	@ 0x70
 8004874:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004876:	484f      	ldr	r0, [pc, #316]	@ (80049b4 <MX_TIM1_Init+0x198>)
 8004878:	a902      	add	r1, sp, #8
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 800487a:	e9cd 2302 	strd	r2, r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800487e:	f003 fbfd 	bl	800807c <HAL_TIMEx_MasterConfigSynchronization>
 8004882:	2800      	cmp	r0, #0
 8004884:	d177      	bne.n	8004976 <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
  }
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_BKIN;
 8004886:	2001      	movs	r0, #1
 8004888:	2101      	movs	r1, #1
 800488a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_LOW;
 800488e:	2301      	movs	r3, #1
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 8004890:	4848      	ldr	r0, [pc, #288]	@ (80049b4 <MX_TIM1_Init+0x198>)
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_LOW;
 8004892:	9308      	str	r3, [sp, #32]
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 8004894:	aa06      	add	r2, sp, #24
 8004896:	2102      	movs	r1, #2
 8004898:	f003 fc9c 	bl	80081d4 <HAL_TIMEx_ConfigBreakInput>
 800489c:	2800      	cmp	r0, #0
 800489e:	d167      	bne.n	8004970 <MX_TIM1_Init+0x154>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
  sConfigOC.Pulse = ((PWM_PERIOD_CYCLES) / 4);
 80048a0:	2160      	movs	r1, #96	@ 0x60
 80048a2:	f44f 6326 	mov.w	r3, #2656	@ 0xa60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80048a6:	2000      	movs	r0, #0
  sConfigOC.Pulse = ((PWM_PERIOD_CYCLES) / 4);
 80048a8:	e9cd 130e 	strd	r1, r3, [sp, #56]	@ 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80048ac:	2100      	movs	r1, #0
 80048ae:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80048b2:	2200      	movs	r2, #0
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80048b4:	483f      	ldr	r0, [pc, #252]	@ (80049b4 <MX_TIM1_Init+0x198>)
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80048b6:	9214      	str	r2, [sp, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80048b8:	a90e      	add	r1, sp, #56	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80048ba:	e9cd 2210 	strd	r2, r2, [sp, #64]	@ 0x40
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80048be:	f003 faef 	bl	8007ea0 <HAL_TIM_PWM_ConfigChannel>
 80048c2:	2800      	cmp	r0, #0
 80048c4:	d151      	bne.n	800496a <MX_TIM1_Init+0x14e>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80048c6:	483b      	ldr	r0, [pc, #236]	@ (80049b4 <MX_TIM1_Init+0x198>)
 80048c8:	2204      	movs	r2, #4
 80048ca:	a90e      	add	r1, sp, #56	@ 0x38
 80048cc:	f003 fae8 	bl	8007ea0 <HAL_TIM_PWM_ConfigChannel>
 80048d0:	2800      	cmp	r0, #0
 80048d2:	d147      	bne.n	8004964 <MX_TIM1_Init+0x148>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80048d4:	4837      	ldr	r0, [pc, #220]	@ (80049b4 <MX_TIM1_Init+0x198>)
 80048d6:	2208      	movs	r2, #8
 80048d8:	a90e      	add	r1, sp, #56	@ 0x38
 80048da:	f003 fae1 	bl	8007ea0 <HAL_TIM_PWM_ConfigChannel>
 80048de:	2800      	cmp	r0, #0
 80048e0:	d13d      	bne.n	800495e <MX_TIM1_Init+0x142>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80048e2:	2270      	movs	r2, #112	@ 0x70
 80048e4:	f241 43bf 	movw	r3, #5311	@ 0x14bf
 80048e8:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
  sConfigOC.Pulse = (((PWM_PERIOD_CYCLES) / 2) - (HTMIN));
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80048ec:	4831      	ldr	r0, [pc, #196]	@ (80049b4 <MX_TIM1_Init+0x198>)
 80048ee:	a90e      	add	r1, sp, #56	@ 0x38
 80048f0:	220c      	movs	r2, #12
 80048f2:	f003 fad5 	bl	8007ea0 <HAL_TIM_PWM_ConfigChannel>
 80048f6:	bb78      	cbnz	r0, 8004958 <MX_TIM1_Init+0x13c>
  {
    Error_Handler();
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 80048f8:	f44f 6000 	mov.w	r0, #2048	@ 0x800
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 80048fc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004900:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8004902:	e9cd 0215 	strd	r0, r2, [sp, #84]	@ 0x54
  sBreakDeadTimeConfig.DeadTime = 0;
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004906:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
  sBreakDeadTimeConfig.BreakFilter = 0;
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_ENABLE;
 800490a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800490e:	e9cd 3019 	strd	r3, r0, [sp, #100]	@ 0x64
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_ENABLE;
 8004912:	921d      	str	r2, [sp, #116]	@ 0x74
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
  sBreakDeadTimeConfig.Break2Filter = 3;
 8004914:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 8004918:	2203      	movs	r2, #3
 800491a:	e9cd 021e 	strd	r0, r2, [sp, #120]	@ 0x78
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800491e:	a915      	add	r1, sp, #84	@ 0x54
 8004920:	4824      	ldr	r0, [pc, #144]	@ (80049b4 <MX_TIM1_Init+0x198>)
  sBreakDeadTimeConfig.DeadTime = 0;
 8004922:	e9cd 3317 	strd	r3, r3, [sp, #92]	@ 0x5c
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8004926:	e9cd 331b 	strd	r3, r3, [sp, #108]	@ 0x6c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800492a:	e9cd 3320 	strd	r3, r3, [sp, #128]	@ 0x80
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800492e:	f003 fbff 	bl	8008130 <HAL_TIMEx_ConfigBreakDeadTime>
 8004932:	b970      	cbnz	r0, 8004952 <MX_TIM1_Init+0x136>
}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM1)
 8004934:	4a20      	ldr	r2, [pc, #128]	@ (80049b8 <MX_TIM1_Init+0x19c>)
 8004936:	6829      	ldr	r1, [r5, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004938:	2300      	movs	r3, #0
  if(timHandle->Instance==TIM1)
 800493a:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800493c:	e9cd 3309 	strd	r3, r3, [sp, #36]	@ 0x24
 8004940:	e9cd 330b 	strd	r3, r3, [sp, #44]	@ 0x2c
 8004944:	930d      	str	r3, [sp, #52]	@ 0x34
  if(timHandle->Instance==TIM1)
 8004946:	d019      	beq.n	800497c <MX_TIM1_Init+0x160>
}
 8004948:	b023      	add	sp, #140	@ 0x8c
 800494a:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 800494c:	f7fd faa0 	bl	8001e90 <Error_Handler>
 8004950:	e78d      	b.n	800486e <MX_TIM1_Init+0x52>
    Error_Handler();
 8004952:	f7fd fa9d 	bl	8001e90 <Error_Handler>
 8004956:	e7ed      	b.n	8004934 <MX_TIM1_Init+0x118>
    Error_Handler();
 8004958:	f7fd fa9a 	bl	8001e90 <Error_Handler>
 800495c:	e7cc      	b.n	80048f8 <MX_TIM1_Init+0xdc>
    Error_Handler();
 800495e:	f7fd fa97 	bl	8001e90 <Error_Handler>
 8004962:	e7be      	b.n	80048e2 <MX_TIM1_Init+0xc6>
    Error_Handler();
 8004964:	f7fd fa94 	bl	8001e90 <Error_Handler>
 8004968:	e7b4      	b.n	80048d4 <MX_TIM1_Init+0xb8>
    Error_Handler();
 800496a:	f7fd fa91 	bl	8001e90 <Error_Handler>
 800496e:	e7aa      	b.n	80048c6 <MX_TIM1_Init+0xaa>
    Error_Handler();
 8004970:	f7fd fa8e 	bl	8001e90 <Error_Handler>
 8004974:	e794      	b.n	80048a0 <MX_TIM1_Init+0x84>
    Error_Handler();
 8004976:	f7fd fa8b 	bl	8001e90 <Error_Handler>
 800497a:	e784      	b.n	8004886 <MX_TIM1_Init+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800497c:	f502 4264 	add.w	r2, r2, #58368	@ 0xe400
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004980:	2302      	movs	r3, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004982:	6cd1      	ldr	r1, [r2, #76]	@ 0x4c
 8004984:	f041 0101 	orr.w	r1, r1, #1
 8004988:	64d1      	str	r1, [r2, #76]	@ 0x4c
 800498a:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800498c:	f002 0201 	and.w	r2, r2, #1
 8004990:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8004992:	f44f 64e0 	mov.w	r4, #1792	@ 0x700
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8004996:	2206      	movs	r2, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004998:	a909      	add	r1, sp, #36	@ 0x24
 800499a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800499e:	e9cd 4309 	strd	r4, r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80049a2:	e9cd 330b 	strd	r3, r3, [sp, #44]	@ 0x2c
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049a6:	9d01      	ldr	r5, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80049a8:	920d      	str	r2, [sp, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049aa:	f002 f89b 	bl	8006ae4 <HAL_GPIO_Init>
}
 80049ae:	b023      	add	sp, #140	@ 0x8c
 80049b0:	bd30      	pop	{r4, r5, pc}
 80049b2:	bf00      	nop
 80049b4:	200019c8 	.word	0x200019c8
 80049b8:	40012c00 	.word	0x40012c00

080049bc <MX_TIM6_Init>:
{
 80049bc:	b500      	push	{lr}
  htim6.Instance = TIM6;
 80049be:	4813      	ldr	r0, [pc, #76]	@ (8004a0c <MX_TIM6_Init+0x50>)
 80049c0:	4913      	ldr	r1, [pc, #76]	@ (8004a10 <MX_TIM6_Init+0x54>)
{
 80049c2:	b085      	sub	sp, #20
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80049c4:	2300      	movs	r3, #0
 80049c6:	e9cd 3301 	strd	r3, r3, [sp, #4]
  htim6.Init.Prescaler = 0;
 80049ca:	e9c0 1300 	strd	r1, r3, [r0]
  htim6.Init.Period = 8499;
 80049ce:	f242 1233 	movw	r2, #8499	@ 0x2133
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80049d2:	9303      	str	r3, [sp, #12]
  htim6.Init.Prescaler = 0;
 80049d4:	6083      	str	r3, [r0, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80049d6:	2380      	movs	r3, #128	@ 0x80
  htim6.Init.Period = 8499;
 80049d8:	60c2      	str	r2, [r0, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80049da:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80049dc:	f003 f8c8 	bl	8007b70 <HAL_TIM_Base_Init>
 80049e0:	b958      	cbnz	r0, 80049fa <MX_TIM6_Init+0x3e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80049e2:	2220      	movs	r2, #32
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80049e4:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80049e6:	4809      	ldr	r0, [pc, #36]	@ (8004a0c <MX_TIM6_Init+0x50>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80049e8:	9201      	str	r2, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80049ea:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80049ec:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80049ee:	f003 fb45 	bl	800807c <HAL_TIMEx_MasterConfigSynchronization>
 80049f2:	b928      	cbnz	r0, 8004a00 <MX_TIM6_Init+0x44>
}
 80049f4:	b005      	add	sp, #20
 80049f6:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80049fa:	f7fd fa49 	bl	8001e90 <Error_Handler>
 80049fe:	e7f0      	b.n	80049e2 <MX_TIM6_Init+0x26>
    Error_Handler();
 8004a00:	f7fd fa46 	bl	8001e90 <Error_Handler>
}
 8004a04:	b005      	add	sp, #20
 8004a06:	f85d fb04 	ldr.w	pc, [sp], #4
 8004a0a:	bf00      	nop
 8004a0c:	20001978 	.word	0x20001978
 8004a10:	40001000 	.word	0x40001000
 8004a14:	00000000 	.word	0x00000000

08004a18 <HAL_TIM_PWM_MspInit>:
{
 8004a18:	b510      	push	{r4, lr}
  if(tim_pwmHandle->Instance==TIM1)
 8004a1a:	4a1b      	ldr	r2, [pc, #108]	@ (8004a88 <HAL_TIM_PWM_MspInit+0x70>)
 8004a1c:	6801      	ldr	r1, [r0, #0]
{
 8004a1e:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a20:	2300      	movs	r3, #0
  if(tim_pwmHandle->Instance==TIM1)
 8004a22:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a24:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004a28:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8004a2c:	9306      	str	r3, [sp, #24]
  if(tim_pwmHandle->Instance==TIM1)
 8004a2e:	d001      	beq.n	8004a34 <HAL_TIM_PWM_MspInit+0x1c>
}
 8004a30:	b008      	add	sp, #32
 8004a32:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004a34:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004a38:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Pin = M1_DP_Pin;
 8004a3c:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8004a80 <HAL_TIM_PWM_MspInit+0x68>
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004a40:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004a42:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004a46:	661a      	str	r2, [r3, #96]	@ 0x60
 8004a48:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004a4a:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004a4e:	9200      	str	r2, [sp, #0]
 8004a50:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a52:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004a54:	f042 0201 	orr.w	r2, r2, #1
 8004a58:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004a5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a5c:	f003 0301 	and.w	r3, r3, #1
 8004a60:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a62:	2201      	movs	r2, #1
    GPIO_InitStruct.Alternate = GPIO_AF12_TIM1_COMP1;
 8004a64:	230c      	movs	r3, #12
    HAL_GPIO_Init(M1_DP_GPIO_Port, &GPIO_InitStruct);
 8004a66:	a902      	add	r1, sp, #8
 8004a68:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_DP_Pin;
 8004a6c:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a70:	9c01      	ldr	r4, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a72:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF12_TIM1_COMP1;
 8004a74:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(M1_DP_GPIO_Port, &GPIO_InitStruct);
 8004a76:	f002 f835 	bl	8006ae4 <HAL_GPIO_Init>
}
 8004a7a:	b008      	add	sp, #32
 8004a7c:	bd10      	pop	{r4, pc}
 8004a7e:	bf00      	nop
 8004a80:	00000800 	.word	0x00000800
 8004a84:	00000012 	.word	0x00000012
 8004a88:	40012c00 	.word	0x40012c00

08004a8c <HAL_TIM_Base_MspInit>:
  if(tim_baseHandle->Instance==TIM6)
 8004a8c:	4b09      	ldr	r3, [pc, #36]	@ (8004ab4 <HAL_TIM_Base_MspInit+0x28>)
 8004a8e:	6802      	ldr	r2, [r0, #0]
 8004a90:	429a      	cmp	r2, r3
 8004a92:	d000      	beq.n	8004a96 <HAL_TIM_Base_MspInit+0xa>
 8004a94:	4770      	bx	lr
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004a96:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
{
 8004a9a:	b082      	sub	sp, #8
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004a9c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004a9e:	f042 0210 	orr.w	r2, r2, #16
 8004aa2:	659a      	str	r2, [r3, #88]	@ 0x58
 8004aa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004aa6:	f003 0310 	and.w	r3, r3, #16
 8004aaa:	9301      	str	r3, [sp, #4]
 8004aac:	9b01      	ldr	r3, [sp, #4]
}
 8004aae:	b002      	add	sp, #8
 8004ab0:	4770      	bx	lr
 8004ab2:	bf00      	nop
 8004ab4:	40001000 	.word	0x40001000

08004ab8 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004ab8:	b510      	push	{r4, lr}
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004aba:	481f      	ldr	r0, [pc, #124]	@ (8004b38 <MX_USART2_UART_Init+0x80>)
 8004abc:	4c1f      	ldr	r4, [pc, #124]	@ (8004b3c <MX_USART2_UART_Init+0x84>)
  huart2.Init.BaudRate = 115200;
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004abe:	2300      	movs	r3, #0
  huart2.Init.BaudRate = 115200;
 8004ac0:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004ac4:	220c      	movs	r2, #12
  huart2.Init.BaudRate = 115200;
 8004ac6:	e9c0 4100 	strd	r4, r1, [r0]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004aca:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004ace:	e9c0 3204 	strd	r3, r2, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004ad2:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004ad6:	e9c0 3308 	strd	r3, r3, [r0, #32]
 8004ada:	6283      	str	r3, [r0, #40]	@ 0x28
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004adc:	f003 fede 	bl	800889c <HAL_UART_Init>
 8004ae0:	b970      	cbnz	r0, 8004b00 <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004ae2:	4815      	ldr	r0, [pc, #84]	@ (8004b38 <MX_USART2_UART_Init+0x80>)
 8004ae4:	2100      	movs	r1, #0
 8004ae6:	f003 ff2b 	bl	8008940 <HAL_UARTEx_SetTxFifoThreshold>
 8004aea:	b988      	cbnz	r0, 8004b10 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004aec:	4812      	ldr	r0, [pc, #72]	@ (8004b38 <MX_USART2_UART_Init+0x80>)
 8004aee:	2100      	movs	r1, #0
 8004af0:	f003 ff68 	bl	80089c4 <HAL_UARTEx_SetRxFifoThreshold>
 8004af4:	b9a0      	cbnz	r0, 8004b20 <MX_USART2_UART_Init+0x68>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8004af6:	4810      	ldr	r0, [pc, #64]	@ (8004b38 <MX_USART2_UART_Init+0x80>)
 8004af8:	f003 ff04 	bl	8008904 <HAL_UARTEx_DisableFifoMode>
 8004afc:	b9b8      	cbnz	r0, 8004b2e <MX_USART2_UART_Init+0x76>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004afe:	bd10      	pop	{r4, pc}
    Error_Handler();
 8004b00:	f7fd f9c6 	bl	8001e90 <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004b04:	480c      	ldr	r0, [pc, #48]	@ (8004b38 <MX_USART2_UART_Init+0x80>)
 8004b06:	2100      	movs	r1, #0
 8004b08:	f003 ff1a 	bl	8008940 <HAL_UARTEx_SetTxFifoThreshold>
 8004b0c:	2800      	cmp	r0, #0
 8004b0e:	d0ed      	beq.n	8004aec <MX_USART2_UART_Init+0x34>
    Error_Handler();
 8004b10:	f7fd f9be 	bl	8001e90 <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004b14:	4808      	ldr	r0, [pc, #32]	@ (8004b38 <MX_USART2_UART_Init+0x80>)
 8004b16:	2100      	movs	r1, #0
 8004b18:	f003 ff54 	bl	80089c4 <HAL_UARTEx_SetRxFifoThreshold>
 8004b1c:	2800      	cmp	r0, #0
 8004b1e:	d0ea      	beq.n	8004af6 <MX_USART2_UART_Init+0x3e>
    Error_Handler();
 8004b20:	f7fd f9b6 	bl	8001e90 <Error_Handler>
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8004b24:	4804      	ldr	r0, [pc, #16]	@ (8004b38 <MX_USART2_UART_Init+0x80>)
 8004b26:	f003 feed 	bl	8008904 <HAL_UARTEx_DisableFifoMode>
 8004b2a:	2800      	cmp	r0, #0
 8004b2c:	d0e7      	beq.n	8004afe <MX_USART2_UART_Init+0x46>
}
 8004b2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8004b32:	f7fd b9ad 	b.w	8001e90 <Error_Handler>
 8004b36:	bf00      	nop
 8004b38:	20001ad8 	.word	0x20001ad8
 8004b3c:	40004400 	.word	0x40004400

08004b40 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004b40:	b570      	push	{r4, r5, r6, lr}
 8004b42:	4604      	mov	r4, r0
 8004b44:	b09c      	sub	sp, #112	@ 0x70

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b46:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004b48:	2254      	movs	r2, #84	@ 0x54
 8004b4a:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b4c:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8004b50:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8004b54:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004b56:	f007 fb9b 	bl	800c290 <memset>
  if(uartHandle->Instance==USART2)
 8004b5a:	4b37      	ldr	r3, [pc, #220]	@ (8004c38 <HAL_UART_MspInit+0xf8>)
 8004b5c:	6822      	ldr	r2, [r4, #0]
 8004b5e:	429a      	cmp	r2, r3
 8004b60:	d001      	beq.n	8004b66 <HAL_UART_MspInit+0x26>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004b62:	b01c      	add	sp, #112	@ 0x70
 8004b64:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004b66:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004b68:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004b6a:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004b6c:	f002 fdac 	bl	80076c8 <HAL_RCCEx_PeriphCLKConfig>
 8004b70:	2800      	cmp	r0, #0
 8004b72:	d14d      	bne.n	8004c10 <HAL_UART_MspInit+0xd0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004b74:	4b31      	ldr	r3, [pc, #196]	@ (8004c3c <HAL_UART_MspInit+0xfc>)
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8004b76:	4e32      	ldr	r6, [pc, #200]	@ (8004c40 <HAL_UART_MspInit+0x100>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8004b78:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004b7a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8004b7e:	659a      	str	r2, [r3, #88]	@ 0x58
 8004b80:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004b82:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 8004b86:	9200      	str	r2, [sp, #0]
 8004b88:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b8a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8004b8c:	ed9f 7b26 	vldr	d7, [pc, #152]	@ 8004c28 <HAL_UART_MspInit+0xe8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b90:	f042 0201 	orr.w	r2, r2, #1
 8004b94:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004b96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8004b98:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004b9c:	ed9f 7b24 	vldr	d7, [pc, #144]	@ 8004c30 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ba0:	f003 0301 	and.w	r3, r3, #1
 8004ba4:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ba6:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004ba8:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004baa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bae:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004bb0:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8004bb2:	ed8d 7b04 	vstr	d7, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004bb6:	f001 ff95 	bl	8006ae4 <HAL_GPIO_Init>
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8004bba:	4922      	ldr	r1, [pc, #136]	@ (8004c44 <HAL_UART_MspInit+0x104>)
 8004bbc:	221a      	movs	r2, #26
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	e9c6 1200 	strd	r1, r2, [r6]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004bc4:	4630      	mov	r0, r6
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8004bc6:	2280      	movs	r2, #128	@ 0x80
 8004bc8:	e9c6 3302 	strd	r3, r3, [r6, #8]
 8004bcc:	e9c6 2304 	strd	r2, r3, [r6, #16]
 8004bd0:	e9c6 3306 	strd	r3, r3, [r6, #24]
 8004bd4:	6233      	str	r3, [r6, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004bd6:	f001 fa25 	bl	8006024 <HAL_DMA_Init>
 8004bda:	b9f8      	cbnz	r0, 8004c1c <HAL_UART_MspInit+0xdc>
    hdma_usart2_tx.Instance = DMA1_Channel2;
 8004bdc:	4d1a      	ldr	r5, [pc, #104]	@ (8004c48 <HAL_UART_MspInit+0x108>)
 8004bde:	491b      	ldr	r1, [pc, #108]	@ (8004c4c <HAL_UART_MspInit+0x10c>)
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8004be0:	f8c4 6080 	str.w	r6, [r4, #128]	@ 0x80
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8004be4:	221b      	movs	r2, #27
 8004be6:	2300      	movs	r3, #0
 8004be8:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004bec:	4628      	mov	r0, r5
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8004bee:	2110      	movs	r1, #16
 8004bf0:	2280      	movs	r2, #128	@ 0x80
 8004bf2:	e9c5 1302 	strd	r1, r3, [r5, #8]
 8004bf6:	e9c5 3305 	strd	r3, r3, [r5, #20]
 8004bfa:	e9c5 3307 	strd	r3, r3, [r5, #28]
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8004bfe:	62b4      	str	r4, [r6, #40]	@ 0x28
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8004c00:	612a      	str	r2, [r5, #16]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004c02:	f001 fa0f 	bl	8006024 <HAL_DMA_Init>
 8004c06:	b930      	cbnz	r0, 8004c16 <HAL_UART_MspInit+0xd6>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8004c08:	67e5      	str	r5, [r4, #124]	@ 0x7c
 8004c0a:	62ac      	str	r4, [r5, #40]	@ 0x28
}
 8004c0c:	b01c      	add	sp, #112	@ 0x70
 8004c0e:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8004c10:	f7fd f93e 	bl	8001e90 <Error_Handler>
 8004c14:	e7ae      	b.n	8004b74 <HAL_UART_MspInit+0x34>
      Error_Handler();
 8004c16:	f7fd f93b 	bl	8001e90 <Error_Handler>
 8004c1a:	e7f5      	b.n	8004c08 <HAL_UART_MspInit+0xc8>
      Error_Handler();
 8004c1c:	f7fd f938 	bl	8001e90 <Error_Handler>
 8004c20:	e7dc      	b.n	8004bdc <HAL_UART_MspInit+0x9c>
 8004c22:	bf00      	nop
 8004c24:	f3af 8000 	nop.w
 8004c28:	0000000c 	.word	0x0000000c
 8004c2c:	00000002 	.word	0x00000002
	...
 8004c38:	40004400 	.word	0x40004400
 8004c3c:	40021000 	.word	0x40021000
 8004c40:	20001a78 	.word	0x20001a78
 8004c44:	40020008 	.word	0x40020008
 8004c48:	20001a18 	.word	0x20001a18
 8004c4c:	4002001c 	.word	0x4002001c

08004c50 <UASPEP_INIT>:
  * @brief  Initialization of the Hardware used for data transmission and reception.
  *
  * @param  pHandle Handler of the current instance of the UASPEP component
  */
void UASPEP_INIT(void *pHWHandle)
{
 8004c50:	b430      	push	{r4, r5}
#endif
    /* DMA interrupt not used for all families */
    /* Enable DMA end of transfer on UART RX channel completion */
    /* LL_DMA_EnableIT_TC(pHandle->rxDMA, pHandle->rxChannel) */
    /* Enable Error interrupt (EIE) to unmask Overrun interrupt */
    LL_USART_EnableIT_ERROR(pHandle->USARTx);
 8004c52:	6802      	ldr	r2, [r0, #0]
__STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx)
 8004c54:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c58:	e851 3f00 	ldrex	r3, [r1]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8004c5c:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c60:	e841 3400 	strex	r4, r3, [r1]
 8004c64:	2c00      	cmp	r4, #0
 8004c66:	d1f7      	bne.n	8004c58 <UASPEP_INIT+0x8>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 8004c68:	68c1      	ldr	r1, [r0, #12]
 8004c6a:	4d19      	ldr	r5, [pc, #100]	@ (8004cd0 <UASPEP_INIT+0x80>)
 8004c6c:	6843      	ldr	r3, [r0, #4]
 8004c6e:	5c6c      	ldrb	r4, [r5, r1]
 8004c70:	4423      	add	r3, r4

    /* Write the USART_RDR register address in the DMA control register to configure it as
     * the source of the transfer */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)&pHandle->USARTx->RDR);
 8004c72:	f102 0124 	add.w	r1, r2, #36	@ 0x24
 8004c76:	6099      	str	r1, [r3, #8]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8004c78:	2340      	movs	r3, #64	@ 0x40
 8004c7a:	6213      	str	r3, [r2, #32]
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
 8004c7c:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c80:	e851 3f00 	ldrex	r3, [r1]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8004c84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c88:	e841 3400 	strex	r4, r3, [r1]
 8004c8c:	2c00      	cmp	r4, #0
 8004c8e:	d1f7      	bne.n	8004c80 <UASPEP_INIT+0x30>
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8004c90:	2340      	movs	r3, #64	@ 0x40
 8004c92:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c94:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 8004c98:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c9c:	e842 3100 	strex	r1, r3, [r2]
 8004ca0:	2900      	cmp	r1, #0
 8004ca2:	d1f7      	bne.n	8004c94 <UASPEP_INIT+0x44>
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
 8004ca4:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ca8:	e851 3f00 	ldrex	r3, [r1]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8004cac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cb0:	e841 3400 	strex	r4, r3, [r1]
 8004cb4:	2c00      	cmp	r4, #0
 8004cb6:	d1f7      	bne.n	8004ca8 <UASPEP_INIT+0x58>
 8004cb8:	6901      	ldr	r1, [r0, #16]
 8004cba:	6883      	ldr	r3, [r0, #8]
 8004cbc:	5c69      	ldrb	r1, [r5, r1]
 8004cbe:	440b      	add	r3, r1
    LL_DMA_SetPeriphAddress(pHandle->txDMA, pHandle->txChannel, (uint32_t)&pHandle->USARTx->TDR);
 8004cc0:	f102 0028 	add.w	r0, r2, #40	@ 0x28
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8004cc4:	2140      	movs	r1, #64	@ 0x40
 8004cc6:	6098      	str	r0, [r3, #8]
}
 8004cc8:	bc30      	pop	{r4, r5}
 8004cca:	6211      	str	r1, [r2, #32]
 8004ccc:	4770      	bx	lr
 8004cce:	bf00      	nop
 8004cd0:	0800d948 	.word	0x0800d948

08004cd4 <UASPEP_CFG_TRANSMISSION>:
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8004cd4:	6903      	ldr	r3, [r0, #16]
 8004cd6:	6880      	ldr	r0, [r0, #8]
  * @param  pHWHandle Hardware components chosen for communication
  * @param  data Data to be transmitted to controller
  * @param  length Length of the data to be transmitted
  */
void UASPEP_CFG_TRANSMISSION(void *pHWHandle, void *data, uint16_t length)
{
 8004cd8:	b410      	push	{r4}
 8004cda:	4c0b      	ldr	r4, [pc, #44]	@ (8004d08 <UASPEP_CFG_TRANSMISSION+0x34>)
 8004cdc:	5ce3      	ldrb	r3, [r4, r3]
 8004cde:	58c4      	ldr	r4, [r0, r3]
                    DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 8004ce0:	07e4      	lsls	r4, r4, #31
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8004ce2:	eb00 0c03 	add.w	ip, r0, r3
                    DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 8004ce6:	d40c      	bmi.n	8004d02 <UASPEP_CFG_TRANSMISSION+0x2e>
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 8004ce8:	f8cc 100c 	str.w	r1, [ip, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8004cec:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8004cf0:	f36f 010f 	bfc	r1, #0, #16
 8004cf4:	430a      	orrs	r2, r1
 8004cf6:	f8cc 2004 	str.w	r2, [ip, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8004cfa:	58c2      	ldr	r2, [r0, r3]
 8004cfc:	f042 0201 	orr.w	r2, r2, #1
 8004d00:	50c2      	str	r2, [r0, r3]
  }
  else
  {
    /* Nothing to do */
  }
}
 8004d02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004d06:	4770      	bx	lr
 8004d08:	0800d948 	.word	0x0800d948

08004d0c <UASPEP_CFG_RECEPTION>:
  * @param  pHWHandle Hardware components chosen for communication
  * @param  buffer Buffer which will receive the communicated data
  * @param  length Length of the received data
  */
void UASPEP_CFG_RECEPTION(void *pHWHandle, void* buffer, uint16_t length)
{
 8004d0c:	b410      	push	{r4}
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8004d0e:	68c3      	ldr	r3, [r0, #12]
 8004d10:	4c0c      	ldr	r4, [pc, #48]	@ (8004d44 <UASPEP_CFG_RECEPTION+0x38>)
 8004d12:	6840      	ldr	r0, [r0, #4]
 8004d14:	5ce3      	ldrb	r3, [r4, r3]
 8004d16:	58c4      	ldr	r4, [r0, r3]
 8004d18:	eb00 0c03 	add.w	ip, r0, r3
 8004d1c:	f024 0401 	bic.w	r4, r4, #1
 8004d20:	50c4      	str	r4, [r0, r3]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 8004d22:	f8cc 100c 	str.w	r1, [ip, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8004d26:	f8dc 1004 	ldr.w	r1, [ip, #4]
  //cstat !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6
  LL_DMA_SetMemoryAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)buffer);
  LL_DMA_SetDataLength(pHandle->rxDMA, pHandle->rxChannel, length);

  LL_DMA_EnableChannel(pHandle->rxDMA, pHandle->rxChannel);
}
 8004d2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004d2e:	f36f 010f 	bfc	r1, #0, #16
 8004d32:	4311      	orrs	r1, r2
 8004d34:	f8cc 1004 	str.w	r1, [ip, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8004d38:	58c2      	ldr	r2, [r0, r3]
 8004d3a:	f042 0201 	orr.w	r2, r2, #1
 8004d3e:	50c2      	str	r2, [r0, r3]
 8004d40:	4770      	bx	lr
 8004d42:	bf00      	nop
 8004d44:	0800d948 	.word	0x0800d948

08004d48 <UASPEP_IDLE_ENABLE>:
  * @param  pHandle Handler of the current instance of the UASPEP component
  */
void UASPEP_IDLE_ENABLE(void *pHWHandle)
{
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *)pHWHandle; //cstat !MISRAC2012-Rule-11.5
  LL_USART_ClearFlag_IDLE(pHandle->USARTx);
 8004d48:	6802      	ldr	r2, [r0, #0]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8004d4a:	2310      	movs	r3, #16
 8004d4c:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d4e:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8004d52:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d56:	e842 3100 	strex	r1, r3, [r2]
 8004d5a:	2900      	cmp	r1, #0
 8004d5c:	d1f7      	bne.n	8004d4e <UASPEP_IDLE_ENABLE+0x6>
  LL_USART_EnableIT_IDLE(pHandle->USARTx);
}
 8004d5e:	4770      	bx	lr

08004d60 <bsp_uart_write>:

void bsp_uart_init(void) { }

int bsp_uart_write(const uint8_t *data, size_t len)
{
    if (!data || len == 0) return 0;
 8004d60:	b190      	cbz	r0, 8004d88 <bsp_uart_write+0x28>
 8004d62:	b191      	cbz	r1, 8004d8a <bsp_uart_write+0x2a>
 8004d64:	1e4b      	subs	r3, r1, #1
    for (size_t i = 0; i < len; i++) {
        while (!(USART2->ISR & USART_ISR_TXE_TXFNF)) {}
 8004d66:	4a0a      	ldr	r2, [pc, #40]	@ (8004d90 <bsp_uart_write+0x30>)
{
 8004d68:	b500      	push	{lr}
 8004d6a:	f100 3cff 	add.w	ip, r0, #4294967295
 8004d6e:	eb00 0e03 	add.w	lr, r0, r3
        while (!(USART2->ISR & USART_ISR_TXE_TXFNF)) {}
 8004d72:	69d3      	ldr	r3, [r2, #28]
 8004d74:	061b      	lsls	r3, r3, #24
 8004d76:	d5fc      	bpl.n	8004d72 <bsp_uart_write+0x12>
        USART2->TDR = data[i];
 8004d78:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 8004d7c:	6293      	str	r3, [r2, #40]	@ 0x28
    for (size_t i = 0; i < len; i++) {
 8004d7e:	45f4      	cmp	ip, lr
 8004d80:	d1f7      	bne.n	8004d72 <bsp_uart_write+0x12>
    }
    return (int)len;
 8004d82:	4608      	mov	r0, r1
}
 8004d84:	f85d fb04 	ldr.w	pc, [sp], #4
 8004d88:	4770      	bx	lr
    if (!data || len == 0) return 0;
 8004d8a:	4608      	mov	r0, r1
 8004d8c:	4770      	bx	lr
 8004d8e:	bf00      	nop
 8004d90:	40004400 	.word	0x40004400

08004d94 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004d94:	4a03      	ldr	r2, [pc, #12]	@ (8004da4 <SystemInit+0x10>)
 8004d96:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8004d9a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004d9e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004da2:	4770      	bx	lr
 8004da4:	e000ed00 	.word	0xe000ed00

08004da8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004da8:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8004daa:	4b0f      	ldr	r3, [pc, #60]	@ (8004de8 <HAL_InitTick+0x40>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	b90b      	cbnz	r3, 8004db4 <HAL_InitTick+0xc>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 8004db0:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 8004db2:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004db4:	490d      	ldr	r1, [pc, #52]	@ (8004dec <HAL_InitTick+0x44>)
 8004db6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004dba:	4605      	mov	r5, r0
 8004dbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dc0:	6808      	ldr	r0, [r1, #0]
 8004dc2:	fbb0 f0f3 	udiv	r0, r0, r3
 8004dc6:	f001 f90d 	bl	8005fe4 <HAL_SYSTICK_Config>
 8004dca:	4604      	mov	r4, r0
 8004dcc:	2800      	cmp	r0, #0
 8004dce:	d1ef      	bne.n	8004db0 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004dd0:	2d0f      	cmp	r5, #15
 8004dd2:	d8ed      	bhi.n	8004db0 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	4629      	mov	r1, r5
 8004dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8004ddc:	f001 f8a6 	bl	8005f2c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004de0:	4b03      	ldr	r3, [pc, #12]	@ (8004df0 <HAL_InitTick+0x48>)
 8004de2:	4620      	mov	r0, r4
 8004de4:	601d      	str	r5, [r3, #0]
}
 8004de6:	bd38      	pop	{r3, r4, r5, pc}
 8004de8:	200004e4 	.word	0x200004e4
 8004dec:	200004e0 	.word	0x200004e0
 8004df0:	200004e8 	.word	0x200004e8

08004df4 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004df4:	4a0a      	ldr	r2, [pc, #40]	@ (8004e20 <HAL_Init+0x2c>)
 8004df6:	6813      	ldr	r3, [r2, #0]
 8004df8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
{
 8004dfc:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004dfe:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004e00:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004e02:	f001 f881 	bl	8005f08 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004e06:	2004      	movs	r0, #4
 8004e08:	f7ff ffce 	bl	8004da8 <HAL_InitTick>
 8004e0c:	b110      	cbz	r0, 8004e14 <HAL_Init+0x20>
    status = HAL_ERROR;
 8004e0e:	2401      	movs	r4, #1
}
 8004e10:	4620      	mov	r0, r4
 8004e12:	bd10      	pop	{r4, pc}
 8004e14:	4604      	mov	r4, r0
    HAL_MspInit();
 8004e16:	f7fe fca1 	bl	800375c <HAL_MspInit>
}
 8004e1a:	4620      	mov	r0, r4
 8004e1c:	bd10      	pop	{r4, pc}
 8004e1e:	bf00      	nop
 8004e20:	40022000 	.word	0x40022000

08004e24 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8004e24:	4a03      	ldr	r2, [pc, #12]	@ (8004e34 <HAL_IncTick+0x10>)
 8004e26:	4904      	ldr	r1, [pc, #16]	@ (8004e38 <HAL_IncTick+0x14>)
 8004e28:	6813      	ldr	r3, [r2, #0]
 8004e2a:	6809      	ldr	r1, [r1, #0]
 8004e2c:	440b      	add	r3, r1
 8004e2e:	6013      	str	r3, [r2, #0]
}
 8004e30:	4770      	bx	lr
 8004e32:	bf00      	nop
 8004e34:	20001b6c 	.word	0x20001b6c
 8004e38:	200004e4 	.word	0x200004e4

08004e3c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8004e3c:	4b01      	ldr	r3, [pc, #4]	@ (8004e44 <HAL_GetTick+0x8>)
 8004e3e:	6818      	ldr	r0, [r3, #0]
}
 8004e40:	4770      	bx	lr
 8004e42:	bf00      	nop
 8004e44:	20001b6c 	.word	0x20001b6c

08004e48 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004e48:	b530      	push	{r4, r5, lr}
 8004e4a:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8004e50:	2800      	cmp	r0, #0
 8004e52:	d05c      	beq.n	8004f0e <HAL_ADC_Init+0xc6>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004e54:	6dc5      	ldr	r5, [r0, #92]	@ 0x5c
 8004e56:	4604      	mov	r4, r0
 8004e58:	2d00      	cmp	r5, #0
 8004e5a:	f000 80c1 	beq.w	8004fe0 <HAL_ADC_Init+0x198>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004e5e:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004e60:	6893      	ldr	r3, [r2, #8]
 8004e62:	009b      	lsls	r3, r3, #2
 8004e64:	d505      	bpl.n	8004e72 <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004e66:	6893      	ldr	r3, [r2, #8]
 8004e68:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004e6c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004e70:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004e72:	6893      	ldr	r3, [r2, #8]
 8004e74:	00dd      	lsls	r5, r3, #3
 8004e76:	d419      	bmi.n	8004eac <HAL_ADC_Init+0x64>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004e78:	4b6f      	ldr	r3, [pc, #444]	@ (8005038 <HAL_ADC_Init+0x1f0>)
 8004e7a:	4870      	ldr	r0, [pc, #448]	@ (800503c <HAL_ADC_Init+0x1f4>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8004e7e:	6891      	ldr	r1, [r2, #8]
 8004e80:	099b      	lsrs	r3, r3, #6
 8004e82:	fba0 0303 	umull	r0, r3, r0, r3
 8004e86:	f021 4110 	bic.w	r1, r1, #2415919104	@ 0x90000000
 8004e8a:	099b      	lsrs	r3, r3, #6
 8004e8c:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 8004e90:	3301      	adds	r3, #1
 8004e92:	005b      	lsls	r3, r3, #1
 8004e94:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8004e98:	6091      	str	r1, [r2, #8]
 8004e9a:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8004e9c:	9b01      	ldr	r3, [sp, #4]
 8004e9e:	b12b      	cbz	r3, 8004eac <HAL_ADC_Init+0x64>
    {
      wait_loop_index--;
 8004ea0:	9b01      	ldr	r3, [sp, #4]
 8004ea2:	3b01      	subs	r3, #1
 8004ea4:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8004ea6:	9b01      	ldr	r3, [sp, #4]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d1f9      	bne.n	8004ea0 <HAL_ADC_Init+0x58>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004eac:	6893      	ldr	r3, [r2, #8]
 8004eae:	00d8      	lsls	r0, r3, #3
 8004eb0:	d430      	bmi.n	8004f14 <HAL_ADC_Init+0xcc>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004eb2:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004eb4:	f043 0310 	orr.w	r3, r3, #16
 8004eb8:	65e3      	str	r3, [r4, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004eba:	6e23      	ldr	r3, [r4, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8004ebc:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ebe:	4303      	orrs	r3, r0
 8004ec0:	6623      	str	r3, [r4, #96]	@ 0x60
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004ec2:	6893      	ldr	r3, [r2, #8]
 8004ec4:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004ec8:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004eca:	d11c      	bne.n	8004f06 <HAL_ADC_Init+0xbe>
 8004ecc:	06d9      	lsls	r1, r3, #27
 8004ece:	d41a      	bmi.n	8004f06 <HAL_ADC_Init+0xbe>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004ed0:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004ed2:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004ed6:	f043 0302 	orr.w	r3, r3, #2
 8004eda:	65e3      	str	r3, [r4, #92]	@ 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004edc:	6893      	ldr	r3, [r2, #8]
 8004ede:	07db      	lsls	r3, r3, #31
 8004ee0:	d429      	bmi.n	8004f36 <HAL_ADC_Init+0xee>
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004ee2:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8004ee6:	d017      	beq.n	8004f18 <HAL_ADC_Init+0xd0>
 8004ee8:	4b55      	ldr	r3, [pc, #340]	@ (8005040 <HAL_ADC_Init+0x1f8>)
 8004eea:	429a      	cmp	r2, r3
 8004eec:	d014      	beq.n	8004f18 <HAL_ADC_Init+0xd0>
 8004eee:	4955      	ldr	r1, [pc, #340]	@ (8005044 <HAL_ADC_Init+0x1fc>)
 8004ef0:	4b55      	ldr	r3, [pc, #340]	@ (8005048 <HAL_ADC_Init+0x200>)
 8004ef2:	6889      	ldr	r1, [r1, #8]
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	430b      	orrs	r3, r1
 8004ef8:	4954      	ldr	r1, [pc, #336]	@ (800504c <HAL_ADC_Init+0x204>)
 8004efa:	6889      	ldr	r1, [r1, #8]
 8004efc:	430b      	orrs	r3, r1
 8004efe:	07d9      	lsls	r1, r3, #31
 8004f00:	d419      	bmi.n	8004f36 <HAL_ADC_Init+0xee>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004f02:	4953      	ldr	r1, [pc, #332]	@ (8005050 <HAL_ADC_Init+0x208>)
 8004f04:	e011      	b.n	8004f2a <HAL_ADC_Init+0xe2>
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f06:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004f08:	f043 0310 	orr.w	r3, r3, #16
 8004f0c:	65e3      	str	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 8004f0e:	2001      	movs	r0, #1
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 8004f10:	b003      	add	sp, #12
 8004f12:	bd30      	pop	{r4, r5, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f14:	2000      	movs	r0, #0
 8004f16:	e7d4      	b.n	8004ec2 <HAL_ADC_Init+0x7a>
 8004f18:	4b49      	ldr	r3, [pc, #292]	@ (8005040 <HAL_ADC_Init+0x1f8>)
 8004f1a:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
 8004f1e:	6889      	ldr	r1, [r1, #8]
 8004f20:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004f22:	430b      	orrs	r3, r1
 8004f24:	07dd      	lsls	r5, r3, #31
 8004f26:	d406      	bmi.n	8004f36 <HAL_ADC_Init+0xee>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004f28:	494a      	ldr	r1, [pc, #296]	@ (8005054 <HAL_ADC_Init+0x20c>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004f2a:	688b      	ldr	r3, [r1, #8]
 8004f2c:	6865      	ldr	r5, [r4, #4]
 8004f2e:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8004f32:	432b      	orrs	r3, r5
 8004f34:	608b      	str	r3, [r1, #8]
                 hadc->Init.DataAlign                                                   |
 8004f36:	68e5      	ldr	r5, [r4, #12]
 8004f38:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004f3a:	f894 1024 	ldrb.w	r1, [r4, #36]	@ 0x24
                 hadc->Init.DataAlign                                                   |
 8004f3e:	432b      	orrs	r3, r5
 8004f40:	68a5      	ldr	r5, [r4, #8]
 8004f42:	432b      	orrs	r3, r5
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004f44:	7f65      	ldrb	r5, [r4, #29]
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004f46:	2901      	cmp	r1, #1
                 hadc->Init.DataAlign                                                   |
 8004f48:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004f4c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004f50:	d04c      	beq.n	8004fec <HAL_ADC_Init+0x1a4>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004f52:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8004f54:	b121      	cbz	r1, 8004f60 <HAL_ADC_Init+0x118>
                   | hadc->Init.ExternalTrigConvEdge
 8004f56:	6b25      	ldr	r5, [r4, #48]	@ 0x30
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004f58:	f401 7178 	and.w	r1, r1, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8004f5c:	4329      	orrs	r1, r5
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004f5e:	430b      	orrs	r3, r1
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004f60:	68d5      	ldr	r5, [r2, #12]
 8004f62:	493d      	ldr	r1, [pc, #244]	@ (8005058 <HAL_ADC_Init+0x210>)
 8004f64:	4029      	ands	r1, r5
 8004f66:	4319      	orrs	r1, r3
 8004f68:	60d1      	str	r1, [r2, #12]
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004f6a:	6913      	ldr	r3, [r2, #16]
 8004f6c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004f6e:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8004f72:	430b      	orrs	r3, r1
 8004f74:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004f76:	6893      	ldr	r3, [r2, #8]
 8004f78:	071b      	lsls	r3, r3, #28
 8004f7a:	d422      	bmi.n	8004fc2 <HAL_ADC_Init+0x17a>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004f7c:	68d1      	ldr	r1, [r2, #12]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004f7e:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004f82:	7f25      	ldrb	r5, [r4, #28]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004f84:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004f88:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004f8a:	f021 0102 	bic.w	r1, r1, #2
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004f8e:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004f92:	430b      	orrs	r3, r1
      if (hadc->Init.GainCompensation != 0UL)
 8004f94:	6921      	ldr	r1, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004f96:	60d3      	str	r3, [r2, #12]
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004f98:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 8004f9a:	2900      	cmp	r1, #0
 8004f9c:	d033      	beq.n	8005006 <HAL_ADC_Init+0x1be>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004f9e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fa2:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004fa4:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8004fa8:	f36f 030d 	bfc	r3, #0, #14
 8004fac:	430b      	orrs	r3, r1
 8004fae:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 8004fb2:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	d02f      	beq.n	800501a <HAL_ADC_Init+0x1d2>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004fba:	6913      	ldr	r3, [r2, #16]
 8004fbc:	f023 0301 	bic.w	r3, r3, #1
 8004fc0:	6113      	str	r3, [r2, #16]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004fc2:	6963      	ldr	r3, [r4, #20]
 8004fc4:	2b01      	cmp	r3, #1
 8004fc6:	d016      	beq.n	8004ff6 <HAL_ADC_Init+0x1ae>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004fc8:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8004fca:	f023 030f 	bic.w	r3, r3, #15
 8004fce:	6313      	str	r3, [r2, #48]	@ 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004fd0:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004fd2:	f023 0303 	bic.w	r3, r3, #3
 8004fd6:	f043 0301 	orr.w	r3, r3, #1
 8004fda:	65e3      	str	r3, [r4, #92]	@ 0x5c
}
 8004fdc:	b003      	add	sp, #12
 8004fde:	bd30      	pop	{r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 8004fe0:	f7fc f934 	bl	800124c <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8004fe4:	6625      	str	r5, [r4, #96]	@ 0x60
    hadc->Lock = HAL_UNLOCKED;
 8004fe6:	f884 5058 	strb.w	r5, [r4, #88]	@ 0x58
 8004fea:	e738      	b.n	8004e5e <HAL_ADC_Init+0x16>
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004fec:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8004fee:	3901      	subs	r1, #1
 8004ff0:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8004ff4:	e7ad      	b.n	8004f52 <HAL_ADC_Init+0x10a>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004ff6:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8004ff8:	6a23      	ldr	r3, [r4, #32]
 8004ffa:	f021 010f 	bic.w	r1, r1, #15
 8004ffe:	3b01      	subs	r3, #1
 8005000:	430b      	orrs	r3, r1
 8005002:	6313      	str	r3, [r2, #48]	@ 0x30
 8005004:	e7e4      	b.n	8004fd0 <HAL_ADC_Init+0x188>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005006:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800500a:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800500c:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8005010:	f36f 030d 	bfc	r3, #0, #14
 8005014:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8005018:	e7cb      	b.n	8004fb2 <HAL_ADC_Init+0x16a>
        MODIFY_REG(hadc->Instance->CFGR2,
 800501a:	6911      	ldr	r1, [r2, #16]
 800501c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800501e:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 8005020:	f36f 018a 	bfc	r1, #2, #9
 8005024:	432b      	orrs	r3, r5
 8005026:	430b      	orrs	r3, r1
 8005028:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 800502a:	430b      	orrs	r3, r1
 800502c:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 800502e:	430b      	orrs	r3, r1
 8005030:	f043 0301 	orr.w	r3, r3, #1
 8005034:	6113      	str	r3, [r2, #16]
 8005036:	e7c4      	b.n	8004fc2 <HAL_ADC_Init+0x17a>
 8005038:	200004e0 	.word	0x200004e0
 800503c:	053e2d63 	.word	0x053e2d63
 8005040:	50000100 	.word	0x50000100
 8005044:	50000400 	.word	0x50000400
 8005048:	50000500 	.word	0x50000500
 800504c:	50000600 	.word	0x50000600
 8005050:	50000700 	.word	0x50000700
 8005054:	50000300 	.word	0x50000300
 8005058:	fff04007 	.word	0xfff04007

0800505c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800505c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005060:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
{
 8005064:	b082      	sub	sp, #8
 8005066:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8005068:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 800506a:	f04f 0000 	mov.w	r0, #0
 800506e:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8005070:	f000 8168 	beq.w	8005344 <HAL_ADC_ConfigChannel+0x2e8>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005074:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 8005076:	2001      	movs	r0, #1
 8005078:	f883 0058 	strb.w	r0, [r3, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800507c:	6894      	ldr	r4, [r2, #8]
 800507e:	0767      	lsls	r7, r4, #29
 8005080:	d467      	bmi.n	8005152 <HAL_ADC_ConfigChannel+0xf6>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8005082:	6848      	ldr	r0, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8005084:	ea4f 1e90 	mov.w	lr, r0, lsr #6
  MODIFY_REG(*preg,
 8005088:	f000 0c1f 	and.w	ip, r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800508c:	f00e 0e0c 	and.w	lr, lr, #12
  MODIFY_REG(*preg,
 8005090:	6808      	ldr	r0, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8005092:	f102 0430 	add.w	r4, r2, #48	@ 0x30
  MODIFY_REG(*preg,
 8005096:	261f      	movs	r6, #31
 8005098:	f854 500e 	ldr.w	r5, [r4, lr]
 800509c:	f3c0 6084 	ubfx	r0, r0, #26, #5
 80050a0:	fa00 f00c 	lsl.w	r0, r0, ip
 80050a4:	fa06 fc0c 	lsl.w	ip, r6, ip
 80050a8:	ea25 0c0c 	bic.w	ip, r5, ip
 80050ac:	ea40 000c 	orr.w	r0, r0, ip
 80050b0:	f844 000e 	str.w	r0, [r4, lr]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80050b4:	6890      	ldr	r0, [r2, #8]
 80050b6:	0746      	lsls	r6, r0, #29
 80050b8:	d555      	bpl.n	8005166 <HAL_ADC_ConfigChannel+0x10a>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80050ba:	6890      	ldr	r0, [r2, #8]
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80050bc:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80050be:	6894      	ldr	r4, [r2, #8]
 80050c0:	07e4      	lsls	r4, r4, #31
 80050c2:	d412      	bmi.n	80050ea <HAL_ADC_ConfigChannel+0x8e>
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80050c4:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 80050c6:	4cb2      	ldr	r4, [pc, #712]	@ (8005390 <HAL_ADC_ConfigChannel+0x334>)
 80050c8:	f8d2 50b0 	ldr.w	r5, [r2, #176]	@ 0xb0
 80050cc:	f006 0718 	and.w	r7, r6, #24
 80050d0:	40fc      	lsrs	r4, r7
 80050d2:	f3c0 0712 	ubfx	r7, r0, #0, #19
 80050d6:	4004      	ands	r4, r0
 80050d8:	ea25 0507 	bic.w	r5, r5, r7
 80050dc:	432c      	orrs	r4, r5
 80050de:	f8c2 40b0 	str.w	r4, [r2, #176]	@ 0xb0

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80050e2:	4cac      	ldr	r4, [pc, #688]	@ (8005394 <HAL_ADC_ConfigChannel+0x338>)
 80050e4:	42a6      	cmp	r6, r4
 80050e6:	f000 8091 	beq.w	800520c <HAL_ADC_ConfigChannel+0x1b0>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80050ea:	49ab      	ldr	r1, [pc, #684]	@ (8005398 <HAL_ADC_ConfigChannel+0x33c>)
 80050ec:	4208      	tst	r0, r1
 80050ee:	d02e      	beq.n	800514e <HAL_ADC_ConfigChannel+0xf2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80050f0:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 80050f4:	f000 80db 	beq.w	80052ae <HAL_ADC_ConfigChannel+0x252>
 80050f8:	49a8      	ldr	r1, [pc, #672]	@ (800539c <HAL_ADC_ConfigChannel+0x340>)
 80050fa:	428a      	cmp	r2, r1
 80050fc:	f000 80f0 	beq.w	80052e0 <HAL_ADC_ConfigChannel+0x284>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005100:	f501 61c0 	add.w	r1, r1, #1536	@ 0x600

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005104:	4ca6      	ldr	r4, [pc, #664]	@ (80053a0 <HAL_ADC_ConfigChannel+0x344>)
 8005106:	6889      	ldr	r1, [r1, #8]
 8005108:	42a0      	cmp	r0, r4
 800510a:	f001 75e0 	and.w	r5, r1, #29360128	@ 0x1c00000
 800510e:	f000 80f3 	beq.w	80052f8 <HAL_ADC_ConfigChannel+0x29c>
 8005112:	4ca4      	ldr	r4, [pc, #656]	@ (80053a4 <HAL_ADC_ConfigChannel+0x348>)
 8005114:	42a0      	cmp	r0, r4
 8005116:	f000 80ef 	beq.w	80052f8 <HAL_ADC_ConfigChannel+0x29c>
          {
            wait_loop_index--;
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800511a:	4ca3      	ldr	r4, [pc, #652]	@ (80053a8 <HAL_ADC_ConfigChannel+0x34c>)
 800511c:	42a0      	cmp	r0, r4
 800511e:	f000 812a 	beq.w	8005376 <HAL_ADC_ConfigChannel+0x31a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005122:	4ca2      	ldr	r4, [pc, #648]	@ (80053ac <HAL_ADC_ConfigChannel+0x350>)
 8005124:	42a0      	cmp	r0, r4
 8005126:	d112      	bne.n	800514e <HAL_ADC_ConfigChannel+0xf2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005128:	0249      	lsls	r1, r1, #9
 800512a:	d410      	bmi.n	800514e <HAL_ADC_ConfigChannel+0xf2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800512c:	499b      	ldr	r1, [pc, #620]	@ (800539c <HAL_ADC_ConfigChannel+0x340>)
 800512e:	428a      	cmp	r2, r1
 8005130:	d00d      	beq.n	800514e <HAL_ADC_ConfigChannel+0xf2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005132:	489f      	ldr	r0, [pc, #636]	@ (80053b0 <HAL_ADC_ConfigChannel+0x354>)
 8005134:	f501 61c0 	add.w	r1, r1, #1536	@ 0x600
 8005138:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 800513c:	bf08      	it	eq
 800513e:	4601      	moveq	r1, r0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005140:	688a      	ldr	r2, [r1, #8]
 8005142:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8005146:	432a      	orrs	r2, r5
 8005148:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 800514c:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800514e:	2000      	movs	r0, #0
 8005150:	e003      	b.n	800515a <HAL_ADC_ConfigChannel+0xfe>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005152:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005154:	f042 0220 	orr.w	r2, r2, #32
 8005158:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800515a:	2200      	movs	r2, #0
 800515c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8005160:	b002      	add	sp, #8
 8005162:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005166:	6894      	ldr	r4, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005168:	6808      	ldr	r0, [r1, #0]
 800516a:	0725      	lsls	r5, r4, #28
 800516c:	d4a7      	bmi.n	80050be <HAL_ADC_ConfigChannel+0x62>
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800516e:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(*preg,
 8005170:	f3c0 5604 	ubfx	r6, r0, #20, #5
 8005174:	2407      	movs	r4, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8005176:	0dc0      	lsrs	r0, r0, #23
  MODIFY_REG(*preg,
 8005178:	40b4      	lsls	r4, r6
 800517a:	f1b5 4f00 	cmp.w	r5, #2147483648	@ 0x80000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800517e:	f000 0004 	and.w	r0, r0, #4
  MODIFY_REG(*preg,
 8005182:	ea6f 0404 	mvn.w	r4, r4
 8005186:	f000 814b 	beq.w	8005420 <HAL_ADC_ConfigChannel+0x3c4>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800518a:	f102 0714 	add.w	r7, r2, #20
  MODIFY_REG(*preg,
 800518e:	40b5      	lsls	r5, r6
 8005190:	583e      	ldr	r6, [r7, r0]
 8005192:	4034      	ands	r4, r6
 8005194:	432c      	orrs	r4, r5
 8005196:	503c      	str	r4, [r7, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005198:	6950      	ldr	r0, [r2, #20]
 800519a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800519e:	6150      	str	r0, [r2, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80051a0:	e9d1 6404 	ldrd	r6, r4, [r1, #16]
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80051a4:	6808      	ldr	r0, [r1, #0]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80051a6:	68d5      	ldr	r5, [r2, #12]
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80051a8:	2e04      	cmp	r6, #4
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80051aa:	4607      	mov	r7, r0
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80051ac:	f000 810c 	beq.w	80053c8 <HAL_ADC_ConfigChannel+0x36c>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80051b0:	f3c5 05c1 	ubfx	r5, r5, #3, #2
 80051b4:	006d      	lsls	r5, r5, #1
  MODIFY_REG(*preg,
 80051b6:	f000 47f8 	and.w	r7, r0, #2080374784	@ 0x7c000000
 80051ba:	fa04 f005 	lsl.w	r0, r4, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80051be:	f102 0460 	add.w	r4, r2, #96	@ 0x60
  MODIFY_REG(*preg,
 80051c2:	4d7c      	ldr	r5, [pc, #496]	@ (80053b4 <HAL_ADC_ConfigChannel+0x358>)
 80051c4:	f854 c026 	ldr.w	ip, [r4, r6, lsl #2]
 80051c8:	ea0c 0505 	and.w	r5, ip, r5
 80051cc:	433d      	orrs	r5, r7
 80051ce:	4328      	orrs	r0, r5
 80051d0:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 80051d4:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80051d8:	690d      	ldr	r5, [r1, #16]
  MODIFY_REG(*preg,
 80051da:	698e      	ldr	r6, [r1, #24]
 80051dc:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 80051e0:	f020 7080 	bic.w	r0, r0, #16777216	@ 0x1000000
 80051e4:	4330      	orrs	r0, r6
 80051e6:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80051ea:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80051ec:	7f0d      	ldrb	r5, [r1, #28]
  MODIFY_REG(*preg,
 80051ee:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 80051f2:	f1a5 0501 	sub.w	r5, r5, #1
 80051f6:	fab5 f585 	clz	r5, r5
 80051fa:	096d      	lsrs	r5, r5, #5
 80051fc:	f020 7000 	bic.w	r0, r0, #33554432	@ 0x2000000
 8005200:	ea40 6045 	orr.w	r0, r0, r5, lsl #25
 8005204:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8005208:	6808      	ldr	r0, [r1, #0]
}
 800520a:	e758      	b.n	80050be <HAL_ADC_ConfigChannel+0x62>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800520c:	2f00      	cmp	r7, #0
 800520e:	f000 809d 	beq.w	800534c <HAL_ADC_ConfigChannel+0x2f0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005212:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8005216:	2c00      	cmp	r4, #0
 8005218:	f000 810c 	beq.w	8005434 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800521c:	fab4 f484 	clz	r4, r4
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005220:	3401      	adds	r4, #1
 8005222:	f004 041f 	and.w	r4, r4, #31
 8005226:	2c09      	cmp	r4, #9
 8005228:	f240 8104 	bls.w	8005434 <HAL_ADC_ConfigChannel+0x3d8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800522c:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8005230:	2c00      	cmp	r4, #0
 8005232:	f000 81a5 	beq.w	8005580 <HAL_ADC_ConfigChannel+0x524>
  return __builtin_clz(value);
 8005236:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800523a:	3401      	adds	r4, #1
 800523c:	06a4      	lsls	r4, r4, #26
 800523e:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005242:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8005246:	2d00      	cmp	r5, #0
 8005248:	f000 81a4 	beq.w	8005594 <HAL_ADC_ConfigChannel+0x538>
  return __builtin_clz(value);
 800524c:	fab5 f585 	clz	r5, r5
 8005250:	3501      	adds	r5, #1
 8005252:	f005 051f 	and.w	r5, r5, #31
 8005256:	2601      	movs	r6, #1
 8005258:	fa06 f505 	lsl.w	r5, r6, r5
 800525c:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800525e:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8005262:	2800      	cmp	r0, #0
 8005264:	f000 8194 	beq.w	8005590 <HAL_ADC_ConfigChannel+0x534>
  return __builtin_clz(value);
 8005268:	fab0 f080 	clz	r0, r0
 800526c:	1c45      	adds	r5, r0, #1
 800526e:	f005 051f 	and.w	r5, r5, #31
 8005272:	2003      	movs	r0, #3
 8005274:	f06f 061d 	mvn.w	r6, #29
 8005278:	fb10 6005 	smlabb	r0, r0, r5, r6
 800527c:	0500      	lsls	r0, r0, #20
 800527e:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005282:	4320      	orrs	r0, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8005284:	0dc5      	lsrs	r5, r0, #23
  MODIFY_REG(*preg,
 8005286:	688c      	ldr	r4, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8005288:	f005 0504 	and.w	r5, r5, #4
 800528c:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 8005290:	f3c0 5004 	ubfx	r0, r0, #20, #5
 8005294:	fa04 f700 	lsl.w	r7, r4, r0
 8005298:	f04f 0c07 	mov.w	ip, #7
 800529c:	5974      	ldr	r4, [r6, r5]
 800529e:	fa0c f000 	lsl.w	r0, ip, r0
 80052a2:	ea24 0000 	bic.w	r0, r4, r0
 80052a6:	4338      	orrs	r0, r7
 80052a8:	5170      	str	r0, [r6, r5]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80052aa:	6808      	ldr	r0, [r1, #0]
}
 80052ac:	e71d      	b.n	80050ea <HAL_ADC_ConfigChannel+0x8e>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80052ae:	4c40      	ldr	r4, [pc, #256]	@ (80053b0 <HAL_ADC_ConfigChannel+0x354>)
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80052b0:	4e3b      	ldr	r6, [pc, #236]	@ (80053a0 <HAL_ADC_ConfigChannel+0x344>)
 80052b2:	68a1      	ldr	r1, [r4, #8]
 80052b4:	42b0      	cmp	r0, r6
 80052b6:	f001 75e0 	and.w	r5, r1, #29360128	@ 0x1c00000
 80052ba:	d066      	beq.n	800538a <HAL_ADC_ConfigChannel+0x32e>
 80052bc:	4e39      	ldr	r6, [pc, #228]	@ (80053a4 <HAL_ADC_ConfigChannel+0x348>)
 80052be:	42b0      	cmp	r0, r6
 80052c0:	d063      	beq.n	800538a <HAL_ADC_ConfigChannel+0x32e>
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80052c2:	4e39      	ldr	r6, [pc, #228]	@ (80053a8 <HAL_ADC_ConfigChannel+0x34c>)
 80052c4:	42b0      	cmp	r0, r6
 80052c6:	f47f af2c 	bne.w	8005122 <HAL_ADC_ConfigChannel+0xc6>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80052ca:	01ce      	lsls	r6, r1, #7
 80052cc:	f53f af3f 	bmi.w	800514e <HAL_ADC_ConfigChannel+0xf2>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80052d0:	68a2      	ldr	r2, [r4, #8]
 80052d2:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 80052d6:	432a      	orrs	r2, r5
 80052d8:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80052dc:	60a2      	str	r2, [r4, #8]
}
 80052de:	e736      	b.n	800514e <HAL_ADC_ConfigChannel+0xf2>
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80052e0:	4c2f      	ldr	r4, [pc, #188]	@ (80053a0 <HAL_ADC_ConfigChannel+0x344>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80052e2:	4933      	ldr	r1, [pc, #204]	@ (80053b0 <HAL_ADC_ConfigChannel+0x354>)
 80052e4:	42a0      	cmp	r0, r4
 80052e6:	6889      	ldr	r1, [r1, #8]
 80052e8:	f43f af31 	beq.w	800514e <HAL_ADC_ConfigChannel+0xf2>
 80052ec:	4c2d      	ldr	r4, [pc, #180]	@ (80053a4 <HAL_ADC_ConfigChannel+0x348>)
 80052ee:	42a0      	cmp	r0, r4
 80052f0:	f001 75e0 	and.w	r5, r1, #29360128	@ 0x1c00000
 80052f4:	f47f af11 	bne.w	800511a <HAL_ADC_ConfigChannel+0xbe>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80052f8:	0209      	lsls	r1, r1, #8
 80052fa:	f53f af28 	bmi.w	800514e <HAL_ADC_ConfigChannel+0xf2>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80052fe:	492e      	ldr	r1, [pc, #184]	@ (80053b8 <HAL_ADC_ConfigChannel+0x35c>)
 8005300:	428a      	cmp	r2, r1
 8005302:	f47f af24 	bne.w	800514e <HAL_ADC_ConfigChannel+0xf2>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005306:	4c2d      	ldr	r4, [pc, #180]	@ (80053bc <HAL_ADC_ConfigChannel+0x360>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005308:	4a2d      	ldr	r2, [pc, #180]	@ (80053c0 <HAL_ADC_ConfigChannel+0x364>)
 800530a:	482e      	ldr	r0, [pc, #184]	@ (80053c4 <HAL_ADC_ConfigChannel+0x368>)
 800530c:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800530e:	68a1      	ldr	r1, [r4, #8]
 8005310:	0992      	lsrs	r2, r2, #6
 8005312:	fba0 0202 	umull	r0, r2, r0, r2
 8005316:	0992      	lsrs	r2, r2, #6
 8005318:	f021 71e0 	bic.w	r1, r1, #29360128	@ 0x1c00000
 800531c:	3201      	adds	r2, #1
 800531e:	4329      	orrs	r1, r5
 8005320:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8005324:	0092      	lsls	r2, r2, #2
 8005326:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800532a:	60a1      	str	r1, [r4, #8]
 800532c:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 800532e:	9a01      	ldr	r2, [sp, #4]
 8005330:	2a00      	cmp	r2, #0
 8005332:	f43f af0c 	beq.w	800514e <HAL_ADC_ConfigChannel+0xf2>
            wait_loop_index--;
 8005336:	9a01      	ldr	r2, [sp, #4]
 8005338:	3a01      	subs	r2, #1
 800533a:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 800533c:	9a01      	ldr	r2, [sp, #4]
 800533e:	2a00      	cmp	r2, #0
 8005340:	d1f9      	bne.n	8005336 <HAL_ADC_ConfigChannel+0x2da>
 8005342:	e704      	b.n	800514e <HAL_ADC_ConfigChannel+0xf2>
  __HAL_LOCK(hadc);
 8005344:	2002      	movs	r0, #2
}
 8005346:	b002      	add	sp, #8
 8005348:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800534c:	0e80      	lsrs	r0, r0, #26
 800534e:	3001      	adds	r0, #1
 8005350:	f000 051f 	and.w	r5, r0, #31
 8005354:	2401      	movs	r4, #1
 8005356:	0680      	lsls	r0, r0, #26
 8005358:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 800535c:	40ac      	lsls	r4, r5
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800535e:	2d09      	cmp	r5, #9
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005360:	ea44 0400 	orr.w	r4, r4, r0
 8005364:	eb05 0045 	add.w	r0, r5, r5, lsl #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005368:	f240 8089 	bls.w	800547e <HAL_ADC_ConfigChannel+0x422>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800536c:	381e      	subs	r0, #30
 800536e:	0500      	lsls	r0, r0, #20
 8005370:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
 8005374:	e785      	b.n	8005282 <HAL_ADC_ConfigChannel+0x226>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005376:	01c8      	lsls	r0, r1, #7
 8005378:	f53f aee9 	bmi.w	800514e <HAL_ADC_ConfigChannel+0xf2>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800537c:	4807      	ldr	r0, [pc, #28]	@ (800539c <HAL_ADC_ConfigChannel+0x340>)
 800537e:	4c0c      	ldr	r4, [pc, #48]	@ (80053b0 <HAL_ADC_ConfigChannel+0x354>)
 8005380:	490e      	ldr	r1, [pc, #56]	@ (80053bc <HAL_ADC_ConfigChannel+0x360>)
 8005382:	4282      	cmp	r2, r0
 8005384:	bf18      	it	ne
 8005386:	460c      	movne	r4, r1
 8005388:	e7a2      	b.n	80052d0 <HAL_ADC_ConfigChannel+0x274>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800538a:	020f      	lsls	r7, r1, #8
 800538c:	d5bc      	bpl.n	8005308 <HAL_ADC_ConfigChannel+0x2ac>
 800538e:	e6de      	b.n	800514e <HAL_ADC_ConfigChannel+0xf2>
 8005390:	0007ffff 	.word	0x0007ffff
 8005394:	407f0000 	.word	0x407f0000
 8005398:	80080000 	.word	0x80080000
 800539c:	50000100 	.word	0x50000100
 80053a0:	c3210000 	.word	0xc3210000
 80053a4:	90c00010 	.word	0x90c00010
 80053a8:	c7520000 	.word	0xc7520000
 80053ac:	cb840000 	.word	0xcb840000
 80053b0:	50000300 	.word	0x50000300
 80053b4:	03fff000 	.word	0x03fff000
 80053b8:	50000600 	.word	0x50000600
 80053bc:	50000700 	.word	0x50000700
 80053c0:	200004e0 	.word	0x200004e0
 80053c4:	053e2d63 	.word	0x053e2d63
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80053c8:	6e14      	ldr	r4, [r2, #96]	@ 0x60
 80053ca:	6e14      	ldr	r4, [r2, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80053cc:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80053d0:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80053d4:	2d00      	cmp	r5, #0
 80053d6:	d154      	bne.n	8005482 <HAL_ADC_ConfigChannel+0x426>
 80053d8:	f3c0 6084 	ubfx	r0, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80053dc:	4284      	cmp	r4, r0
 80053de:	f000 8088 	beq.w	80054f2 <HAL_ADC_ConfigChannel+0x496>
 80053e2:	6e54      	ldr	r4, [r2, #100]	@ 0x64
 80053e4:	6e55      	ldr	r5, [r2, #100]	@ 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80053e6:	f102 0460 	add.w	r4, r2, #96	@ 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80053ea:	f3c5 6584 	ubfx	r5, r5, #26, #5
 80053ee:	f102 0e64 	add.w	lr, r2, #100	@ 0x64
 80053f2:	4285      	cmp	r5, r0
 80053f4:	f000 80a8 	beq.w	8005548 <HAL_ADC_ConfigChannel+0x4ec>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80053f8:	68a5      	ldr	r5, [r4, #8]
 80053fa:	68a5      	ldr	r5, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80053fc:	f104 0c08 	add.w	ip, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005400:	f3c5 6584 	ubfx	r5, r5, #26, #5
 8005404:	4285      	cmp	r5, r0
 8005406:	f000 8089 	beq.w	800551c <HAL_ADC_ConfigChannel+0x4c0>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800540a:	68e5      	ldr	r5, [r4, #12]
 800540c:	68e5      	ldr	r5, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800540e:	f104 060c 	add.w	r6, r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005412:	f3c5 6484 	ubfx	r4, r5, #26, #5
 8005416:	42a0      	cmp	r0, r4
 8005418:	f000 80ac 	beq.w	8005574 <HAL_ADC_ConfigChannel+0x518>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800541c:	4638      	mov	r0, r7
 800541e:	e64e      	b.n	80050be <HAL_ADC_ConfigChannel+0x62>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8005420:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 8005424:	5835      	ldr	r5, [r6, r0]
 8005426:	402c      	ands	r4, r5
 8005428:	5034      	str	r4, [r6, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800542a:	6950      	ldr	r0, [r2, #20]
 800542c:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8005430:	6150      	str	r0, [r2, #20]
}
 8005432:	e6b5      	b.n	80051a0 <HAL_ADC_ConfigChannel+0x144>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005434:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8005438:	2c00      	cmp	r4, #0
 800543a:	f000 80b7 	beq.w	80055ac <HAL_ADC_ConfigChannel+0x550>
  return __builtin_clz(value);
 800543e:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005442:	3401      	adds	r4, #1
 8005444:	06a4      	lsls	r4, r4, #26
 8005446:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800544a:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800544e:	2d00      	cmp	r5, #0
 8005450:	f000 80aa 	beq.w	80055a8 <HAL_ADC_ConfigChannel+0x54c>
  return __builtin_clz(value);
 8005454:	fab5 f585 	clz	r5, r5
 8005458:	3501      	adds	r5, #1
 800545a:	f005 051f 	and.w	r5, r5, #31
 800545e:	2601      	movs	r6, #1
 8005460:	fa06 f505 	lsl.w	r5, r6, r5
 8005464:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005466:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 800546a:	2800      	cmp	r0, #0
 800546c:	f000 8099 	beq.w	80055a2 <HAL_ADC_ConfigChannel+0x546>
  return __builtin_clz(value);
 8005470:	fab0 f080 	clz	r0, r0
 8005474:	3001      	adds	r0, #1
 8005476:	f000 001f 	and.w	r0, r0, #31
 800547a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800547e:	0500      	lsls	r0, r0, #20
 8005480:	e6ff      	b.n	8005282 <HAL_ADC_ConfigChannel+0x226>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005482:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8005486:	b11d      	cbz	r5, 8005490 <HAL_ADC_ConfigChannel+0x434>
  return __builtin_clz(value);
 8005488:	fab5 f585 	clz	r5, r5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800548c:	42ac      	cmp	r4, r5
 800548e:	d030      	beq.n	80054f2 <HAL_ADC_ConfigChannel+0x496>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005490:	6e54      	ldr	r4, [r2, #100]	@ 0x64
 8005492:	6e55      	ldr	r5, [r2, #100]	@ 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005494:	f102 0460 	add.w	r4, r2, #96	@ 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005498:	f3c5 6584 	ubfx	r5, r5, #26, #5
 800549c:	f102 0e64 	add.w	lr, r2, #100	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054a0:	fa97 f6a7 	rbit	r6, r7
 80054a4:	f104 0c08 	add.w	ip, r4, #8
 80054a8:	46e0      	mov	r8, ip
  if (value == 0U)
 80054aa:	2e00      	cmp	r6, #0
 80054ac:	d074      	beq.n	8005598 <HAL_ADC_ConfigChannel+0x53c>
  return __builtin_clz(value);
 80054ae:	fab6 f686 	clz	r6, r6
 80054b2:	42ae      	cmp	r6, r5
 80054b4:	d04a      	beq.n	800554c <HAL_ADC_ConfigChannel+0x4f0>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80054b6:	f8dc 5000 	ldr.w	r5, [ip]
 80054ba:	f8dc 5000 	ldr.w	r5, [ip]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80054be:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054c2:	fa97 fea7 	rbit	lr, r7
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80054c6:	f104 060c 	add.w	r6, r4, #12
 80054ca:	46b0      	mov	r8, r6
  if (value == 0U)
 80054cc:	f1be 0f00 	cmp.w	lr, #0
 80054d0:	d059      	beq.n	8005586 <HAL_ADC_ConfigChannel+0x52a>
  return __builtin_clz(value);
 80054d2:	fabe fe8e 	clz	lr, lr
 80054d6:	45ae      	cmp	lr, r5
 80054d8:	d022      	beq.n	8005520 <HAL_ADC_ConfigChannel+0x4c4>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80054da:	6834      	ldr	r4, [r6, #0]
 80054dc:	6834      	ldr	r4, [r6, #0]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80054de:	f3c4 6484 	ubfx	r4, r4, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054e2:	fa97 f5a7 	rbit	r5, r7
  if (value == 0U)
 80054e6:	2d00      	cmp	r5, #0
 80054e8:	f43f ade9 	beq.w	80050be <HAL_ADC_ConfigChannel+0x62>
  return __builtin_clz(value);
 80054ec:	fab5 f085 	clz	r0, r5
 80054f0:	e791      	b.n	8005416 <HAL_ADC_ConfigChannel+0x3ba>
  MODIFY_REG(*preg,
 80054f2:	6e10      	ldr	r0, [r2, #96]	@ 0x60
 80054f4:	4614      	mov	r4, r2
 80054f6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80054fa:	f844 0f60 	str.w	r0, [r4, #96]!
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80054fe:	680f      	ldr	r7, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005500:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 8005502:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 8005504:	f3c7 0612 	ubfx	r6, r7, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005508:	f102 0e64 	add.w	lr, r2, #100	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800550c:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005510:	4638      	mov	r0, r7
 8005512:	2e00      	cmp	r6, #0
 8005514:	d1c4      	bne.n	80054a0 <HAL_ADC_ConfigChannel+0x444>
 8005516:	f3c7 6084 	ubfx	r0, r7, #26, #5
 800551a:	e76a      	b.n	80053f2 <HAL_ADC_ConfigChannel+0x396>
 800551c:	f104 080c 	add.w	r8, r4, #12
  MODIFY_REG(*preg,
 8005520:	f8dc 0000 	ldr.w	r0, [ip]
 8005524:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8005528:	f8cc 0000 	str.w	r0, [ip]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800552c:	680f      	ldr	r7, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800552e:	68e0      	ldr	r0, [r4, #12]
 8005530:	68e4      	ldr	r4, [r4, #12]
 8005532:	f3c7 0512 	ubfx	r5, r7, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005536:	4646      	mov	r6, r8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005538:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800553c:	4638      	mov	r0, r7
 800553e:	2d00      	cmp	r5, #0
 8005540:	d1cf      	bne.n	80054e2 <HAL_ADC_ConfigChannel+0x486>
 8005542:	f3c7 6084 	ubfx	r0, r7, #26, #5
 8005546:	e766      	b.n	8005416 <HAL_ADC_ConfigChannel+0x3ba>
 8005548:	f104 0808 	add.w	r8, r4, #8
  MODIFY_REG(*preg,
 800554c:	f8de 0000 	ldr.w	r0, [lr]
 8005550:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8005554:	f8ce 0000 	str.w	r0, [lr]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005558:	680f      	ldr	r7, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800555a:	68a0      	ldr	r0, [r4, #8]
 800555c:	68a5      	ldr	r5, [r4, #8]
 800555e:	f3c7 0612 	ubfx	r6, r7, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005562:	46c4      	mov	ip, r8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005564:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005568:	4638      	mov	r0, r7
 800556a:	2e00      	cmp	r6, #0
 800556c:	d1a9      	bne.n	80054c2 <HAL_ADC_ConfigChannel+0x466>
 800556e:	f3c7 6084 	ubfx	r0, r7, #26, #5
 8005572:	e747      	b.n	8005404 <HAL_ADC_ConfigChannel+0x3a8>
  MODIFY_REG(*preg,
 8005574:	6830      	ldr	r0, [r6, #0]
 8005576:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800557a:	6030      	str	r0, [r6, #0]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800557c:	6808      	ldr	r0, [r1, #0]
}
 800557e:	e59e      	b.n	80050be <HAL_ADC_ConfigChannel+0x62>
 8005580:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 8005584:	e65d      	b.n	8005242 <HAL_ADC_ConfigChannel+0x1e6>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005586:	68e5      	ldr	r5, [r4, #12]
 8005588:	68e4      	ldr	r4, [r4, #12]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800558a:	f3c4 6484 	ubfx	r4, r4, #26, #5
 800558e:	e7a8      	b.n	80054e2 <HAL_ADC_ConfigChannel+0x486>
 8005590:	4808      	ldr	r0, [pc, #32]	@ (80055b4 <HAL_ADC_ConfigChannel+0x558>)
 8005592:	e676      	b.n	8005282 <HAL_ADC_ConfigChannel+0x226>
 8005594:	2502      	movs	r5, #2
 8005596:	e661      	b.n	800525c <HAL_ADC_ConfigChannel+0x200>
 8005598:	68a5      	ldr	r5, [r4, #8]
 800559a:	68a5      	ldr	r5, [r4, #8]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800559c:	f3c5 6584 	ubfx	r5, r5, #26, #5
 80055a0:	e78f      	b.n	80054c2 <HAL_ADC_ConfigChannel+0x466>
 80055a2:	f44f 1040 	mov.w	r0, #3145728	@ 0x300000
 80055a6:	e66c      	b.n	8005282 <HAL_ADC_ConfigChannel+0x226>
 80055a8:	2502      	movs	r5, #2
 80055aa:	e75b      	b.n	8005464 <HAL_ADC_ConfigChannel+0x408>
 80055ac:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 80055b0:	e74b      	b.n	800544a <HAL_ADC_ConfigChannel+0x3ee>
 80055b2:	bf00      	nop
 80055b4:	fe500000 	.word	0xfe500000

080055b8 <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 80055b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80055bc:	f890 3058 	ldrb.w	r3, [r0, #88]	@ 0x58
{
 80055c0:	b083      	sub	sp, #12
 80055c2:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 80055c4:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0;
 80055c6:	f04f 0000 	mov.w	r0, #0
 80055ca:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 80055cc:	f000 81ca 	beq.w	8005964 <HAL_ADCEx_InjectedConfigChannel+0x3ac>
 80055d0:	2301      	movs	r3, #1
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80055d2:	6955      	ldr	r5, [r2, #20]
  __HAL_LOCK(hadc);
 80055d4:	f882 3058 	strb.w	r3, [r2, #88]	@ 0x58
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 80055d8:	e9d1 4000 	ldrd	r4, r0, [r1]

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 80055dc:	6813      	ldr	r3, [r2, #0]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80055de:	2d00      	cmp	r5, #0
 80055e0:	f000 8083 	beq.w	80056ea <HAL_ADCEx_InjectedConfigChannel+0x132>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 80055e4:	6a0d      	ldr	r5, [r1, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80055e6:	2d01      	cmp	r5, #1
 80055e8:	d07f      	beq.n	80056ea <HAL_ADCEx_InjectedConfigChannel+0x132>
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80055ea:	6e97      	ldr	r7, [r2, #104]	@ 0x68
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 80055ec:	f000 001f 	and.w	r0, r0, #31
 80055f0:	f3c4 6684 	ubfx	r6, r4, #26, #5
 80055f4:	4086      	lsls	r6, r0
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80055f6:	2f00      	cmp	r7, #0
 80055f8:	f040 8102 	bne.w	8005800 <HAL_ADCEx_InjectedConfigChannel+0x248>
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80055fc:	6a88      	ldr	r0, [r1, #40]	@ 0x28
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 80055fe:	3d01      	subs	r5, #1
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8005600:	2800      	cmp	r0, #0
 8005602:	f000 824a 	beq.w	8005a9a <HAL_ADCEx_InjectedConfigChannel+0x4e2>
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8005606:	6acf      	ldr	r7, [r1, #44]	@ 0x2c
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8005608:	f000 007c 	and.w	r0, r0, #124	@ 0x7c
 800560c:	4328      	orrs	r0, r5
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 800560e:	4338      	orrs	r0, r7
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 8005610:	4330      	orrs	r0, r6
 8005612:	e9c2 0519 	strd	r0, r5, [r2, #100]	@ 0x64
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005616:	6898      	ldr	r0, [r3, #8]
 8005618:	0707      	lsls	r7, r0, #28
 800561a:	d410      	bmi.n	800563e <HAL_ADCEx_InjectedConfigChannel+0x86>
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
    {
      MODIFY_REG(hadc->Instance->CFGR,
 800561c:	f891 0026 	ldrb.w	r0, [r1, #38]	@ 0x26
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 8005620:	f891 5025 	ldrb.w	r5, [r1, #37]	@ 0x25
      MODIFY_REG(hadc->Instance->CFGR,
 8005624:	0540      	lsls	r0, r0, #21
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 8005626:	2d00      	cmp	r5, #0
 8005628:	f040 80e0 	bne.w	80057ec <HAL_ADCEx_InjectedConfigChannel+0x234>
      MODIFY_REG(hadc->Instance->CFGR,
 800562c:	68dd      	ldr	r5, [r3, #12]
 800562e:	f891 6024 	ldrb.w	r6, [r1, #36]	@ 0x24
 8005632:	f425 1540 	bic.w	r5, r5, #3145728	@ 0x300000
 8005636:	ea40 5006 	orr.w	r0, r0, r6, lsl #20
 800563a:	4328      	orrs	r0, r5
 800563c:	60d8      	str	r0, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800563e:	6898      	ldr	r0, [r3, #8]
 8005640:	f010 0004 	ands.w	r0, r0, #4
 8005644:	d067      	beq.n	8005716 <HAL_ADCEx_InjectedConfigChannel+0x15e>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005646:	6898      	ldr	r0, [r3, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005648:	2000      	movs	r0, #0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800564a:	689d      	ldr	r5, [r3, #8]
 800564c:	07ed      	lsls	r5, r5, #31
 800564e:	d414      	bmi.n	800567a <HAL_ADCEx_InjectedConfigChannel+0xc2>
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8005650:	68cf      	ldr	r7, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8005652:	4db5      	ldr	r5, [pc, #724]	@ (8005928 <HAL_ADCEx_InjectedConfigChannel+0x370>)
 8005654:	f8d3 60b0 	ldr.w	r6, [r3, #176]	@ 0xb0
 8005658:	f007 0c18 	and.w	ip, r7, #24
 800565c:	fa25 f50c 	lsr.w	r5, r5, ip
 8005660:	f3c4 0e12 	ubfx	lr, r4, #0, #19
 8005664:	4025      	ands	r5, r4
 8005666:	ea26 0c0e 	bic.w	ip, r6, lr
 800566a:	ea45 050c 	orr.w	r5, r5, ip
 800566e:	f8c3 50b0 	str.w	r5, [r3, #176]	@ 0xb0

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005672:	4dae      	ldr	r5, [pc, #696]	@ (800592c <HAL_ADCEx_InjectedConfigChannel+0x374>)
 8005674:	42af      	cmp	r7, r5
 8005676:	f000 8110 	beq.w	800589a <HAL_ADCEx_InjectedConfigChannel+0x2e2>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 800567a:	49ad      	ldr	r1, [pc, #692]	@ (8005930 <HAL_ADCEx_InjectedConfigChannel+0x378>)
 800567c:	420c      	tst	r4, r1
 800567e:	d02e      	beq.n	80056de <HAL_ADCEx_InjectedConfigChannel+0x126>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005680:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005684:	f000 8134 	beq.w	80058f0 <HAL_ADCEx_InjectedConfigChannel+0x338>
 8005688:	49aa      	ldr	r1, [pc, #680]	@ (8005934 <HAL_ADCEx_InjectedConfigChannel+0x37c>)
 800568a:	428b      	cmp	r3, r1
 800568c:	f000 80d3 	beq.w	8005836 <HAL_ADCEx_InjectedConfigChannel+0x27e>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005690:	f501 61c0 	add.w	r1, r1, #1536	@ 0x600

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8005694:	4da8      	ldr	r5, [pc, #672]	@ (8005938 <HAL_ADCEx_InjectedConfigChannel+0x380>)
 8005696:	6889      	ldr	r1, [r1, #8]
 8005698:	42ac      	cmp	r4, r5
 800569a:	f001 76e0 	and.w	r6, r1, #29360128	@ 0x1c00000
 800569e:	f000 80d6 	beq.w	800584e <HAL_ADCEx_InjectedConfigChannel+0x296>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80056a2:	4da6      	ldr	r5, [pc, #664]	@ (800593c <HAL_ADCEx_InjectedConfigChannel+0x384>)
 80056a4:	42ac      	cmp	r4, r5
 80056a6:	f000 80d2 	beq.w	800584e <HAL_ADCEx_InjectedConfigChannel+0x296>
        {
          wait_loop_index--;
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 80056aa:	4da5      	ldr	r5, [pc, #660]	@ (8005940 <HAL_ADCEx_InjectedConfigChannel+0x388>)
 80056ac:	42ac      	cmp	r4, r5
 80056ae:	f000 8249 	beq.w	8005b44 <HAL_ADCEx_InjectedConfigChannel+0x58c>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 80056b2:	4da4      	ldr	r5, [pc, #656]	@ (8005944 <HAL_ADCEx_InjectedConfigChannel+0x38c>)
 80056b4:	42ac      	cmp	r4, r5
 80056b6:	d112      	bne.n	80056de <HAL_ADCEx_InjectedConfigChannel+0x126>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80056b8:	0249      	lsls	r1, r1, #9
 80056ba:	d410      	bmi.n	80056de <HAL_ADCEx_InjectedConfigChannel+0x126>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 80056bc:	499d      	ldr	r1, [pc, #628]	@ (8005934 <HAL_ADCEx_InjectedConfigChannel+0x37c>)
 80056be:	428b      	cmp	r3, r1
 80056c0:	d00d      	beq.n	80056de <HAL_ADCEx_InjectedConfigChannel+0x126>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80056c2:	4ca1      	ldr	r4, [pc, #644]	@ (8005948 <HAL_ADCEx_InjectedConfigChannel+0x390>)
 80056c4:	f501 61c0 	add.w	r1, r1, #1536	@ 0x600
 80056c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80056cc:	bf08      	it	eq
 80056ce:	4621      	moveq	r1, r4
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80056d0:	688b      	ldr	r3, [r1, #8]
 80056d2:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 80056d6:	4333      	orrs	r3, r6
 80056d8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80056dc:	608b      	str	r3, [r1, #8]
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80056de:	2300      	movs	r3, #0
 80056e0:	f882 3058 	strb.w	r3, [r2, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
}
 80056e4:	b003      	add	sp, #12
 80056e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80056ea:	2809      	cmp	r0, #9
 80056ec:	d193      	bne.n	8005616 <HAL_ADCEx_InjectedConfigChannel+0x5e>
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80056ee:	6a88      	ldr	r0, [r1, #40]	@ 0x28
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 80056f0:	0c65      	lsrs	r5, r4, #17
 80056f2:	f405 5578 	and.w	r5, r5, #15872	@ 0x3e00
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80056f6:	b120      	cbz	r0, 8005702 <HAL_ADCEx_InjectedConfigChannel+0x14a>
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 80056f8:	6ace      	ldr	r6, [r1, #44]	@ 0x2c
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 80056fa:	f000 007c 	and.w	r0, r0, #124	@ 0x7c
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 80056fe:	4330      	orrs	r0, r6
 8005700:	4305      	orrs	r5, r0
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 8005702:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8005704:	4e91      	ldr	r6, [pc, #580]	@ (800594c <HAL_ADCEx_InjectedConfigChannel+0x394>)
 8005706:	4030      	ands	r0, r6
 8005708:	4328      	orrs	r0, r5
 800570a:	64d8      	str	r0, [r3, #76]	@ 0x4c
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800570c:	6898      	ldr	r0, [r3, #8]
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 800570e:	6655      	str	r5, [r2, #100]	@ 0x64
 8005710:	0707      	lsls	r7, r0, #28
 8005712:	d494      	bmi.n	800563e <HAL_ADCEx_InjectedConfigChannel+0x86>
 8005714:	e782      	b.n	800561c <HAL_ADCEx_InjectedConfigChannel+0x64>
 8005716:	689d      	ldr	r5, [r3, #8]
 8005718:	072e      	lsls	r6, r5, #28
 800571a:	d496      	bmi.n	800564a <HAL_ADCEx_InjectedConfigChannel+0x92>
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 800571c:	6a8d      	ldr	r5, [r1, #40]	@ 0x28
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 800571e:	f891 0025 	ldrb.w	r0, [r1, #37]	@ 0x25
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8005722:	2d00      	cmp	r5, #0
 8005724:	d17e      	bne.n	8005824 <HAL_ADCEx_InjectedConfigChannel+0x26c>
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8005726:	2801      	cmp	r0, #1
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8005728:	68d8      	ldr	r0, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 800572a:	f000 81b8 	beq.w	8005a9e <HAL_ADCEx_InjectedConfigChannel+0x4e6>
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 800572e:	f020 7000 	bic.w	r0, r0, #33554432	@ 0x2000000
 8005732:	60d8      	str	r0, [r3, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005734:	2000      	movs	r0, #0
    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 8005736:	f891 5030 	ldrb.w	r5, [r1, #48]	@ 0x30
 800573a:	2d01      	cmp	r5, #1
 800573c:	f000 8159 	beq.w	80059f2 <HAL_ADCEx_InjectedConfigChannel+0x43a>
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8005740:	691d      	ldr	r5, [r3, #16]
 8005742:	f025 0502 	bic.w	r5, r5, #2
 8005746:	611d      	str	r5, [r3, #16]
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005748:	688e      	ldr	r6, [r1, #8]
  MODIFY_REG(*preg,
 800574a:	f3c4 5704 	ubfx	r7, r4, #20, #5
 800574e:	2507      	movs	r5, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8005750:	0de4      	lsrs	r4, r4, #23
  MODIFY_REG(*preg,
 8005752:	40bd      	lsls	r5, r7
 8005754:	f1b6 4f00 	cmp.w	r6, #2147483648	@ 0x80000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8005758:	f004 0404 	and.w	r4, r4, #4
  MODIFY_REG(*preg,
 800575c:	ea6f 0505 	mvn.w	r5, r5
 8005760:	f000 813d 	beq.w	80059de <HAL_ADCEx_InjectedConfigChannel+0x426>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8005764:	f103 0c14 	add.w	ip, r3, #20
  MODIFY_REG(*preg,
 8005768:	40be      	lsls	r6, r7
 800576a:	f85c 7004 	ldr.w	r7, [ip, r4]
 800576e:	403d      	ands	r5, r7
 8005770:	4335      	orrs	r5, r6
 8005772:	f84c 5004 	str.w	r5, [ip, r4]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005776:	695c      	ldr	r4, [r3, #20]
 8005778:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800577c:	615c      	str	r4, [r3, #20]
    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 800577e:	690f      	ldr	r7, [r1, #16]
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 8005780:	680c      	ldr	r4, [r1, #0]
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 8005782:	694d      	ldr	r5, [r1, #20]
 8005784:	68de      	ldr	r6, [r3, #12]
    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8005786:	2f04      	cmp	r7, #4
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 8005788:	46a4      	mov	ip, r4
    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 800578a:	f000 813d 	beq.w	8005a08 <HAL_ADCEx_InjectedConfigChannel+0x450>
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 800578e:	f3c6 06c1 	ubfx	r6, r6, #3, #2
 8005792:	0076      	lsls	r6, r6, #1
  MODIFY_REG(*preg,
 8005794:	f004 4cf8 	and.w	ip, r4, #2080374784	@ 0x7c000000
 8005798:	fa05 f406 	lsl.w	r4, r5, r6
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800579c:	f103 0560 	add.w	r5, r3, #96	@ 0x60
  MODIFY_REG(*preg,
 80057a0:	4e6b      	ldr	r6, [pc, #428]	@ (8005950 <HAL_ADCEx_InjectedConfigChannel+0x398>)
 80057a2:	f855 e027 	ldr.w	lr, [r5, r7, lsl #2]
 80057a6:	ea0e 0606 	and.w	r6, lr, r6
 80057aa:	ea46 060c 	orr.w	r6, r6, ip
 80057ae:	4334      	orrs	r4, r6
 80057b0:	f044 4400 	orr.w	r4, r4, #2147483648	@ 0x80000000
 80057b4:	f845 4027 	str.w	r4, [r5, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80057b8:	690f      	ldr	r7, [r1, #16]
  MODIFY_REG(*preg,
 80057ba:	698e      	ldr	r6, [r1, #24]
 80057bc:	f855 4027 	ldr.w	r4, [r5, r7, lsl #2]
 80057c0:	f024 7480 	bic.w	r4, r4, #16777216	@ 0x1000000
 80057c4:	4334      	orrs	r4, r6
 80057c6:	f845 4027 	str.w	r4, [r5, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80057ca:	690f      	ldr	r7, [r1, #16]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 80057cc:	7f0e      	ldrb	r6, [r1, #28]
  MODIFY_REG(*preg,
 80057ce:	f855 4027 	ldr.w	r4, [r5, r7, lsl #2]
 80057d2:	f1a6 0601 	sub.w	r6, r6, #1
 80057d6:	fab6 f686 	clz	r6, r6
 80057da:	0976      	lsrs	r6, r6, #5
 80057dc:	f024 7400 	bic.w	r4, r4, #33554432	@ 0x2000000
 80057e0:	ea44 6446 	orr.w	r4, r4, r6, lsl #25
 80057e4:	f845 4027 	str.w	r4, [r5, r7, lsl #2]
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 80057e8:	680c      	ldr	r4, [r1, #0]
}
 80057ea:	e72e      	b.n	800564a <HAL_ADCEx_InjectedConfigChannel+0x92>
      MODIFY_REG(hadc->Instance->CFGR,
 80057ec:	68dd      	ldr	r5, [r3, #12]
 80057ee:	f425 1540 	bic.w	r5, r5, #3145728	@ 0x300000
 80057f2:	4328      	orrs	r0, r5
 80057f4:	60d8      	str	r0, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80057f6:	6898      	ldr	r0, [r3, #8]
 80057f8:	f010 0004 	ands.w	r0, r0, #4
 80057fc:	d08b      	beq.n	8005716 <HAL_ADCEx_InjectedConfigChannel+0x15e>
 80057fe:	e722      	b.n	8005646 <HAL_ADCEx_InjectedConfigChannel+0x8e>
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 8005800:	6e55      	ldr	r5, [r2, #100]	@ 0x64
    hadc->InjectionConfig.ChannelCount--;
 8005802:	3f01      	subs	r7, #1
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 8005804:	4335      	orrs	r5, r6
    hadc->InjectionConfig.ChannelCount--;
 8005806:	6697      	str	r7, [r2, #104]	@ 0x68
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 8005808:	6655      	str	r5, [r2, #100]	@ 0x64
    if (hadc->InjectionConfig.ChannelCount == 0U)
 800580a:	2f00      	cmp	r7, #0
 800580c:	f47f af03 	bne.w	8005616 <HAL_ADCEx_InjectedConfigChannel+0x5e>
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8005810:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8005812:	4e4e      	ldr	r6, [pc, #312]	@ (800594c <HAL_ADCEx_InjectedConfigChannel+0x394>)
 8005814:	4030      	ands	r0, r6
 8005816:	4328      	orrs	r0, r5
 8005818:	64d8      	str	r0, [r3, #76]	@ 0x4c
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800581a:	6898      	ldr	r0, [r3, #8]
 800581c:	0707      	lsls	r7, r0, #28
 800581e:	f53f af0e 	bmi.w	800563e <HAL_ADCEx_InjectedConfigChannel+0x86>
 8005822:	e6fb      	b.n	800561c <HAL_ADCEx_InjectedConfigChannel+0x64>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8005824:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
 8005826:	2d00      	cmp	r5, #0
 8005828:	f43f af7d 	beq.w	8005726 <HAL_ADCEx_InjectedConfigChannel+0x16e>
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 800582c:	2801      	cmp	r0, #1
 800582e:	f000 8160 	beq.w	8005af2 <HAL_ADCEx_InjectedConfigChannel+0x53a>
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8005832:	68d8      	ldr	r0, [r3, #12]
 8005834:	e77b      	b.n	800572e <HAL_ADCEx_InjectedConfigChannel+0x176>
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8005836:	4d40      	ldr	r5, [pc, #256]	@ (8005938 <HAL_ADCEx_InjectedConfigChannel+0x380>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005838:	4943      	ldr	r1, [pc, #268]	@ (8005948 <HAL_ADCEx_InjectedConfigChannel+0x390>)
 800583a:	42ac      	cmp	r4, r5
 800583c:	6889      	ldr	r1, [r1, #8]
 800583e:	f43f af4e 	beq.w	80056de <HAL_ADCEx_InjectedConfigChannel+0x126>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005842:	4d3e      	ldr	r5, [pc, #248]	@ (800593c <HAL_ADCEx_InjectedConfigChannel+0x384>)
 8005844:	42ac      	cmp	r4, r5
 8005846:	f001 76e0 	and.w	r6, r1, #29360128	@ 0x1c00000
 800584a:	f47f af2e 	bne.w	80056aa <HAL_ADCEx_InjectedConfigChannel+0xf2>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800584e:	0209      	lsls	r1, r1, #8
 8005850:	f53f af45 	bmi.w	80056de <HAL_ADCEx_InjectedConfigChannel+0x126>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005854:	493f      	ldr	r1, [pc, #252]	@ (8005954 <HAL_ADCEx_InjectedConfigChannel+0x39c>)
 8005856:	428b      	cmp	r3, r1
 8005858:	f47f af41 	bne.w	80056de <HAL_ADCEx_InjectedConfigChannel+0x126>
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800585c:	4d3e      	ldr	r5, [pc, #248]	@ (8005958 <HAL_ADCEx_InjectedConfigChannel+0x3a0>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800585e:	68a9      	ldr	r1, [r5, #8]
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8005860:	4b3e      	ldr	r3, [pc, #248]	@ (800595c <HAL_ADCEx_InjectedConfigChannel+0x3a4>)
 8005862:	f021 71e0 	bic.w	r1, r1, #29360128	@ 0x1c00000
 8005866:	4331      	orrs	r1, r6
 8005868:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	60a9      	str	r1, [r5, #8]
 8005870:	493b      	ldr	r1, [pc, #236]	@ (8005960 <HAL_ADCEx_InjectedConfigChannel+0x3a8>)
 8005872:	099b      	lsrs	r3, r3, #6
 8005874:	fba1 1303 	umull	r1, r3, r1, r3
 8005878:	099b      	lsrs	r3, r3, #6
 800587a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800587e:	009b      	lsls	r3, r3, #2
 8005880:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8005882:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 8005884:	9b01      	ldr	r3, [sp, #4]
 8005886:	2b00      	cmp	r3, #0
 8005888:	f43f af29 	beq.w	80056de <HAL_ADCEx_InjectedConfigChannel+0x126>
          wait_loop_index--;
 800588c:	9b01      	ldr	r3, [sp, #4]
 800588e:	3b01      	subs	r3, #1
 8005890:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 8005892:	9b01      	ldr	r3, [sp, #4]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d1f9      	bne.n	800588c <HAL_ADCEx_InjectedConfigChannel+0x2d4>
 8005898:	e721      	b.n	80056de <HAL_ADCEx_InjectedConfigChannel+0x126>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800589a:	f1be 0f00 	cmp.w	lr, #0
 800589e:	d165      	bne.n	800596c <HAL_ADCEx_InjectedConfigChannel+0x3b4>
 80058a0:	0ea4      	lsrs	r4, r4, #26
 80058a2:	3401      	adds	r4, #1
 80058a4:	f004 061f 	and.w	r6, r4, #31
 80058a8:	2501      	movs	r5, #1
 80058aa:	06a4      	lsls	r4, r4, #26
 80058ac:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
 80058b0:	40b5      	lsls	r5, r6
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80058b2:	2e09      	cmp	r6, #9
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80058b4:	ea45 0504 	orr.w	r5, r5, r4
 80058b8:	eb06 0446 	add.w	r4, r6, r6, lsl #1
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80058bc:	f200 8114 	bhi.w	8005ae8 <HAL_ADCEx_InjectedConfigChannel+0x530>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80058c0:	0524      	lsls	r4, r4, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80058c2:	432c      	orrs	r4, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80058c4:	0de6      	lsrs	r6, r4, #23
  MODIFY_REG(*preg,
 80058c6:	688d      	ldr	r5, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80058c8:	f006 0604 	and.w	r6, r6, #4
 80058cc:	f103 0714 	add.w	r7, r3, #20
  MODIFY_REG(*preg,
 80058d0:	f3c4 5404 	ubfx	r4, r4, #20, #5
 80058d4:	fa05 fc04 	lsl.w	ip, r5, r4
 80058d8:	f04f 0e07 	mov.w	lr, #7
 80058dc:	59bd      	ldr	r5, [r7, r6]
 80058de:	fa0e f404 	lsl.w	r4, lr, r4
 80058e2:	ea25 0404 	bic.w	r4, r5, r4
 80058e6:	ea44 040c 	orr.w	r4, r4, ip
 80058ea:	51bc      	str	r4, [r7, r6]
  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 80058ec:	680c      	ldr	r4, [r1, #0]
}
 80058ee:	e6c4      	b.n	800567a <HAL_ADCEx_InjectedConfigChannel+0xc2>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80058f0:	4d15      	ldr	r5, [pc, #84]	@ (8005948 <HAL_ADCEx_InjectedConfigChannel+0x390>)
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 80058f2:	4f11      	ldr	r7, [pc, #68]	@ (8005938 <HAL_ADCEx_InjectedConfigChannel+0x380>)
 80058f4:	68a9      	ldr	r1, [r5, #8]
 80058f6:	42bc      	cmp	r4, r7
 80058f8:	f001 76e0 	and.w	r6, r1, #29360128	@ 0x1c00000
 80058fc:	f000 80c9 	beq.w	8005a92 <HAL_ADCEx_InjectedConfigChannel+0x4da>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005900:	4f0e      	ldr	r7, [pc, #56]	@ (800593c <HAL_ADCEx_InjectedConfigChannel+0x384>)
 8005902:	42bc      	cmp	r4, r7
 8005904:	f000 80c5 	beq.w	8005a92 <HAL_ADCEx_InjectedConfigChannel+0x4da>
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8005908:	4f0d      	ldr	r7, [pc, #52]	@ (8005940 <HAL_ADCEx_InjectedConfigChannel+0x388>)
 800590a:	42bc      	cmp	r4, r7
 800590c:	f47f aed1 	bne.w	80056b2 <HAL_ADCEx_InjectedConfigChannel+0xfa>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005910:	01cf      	lsls	r7, r1, #7
 8005912:	f53f aee4 	bmi.w	80056de <HAL_ADCEx_InjectedConfigChannel+0x126>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005916:	68ab      	ldr	r3, [r5, #8]
 8005918:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 800591c:	4333      	orrs	r3, r6
 800591e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005922:	60ab      	str	r3, [r5, #8]
}
 8005924:	e6db      	b.n	80056de <HAL_ADCEx_InjectedConfigChannel+0x126>
 8005926:	bf00      	nop
 8005928:	0007ffff 	.word	0x0007ffff
 800592c:	407f0000 	.word	0x407f0000
 8005930:	80080000 	.word	0x80080000
 8005934:	50000100 	.word	0x50000100
 8005938:	c3210000 	.word	0xc3210000
 800593c:	90c00010 	.word	0x90c00010
 8005940:	c7520000 	.word	0xc7520000
 8005944:	cb840000 	.word	0xcb840000
 8005948:	50000300 	.word	0x50000300
 800594c:	04104000 	.word	0x04104000
 8005950:	03fff000 	.word	0x03fff000
 8005954:	50000600 	.word	0x50000600
 8005958:	50000700 	.word	0x50000700
 800595c:	200004e0 	.word	0x200004e0
 8005960:	053e2d63 	.word	0x053e2d63
  __HAL_LOCK(hadc);
 8005964:	2002      	movs	r0, #2
}
 8005966:	b003      	add	sp, #12
 8005968:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800596c:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8005970:	2d00      	cmp	r5, #0
 8005972:	f000 80c3 	beq.w	8005afc <HAL_ADCEx_InjectedConfigChannel+0x544>
  return __builtin_clz(value);
 8005976:	fab5 f585 	clz	r5, r5
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800597a:	3501      	adds	r5, #1
 800597c:	f005 051f 	and.w	r5, r5, #31
 8005980:	2d09      	cmp	r5, #9
 8005982:	f240 80bb 	bls.w	8005afc <HAL_ADCEx_InjectedConfigChannel+0x544>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005986:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 800598a:	2d00      	cmp	r5, #0
 800598c:	f000 813d 	beq.w	8005c0a <HAL_ADCEx_InjectedConfigChannel+0x652>
  return __builtin_clz(value);
 8005990:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005994:	3501      	adds	r5, #1
 8005996:	06ad      	lsls	r5, r5, #26
 8005998:	f005 45f8 	and.w	r5, r5, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800599c:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 80059a0:	2e00      	cmp	r6, #0
 80059a2:	f000 8130 	beq.w	8005c06 <HAL_ADCEx_InjectedConfigChannel+0x64e>
  return __builtin_clz(value);
 80059a6:	fab6 f686 	clz	r6, r6
 80059aa:	3601      	adds	r6, #1
 80059ac:	f006 061f 	and.w	r6, r6, #31
 80059b0:	2701      	movs	r7, #1
 80059b2:	fa07 f606 	lsl.w	r6, r7, r6
 80059b6:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059b8:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 80059bc:	2c00      	cmp	r4, #0
 80059be:	f000 8127 	beq.w	8005c10 <HAL_ADCEx_InjectedConfigChannel+0x658>
  return __builtin_clz(value);
 80059c2:	fab4 f484 	clz	r4, r4
 80059c6:	1c66      	adds	r6, r4, #1
 80059c8:	f006 061f 	and.w	r6, r6, #31
 80059cc:	2403      	movs	r4, #3
 80059ce:	f06f 071d 	mvn.w	r7, #29
 80059d2:	fb14 7406 	smlabb	r4, r4, r6, r7
 80059d6:	0524      	lsls	r4, r4, #20
 80059d8:	f044 7400 	orr.w	r4, r4, #33554432	@ 0x2000000
 80059dc:	e771      	b.n	80058c2 <HAL_ADCEx_InjectedConfigChannel+0x30a>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80059de:	f103 0714 	add.w	r7, r3, #20
  MODIFY_REG(*preg,
 80059e2:	593e      	ldr	r6, [r7, r4]
 80059e4:	4035      	ands	r5, r6
 80059e6:	513d      	str	r5, [r7, r4]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80059e8:	695c      	ldr	r4, [r3, #20]
 80059ea:	f044 4400 	orr.w	r4, r4, #2147483648	@ 0x80000000
 80059ee:	615c      	str	r4, [r3, #20]
}
 80059f0:	e6c5      	b.n	800577e <HAL_ADCEx_InjectedConfigChannel+0x1c6>
      MODIFY_REG(hadc->Instance->CFGR2,
 80059f2:	e9d1 570d 	ldrd	r5, r7, [r1, #52]	@ 0x34
 80059f6:	691e      	ldr	r6, [r3, #16]
 80059f8:	433d      	orrs	r5, r7
 80059fa:	f426 76ff 	bic.w	r6, r6, #510	@ 0x1fe
 80059fe:	4335      	orrs	r5, r6
 8005a00:	f045 0502 	orr.w	r5, r5, #2
 8005a04:	611d      	str	r5, [r3, #16]
 8005a06:	e69f      	b.n	8005748 <HAL_ADCEx_InjectedConfigChannel+0x190>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005a08:	6e1d      	ldr	r5, [r3, #96]	@ 0x60
 8005a0a:	6e1d      	ldr	r5, [r3, #96]	@ 0x60
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8005a0c:	f3c4 0612 	ubfx	r6, r4, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005a10:	f3c5 6584 	ubfx	r5, r5, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8005a14:	2e00      	cmp	r6, #0
 8005a16:	d046      	beq.n	8005aa6 <HAL_ADCEx_InjectedConfigChannel+0x4ee>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a18:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 8005a1c:	b126      	cbz	r6, 8005a28 <HAL_ADCEx_InjectedConfigChannel+0x470>
  return __builtin_clz(value);
 8005a1e:	fab6 f686 	clz	r6, r6
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005a22:	42b5      	cmp	r5, r6
 8005a24:	f000 8098 	beq.w	8005b58 <HAL_ADCEx_InjectedConfigChannel+0x5a0>
 8005a28:	6e5d      	ldr	r5, [r3, #100]	@ 0x64
 8005a2a:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005a2c:	f103 0560 	add.w	r5, r3, #96	@ 0x60
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005a30:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8005a34:	f103 0864 	add.w	r8, r3, #100	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a38:	fa9c f7ac 	rbit	r7, ip
 8005a3c:	f105 0e08 	add.w	lr, r5, #8
 8005a40:	46f1      	mov	r9, lr
  if (value == 0U)
 8005a42:	2f00      	cmp	r7, #0
 8005a44:	f000 80da 	beq.w	8005bfc <HAL_ADCEx_InjectedConfigChannel+0x644>
  return __builtin_clz(value);
 8005a48:	fab7 f787 	clz	r7, r7
 8005a4c:	42b7      	cmp	r7, r6
 8005a4e:	f000 80b4 	beq.w	8005bba <HAL_ADCEx_InjectedConfigChannel+0x602>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005a52:	f8de 6000 	ldr.w	r6, [lr]
 8005a56:	f8de 6000 	ldr.w	r6, [lr]
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005a5a:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a5e:	fa9c f8ac 	rbit	r8, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005a62:	f105 070c 	add.w	r7, r5, #12
 8005a66:	46b9      	mov	r9, r7
  if (value == 0U)
 8005a68:	f1b8 0f00 	cmp.w	r8, #0
 8005a6c:	f000 80c1 	beq.w	8005bf2 <HAL_ADCEx_InjectedConfigChannel+0x63a>
  return __builtin_clz(value);
 8005a70:	fab8 f888 	clz	r8, r8
 8005a74:	45b0      	cmp	r8, r6
 8005a76:	f000 8088 	beq.w	8005b8a <HAL_ADCEx_InjectedConfigChannel+0x5d2>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005a7a:	683d      	ldr	r5, [r7, #0]
 8005a7c:	683d      	ldr	r5, [r7, #0]
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005a7e:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a82:	fa9c f6ac 	rbit	r6, ip
  if (value == 0U)
 8005a86:	2e00      	cmp	r6, #0
 8005a88:	f43f addf 	beq.w	800564a <HAL_ADCEx_InjectedConfigChannel+0x92>
  return __builtin_clz(value);
 8005a8c:	fab6 f486 	clz	r4, r6
 8005a90:	e025      	b.n	8005ade <HAL_ADCEx_InjectedConfigChannel+0x526>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005a92:	020b      	lsls	r3, r1, #8
 8005a94:	f57f aee3 	bpl.w	800585e <HAL_ADCEx_InjectedConfigChannel+0x2a6>
 8005a98:	e621      	b.n	80056de <HAL_ADCEx_InjectedConfigChannel+0x126>
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 8005a9a:	4628      	mov	r0, r5
 8005a9c:	e5b8      	b.n	8005610 <HAL_ADCEx_InjectedConfigChannel+0x58>
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8005a9e:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
 8005aa2:	60d8      	str	r0, [r3, #12]
 8005aa4:	e646      	b.n	8005734 <HAL_ADCEx_InjectedConfigChannel+0x17c>
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8005aa6:	f3c4 6484 	ubfx	r4, r4, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005aaa:	42a5      	cmp	r5, r4
 8005aac:	d054      	beq.n	8005b58 <HAL_ADCEx_InjectedConfigChannel+0x5a0>
 8005aae:	6e5d      	ldr	r5, [r3, #100]	@ 0x64
 8005ab0:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005ab2:	f103 0560 	add.w	r5, r3, #96	@ 0x60
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005ab6:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8005aba:	f103 0864 	add.w	r8, r3, #100	@ 0x64
 8005abe:	42a6      	cmp	r6, r4
 8005ac0:	d079      	beq.n	8005bb6 <HAL_ADCEx_InjectedConfigChannel+0x5fe>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005ac2:	68ae      	ldr	r6, [r5, #8]
 8005ac4:	68ae      	ldr	r6, [r5, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005ac6:	f105 0e08 	add.w	lr, r5, #8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005aca:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8005ace:	42a6      	cmp	r6, r4
 8005ad0:	d059      	beq.n	8005b86 <HAL_ADCEx_InjectedConfigChannel+0x5ce>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005ad2:	68ee      	ldr	r6, [r5, #12]
 8005ad4:	68ee      	ldr	r6, [r5, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005ad6:	f105 070c 	add.w	r7, r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005ada:	f3c6 6584 	ubfx	r5, r6, #26, #5
 8005ade:	42ac      	cmp	r4, r5
 8005ae0:	f000 8081 	beq.w	8005be6 <HAL_ADCEx_InjectedConfigChannel+0x62e>
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8005ae4:	4664      	mov	r4, ip
 8005ae6:	e5b0      	b.n	800564a <HAL_ADCEx_InjectedConfigChannel+0x92>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005ae8:	3c1e      	subs	r4, #30
 8005aea:	0524      	lsls	r4, r4, #20
 8005aec:	f044 7400 	orr.w	r4, r4, #33554432	@ 0x2000000
 8005af0:	e6e7      	b.n	80058c2 <HAL_ADCEx_InjectedConfigChannel+0x30a>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005af2:	6dd5      	ldr	r5, [r2, #92]	@ 0x5c
 8005af4:	f045 0520 	orr.w	r5, r5, #32
 8005af8:	65d5      	str	r5, [r2, #92]	@ 0x5c
        tmp_hal_status = HAL_ERROR;
 8005afa:	e61c      	b.n	8005736 <HAL_ADCEx_InjectedConfigChannel+0x17e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005afc:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8005b00:	2d00      	cmp	r5, #0
 8005b02:	f000 808c 	beq.w	8005c1e <HAL_ADCEx_InjectedConfigChannel+0x666>
  return __builtin_clz(value);
 8005b06:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005b0a:	3501      	adds	r5, #1
 8005b0c:	06ad      	lsls	r5, r5, #26
 8005b0e:	f005 45f8 	and.w	r5, r5, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b12:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 8005b16:	2e00      	cmp	r6, #0
 8005b18:	d07f      	beq.n	8005c1a <HAL_ADCEx_InjectedConfigChannel+0x662>
  return __builtin_clz(value);
 8005b1a:	fab6 f686 	clz	r6, r6
 8005b1e:	3601      	adds	r6, #1
 8005b20:	f006 061f 	and.w	r6, r6, #31
 8005b24:	2701      	movs	r7, #1
 8005b26:	fa07 f606 	lsl.w	r6, r7, r6
 8005b2a:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b2c:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 8005b30:	2c00      	cmp	r4, #0
 8005b32:	d06f      	beq.n	8005c14 <HAL_ADCEx_InjectedConfigChannel+0x65c>
  return __builtin_clz(value);
 8005b34:	fab4 f484 	clz	r4, r4
 8005b38:	3401      	adds	r4, #1
 8005b3a:	f004 041f 	and.w	r4, r4, #31
 8005b3e:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8005b42:	e6bd      	b.n	80058c0 <HAL_ADCEx_InjectedConfigChannel+0x308>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005b44:	01cc      	lsls	r4, r1, #7
 8005b46:	f53f adca 	bmi.w	80056de <HAL_ADCEx_InjectedConfigChannel+0x126>
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005b4a:	4c36      	ldr	r4, [pc, #216]	@ (8005c24 <HAL_ADCEx_InjectedConfigChannel+0x66c>)
 8005b4c:	4d36      	ldr	r5, [pc, #216]	@ (8005c28 <HAL_ADCEx_InjectedConfigChannel+0x670>)
 8005b4e:	4937      	ldr	r1, [pc, #220]	@ (8005c2c <HAL_ADCEx_InjectedConfigChannel+0x674>)
 8005b50:	42a3      	cmp	r3, r4
 8005b52:	bf18      	it	ne
 8005b54:	460d      	movne	r5, r1
 8005b56:	e6de      	b.n	8005916 <HAL_ADCEx_InjectedConfigChannel+0x35e>
  MODIFY_REG(*preg,
 8005b58:	6e1c      	ldr	r4, [r3, #96]	@ 0x60
 8005b5a:	461d      	mov	r5, r3
 8005b5c:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8005b60:	f845 4f60 	str.w	r4, [r5, #96]!
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8005b64:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005b68:	6e5c      	ldr	r4, [r3, #100]	@ 0x64
 8005b6a:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
 8005b6c:	f3cc 0712 	ubfx	r7, ip, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005b70:	f3c6 6684 	ubfx	r6, r6, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005b74:	f103 0864 	add.w	r8, r3, #100	@ 0x64
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8005b78:	4664      	mov	r4, ip
 8005b7a:	2f00      	cmp	r7, #0
 8005b7c:	f47f af5c 	bne.w	8005a38 <HAL_ADCEx_InjectedConfigChannel+0x480>
 8005b80:	f3cc 6484 	ubfx	r4, ip, #26, #5
 8005b84:	e79b      	b.n	8005abe <HAL_ADCEx_InjectedConfigChannel+0x506>
 8005b86:	f105 090c 	add.w	r9, r5, #12
  MODIFY_REG(*preg,
 8005b8a:	f8de 4000 	ldr.w	r4, [lr]
 8005b8e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8005b92:	f8ce 4000 	str.w	r4, [lr]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8005b96:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005b9a:	68ec      	ldr	r4, [r5, #12]
 8005b9c:	68ed      	ldr	r5, [r5, #12]
 8005b9e:	f3cc 0612 	ubfx	r6, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005ba2:	464f      	mov	r7, r9
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005ba4:	f3c5 6584 	ubfx	r5, r5, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8005ba8:	4664      	mov	r4, ip
 8005baa:	2e00      	cmp	r6, #0
 8005bac:	f47f af69 	bne.w	8005a82 <HAL_ADCEx_InjectedConfigChannel+0x4ca>
 8005bb0:	f3cc 6484 	ubfx	r4, ip, #26, #5
 8005bb4:	e793      	b.n	8005ade <HAL_ADCEx_InjectedConfigChannel+0x526>
 8005bb6:	f105 0908 	add.w	r9, r5, #8
  MODIFY_REG(*preg,
 8005bba:	f8d8 4000 	ldr.w	r4, [r8]
 8005bbe:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8005bc2:	f8c8 4000 	str.w	r4, [r8]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8005bc6:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005bca:	68ac      	ldr	r4, [r5, #8]
 8005bcc:	68ae      	ldr	r6, [r5, #8]
 8005bce:	f3cc 0712 	ubfx	r7, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005bd2:	46ce      	mov	lr, r9
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005bd4:	f3c6 6684 	ubfx	r6, r6, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8005bd8:	4664      	mov	r4, ip
 8005bda:	2f00      	cmp	r7, #0
 8005bdc:	f47f af3f 	bne.w	8005a5e <HAL_ADCEx_InjectedConfigChannel+0x4a6>
 8005be0:	f3cc 6484 	ubfx	r4, ip, #26, #5
 8005be4:	e773      	b.n	8005ace <HAL_ADCEx_InjectedConfigChannel+0x516>
  MODIFY_REG(*preg,
 8005be6:	683c      	ldr	r4, [r7, #0]
 8005be8:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8005bec:	603c      	str	r4, [r7, #0]
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8005bee:	680c      	ldr	r4, [r1, #0]
}
 8005bf0:	e52b      	b.n	800564a <HAL_ADCEx_InjectedConfigChannel+0x92>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005bf2:	68ee      	ldr	r6, [r5, #12]
 8005bf4:	68ed      	ldr	r5, [r5, #12]
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005bf6:	f3c5 6584 	ubfx	r5, r5, #26, #5
 8005bfa:	e742      	b.n	8005a82 <HAL_ADCEx_InjectedConfigChannel+0x4ca>
 8005bfc:	68ae      	ldr	r6, [r5, #8]
 8005bfe:	68ae      	ldr	r6, [r5, #8]
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005c00:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8005c04:	e72b      	b.n	8005a5e <HAL_ADCEx_InjectedConfigChannel+0x4a6>
 8005c06:	2602      	movs	r6, #2
 8005c08:	e6d5      	b.n	80059b6 <HAL_ADCEx_InjectedConfigChannel+0x3fe>
 8005c0a:	f04f 6580 	mov.w	r5, #67108864	@ 0x4000000
 8005c0e:	e6c5      	b.n	800599c <HAL_ADCEx_InjectedConfigChannel+0x3e4>
 8005c10:	4c07      	ldr	r4, [pc, #28]	@ (8005c30 <HAL_ADCEx_InjectedConfigChannel+0x678>)
 8005c12:	e656      	b.n	80058c2 <HAL_ADCEx_InjectedConfigChannel+0x30a>
 8005c14:	f44f 1440 	mov.w	r4, #3145728	@ 0x300000
 8005c18:	e653      	b.n	80058c2 <HAL_ADCEx_InjectedConfigChannel+0x30a>
 8005c1a:	2602      	movs	r6, #2
 8005c1c:	e785      	b.n	8005b2a <HAL_ADCEx_InjectedConfigChannel+0x572>
 8005c1e:	f04f 6580 	mov.w	r5, #67108864	@ 0x4000000
 8005c22:	e776      	b.n	8005b12 <HAL_ADCEx_InjectedConfigChannel+0x55a>
 8005c24:	50000100 	.word	0x50000100
 8005c28:	50000300 	.word	0x50000300
 8005c2c:	50000700 	.word	0x50000700
 8005c30:	fe500000 	.word	0xfe500000

08005c34 <HAL_ADCEx_MultiModeConfigChannel>:
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005c34:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
 8005c38:	2a01      	cmp	r2, #1
 8005c3a:	d04c      	beq.n	8005cd6 <HAL_ADCEx_MultiModeConfigChannel+0xa2>
{
 8005c3c:	b470      	push	{r4, r5, r6}

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005c3e:	6802      	ldr	r2, [r0, #0]
{
 8005c40:	b09d      	sub	sp, #116	@ 0x74
 8005c42:	4603      	mov	r3, r0
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8005c44:	2400      	movs	r4, #0
  __HAL_LOCK(hadc);
 8005c46:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005c48:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8005c4c:	9418      	str	r4, [sp, #96]	@ 0x60
  __HAL_LOCK(hadc);
 8005c4e:	f883 0058 	strb.w	r0, [r3, #88]	@ 0x58
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005c52:	9419      	str	r4, [sp, #100]	@ 0x64
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005c54:	d00b      	beq.n	8005c6e <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8005c56:	4d46      	ldr	r5, [pc, #280]	@ (8005d70 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8005c58:	42aa      	cmp	r2, r5
 8005c5a:	d03a      	beq.n	8005cd2 <HAL_ADCEx_MultiModeConfigChannel+0x9e>

  if (tmp_hadc_slave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005c5c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005c5e:	f883 4058 	strb.w	r4, [r3, #88]	@ 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005c62:	f042 0220 	orr.w	r2, r2, #32
 8005c66:	65da      	str	r2, [r3, #92]	@ 0x5c
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8005c68:	b01d      	add	sp, #116	@ 0x74
 8005c6a:	bc70      	pop	{r4, r5, r6}
 8005c6c:	4770      	bx	lr
 8005c6e:	4841      	ldr	r0, [pc, #260]	@ (8005d74 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005c70:	6880      	ldr	r0, [r0, #8]
 8005c72:	0740      	lsls	r0, r0, #29
 8005c74:	d50b      	bpl.n	8005c8e <HAL_ADCEx_MultiModeConfigChannel+0x5a>
 8005c76:	6892      	ldr	r2, [r2, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005c78:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005c7a:	f042 0220 	orr.w	r2, r2, #32
    tmp_hal_status = HAL_ERROR;
 8005c7e:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005c80:	65da      	str	r2, [r3, #92]	@ 0x5c
  __HAL_UNLOCK(hadc);
 8005c82:	2200      	movs	r2, #0
 8005c84:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
}
 8005c88:	b01d      	add	sp, #116	@ 0x74
 8005c8a:	bc70      	pop	{r4, r5, r6}
 8005c8c:	4770      	bx	lr
 8005c8e:	6890      	ldr	r0, [r2, #8]
 8005c90:	0740      	lsls	r0, r0, #29
 8005c92:	d4f1      	bmi.n	8005c78 <HAL_ADCEx_MultiModeConfigChannel+0x44>
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005c94:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005c98:	6808      	ldr	r0, [r1, #0]
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005c9a:	d01e      	beq.n	8005cda <HAL_ADCEx_MultiModeConfigChannel+0xa6>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005c9c:	2800      	cmp	r0, #0
 8005c9e:	d131      	bne.n	8005d04 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005ca0:	4935      	ldr	r1, [pc, #212]	@ (8005d78 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005ca2:	4c33      	ldr	r4, [pc, #204]	@ (8005d70 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8005ca4:	688a      	ldr	r2, [r1, #8]
 8005ca6:	4835      	ldr	r0, [pc, #212]	@ (8005d7c <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8005ca8:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8005cac:	608a      	str	r2, [r1, #8]
 8005cae:	68a4      	ldr	r4, [r4, #8]
 8005cb0:	6882      	ldr	r2, [r0, #8]
 8005cb2:	07d6      	lsls	r6, r2, #31
 8005cb4:	d458      	bmi.n	8005d68 <HAL_ADCEx_MultiModeConfigChannel+0x134>
 8005cb6:	4a32      	ldr	r2, [pc, #200]	@ (8005d80 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8005cb8:	6892      	ldr	r2, [r2, #8]
 8005cba:	07d0      	lsls	r0, r2, #31
 8005cbc:	d407      	bmi.n	8005cce <HAL_ADCEx_MultiModeConfigChannel+0x9a>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005cbe:	07e2      	lsls	r2, r4, #31
 8005cc0:	d405      	bmi.n	8005cce <HAL_ADCEx_MultiModeConfigChannel+0x9a>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005cc2:	688a      	ldr	r2, [r1, #8]
 8005cc4:	f422 6271 	bic.w	r2, r2, #3856	@ 0xf10
 8005cc8:	f022 020f 	bic.w	r2, r2, #15
 8005ccc:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005cce:	2000      	movs	r0, #0
 8005cd0:	e7d7      	b.n	8005c82 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8005cd2:	482a      	ldr	r0, [pc, #168]	@ (8005d7c <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8005cd4:	e7cc      	b.n	8005c70 <HAL_ADCEx_MultiModeConfigChannel+0x3c>
  __HAL_LOCK(hadc);
 8005cd6:	2002      	movs	r0, #2
}
 8005cd8:	4770      	bx	lr
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005cda:	2800      	cmp	r0, #0
 8005cdc:	d034      	beq.n	8005d48 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005cde:	4d29      	ldr	r5, [pc, #164]	@ (8005d84 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005ce0:	684e      	ldr	r6, [r1, #4]
 8005ce2:	68ac      	ldr	r4, [r5, #8]
 8005ce4:	f893 c038 	ldrb.w	ip, [r3, #56]	@ 0x38
 8005ce8:	f424 4460 	bic.w	r4, r4, #57344	@ 0xe000
 8005cec:	4334      	orrs	r4, r6
 8005cee:	ea44 344c 	orr.w	r4, r4, ip, lsl #13
 8005cf2:	60ac      	str	r4, [r5, #8]
 8005cf4:	6892      	ldr	r2, [r2, #8]
 8005cf6:	07d4      	lsls	r4, r2, #31
 8005cf8:	d433      	bmi.n	8005d62 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8005cfa:	4a1e      	ldr	r2, [pc, #120]	@ (8005d74 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005cfc:	6892      	ldr	r2, [r2, #8]
 8005cfe:	07d4      	lsls	r4, r2, #31
 8005d00:	d518      	bpl.n	8005d34 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8005d02:	e7e4      	b.n	8005cce <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8005d04:	4d1c      	ldr	r5, [pc, #112]	@ (8005d78 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8005d06:	684c      	ldr	r4, [r1, #4]
 8005d08:	68aa      	ldr	r2, [r5, #8]
 8005d0a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8005d0e:	4322      	orrs	r2, r4
 8005d10:	f893 4038 	ldrb.w	r4, [r3, #56]	@ 0x38
 8005d14:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8005d18:	60aa      	str	r2, [r5, #8]
 8005d1a:	4a15      	ldr	r2, [pc, #84]	@ (8005d70 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8005d1c:	6894      	ldr	r4, [r2, #8]
 8005d1e:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8005d22:	6892      	ldr	r2, [r2, #8]
 8005d24:	07d6      	lsls	r6, r2, #31
 8005d26:	d41f      	bmi.n	8005d68 <HAL_ADCEx_MultiModeConfigChannel+0x134>
 8005d28:	4a15      	ldr	r2, [pc, #84]	@ (8005d80 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8005d2a:	6892      	ldr	r2, [r2, #8]
 8005d2c:	07d2      	lsls	r2, r2, #31
 8005d2e:	d4ce      	bmi.n	8005cce <HAL_ADCEx_MultiModeConfigChannel+0x9a>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005d30:	07e6      	lsls	r6, r4, #31
 8005d32:	d4cc      	bmi.n	8005cce <HAL_ADCEx_MultiModeConfigChannel+0x9a>
        MODIFY_REG(tmpADC_Common->CCR,
 8005d34:	68ac      	ldr	r4, [r5, #8]
 8005d36:	688a      	ldr	r2, [r1, #8]
 8005d38:	f424 6171 	bic.w	r1, r4, #3856	@ 0xf10
 8005d3c:	4302      	orrs	r2, r0
 8005d3e:	f021 010f 	bic.w	r1, r1, #15
 8005d42:	430a      	orrs	r2, r1
 8005d44:	60aa      	str	r2, [r5, #8]
 8005d46:	e7c2      	b.n	8005cce <HAL_ADCEx_MultiModeConfigChannel+0x9a>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005d48:	490e      	ldr	r1, [pc, #56]	@ (8005d84 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005d4a:	6888      	ldr	r0, [r1, #8]
 8005d4c:	f420 4060 	bic.w	r0, r0, #57344	@ 0xe000
 8005d50:	6088      	str	r0, [r1, #8]
 8005d52:	6892      	ldr	r2, [r2, #8]
 8005d54:	07d5      	lsls	r5, r2, #31
 8005d56:	d404      	bmi.n	8005d62 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8005d58:	4a06      	ldr	r2, [pc, #24]	@ (8005d74 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005d5a:	6892      	ldr	r2, [r2, #8]
 8005d5c:	07d4      	lsls	r4, r2, #31
 8005d5e:	d4b6      	bmi.n	8005cce <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8005d60:	e7af      	b.n	8005cc2 <HAL_ADCEx_MultiModeConfigChannel+0x8e>
 8005d62:	4a04      	ldr	r2, [pc, #16]	@ (8005d74 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005d64:	6892      	ldr	r2, [r2, #8]
 8005d66:	e7b2      	b.n	8005cce <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8005d68:	4a05      	ldr	r2, [pc, #20]	@ (8005d80 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8005d6a:	6892      	ldr	r2, [r2, #8]
 8005d6c:	e7af      	b.n	8005cce <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8005d6e:	bf00      	nop
 8005d70:	50000400 	.word	0x50000400
 8005d74:	50000100 	.word	0x50000100
 8005d78:	50000700 	.word	0x50000700
 8005d7c:	50000500 	.word	0x50000500
 8005d80:	50000600 	.word	0x50000600
 8005d84:	50000300 	.word	0x50000300

08005d88 <HAL_CORDIC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8005d88:	b1b0      	cbz	r0, 8005db8 <HAL_CORDIC_Init+0x30>
{
 8005d8a:	b510      	push	{r4, lr}

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 8005d8c:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 8005d90:	4604      	mov	r4, r0
 8005d92:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8005d96:	b153      	cbz	r3, 8005dae <HAL_CORDIC_Init+0x26>
    HAL_CORDIC_MspInit(hcordic);
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8005d98:	2000      	movs	r0, #0

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8005d9a:	2301      	movs	r3, #1
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8005d9c:	6260      	str	r0, [r4, #36]	@ 0x24
  hcordic->State = HAL_CORDIC_STATE_READY;
 8005d9e:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
  hcordic->pInBuff = NULL;
 8005da2:	e9c4 0001 	strd	r0, r0, [r4, #4]
  hcordic->NbCalcToOrder = 0U;
 8005da6:	e9c4 0003 	strd	r0, r0, [r4, #12]
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 8005daa:	6160      	str	r0, [r4, #20]

  /* Return function status */
  return HAL_OK;
}
 8005dac:	bd10      	pop	{r4, pc}
    hcordic->Lock = HAL_UNLOCKED;
 8005dae:	f880 2020 	strb.w	r2, [r0, #32]
    HAL_CORDIC_MspInit(hcordic);
 8005db2:	f7fb fe6d 	bl	8001a90 <HAL_CORDIC_MspInit>
 8005db6:	e7ef      	b.n	8005d98 <HAL_CORDIC_Init+0x10>
    return HAL_ERROR;
 8005db8:	2001      	movs	r0, #1
}
 8005dba:	4770      	bx	lr

08005dbc <HAL_CORDIC_Configure>:
  assert_param(IS_CORDIC_NBREAD(sConfig->NbRead));
  assert_param(IS_CORDIC_INSIZE(sConfig->InSize));
  assert_param(IS_CORDIC_OUTSIZE(sConfig->OutSize));

  /* Check handle state is ready */
  if (hcordic->State == HAL_CORDIC_STATE_READY)
 8005dbc:	f890 2021 	ldrb.w	r2, [r0, #33]	@ 0x21
 8005dc0:	2a01      	cmp	r2, #1
{
 8005dc2:	4603      	mov	r3, r0
  if (hcordic->State == HAL_CORDIC_STATE_READY)
 8005dc4:	d005      	beq.n	8005dd2 <HAL_CORDIC_Configure+0x16>
                sConfig->NbWrite | sConfig->NbRead | sConfig->InSize | sConfig->OutSize));
  }
  else
  {
    /* Set CORDIC error code */
    hcordic->ErrorCode |= HAL_CORDIC_ERROR_NOT_READY;
 8005dc6:	6a42      	ldr	r2, [r0, #36]	@ 0x24
 8005dc8:	f042 0202 	orr.w	r2, r2, #2

    /* Return error status */
    status = HAL_ERROR;
 8005dcc:	2001      	movs	r0, #1
    hcordic->ErrorCode |= HAL_CORDIC_ERROR_NOT_READY;
 8005dce:	625a      	str	r2, [r3, #36]	@ 0x24
  }

  /* Return function status */
  return status;
}
 8005dd0:	4770      	bx	lr
    MODIFY_REG(hcordic->Instance->CSR,                                                         \
 8005dd2:	6988      	ldr	r0, [r1, #24]
 8005dd4:	680a      	ldr	r2, [r1, #0]
{
 8005dd6:	b410      	push	{r4}
    MODIFY_REG(hcordic->Instance->CSR,                                                         \
 8005dd8:	684c      	ldr	r4, [r1, #4]
 8005dda:	4302      	orrs	r2, r0
 8005ddc:	6818      	ldr	r0, [r3, #0]
 8005dde:	ea42 0304 	orr.w	r3, r2, r4
 8005de2:	e9d1 4204 	ldrd	r4, r2, [r1, #16]
 8005de6:	4323      	orrs	r3, r4
 8005de8:	4313      	orrs	r3, r2
 8005dea:	e9d1 2102 	ldrd	r2, r1, [r1, #8]
 8005dee:	6804      	ldr	r4, [r0, #0]
 8005df0:	4313      	orrs	r3, r2
 8005df2:	4a04      	ldr	r2, [pc, #16]	@ (8005e04 <HAL_CORDIC_Configure+0x48>)
 8005df4:	430b      	orrs	r3, r1
 8005df6:	4022      	ands	r2, r4
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	6003      	str	r3, [r0, #0]
}
 8005dfc:	f85d 4b04 	ldr.w	r4, [sp], #4
  HAL_StatusTypeDef status = HAL_OK;
 8005e00:	2000      	movs	r0, #0
}
 8005e02:	4770      	bx	lr
 8005e04:	ff87f800 	.word	0xff87f800

08005e08 <HAL_CORDIC_Calculate>:
  * @param  Timeout Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Calculate(CORDIC_HandleTypeDef *hcordic, const int32_t *pInBuff, int32_t *pOutBuff,
                                       uint32_t NbCalc, uint32_t Timeout)
{
 8005e08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e0c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005e10:	4682      	mov	sl, r0
  uint32_t index;
  const int32_t *p_tmp_in_buff = pInBuff;
  int32_t *p_tmp_out_buff = pOutBuff;

  /* Check parameters setting */
  if ((pInBuff == NULL) || (pOutBuff == NULL) || (NbCalc == 0U))
 8005e12:	b171      	cbz	r1, 8005e32 <HAL_CORDIC_Calculate+0x2a>
 8005e14:	4617      	mov	r7, r2
 8005e16:	b162      	cbz	r2, 8005e32 <HAL_CORDIC_Calculate+0x2a>
 8005e18:	461e      	mov	r6, r3
 8005e1a:	b153      	cbz	r3, 8005e32 <HAL_CORDIC_Calculate+0x2a>
    /* Return error status */
    return HAL_ERROR;
  }

  /* Check handle state is ready */
  if (hcordic->State == HAL_CORDIC_STATE_READY)
 8005e1c:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 8005e20:	2b01      	cmp	r3, #1
 8005e22:	d00e      	beq.n	8005e42 <HAL_CORDIC_Calculate+0x3a>
    return HAL_OK;
  }
  else
  {
    /* Set CORDIC error code */
    hcordic->ErrorCode |= HAL_CORDIC_ERROR_NOT_READY;
 8005e24:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8005e26:	f043 0302 	orr.w	r3, r3, #2
 8005e2a:	6243      	str	r3, [r0, #36]	@ 0x24
    return HAL_ERROR;
 8005e2c:	2001      	movs	r0, #1

    /* Return function status */
    return HAL_ERROR;
  }
}
 8005e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hcordic->ErrorCode |= HAL_CORDIC_ERROR_PARAM;
 8005e32:	f8da 3024 	ldr.w	r3, [sl, #36]	@ 0x24
 8005e36:	f043 0301 	orr.w	r3, r3, #1
 8005e3a:	f8ca 3024 	str.w	r3, [sl, #36]	@ 0x24
    return HAL_ERROR;
 8005e3e:	2001      	movs	r0, #1
 8005e40:	e7f5      	b.n	8005e2e <HAL_CORDIC_Calculate+0x26>
    hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8005e42:	2300      	movs	r3, #0
 8005e44:	6243      	str	r3, [r0, #36]	@ 0x24
    hcordic->State = HAL_CORDIC_STATE_BUSY;
 8005e46:	2302      	movs	r3, #2
 8005e48:	460d      	mov	r5, r1
 8005e4a:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    tickstart = HAL_GetTick();
 8005e4e:	f7fe fff5 	bl	8004e3c <HAL_GetTick>
  * @retval none
  */
static void CORDIC_WriteInDataIncrementPtr(const CORDIC_HandleTypeDef *hcordic, const int32_t **ppInBuff)
{
  /* First write of input data in the Write Data register */
  WRITE_REG(hcordic->Instance->WDATA, (uint32_t) **ppInBuff);
 8005e52:	f8da 4000 	ldr.w	r4, [sl]
 8005e56:	682b      	ldr	r3, [r5, #0]
 8005e58:	6063      	str	r3, [r4, #4]

  /* Increment input data pointer */
  (*ppInBuff)++;

  /* Check if second write of input data is expected */
  if (HAL_IS_BIT_SET(hcordic->Instance->CSR, CORDIC_CSR_NARGS))
 8005e5a:	6823      	ldr	r3, [r4, #0]
 8005e5c:	02da      	lsls	r2, r3, #11
  {
    /* Second write of input data in the Write Data register */
    WRITE_REG(hcordic->Instance->WDATA, (uint32_t) **ppInBuff);
 8005e5e:	bf45      	ittet	mi
 8005e60:	686b      	ldrmi	r3, [r5, #4]
 8005e62:	6063      	strmi	r3, [r4, #4]
  (*ppInBuff)++;
 8005e64:	3504      	addpl	r5, #4

    /* Increment input data pointer */
    (*ppInBuff)++;
 8005e66:	3508      	addmi	r5, #8
    for (index = (NbCalc - 1U); index > 0U; index--)
 8005e68:	3e01      	subs	r6, #1
    tickstart = HAL_GetTick();
 8005e6a:	4681      	mov	r9, r0
    for (index = (NbCalc - 1U); index > 0U; index--)
 8005e6c:	d019      	beq.n	8005ea2 <HAL_CORDIC_Calculate+0x9a>
 8005e6e:	f1b8 3fff 	cmp.w	r8, #4294967295
 8005e72:	d12d      	bne.n	8005ed0 <HAL_CORDIC_Calculate+0xc8>
  WRITE_REG(hcordic->Instance->WDATA, (uint32_t) **ppInBuff);
 8005e74:	682b      	ldr	r3, [r5, #0]
 8005e76:	6063      	str	r3, [r4, #4]
  if (HAL_IS_BIT_SET(hcordic->Instance->CSR, CORDIC_CSR_NARGS))
 8005e78:	6823      	ldr	r3, [r4, #0]
 8005e7a:	02db      	lsls	r3, r3, #11
    WRITE_REG(hcordic->Instance->WDATA, (uint32_t) **ppInBuff);
 8005e7c:	bf45      	ittet	mi
 8005e7e:	686b      	ldrmi	r3, [r5, #4]
 8005e80:	6063      	strmi	r3, [r4, #4]
  (*ppInBuff)++;
 8005e82:	3504      	addpl	r5, #4
    (*ppInBuff)++;
 8005e84:	3508      	addmi	r5, #8
      } while (HAL_IS_BIT_CLR(hcordic->Instance->CSR, CORDIC_CSR_RRDY));
 8005e86:	6823      	ldr	r3, [r4, #0]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	dafc      	bge.n	8005e86 <HAL_CORDIC_Calculate+0x7e>
  * @retval none
  */
static void CORDIC_ReadOutDataIncrementPtr(const CORDIC_HandleTypeDef *hcordic, int32_t **ppOutBuff)
{
  /* First read of output data from the Read Data register */
  **ppOutBuff = (int32_t)READ_REG(hcordic->Instance->RDATA);
 8005e8c:	68a3      	ldr	r3, [r4, #8]
 8005e8e:	603b      	str	r3, [r7, #0]

  /* Increment output data pointer */
  (*ppOutBuff)++;

  /* Check if second read of output data is expected */
  if (HAL_IS_BIT_SET(hcordic->Instance->CSR, CORDIC_CSR_NRES))
 8005e90:	6823      	ldr	r3, [r4, #0]
 8005e92:	0318      	lsls	r0, r3, #12
  {
    /* Second read of output data from the Read Data register */
    **ppOutBuff = (int32_t)READ_REG(hcordic->Instance->RDATA);
 8005e94:	bf45      	ittet	mi
 8005e96:	68a3      	ldrmi	r3, [r4, #8]
 8005e98:	607b      	strmi	r3, [r7, #4]
  (*ppOutBuff)++;
 8005e9a:	3704      	addpl	r7, #4

    /* Increment output data pointer */
    (*ppOutBuff)++;
 8005e9c:	3708      	addmi	r7, #8
    for (index = (NbCalc - 1U); index > 0U; index--)
 8005e9e:	3e01      	subs	r6, #1
 8005ea0:	d1e8      	bne.n	8005e74 <HAL_CORDIC_Calculate+0x6c>
  **ppOutBuff = (int32_t)READ_REG(hcordic->Instance->RDATA);
 8005ea2:	68a3      	ldr	r3, [r4, #8]
 8005ea4:	603b      	str	r3, [r7, #0]
  if (HAL_IS_BIT_SET(hcordic->Instance->CSR, CORDIC_CSR_NRES))
 8005ea6:	6823      	ldr	r3, [r4, #0]
 8005ea8:	031b      	lsls	r3, r3, #12
    **ppOutBuff = (int32_t)READ_REG(hcordic->Instance->RDATA);
 8005eaa:	bf44      	itt	mi
 8005eac:	68a3      	ldrmi	r3, [r4, #8]
 8005eae:	607b      	strmi	r3, [r7, #4]
    hcordic->State = HAL_CORDIC_STATE_READY;
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	f88a 3021 	strb.w	r3, [sl, #33]	@ 0x21
    return HAL_OK;
 8005eb6:	2000      	movs	r0, #0
 8005eb8:	e7b9      	b.n	8005e2e <HAL_CORDIC_Calculate+0x26>
  **ppOutBuff = (int32_t)READ_REG(hcordic->Instance->RDATA);
 8005eba:	68a3      	ldr	r3, [r4, #8]
 8005ebc:	603b      	str	r3, [r7, #0]
  if (HAL_IS_BIT_SET(hcordic->Instance->CSR, CORDIC_CSR_NRES))
 8005ebe:	6823      	ldr	r3, [r4, #0]
 8005ec0:	031a      	lsls	r2, r3, #12
    **ppOutBuff = (int32_t)READ_REG(hcordic->Instance->RDATA);
 8005ec2:	bf45      	ittet	mi
 8005ec4:	68a3      	ldrmi	r3, [r4, #8]
 8005ec6:	607b      	strmi	r3, [r7, #4]
  (*ppOutBuff)++;
 8005ec8:	3704      	addpl	r7, #4
    (*ppOutBuff)++;
 8005eca:	3708      	addmi	r7, #8
    for (index = (NbCalc - 1U); index > 0U; index--)
 8005ecc:	3e01      	subs	r6, #1
 8005ece:	d0e8      	beq.n	8005ea2 <HAL_CORDIC_Calculate+0x9a>
  WRITE_REG(hcordic->Instance->WDATA, (uint32_t) **ppInBuff);
 8005ed0:	682b      	ldr	r3, [r5, #0]
 8005ed2:	6063      	str	r3, [r4, #4]
  if (HAL_IS_BIT_SET(hcordic->Instance->CSR, CORDIC_CSR_NARGS))
 8005ed4:	6823      	ldr	r3, [r4, #0]
 8005ed6:	02d9      	lsls	r1, r3, #11
    WRITE_REG(hcordic->Instance->WDATA, (uint32_t) **ppInBuff);
 8005ed8:	bf45      	ittet	mi
 8005eda:	686b      	ldrmi	r3, [r5, #4]
 8005edc:	6063      	strmi	r3, [r4, #4]
  (*ppInBuff)++;
 8005ede:	3504      	addpl	r5, #4
    (*ppInBuff)++;
 8005ee0:	3508      	addmi	r5, #8
}
 8005ee2:	e004      	b.n	8005eee <HAL_CORDIC_Calculate+0xe6>
      } while (HAL_IS_BIT_CLR(hcordic->Instance->CSR, CORDIC_CSR_RRDY));
 8005ee4:	f8da 4000 	ldr.w	r4, [sl]
 8005ee8:	6823      	ldr	r3, [r4, #0]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	dbe5      	blt.n	8005eba <HAL_CORDIC_Calculate+0xb2>
          if ((HAL_GetTick() - tickstart) > Timeout)
 8005eee:	f7fe ffa5 	bl	8004e3c <HAL_GetTick>
 8005ef2:	eba0 0c09 	sub.w	ip, r0, r9
 8005ef6:	45c4      	cmp	ip, r8
 8005ef8:	d9f4      	bls.n	8005ee4 <HAL_CORDIC_Calculate+0xdc>
            hcordic->ErrorCode = HAL_CORDIC_ERROR_TIMEOUT;
 8005efa:	2204      	movs	r2, #4
            hcordic->State = HAL_CORDIC_STATE_READY;
 8005efc:	2301      	movs	r3, #1
            hcordic->ErrorCode = HAL_CORDIC_ERROR_TIMEOUT;
 8005efe:	f8ca 2024 	str.w	r2, [sl, #36]	@ 0x24
            hcordic->State = HAL_CORDIC_STATE_READY;
 8005f02:	f88a 3021 	strb.w	r3, [sl, #33]	@ 0x21
            return HAL_ERROR;
 8005f06:	e79a      	b.n	8005e3e <HAL_CORDIC_Calculate+0x36>

08005f08 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005f08:	4907      	ldr	r1, [pc, #28]	@ (8005f28 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8005f0a:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005f0c:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005f0e:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005f12:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005f16:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005f18:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005f1a:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005f1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8005f22:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8005f24:	4770      	bx	lr
 8005f26:	bf00      	nop
 8005f28:	e000ed00 	.word	0xe000ed00

08005f2c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005f2c:	4b1b      	ldr	r3, [pc, #108]	@ (8005f9c <HAL_NVIC_SetPriority+0x70>)
 8005f2e:	68db      	ldr	r3, [r3, #12]
 8005f30:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005f34:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005f36:	f1c3 0e07 	rsb	lr, r3, #7
 8005f3a:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005f3e:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005f42:	bf28      	it	cs
 8005f44:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005f48:	f1bc 0f06 	cmp.w	ip, #6
 8005f4c:	d91c      	bls.n	8005f88 <HAL_NVIC_SetPriority+0x5c>
 8005f4e:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005f52:	f04f 33ff 	mov.w	r3, #4294967295
 8005f56:	fa03 f30c 	lsl.w	r3, r3, ip
 8005f5a:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005f5e:	f04f 33ff 	mov.w	r3, #4294967295
 8005f62:	fa03 f30e 	lsl.w	r3, r3, lr
 8005f66:	ea21 0303 	bic.w	r3, r1, r3
 8005f6a:	fa03 f30c 	lsl.w	r3, r3, ip
 8005f6e:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f70:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 8005f72:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f74:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8005f76:	db0a      	blt.n	8005f8e <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f78:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8005f7c:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8005f80:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8005f84:	f85d fb04 	ldr.w	pc, [sp], #4
 8005f88:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005f8a:	4694      	mov	ip, r2
 8005f8c:	e7e7      	b.n	8005f5e <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f8e:	4a04      	ldr	r2, [pc, #16]	@ (8005fa0 <HAL_NVIC_SetPriority+0x74>)
 8005f90:	f000 000f 	and.w	r0, r0, #15
 8005f94:	4402      	add	r2, r0
 8005f96:	7613      	strb	r3, [r2, #24]
 8005f98:	f85d fb04 	ldr.w	pc, [sp], #4
 8005f9c:	e000ed00 	.word	0xe000ed00
 8005fa0:	e000ecfc 	.word	0xe000ecfc

08005fa4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8005fa4:	2800      	cmp	r0, #0
 8005fa6:	db07      	blt.n	8005fb8 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005fa8:	4a04      	ldr	r2, [pc, #16]	@ (8005fbc <HAL_NVIC_EnableIRQ+0x18>)
 8005faa:	0941      	lsrs	r1, r0, #5
 8005fac:	2301      	movs	r3, #1
 8005fae:	f000 001f 	and.w	r0, r0, #31
 8005fb2:	4083      	lsls	r3, r0
 8005fb4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8005fb8:	4770      	bx	lr
 8005fba:	bf00      	nop
 8005fbc:	e000e100 	.word	0xe000e100

08005fc0 <HAL_NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 8005fc0:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8005fc4:	4905      	ldr	r1, [pc, #20]	@ (8005fdc <HAL_NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8005fc6:	4b06      	ldr	r3, [pc, #24]	@ (8005fe0 <HAL_NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8005fc8:	68ca      	ldr	r2, [r1, #12]
 8005fca:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	60cb      	str	r3, [r1, #12]
 8005fd2:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8005fd6:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8005fd8:	e7fd      	b.n	8005fd6 <HAL_NVIC_SystemReset+0x16>
 8005fda:	bf00      	nop
 8005fdc:	e000ed00 	.word	0xe000ed00
 8005fe0:	05fa0004 	.word	0x05fa0004

08005fe4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005fe4:	3801      	subs	r0, #1
 8005fe6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8005fea:	d301      	bcc.n	8005ff0 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005fec:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8005fee:	4770      	bx	lr
{
 8005ff0:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005ff2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ff6:	4c07      	ldr	r4, [pc, #28]	@ (8006014 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005ff8:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ffa:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 8005ffe:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006002:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006004:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006006:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006008:	619a      	str	r2, [r3, #24]
}
 800600a:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800600e:	6119      	str	r1, [r3, #16]
 8006010:	4770      	bx	lr
 8006012:	bf00      	nop
 8006014:	e000ed00 	.word	0xe000ed00

08006018 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8006018:	4770      	bx	lr
 800601a:	bf00      	nop

0800601c <HAL_SYSTICK_IRQHandler>:
{
 800601c:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 800601e:	f7ff fffb 	bl	8006018 <HAL_SYSTICK_Callback>
}
 8006022:	bd08      	pop	{r3, pc}

08006024 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006024:	2800      	cmp	r0, #0
 8006026:	d076      	beq.n	8006116 <HAL_DMA_Init+0xf2>
{
 8006028:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800602a:	4a3c      	ldr	r2, [pc, #240]	@ (800611c <HAL_DMA_Init+0xf8>)
 800602c:	6804      	ldr	r4, [r0, #0]
 800602e:	4294      	cmp	r4, r2
 8006030:	4603      	mov	r3, r0
 8006032:	d95c      	bls.n	80060ee <HAL_DMA_Init+0xca>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006034:	493a      	ldr	r1, [pc, #232]	@ (8006120 <HAL_DMA_Init+0xfc>)
 8006036:	4a3b      	ldr	r2, [pc, #236]	@ (8006124 <HAL_DMA_Init+0x100>)
    hdma->DmaBaseAddress = DMA2;
 8006038:	483b      	ldr	r0, [pc, #236]	@ (8006128 <HAL_DMA_Init+0x104>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800603a:	4421      	add	r1, r4
 800603c:	fba2 2101 	umull	r2, r1, r2, r1
 8006040:	0909      	lsrs	r1, r1, #4
 8006042:	0089      	lsls	r1, r1, #2
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006044:	2202      	movs	r2, #2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006046:	689d      	ldr	r5, [r3, #8]
  hdma->State = HAL_DMA_STATE_BUSY;
 8006048:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  tmp |=  hdma->Init.Direction        |
 800604c:	68da      	ldr	r2, [r3, #12]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800604e:	4e35      	ldr	r6, [pc, #212]	@ (8006124 <HAL_DMA_Init+0x100>)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006050:	4f36      	ldr	r7, [pc, #216]	@ (800612c <HAL_DMA_Init+0x108>)
 8006052:	e9c3 0110 	strd	r0, r1, [r3, #64]	@ 0x40
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006056:	6918      	ldr	r0, [r3, #16]
  tmp |=  hdma->Init.Direction        |
 8006058:	432a      	orrs	r2, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800605a:	4302      	orrs	r2, r0
 800605c:	6958      	ldr	r0, [r3, #20]
 800605e:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006060:	6998      	ldr	r0, [r3, #24]
 8006062:	4302      	orrs	r2, r0
 8006064:	69d8      	ldr	r0, [r3, #28]
 8006066:	4302      	orrs	r2, r0
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006068:	b2e0      	uxtb	r0, r4
 800606a:	3808      	subs	r0, #8
 800606c:	fba6 6000 	umull	r6, r0, r6, r0
  tmp = hdma->Instance->CCR;
 8006070:	6826      	ldr	r6, [r4, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006072:	f426 4cff 	bic.w	ip, r6, #32640	@ 0x7f80
          hdma->Init.Mode                | hdma->Init.Priority;
 8006076:	6a1e      	ldr	r6, [r3, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006078:	f02c 0c70 	bic.w	ip, ip, #112	@ 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 800607c:	4332      	orrs	r2, r6
  tmp |=  hdma->Init.Direction        |
 800607e:	ea42 020c 	orr.w	r2, r2, ip
  hdma->Instance->CCR = tmp;
 8006082:	6022      	str	r2, [r4, #0]
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006084:	4e25      	ldr	r6, [pc, #148]	@ (800611c <HAL_DMA_Init+0xf8>)
 8006086:	4a2a      	ldr	r2, [pc, #168]	@ (8006130 <HAL_DMA_Init+0x10c>)
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006088:	f3c0 1004 	ubfx	r0, r0, #4, #5
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800608c:	42b4      	cmp	r4, r6
 800608e:	bf98      	it	ls
 8006090:	463a      	movls	r2, r7
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006092:	f206 4679 	addw	r6, r6, #1145	@ 0x479
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006096:	2401      	movs	r4, #1
 8006098:	fa04 f000 	lsl.w	r0, r4, r0
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800609c:	64de      	str	r6, [r3, #76]	@ 0x4c
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800609e:	f5b5 4f80 	cmp.w	r5, #16384	@ 0x4000
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80060a2:	eb01 0602 	add.w	r6, r1, r2
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80060a6:	6518      	str	r0, [r3, #80]	@ 0x50
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80060a8:	649e      	str	r6, [r3, #72]	@ 0x48
 80060aa:	ea4f 0191 	mov.w	r1, r1, lsr #2
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80060ae:	d027      	beq.n	8006100 <HAL_DMA_Init+0xdc>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80060b0:	685e      	ldr	r6, [r3, #4]
 80060b2:	b2f5      	uxtb	r5, r6
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80060b4:	3e01      	subs	r6, #1
 80060b6:	2e03      	cmp	r6, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80060b8:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80060bc:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80060c0:	d824      	bhi.n	800610c <HAL_DMA_Init+0xe8>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80060c2:	4a1c      	ldr	r2, [pc, #112]	@ (8006134 <HAL_DMA_Init+0x110>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80060c4:	481c      	ldr	r0, [pc, #112]	@ (8006138 <HAL_DMA_Init+0x114>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80060c6:	442a      	add	r2, r5
 80060c8:	0092      	lsls	r2, r2, #2

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80060ca:	3d01      	subs	r5, #1
 80060cc:	40ac      	lsls	r4, r5
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80060ce:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80060d0:	e9c3 2015 	strd	r2, r0, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80060d4:	65dc      	str	r4, [r3, #92]	@ 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80060d6:	6011      	str	r1, [r2, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80060d8:	4a18      	ldr	r2, [pc, #96]	@ (800613c <HAL_DMA_Init+0x118>)
 80060da:	6454      	str	r4, [r2, #68]	@ 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80060dc:	2000      	movs	r0, #0
  hdma->State  = HAL_DMA_STATE_READY;
 80060de:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80060e0:	63d8      	str	r0, [r3, #60]	@ 0x3c
  hdma->Lock = HAL_UNLOCKED;
 80060e2:	f883 0024 	strb.w	r0, [r3, #36]	@ 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 80060e6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
}
 80060ea:	bcf0      	pop	{r4, r5, r6, r7}
 80060ec:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80060ee:	4914      	ldr	r1, [pc, #80]	@ (8006140 <HAL_DMA_Init+0x11c>)
 80060f0:	4a0c      	ldr	r2, [pc, #48]	@ (8006124 <HAL_DMA_Init+0x100>)
    hdma->DmaBaseAddress = DMA1;
 80060f2:	4814      	ldr	r0, [pc, #80]	@ (8006144 <HAL_DMA_Init+0x120>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80060f4:	4421      	add	r1, r4
 80060f6:	fba2 2101 	umull	r2, r1, r2, r1
 80060fa:	0909      	lsrs	r1, r1, #4
 80060fc:	0089      	lsls	r1, r1, #2
    hdma->DmaBaseAddress = DMA1;
 80060fe:	e7a1      	b.n	8006044 <HAL_DMA_Init+0x20>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006100:	2400      	movs	r4, #0
 8006102:	605c      	str	r4, [r3, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006104:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006108:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    hdma->DMAmuxRequestGen = 0U;
 800610c:	2200      	movs	r2, #0
 800610e:	e9c3 2215 	strd	r2, r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8006112:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006114:	e7e2      	b.n	80060dc <HAL_DMA_Init+0xb8>
    return HAL_ERROR;
 8006116:	2001      	movs	r0, #1
}
 8006118:	4770      	bx	lr
 800611a:	bf00      	nop
 800611c:	40020407 	.word	0x40020407
 8006120:	bffdfbf8 	.word	0xbffdfbf8
 8006124:	cccccccd 	.word	0xcccccccd
 8006128:	40020400 	.word	0x40020400
 800612c:	40020800 	.word	0x40020800
 8006130:	40020820 	.word	0x40020820
 8006134:	1000823f 	.word	0x1000823f
 8006138:	40020940 	.word	0x40020940
 800613c:	40020900 	.word	0x40020900
 8006140:	bffdfff8 	.word	0xbffdfff8
 8006144:	40020000 	.word	0x40020000

08006148 <HAL_DMA_Start_IT>:
{
 8006148:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdma);
 800614a:	f890 4024 	ldrb.w	r4, [r0, #36]	@ 0x24
 800614e:	2c01      	cmp	r4, #1
 8006150:	d009      	beq.n	8006166 <HAL_DMA_Start_IT+0x1e>
 8006152:	2401      	movs	r4, #1
 8006154:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 8006158:	f890 4025 	ldrb.w	r4, [r0, #37]	@ 0x25
 800615c:	2c01      	cmp	r4, #1
 800615e:	d005      	beq.n	800616c <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma);
 8006160:	2300      	movs	r3, #0
 8006162:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  __HAL_LOCK(hdma);
 8006166:	2002      	movs	r0, #2
}
 8006168:	bcf0      	pop	{r4, r5, r6, r7}
 800616a:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 800616c:	2402      	movs	r4, #2
 800616e:	f880 4025 	strb.w	r4, [r0, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006172:	2400      	movs	r4, #0
 8006174:	63c4      	str	r4, [r0, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 8006176:	6804      	ldr	r4, [r0, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006178:	6cc6      	ldr	r6, [r0, #76]	@ 0x4c
    __HAL_DMA_DISABLE(hdma);
 800617a:	6825      	ldr	r5, [r4, #0]
 800617c:	f025 0501 	bic.w	r5, r5, #1
 8006180:	6025      	str	r5, [r4, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006182:	e9d0 7514 	ldrd	r7, r5, [r0, #80]	@ 0x50
 8006186:	6077      	str	r7, [r6, #4]
  if (hdma->DMAmuxRequestGen != 0U)
 8006188:	b115      	cbz	r5, 8006190 <HAL_DMA_Start_IT+0x48>
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800618a:	e9d0 6716 	ldrd	r6, r7, [r0, #88]	@ 0x58
 800618e:	6077      	str	r7, [r6, #4]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006190:	6c46      	ldr	r6, [r0, #68]	@ 0x44
 8006192:	6c07      	ldr	r7, [r0, #64]	@ 0x40
 8006194:	f006 0c1f 	and.w	ip, r6, #31
 8006198:	2601      	movs	r6, #1
 800619a:	fa06 f60c 	lsl.w	r6, r6, ip
 800619e:	607e      	str	r6, [r7, #4]
  hdma->Instance->CNDTR = DataLength;
 80061a0:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80061a2:	6883      	ldr	r3, [r0, #8]
 80061a4:	2b10      	cmp	r3, #16
    if (NULL != hdma->XferHalfCpltCallback)
 80061a6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
    hdma->Instance->CPAR = DstAddress;
 80061a8:	bf0b      	itete	eq
 80061aa:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 80061ac:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80061ae:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 80061b0:	60e2      	strne	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 80061b2:	b1bb      	cbz	r3, 80061e4 <HAL_DMA_Start_IT+0x9c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80061b4:	6823      	ldr	r3, [r4, #0]
 80061b6:	f043 030e 	orr.w	r3, r3, #14
 80061ba:	6023      	str	r3, [r4, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80061bc:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 80061be:	681a      	ldr	r2, [r3, #0]
 80061c0:	03d2      	lsls	r2, r2, #15
 80061c2:	d503      	bpl.n	80061cc <HAL_DMA_Start_IT+0x84>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80061c4:	681a      	ldr	r2, [r3, #0]
 80061c6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80061ca:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 80061cc:	b11d      	cbz	r5, 80061d6 <HAL_DMA_Start_IT+0x8e>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80061ce:	682b      	ldr	r3, [r5, #0]
 80061d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80061d4:	602b      	str	r3, [r5, #0]
    __HAL_DMA_ENABLE(hdma);
 80061d6:	6823      	ldr	r3, [r4, #0]
 80061d8:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 80061dc:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80061de:	6023      	str	r3, [r4, #0]
}
 80061e0:	bcf0      	pop	{r4, r5, r6, r7}
 80061e2:	4770      	bx	lr
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80061e4:	6823      	ldr	r3, [r4, #0]
 80061e6:	f023 0304 	bic.w	r3, r3, #4
 80061ea:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80061ec:	6823      	ldr	r3, [r4, #0]
 80061ee:	f043 030a 	orr.w	r3, r3, #10
 80061f2:	6023      	str	r3, [r4, #0]
 80061f4:	e7e2      	b.n	80061bc <HAL_DMA_Start_IT+0x74>
 80061f6:	bf00      	nop

080061f8 <HAL_DMA_Abort_IT>:
{
 80061f8:	b538      	push	{r3, r4, r5, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 80061fa:	f890 3025 	ldrb.w	r3, [r0, #37]	@ 0x25
 80061fe:	2b02      	cmp	r3, #2
 8006200:	d009      	beq.n	8006216 <HAL_DMA_Abort_IT+0x1e>
    hdma->State = HAL_DMA_STATE_READY;
 8006202:	2301      	movs	r3, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006204:	2104      	movs	r1, #4
    __HAL_UNLOCK(hdma);
 8006206:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006208:	63c1      	str	r1, [r0, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 800620a:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
    hdma->State = HAL_DMA_STATE_READY;
 800620e:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    status = HAL_ERROR;
 8006212:	4618      	mov	r0, r3
}
 8006214:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006216:	6803      	ldr	r3, [r0, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006218:	6c84      	ldr	r4, [r0, #72]	@ 0x48
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800621a:	6819      	ldr	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800621c:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 800621e:	6c05      	ldr	r5, [r0, #64]	@ 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006220:	f021 010e 	bic.w	r1, r1, #14
 8006224:	6019      	str	r1, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8006226:	6819      	ldr	r1, [r3, #0]
 8006228:	f021 0101 	bic.w	r1, r1, #1
 800622c:	6019      	str	r1, [r3, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800622e:	6823      	ldr	r3, [r4, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006230:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006232:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006236:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006238:	f002 021f 	and.w	r2, r2, #31
 800623c:	2301      	movs	r3, #1
 800623e:	4093      	lsls	r3, r2
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006240:	e9d0 4214 	ldrd	r4, r2, [r0, #80]	@ 0x50
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006244:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006246:	604c      	str	r4, [r1, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 8006248:	b132      	cbz	r2, 8006258 <HAL_DMA_Abort_IT+0x60>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800624a:	6813      	ldr	r3, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800624c:	e9d0 1416 	ldrd	r1, r4, [r0, #88]	@ 0x58
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006250:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006254:	6013      	str	r3, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006256:	604c      	str	r4, [r1, #4]
    if (hdma->XferAbortCallback != NULL)
 8006258:	6b83      	ldr	r3, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_READY;
 800625a:	2101      	movs	r1, #1
    __HAL_UNLOCK(hdma);
 800625c:	2200      	movs	r2, #0
    hdma->State = HAL_DMA_STATE_READY;
 800625e:	f880 1025 	strb.w	r1, [r0, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 8006262:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
    if (hdma->XferAbortCallback != NULL)
 8006266:	b103      	cbz	r3, 800626a <HAL_DMA_Abort_IT+0x72>
      hdma->XferAbortCallback(hdma);
 8006268:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800626a:	2000      	movs	r0, #0
}
 800626c:	bd38      	pop	{r3, r4, r5, pc}
 800626e:	bf00      	nop

08006270 <FMAC_ReadDataIncrementPtr>:
  * @param  MaxSizeToRead Maximum number of data to read (this serves as a timeout
  *         if FMAC continuously writes into the output buffer).
  * @retval None
  */
static void FMAC_ReadDataIncrementPtr(FMAC_HandleTypeDef *hfmac, uint16_t MaxSizeToRead)
{
 8006270:	b430      	push	{r4, r5}
  uint16_t maxsize;
  uint16_t threshold;
  uint32_t tmpvalue;

  /* Check if there is data to read */
  if (READ_BIT(hfmac->Instance->SR, FMAC_SR_YEMPTY) != 0U)
 8006272:	6805      	ldr	r5, [r0, #0]
 8006274:	696b      	ldr	r3, [r5, #20]
 8006276:	07dc      	lsls	r4, r3, #31
 8006278:	d417      	bmi.n	80062aa <FMAC_ReadDataIncrementPtr+0x3a>
  {
    return;
  }

  /* Get the maximum index (no wait allowed, no overstepping of the output buffer) */
  if ((hfmac->OutputCurrentSize + MaxSizeToRead) > *(hfmac->pOutputSize))
 800627a:	6a02      	ldr	r2, [r0, #32]
 800627c:	8b83      	ldrh	r3, [r0, #28]
 800627e:	f8b2 c000 	ldrh.w	ip, [r2]
 8006282:	4419      	add	r1, r3
 8006284:	4561      	cmp	r1, ip
  {
    maxsize = *(hfmac->pOutputSize);
  }
  else
  {
    maxsize = hfmac->OutputCurrentSize + MaxSizeToRead;
 8006286:	bfd8      	it	le
 8006288:	fa1f fc81 	uxthle.w	ip, r1
 800628c:	e00b      	b.n	80062a6 <FMAC_ReadDataIncrementPtr+0x36>
      return;
    }

    /* Read the available data */
    tmpvalue = ((READ_REG(hfmac->Instance->RDATA))& FMAC_RDATA_RDATA);
    *(hfmac->pOutput) = (int16_t)tmpvalue;
 800628e:	6984      	ldr	r4, [r0, #24]
    tmpvalue = ((READ_REG(hfmac->Instance->RDATA))& FMAC_RDATA_RDATA);
 8006290:	69eb      	ldr	r3, [r5, #28]
    *(hfmac->pOutput) = (int16_t)tmpvalue;
 8006292:	f824 3b02 	strh.w	r3, [r4], #2
    hfmac->pOutput++;
    hfmac->OutputCurrentSize++;
 8006296:	8b82      	ldrh	r2, [r0, #28]
  } while (READ_BIT(hfmac->Instance->SR, FMAC_SR_YEMPTY) == 0U);
 8006298:	6969      	ldr	r1, [r5, #20]
    hfmac->pOutput++;
 800629a:	6184      	str	r4, [r0, #24]
    hfmac->OutputCurrentSize++;
 800629c:	1c53      	adds	r3, r2, #1
 800629e:	b29b      	uxth	r3, r3
  } while (READ_BIT(hfmac->Instance->SR, FMAC_SR_YEMPTY) == 0U);
 80062a0:	07c9      	lsls	r1, r1, #31
    hfmac->OutputCurrentSize++;
 80062a2:	8383      	strh	r3, [r0, #28]
  } while (READ_BIT(hfmac->Instance->SR, FMAC_SR_YEMPTY) == 0U);
 80062a4:	d403      	bmi.n	80062ae <FMAC_ReadDataIncrementPtr+0x3e>
    if (!(hfmac->OutputCurrentSize < maxsize))
 80062a6:	4563      	cmp	r3, ip
 80062a8:	d3f1      	bcc.n	800628e <FMAC_ReadDataIncrementPtr+0x1e>
    tmpvalue = ((READ_REG(hfmac->Instance->RDATA))& FMAC_RDATA_RDATA);
    *(hfmac->pOutput) = (int16_t)tmpvalue;
    hfmac->pOutput++;
    hfmac->OutputCurrentSize++;
  }
}
 80062aa:	bc30      	pop	{r4, r5}
 80062ac:	4770      	bx	lr
  threshold = (uint16_t)FMAC_GET_THRESHOLD_FROM_WM(FMAC_GET_Y_EMPTY_WM(hfmac)) - 1U;
 80062ae:	68a9      	ldr	r1, [r5, #8]
 80062b0:	f011 7f40 	tst.w	r1, #50331648	@ 0x3000000
 80062b4:	d012      	beq.n	80062dc <FMAC_ReadDataIncrementPtr+0x6c>
 80062b6:	68a9      	ldr	r1, [r5, #8]
 80062b8:	f001 7140 	and.w	r1, r1, #50331648	@ 0x3000000
 80062bc:	f1b1 7f80 	cmp.w	r1, #16777216	@ 0x1000000
 80062c0:	d01c      	beq.n	80062fc <FMAC_ReadDataIncrementPtr+0x8c>
 80062c2:	68a9      	ldr	r1, [r5, #8]
 80062c4:	f001 7140 	and.w	r1, r1, #50331648	@ 0x3000000
 80062c8:	f1b1 7f00 	cmp.w	r1, #33554432	@ 0x2000000
 80062cc:	d01d      	beq.n	800630a <FMAC_ReadDataIncrementPtr+0x9a>
  if ((hfmac->OutputCurrentSize + threshold) < maxsize)
 80062ce:	1dd9      	adds	r1, r3, #7
 80062d0:	4561      	cmp	r1, ip
 80062d2:	da05      	bge.n	80062e0 <FMAC_ReadDataIncrementPtr+0x70>
    maxsize = hfmac->OutputCurrentSize + threshold;
 80062d4:	3208      	adds	r2, #8
 80062d6:	fa1f fc82 	uxth.w	ip, r2
  while (hfmac->OutputCurrentSize < maxsize)
 80062da:	e003      	b.n	80062e4 <FMAC_ReadDataIncrementPtr+0x74>
  if ((hfmac->OutputCurrentSize + threshold) < maxsize)
 80062dc:	4563      	cmp	r3, ip
 80062de:	dbe4      	blt.n	80062aa <FMAC_ReadDataIncrementPtr+0x3a>
  while (hfmac->OutputCurrentSize < maxsize)
 80062e0:	4563      	cmp	r3, ip
 80062e2:	d2e2      	bcs.n	80062aa <FMAC_ReadDataIncrementPtr+0x3a>
    tmpvalue = ((READ_REG(hfmac->Instance->RDATA))& FMAC_RDATA_RDATA);
 80062e4:	69eb      	ldr	r3, [r5, #28]
    *(hfmac->pOutput) = (int16_t)tmpvalue;
 80062e6:	f824 3b02 	strh.w	r3, [r4], #2
    hfmac->OutputCurrentSize++;
 80062ea:	8b83      	ldrh	r3, [r0, #28]
 80062ec:	3301      	adds	r3, #1
 80062ee:	b29b      	uxth	r3, r3
  while (hfmac->OutputCurrentSize < maxsize)
 80062f0:	4563      	cmp	r3, ip
    hfmac->OutputCurrentSize++;
 80062f2:	8383      	strh	r3, [r0, #28]
  while (hfmac->OutputCurrentSize < maxsize)
 80062f4:	d3f6      	bcc.n	80062e4 <FMAC_ReadDataIncrementPtr+0x74>
 80062f6:	6184      	str	r4, [r0, #24]
}
 80062f8:	bc30      	pop	{r4, r5}
 80062fa:	4770      	bx	lr
  if ((hfmac->OutputCurrentSize + threshold) < maxsize)
 80062fc:	1c59      	adds	r1, r3, #1
 80062fe:	4561      	cmp	r1, ip
 8006300:	daee      	bge.n	80062e0 <FMAC_ReadDataIncrementPtr+0x70>
    maxsize = hfmac->OutputCurrentSize + threshold;
 8006302:	3202      	adds	r2, #2
 8006304:	fa1f fc82 	uxth.w	ip, r2
  while (hfmac->OutputCurrentSize < maxsize)
 8006308:	e7ec      	b.n	80062e4 <FMAC_ReadDataIncrementPtr+0x74>
  if ((hfmac->OutputCurrentSize + threshold) < maxsize)
 800630a:	1cd9      	adds	r1, r3, #3
 800630c:	4561      	cmp	r1, ip
 800630e:	dae7      	bge.n	80062e0 <FMAC_ReadDataIncrementPtr+0x70>
    maxsize = hfmac->OutputCurrentSize + threshold;
 8006310:	3204      	adds	r2, #4
 8006312:	fa1f fc82 	uxth.w	ip, r2
  while (hfmac->OutputCurrentSize < maxsize)
 8006316:	e7e5      	b.n	80062e4 <FMAC_ReadDataIncrementPtr+0x74>

08006318 <FMAC_WriteDataIncrementPtr>:
  * @param  MaxSizeToWrite Maximum number of data to write (this serves as a timeout
  *         if FMAC continuously empties the input buffer).
  * @retval None
  */
static void FMAC_WriteDataIncrementPtr(FMAC_HandleTypeDef *hfmac, uint16_t MaxSizeToWrite)
{
 8006318:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint16_t maxsize;
  uint16_t threshold;

  /* Check if there is room in FMAC */
  if (READ_BIT(hfmac->Instance->SR, FMAC_SR_X1FULL) != 0U)
 800631a:	6805      	ldr	r5, [r0, #0]
 800631c:	696b      	ldr	r3, [r5, #20]
 800631e:	079e      	lsls	r6, r3, #30
 8006320:	d41b      	bmi.n	800635a <FMAC_WriteDataIncrementPtr+0x42>
  {
    return;
  }

  /* Get the maximum index (no wait allowed, no overstepping of the output buffer) */
  if ((hfmac->InputCurrentSize + MaxSizeToWrite) > *(hfmac->pInputSize))
 8006322:	6943      	ldr	r3, [r0, #20]
 8006324:	8a02      	ldrh	r2, [r0, #16]
 8006326:	f8b3 c000 	ldrh.w	ip, [r3]
 800632a:	4411      	add	r1, r2
 800632c:	4561      	cmp	r1, ip
 800632e:	dc10      	bgt.n	8006352 <FMAC_WriteDataIncrementPtr+0x3a>
  {
    maxsize = *(hfmac->pInputSize);
  }
  else
  {
    maxsize = hfmac->InputCurrentSize + MaxSizeToWrite;
 8006330:	fa1f fc81 	uxth.w	ip, r1
    }

    /* Write the available data */
    WRITE_REG(hfmac->Instance->WDATA, (((uint32_t)(*(hfmac->pInput))) & FMAC_WDATA_WDATA));
    hfmac->pInput++;
    hfmac->InputCurrentSize++;
 8006334:	1c53      	adds	r3, r2, #1
    if (!(hfmac->InputCurrentSize < maxsize))
 8006336:	4594      	cmp	ip, r2
    hfmac->InputCurrentSize++;
 8006338:	b29b      	uxth	r3, r3
    if (!(hfmac->InputCurrentSize < maxsize))
 800633a:	d90e      	bls.n	800635a <FMAC_WriteDataIncrementPtr+0x42>
    WRITE_REG(hfmac->Instance->WDATA, (((uint32_t)(*(hfmac->pInput))) & FMAC_WDATA_WDATA));
 800633c:	68c1      	ldr	r1, [r0, #12]
 800633e:	f931 4b02 	ldrsh.w	r4, [r1], #2
 8006342:	b2a4      	uxth	r4, r4
 8006344:	61ac      	str	r4, [r5, #24]
  } while (READ_BIT(hfmac->Instance->SR, FMAC_SR_X1FULL) == 0U);
 8006346:	696c      	ldr	r4, [r5, #20]
    hfmac->pInput++;
 8006348:	60c1      	str	r1, [r0, #12]
  } while (READ_BIT(hfmac->Instance->SR, FMAC_SR_X1FULL) == 0U);
 800634a:	07a4      	lsls	r4, r4, #30
    hfmac->InputCurrentSize++;
 800634c:	8203      	strh	r3, [r0, #16]
  } while (READ_BIT(hfmac->Instance->SR, FMAC_SR_X1FULL) == 0U);
 800634e:	d405      	bmi.n	800635c <FMAC_WriteDataIncrementPtr+0x44>
 8006350:	461a      	mov	r2, r3
    hfmac->InputCurrentSize++;
 8006352:	1c53      	adds	r3, r2, #1
    if (!(hfmac->InputCurrentSize < maxsize))
 8006354:	4594      	cmp	ip, r2
    hfmac->InputCurrentSize++;
 8006356:	b29b      	uxth	r3, r3
    if (!(hfmac->InputCurrentSize < maxsize))
 8006358:	d8f0      	bhi.n	800633c <FMAC_WriteDataIncrementPtr+0x24>
  {
    WRITE_REG(hfmac->Instance->WDATA, (((uint32_t)(*(hfmac->pInput))) & FMAC_WDATA_WDATA));
    hfmac->pInput++;
    hfmac->InputCurrentSize++;
  }
}
 800635a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  threshold = (uint16_t)FMAC_GET_THRESHOLD_FROM_WM(FMAC_GET_X1_FULL_WM(hfmac)) - 1U;
 800635c:	682c      	ldr	r4, [r5, #0]
 800635e:	f014 7f40 	tst.w	r4, #50331648	@ 0x3000000
 8006362:	d119      	bne.n	8006398 <FMAC_WriteDataIncrementPtr+0x80>
  if ((hfmac->InputCurrentSize + threshold) < maxsize)
 8006364:	4563      	cmp	r3, ip
 8006366:	dbf8      	blt.n	800635a <FMAC_WriteDataIncrementPtr+0x42>
  while (hfmac->InputCurrentSize < maxsize)
 8006368:	4563      	cmp	r3, ip
 800636a:	d2f6      	bcs.n	800635a <FMAC_WriteDataIncrementPtr+0x42>
 800636c:	3202      	adds	r2, #2
 800636e:	b292      	uxth	r2, r2
 8006370:	460e      	mov	r6, r1
    WRITE_REG(hfmac->Instance->WDATA, (((uint32_t)(*(hfmac->pInput))) & FMAC_WDATA_WDATA));
 8006372:	f936 4b02 	ldrsh.w	r4, [r6], #2
 8006376:	4696      	mov	lr, r2
 8006378:	b2a4      	uxth	r4, r4
  while (hfmac->InputCurrentSize < maxsize)
 800637a:	1c57      	adds	r7, r2, #1
 800637c:	45e6      	cmp	lr, ip
    WRITE_REG(hfmac->Instance->WDATA, (((uint32_t)(*(hfmac->pInput))) & FMAC_WDATA_WDATA));
 800637e:	61ac      	str	r4, [r5, #24]
    hfmac->InputCurrentSize++;
 8006380:	8202      	strh	r2, [r0, #16]
  while (hfmac->InputCurrentSize < maxsize)
 8006382:	b2ba      	uxth	r2, r7
 8006384:	d1f5      	bne.n	8006372 <FMAC_WriteDataIncrementPtr+0x5a>
 8006386:	ebac 0303 	sub.w	r3, ip, r3
 800638a:	3b01      	subs	r3, #1
 800638c:	b29b      	uxth	r3, r3
 800638e:	3301      	adds	r3, #1
 8006390:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8006394:	60c3      	str	r3, [r0, #12]
}
 8006396:	bdf0      	pop	{r4, r5, r6, r7, pc}
  threshold = (uint16_t)FMAC_GET_THRESHOLD_FROM_WM(FMAC_GET_X1_FULL_WM(hfmac)) - 1U;
 8006398:	682c      	ldr	r4, [r5, #0]
 800639a:	f004 7440 	and.w	r4, r4, #50331648	@ 0x3000000
 800639e:	f1b4 7f80 	cmp.w	r4, #16777216	@ 0x1000000
 80063a2:	d00e      	beq.n	80063c2 <FMAC_WriteDataIncrementPtr+0xaa>
 80063a4:	682c      	ldr	r4, [r5, #0]
 80063a6:	f004 7440 	and.w	r4, r4, #50331648	@ 0x3000000
 80063aa:	f1b4 7f00 	cmp.w	r4, #33554432	@ 0x2000000
 80063ae:	d00f      	beq.n	80063d0 <FMAC_WriteDataIncrementPtr+0xb8>
  if ((hfmac->InputCurrentSize + threshold) < maxsize)
 80063b0:	1ddc      	adds	r4, r3, #7
 80063b2:	45a4      	cmp	ip, r4
 80063b4:	ddd8      	ble.n	8006368 <FMAC_WriteDataIncrementPtr+0x50>
    maxsize = hfmac->InputCurrentSize + threshold;
 80063b6:	f102 0c08 	add.w	ip, r2, #8
 80063ba:	fa1f fc8c 	uxth.w	ip, ip
  while (hfmac->InputCurrentSize < maxsize)
 80063be:	3202      	adds	r2, #2
 80063c0:	e7d5      	b.n	800636e <FMAC_WriteDataIncrementPtr+0x56>
  if ((hfmac->InputCurrentSize + threshold) < maxsize)
 80063c2:	1c5c      	adds	r4, r3, #1
 80063c4:	45a4      	cmp	ip, r4
 80063c6:	ddcf      	ble.n	8006368 <FMAC_WriteDataIncrementPtr+0x50>
    maxsize = hfmac->InputCurrentSize + threshold;
 80063c8:	3202      	adds	r2, #2
 80063ca:	fa1f fc82 	uxth.w	ip, r2
  while (hfmac->InputCurrentSize < maxsize)
 80063ce:	e7ce      	b.n	800636e <FMAC_WriteDataIncrementPtr+0x56>
  if ((hfmac->InputCurrentSize + threshold) < maxsize)
 80063d0:	1cdc      	adds	r4, r3, #3
 80063d2:	4564      	cmp	r4, ip
 80063d4:	dac8      	bge.n	8006368 <FMAC_WriteDataIncrementPtr+0x50>
    maxsize = hfmac->InputCurrentSize + threshold;
 80063d6:	f102 0c04 	add.w	ip, r2, #4
 80063da:	fa1f fc8c 	uxth.w	ip, ip
  while (hfmac->InputCurrentSize < maxsize)
 80063de:	3202      	adds	r2, #2
 80063e0:	e7c5      	b.n	800636e <FMAC_WriteDataIncrementPtr+0x56>
 80063e2:	bf00      	nop

080063e4 <HAL_FMAC_Init>:
  if (hfmac == NULL)
 80063e4:	2800      	cmp	r0, #0
 80063e6:	d047      	beq.n	8006478 <HAL_FMAC_Init+0x94>
{
 80063e8:	b538      	push	{r3, r4, r5, lr}
  if (hfmac->State == HAL_FMAC_STATE_RESET)
 80063ea:	f890 3031 	ldrb.w	r3, [r0, #49]	@ 0x31
 80063ee:	4604      	mov	r4, r0
 80063f0:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d03a      	beq.n	800646e <HAL_FMAC_Init+0x8a>
  hfmac->FilterParam = 0U;
 80063f8:	2300      	movs	r3, #0
  hfmac->WrState = HAL_FMAC_STATE_READY;
 80063fa:	2220      	movs	r2, #32
 80063fc:	f884 2033 	strb.w	r2, [r4, #51]	@ 0x33
  hfmac->FilterParam = 0U;
 8006400:	6063      	str	r3, [r4, #4]
  hfmac->pInput = NULL;
 8006402:	60e3      	str	r3, [r4, #12]
  hfmac->pInputSize = NULL;
 8006404:	6163      	str	r3, [r4, #20]
  hfmac->InputCurrentSize = 0U;
 8006406:	8223      	strh	r3, [r4, #16]
  hfmac->pOutput = NULL;
 8006408:	61a3      	str	r3, [r4, #24]
  hfmac->pOutputSize = NULL;
 800640a:	6223      	str	r3, [r4, #32]
  hfmac->OutputCurrentSize = 0U;
 800640c:	83a3      	strh	r3, [r4, #28]
  hfmac->RdState = HAL_FMAC_STATE_READY;
 800640e:	f884 2032 	strb.w	r2, [r4, #50]	@ 0x32
  tickstart = HAL_GetTick();
 8006412:	f7fe fd13 	bl	8004e3c <HAL_GetTick>
  SET_BIT(hfmac->Instance->CR, FMAC_CR_RESET);
 8006416:	6823      	ldr	r3, [r4, #0]
 8006418:	691a      	ldr	r2, [r3, #16]
 800641a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
  tickstart = HAL_GetTick();
 800641e:	4605      	mov	r5, r0
  SET_BIT(hfmac->Instance->CR, FMAC_CR_RESET);
 8006420:	611a      	str	r2, [r3, #16]
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 8006422:	e006      	b.n	8006432 <HAL_FMAC_Init+0x4e>
    if ((HAL_GetTick() - tickstart) > HAL_FMAC_RESET_TIMEOUT_VALUE)
 8006424:	f7fe fd0a 	bl	8004e3c <HAL_GetTick>
 8006428:	1b40      	subs	r0, r0, r5
 800642a:	f5b0 7ffa 	cmp.w	r0, #500	@ 0x1f4
 800642e:	d80e      	bhi.n	800644e <HAL_FMAC_Init+0x6a>
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 8006430:	6823      	ldr	r3, [r4, #0]
 8006432:	691b      	ldr	r3, [r3, #16]
 8006434:	f413 3380 	ands.w	r3, r3, #65536	@ 0x10000
 8006438:	d1f4      	bne.n	8006424 <HAL_FMAC_Init+0x40>
  hfmac->ErrorCode = HAL_FMAC_ERROR_NONE;
 800643a:	6363      	str	r3, [r4, #52]	@ 0x34
    hfmac->State = HAL_FMAC_STATE_READY;
 800643c:	2220      	movs	r2, #32
    hfmac->ErrorCode = HAL_FMAC_ERROR_NONE;
 800643e:	6363      	str	r3, [r4, #52]	@ 0x34
    status = HAL_OK;
 8006440:	4618      	mov	r0, r3
  __HAL_UNLOCK(hfmac);
 8006442:	2300      	movs	r3, #0
    hfmac->State = HAL_FMAC_STATE_READY;
 8006444:	f884 2031 	strb.w	r2, [r4, #49]	@ 0x31
  __HAL_UNLOCK(hfmac);
 8006448:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
}
 800644c:	bd38      	pop	{r3, r4, r5, pc}
      hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 800644e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006450:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006454:	6363      	str	r3, [r4, #52]	@ 0x34
    hfmac->ErrorCode |= HAL_FMAC_ERROR_RESET;
 8006456:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006458:	f043 0310 	orr.w	r3, r3, #16
 800645c:	6363      	str	r3, [r4, #52]	@ 0x34
    hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 800645e:	22a0      	movs	r2, #160	@ 0xa0
  __HAL_UNLOCK(hfmac);
 8006460:	2300      	movs	r3, #0
    hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 8006462:	f884 2031 	strb.w	r2, [r4, #49]	@ 0x31
  __HAL_UNLOCK(hfmac);
 8006466:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
    status = HAL_ERROR;
 800646a:	2001      	movs	r0, #1
}
 800646c:	bd38      	pop	{r3, r4, r5, pc}
    hfmac->Lock = HAL_UNLOCKED;
 800646e:	f880 2030 	strb.w	r2, [r0, #48]	@ 0x30
    HAL_FMAC_MspInit(hfmac);
 8006472:	f7fb fb4b 	bl	8001b0c <HAL_FMAC_MspInit>
 8006476:	e7bf      	b.n	80063f8 <HAL_FMAC_Init+0x14>
    return HAL_ERROR;
 8006478:	2001      	movs	r0, #1
}
 800647a:	4770      	bx	lr

0800647c <HAL_FMAC_FilterConfig>:
{
 800647c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (FMAC_GET_START_BIT(hfmac) != 0U)
 800647e:	6803      	ldr	r3, [r0, #0]
 8006480:	68db      	ldr	r3, [r3, #12]
 8006482:	2b00      	cmp	r3, #0
 8006484:	db04      	blt.n	8006490 <HAL_FMAC_FilterConfig+0x14>
  if (hfmac->State != HAL_FMAC_STATE_READY)
 8006486:	f890 3031 	ldrb.w	r3, [r0, #49]	@ 0x31
 800648a:	2b20      	cmp	r3, #32
 800648c:	4604      	mov	r4, r0
 800648e:	d001      	beq.n	8006494 <HAL_FMAC_FilterConfig+0x18>
    return HAL_ERROR;
 8006490:	2001      	movs	r0, #1
}
 8006492:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  hfmac->State = HAL_FMAC_STATE_BUSY;
 8006494:	2324      	movs	r3, #36	@ 0x24
 8006496:	460d      	mov	r5, r1
 8006498:	f880 3031 	strb.w	r3, [r0, #49]	@ 0x31
  tickstart = HAL_GetTick();
 800649c:	f7fe fcce 	bl	8004e3c <HAL_GetTick>
  if (pConfig->InputBufferSize != 0U)
 80064a0:	786b      	ldrb	r3, [r5, #1]
  tickstart = HAL_GetTick();
 80064a2:	4606      	mov	r6, r0
  if (pConfig->InputBufferSize != 0U)
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d163      	bne.n	8006570 <HAL_FMAC_FilterConfig+0xf4>
    MODIFY_REG(hfmac->Instance->X1BUFCFG,                                                                   \
 80064a8:	6823      	ldr	r3, [r4, #0]
  if (pConfig->InputThreshold != FMAC_THRESHOLD_NO_VALUE)
 80064aa:	686a      	ldr	r2, [r5, #4]
 80064ac:	1c50      	adds	r0, r2, #1
 80064ae:	d006      	beq.n	80064be <HAL_FMAC_FilterConfig+0x42>
    MODIFY_REG(hfmac->Instance->X1BUFCFG, \
 80064b0:	6819      	ldr	r1, [r3, #0]
 80064b2:	f002 7240 	and.w	r2, r2, #50331648	@ 0x3000000
 80064b6:	f021 7140 	bic.w	r1, r1, #50331648	@ 0x3000000
 80064ba:	430a      	orrs	r2, r1
 80064bc:	601a      	str	r2, [r3, #0]
  if (pConfig->CoeffBufferSize != 0U)
 80064be:	7a6a      	ldrb	r2, [r5, #9]
 80064c0:	b12a      	cbz	r2, 80064ce <HAL_FMAC_FilterConfig+0x52>
    MODIFY_REG(hfmac->Instance->X2BUFCFG,                                                                   \
 80064c2:	685a      	ldr	r2, [r3, #4]
 80064c4:	8929      	ldrh	r1, [r5, #8]
 80064c6:	f36f 020f 	bfc	r2, #0, #16
 80064ca:	430a      	orrs	r2, r1
 80064cc:	605a      	str	r2, [r3, #4]
  if (pConfig->OutputBufferSize != 0U)
 80064ce:	7aea      	ldrb	r2, [r5, #11]
 80064d0:	b12a      	cbz	r2, 80064de <HAL_FMAC_FilterConfig+0x62>
    MODIFY_REG(hfmac->Instance->YBUFCFG,                                                                    \
 80064d2:	689a      	ldr	r2, [r3, #8]
 80064d4:	8969      	ldrh	r1, [r5, #10]
 80064d6:	f36f 020f 	bfc	r2, #0, #16
 80064da:	430a      	orrs	r2, r1
 80064dc:	609a      	str	r2, [r3, #8]
  if (pConfig->OutputThreshold != FMAC_THRESHOLD_NO_VALUE)
 80064de:	68ea      	ldr	r2, [r5, #12]
 80064e0:	1c51      	adds	r1, r2, #1
 80064e2:	d006      	beq.n	80064f2 <HAL_FMAC_FilterConfig+0x76>
    MODIFY_REG(hfmac->Instance->YBUFCFG, \
 80064e4:	6899      	ldr	r1, [r3, #8]
 80064e6:	f002 7240 	and.w	r2, r2, #50331648	@ 0x3000000
 80064ea:	f021 7140 	bic.w	r1, r1, #50331648	@ 0x3000000
 80064ee:	430a      	orrs	r2, r1
 80064f0:	609a      	str	r2, [r3, #8]
  if ((pConfig->InputAccess  == FMAC_BUFFER_ACCESS_DMA) || (pConfig->InputAccess  == FMAC_BUFFER_ACCESS_IT) ||
 80064f2:	7f69      	ldrb	r1, [r5, #29]
  tmpcr = pConfig->Clip & FMAC_CR_CLIPEN;
 80064f4:	6a2a      	ldr	r2, [r5, #32]
      (pConfig->OutputAccess == FMAC_BUFFER_ACCESS_DMA) || (pConfig->OutputAccess == FMAC_BUFFER_ACCESS_IT))
 80064f6:	7fa8      	ldrb	r0, [r5, #30]
  if ((pConfig->InputAccess  == FMAC_BUFFER_ACCESS_DMA) || (pConfig->InputAccess  == FMAC_BUFFER_ACCESS_IT) ||
 80064f8:	f001 07fd 	and.w	r7, r1, #253	@ 0xfd
 80064fc:	2f01      	cmp	r7, #1
  tmpcr = pConfig->Clip & FMAC_CR_CLIPEN;
 80064fe:	f402 4200 	and.w	r2, r2, #32768	@ 0x8000
  if ((pConfig->InputAccess  == FMAC_BUFFER_ACCESS_DMA) || (pConfig->InputAccess  == FMAC_BUFFER_ACCESS_IT) ||
 8006502:	d04c      	beq.n	800659e <HAL_FMAC_FilterConfig+0x122>
 8006504:	f000 07fd 	and.w	r7, r0, #253	@ 0xfd
 8006508:	2f01      	cmp	r7, #1
 800650a:	d048      	beq.n	800659e <HAL_FMAC_FilterConfig+0x122>
  WRITE_REG(hfmac->Instance->CR, tmpcr);
 800650c:	611a      	str	r2, [r3, #16]
  hfmac->InputAccess = pConfig->InputAccess;
 800650e:	7221      	strb	r1, [r4, #8]
  hfmac->OutputAccess = pConfig->OutputAccess;
 8006510:	7260      	strb	r0, [r4, #9]
                        ((((uint32_t)(pConfig->R)) << FMAC_PARAM_R_Pos) & FMAC_PARAM_R));
 8006512:	f895 102a 	ldrb.w	r1, [r5, #42]	@ 0x2a
                        ((((uint32_t)(pConfig->Q)) << FMAC_PARAM_Q_Pos) & FMAC_PARAM_Q) | \
 8006516:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 8006518:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
                        ((((uint32_t)(pConfig->P)) << FMAC_PARAM_P_Pos) & FMAC_PARAM_P) | \
 800651c:	f895 1028 	ldrb.w	r1, [r5, #40]	@ 0x28
                        ((((uint32_t)(pConfig->Q)) << FMAC_PARAM_Q_Pos) & FMAC_PARAM_Q) | \
 8006520:	430a      	orrs	r2, r1
 8006522:	f895 1029 	ldrb.w	r1, [r5, #41]	@ 0x29
 8006526:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  if ((pConfig->pCoeffB != NULL) && (pConfig->CoeffBSize != 0U))
 800652a:	69a9      	ldr	r1, [r5, #24]
                        ((((uint32_t)(pConfig->Q)) << FMAC_PARAM_Q_Pos) & FMAC_PARAM_Q) | \
 800652c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
  hfmac->FilterParam = (FMAC_PARAM_START | pConfig->Filter |                   \
 8006530:	6062      	str	r2, [r4, #4]
  if ((pConfig->pCoeffB != NULL) && (pConfig->CoeffBSize != 0U))
 8006532:	b379      	cbz	r1, 8006594 <HAL_FMAC_FilterConfig+0x118>
 8006534:	7f2a      	ldrb	r2, [r5, #28]
 8006536:	b36a      	cbz	r2, 8006594 <HAL_FMAC_FilterConfig+0x118>
    WRITE_REG(hfmac->Instance->PARAM,                      \
 8006538:	7d2f      	ldrb	r7, [r5, #20]
 800653a:	eb01 0042 	add.w	r0, r1, r2, lsl #1
 800653e:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 8006542:	f042 4202 	orr.w	r2, r2, #2181038080	@ 0x82000000
 8006546:	60da      	str	r2, [r3, #12]
    WRITE_REG(hfmac->Instance->WDATA, (((uint32_t)(*(*ppData))) & FMAC_WDATA_WDATA));
 8006548:	f931 2b02 	ldrsh.w	r2, [r1], #2
 800654c:	b292      	uxth	r2, r2
  for (index = Size; index > 0U; index--)
 800654e:	4281      	cmp	r1, r0
    WRITE_REG(hfmac->Instance->WDATA, (((uint32_t)(*(*ppData))) & FMAC_WDATA_WDATA));
 8006550:	619a      	str	r2, [r3, #24]
  for (index = Size; index > 0U; index--)
 8006552:	d1f9      	bne.n	8006548 <HAL_FMAC_FilterConfig+0xcc>
 8006554:	61a9      	str	r1, [r5, #24]
      if ((pConfig->pCoeffA != NULL) && (pConfig->CoeffASize != 0U))
 8006556:	6929      	ldr	r1, [r5, #16]
 8006558:	b1c9      	cbz	r1, 800658e <HAL_FMAC_FilterConfig+0x112>
 800655a:	b1c7      	cbz	r7, 800658e <HAL_FMAC_FilterConfig+0x112>
 800655c:	eb01 0047 	add.w	r0, r1, r7, lsl #1
    WRITE_REG(hfmac->Instance->WDATA, (((uint32_t)(*(*ppData))) & FMAC_WDATA_WDATA));
 8006560:	f931 2b02 	ldrsh.w	r2, [r1], #2
 8006564:	b292      	uxth	r2, r2
  for (index = Size; index > 0U; index--)
 8006566:	4281      	cmp	r1, r0
    WRITE_REG(hfmac->Instance->WDATA, (((uint32_t)(*(*ppData))) & FMAC_WDATA_WDATA));
 8006568:	619a      	str	r2, [r3, #24]
  for (index = Size; index > 0U; index--)
 800656a:	d1f9      	bne.n	8006560 <HAL_FMAC_FilterConfig+0xe4>
 800656c:	6129      	str	r1, [r5, #16]
 800656e:	e00e      	b.n	800658e <HAL_FMAC_FilterConfig+0x112>
    MODIFY_REG(hfmac->Instance->X1BUFCFG,                                                                   \
 8006570:	6823      	ldr	r3, [r4, #0]
 8006572:	8829      	ldrh	r1, [r5, #0]
 8006574:	681a      	ldr	r2, [r3, #0]
 8006576:	f36f 020f 	bfc	r2, #0, #16
 800657a:	430a      	orrs	r2, r1
 800657c:	601a      	str	r2, [r3, #0]
 800657e:	e794      	b.n	80064aa <HAL_FMAC_FilterConfig+0x2e>
    if ((HAL_GetTick() - Tickstart) > Timeout)
 8006580:	f7fe fc5c 	bl	8004e3c <HAL_GetTick>
 8006584:	1b83      	subs	r3, r0, r6
 8006586:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800658a:	d80b      	bhi.n	80065a4 <HAL_FMAC_FilterConfig+0x128>
  while (READ_BIT(hfmac->Instance->PARAM, FMAC_PARAM_START) != 0U)
 800658c:	6823      	ldr	r3, [r4, #0]
 800658e:	68db      	ldr	r3, [r3, #12]
 8006590:	2b00      	cmp	r3, #0
 8006592:	dbf5      	blt.n	8006580 <HAL_FMAC_FilterConfig+0x104>
    hfmac->State = HAL_FMAC_STATE_READY;
 8006594:	2320      	movs	r3, #32
 8006596:	f884 3031 	strb.w	r3, [r4, #49]	@ 0x31
  return HAL_OK;
 800659a:	2000      	movs	r0, #0
}
 800659c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr |= FMAC_IT_UNFLIEN | FMAC_IT_OVFLIEN;
 800659e:	f042 020c 	orr.w	r2, r2, #12
 80065a2:	e7b3      	b.n	800650c <HAL_FMAC_FilterConfig+0x90>
      hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 80065a4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80065a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065aa:	6363      	str	r3, [r4, #52]	@ 0x34
        hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 80065ac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
        hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 80065ae:	22a0      	movs	r2, #160	@ 0xa0
        hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 80065b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065b4:	6363      	str	r3, [r4, #52]	@ 0x34
        hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 80065b6:	f884 2031 	strb.w	r2, [r4, #49]	@ 0x31
        return HAL_ERROR;
 80065ba:	e769      	b.n	8006490 <HAL_FMAC_FilterConfig+0x14>

080065bc <HAL_FMAC_FilterPreload>:
{
 80065bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065c0:	460d      	mov	r5, r1
  if (FMAC_GET_START_BIT(hfmac) != 0U)
 80065c2:	6801      	ldr	r1, [r0, #0]
{
 80065c4:	4604      	mov	r4, r0
  if (FMAC_GET_START_BIT(hfmac) != 0U)
 80065c6:	68c8      	ldr	r0, [r1, #12]
{
 80065c8:	b082      	sub	sp, #8
  if (FMAC_GET_START_BIT(hfmac) != 0U)
 80065ca:	2800      	cmp	r0, #0
{
 80065cc:	f89d 7020 	ldrb.w	r7, [sp, #32]
  if (FMAC_GET_START_BIT(hfmac) != 0U)
 80065d0:	db0e      	blt.n	80065f0 <HAL_FMAC_FilterPreload+0x34>
  if (hfmac->FilterParam == 0U)
 80065d2:	461e      	mov	r6, r3
 80065d4:	6863      	ldr	r3, [r4, #4]
 80065d6:	b15b      	cbz	r3, 80065f0 <HAL_FMAC_FilterPreload+0x34>
  if ((InputSize > FMAC_GET_X1_SIZE(hfmac)) && (pInput != NULL))
 80065d8:	680b      	ldr	r3, [r1, #0]
 80065da:	f3c3 2307 	ubfx	r3, r3, #8, #8
 80065de:	429a      	cmp	r2, r3
 80065e0:	d900      	bls.n	80065e4 <HAL_FMAC_FilterPreload+0x28>
 80065e2:	b92d      	cbnz	r5, 80065f0 <HAL_FMAC_FilterPreload+0x34>
  if ((OutputSize > FMAC_GET_Y_SIZE(hfmac)) && (pOutput != NULL))
 80065e4:	688b      	ldr	r3, [r1, #8]
 80065e6:	f3c3 2307 	ubfx	r3, r3, #8, #8
 80065ea:	429f      	cmp	r7, r3
 80065ec:	d904      	bls.n	80065f8 <HAL_FMAC_FilterPreload+0x3c>
 80065ee:	b11e      	cbz	r6, 80065f8 <HAL_FMAC_FilterPreload+0x3c>
    return HAL_ERROR;
 80065f0:	2001      	movs	r0, #1
}
 80065f2:	b002      	add	sp, #8
 80065f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (hfmac->State != HAL_FMAC_STATE_READY)
 80065f8:	f894 3031 	ldrb.w	r3, [r4, #49]	@ 0x31
 80065fc:	2b20      	cmp	r3, #32
 80065fe:	d1f7      	bne.n	80065f0 <HAL_FMAC_FilterPreload+0x34>
  hfmac->State = HAL_FMAC_STATE_BUSY;
 8006600:	2324      	movs	r3, #36	@ 0x24
 8006602:	f884 3031 	strb.w	r3, [r4, #49]	@ 0x31
  tickstart = HAL_GetTick();
 8006606:	9201      	str	r2, [sp, #4]
 8006608:	f7fe fc18 	bl	8004e3c <HAL_GetTick>
  if ((pInput != NULL) && (InputSize != 0U))
 800660c:	9a01      	ldr	r2, [sp, #4]
    WRITE_REG(hfmac->Instance->PARAM, \
 800660e:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8006610:	4680      	mov	r8, r0
  if ((pInput != NULL) && (InputSize != 0U))
 8006612:	b1bd      	cbz	r5, 8006644 <HAL_FMAC_FilterPreload+0x88>
 8006614:	b1b2      	cbz	r2, 8006644 <HAL_FMAC_FilterPreload+0x88>
    WRITE_REG(hfmac->Instance->PARAM, \
 8006616:	f042 4101 	orr.w	r1, r2, #2164260864	@ 0x81000000
 800661a:	60d9      	str	r1, [r3, #12]
  for (index = Size; index > 0U; index--)
 800661c:	eb05 0242 	add.w	r2, r5, r2, lsl #1
    WRITE_REG(hfmac->Instance->WDATA, (((uint32_t)(*(*ppData))) & FMAC_WDATA_WDATA));
 8006620:	f935 1b02 	ldrsh.w	r1, [r5], #2
 8006624:	b289      	uxth	r1, r1
  for (index = Size; index > 0U; index--)
 8006626:	4295      	cmp	r5, r2
    WRITE_REG(hfmac->Instance->WDATA, (((uint32_t)(*(*ppData))) & FMAC_WDATA_WDATA));
 8006628:	6199      	str	r1, [r3, #24]
  for (index = Size; index > 0U; index--)
 800662a:	d1f9      	bne.n	8006620 <HAL_FMAC_FilterPreload+0x64>
 800662c:	e007      	b.n	800663e <HAL_FMAC_FilterPreload+0x82>
    if ((HAL_GetTick() - Tickstart) > Timeout)
 800662e:	f7fe fc05 	bl	8004e3c <HAL_GetTick>
 8006632:	eba0 0008 	sub.w	r0, r0, r8
 8006636:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800663a:	d839      	bhi.n	80066b0 <HAL_FMAC_FilterPreload+0xf4>
  while (READ_BIT(hfmac->Instance->PARAM, FMAC_PARAM_START) != 0U)
 800663c:	6823      	ldr	r3, [r4, #0]
 800663e:	68da      	ldr	r2, [r3, #12]
 8006640:	2a00      	cmp	r2, #0
 8006642:	dbf4      	blt.n	800662e <HAL_FMAC_FilterPreload+0x72>
  if ((pOutput != NULL) && (OutputSize != 0U))
 8006644:	b1be      	cbz	r6, 8006676 <HAL_FMAC_FilterPreload+0xba>
 8006646:	b1b7      	cbz	r7, 8006676 <HAL_FMAC_FilterPreload+0xba>
    WRITE_REG(hfmac->Instance->PARAM, \
 8006648:	f047 4203 	orr.w	r2, r7, #2197815296	@ 0x83000000
 800664c:	60da      	str	r2, [r3, #12]
  for (index = Size; index > 0U; index--)
 800664e:	eb06 0747 	add.w	r7, r6, r7, lsl #1
    WRITE_REG(hfmac->Instance->WDATA, (((uint32_t)(*(*ppData))) & FMAC_WDATA_WDATA));
 8006652:	f936 2b02 	ldrsh.w	r2, [r6], #2
 8006656:	b292      	uxth	r2, r2
  for (index = Size; index > 0U; index--)
 8006658:	42be      	cmp	r6, r7
    WRITE_REG(hfmac->Instance->WDATA, (((uint32_t)(*(*ppData))) & FMAC_WDATA_WDATA));
 800665a:	619a      	str	r2, [r3, #24]
  for (index = Size; index > 0U; index--)
 800665c:	d1f9      	bne.n	8006652 <HAL_FMAC_FilterPreload+0x96>
 800665e:	e007      	b.n	8006670 <HAL_FMAC_FilterPreload+0xb4>
    if ((HAL_GetTick() - Tickstart) > Timeout)
 8006660:	f7fe fbec 	bl	8004e3c <HAL_GetTick>
 8006664:	eba0 0008 	sub.w	r0, r0, r8
 8006668:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800666c:	d820      	bhi.n	80066b0 <HAL_FMAC_FilterPreload+0xf4>
  while (READ_BIT(hfmac->Instance->PARAM, FMAC_PARAM_START) != 0U)
 800666e:	6823      	ldr	r3, [r4, #0]
 8006670:	68da      	ldr	r2, [r3, #12]
 8006672:	2a00      	cmp	r2, #0
 8006674:	dbf4      	blt.n	8006660 <HAL_FMAC_FilterPreload+0xa4>
  if (__HAL_FMAC_GET_FLAG(hfmac, FMAC_FLAG_OVFL))
 8006676:	695a      	ldr	r2, [r3, #20]
 8006678:	05d1      	lsls	r1, r2, #23
 800667a:	d503      	bpl.n	8006684 <HAL_FMAC_FilterPreload+0xc8>
    hfmac->ErrorCode |= HAL_FMAC_ERROR_OVFL;
 800667c:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800667e:	f042 0204 	orr.w	r2, r2, #4
 8006682:	6362      	str	r2, [r4, #52]	@ 0x34
  if (__HAL_FMAC_GET_FLAG(hfmac, FMAC_FLAG_UNFL))
 8006684:	695a      	ldr	r2, [r3, #20]
 8006686:	0592      	lsls	r2, r2, #22
 8006688:	d503      	bpl.n	8006692 <HAL_FMAC_FilterPreload+0xd6>
    hfmac->ErrorCode |= HAL_FMAC_ERROR_UNFL;
 800668a:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800668c:	f042 0202 	orr.w	r2, r2, #2
 8006690:	6362      	str	r2, [r4, #52]	@ 0x34
  if (__HAL_FMAC_GET_FLAG(hfmac, FMAC_FLAG_SAT))
 8006692:	695b      	ldr	r3, [r3, #20]
 8006694:	055b      	lsls	r3, r3, #21
 8006696:	d503      	bpl.n	80066a0 <HAL_FMAC_FilterPreload+0xe4>
    hfmac->ErrorCode |= HAL_FMAC_ERROR_SAT;
 8006698:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800669a:	f043 0301 	orr.w	r3, r3, #1
 800669e:	6363      	str	r3, [r4, #52]	@ 0x34
  hfmac->State = HAL_FMAC_STATE_READY;
 80066a0:	2320      	movs	r3, #32
 80066a2:	f884 3031 	strb.w	r3, [r4, #49]	@ 0x31
  if (hfmac->ErrorCode == HAL_FMAC_ERROR_NONE)
 80066a6:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 80066a8:	3800      	subs	r0, #0
 80066aa:	bf18      	it	ne
 80066ac:	2001      	movne	r0, #1
 80066ae:	e7a0      	b.n	80065f2 <HAL_FMAC_FilterPreload+0x36>
      hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 80066b0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80066b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80066b6:	6363      	str	r3, [r4, #52]	@ 0x34
        hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 80066b8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
        hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 80066ba:	22a0      	movs	r2, #160	@ 0xa0
        hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 80066bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80066c0:	6363      	str	r3, [r4, #52]	@ 0x34
        hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 80066c2:	f884 2031 	strb.w	r2, [r4, #49]	@ 0x31
        return HAL_ERROR;
 80066c6:	e793      	b.n	80065f0 <HAL_FMAC_FilterPreload+0x34>

080066c8 <HAL_FMAC_FilterStart>:
{
 80066c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066ca:	4604      	mov	r4, r0
  if (FMAC_GET_START_BIT(hfmac) != 0U)
 80066cc:	6800      	ldr	r0, [r0, #0]
 80066ce:	68c3      	ldr	r3, [r0, #12]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	db05      	blt.n	80066e0 <HAL_FMAC_FilterStart+0x18>
  if (hfmac->FilterParam == 0U)
 80066d4:	6863      	ldr	r3, [r4, #4]
 80066d6:	b11b      	cbz	r3, 80066e0 <HAL_FMAC_FilterStart+0x18>
  if (hfmac->State == HAL_FMAC_STATE_READY)
 80066d8:	f894 5031 	ldrb.w	r5, [r4, #49]	@ 0x31
 80066dc:	2d20      	cmp	r5, #32
 80066de:	d001      	beq.n	80066e4 <HAL_FMAC_FilterStart+0x1c>
    return HAL_ERROR;
 80066e0:	2001      	movs	r0, #1
}
 80066e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (hfmac->InputAccess == FMAC_BUFFER_ACCESS_DMA)
 80066e4:	f894 e008 	ldrb.w	lr, [r4, #8]
    hfmac->State = HAL_FMAC_STATE_BUSY;
 80066e8:	2524      	movs	r5, #36	@ 0x24
    if (hfmac->InputAccess == FMAC_BUFFER_ACCESS_DMA)
 80066ea:	f1be 0f01 	cmp.w	lr, #1
    hfmac->State = HAL_FMAC_STATE_BUSY;
 80066ee:	f884 5031 	strb.w	r5, [r4, #49]	@ 0x31
    if (hfmac->InputAccess == FMAC_BUFFER_ACCESS_DMA)
 80066f2:	d02b      	beq.n	800674c <HAL_FMAC_FilterStart+0x84>
    else if (hfmac->InputAccess == FMAC_BUFFER_ACCESS_IT)
 80066f4:	f1ae 0e03 	sub.w	lr, lr, #3
 80066f8:	fabe fe8e 	clz	lr, lr
 80066fc:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 8006700:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
    if (hfmac->OutputAccess == FMAC_BUFFER_ACCESS_DMA)
 8006704:	7a66      	ldrb	r6, [r4, #9]
 8006706:	2e01      	cmp	r6, #1
 8006708:	d01d      	beq.n	8006746 <HAL_FMAC_FilterStart+0x7e>
    else if (hfmac->OutputAccess == FMAC_BUFFER_ACCESS_IT)
 800670a:	2e03      	cmp	r6, #3
      tmpcr |= FMAC_IT_RIEN;
 800670c:	bf08      	it	eq
 800670e:	f04e 0e01 	orreq.w	lr, lr, #1
    MODIFY_REG(hfmac->Instance->CR, \
 8006712:	6905      	ldr	r5, [r0, #16]
 8006714:	f425 7c40 	bic.w	ip, r5, #768	@ 0x300
 8006718:	f02c 0c03 	bic.w	ip, ip, #3
 800671c:	ea4c 050e 	orr.w	r5, ip, lr
 8006720:	6105      	str	r5, [r0, #16]
  hfmac->OutputCurrentSize = 0U;
 8006722:	2500      	movs	r5, #0
 8006724:	83a5      	strh	r5, [r4, #28]
  if ((pOutput == NULL) || (pOutputSize == NULL) || (*pOutputSize == 0U))
 8006726:	b111      	cbz	r1, 800672e <HAL_FMAC_FilterStart+0x66>
 8006728:	b10a      	cbz	r2, 800672e <HAL_FMAC_FilterStart+0x66>
 800672a:	8817      	ldrh	r7, [r2, #0]
 800672c:	b98f      	cbnz	r7, 8006752 <HAL_FMAC_FilterStart+0x8a>
    hfmac->pOutput = NULL;
 800672e:	2200      	movs	r2, #0
    hfmac->RdState = HAL_FMAC_STATE_READY;
 8006730:	2120      	movs	r1, #32
    hfmac->pOutput = NULL;
 8006732:	61a2      	str	r2, [r4, #24]
    hfmac->pOutputSize = NULL;
 8006734:	6222      	str	r2, [r4, #32]
    hfmac->RdState = HAL_FMAC_STATE_READY;
 8006736:	f884 1032 	strb.w	r1, [r4, #50]	@ 0x32
      WRITE_REG(hfmac->Instance->PARAM, (uint32_t)(hfmac->FilterParam));
 800673a:	60c3      	str	r3, [r0, #12]
 800673c:	2000      	movs	r0, #0
    hfmac->State = HAL_FMAC_STATE_READY;
 800673e:	2320      	movs	r3, #32
 8006740:	f884 3031 	strb.w	r3, [r4, #49]	@ 0x31
}
 8006744:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      tmpcr |= FMAC_DMA_REN;
 8006746:	f44e 7e80 	orr.w	lr, lr, #256	@ 0x100
 800674a:	e7e2      	b.n	8006712 <HAL_FMAC_FilterStart+0x4a>
      tmpcr |= FMAC_DMA_WEN;
 800674c:	f44f 7e00 	mov.w	lr, #512	@ 0x200
 8006750:	e7d8      	b.n	8006704 <HAL_FMAC_FilterStart+0x3c>
  else if (hfmac->OutputAccess == FMAC_BUFFER_ACCESS_DMA)
 8006752:	2e01      	cmp	r6, #1
 8006754:	d00c      	beq.n	8006770 <HAL_FMAC_FilterStart+0xa8>
  else if (hfmac->OutputAccess == FMAC_BUFFER_ACCESS_NONE)
 8006756:	b92e      	cbnz	r6, 8006764 <HAL_FMAC_FilterStart+0x9c>
    hfmac->RdState = HAL_FMAC_STATE_READY;
 8006758:	2220      	movs	r2, #32
    hfmac->pOutput = NULL;
 800675a:	61a6      	str	r6, [r4, #24]
    hfmac->pOutputSize = NULL;
 800675c:	6226      	str	r6, [r4, #32]
    hfmac->RdState = HAL_FMAC_STATE_READY;
 800675e:	f884 2032 	strb.w	r2, [r4, #50]	@ 0x32
    if (status == HAL_OK)
 8006762:	e7ea      	b.n	800673a <HAL_FMAC_FilterStart+0x72>
    hfmac->pOutput = pOutput;
 8006764:	61a1      	str	r1, [r4, #24]
    hfmac->RdState = HAL_FMAC_STATE_BUSY_RD;
 8006766:	2125      	movs	r1, #37	@ 0x25
    hfmac->pOutputSize = pOutputSize;
 8006768:	6222      	str	r2, [r4, #32]
    hfmac->RdState = HAL_FMAC_STATE_BUSY_RD;
 800676a:	f884 1032 	strb.w	r1, [r4, #50]	@ 0x32
    if (status == HAL_OK)
 800676e:	e7e4      	b.n	800673a <HAL_FMAC_FilterStart+0x72>
    hfmac->pOutput = NULL;
 8006770:	61a5      	str	r5, [r4, #24]
    hfmac->pOutputSize = NULL;
 8006772:	6225      	str	r5, [r4, #32]
    hfmac->hdmaOut->XferHalfCpltCallback = FMAC_DMAHalfOutputDataReady;
 8006774:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
    hfmac->RdState = HAL_FMAC_STATE_BUSY_RD;
 8006776:	2325      	movs	r3, #37	@ 0x25
    return (HAL_DMA_Start_IT(hfmac->hdmaOut, (uint32_t)&hfmac->Instance->RDATA, (uint32_t)pOutput, *pOutputSize));
 8006778:	460a      	mov	r2, r1
 800677a:	f100 011c 	add.w	r1, r0, #28
    hfmac->hdmaOut->XferHalfCpltCallback = FMAC_DMAHalfOutputDataReady;
 800677e:	4808      	ldr	r0, [pc, #32]	@ (80067a0 <HAL_FMAC_FilterStart+0xd8>)
    hfmac->RdState = HAL_FMAC_STATE_BUSY_RD;
 8006780:	f884 3032 	strb.w	r3, [r4, #50]	@ 0x32
    hfmac->hdmaOut->XferHalfCpltCallback = FMAC_DMAHalfOutputDataReady;
 8006784:	6328      	str	r0, [r5, #48]	@ 0x30
    hfmac->hdmaOut->XferCpltCallback = FMAC_DMAOutputDataReady;
 8006786:	4807      	ldr	r0, [pc, #28]	@ (80067a4 <HAL_FMAC_FilterStart+0xdc>)
 8006788:	62e8      	str	r0, [r5, #44]	@ 0x2c
    hfmac->hdmaOut->XferErrorCallback = FMAC_DMAError;
 800678a:	4807      	ldr	r0, [pc, #28]	@ (80067a8 <HAL_FMAC_FilterStart+0xe0>)
 800678c:	6368      	str	r0, [r5, #52]	@ 0x34
    return (HAL_DMA_Start_IT(hfmac->hdmaOut, (uint32_t)&hfmac->Instance->RDATA, (uint32_t)pOutput, *pOutputSize));
 800678e:	463b      	mov	r3, r7
 8006790:	4628      	mov	r0, r5
 8006792:	f7ff fcd9 	bl	8006148 <HAL_DMA_Start_IT>
    if (status == HAL_OK)
 8006796:	2800      	cmp	r0, #0
 8006798:	d1d1      	bne.n	800673e <HAL_FMAC_FilterStart+0x76>
      WRITE_REG(hfmac->Instance->PARAM, (uint32_t)(hfmac->FilterParam));
 800679a:	e9d4 0300 	ldrd	r0, r3, [r4]
 800679e:	e7cc      	b.n	800673a <HAL_FMAC_FilterStart+0x72>
 80067a0:	08006abd 	.word	0x08006abd
 80067a4:	08006acd 	.word	0x08006acd
 80067a8:	08006a75 	.word	0x08006a75

080067ac <HAL_FMAC_AppendFilterData>:
  if ((pInput == NULL) || (pInputSize == NULL))
 80067ac:	b1b9      	cbz	r1, 80067de <HAL_FMAC_AppendFilterData+0x32>
 80067ae:	b1b2      	cbz	r2, 80067de <HAL_FMAC_AppendFilterData+0x32>
  if (*pInputSize == 0U)
 80067b0:	8813      	ldrh	r3, [r2, #0]
 80067b2:	b1a3      	cbz	r3, 80067de <HAL_FMAC_AppendFilterData+0x32>
{
 80067b4:	b430      	push	{r4, r5}
  if (FMAC_GET_START_BIT(hfmac) == 0U)
 80067b6:	6804      	ldr	r4, [r0, #0]
 80067b8:	68e3      	ldr	r3, [r4, #12]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	da0c      	bge.n	80067d8 <HAL_FMAC_AppendFilterData+0x2c>
  if (hfmac->InputAccess == FMAC_BUFFER_ACCESS_NONE)
 80067be:	7a05      	ldrb	r5, [r0, #8]
 80067c0:	b155      	cbz	r5, 80067d8 <HAL_FMAC_AppendFilterData+0x2c>
  if ((hfmac->pInputSize != NULL) && (hfmac->InputCurrentSize < * (hfmac->pInputSize)))
 80067c2:	6943      	ldr	r3, [r0, #20]
 80067c4:	b123      	cbz	r3, 80067d0 <HAL_FMAC_AppendFilterData+0x24>
 80067c6:	881b      	ldrh	r3, [r3, #0]
 80067c8:	f8b0 c010 	ldrh.w	ip, [r0, #16]
 80067cc:	459c      	cmp	ip, r3
 80067ce:	d303      	bcc.n	80067d8 <HAL_FMAC_AppendFilterData+0x2c>
  if (hfmac->WrState == HAL_FMAC_STATE_READY)
 80067d0:	f890 3033 	ldrb.w	r3, [r0, #51]	@ 0x33
 80067d4:	2b20      	cmp	r3, #32
 80067d6:	d004      	beq.n	80067e2 <HAL_FMAC_AppendFilterData+0x36>
    return HAL_ERROR;
 80067d8:	2001      	movs	r0, #1
}
 80067da:	bc30      	pop	{r4, r5}
 80067dc:	4770      	bx	lr
    return HAL_ERROR;
 80067de:	2001      	movs	r0, #1
}
 80067e0:	4770      	bx	lr
  hfmac->WrState = HAL_FMAC_STATE_BUSY_WR;
 80067e2:	2326      	movs	r3, #38	@ 0x26
 80067e4:	f880 3033 	strb.w	r3, [r0, #51]	@ 0x33
  if (hfmac->InputAccess == FMAC_BUFFER_ACCESS_DMA)
 80067e8:	2d01      	cmp	r5, #1
  hfmac->InputCurrentSize = 0U;
 80067ea:	f04f 0300 	mov.w	r3, #0
 80067ee:	8203      	strh	r3, [r0, #16]
  if (hfmac->InputAccess == FMAC_BUFFER_ACCESS_DMA)
 80067f0:	d003      	beq.n	80067fa <HAL_FMAC_AppendFilterData+0x4e>
    hfmac->pInput = pInput;
 80067f2:	60c1      	str	r1, [r0, #12]
    hfmac->pInputSize = pInputSize;
 80067f4:	6142      	str	r2, [r0, #20]
  return HAL_OK;
 80067f6:	4618      	mov	r0, r3
 80067f8:	e7ef      	b.n	80067da <HAL_FMAC_AppendFilterData+0x2e>
    hfmac->pInput = NULL;
 80067fa:	60c3      	str	r3, [r0, #12]
    hfmac->pInputSize = NULL;
 80067fc:	6143      	str	r3, [r0, #20]
    hfmac->hdmaIn->XferHalfCpltCallback = FMAC_DMAHalfGetData;
 80067fe:	6a40      	ldr	r0, [r0, #36]	@ 0x24
    return (HAL_DMA_Start_IT(hfmac->hdmaIn, (uint32_t)pInput, (uint32_t)&hfmac->Instance->WDATA, *pInputSize));
 8006800:	8813      	ldrh	r3, [r2, #0]
 8006802:	f104 0218 	add.w	r2, r4, #24
    hfmac->hdmaIn->XferHalfCpltCallback = FMAC_DMAHalfGetData;
 8006806:	4c04      	ldr	r4, [pc, #16]	@ (8006818 <HAL_FMAC_AppendFilterData+0x6c>)
 8006808:	6304      	str	r4, [r0, #48]	@ 0x30
    hfmac->hdmaIn->XferCpltCallback = FMAC_DMAGetData;
 800680a:	4c04      	ldr	r4, [pc, #16]	@ (800681c <HAL_FMAC_AppendFilterData+0x70>)
 800680c:	62c4      	str	r4, [r0, #44]	@ 0x2c
    hfmac->hdmaIn->XferErrorCallback = FMAC_DMAError;
 800680e:	4c04      	ldr	r4, [pc, #16]	@ (8006820 <HAL_FMAC_AppendFilterData+0x74>)
 8006810:	6344      	str	r4, [r0, #52]	@ 0x34
}
 8006812:	bc30      	pop	{r4, r5}
    return (HAL_DMA_Start_IT(hfmac->hdmaIn, (uint32_t)pInput, (uint32_t)&hfmac->Instance->WDATA, *pInputSize));
 8006814:	f7ff bc98 	b.w	8006148 <HAL_DMA_Start_IT>
 8006818:	08006a91 	.word	0x08006a91
 800681c:	08006aa1 	.word	0x08006aa1
 8006820:	08006a75 	.word	0x08006a75

08006824 <HAL_FMAC_PollFilterData>:
{
 8006824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (FMAC_GET_START_BIT(hfmac) == 0U)
 8006826:	6803      	ldr	r3, [r0, #0]
 8006828:	68db      	ldr	r3, [r3, #12]
 800682a:	2b00      	cmp	r3, #0
 800682c:	da07      	bge.n	800683e <HAL_FMAC_PollFilterData+0x1a>
  if ((hfmac->InputAccess  == FMAC_BUFFER_ACCESS_POLLING) && (hfmac->pInput  != NULL))
 800682e:	7a03      	ldrb	r3, [r0, #8]
  if ((hfmac->OutputAccess == FMAC_BUFFER_ACCESS_POLLING) && (hfmac->pOutput != NULL))
 8006830:	7a42      	ldrb	r2, [r0, #9]
  if ((hfmac->InputAccess  == FMAC_BUFFER_ACCESS_POLLING) && (hfmac->pInput  != NULL))
 8006832:	2b02      	cmp	r3, #2
 8006834:	4604      	mov	r4, r0
 8006836:	460d      	mov	r5, r1
 8006838:	d003      	beq.n	8006842 <HAL_FMAC_PollFilterData+0x1e>
  if ((hfmac->OutputAccess == FMAC_BUFFER_ACCESS_POLLING) && (hfmac->pOutput != NULL))
 800683a:	2a02      	cmp	r2, #2
 800683c:	d04a      	beq.n	80068d4 <HAL_FMAC_PollFilterData+0xb0>
    return HAL_ERROR;
 800683e:	2001      	movs	r0, #1
}
 8006840:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((hfmac->InputAccess  == FMAC_BUFFER_ACCESS_POLLING) && (hfmac->pInput  != NULL))
 8006842:	68c3      	ldr	r3, [r0, #12]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d0f8      	beq.n	800683a <HAL_FMAC_PollFilterData+0x16>
  if ((hfmac->OutputAccess == FMAC_BUFFER_ACCESS_POLLING) && (hfmac->pOutput != NULL))
 8006848:	2a02      	cmp	r2, #2
  if (hfmac->State == HAL_FMAC_STATE_READY)
 800684a:	f890 3031 	ldrb.w	r3, [r0, #49]	@ 0x31
  if ((hfmac->OutputAccess == FMAC_BUFFER_ACCESS_POLLING) && (hfmac->pOutput != NULL))
 800684e:	d07a      	beq.n	8006946 <HAL_FMAC_PollFilterData+0x122>
  if (hfmac->State == HAL_FMAC_STATE_READY)
 8006850:	2b20      	cmp	r3, #32
 8006852:	d1f4      	bne.n	800683e <HAL_FMAC_PollFilterData+0x1a>
    hfmac->State = HAL_FMAC_STATE_BUSY;
 8006854:	2324      	movs	r3, #36	@ 0x24
 8006856:	f880 3031 	strb.w	r3, [r0, #49]	@ 0x31
    tickstart = HAL_GetTick();
 800685a:	f7fe faef 	bl	8004e3c <HAL_GetTick>
    outpolling = POLLING_DISABLED;
 800685e:	2700      	movs	r7, #0
    tickstart = HAL_GetTick();
 8006860:	4606      	mov	r6, r0
    while ((HAL_GetTick() - tickstart) < Timeout)
 8006862:	f7fe faeb 	bl	8004e3c <HAL_GetTick>
 8006866:	1b80      	subs	r0, r0, r6
 8006868:	42a8      	cmp	r0, r5
        FMAC_WriteDataIncrementPtr(hfmac, MAX_FILTER_DATA_SIZE_TO_HANDLE);
 800686a:	f04f 01ff 	mov.w	r1, #255	@ 0xff
    while ((HAL_GetTick() - tickstart) < Timeout)
 800686e:	d278      	bcs.n	8006962 <HAL_FMAC_PollFilterData+0x13e>
        FMAC_WriteDataIncrementPtr(hfmac, MAX_FILTER_DATA_SIZE_TO_HANDLE);
 8006870:	4620      	mov	r0, r4
 8006872:	f7ff fd51 	bl	8006318 <FMAC_WriteDataIncrementPtr>
        if (hfmac->InputCurrentSize == *(hfmac->pInputSize))
 8006876:	6963      	ldr	r3, [r4, #20]
 8006878:	8a22      	ldrh	r2, [r4, #16]
 800687a:	8819      	ldrh	r1, [r3, #0]
 800687c:	428a      	cmp	r2, r1
 800687e:	d047      	beq.n	8006910 <HAL_FMAC_PollFilterData+0xec>
      if (outpolling != POLLING_DISABLED)
 8006880:	2f00      	cmp	r7, #0
 8006882:	d0ee      	beq.n	8006862 <HAL_FMAC_PollFilterData+0x3e>
        FMAC_ReadDataIncrementPtr(hfmac, MAX_FILTER_DATA_SIZE_TO_HANDLE);
 8006884:	21ff      	movs	r1, #255	@ 0xff
 8006886:	f7ff fcf3 	bl	8006270 <FMAC_ReadDataIncrementPtr>
        if (hfmac->OutputCurrentSize == *(hfmac->pOutputSize))
 800688a:	6a22      	ldr	r2, [r4, #32]
 800688c:	8ba3      	ldrh	r3, [r4, #28]
 800688e:	8811      	ldrh	r1, [r2, #0]
 8006890:	4299      	cmp	r1, r3
 8006892:	d1e6      	bne.n	8006862 <HAL_FMAC_PollFilterData+0x3e>
      (*(hfmac->pInputSize))  = hfmac->InputCurrentSize;
 8006894:	6963      	ldr	r3, [r4, #20]
 8006896:	8a21      	ldrh	r1, [r4, #16]
 8006898:	8019      	strh	r1, [r3, #0]
  hfmac->pInput = NULL;
 800689a:	2300      	movs	r3, #0
 800689c:	60e3      	str	r3, [r4, #12]
  hfmac->pInputSize = NULL;
 800689e:	6163      	str	r3, [r4, #20]
  hfmac->InputCurrentSize = 0U;
 80068a0:	8223      	strh	r3, [r4, #16]
  hfmac->WrState = HAL_FMAC_STATE_READY;
 80068a2:	2320      	movs	r3, #32
 80068a4:	f884 3033 	strb.w	r3, [r4, #51]	@ 0x33
    if (outpolling != POLLING_DISABLED)
 80068a8:	8ba3      	ldrh	r3, [r4, #28]
      (*(hfmac->pOutputSize)) = hfmac->OutputCurrentSize;
 80068aa:	8013      	strh	r3, [r2, #0]
  hfmac->pOutput = NULL;
 80068ac:	2300      	movs	r3, #0
  hfmac->RdState = HAL_FMAC_STATE_READY;
 80068ae:	2220      	movs	r2, #32
  hfmac->pOutput = NULL;
 80068b0:	61a3      	str	r3, [r4, #24]
  hfmac->pOutputSize = NULL;
 80068b2:	6223      	str	r3, [r4, #32]
  hfmac->OutputCurrentSize = 0U;
 80068b4:	83a3      	strh	r3, [r4, #28]
  hfmac->RdState = HAL_FMAC_STATE_READY;
 80068b6:	f884 2032 	strb.w	r2, [r4, #50]	@ 0x32
    hfmac->State = HAL_FMAC_STATE_READY;
 80068ba:	2320      	movs	r3, #32
 80068bc:	f884 3031 	strb.w	r3, [r4, #49]	@ 0x31
    if ((HAL_GetTick() - tickstart) >= Timeout)
 80068c0:	f7fe fabc 	bl	8004e3c <HAL_GetTick>
 80068c4:	1b80      	subs	r0, r0, r6
 80068c6:	42a8      	cmp	r0, r5
 80068c8:	d33b      	bcc.n	8006942 <HAL_FMAC_PollFilterData+0x11e>
      hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 80068ca:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80068cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068d0:	6363      	str	r3, [r4, #52]	@ 0x34
      status = HAL_ERROR;
 80068d2:	e7b4      	b.n	800683e <HAL_FMAC_PollFilterData+0x1a>
  if ((hfmac->OutputAccess == FMAC_BUFFER_ACCESS_POLLING) && (hfmac->pOutput != NULL))
 80068d4:	69a3      	ldr	r3, [r4, #24]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d0b1      	beq.n	800683e <HAL_FMAC_PollFilterData+0x1a>
  if (hfmac->State == HAL_FMAC_STATE_READY)
 80068da:	f894 3031 	ldrb.w	r3, [r4, #49]	@ 0x31
 80068de:	2b20      	cmp	r3, #32
 80068e0:	d1ad      	bne.n	800683e <HAL_FMAC_PollFilterData+0x1a>
    hfmac->State = HAL_FMAC_STATE_BUSY;
 80068e2:	2324      	movs	r3, #36	@ 0x24
 80068e4:	f884 3031 	strb.w	r3, [r4, #49]	@ 0x31
    tickstart = HAL_GetTick();
 80068e8:	f7fe faa8 	bl	8004e3c <HAL_GetTick>
 80068ec:	4606      	mov	r6, r0
    while ((HAL_GetTick() - tickstart) < Timeout)
 80068ee:	f7fe faa5 	bl	8004e3c <HAL_GetTick>
 80068f2:	4603      	mov	r3, r0
 80068f4:	1b9b      	subs	r3, r3, r6
 80068f6:	429d      	cmp	r5, r3
        FMAC_ReadDataIncrementPtr(hfmac, MAX_FILTER_DATA_SIZE_TO_HANDLE);
 80068f8:	f04f 01ff 	mov.w	r1, #255	@ 0xff
 80068fc:	4620      	mov	r0, r4
    while ((HAL_GetTick() - tickstart) < Timeout)
 80068fe:	d91d      	bls.n	800693c <HAL_FMAC_PollFilterData+0x118>
        FMAC_ReadDataIncrementPtr(hfmac, MAX_FILTER_DATA_SIZE_TO_HANDLE);
 8006900:	f7ff fcb6 	bl	8006270 <FMAC_ReadDataIncrementPtr>
        if (hfmac->OutputCurrentSize == *(hfmac->pOutputSize))
 8006904:	6a22      	ldr	r2, [r4, #32]
 8006906:	8ba3      	ldrh	r3, [r4, #28]
 8006908:	8811      	ldrh	r1, [r2, #0]
 800690a:	4299      	cmp	r1, r3
 800690c:	d1ef      	bne.n	80068ee <HAL_FMAC_PollFilterData+0xca>
 800690e:	e7cc      	b.n	80068aa <HAL_FMAC_PollFilterData+0x86>
      if (outpolling != POLLING_DISABLED)
 8006910:	b93f      	cbnz	r7, 8006922 <HAL_FMAC_PollFilterData+0xfe>
      (*(hfmac->pInputSize))  = hfmac->InputCurrentSize;
 8006912:	801a      	strh	r2, [r3, #0]
  hfmac->WrState = HAL_FMAC_STATE_READY;
 8006914:	2320      	movs	r3, #32
  hfmac->pInput = NULL;
 8006916:	60e7      	str	r7, [r4, #12]
  hfmac->pInputSize = NULL;
 8006918:	6167      	str	r7, [r4, #20]
  hfmac->InputCurrentSize = 0U;
 800691a:	8227      	strh	r7, [r4, #16]
  hfmac->WrState = HAL_FMAC_STATE_READY;
 800691c:	f884 3033 	strb.w	r3, [r4, #51]	@ 0x33
    if (outpolling != POLLING_DISABLED)
 8006920:	e7cb      	b.n	80068ba <HAL_FMAC_PollFilterData+0x96>
        FMAC_ReadDataIncrementPtr(hfmac, MAX_FILTER_DATA_SIZE_TO_HANDLE);
 8006922:	21ff      	movs	r1, #255	@ 0xff
 8006924:	f7ff fca4 	bl	8006270 <FMAC_ReadDataIncrementPtr>
      (*(hfmac->pInputSize))  = hfmac->InputCurrentSize;
 8006928:	6963      	ldr	r3, [r4, #20]
 800692a:	8a22      	ldrh	r2, [r4, #16]
 800692c:	801a      	strh	r2, [r3, #0]
  hfmac->pInput = NULL;
 800692e:	2300      	movs	r3, #0
  hfmac->WrState = HAL_FMAC_STATE_READY;
 8006930:	2220      	movs	r2, #32
  hfmac->pInput = NULL;
 8006932:	60e3      	str	r3, [r4, #12]
  hfmac->pInputSize = NULL;
 8006934:	6163      	str	r3, [r4, #20]
  hfmac->InputCurrentSize = 0U;
 8006936:	8223      	strh	r3, [r4, #16]
  hfmac->WrState = HAL_FMAC_STATE_READY;
 8006938:	f884 2033 	strb.w	r2, [r4, #51]	@ 0x33
    if (outpolling != POLLING_DISABLED)
 800693c:	6a22      	ldr	r2, [r4, #32]
 800693e:	8ba3      	ldrh	r3, [r4, #28]
 8006940:	e7b3      	b.n	80068aa <HAL_FMAC_PollFilterData+0x86>
      status = HAL_OK;
 8006942:	2000      	movs	r0, #0
}
 8006944:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (hfmac->State == HAL_FMAC_STATE_READY)
 8006946:	2b20      	cmp	r3, #32
  if ((hfmac->OutputAccess == FMAC_BUFFER_ACCESS_POLLING) && (hfmac->pOutput != NULL))
 8006948:	6987      	ldr	r7, [r0, #24]
  if (hfmac->State == HAL_FMAC_STATE_READY)
 800694a:	f47f af78 	bne.w	800683e <HAL_FMAC_PollFilterData+0x1a>
    hfmac->State = HAL_FMAC_STATE_BUSY;
 800694e:	2324      	movs	r3, #36	@ 0x24
  if ((hfmac->OutputAccess == FMAC_BUFFER_ACCESS_POLLING) && (hfmac->pOutput != NULL))
 8006950:	3f00      	subs	r7, #0
    hfmac->State = HAL_FMAC_STATE_BUSY;
 8006952:	f880 3031 	strb.w	r3, [r0, #49]	@ 0x31
  if ((hfmac->OutputAccess == FMAC_BUFFER_ACCESS_POLLING) && (hfmac->pOutput != NULL))
 8006956:	bf18      	it	ne
 8006958:	2701      	movne	r7, #1
    tickstart = HAL_GetTick();
 800695a:	f7fe fa6f 	bl	8004e3c <HAL_GetTick>
 800695e:	4606      	mov	r6, r0
    while ((HAL_GetTick() - tickstart) < Timeout)
 8006960:	e77f      	b.n	8006862 <HAL_FMAC_PollFilterData+0x3e>
      (*(hfmac->pInputSize))  = hfmac->InputCurrentSize;
 8006962:	6963      	ldr	r3, [r4, #20]
 8006964:	8a22      	ldrh	r2, [r4, #16]
 8006966:	801a      	strh	r2, [r3, #0]
  hfmac->pInput = NULL;
 8006968:	2300      	movs	r3, #0
 800696a:	60e3      	str	r3, [r4, #12]
  hfmac->pInputSize = NULL;
 800696c:	6163      	str	r3, [r4, #20]
  hfmac->InputCurrentSize = 0U;
 800696e:	8223      	strh	r3, [r4, #16]
  hfmac->WrState = HAL_FMAC_STATE_READY;
 8006970:	2320      	movs	r3, #32
 8006972:	f884 3033 	strb.w	r3, [r4, #51]	@ 0x33
    if (outpolling != POLLING_DISABLED)
 8006976:	2f00      	cmp	r7, #0
 8006978:	d1e0      	bne.n	800693c <HAL_FMAC_PollFilterData+0x118>
 800697a:	e79e      	b.n	80068ba <HAL_FMAC_PollFilterData+0x96>

0800697c <HAL_FMAC_FilterStop>:
{
 800697c:	b570      	push	{r4, r5, r6, lr}
  if (hfmac->State == HAL_FMAC_STATE_READY)
 800697e:	f890 3031 	ldrb.w	r3, [r0, #49]	@ 0x31
 8006982:	2b20      	cmp	r3, #32
 8006984:	d002      	beq.n	800698c <HAL_FMAC_FilterStop+0x10>
    status = HAL_ERROR;
 8006986:	2601      	movs	r6, #1
}
 8006988:	4630      	mov	r0, r6
 800698a:	bd70      	pop	{r4, r5, r6, pc}
    CLEAR_BIT(hfmac->Instance->PARAM, FMAC_PARAM_START);
 800698c:	6802      	ldr	r2, [r0, #0]
    hfmac->State = HAL_FMAC_STATE_BUSY;
 800698e:	2324      	movs	r3, #36	@ 0x24
 8006990:	f880 3031 	strb.w	r3, [r0, #49]	@ 0x31
    CLEAR_BIT(hfmac->Instance->PARAM, FMAC_PARAM_START);
 8006994:	68d3      	ldr	r3, [r2, #12]
 8006996:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800699a:	60d3      	str	r3, [r2, #12]
    CLEAR_BIT(hfmac->Instance->CR, FMAC_DMA_REN | FMAC_DMA_WEN | FMAC_IT_RIEN | FMAC_IT_WIEN);
 800699c:	6913      	ldr	r3, [r2, #16]
 800699e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069a2:	f023 0303 	bic.w	r3, r3, #3
 80069a6:	6113      	str	r3, [r2, #16]
    if ((hfmac->InputAccess == FMAC_BUFFER_ACCESS_IT) && (hfmac->pInput != NULL))
 80069a8:	7a02      	ldrb	r2, [r0, #8]
 80069aa:	2a03      	cmp	r2, #3
 80069ac:	4604      	mov	r4, r0
 80069ae:	d04e      	beq.n	8006a4e <HAL_FMAC_FilterStop+0xd2>
    if ((hfmac->OutputAccess == FMAC_BUFFER_ACCESS_IT) && (hfmac->pOutput != NULL))
 80069b0:	7a43      	ldrb	r3, [r0, #9]
 80069b2:	2b03      	cmp	r3, #3
 80069b4:	d02a      	beq.n	8006a0c <HAL_FMAC_FilterStop+0x90>
    if (hfmac->InputAccess == FMAC_BUFFER_ACCESS_DMA)
 80069b6:	2a01      	cmp	r2, #1
 80069b8:	d030      	beq.n	8006a1c <HAL_FMAC_FilterStop+0xa0>
 80069ba:	7a63      	ldrb	r3, [r4, #9]
    if ((hfmac->OutputAccess == FMAC_BUFFER_ACCESS_DMA) && (status == HAL_OK))
 80069bc:	2b01      	cmp	r3, #1
 80069be:	d036      	beq.n	8006a2e <HAL_FMAC_FilterStop+0xb2>
{
 80069c0:	2600      	movs	r6, #0
  tickstart = HAL_GetTick();
 80069c2:	f7fe fa3b 	bl	8004e3c <HAL_GetTick>
  SET_BIT(hfmac->Instance->CR, FMAC_CR_RESET);
 80069c6:	6823      	ldr	r3, [r4, #0]
 80069c8:	691a      	ldr	r2, [r3, #16]
 80069ca:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
  tickstart = HAL_GetTick();
 80069ce:	4605      	mov	r5, r0
  SET_BIT(hfmac->Instance->CR, FMAC_CR_RESET);
 80069d0:	611a      	str	r2, [r3, #16]
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 80069d2:	e006      	b.n	80069e2 <HAL_FMAC_FilterStop+0x66>
    if ((HAL_GetTick() - tickstart) > HAL_FMAC_RESET_TIMEOUT_VALUE)
 80069d4:	f7fe fa32 	bl	8004e3c <HAL_GetTick>
 80069d8:	1b40      	subs	r0, r0, r5
 80069da:	f5b0 7ffa 	cmp.w	r0, #500	@ 0x1f4
 80069de:	d82b      	bhi.n	8006a38 <HAL_FMAC_FilterStop+0xbc>
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 80069e0:	6823      	ldr	r3, [r4, #0]
 80069e2:	691b      	ldr	r3, [r3, #16]
 80069e4:	f413 3380 	ands.w	r3, r3, #65536	@ 0x10000
 80069e8:	d1f4      	bne.n	80069d4 <HAL_FMAC_FilterStop+0x58>
  hfmac->WrState = HAL_FMAC_STATE_READY;
 80069ea:	2220      	movs	r2, #32
  hfmac->ErrorCode = HAL_FMAC_ERROR_NONE;
 80069ec:	6363      	str	r3, [r4, #52]	@ 0x34
  hfmac->pInput = NULL;
 80069ee:	60e3      	str	r3, [r4, #12]
  hfmac->WrState = HAL_FMAC_STATE_READY;
 80069f0:	f884 2033 	strb.w	r2, [r4, #51]	@ 0x33
  hfmac->pInputSize = NULL;
 80069f4:	6163      	str	r3, [r4, #20]
  hfmac->InputCurrentSize = 0U;
 80069f6:	8223      	strh	r3, [r4, #16]
  hfmac->pOutput = NULL;
 80069f8:	61a3      	str	r3, [r4, #24]
  hfmac->pOutputSize = NULL;
 80069fa:	6223      	str	r3, [r4, #32]
  hfmac->OutputCurrentSize = 0U;
 80069fc:	83a3      	strh	r3, [r4, #28]
  hfmac->RdState = HAL_FMAC_STATE_READY;
 80069fe:	f884 2032 	strb.w	r2, [r4, #50]	@ 0x32
    hfmac->State = HAL_FMAC_STATE_READY;
 8006a02:	2320      	movs	r3, #32
 8006a04:	f884 3031 	strb.w	r3, [r4, #49]	@ 0x31
}
 8006a08:	4630      	mov	r0, r6
 8006a0a:	bd70      	pop	{r4, r5, r6, pc}
    if ((hfmac->OutputAccess == FMAC_BUFFER_ACCESS_IT) && (hfmac->pOutput != NULL))
 8006a0c:	6983      	ldr	r3, [r0, #24]
 8006a0e:	b11b      	cbz	r3, 8006a18 <HAL_FMAC_FilterStop+0x9c>
      (*(hfmac->pOutputSize)) = hfmac->OutputCurrentSize;
 8006a10:	6a23      	ldr	r3, [r4, #32]
 8006a12:	8ba1      	ldrh	r1, [r4, #28]
 8006a14:	8019      	strh	r1, [r3, #0]
 8006a16:	e7ce      	b.n	80069b6 <HAL_FMAC_FilterStop+0x3a>
    if (hfmac->InputAccess == FMAC_BUFFER_ACCESS_DMA)
 8006a18:	2a01      	cmp	r2, #1
 8006a1a:	d1d1      	bne.n	80069c0 <HAL_FMAC_FilterStop+0x44>
      status = HAL_DMA_Abort_IT(hfmac->hdmaIn);
 8006a1c:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8006a1e:	f7ff fbeb 	bl	80061f8 <HAL_DMA_Abort_IT>
    if ((hfmac->OutputAccess == FMAC_BUFFER_ACCESS_DMA) && (status == HAL_OK))
 8006a22:	7a63      	ldrb	r3, [r4, #9]
 8006a24:	2b01      	cmp	r3, #1
      status = HAL_DMA_Abort_IT(hfmac->hdmaIn);
 8006a26:	4606      	mov	r6, r0
    if ((hfmac->OutputAccess == FMAC_BUFFER_ACCESS_DMA) && (status == HAL_OK))
 8006a28:	d1cb      	bne.n	80069c2 <HAL_FMAC_FilterStop+0x46>
 8006a2a:	2800      	cmp	r0, #0
 8006a2c:	d1c9      	bne.n	80069c2 <HAL_FMAC_FilterStop+0x46>
      status = HAL_DMA_Abort_IT(hfmac->hdmaOut);
 8006a2e:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8006a30:	f7ff fbe2 	bl	80061f8 <HAL_DMA_Abort_IT>
 8006a34:	4606      	mov	r6, r0
 8006a36:	e7c4      	b.n	80069c2 <HAL_FMAC_FilterStop+0x46>
      hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 8006a38:	6b63      	ldr	r3, [r4, #52]	@ 0x34
      hfmac->ErrorCode = HAL_FMAC_ERROR_RESET;
 8006a3a:	2110      	movs	r1, #16
      hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 8006a3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
      hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 8006a40:	22a0      	movs	r2, #160	@ 0xa0
      hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 8006a42:	6363      	str	r3, [r4, #52]	@ 0x34
      status = HAL_ERROR;
 8006a44:	2601      	movs	r6, #1
      hfmac->ErrorCode = HAL_FMAC_ERROR_RESET;
 8006a46:	6361      	str	r1, [r4, #52]	@ 0x34
      hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 8006a48:	f884 2031 	strb.w	r2, [r4, #49]	@ 0x31
      status = HAL_ERROR;
 8006a4c:	e7d9      	b.n	8006a02 <HAL_FMAC_FilterStop+0x86>
    if ((hfmac->InputAccess == FMAC_BUFFER_ACCESS_IT) && (hfmac->pInput != NULL))
 8006a4e:	68c3      	ldr	r3, [r0, #12]
 8006a50:	b113      	cbz	r3, 8006a58 <HAL_FMAC_FilterStop+0xdc>
      (*(hfmac->pInputSize))  = hfmac->InputCurrentSize;
 8006a52:	6943      	ldr	r3, [r0, #20]
 8006a54:	8a02      	ldrh	r2, [r0, #16]
 8006a56:	801a      	strh	r2, [r3, #0]
    if ((hfmac->OutputAccess == FMAC_BUFFER_ACCESS_IT) && (hfmac->pOutput != NULL))
 8006a58:	7a63      	ldrb	r3, [r4, #9]
 8006a5a:	2b03      	cmp	r3, #3
 8006a5c:	d1ae      	bne.n	80069bc <HAL_FMAC_FilterStop+0x40>
 8006a5e:	69a3      	ldr	r3, [r4, #24]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d0ad      	beq.n	80069c0 <HAL_FMAC_FilterStop+0x44>
      (*(hfmac->pOutputSize)) = hfmac->OutputCurrentSize;
 8006a64:	6a23      	ldr	r3, [r4, #32]
 8006a66:	8ba2      	ldrh	r2, [r4, #28]
 8006a68:	801a      	strh	r2, [r3, #0]
    if (hfmac->InputAccess == FMAC_BUFFER_ACCESS_DMA)
 8006a6a:	7a63      	ldrb	r3, [r4, #9]
 8006a6c:	e7a6      	b.n	80069bc <HAL_FMAC_FilterStop+0x40>
 8006a6e:	bf00      	nop

08006a70 <HAL_FMAC_ErrorCallback>:
__weak void HAL_FMAC_ErrorCallback(FMAC_HandleTypeDef *hfmac)
 8006a70:	4770      	bx	lr
 8006a72:	bf00      	nop

08006a74 <FMAC_DMAError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void FMAC_DMAError(DMA_HandleTypeDef *hdma)
{
  FMAC_HandleTypeDef *hfmac = (FMAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a74:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 8006a76:	b508      	push	{r3, lr}

  /* Set FMAC handle state to error */
  hfmac->State = HAL_FMAC_STATE_ERROR;
 8006a78:	23e0      	movs	r3, #224	@ 0xe0
 8006a7a:	f880 3031 	strb.w	r3, [r0, #49]	@ 0x31

  /* Set FMAC handle error code to DMA error */
  hfmac->ErrorCode |= HAL_FMAC_ERROR_DMA;
 8006a7e:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8006a80:	f043 0308 	orr.w	r3, r3, #8
 8006a84:	6343      	str	r3, [r0, #52]	@ 0x34

  /* Call user callback */
#if (USE_HAL_FMAC_REGISTER_CALLBACKS == 1)
  hfmac->ErrorCallback(hfmac);
#else
  HAL_FMAC_ErrorCallback(hfmac);
 8006a86:	f7ff fff3 	bl	8006a70 <HAL_FMAC_ErrorCallback>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
}
 8006a8a:	bd08      	pop	{r3, pc}

08006a8c <HAL_FMAC_HalfGetDataCallback>:
__weak void HAL_FMAC_HalfGetDataCallback(FMAC_HandleTypeDef *hfmac)
 8006a8c:	4770      	bx	lr
 8006a8e:	bf00      	nop

08006a90 <FMAC_DMAHalfGetData>:
{
 8006a90:	b508      	push	{r3, lr}
  HAL_FMAC_HalfGetDataCallback(hfmac);
 8006a92:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8006a94:	f7ff fffa 	bl	8006a8c <HAL_FMAC_HalfGetDataCallback>
}
 8006a98:	bd08      	pop	{r3, pc}
 8006a9a:	bf00      	nop

08006a9c <HAL_FMAC_GetDataCallback>:
__weak void HAL_FMAC_GetDataCallback(FMAC_HandleTypeDef *hfmac)
 8006a9c:	4770      	bx	lr
 8006a9e:	bf00      	nop

08006aa0 <FMAC_DMAGetData>:
{
 8006aa0:	b508      	push	{r3, lr}
  FMAC_HandleTypeDef *hfmac = (FMAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006aa2:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  hfmac->pInput = NULL;
 8006aa4:	2300      	movs	r3, #0
  hfmac->WrState = HAL_FMAC_STATE_READY;
 8006aa6:	2220      	movs	r2, #32
  hfmac->pInput = NULL;
 8006aa8:	60c3      	str	r3, [r0, #12]
  hfmac->pInputSize = NULL;
 8006aaa:	6143      	str	r3, [r0, #20]
  hfmac->InputCurrentSize = 0U;
 8006aac:	8203      	strh	r3, [r0, #16]
  hfmac->WrState = HAL_FMAC_STATE_READY;
 8006aae:	f880 2033 	strb.w	r2, [r0, #51]	@ 0x33
  HAL_FMAC_GetDataCallback(hfmac);
 8006ab2:	f7ff fff3 	bl	8006a9c <HAL_FMAC_GetDataCallback>
}
 8006ab6:	bd08      	pop	{r3, pc}

08006ab8 <HAL_FMAC_HalfOutputDataReadyCallback>:
__weak void HAL_FMAC_HalfOutputDataReadyCallback(FMAC_HandleTypeDef *hfmac)
 8006ab8:	4770      	bx	lr
 8006aba:	bf00      	nop

08006abc <FMAC_DMAHalfOutputDataReady>:
{
 8006abc:	b508      	push	{r3, lr}
  HAL_FMAC_HalfOutputDataReadyCallback(hfmac);
 8006abe:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8006ac0:	f7ff fffa 	bl	8006ab8 <HAL_FMAC_HalfOutputDataReadyCallback>
}
 8006ac4:	bd08      	pop	{r3, pc}
 8006ac6:	bf00      	nop

08006ac8 <HAL_FMAC_OutputDataReadyCallback>:
__weak void HAL_FMAC_OutputDataReadyCallback(FMAC_HandleTypeDef *hfmac)
 8006ac8:	4770      	bx	lr
 8006aca:	bf00      	nop

08006acc <FMAC_DMAOutputDataReady>:
{
 8006acc:	b508      	push	{r3, lr}
  FMAC_HandleTypeDef *hfmac = (FMAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ace:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  hfmac->pOutput = NULL;
 8006ad0:	2300      	movs	r3, #0
  hfmac->RdState = HAL_FMAC_STATE_READY;
 8006ad2:	2220      	movs	r2, #32
  hfmac->pOutput = NULL;
 8006ad4:	6183      	str	r3, [r0, #24]
  hfmac->pOutputSize = NULL;
 8006ad6:	6203      	str	r3, [r0, #32]
  hfmac->OutputCurrentSize = 0U;
 8006ad8:	8383      	strh	r3, [r0, #28]
  hfmac->RdState = HAL_FMAC_STATE_READY;
 8006ada:	f880 2032 	strb.w	r2, [r0, #50]	@ 0x32
  HAL_FMAC_OutputDataReadyCallback(hfmac);
 8006ade:	f7ff fff3 	bl	8006ac8 <HAL_FMAC_OutputDataReadyCallback>
}
 8006ae2:	bd08      	pop	{r3, pc}

08006ae4 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006ae4:	680b      	ldr	r3, [r1, #0]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	f000 8198 	beq.w	8006e1c <HAL_GPIO_Init+0x338>
{
 8006aec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006af0:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 8006af4:	b085      	sub	sp, #20
  uint32_t position = 0x00U;
 8006af6:	f04f 0200 	mov.w	r2, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006afa:	f04f 0b01 	mov.w	fp, #1
 8006afe:	f000 810d 	beq.w	8006d1c <HAL_GPIO_Init+0x238>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006b02:	f8df e34c 	ldr.w	lr, [pc, #844]	@ 8006e50 <HAL_GPIO_Init+0x36c>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006b06:	9300      	str	r3, [sp, #0]
    if (iocurrent != 0x00u)
 8006b08:	9b00      	ldr	r3, [sp, #0]
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006b0a:	fa0b fc02 	lsl.w	ip, fp, r2
    if (iocurrent != 0x00u)
 8006b0e:	ea1c 0a03 	ands.w	sl, ip, r3
 8006b12:	d077      	beq.n	8006c04 <HAL_GPIO_Init+0x120>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006b14:	684d      	ldr	r5, [r1, #4]
 8006b16:	f005 0703 	and.w	r7, r5, #3
 8006b1a:	0054      	lsls	r4, r2, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006b1c:	2303      	movs	r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006b1e:	f107 38ff 	add.w	r8, r7, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006b22:	fa03 f604 	lsl.w	r6, r3, r4
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006b26:	f1b8 0f01 	cmp.w	r8, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006b2a:	ea6f 0606 	mvn.w	r6, r6
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006b2e:	f240 8119 	bls.w	8006d64 <HAL_GPIO_Init+0x280>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006b32:	2f03      	cmp	r7, #3
 8006b34:	f040 8179 	bne.w	8006e2a <HAL_GPIO_Init+0x346>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006b38:	fa07 f404 	lsl.w	r4, r7, r4
      temp = GPIOx->MODER;
 8006b3c:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006b3e:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006b40:	4334      	orrs	r4, r6
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006b42:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8006b46:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006b48:	d05c      	beq.n	8006c04 <HAL_GPIO_Init+0x120>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006b4a:	4ebe      	ldr	r6, [pc, #760]	@ (8006e44 <HAL_GPIO_Init+0x360>)
 8006b4c:	6e34      	ldr	r4, [r6, #96]	@ 0x60
 8006b4e:	f044 0401 	orr.w	r4, r4, #1
 8006b52:	6634      	str	r4, [r6, #96]	@ 0x60
 8006b54:	6e34      	ldr	r4, [r6, #96]	@ 0x60
 8006b56:	f004 0401 	and.w	r4, r4, #1
 8006b5a:	9403      	str	r4, [sp, #12]
 8006b5c:	9c03      	ldr	r4, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8006b5e:	f022 0403 	bic.w	r4, r2, #3
 8006b62:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006b66:	f002 0703 	and.w	r7, r2, #3
 8006b6a:	230f      	movs	r3, #15
 8006b6c:	f504 3480 	add.w	r4, r4, #65536	@ 0x10000
 8006b70:	00bf      	lsls	r7, r7, #2
 8006b72:	fa03 fc07 	lsl.w	ip, r3, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006b76:	4bb4      	ldr	r3, [pc, #720]	@ (8006e48 <HAL_GPIO_Init+0x364>)
        temp = SYSCFG->EXTICR[position >> 2U];
 8006b78:	68a6      	ldr	r6, [r4, #8]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006b7a:	4298      	cmp	r0, r3
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006b7c:	ea26 060c 	bic.w	r6, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006b80:	f000 8140 	beq.w	8006e04 <HAL_GPIO_Init+0x320>
 8006b84:	4bb1      	ldr	r3, [pc, #708]	@ (8006e4c <HAL_GPIO_Init+0x368>)
 8006b86:	4298      	cmp	r0, r3
 8006b88:	f000 812d 	beq.w	8006de6 <HAL_GPIO_Init+0x302>
 8006b8c:	f8df c2c4 	ldr.w	ip, [pc, #708]	@ 8006e54 <HAL_GPIO_Init+0x370>
 8006b90:	4560      	cmp	r0, ip
 8006b92:	f000 813d 	beq.w	8006e10 <HAL_GPIO_Init+0x32c>
 8006b96:	f8df c2c0 	ldr.w	ip, [pc, #704]	@ 8006e58 <HAL_GPIO_Init+0x374>
 8006b9a:	4560      	cmp	r0, ip
 8006b9c:	f000 813f 	beq.w	8006e1e <HAL_GPIO_Init+0x33a>
 8006ba0:	f8df c2b8 	ldr.w	ip, [pc, #696]	@ 8006e5c <HAL_GPIO_Init+0x378>
 8006ba4:	4560      	cmp	r0, ip
 8006ba6:	bf0c      	ite	eq
 8006ba8:	f04f 0c05 	moveq.w	ip, #5
 8006bac:	f04f 0c06 	movne.w	ip, #6
 8006bb0:	fa0c f707 	lsl.w	r7, ip, r7
 8006bb4:	433e      	orrs	r6, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006bb6:	60a6      	str	r6, [r4, #8]
        temp = EXTI->RTSR1;
 8006bb8:	f8de 4008 	ldr.w	r4, [lr, #8]
        temp &= ~(iocurrent);
 8006bbc:	ea6f 060a 	mvn.w	r6, sl
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006bc0:	02ef      	lsls	r7, r5, #11
        temp &= ~(iocurrent);
 8006bc2:	bf54      	ite	pl
 8006bc4:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8006bc6:	ea4a 0404 	orrmi.w	r4, sl, r4
        }
        EXTI->RTSR1 = temp;
 8006bca:	f8ce 4008 	str.w	r4, [lr, #8]

        temp = EXTI->FTSR1;
 8006bce:	f8de 400c 	ldr.w	r4, [lr, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006bd2:	02ab      	lsls	r3, r5, #10
        temp &= ~(iocurrent);
 8006bd4:	bf54      	ite	pl
 8006bd6:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8006bd8:	ea4a 0404 	orrmi.w	r4, sl, r4
        }
        EXTI->FTSR1 = temp;
 8006bdc:	f8ce 400c 	str.w	r4, [lr, #12]

        temp = EXTI->EMR1;
 8006be0:	f8de 4004 	ldr.w	r4, [lr, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006be4:	03af      	lsls	r7, r5, #14
        temp &= ~(iocurrent);
 8006be6:	bf54      	ite	pl
 8006be8:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8006bea:	ea4a 0404 	orrmi.w	r4, sl, r4
        }
        EXTI->EMR1 = temp;
 8006bee:	f8ce 4004 	str.w	r4, [lr, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006bf2:	f8de 4000 	ldr.w	r4, [lr]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006bf6:	03eb      	lsls	r3, r5, #15
        temp &= ~(iocurrent);
 8006bf8:	bf54      	ite	pl
 8006bfa:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8006bfc:	ea4a 0404 	orrmi.w	r4, sl, r4
        }
        EXTI->IMR1 = temp;
 8006c00:	f8ce 4000 	str.w	r4, [lr]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006c04:	9b00      	ldr	r3, [sp, #0]
      }
    }

    position++;
 8006c06:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006c08:	fa33 f402 	lsrs.w	r4, r3, r2
 8006c0c:	f47f af7c 	bne.w	8006b08 <HAL_GPIO_Init+0x24>
  }
}
 8006c10:	b005      	add	sp, #20
 8006c12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 8006c16:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006c1a:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006c1c:	ea0a 0909 	and.w	r9, sl, r9
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006c20:	fa06 f807 	lsl.w	r8, r6, r7
 8006c24:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 8006c28:	f8c0 8008 	str.w	r8, [r0, #8]
        temp = GPIOx->OTYPER;
 8006c2c:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006c30:	ea28 080e 	bic.w	r8, r8, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006c34:	f3c5 1e00 	ubfx	lr, r5, #4, #1
 8006c38:	fa0e fe02 	lsl.w	lr, lr, r2
 8006c3c:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->OTYPER = temp;
 8006c40:	f8c0 e004 	str.w	lr, [r0, #4]
        temp = GPIOx->PUPDR;
 8006c44:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006c48:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006c4a:	ea0a 0808 	and.w	r8, sl, r8
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006c4e:	fa06 fe07 	lsl.w	lr, r6, r7
 8006c52:	ea4e 0e08 	orr.w	lr, lr, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006c56:	2c02      	cmp	r4, #2
        GPIOx->PUPDR = temp;
 8006c58:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006c5c:	d119      	bne.n	8006c92 <HAL_GPIO_Init+0x1ae>
        temp = GPIOx->AFR[position >> 3U];
 8006c5e:	ea4f 0ed2 	mov.w	lr, r2, lsr #3
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006c62:	690e      	ldr	r6, [r1, #16]
 8006c64:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006c68:	f002 0807 	and.w	r8, r2, #7
 8006c6c:	f10e 4e90 	add.w	lr, lr, #1207959552	@ 0x48000000
 8006c70:	ea4f 0888 	mov.w	r8, r8, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006c74:	fa06 f608 	lsl.w	r6, r6, r8
        temp = GPIOx->AFR[position >> 3U];
 8006c78:	f8de 9020 	ldr.w	r9, [lr, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006c7c:	9600      	str	r6, [sp, #0]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006c7e:	260f      	movs	r6, #15
 8006c80:	fa06 f808 	lsl.w	r8, r6, r8
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006c84:	9e00      	ldr	r6, [sp, #0]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006c86:	ea29 0908 	bic.w	r9, r9, r8
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006c8a:	ea46 0809 	orr.w	r8, r6, r9
        GPIOx->AFR[position >> 3U] = temp;
 8006c8e:	f8ce 8020 	str.w	r8, [lr, #32]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006c92:	40bc      	lsls	r4, r7
      temp = GPIOx->MODER;
 8006c94:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006c96:	ea07 070a 	and.w	r7, r7, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006c9a:	433c      	orrs	r4, r7
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006c9c:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8006ca0:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006ca2:	d036      	beq.n	8006d12 <HAL_GPIO_Init+0x22e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006ca4:	4f67      	ldr	r7, [pc, #412]	@ (8006e44 <HAL_GPIO_Init+0x360>)
 8006ca6:	6e3c      	ldr	r4, [r7, #96]	@ 0x60
 8006ca8:	f044 0401 	orr.w	r4, r4, #1
 8006cac:	663c      	str	r4, [r7, #96]	@ 0x60
 8006cae:	6e3c      	ldr	r4, [r7, #96]	@ 0x60
 8006cb0:	f004 0401 	and.w	r4, r4, #1
 8006cb4:	9403      	str	r4, [sp, #12]
 8006cb6:	9c03      	ldr	r4, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8006cb8:	f022 0403 	bic.w	r4, r2, #3
 8006cbc:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
 8006cc0:	f504 3480 	add.w	r4, r4, #65536	@ 0x10000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006cc4:	f002 0703 	and.w	r7, r2, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8006cc8:	f8d4 e008 	ldr.w	lr, [r4, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006ccc:	260f      	movs	r6, #15
 8006cce:	00bf      	lsls	r7, r7, #2
 8006cd0:	fa06 f707 	lsl.w	r7, r6, r7
 8006cd4:	ea2e 0707 	bic.w	r7, lr, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006cd8:	60a7      	str	r7, [r4, #8]
        temp = EXTI->RTSR1;
 8006cda:	4c5d      	ldr	r4, [pc, #372]	@ (8006e50 <HAL_GPIO_Init+0x36c>)
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006cdc:	02ee      	lsls	r6, r5, #11
        temp = EXTI->RTSR1;
 8006cde:	68a4      	ldr	r4, [r4, #8]
        temp &= ~(iocurrent);
 8006ce0:	ea6f 070c 	mvn.w	r7, ip
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006ce4:	d47c      	bmi.n	8006de0 <HAL_GPIO_Init+0x2fc>
        temp &= ~(iocurrent);
 8006ce6:	403c      	ands	r4, r7
        EXTI->RTSR1 = temp;
 8006ce8:	4e59      	ldr	r6, [pc, #356]	@ (8006e50 <HAL_GPIO_Init+0x36c>)
 8006cea:	60b4      	str	r4, [r6, #8]
        temp = EXTI->FTSR1;
 8006cec:	68f4      	ldr	r4, [r6, #12]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006cee:	02ae      	lsls	r6, r5, #10
 8006cf0:	f100 8085 	bmi.w	8006dfe <HAL_GPIO_Init+0x31a>
        temp &= ~(iocurrent);
 8006cf4:	403c      	ands	r4, r7
        EXTI->FTSR1 = temp;
 8006cf6:	4e56      	ldr	r6, [pc, #344]	@ (8006e50 <HAL_GPIO_Init+0x36c>)
 8006cf8:	60f4      	str	r4, [r6, #12]
        temp = EXTI->EMR1;
 8006cfa:	6874      	ldr	r4, [r6, #4]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006cfc:	03ae      	lsls	r6, r5, #14
 8006cfe:	d47b      	bmi.n	8006df8 <HAL_GPIO_Init+0x314>
        temp &= ~(iocurrent);
 8006d00:	403c      	ands	r4, r7
        EXTI->EMR1 = temp;
 8006d02:	4e53      	ldr	r6, [pc, #332]	@ (8006e50 <HAL_GPIO_Init+0x36c>)
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006d04:	03ed      	lsls	r5, r5, #15
        EXTI->EMR1 = temp;
 8006d06:	6074      	str	r4, [r6, #4]
        temp = EXTI->IMR1;
 8006d08:	6834      	ldr	r4, [r6, #0]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006d0a:	d472      	bmi.n	8006df2 <HAL_GPIO_Init+0x30e>
        temp &= ~(iocurrent);
 8006d0c:	403c      	ands	r4, r7
        EXTI->IMR1 = temp;
 8006d0e:	4d50      	ldr	r5, [pc, #320]	@ (8006e50 <HAL_GPIO_Init+0x36c>)
 8006d10:	602c      	str	r4, [r5, #0]
    position++;
 8006d12:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006d14:	fa33 f402 	lsrs.w	r4, r3, r2
 8006d18:	f43f af7a 	beq.w	8006c10 <HAL_GPIO_Init+0x12c>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006d1c:	fa0b fe02 	lsl.w	lr, fp, r2
    if (iocurrent != 0x00u)
 8006d20:	ea13 0c0e 	ands.w	ip, r3, lr
 8006d24:	d0f5      	beq.n	8006d12 <HAL_GPIO_Init+0x22e>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006d26:	684d      	ldr	r5, [r1, #4]
 8006d28:	0057      	lsls	r7, r2, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006d2a:	2603      	movs	r6, #3
 8006d2c:	fa06 f807 	lsl.w	r8, r6, r7
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006d30:	f005 0403 	and.w	r4, r5, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006d34:	ea6f 0a08 	mvn.w	sl, r8
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006d38:	f104 38ff 	add.w	r8, r4, #4294967295
 8006d3c:	f1b8 0f01 	cmp.w	r8, #1
 8006d40:	f67f af69 	bls.w	8006c16 <HAL_GPIO_Init+0x132>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006d44:	2c03      	cmp	r4, #3
 8006d46:	d0a4      	beq.n	8006c92 <HAL_GPIO_Init+0x1ae>
        temp = GPIOx->PUPDR;
 8006d48:	f04f 4890 	mov.w	r8, #1207959552	@ 0x48000000
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006d4c:	688e      	ldr	r6, [r1, #8]
        temp = GPIOx->PUPDR;
 8006d4e:	f8d8 900c 	ldr.w	r9, [r8, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006d52:	fa06 fe07 	lsl.w	lr, r6, r7
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006d56:	ea0a 0909 	and.w	r9, sl, r9
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006d5a:	ea4e 0e09 	orr.w	lr, lr, r9
        GPIOx->PUPDR = temp;
 8006d5e:	f8c8 e00c 	str.w	lr, [r8, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006d62:	e796      	b.n	8006c92 <HAL_GPIO_Init+0x1ae>
        temp = GPIOx->OSPEEDR;
 8006d64:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006d68:	68cb      	ldr	r3, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006d6a:	ea09 0906 	and.w	r9, r9, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006d6e:	fa03 f804 	lsl.w	r8, r3, r4
 8006d72:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 8006d76:	f8c0 8008 	str.w	r8, [r0, #8]
        temp = GPIOx->OTYPER;
 8006d7a:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006d7e:	688b      	ldr	r3, [r1, #8]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006d80:	ea28 080c 	bic.w	r8, r8, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006d84:	f3c5 1c00 	ubfx	ip, r5, #4, #1
 8006d88:	fa0c fc02 	lsl.w	ip, ip, r2
 8006d8c:	ea4c 0c08 	orr.w	ip, ip, r8
        GPIOx->OTYPER = temp;
 8006d90:	f8c0 c004 	str.w	ip, [r0, #4]
        temp = GPIOx->PUPDR;
 8006d94:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006d98:	fa03 fc04 	lsl.w	ip, r3, r4
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006d9c:	ea08 0806 	and.w	r8, r8, r6
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006da0:	ea4c 0c08 	orr.w	ip, ip, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006da4:	2f02      	cmp	r7, #2
        GPIOx->PUPDR = temp;
 8006da6:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006daa:	f47f aec5 	bne.w	8006b38 <HAL_GPIO_Init+0x54>
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006dae:	690b      	ldr	r3, [r1, #16]
        temp = GPIOx->AFR[position >> 3U];
 8006db0:	ea4f 08d2 	mov.w	r8, r2, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006db4:	f002 0c07 	and.w	ip, r2, #7
 8006db8:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8006dbc:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006dc0:	fa03 f30c 	lsl.w	r3, r3, ip
        temp = GPIOx->AFR[position >> 3U];
 8006dc4:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006dc8:	9301      	str	r3, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006dca:	230f      	movs	r3, #15
 8006dcc:	fa03 fc0c 	lsl.w	ip, r3, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006dd0:	9b01      	ldr	r3, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006dd2:	ea29 090c 	bic.w	r9, r9, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006dd6:	ea43 0c09 	orr.w	ip, r3, r9
        GPIOx->AFR[position >> 3U] = temp;
 8006dda:	f8c8 c020 	str.w	ip, [r8, #32]
 8006dde:	e6ab      	b.n	8006b38 <HAL_GPIO_Init+0x54>
          temp |= iocurrent;
 8006de0:	ea44 040c 	orr.w	r4, r4, ip
 8006de4:	e780      	b.n	8006ce8 <HAL_GPIO_Init+0x204>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006de6:	f04f 0c02 	mov.w	ip, #2
 8006dea:	fa0c f707 	lsl.w	r7, ip, r7
 8006dee:	433e      	orrs	r6, r7
 8006df0:	e6e1      	b.n	8006bb6 <HAL_GPIO_Init+0xd2>
          temp |= iocurrent;
 8006df2:	ea4c 0404 	orr.w	r4, ip, r4
 8006df6:	e78a      	b.n	8006d0e <HAL_GPIO_Init+0x22a>
          temp |= iocurrent;
 8006df8:	ea44 040c 	orr.w	r4, r4, ip
 8006dfc:	e781      	b.n	8006d02 <HAL_GPIO_Init+0x21e>
          temp |= iocurrent;
 8006dfe:	ea4c 0404 	orr.w	r4, ip, r4
 8006e02:	e778      	b.n	8006cf6 <HAL_GPIO_Init+0x212>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006e04:	f04f 0c01 	mov.w	ip, #1
 8006e08:	fa0c f707 	lsl.w	r7, ip, r7
 8006e0c:	433e      	orrs	r6, r7
 8006e0e:	e6d2      	b.n	8006bb6 <HAL_GPIO_Init+0xd2>
 8006e10:	f04f 0c03 	mov.w	ip, #3
 8006e14:	fa0c f707 	lsl.w	r7, ip, r7
 8006e18:	433e      	orrs	r6, r7
 8006e1a:	e6cc      	b.n	8006bb6 <HAL_GPIO_Init+0xd2>
 8006e1c:	4770      	bx	lr
 8006e1e:	f04f 0c04 	mov.w	ip, #4
 8006e22:	fa0c f707 	lsl.w	r7, ip, r7
 8006e26:	433e      	orrs	r6, r7
 8006e28:	e6c5      	b.n	8006bb6 <HAL_GPIO_Init+0xd2>
        temp = GPIOx->PUPDR;
 8006e2a:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006e2e:	688b      	ldr	r3, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006e30:	ea08 0806 	and.w	r8, r8, r6
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006e34:	fa03 fc04 	lsl.w	ip, r3, r4
 8006e38:	ea4c 0c08 	orr.w	ip, ip, r8
        GPIOx->PUPDR = temp;
 8006e3c:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006e40:	e67a      	b.n	8006b38 <HAL_GPIO_Init+0x54>
 8006e42:	bf00      	nop
 8006e44:	40021000 	.word	0x40021000
 8006e48:	48000400 	.word	0x48000400
 8006e4c:	48000800 	.word	0x48000800
 8006e50:	40010400 	.word	0x40010400
 8006e54:	48000c00 	.word	0x48000c00
 8006e58:	48001000 	.word	0x48001000
 8006e5c:	48001400 	.word	0x48001400

08006e60 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006e60:	b10a      	cbz	r2, 8006e66 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006e62:	6181      	str	r1, [r0, #24]
 8006e64:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006e66:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 8006e68:	4770      	bx	lr
 8006e6a:	bf00      	nop

08006e6c <HAL_PWREx_ControlVoltageScaling>:
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006e6c:	4a35      	ldr	r2, [pc, #212]	@ (8006f44 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 8006e6e:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006e70:	b960      	cbnz	r0, 8006e8c <HAL_PWREx_ControlVoltageScaling+0x20>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006e72:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006e76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006e7a:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006e7e:	d01b      	beq.n	8006eb8 <HAL_PWREx_ControlVoltageScaling+0x4c>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006e80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006e84:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006e88:	2000      	movs	r0, #0
}
 8006e8a:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006e8c:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8006e90:	d006      	beq.n	8006ea0 <HAL_PWREx_ControlVoltageScaling+0x34>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006e92:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006e96:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006e9a:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8006e9c:	2000      	movs	r0, #0
}
 8006e9e:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006ea0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006ea4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006ea8:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006eac:	d029      	beq.n	8006f02 <HAL_PWREx_ControlVoltageScaling+0x96>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006eae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006eb2:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006eb6:	e7f1      	b.n	8006e9c <HAL_PWREx_ControlVoltageScaling+0x30>
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006eb8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ebc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006ec0:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006ec2:	4821      	ldr	r0, [pc, #132]	@ (8006f48 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8006ec4:	4921      	ldr	r1, [pc, #132]	@ (8006f4c <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006ec6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006eca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006ece:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006ed0:	6803      	ldr	r3, [r0, #0]
 8006ed2:	2032      	movs	r0, #50	@ 0x32
 8006ed4:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006ed8:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006eda:	fba1 1303 	umull	r1, r3, r1, r3
 8006ede:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006ee0:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006ee2:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006ee6:	d506      	bpl.n	8006ef6 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8006ee8:	e000      	b.n	8006eec <HAL_PWREx_ControlVoltageScaling+0x80>
 8006eea:	b123      	cbz	r3, 8006ef6 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8006eec:	6951      	ldr	r1, [r2, #20]
 8006eee:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8006ef0:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006ef4:	d4f9      	bmi.n	8006eea <HAL_PWREx_ControlVoltageScaling+0x7e>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006ef6:	4b13      	ldr	r3, [pc, #76]	@ (8006f44 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 8006ef8:	695b      	ldr	r3, [r3, #20]
 8006efa:	055b      	lsls	r3, r3, #21
 8006efc:	d5ce      	bpl.n	8006e9c <HAL_PWREx_ControlVoltageScaling+0x30>
        return HAL_TIMEOUT;
 8006efe:	2003      	movs	r0, #3
 8006f00:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006f02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f06:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006f0a:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006f0c:	480e      	ldr	r0, [pc, #56]	@ (8006f48 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8006f0e:	490f      	ldr	r1, [pc, #60]	@ (8006f4c <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006f10:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006f14:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006f18:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006f1a:	6803      	ldr	r3, [r0, #0]
 8006f1c:	2032      	movs	r0, #50	@ 0x32
 8006f1e:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006f22:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006f24:	fba1 1303 	umull	r1, r3, r1, r3
 8006f28:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006f2a:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006f2c:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006f30:	d5e1      	bpl.n	8006ef6 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8006f32:	e001      	b.n	8006f38 <HAL_PWREx_ControlVoltageScaling+0xcc>
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d0de      	beq.n	8006ef6 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8006f38:	6951      	ldr	r1, [r2, #20]
 8006f3a:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8006f3c:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006f40:	d5d9      	bpl.n	8006ef6 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8006f42:	e7f7      	b.n	8006f34 <HAL_PWREx_ControlVoltageScaling+0xc8>
 8006f44:	40007000 	.word	0x40007000
 8006f48:	200004e0 	.word	0x200004e0
 8006f4c:	431bde83 	.word	0x431bde83

08006f50 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006f50:	4a02      	ldr	r2, [pc, #8]	@ (8006f5c <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8006f52:	6893      	ldr	r3, [r2, #8]
 8006f54:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006f58:	6093      	str	r3, [r2, #8]
}
 8006f5a:	4770      	bx	lr
 8006f5c:	40007000 	.word	0x40007000

08006f60 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006f60:	2800      	cmp	r0, #0
 8006f62:	f000 81bd 	beq.w	80072e0 <HAL_RCC_OscConfig+0x380>
{
 8006f66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006f6a:	6803      	ldr	r3, [r0, #0]
 8006f6c:	07d9      	lsls	r1, r3, #31
{
 8006f6e:	b082      	sub	sp, #8
 8006f70:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006f72:	d512      	bpl.n	8006f9a <HAL_RCC_OscConfig+0x3a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006f74:	49a6      	ldr	r1, [pc, #664]	@ (8007210 <HAL_RCC_OscConfig+0x2b0>)
 8006f76:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006f78:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006f7a:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006f7e:	2a0c      	cmp	r2, #12
 8006f80:	f000 80d0 	beq.w	8007124 <HAL_RCC_OscConfig+0x1c4>
 8006f84:	2a08      	cmp	r2, #8
 8006f86:	f040 80d2 	bne.w	800712e <HAL_RCC_OscConfig+0x1ce>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f8a:	4aa1      	ldr	r2, [pc, #644]	@ (8007210 <HAL_RCC_OscConfig+0x2b0>)
 8006f8c:	6812      	ldr	r2, [r2, #0]
 8006f8e:	0392      	lsls	r2, r2, #14
 8006f90:	d503      	bpl.n	8006f9a <HAL_RCC_OscConfig+0x3a>
 8006f92:	6862      	ldr	r2, [r4, #4]
 8006f94:	2a00      	cmp	r2, #0
 8006f96:	f000 8137 	beq.w	8007208 <HAL_RCC_OscConfig+0x2a8>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006f9a:	079a      	lsls	r2, r3, #30
 8006f9c:	d522      	bpl.n	8006fe4 <HAL_RCC_OscConfig+0x84>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006f9e:	4a9c      	ldr	r2, [pc, #624]	@ (8007210 <HAL_RCC_OscConfig+0x2b0>)
 8006fa0:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006fa2:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006fa4:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006fa8:	2b0c      	cmp	r3, #12
 8006faa:	f000 80f8 	beq.w	800719e <HAL_RCC_OscConfig+0x23e>
 8006fae:	2b04      	cmp	r3, #4
 8006fb0:	f040 80fa 	bne.w	80071a8 <HAL_RCC_OscConfig+0x248>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006fb4:	4b96      	ldr	r3, [pc, #600]	@ (8007210 <HAL_RCC_OscConfig+0x2b0>)
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	055b      	lsls	r3, r3, #21
 8006fba:	d503      	bpl.n	8006fc4 <HAL_RCC_OscConfig+0x64>
 8006fbc:	68e3      	ldr	r3, [r4, #12]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	f000 8122 	beq.w	8007208 <HAL_RCC_OscConfig+0x2a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006fc4:	4a92      	ldr	r2, [pc, #584]	@ (8007210 <HAL_RCC_OscConfig+0x2b0>)
 8006fc6:	6920      	ldr	r0, [r4, #16]
 8006fc8:	6853      	ldr	r3, [r2, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006fca:	4992      	ldr	r1, [pc, #584]	@ (8007214 <HAL_RCC_OscConfig+0x2b4>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006fcc:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8006fd0:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8006fd4:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006fd6:	6808      	ldr	r0, [r1, #0]
 8006fd8:	f7fd fee6 	bl	8004da8 <HAL_InitTick>
 8006fdc:	2800      	cmp	r0, #0
 8006fde:	f040 8113 	bne.w	8007208 <HAL_RCC_OscConfig+0x2a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006fe2:	6823      	ldr	r3, [r4, #0]
 8006fe4:	071a      	lsls	r2, r3, #28
 8006fe6:	d519      	bpl.n	800701c <HAL_RCC_OscConfig+0xbc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006fe8:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006fea:	4d89      	ldr	r5, [pc, #548]	@ (8007210 <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	f000 80c2 	beq.w	8007176 <HAL_RCC_OscConfig+0x216>
      __HAL_RCC_LSI_ENABLE();
 8006ff2:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8006ff6:	f043 0301 	orr.w	r3, r3, #1
 8006ffa:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ffe:	f7fd ff1d 	bl	8004e3c <HAL_GetTick>
 8007002:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007004:	e005      	b.n	8007012 <HAL_RCC_OscConfig+0xb2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007006:	f7fd ff19 	bl	8004e3c <HAL_GetTick>
 800700a:	1b80      	subs	r0, r0, r6
 800700c:	2802      	cmp	r0, #2
 800700e:	f200 8117 	bhi.w	8007240 <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007012:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8007016:	079b      	lsls	r3, r3, #30
 8007018:	d5f5      	bpl.n	8007006 <HAL_RCC_OscConfig+0xa6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800701a:	6823      	ldr	r3, [r4, #0]
 800701c:	075d      	lsls	r5, r3, #29
 800701e:	d541      	bpl.n	80070a4 <HAL_RCC_OscConfig+0x144>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007020:	4b7b      	ldr	r3, [pc, #492]	@ (8007210 <HAL_RCC_OscConfig+0x2b0>)
 8007022:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007024:	00d0      	lsls	r0, r2, #3
 8007026:	f100 810f 	bmi.w	8007248 <HAL_RCC_OscConfig+0x2e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800702a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800702c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8007030:	659a      	str	r2, [r3, #88]	@ 0x58
 8007032:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007034:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007038:	9301      	str	r3, [sp, #4]
 800703a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800703c:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800703e:	4e76      	ldr	r6, [pc, #472]	@ (8007218 <HAL_RCC_OscConfig+0x2b8>)
 8007040:	6833      	ldr	r3, [r6, #0]
 8007042:	05d9      	lsls	r1, r3, #23
 8007044:	f140 812e 	bpl.w	80072a4 <HAL_RCC_OscConfig+0x344>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007048:	68a3      	ldr	r3, [r4, #8]
 800704a:	2b01      	cmp	r3, #1
 800704c:	f000 80fe 	beq.w	800724c <HAL_RCC_OscConfig+0x2ec>
 8007050:	2b05      	cmp	r3, #5
 8007052:	f000 8184 	beq.w	800735e <HAL_RCC_OscConfig+0x3fe>
 8007056:	4e6e      	ldr	r6, [pc, #440]	@ (8007210 <HAL_RCC_OscConfig+0x2b0>)
 8007058:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 800705c:	f022 0201 	bic.w	r2, r2, #1
 8007060:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90
 8007064:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 8007068:	f022 0204 	bic.w	r2, r2, #4
 800706c:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007070:	2b00      	cmp	r3, #0
 8007072:	f040 80f2 	bne.w	800725a <HAL_RCC_OscConfig+0x2fa>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007076:	f7fd fee1 	bl	8004e3c <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800707a:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 800707e:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007080:	e005      	b.n	800708e <HAL_RCC_OscConfig+0x12e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007082:	f7fd fedb 	bl	8004e3c <HAL_GetTick>
 8007086:	1bc0      	subs	r0, r0, r7
 8007088:	4540      	cmp	r0, r8
 800708a:	f200 80d9 	bhi.w	8007240 <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800708e:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 8007092:	0799      	lsls	r1, r3, #30
 8007094:	d4f5      	bmi.n	8007082 <HAL_RCC_OscConfig+0x122>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007096:	b125      	cbz	r5, 80070a2 <HAL_RCC_OscConfig+0x142>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007098:	4a5d      	ldr	r2, [pc, #372]	@ (8007210 <HAL_RCC_OscConfig+0x2b0>)
 800709a:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800709c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80070a0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80070a2:	6823      	ldr	r3, [r4, #0]
 80070a4:	069a      	lsls	r2, r3, #26
 80070a6:	d518      	bpl.n	80070da <HAL_RCC_OscConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80070a8:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80070aa:	4d59      	ldr	r5, [pc, #356]	@ (8007210 <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	f000 80e5 	beq.w	800727c <HAL_RCC_OscConfig+0x31c>
      __HAL_RCC_HSI48_ENABLE();
 80070b2:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 80070b6:	f043 0301 	orr.w	r3, r3, #1
 80070ba:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070be:	f7fd febd 	bl	8004e3c <HAL_GetTick>
 80070c2:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80070c4:	e005      	b.n	80070d2 <HAL_RCC_OscConfig+0x172>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80070c6:	f7fd feb9 	bl	8004e3c <HAL_GetTick>
 80070ca:	1b80      	subs	r0, r0, r6
 80070cc:	2802      	cmp	r0, #2
 80070ce:	f200 80b7 	bhi.w	8007240 <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80070d2:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 80070d6:	079b      	lsls	r3, r3, #30
 80070d8:	d5f5      	bpl.n	80070c6 <HAL_RCC_OscConfig+0x166>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80070da:	69e3      	ldr	r3, [r4, #28]
 80070dc:	b1f3      	cbz	r3, 800711c <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80070de:	4d4c      	ldr	r5, [pc, #304]	@ (8007210 <HAL_RCC_OscConfig+0x2b0>)
 80070e0:	68aa      	ldr	r2, [r5, #8]
 80070e2:	f002 020c 	and.w	r2, r2, #12
 80070e6:	2a0c      	cmp	r2, #12
 80070e8:	f000 8147 	beq.w	800737a <HAL_RCC_OscConfig+0x41a>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80070ec:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80070ee:	682b      	ldr	r3, [r5, #0]
 80070f0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80070f4:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80070f6:	f000 80f5 	beq.w	80072e4 <HAL_RCC_OscConfig+0x384>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070fa:	f7fd fe9f 	bl	8004e3c <HAL_GetTick>
 80070fe:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007100:	e005      	b.n	800710e <HAL_RCC_OscConfig+0x1ae>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007102:	f7fd fe9b 	bl	8004e3c <HAL_GetTick>
 8007106:	1b00      	subs	r0, r0, r4
 8007108:	2802      	cmp	r0, #2
 800710a:	f200 8099 	bhi.w	8007240 <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800710e:	682b      	ldr	r3, [r5, #0]
 8007110:	019b      	lsls	r3, r3, #6
 8007112:	d4f6      	bmi.n	8007102 <HAL_RCC_OscConfig+0x1a2>
            return HAL_TIMEOUT;
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8007114:	68ea      	ldr	r2, [r5, #12]
 8007116:	4b41      	ldr	r3, [pc, #260]	@ (800721c <HAL_RCC_OscConfig+0x2bc>)
 8007118:	4013      	ands	r3, r2
 800711a:	60eb      	str	r3, [r5, #12]
      }
    }
  }
  }

  return HAL_OK;
 800711c:	2000      	movs	r0, #0
}
 800711e:	b002      	add	sp, #8
 8007120:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007124:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8007128:	2903      	cmp	r1, #3
 800712a:	f43f af2e 	beq.w	8006f8a <HAL_RCC_OscConfig+0x2a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800712e:	6863      	ldr	r3, [r4, #4]
 8007130:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007134:	d055      	beq.n	80071e2 <HAL_RCC_OscConfig+0x282>
 8007136:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800713a:	f000 80c4 	beq.w	80072c6 <HAL_RCC_OscConfig+0x366>
 800713e:	4d34      	ldr	r5, [pc, #208]	@ (8007210 <HAL_RCC_OscConfig+0x2b0>)
 8007140:	682a      	ldr	r2, [r5, #0]
 8007142:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8007146:	602a      	str	r2, [r5, #0]
 8007148:	682a      	ldr	r2, [r5, #0]
 800714a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800714e:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007150:	2b00      	cmp	r3, #0
 8007152:	d14b      	bne.n	80071ec <HAL_RCC_OscConfig+0x28c>
        tickstart = HAL_GetTick();
 8007154:	f7fd fe72 	bl	8004e3c <HAL_GetTick>
 8007158:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800715a:	e004      	b.n	8007166 <HAL_RCC_OscConfig+0x206>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800715c:	f7fd fe6e 	bl	8004e3c <HAL_GetTick>
 8007160:	1b80      	subs	r0, r0, r6
 8007162:	2864      	cmp	r0, #100	@ 0x64
 8007164:	d86c      	bhi.n	8007240 <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007166:	682b      	ldr	r3, [r5, #0]
 8007168:	0399      	lsls	r1, r3, #14
 800716a:	d4f7      	bmi.n	800715c <HAL_RCC_OscConfig+0x1fc>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800716c:	6823      	ldr	r3, [r4, #0]
 800716e:	079a      	lsls	r2, r3, #30
 8007170:	f57f af38 	bpl.w	8006fe4 <HAL_RCC_OscConfig+0x84>
 8007174:	e713      	b.n	8006f9e <HAL_RCC_OscConfig+0x3e>
      __HAL_RCC_LSI_DISABLE();
 8007176:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 800717a:	f023 0301 	bic.w	r3, r3, #1
 800717e:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8007182:	f7fd fe5b 	bl	8004e3c <HAL_GetTick>
 8007186:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007188:	e004      	b.n	8007194 <HAL_RCC_OscConfig+0x234>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800718a:	f7fd fe57 	bl	8004e3c <HAL_GetTick>
 800718e:	1b80      	subs	r0, r0, r6
 8007190:	2802      	cmp	r0, #2
 8007192:	d855      	bhi.n	8007240 <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007194:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8007198:	079f      	lsls	r7, r3, #30
 800719a:	d4f6      	bmi.n	800718a <HAL_RCC_OscConfig+0x22a>
 800719c:	e73d      	b.n	800701a <HAL_RCC_OscConfig+0xba>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800719e:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80071a2:	2a02      	cmp	r2, #2
 80071a4:	f43f af06 	beq.w	8006fb4 <HAL_RCC_OscConfig+0x54>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80071a8:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 80071aa:	4d19      	ldr	r5, [pc, #100]	@ (8007210 <HAL_RCC_OscConfig+0x2b0>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d037      	beq.n	8007220 <HAL_RCC_OscConfig+0x2c0>
        __HAL_RCC_HSI_ENABLE();
 80071b0:	682b      	ldr	r3, [r5, #0]
 80071b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80071b6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80071b8:	f7fd fe40 	bl	8004e3c <HAL_GetTick>
 80071bc:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80071be:	e004      	b.n	80071ca <HAL_RCC_OscConfig+0x26a>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80071c0:	f7fd fe3c 	bl	8004e3c <HAL_GetTick>
 80071c4:	1b80      	subs	r0, r0, r6
 80071c6:	2802      	cmp	r0, #2
 80071c8:	d83a      	bhi.n	8007240 <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80071ca:	682b      	ldr	r3, [r5, #0]
 80071cc:	055f      	lsls	r7, r3, #21
 80071ce:	d5f7      	bpl.n	80071c0 <HAL_RCC_OscConfig+0x260>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80071d0:	686b      	ldr	r3, [r5, #4]
 80071d2:	6922      	ldr	r2, [r4, #16]
 80071d4:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80071d8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80071dc:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80071de:	6823      	ldr	r3, [r4, #0]
 80071e0:	e700      	b.n	8006fe4 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80071e2:	4a0b      	ldr	r2, [pc, #44]	@ (8007210 <HAL_RCC_OscConfig+0x2b0>)
 80071e4:	6813      	ldr	r3, [r2, #0]
 80071e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80071ea:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80071ec:	f7fd fe26 	bl	8004e3c <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80071f0:	4e07      	ldr	r6, [pc, #28]	@ (8007210 <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 80071f2:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80071f4:	e004      	b.n	8007200 <HAL_RCC_OscConfig+0x2a0>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80071f6:	f7fd fe21 	bl	8004e3c <HAL_GetTick>
 80071fa:	1b40      	subs	r0, r0, r5
 80071fc:	2864      	cmp	r0, #100	@ 0x64
 80071fe:	d81f      	bhi.n	8007240 <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007200:	6833      	ldr	r3, [r6, #0]
 8007202:	039f      	lsls	r7, r3, #14
 8007204:	d5f7      	bpl.n	80071f6 <HAL_RCC_OscConfig+0x296>
 8007206:	e7b1      	b.n	800716c <HAL_RCC_OscConfig+0x20c>
    return HAL_ERROR;
 8007208:	2001      	movs	r0, #1
}
 800720a:	b002      	add	sp, #8
 800720c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007210:	40021000 	.word	0x40021000
 8007214:	200004e8 	.word	0x200004e8
 8007218:	40007000 	.word	0x40007000
 800721c:	feeefffc 	.word	0xfeeefffc
        __HAL_RCC_HSI_DISABLE();
 8007220:	682b      	ldr	r3, [r5, #0]
 8007222:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007226:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8007228:	f7fd fe08 	bl	8004e3c <HAL_GetTick>
 800722c:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800722e:	682b      	ldr	r3, [r5, #0]
 8007230:	0559      	lsls	r1, r3, #21
 8007232:	f57f aed6 	bpl.w	8006fe2 <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007236:	f7fd fe01 	bl	8004e3c <HAL_GetTick>
 800723a:	1b80      	subs	r0, r0, r6
 800723c:	2802      	cmp	r0, #2
 800723e:	d9f6      	bls.n	800722e <HAL_RCC_OscConfig+0x2ce>
            return HAL_TIMEOUT;
 8007240:	2003      	movs	r0, #3
}
 8007242:	b002      	add	sp, #8
 8007244:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 8007248:	2500      	movs	r5, #0
 800724a:	e6f8      	b.n	800703e <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800724c:	4a65      	ldr	r2, [pc, #404]	@ (80073e4 <HAL_RCC_OscConfig+0x484>)
 800724e:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8007252:	f043 0301 	orr.w	r3, r3, #1
 8007256:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      tickstart = HAL_GetTick();
 800725a:	f7fd fdef 	bl	8004e3c <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800725e:	4f61      	ldr	r7, [pc, #388]	@ (80073e4 <HAL_RCC_OscConfig+0x484>)
      tickstart = HAL_GetTick();
 8007260:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007262:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007266:	e004      	b.n	8007272 <HAL_RCC_OscConfig+0x312>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007268:	f7fd fde8 	bl	8004e3c <HAL_GetTick>
 800726c:	1b80      	subs	r0, r0, r6
 800726e:	4540      	cmp	r0, r8
 8007270:	d8e6      	bhi.n	8007240 <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007272:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007276:	079b      	lsls	r3, r3, #30
 8007278:	d5f6      	bpl.n	8007268 <HAL_RCC_OscConfig+0x308>
 800727a:	e70c      	b.n	8007096 <HAL_RCC_OscConfig+0x136>
      __HAL_RCC_HSI48_DISABLE();
 800727c:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8007280:	f023 0301 	bic.w	r3, r3, #1
 8007284:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8007288:	f7fd fdd8 	bl	8004e3c <HAL_GetTick>
 800728c:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800728e:	e004      	b.n	800729a <HAL_RCC_OscConfig+0x33a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007290:	f7fd fdd4 	bl	8004e3c <HAL_GetTick>
 8007294:	1b80      	subs	r0, r0, r6
 8007296:	2802      	cmp	r0, #2
 8007298:	d8d2      	bhi.n	8007240 <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800729a:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 800729e:	079f      	lsls	r7, r3, #30
 80072a0:	d4f6      	bmi.n	8007290 <HAL_RCC_OscConfig+0x330>
 80072a2:	e71a      	b.n	80070da <HAL_RCC_OscConfig+0x17a>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80072a4:	6833      	ldr	r3, [r6, #0]
 80072a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80072aa:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80072ac:	f7fd fdc6 	bl	8004e3c <HAL_GetTick>
 80072b0:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80072b2:	6833      	ldr	r3, [r6, #0]
 80072b4:	05da      	lsls	r2, r3, #23
 80072b6:	f53f aec7 	bmi.w	8007048 <HAL_RCC_OscConfig+0xe8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80072ba:	f7fd fdbf 	bl	8004e3c <HAL_GetTick>
 80072be:	1bc0      	subs	r0, r0, r7
 80072c0:	2802      	cmp	r0, #2
 80072c2:	d9f6      	bls.n	80072b2 <HAL_RCC_OscConfig+0x352>
 80072c4:	e7bc      	b.n	8007240 <HAL_RCC_OscConfig+0x2e0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80072c6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80072ca:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 80072ce:	681a      	ldr	r2, [r3, #0]
 80072d0:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80072d4:	601a      	str	r2, [r3, #0]
 80072d6:	681a      	ldr	r2, [r3, #0]
 80072d8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80072dc:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80072de:	e785      	b.n	80071ec <HAL_RCC_OscConfig+0x28c>
    return HAL_ERROR;
 80072e0:	2001      	movs	r0, #1
}
 80072e2:	4770      	bx	lr
        tickstart = HAL_GetTick();
 80072e4:	f7fd fdaa 	bl	8004e3c <HAL_GetTick>
 80072e8:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80072ea:	e004      	b.n	80072f6 <HAL_RCC_OscConfig+0x396>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072ec:	f7fd fda6 	bl	8004e3c <HAL_GetTick>
 80072f0:	1b80      	subs	r0, r0, r6
 80072f2:	2802      	cmp	r0, #2
 80072f4:	d8a4      	bhi.n	8007240 <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80072f6:	682b      	ldr	r3, [r5, #0]
 80072f8:	0199      	lsls	r1, r3, #6
 80072fa:	d4f7      	bmi.n	80072ec <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80072fc:	68e9      	ldr	r1, [r5, #12]
 80072fe:	4b3a      	ldr	r3, [pc, #232]	@ (80073e8 <HAL_RCC_OscConfig+0x488>)
 8007300:	6a22      	ldr	r2, [r4, #32]
 8007302:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8007304:	400b      	ands	r3, r1
 8007306:	4313      	orrs	r3, r2
 8007308:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	@ 0x28
 800730c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007310:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 8007314:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	@ 0x30
 8007318:	3801      	subs	r0, #1
 800731a:	0849      	lsrs	r1, r1, #1
 800731c:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8007320:	3901      	subs	r1, #1
 8007322:	0852      	lsrs	r2, r2, #1
 8007324:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8007328:	3a01      	subs	r2, #1
 800732a:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 800732e:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8007330:	682b      	ldr	r3, [r5, #0]
 8007332:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007336:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007338:	68eb      	ldr	r3, [r5, #12]
 800733a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800733e:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8007340:	f7fd fd7c 	bl	8004e3c <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007344:	4d27      	ldr	r5, [pc, #156]	@ (80073e4 <HAL_RCC_OscConfig+0x484>)
        tickstart = HAL_GetTick();
 8007346:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007348:	e005      	b.n	8007356 <HAL_RCC_OscConfig+0x3f6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800734a:	f7fd fd77 	bl	8004e3c <HAL_GetTick>
 800734e:	1b00      	subs	r0, r0, r4
 8007350:	2802      	cmp	r0, #2
 8007352:	f63f af75 	bhi.w	8007240 <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007356:	682b      	ldr	r3, [r5, #0]
 8007358:	019a      	lsls	r2, r3, #6
 800735a:	d5f6      	bpl.n	800734a <HAL_RCC_OscConfig+0x3ea>
 800735c:	e6de      	b.n	800711c <HAL_RCC_OscConfig+0x1bc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800735e:	4b21      	ldr	r3, [pc, #132]	@ (80073e4 <HAL_RCC_OscConfig+0x484>)
 8007360:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8007364:	f042 0204 	orr.w	r2, r2, #4
 8007368:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 800736c:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8007370:	f042 0201 	orr.w	r2, r2, #1
 8007374:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007378:	e76f      	b.n	800725a <HAL_RCC_OscConfig+0x2fa>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800737a:	2b01      	cmp	r3, #1
 800737c:	f43f af44 	beq.w	8007208 <HAL_RCC_OscConfig+0x2a8>
      temp_pllckcfg = RCC->PLLCFGR;
 8007380:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007382:	6a22      	ldr	r2, [r4, #32]
 8007384:	f003 0103 	and.w	r1, r3, #3
 8007388:	4291      	cmp	r1, r2
 800738a:	f47f af3d 	bne.w	8007208 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800738e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007390:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007394:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007396:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 800739a:	f47f af35 	bne.w	8007208 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800739e:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80073a0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80073a4:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80073a8:	f47f af2e 	bne.w	8007208 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80073ac:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80073ae:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80073b2:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 80073b6:	f47f af27 	bne.w	8007208 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80073ba:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80073bc:	0852      	lsrs	r2, r2, #1
 80073be:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 80073c2:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80073c4:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80073c8:	f47f af1e 	bne.w	8007208 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80073cc:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80073ce:	0852      	lsrs	r2, r2, #1
 80073d0:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 80073d4:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80073d6:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 80073da:	bf14      	ite	ne
 80073dc:	2001      	movne	r0, #1
 80073de:	2000      	moveq	r0, #0
 80073e0:	e69d      	b.n	800711e <HAL_RCC_OscConfig+0x1be>
 80073e2:	bf00      	nop
 80073e4:	40021000 	.word	0x40021000
 80073e8:	019f800c 	.word	0x019f800c

080073ec <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80073ec:	4b18      	ldr	r3, [pc, #96]	@ (8007450 <HAL_RCC_GetSysClockFreq+0x64>)
 80073ee:	689a      	ldr	r2, [r3, #8]
 80073f0:	f002 020c 	and.w	r2, r2, #12
 80073f4:	2a04      	cmp	r2, #4
 80073f6:	d026      	beq.n	8007446 <HAL_RCC_GetSysClockFreq+0x5a>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80073f8:	689a      	ldr	r2, [r3, #8]
 80073fa:	f002 020c 	and.w	r2, r2, #12
 80073fe:	2a08      	cmp	r2, #8
 8007400:	d023      	beq.n	800744a <HAL_RCC_GetSysClockFreq+0x5e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007402:	689a      	ldr	r2, [r3, #8]
 8007404:	f002 020c 	and.w	r2, r2, #12
 8007408:	2a0c      	cmp	r2, #12
 800740a:	d001      	beq.n	8007410 <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 800740c:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 800740e:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007410:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007412:	68da      	ldr	r2, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007414:	68d8      	ldr	r0, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007416:	f001 0103 	and.w	r1, r1, #3
    switch (pllsource)
 800741a:	2903      	cmp	r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800741c:	f3c2 1203 	ubfx	r2, r2, #4, #4
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007420:	f3c0 2006 	ubfx	r0, r0, #8, #7
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007424:	bf0c      	ite	eq
 8007426:	4b0b      	ldreq	r3, [pc, #44]	@ (8007454 <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007428:	4b0b      	ldrne	r3, [pc, #44]	@ (8007458 <HAL_RCC_GetSysClockFreq+0x6c>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800742a:	3201      	adds	r2, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800742c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007430:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007434:	4b06      	ldr	r3, [pc, #24]	@ (8007450 <HAL_RCC_GetSysClockFreq+0x64>)
 8007436:	68db      	ldr	r3, [r3, #12]
 8007438:	f3c3 6341 	ubfx	r3, r3, #25, #2
 800743c:	3301      	adds	r3, #1
 800743e:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8007440:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 8007444:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8007446:	4804      	ldr	r0, [pc, #16]	@ (8007458 <HAL_RCC_GetSysClockFreq+0x6c>)
 8007448:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 800744a:	4802      	ldr	r0, [pc, #8]	@ (8007454 <HAL_RCC_GetSysClockFreq+0x68>)
 800744c:	4770      	bx	lr
 800744e:	bf00      	nop
 8007450:	40021000 	.word	0x40021000
 8007454:	016e3600 	.word	0x016e3600
 8007458:	00f42400 	.word	0x00f42400

0800745c <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 800745c:	2800      	cmp	r0, #0
 800745e:	f000 80ee 	beq.w	800763e <HAL_RCC_ClockConfig+0x1e2>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007462:	4a78      	ldr	r2, [pc, #480]	@ (8007644 <HAL_RCC_ClockConfig+0x1e8>)
{
 8007464:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007468:	6813      	ldr	r3, [r2, #0]
 800746a:	f003 030f 	and.w	r3, r3, #15
 800746e:	428b      	cmp	r3, r1
 8007470:	460d      	mov	r5, r1
 8007472:	4604      	mov	r4, r0
 8007474:	d20c      	bcs.n	8007490 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007476:	6813      	ldr	r3, [r2, #0]
 8007478:	f023 030f 	bic.w	r3, r3, #15
 800747c:	430b      	orrs	r3, r1
 800747e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007480:	6813      	ldr	r3, [r2, #0]
 8007482:	f003 030f 	and.w	r3, r3, #15
 8007486:	428b      	cmp	r3, r1
 8007488:	d002      	beq.n	8007490 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 800748a:	2001      	movs	r0, #1
}
 800748c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007490:	6823      	ldr	r3, [r4, #0]
 8007492:	07df      	lsls	r7, r3, #31
 8007494:	d569      	bpl.n	800756a <HAL_RCC_ClockConfig+0x10e>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007496:	6867      	ldr	r7, [r4, #4]
 8007498:	2f03      	cmp	r7, #3
 800749a:	f000 80a0 	beq.w	80075de <HAL_RCC_ClockConfig+0x182>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800749e:	4b6a      	ldr	r3, [pc, #424]	@ (8007648 <HAL_RCC_ClockConfig+0x1ec>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80074a0:	2f02      	cmp	r7, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80074a2:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80074a4:	f000 8097 	beq.w	80075d6 <HAL_RCC_ClockConfig+0x17a>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80074a8:	055b      	lsls	r3, r3, #21
 80074aa:	d5ee      	bpl.n	800748a <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 80074ac:	f7ff ff9e 	bl	80073ec <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 80074b0:	4b66      	ldr	r3, [pc, #408]	@ (800764c <HAL_RCC_ClockConfig+0x1f0>)
 80074b2:	4298      	cmp	r0, r3
 80074b4:	f240 80c0 	bls.w	8007638 <HAL_RCC_ClockConfig+0x1dc>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80074b8:	4a63      	ldr	r2, [pc, #396]	@ (8007648 <HAL_RCC_ClockConfig+0x1ec>)
 80074ba:	6893      	ldr	r3, [r2, #8]
 80074bc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80074c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074c4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80074c6:	f04f 0980 	mov.w	r9, #128	@ 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80074ca:	4e5f      	ldr	r6, [pc, #380]	@ (8007648 <HAL_RCC_ClockConfig+0x1ec>)
 80074cc:	68b3      	ldr	r3, [r6, #8]
 80074ce:	f023 0303 	bic.w	r3, r3, #3
 80074d2:	433b      	orrs	r3, r7
 80074d4:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80074d6:	f7fd fcb1 	bl	8004e3c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80074da:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 80074de:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80074e0:	e004      	b.n	80074ec <HAL_RCC_ClockConfig+0x90>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80074e2:	f7fd fcab 	bl	8004e3c <HAL_GetTick>
 80074e6:	1bc0      	subs	r0, r0, r7
 80074e8:	4540      	cmp	r0, r8
 80074ea:	d871      	bhi.n	80075d0 <HAL_RCC_ClockConfig+0x174>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80074ec:	68b3      	ldr	r3, [r6, #8]
 80074ee:	6862      	ldr	r2, [r4, #4]
 80074f0:	f003 030c 	and.w	r3, r3, #12
 80074f4:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80074f8:	d1f3      	bne.n	80074e2 <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80074fa:	6823      	ldr	r3, [r4, #0]
 80074fc:	079f      	lsls	r7, r3, #30
 80074fe:	d436      	bmi.n	800756e <HAL_RCC_ClockConfig+0x112>
    if(hpre == RCC_SYSCLK_DIV2)
 8007500:	f1b9 0f00 	cmp.w	r9, #0
 8007504:	d003      	beq.n	800750e <HAL_RCC_ClockConfig+0xb2>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007506:	68b3      	ldr	r3, [r6, #8]
 8007508:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800750c:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800750e:	4e4d      	ldr	r6, [pc, #308]	@ (8007644 <HAL_RCC_ClockConfig+0x1e8>)
 8007510:	6833      	ldr	r3, [r6, #0]
 8007512:	f003 030f 	and.w	r3, r3, #15
 8007516:	42ab      	cmp	r3, r5
 8007518:	d846      	bhi.n	80075a8 <HAL_RCC_ClockConfig+0x14c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800751a:	6823      	ldr	r3, [r4, #0]
 800751c:	075a      	lsls	r2, r3, #29
 800751e:	d506      	bpl.n	800752e <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007520:	4949      	ldr	r1, [pc, #292]	@ (8007648 <HAL_RCC_ClockConfig+0x1ec>)
 8007522:	68e0      	ldr	r0, [r4, #12]
 8007524:	688a      	ldr	r2, [r1, #8]
 8007526:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800752a:	4302      	orrs	r2, r0
 800752c:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800752e:	071b      	lsls	r3, r3, #28
 8007530:	d507      	bpl.n	8007542 <HAL_RCC_ClockConfig+0xe6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007532:	4a45      	ldr	r2, [pc, #276]	@ (8007648 <HAL_RCC_ClockConfig+0x1ec>)
 8007534:	6921      	ldr	r1, [r4, #16]
 8007536:	6893      	ldr	r3, [r2, #8]
 8007538:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 800753c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8007540:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007542:	f7ff ff53 	bl	80073ec <HAL_RCC_GetSysClockFreq>
 8007546:	4a40      	ldr	r2, [pc, #256]	@ (8007648 <HAL_RCC_ClockConfig+0x1ec>)
 8007548:	4c41      	ldr	r4, [pc, #260]	@ (8007650 <HAL_RCC_ClockConfig+0x1f4>)
 800754a:	6892      	ldr	r2, [r2, #8]
 800754c:	4941      	ldr	r1, [pc, #260]	@ (8007654 <HAL_RCC_ClockConfig+0x1f8>)
 800754e:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8007552:	4603      	mov	r3, r0
 8007554:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 8007556:	4840      	ldr	r0, [pc, #256]	@ (8007658 <HAL_RCC_ClockConfig+0x1fc>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007558:	f002 021f 	and.w	r2, r2, #31
 800755c:	40d3      	lsrs	r3, r2
 800755e:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 8007560:	6800      	ldr	r0, [r0, #0]
}
 8007562:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 8007566:	f7fd bc1f 	b.w	8004da8 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800756a:	079e      	lsls	r6, r3, #30
 800756c:	d5cf      	bpl.n	800750e <HAL_RCC_ClockConfig+0xb2>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800756e:	0758      	lsls	r0, r3, #29
 8007570:	d504      	bpl.n	800757c <HAL_RCC_ClockConfig+0x120>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007572:	4935      	ldr	r1, [pc, #212]	@ (8007648 <HAL_RCC_ClockConfig+0x1ec>)
 8007574:	688a      	ldr	r2, [r1, #8]
 8007576:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 800757a:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800757c:	0719      	lsls	r1, r3, #28
 800757e:	d506      	bpl.n	800758e <HAL_RCC_ClockConfig+0x132>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007580:	4a31      	ldr	r2, [pc, #196]	@ (8007648 <HAL_RCC_ClockConfig+0x1ec>)
 8007582:	6893      	ldr	r3, [r2, #8]
 8007584:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007588:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800758c:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800758e:	4a2e      	ldr	r2, [pc, #184]	@ (8007648 <HAL_RCC_ClockConfig+0x1ec>)
 8007590:	68a1      	ldr	r1, [r4, #8]
 8007592:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007594:	4e2b      	ldr	r6, [pc, #172]	@ (8007644 <HAL_RCC_ClockConfig+0x1e8>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007596:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800759a:	430b      	orrs	r3, r1
 800759c:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800759e:	6833      	ldr	r3, [r6, #0]
 80075a0:	f003 030f 	and.w	r3, r3, #15
 80075a4:	42ab      	cmp	r3, r5
 80075a6:	d9b8      	bls.n	800751a <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80075a8:	6833      	ldr	r3, [r6, #0]
 80075aa:	f023 030f 	bic.w	r3, r3, #15
 80075ae:	432b      	orrs	r3, r5
 80075b0:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80075b2:	f7fd fc43 	bl	8004e3c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80075b6:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 80075ba:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80075bc:	6833      	ldr	r3, [r6, #0]
 80075be:	f003 030f 	and.w	r3, r3, #15
 80075c2:	42ab      	cmp	r3, r5
 80075c4:	d0a9      	beq.n	800751a <HAL_RCC_ClockConfig+0xbe>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80075c6:	f7fd fc39 	bl	8004e3c <HAL_GetTick>
 80075ca:	1bc0      	subs	r0, r0, r7
 80075cc:	4540      	cmp	r0, r8
 80075ce:	d9f5      	bls.n	80075bc <HAL_RCC_ClockConfig+0x160>
        return HAL_TIMEOUT;
 80075d0:	2003      	movs	r0, #3
}
 80075d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80075d6:	039a      	lsls	r2, r3, #14
 80075d8:	f53f af68 	bmi.w	80074ac <HAL_RCC_ClockConfig+0x50>
 80075dc:	e755      	b.n	800748a <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80075de:	4a1a      	ldr	r2, [pc, #104]	@ (8007648 <HAL_RCC_ClockConfig+0x1ec>)
 80075e0:	6811      	ldr	r1, [r2, #0]
 80075e2:	0188      	lsls	r0, r1, #6
 80075e4:	f57f af51 	bpl.w	800748a <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80075e8:	68d0      	ldr	r0, [r2, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80075ea:	68d1      	ldr	r1, [r2, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80075ec:	68d2      	ldr	r2, [r2, #12]
      if(pllfreq > 80000000U)
 80075ee:	4e17      	ldr	r6, [pc, #92]	@ (800764c <HAL_RCC_ClockConfig+0x1f0>)
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80075f0:	f000 0003 	and.w	r0, r0, #3
  switch (pllsource)
 80075f4:	2803      	cmp	r0, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80075f6:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80075fa:	bf0c      	ite	eq
 80075fc:	4817      	ldreq	r0, [pc, #92]	@ (800765c <HAL_RCC_ClockConfig+0x200>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80075fe:	4818      	ldrne	r0, [pc, #96]	@ (8007660 <HAL_RCC_ClockConfig+0x204>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007600:	3101      	adds	r1, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007602:	fbb0 f1f1 	udiv	r1, r0, r1
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007606:	4810      	ldr	r0, [pc, #64]	@ (8007648 <HAL_RCC_ClockConfig+0x1ec>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007608:	f3c2 2206 	ubfx	r2, r2, #8, #7
 800760c:	fb01 f202 	mul.w	r2, r1, r2
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007610:	68c1      	ldr	r1, [r0, #12]
 8007612:	f3c1 6141 	ubfx	r1, r1, #25, #2
 8007616:	3101      	adds	r1, #1
 8007618:	0049      	lsls	r1, r1, #1
  sysclockfreq = pllvco/pllr;
 800761a:	fbb2 f2f1 	udiv	r2, r2, r1
      if(pllfreq > 80000000U)
 800761e:	42b2      	cmp	r2, r6
 8007620:	d90a      	bls.n	8007638 <HAL_RCC_ClockConfig+0x1dc>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007622:	6882      	ldr	r2, [r0, #8]
 8007624:	f012 0ff0 	tst.w	r2, #240	@ 0xf0
 8007628:	f43f af46 	beq.w	80074b8 <HAL_RCC_ClockConfig+0x5c>
 800762c:	0799      	lsls	r1, r3, #30
 800762e:	d503      	bpl.n	8007638 <HAL_RCC_ClockConfig+0x1dc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007630:	68a3      	ldr	r3, [r4, #8]
 8007632:	2b00      	cmp	r3, #0
 8007634:	f43f af40 	beq.w	80074b8 <HAL_RCC_ClockConfig+0x5c>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007638:	f04f 0900 	mov.w	r9, #0
 800763c:	e745      	b.n	80074ca <HAL_RCC_ClockConfig+0x6e>
    return HAL_ERROR;
 800763e:	2001      	movs	r0, #1
}
 8007640:	4770      	bx	lr
 8007642:	bf00      	nop
 8007644:	40022000 	.word	0x40022000
 8007648:	40021000 	.word	0x40021000
 800764c:	04c4b400 	.word	0x04c4b400
 8007650:	0800d958 	.word	0x0800d958
 8007654:	200004e0 	.word	0x200004e0
 8007658:	200004e8 	.word	0x200004e8
 800765c:	016e3600 	.word	0x016e3600
 8007660:	00f42400 	.word	0x00f42400

08007664 <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 8007664:	4b01      	ldr	r3, [pc, #4]	@ (800766c <HAL_RCC_GetHCLKFreq+0x8>)
}
 8007666:	6818      	ldr	r0, [r3, #0]
 8007668:	4770      	bx	lr
 800766a:	bf00      	nop
 800766c:	200004e0 	.word	0x200004e0

08007670 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007670:	4b05      	ldr	r3, [pc, #20]	@ (8007688 <HAL_RCC_GetPCLK1Freq+0x18>)
 8007672:	4a06      	ldr	r2, [pc, #24]	@ (800768c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8007674:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8007676:	4906      	ldr	r1, [pc, #24]	@ (8007690 <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007678:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800767c:	6808      	ldr	r0, [r1, #0]
 800767e:	5cd3      	ldrb	r3, [r2, r3]
 8007680:	f003 031f 	and.w	r3, r3, #31
}
 8007684:	40d8      	lsrs	r0, r3
 8007686:	4770      	bx	lr
 8007688:	40021000 	.word	0x40021000
 800768c:	0800d950 	.word	0x0800d950
 8007690:	200004e0 	.word	0x200004e0

08007694 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007694:	4b05      	ldr	r3, [pc, #20]	@ (80076ac <HAL_RCC_GetPCLK2Freq+0x18>)
 8007696:	4a06      	ldr	r2, [pc, #24]	@ (80076b0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8007698:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800769a:	4906      	ldr	r1, [pc, #24]	@ (80076b4 <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800769c:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80076a0:	6808      	ldr	r0, [r1, #0]
 80076a2:	5cd3      	ldrb	r3, [r2, r3]
 80076a4:	f003 031f 	and.w	r3, r3, #31
}
 80076a8:	40d8      	lsrs	r0, r3
 80076aa:	4770      	bx	lr
 80076ac:	40021000 	.word	0x40021000
 80076b0:	0800d950 	.word	0x0800d950
 80076b4:	200004e0 	.word	0x200004e0

080076b8 <HAL_RCC_EnableCSS>:
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 80076b8:	4a02      	ldr	r2, [pc, #8]	@ (80076c4 <HAL_RCC_EnableCSS+0xc>)
 80076ba:	6813      	ldr	r3, [r2, #0]
 80076bc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80076c0:	6013      	str	r3, [r2, #0]
}
 80076c2:	4770      	bx	lr
 80076c4:	40021000 	.word	0x40021000

080076c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80076c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80076cc:	6803      	ldr	r3, [r0, #0]
{
 80076ce:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80076d0:	f413 2000 	ands.w	r0, r3, #524288	@ 0x80000
{
 80076d4:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80076d6:	d041      	beq.n	800775c <HAL_RCCEx_PeriphCLKConfig+0x94>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80076d8:	4bab      	ldr	r3, [pc, #684]	@ (8007988 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80076da:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80076dc:	00d5      	lsls	r5, r2, #3
 80076de:	f140 8129 	bpl.w	8007934 <HAL_RCCEx_PeriphCLKConfig+0x26c>
    FlagStatus       pwrclkchanged = RESET;
 80076e2:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80076e4:	4da9      	ldr	r5, [pc, #676]	@ (800798c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80076e6:	682b      	ldr	r3, [r5, #0]
 80076e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80076ec:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80076ee:	f7fd fba5 	bl	8004e3c <HAL_GetTick>
 80076f2:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80076f4:	e004      	b.n	8007700 <HAL_RCCEx_PeriphCLKConfig+0x38>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80076f6:	f7fd fba1 	bl	8004e3c <HAL_GetTick>
 80076fa:	1b83      	subs	r3, r0, r6
 80076fc:	2b02      	cmp	r3, #2
 80076fe:	d828      	bhi.n	8007752 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007700:	682b      	ldr	r3, [r5, #0]
 8007702:	05d8      	lsls	r0, r3, #23
 8007704:	d5f7      	bpl.n	80076f6 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007706:	4da0      	ldr	r5, [pc, #640]	@ (8007988 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007708:	6d22      	ldr	r2, [r4, #80]	@ 0x50
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800770a:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800770e:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8007712:	f000 8159 	beq.w	80079c8 <HAL_RCCEx_PeriphCLKConfig+0x300>
 8007716:	4293      	cmp	r3, r2
 8007718:	f000 8156 	beq.w	80079c8 <HAL_RCCEx_PeriphCLKConfig+0x300>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800771c:	f8d5 1090 	ldr.w	r1, [r5, #144]	@ 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007720:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8007724:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007728:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800772c:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8007730:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007734:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007738:	f421 7340 	bic.w	r3, r1, #768	@ 0x300
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800773c:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 800773e:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007742:	f140 8141 	bpl.w	80079c8 <HAL_RCCEx_PeriphCLKConfig+0x300>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007746:	f7fd fb79 	bl	8004e3c <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800774a:	f241 3888 	movw	r8, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 800774e:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007750:	e135      	b.n	80079be <HAL_RCCEx_PeriphCLKConfig+0x2f6>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007752:	2003      	movs	r0, #3
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007754:	6823      	ldr	r3, [r4, #0]
    if(pwrclkchanged == SET)
 8007756:	2f00      	cmp	r7, #0
 8007758:	f040 80f7 	bne.w	800794a <HAL_RCCEx_PeriphCLKConfig+0x282>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800775c:	07dd      	lsls	r5, r3, #31
 800775e:	d508      	bpl.n	8007772 <HAL_RCCEx_PeriphCLKConfig+0xaa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007760:	4989      	ldr	r1, [pc, #548]	@ (8007988 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8007762:	6865      	ldr	r5, [r4, #4]
 8007764:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8007768:	f022 0203 	bic.w	r2, r2, #3
 800776c:	432a      	orrs	r2, r5
 800776e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007772:	0799      	lsls	r1, r3, #30
 8007774:	d508      	bpl.n	8007788 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007776:	4984      	ldr	r1, [pc, #528]	@ (8007988 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8007778:	68a5      	ldr	r5, [r4, #8]
 800777a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800777e:	f022 020c 	bic.w	r2, r2, #12
 8007782:	432a      	orrs	r2, r5
 8007784:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007788:	075a      	lsls	r2, r3, #29
 800778a:	d508      	bpl.n	800779e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800778c:	497e      	ldr	r1, [pc, #504]	@ (8007988 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 800778e:	68e5      	ldr	r5, [r4, #12]
 8007790:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8007794:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 8007798:	432a      	orrs	r2, r5
 800779a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800779e:	071f      	lsls	r7, r3, #28
 80077a0:	d508      	bpl.n	80077b4 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80077a2:	4979      	ldr	r1, [pc, #484]	@ (8007988 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80077a4:	6925      	ldr	r5, [r4, #16]
 80077a6:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80077aa:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 80077ae:	432a      	orrs	r2, r5
 80077b0:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80077b4:	06de      	lsls	r6, r3, #27
 80077b6:	d508      	bpl.n	80077ca <HAL_RCCEx_PeriphCLKConfig+0x102>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80077b8:	4973      	ldr	r1, [pc, #460]	@ (8007988 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80077ba:	6965      	ldr	r5, [r4, #20]
 80077bc:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80077c0:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80077c4:	432a      	orrs	r2, r5
 80077c6:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80077ca:	069d      	lsls	r5, r3, #26
 80077cc:	d508      	bpl.n	80077e0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80077ce:	496e      	ldr	r1, [pc, #440]	@ (8007988 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80077d0:	69a5      	ldr	r5, [r4, #24]
 80077d2:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80077d6:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80077da:	432a      	orrs	r2, r5
 80077dc:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80077e0:	0659      	lsls	r1, r3, #25
 80077e2:	d508      	bpl.n	80077f6 <HAL_RCCEx_PeriphCLKConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80077e4:	4968      	ldr	r1, [pc, #416]	@ (8007988 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80077e6:	69e5      	ldr	r5, [r4, #28]
 80077e8:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80077ec:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80077f0:	432a      	orrs	r2, r5
 80077f2:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80077f6:	061a      	lsls	r2, r3, #24
 80077f8:	d508      	bpl.n	800780c <HAL_RCCEx_PeriphCLKConfig+0x144>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80077fa:	4963      	ldr	r1, [pc, #396]	@ (8007988 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80077fc:	6a25      	ldr	r5, [r4, #32]
 80077fe:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8007802:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8007806:	432a      	orrs	r2, r5
 8007808:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800780c:	05df      	lsls	r7, r3, #23
 800780e:	d508      	bpl.n	8007822 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007810:	495d      	ldr	r1, [pc, #372]	@ (8007988 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8007812:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8007814:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8007818:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 800781c:	432a      	orrs	r2, r5
 800781e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007822:	039e      	lsls	r6, r3, #14
 8007824:	d508      	bpl.n	8007838 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007826:	4958      	ldr	r1, [pc, #352]	@ (8007988 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8007828:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 800782a:	f8d1 209c 	ldr.w	r2, [r1, #156]	@ 0x9c
 800782e:	f022 0203 	bic.w	r2, r2, #3
 8007832:	432a      	orrs	r2, r5
 8007834:	f8c1 209c 	str.w	r2, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007838:	059d      	lsls	r5, r3, #22
 800783a:	d508      	bpl.n	800784e <HAL_RCCEx_PeriphCLKConfig+0x186>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800783c:	4952      	ldr	r1, [pc, #328]	@ (8007988 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 800783e:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8007840:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8007844:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 8007848:	432a      	orrs	r2, r5
 800784a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800784e:	0559      	lsls	r1, r3, #21
 8007850:	d50b      	bpl.n	800786a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007852:	494d      	ldr	r1, [pc, #308]	@ (8007988 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8007854:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8007856:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800785a:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 800785e:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007860:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007864:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007868:	d075      	beq.n	8007956 <HAL_RCCEx_PeriphCLKConfig+0x28e>

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800786a:	051a      	lsls	r2, r3, #20
 800786c:	d50b      	bpl.n	8007886 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800786e:	4946      	ldr	r1, [pc, #280]	@ (8007988 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8007870:	6b65      	ldr	r5, [r4, #52]	@ 0x34
 8007872:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8007876:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 800787a:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800787c:	f5b5 0f80 	cmp.w	r5, #4194304	@ 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007880:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007884:	d06c      	beq.n	8007960 <HAL_RCCEx_PeriphCLKConfig+0x298>

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007886:	04df      	lsls	r7, r3, #19
 8007888:	d50b      	bpl.n	80078a2 <HAL_RCCEx_PeriphCLKConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800788a:	493f      	ldr	r1, [pc, #252]	@ (8007988 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 800788c:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 800788e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8007892:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8007896:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007898:	f1b5 7f80 	cmp.w	r5, #16777216	@ 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800789c:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80078a0:	d063      	beq.n	800796a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80078a2:	049e      	lsls	r6, r3, #18
 80078a4:	d50b      	bpl.n	80078be <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80078a6:	4938      	ldr	r1, [pc, #224]	@ (8007988 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80078a8:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 80078aa:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80078ae:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 80078b2:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80078b4:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80078b8:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80078bc:	d05a      	beq.n	8007974 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80078be:	045d      	lsls	r5, r3, #17
 80078c0:	d50b      	bpl.n	80078da <HAL_RCCEx_PeriphCLKConfig+0x212>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80078c2:	4931      	ldr	r1, [pc, #196]	@ (8007988 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80078c4:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 80078c6:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80078ca:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 80078ce:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80078d0:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80078d4:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80078d8:	d051      	beq.n	800797e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80078da:	0419      	lsls	r1, r3, #16
 80078dc:	d50b      	bpl.n	80078f6 <HAL_RCCEx_PeriphCLKConfig+0x22e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80078de:	492a      	ldr	r1, [pc, #168]	@ (8007988 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80078e0:	6c65      	ldr	r5, [r4, #68]	@ 0x44
 80078e2:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80078e6:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80078ea:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80078ec:	f1b5 5f80 	cmp.w	r5, #268435456	@ 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80078f0:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80078f4:	d04c      	beq.n	8007990 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80078f6:	03da      	lsls	r2, r3, #15
 80078f8:	d50b      	bpl.n	8007912 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80078fa:	4923      	ldr	r1, [pc, #140]	@ (8007988 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80078fc:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 80078fe:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8007902:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 8007906:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8007908:	f1b5 4f80 	cmp.w	r5, #1073741824	@ 0x40000000
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800790c:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8007910:	d043      	beq.n	800799a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007912:	035b      	lsls	r3, r3, #13
 8007914:	d50b      	bpl.n	800792e <HAL_RCCEx_PeriphCLKConfig+0x266>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007916:	4a1c      	ldr	r2, [pc, #112]	@ (8007988 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8007918:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 800791a:	f8d2 309c 	ldr.w	r3, [r2, #156]	@ 0x9c
 800791e:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8007922:	430b      	orrs	r3, r1

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8007924:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007928:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800792c:	d03a      	beq.n	80079a4 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  }

#endif /* QUADSPI */

  return status;
}
 800792e:	b002      	add	sp, #8
 8007930:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 8007934:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007936:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800793a:	659a      	str	r2, [r3, #88]	@ 0x58
 800793c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800793e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007942:	9301      	str	r3, [sp, #4]
 8007944:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8007946:	2701      	movs	r7, #1
 8007948:	e6cc      	b.n	80076e4 <HAL_RCCEx_PeriphCLKConfig+0x1c>
      __HAL_RCC_PWR_CLK_DISABLE();
 800794a:	490f      	ldr	r1, [pc, #60]	@ (8007988 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 800794c:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 800794e:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8007952:	658a      	str	r2, [r1, #88]	@ 0x58
 8007954:	e702      	b.n	800775c <HAL_RCCEx_PeriphCLKConfig+0x94>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007956:	68ca      	ldr	r2, [r1, #12]
 8007958:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800795c:	60ca      	str	r2, [r1, #12]
 800795e:	e784      	b.n	800786a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007960:	68ca      	ldr	r2, [r1, #12]
 8007962:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8007966:	60ca      	str	r2, [r1, #12]
 8007968:	e78d      	b.n	8007886 <HAL_RCCEx_PeriphCLKConfig+0x1be>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800796a:	68ca      	ldr	r2, [r1, #12]
 800796c:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8007970:	60ca      	str	r2, [r1, #12]
 8007972:	e796      	b.n	80078a2 <HAL_RCCEx_PeriphCLKConfig+0x1da>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007974:	68ca      	ldr	r2, [r1, #12]
 8007976:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800797a:	60ca      	str	r2, [r1, #12]
 800797c:	e79f      	b.n	80078be <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800797e:	68ca      	ldr	r2, [r1, #12]
 8007980:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8007984:	60ca      	str	r2, [r1, #12]
 8007986:	e7a8      	b.n	80078da <HAL_RCCEx_PeriphCLKConfig+0x212>
 8007988:	40021000 	.word	0x40021000
 800798c:	40007000 	.word	0x40007000
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007990:	68ca      	ldr	r2, [r1, #12]
 8007992:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8007996:	60ca      	str	r2, [r1, #12]
 8007998:	e7ad      	b.n	80078f6 <HAL_RCCEx_PeriphCLKConfig+0x22e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800799a:	68ca      	ldr	r2, [r1, #12]
 800799c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80079a0:	60ca      	str	r2, [r1, #12]
 80079a2:	e7b6      	b.n	8007912 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80079a4:	68d3      	ldr	r3, [r2, #12]
 80079a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80079aa:	60d3      	str	r3, [r2, #12]
}
 80079ac:	b002      	add	sp, #8
 80079ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80079b2:	f7fd fa43 	bl	8004e3c <HAL_GetTick>
 80079b6:	1b80      	subs	r0, r0, r6
 80079b8:	4540      	cmp	r0, r8
 80079ba:	f63f aeca 	bhi.w	8007752 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80079be:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 80079c2:	079b      	lsls	r3, r3, #30
 80079c4:	d5f5      	bpl.n	80079b2 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80079c6:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 80079c8:	4904      	ldr	r1, [pc, #16]	@ (80079dc <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80079ca:	f8d1 3090 	ldr.w	r3, [r1, #144]	@ 0x90
 80079ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80079d2:	4313      	orrs	r3, r2
 80079d4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80079d8:	2000      	movs	r0, #0
 80079da:	e6bb      	b.n	8007754 <HAL_RCCEx_PeriphCLKConfig+0x8c>
 80079dc:	40021000 	.word	0x40021000

080079e0 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079e0:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80079e2:	6a02      	ldr	r2, [r0, #32]
 80079e4:	f022 0201 	bic.w	r2, r2, #1
{
 80079e8:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80079ea:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079ec:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80079ee:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80079f0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80079f2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80079f6:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 80079fa:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80079fc:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80079fe:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8007a02:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007a04:	4d15      	ldr	r5, [pc, #84]	@ (8007a5c <TIM_OC1_SetConfig+0x7c>)
 8007a06:	42a8      	cmp	r0, r5
 8007a08:	d013      	beq.n	8007a32 <TIM_OC1_SetConfig+0x52>
 8007a0a:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8007a0e:	42a8      	cmp	r0, r5
 8007a10:	d00f      	beq.n	8007a32 <TIM_OC1_SetConfig+0x52>
 8007a12:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8007a16:	42a8      	cmp	r0, r5
 8007a18:	d00b      	beq.n	8007a32 <TIM_OC1_SetConfig+0x52>
 8007a1a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8007a1e:	42a8      	cmp	r0, r5
 8007a20:	d007      	beq.n	8007a32 <TIM_OC1_SetConfig+0x52>
 8007a22:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8007a26:	42a8      	cmp	r0, r5
 8007a28:	d003      	beq.n	8007a32 <TIM_OC1_SetConfig+0x52>
 8007a2a:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8007a2e:	42a8      	cmp	r0, r5
 8007a30:	d10d      	bne.n	8007a4e <TIM_OC1_SetConfig+0x6e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007a32:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8007a34:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8007a38:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007a3a:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007a3e:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8007a42:	ea46 0c05 	orr.w	ip, r6, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8007a46:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8007a4a:	ea4c 0404 	orr.w	r4, ip, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007a4e:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8007a50:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8007a52:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8007a54:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR1 = OC_Config->Pulse;
 8007a56:	6341      	str	r1, [r0, #52]	@ 0x34
  TIMx->CCER = tmpccer;
 8007a58:	6203      	str	r3, [r0, #32]
}
 8007a5a:	4770      	bx	lr
 8007a5c:	40012c00 	.word	0x40012c00

08007a60 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a60:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007a62:	6a02      	ldr	r2, [r0, #32]
 8007a64:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
{
 8007a68:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007a6a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a6c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a6e:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a70:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007a72:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8007a76:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8007a7a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007a7c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8007a7e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007a82:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007a86:	4d17      	ldr	r5, [pc, #92]	@ (8007ae4 <TIM_OC3_SetConfig+0x84>)
 8007a88:	42a8      	cmp	r0, r5
 8007a8a:	d014      	beq.n	8007ab6 <TIM_OC3_SetConfig+0x56>
 8007a8c:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8007a90:	42a8      	cmp	r0, r5
 8007a92:	d010      	beq.n	8007ab6 <TIM_OC3_SetConfig+0x56>
 8007a94:	f505 55e0 	add.w	r5, r5, #7168	@ 0x1c00
 8007a98:	42a8      	cmp	r0, r5
 8007a9a:	d00c      	beq.n	8007ab6 <TIM_OC3_SetConfig+0x56>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a9c:	f5a5 5580 	sub.w	r5, r5, #4096	@ 0x1000
 8007aa0:	42a8      	cmp	r0, r5
 8007aa2:	d00f      	beq.n	8007ac4 <TIM_OC3_SetConfig+0x64>
 8007aa4:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8007aa8:	42a8      	cmp	r0, r5
 8007aaa:	d00b      	beq.n	8007ac4 <TIM_OC3_SetConfig+0x64>
 8007aac:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8007ab0:	42a8      	cmp	r0, r5
 8007ab2:	d10f      	bne.n	8007ad4 <TIM_OC3_SetConfig+0x74>
 8007ab4:	e006      	b.n	8007ac4 <TIM_OC3_SetConfig+0x64>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007ab6:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8007ab8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007abc:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8007ac0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007ac4:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007ac8:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007acc:	ea46 0c05 	orr.w	ip, r6, r5
 8007ad0:	ea44 140c 	orr.w	r4, r4, ip, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007ad4:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8007ad6:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8007ad8:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8007ada:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR3 = OC_Config->Pulse;
 8007adc:	63c1      	str	r1, [r0, #60]	@ 0x3c
  TIMx->CCER = tmpccer;
 8007ade:	6203      	str	r3, [r0, #32]
}
 8007ae0:	4770      	bx	lr
 8007ae2:	bf00      	nop
 8007ae4:	40012c00 	.word	0x40012c00

08007ae8 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ae8:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007aea:	6a02      	ldr	r2, [r0, #32]
 8007aec:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
{
 8007af0:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007af2:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007af4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007af6:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007af8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007afa:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8007afe:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b02:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007b06:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8007b08:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007b0c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007b10:	4d16      	ldr	r5, [pc, #88]	@ (8007b6c <TIM_OC4_SetConfig+0x84>)
 8007b12:	42a8      	cmp	r0, r5
 8007b14:	d014      	beq.n	8007b40 <TIM_OC4_SetConfig+0x58>
 8007b16:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8007b1a:	42a8      	cmp	r0, r5
 8007b1c:	d010      	beq.n	8007b40 <TIM_OC4_SetConfig+0x58>
 8007b1e:	f505 55e0 	add.w	r5, r5, #7168	@ 0x1c00
 8007b22:	42a8      	cmp	r0, r5
 8007b24:	d00c      	beq.n	8007b40 <TIM_OC4_SetConfig+0x58>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b26:	f5a5 5580 	sub.w	r5, r5, #4096	@ 0x1000
 8007b2a:	42a8      	cmp	r0, r5
 8007b2c:	d00f      	beq.n	8007b4e <TIM_OC4_SetConfig+0x66>
 8007b2e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8007b32:	42a8      	cmp	r0, r5
 8007b34:	d00b      	beq.n	8007b4e <TIM_OC4_SetConfig+0x66>
 8007b36:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8007b3a:	42a8      	cmp	r0, r5
 8007b3c:	d10f      	bne.n	8007b5e <TIM_OC4_SetConfig+0x76>
 8007b3e:	e006      	b.n	8007b4e <TIM_OC4_SetConfig+0x66>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007b40:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8007b42:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007b46:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 8007b4a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
    tmpcr2 &= ~TIM_CR2_OIS4N;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007b4e:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8007b52:	f424 4440 	bic.w	r4, r4, #49152	@ 0xc000
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007b56:	ea46 0c05 	orr.w	ip, r6, r5
 8007b5a:	ea44 148c 	orr.w	r4, r4, ip, lsl #6

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007b5e:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8007b60:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8007b62:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8007b64:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR4 = OC_Config->Pulse;
 8007b66:	6401      	str	r1, [r0, #64]	@ 0x40
  TIMx->CCER = tmpccer;
 8007b68:	6203      	str	r3, [r0, #32]
}
 8007b6a:	4770      	bx	lr
 8007b6c:	40012c00 	.word	0x40012c00

08007b70 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8007b70:	2800      	cmp	r0, #0
 8007b72:	f000 808b 	beq.w	8007c8c <HAL_TIM_Base_Init+0x11c>
{
 8007b76:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8007b78:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8007b7c:	4604      	mov	r4, r0
 8007b7e:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d07d      	beq.n	8007c82 <HAL_TIM_Base_Init+0x112>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b86:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b88:	494c      	ldr	r1, [pc, #304]	@ (8007cbc <HAL_TIM_Base_Init+0x14c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8007b8a:	2302      	movs	r3, #2
 8007b8c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b90:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8007b92:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b94:	d02c      	beq.n	8007bf0 <HAL_TIM_Base_Init+0x80>
 8007b96:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8007b9a:	d060      	beq.n	8007c5e <HAL_TIM_Base_Init+0xee>
 8007b9c:	f5a1 3194 	sub.w	r1, r1, #75776	@ 0x12800
 8007ba0:	428a      	cmp	r2, r1
 8007ba2:	d05c      	beq.n	8007c5e <HAL_TIM_Base_Init+0xee>
 8007ba4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007ba8:	428a      	cmp	r2, r1
 8007baa:	d058      	beq.n	8007c5e <HAL_TIM_Base_Init+0xee>
 8007bac:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007bb0:	428a      	cmp	r2, r1
 8007bb2:	d054      	beq.n	8007c5e <HAL_TIM_Base_Init+0xee>
 8007bb4:	f501 3194 	add.w	r1, r1, #75776	@ 0x12800
 8007bb8:	428a      	cmp	r2, r1
 8007bba:	d019      	beq.n	8007bf0 <HAL_TIM_Base_Init+0x80>
 8007bbc:	f501 51e0 	add.w	r1, r1, #7168	@ 0x1c00
 8007bc0:	428a      	cmp	r2, r1
 8007bc2:	d015      	beq.n	8007bf0 <HAL_TIM_Base_Init+0x80>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007bc4:	f5a1 5180 	sub.w	r1, r1, #4096	@ 0x1000
 8007bc8:	428a      	cmp	r2, r1
 8007bca:	d061      	beq.n	8007c90 <HAL_TIM_Base_Init+0x120>
 8007bcc:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007bd0:	428a      	cmp	r2, r1
 8007bd2:	d05d      	beq.n	8007c90 <HAL_TIM_Base_Init+0x120>
 8007bd4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007bd8:	428a      	cmp	r2, r1
 8007bda:	d05f      	beq.n	8007c9c <HAL_TIM_Base_Init+0x12c>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007bdc:	69a5      	ldr	r5, [r4, #24]
  TIMx->PSC = Structure->Prescaler;
 8007bde:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007be0:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007be2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007be6:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8007be8:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007bea:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007bec:	6291      	str	r1, [r2, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007bee:	e012      	b.n	8007c16 <HAL_TIM_Base_Init+0xa6>
    tmpcr1 |= Structure->CounterMode;
 8007bf0:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007bf2:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007bf4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8007bf8:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8007bfa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007bfe:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c00:	69a1      	ldr	r1, [r4, #24]
 8007c02:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007c06:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8007c08:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007c0a:	68e3      	ldr	r3, [r4, #12]
 8007c0c:	62d3      	str	r3, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007c0e:	6863      	ldr	r3, [r4, #4]
 8007c10:	6293      	str	r3, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8007c12:	6963      	ldr	r3, [r4, #20]
 8007c14:	6313      	str	r3, [r2, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8007c16:	2301      	movs	r3, #1
 8007c18:	6153      	str	r3, [r2, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007c1a:	6913      	ldr	r3, [r2, #16]
 8007c1c:	07db      	lsls	r3, r3, #31
 8007c1e:	d503      	bpl.n	8007c28 <HAL_TIM_Base_Init+0xb8>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007c20:	6913      	ldr	r3, [r2, #16]
 8007c22:	f023 0301 	bic.w	r3, r3, #1
 8007c26:	6113      	str	r3, [r2, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c28:	2301      	movs	r3, #1
 8007c2a:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c2e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8007c32:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8007c36:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8007c3a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8007c3e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007c42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c46:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8007c4a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8007c4e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8007c52:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8007c56:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8007c5a:	2000      	movs	r0, #0
}
 8007c5c:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8007c5e:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c60:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007c62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8007c66:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8007c68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c6c:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c6e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c70:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007c74:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c76:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8007c78:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8007c7a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007c7c:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007c7e:	6291      	str	r1, [r2, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007c80:	e7c9      	b.n	8007c16 <HAL_TIM_Base_Init+0xa6>
    htim->Lock = HAL_UNLOCKED;
 8007c82:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8007c86:	f7fc ff01 	bl	8004a8c <HAL_TIM_Base_MspInit>
 8007c8a:	e77c      	b.n	8007b86 <HAL_TIM_Base_Init+0x16>
    return HAL_ERROR;
 8007c8c:	2001      	movs	r0, #1
}
 8007c8e:	4770      	bx	lr
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c90:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c92:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8007c94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c98:	4303      	orrs	r3, r0
 8007c9a:	e7b2      	b.n	8007c02 <HAL_TIM_Base_Init+0x92>
 8007c9c:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c9e:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8007ca0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ca4:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007ca6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007caa:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8007cac:	4904      	ldr	r1, [pc, #16]	@ (8007cc0 <HAL_TIM_Base_Init+0x150>)
 8007cae:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007cb0:	68e3      	ldr	r3, [r4, #12]
 8007cb2:	62cb      	str	r3, [r1, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007cb4:	6863      	ldr	r3, [r4, #4]
 8007cb6:	628b      	str	r3, [r1, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007cb8:	e7ab      	b.n	8007c12 <HAL_TIM_Base_Init+0xa2>
 8007cba:	bf00      	nop
 8007cbc:	40012c00 	.word	0x40012c00
 8007cc0:	40014800 	.word	0x40014800

08007cc4 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8007cc4:	2800      	cmp	r0, #0
 8007cc6:	f000 808b 	beq.w	8007de0 <HAL_TIM_PWM_Init+0x11c>
{
 8007cca:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8007ccc:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8007cd0:	4604      	mov	r4, r0
 8007cd2:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d07d      	beq.n	8007dd6 <HAL_TIM_PWM_Init+0x112>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007cda:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007cdc:	494c      	ldr	r1, [pc, #304]	@ (8007e10 <HAL_TIM_PWM_Init+0x14c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8007cde:	2302      	movs	r3, #2
 8007ce0:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007ce4:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8007ce6:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007ce8:	d02c      	beq.n	8007d44 <HAL_TIM_PWM_Init+0x80>
 8007cea:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8007cee:	d060      	beq.n	8007db2 <HAL_TIM_PWM_Init+0xee>
 8007cf0:	f5a1 3194 	sub.w	r1, r1, #75776	@ 0x12800
 8007cf4:	428a      	cmp	r2, r1
 8007cf6:	d05c      	beq.n	8007db2 <HAL_TIM_PWM_Init+0xee>
 8007cf8:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007cfc:	428a      	cmp	r2, r1
 8007cfe:	d058      	beq.n	8007db2 <HAL_TIM_PWM_Init+0xee>
 8007d00:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007d04:	428a      	cmp	r2, r1
 8007d06:	d054      	beq.n	8007db2 <HAL_TIM_PWM_Init+0xee>
 8007d08:	f501 3194 	add.w	r1, r1, #75776	@ 0x12800
 8007d0c:	428a      	cmp	r2, r1
 8007d0e:	d019      	beq.n	8007d44 <HAL_TIM_PWM_Init+0x80>
 8007d10:	f501 51e0 	add.w	r1, r1, #7168	@ 0x1c00
 8007d14:	428a      	cmp	r2, r1
 8007d16:	d015      	beq.n	8007d44 <HAL_TIM_PWM_Init+0x80>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007d18:	f5a1 5180 	sub.w	r1, r1, #4096	@ 0x1000
 8007d1c:	428a      	cmp	r2, r1
 8007d1e:	d061      	beq.n	8007de4 <HAL_TIM_PWM_Init+0x120>
 8007d20:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007d24:	428a      	cmp	r2, r1
 8007d26:	d05d      	beq.n	8007de4 <HAL_TIM_PWM_Init+0x120>
 8007d28:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007d2c:	428a      	cmp	r2, r1
 8007d2e:	d05f      	beq.n	8007df0 <HAL_TIM_PWM_Init+0x12c>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007d30:	69a5      	ldr	r5, [r4, #24]
  TIMx->PSC = Structure->Prescaler;
 8007d32:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007d34:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007d36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d3a:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8007d3c:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007d3e:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007d40:	6291      	str	r1, [r2, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007d42:	e012      	b.n	8007d6a <HAL_TIM_PWM_Init+0xa6>
    tmpcr1 |= Structure->CounterMode;
 8007d44:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007d46:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007d48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8007d4c:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8007d4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007d52:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007d54:	69a1      	ldr	r1, [r4, #24]
 8007d56:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d5a:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8007d5c:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007d5e:	68e3      	ldr	r3, [r4, #12]
 8007d60:	62d3      	str	r3, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007d62:	6863      	ldr	r3, [r4, #4]
 8007d64:	6293      	str	r3, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8007d66:	6963      	ldr	r3, [r4, #20]
 8007d68:	6313      	str	r3, [r2, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8007d6a:	2301      	movs	r3, #1
 8007d6c:	6153      	str	r3, [r2, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007d6e:	6913      	ldr	r3, [r2, #16]
 8007d70:	07db      	lsls	r3, r3, #31
 8007d72:	d503      	bpl.n	8007d7c <HAL_TIM_PWM_Init+0xb8>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007d74:	6913      	ldr	r3, [r2, #16]
 8007d76:	f023 0301 	bic.w	r3, r3, #1
 8007d7a:	6113      	str	r3, [r2, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007d7c:	2301      	movs	r3, #1
 8007d7e:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d82:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8007d86:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8007d8a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8007d8e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8007d92:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007d96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d9a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8007d9e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8007da2:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8007da6:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8007daa:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8007dae:	2000      	movs	r0, #0
}
 8007db0:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8007db2:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007db4:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007db6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8007dba:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8007dbc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007dc0:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007dc2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007dc4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007dc8:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007dca:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8007dcc:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8007dce:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007dd0:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007dd2:	6291      	str	r1, [r2, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007dd4:	e7c9      	b.n	8007d6a <HAL_TIM_PWM_Init+0xa6>
    htim->Lock = HAL_UNLOCKED;
 8007dd6:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8007dda:	f7fc fe1d 	bl	8004a18 <HAL_TIM_PWM_MspInit>
 8007dde:	e77c      	b.n	8007cda <HAL_TIM_PWM_Init+0x16>
    return HAL_ERROR;
 8007de0:	2001      	movs	r0, #1
}
 8007de2:	4770      	bx	lr
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007de4:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007de6:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8007de8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007dec:	4303      	orrs	r3, r0
 8007dee:	e7b2      	b.n	8007d56 <HAL_TIM_PWM_Init+0x92>
 8007df0:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007df2:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8007df4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007df8:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007dfa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007dfe:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8007e00:	4904      	ldr	r1, [pc, #16]	@ (8007e14 <HAL_TIM_PWM_Init+0x150>)
 8007e02:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e04:	68e3      	ldr	r3, [r4, #12]
 8007e06:	62cb      	str	r3, [r1, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007e08:	6863      	ldr	r3, [r4, #4]
 8007e0a:	628b      	str	r3, [r1, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e0c:	e7ab      	b.n	8007d66 <HAL_TIM_PWM_Init+0xa2>
 8007e0e:	bf00      	nop
 8007e10:	40012c00 	.word	0x40012c00
 8007e14:	40014800 	.word	0x40014800

08007e18 <TIM_OC2_SetConfig>:
  tmpccer = TIMx->CCER;
 8007e18:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007e1a:	6a02      	ldr	r2, [r0, #32]
 8007e1c:	f022 0210 	bic.w	r2, r2, #16
{
 8007e20:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007e22:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8007e24:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8007e26:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e28:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007e2a:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8007e2e:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e32:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007e36:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8007e38:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007e3c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007e40:	4d16      	ldr	r5, [pc, #88]	@ (8007e9c <TIM_OC2_SetConfig+0x84>)
 8007e42:	42a8      	cmp	r0, r5
 8007e44:	d014      	beq.n	8007e70 <TIM_OC2_SetConfig+0x58>
 8007e46:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8007e4a:	42a8      	cmp	r0, r5
 8007e4c:	d010      	beq.n	8007e70 <TIM_OC2_SetConfig+0x58>
 8007e4e:	f505 55e0 	add.w	r5, r5, #7168	@ 0x1c00
 8007e52:	42a8      	cmp	r0, r5
 8007e54:	d00c      	beq.n	8007e70 <TIM_OC2_SetConfig+0x58>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e56:	f5a5 5580 	sub.w	r5, r5, #4096	@ 0x1000
 8007e5a:	42a8      	cmp	r0, r5
 8007e5c:	d00f      	beq.n	8007e7e <TIM_OC2_SetConfig+0x66>
 8007e5e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8007e62:	42a8      	cmp	r0, r5
 8007e64:	d00b      	beq.n	8007e7e <TIM_OC2_SetConfig+0x66>
 8007e66:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8007e6a:	42a8      	cmp	r0, r5
 8007e6c:	d10f      	bne.n	8007e8e <TIM_OC2_SetConfig+0x76>
 8007e6e:	e006      	b.n	8007e7e <TIM_OC2_SetConfig+0x66>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007e70:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8007e72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007e76:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8007e7a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007e7e:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007e82:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007e86:	ea46 0c05 	orr.w	ip, r6, r5
 8007e8a:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 8007e8e:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8007e90:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8007e92:	6182      	str	r2, [r0, #24]
}
 8007e94:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR2 = OC_Config->Pulse;
 8007e96:	6381      	str	r1, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8007e98:	6203      	str	r3, [r0, #32]
}
 8007e9a:	4770      	bx	lr
 8007e9c:	40012c00 	.word	0x40012c00

08007ea0 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8007ea0:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8007ea4:	2b01      	cmp	r3, #1
 8007ea6:	f000 80e4 	beq.w	8008072 <HAL_TIM_PWM_ConfigChannel+0x1d2>
 8007eaa:	2301      	movs	r3, #1
{
 8007eac:	b570      	push	{r4, r5, r6, lr}
 8007eae:	4604      	mov	r4, r0
 8007eb0:	460d      	mov	r5, r1
  __HAL_LOCK(htim);
 8007eb2:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8007eb6:	2a14      	cmp	r2, #20
 8007eb8:	d80c      	bhi.n	8007ed4 <HAL_TIM_PWM_ConfigChannel+0x34>
 8007eba:	e8df f002 	tbb	[pc, r2]
 8007ebe:	0b53      	.short	0x0b53
 8007ec0:	0b670b0b 	.word	0x0b670b0b
 8007ec4:	0b780b0b 	.word	0x0b780b0b
 8007ec8:	0b880b0b 	.word	0x0b880b0b
 8007ecc:	0b990b0b 	.word	0x0b990b0b
 8007ed0:	0b0b      	.short	0x0b0b
 8007ed2:	10          	.byte	0x10
 8007ed3:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
  switch (Channel)
 8007eda:	2001      	movs	r0, #1
}
 8007edc:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007ede:	6803      	ldr	r3, [r0, #0]
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ee0:	682e      	ldr	r6, [r5, #0]
  tmpccer = TIMx->CCER;
 8007ee2:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007ee4:	6a19      	ldr	r1, [r3, #32]
 8007ee6:	f421 1180 	bic.w	r1, r1, #1048576	@ 0x100000
 8007eea:	6219      	str	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8007eec:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8007eee:	6d19      	ldr	r1, [r3, #80]	@ 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007ef0:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8007ef4:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ef8:	ea41 2106 	orr.w	r1, r1, r6, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007efc:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007efe:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007f02:	ea42 5206 	orr.w	r2, r2, r6, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f06:	4e5c      	ldr	r6, [pc, #368]	@ (8008078 <HAL_TIM_PWM_ConfigChannel+0x1d8>)
 8007f08:	42b3      	cmp	r3, r6
 8007f0a:	d013      	beq.n	8007f34 <HAL_TIM_PWM_ConfigChannel+0x94>
 8007f0c:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 8007f10:	42b3      	cmp	r3, r6
 8007f12:	d00f      	beq.n	8007f34 <HAL_TIM_PWM_ConfigChannel+0x94>
 8007f14:	f506 6640 	add.w	r6, r6, #3072	@ 0xc00
 8007f18:	42b3      	cmp	r3, r6
 8007f1a:	d00b      	beq.n	8007f34 <HAL_TIM_PWM_ConfigChannel+0x94>
 8007f1c:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8007f20:	42b3      	cmp	r3, r6
 8007f22:	d007      	beq.n	8007f34 <HAL_TIM_PWM_ConfigChannel+0x94>
 8007f24:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8007f28:	42b3      	cmp	r3, r6
 8007f2a:	d003      	beq.n	8007f34 <HAL_TIM_PWM_ConfigChannel+0x94>
 8007f2c:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 8007f30:	42b3      	cmp	r3, r6
 8007f32:	d104      	bne.n	8007f3e <HAL_TIM_PWM_ConfigChannel+0x9e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007f34:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007f36:	f420 2080 	bic.w	r0, r0, #262144	@ 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007f3a:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f3e:	6058      	str	r0, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007f40:	6519      	str	r1, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007f42:	6869      	ldr	r1, [r5, #4]
 8007f44:	64d9      	str	r1, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f46:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007f48:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007f4a:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007f4c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007f50:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007f52:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007f54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007f58:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007f5a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007f5c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8007f60:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8007f62:	e00e      	b.n	8007f82 <HAL_TIM_PWM_ConfigChannel+0xe2>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007f64:	6800      	ldr	r0, [r0, #0]
 8007f66:	f7ff fd3b 	bl	80079e0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007f6a:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007f6c:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007f6e:	f043 0308 	orr.w	r3, r3, #8
 8007f72:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007f74:	6983      	ldr	r3, [r0, #24]
 8007f76:	f023 0304 	bic.w	r3, r3, #4
 8007f7a:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007f7c:	6983      	ldr	r3, [r0, #24]
 8007f7e:	4313      	orrs	r3, r2
 8007f80:	6183      	str	r3, [r0, #24]
  __HAL_UNLOCK(htim);
 8007f82:	2300      	movs	r3, #0
 8007f84:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8007f88:	2000      	movs	r0, #0
}
 8007f8a:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007f8c:	6800      	ldr	r0, [r0, #0]
 8007f8e:	f7ff ff43 	bl	8007e18 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007f92:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007f94:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007f96:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8007f9a:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007f9c:	6983      	ldr	r3, [r0, #24]
 8007f9e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007fa2:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007fa4:	6983      	ldr	r3, [r0, #24]
 8007fa6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8007faa:	6183      	str	r3, [r0, #24]
      break;
 8007fac:	e7e9      	b.n	8007f82 <HAL_TIM_PWM_ConfigChannel+0xe2>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007fae:	6800      	ldr	r0, [r0, #0]
 8007fb0:	f7ff fd56 	bl	8007a60 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007fb4:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007fb6:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007fb8:	f043 0308 	orr.w	r3, r3, #8
 8007fbc:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007fbe:	69c3      	ldr	r3, [r0, #28]
 8007fc0:	f023 0304 	bic.w	r3, r3, #4
 8007fc4:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007fc6:	69c3      	ldr	r3, [r0, #28]
 8007fc8:	4313      	orrs	r3, r2
 8007fca:	61c3      	str	r3, [r0, #28]
      break;
 8007fcc:	e7d9      	b.n	8007f82 <HAL_TIM_PWM_ConfigChannel+0xe2>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007fce:	6800      	ldr	r0, [r0, #0]
 8007fd0:	f7ff fd8a 	bl	8007ae8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007fd4:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007fd6:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007fd8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8007fdc:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007fde:	69c3      	ldr	r3, [r0, #28]
 8007fe0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007fe4:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007fe6:	69c3      	ldr	r3, [r0, #28]
 8007fe8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8007fec:	61c3      	str	r3, [r0, #28]
      break;
 8007fee:	e7c8      	b.n	8007f82 <HAL_TIM_PWM_ConfigChannel+0xe2>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007ff0:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8007ff2:	682e      	ldr	r6, [r5, #0]
  tmpccer = TIMx->CCER;
 8007ff4:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007ff6:	6a19      	ldr	r1, [r3, #32]
 8007ff8:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8007ffc:	6219      	str	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8007ffe:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8008000:	6d19      	ldr	r1, [r3, #80]	@ 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008002:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8008006:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpccmrx |= OC_Config->OCMode;
 800800a:	4331      	orrs	r1, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800800c:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 800800e:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008012:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008016:	4e18      	ldr	r6, [pc, #96]	@ (8008078 <HAL_TIM_PWM_ConfigChannel+0x1d8>)
 8008018:	42b3      	cmp	r3, r6
 800801a:	d013      	beq.n	8008044 <HAL_TIM_PWM_ConfigChannel+0x1a4>
 800801c:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 8008020:	42b3      	cmp	r3, r6
 8008022:	d00f      	beq.n	8008044 <HAL_TIM_PWM_ConfigChannel+0x1a4>
 8008024:	f506 6640 	add.w	r6, r6, #3072	@ 0xc00
 8008028:	42b3      	cmp	r3, r6
 800802a:	d00b      	beq.n	8008044 <HAL_TIM_PWM_ConfigChannel+0x1a4>
 800802c:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8008030:	42b3      	cmp	r3, r6
 8008032:	d007      	beq.n	8008044 <HAL_TIM_PWM_ConfigChannel+0x1a4>
 8008034:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8008038:	42b3      	cmp	r3, r6
 800803a:	d003      	beq.n	8008044 <HAL_TIM_PWM_ConfigChannel+0x1a4>
 800803c:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 8008040:	42b3      	cmp	r3, r6
 8008042:	d104      	bne.n	800804e <HAL_TIM_PWM_ConfigChannel+0x1ae>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008044:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008046:	f420 3080 	bic.w	r0, r0, #65536	@ 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800804a:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CR2 = tmpcr2;
 800804e:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8008050:	6519      	str	r1, [r3, #80]	@ 0x50
  TIMx->CCR5 = OC_Config->Pulse;
 8008052:	6869      	ldr	r1, [r5, #4]
 8008054:	6499      	str	r1, [r3, #72]	@ 0x48
  TIMx->CCER = tmpccer;
 8008056:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008058:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800805a:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800805c:	f042 0208 	orr.w	r2, r2, #8
 8008060:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008062:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008064:	f022 0204 	bic.w	r2, r2, #4
 8008068:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800806a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800806c:	430a      	orrs	r2, r1
 800806e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008070:	e787      	b.n	8007f82 <HAL_TIM_PWM_ConfigChannel+0xe2>
  __HAL_LOCK(htim);
 8008072:	2002      	movs	r0, #2
}
 8008074:	4770      	bx	lr
 8008076:	bf00      	nop
 8008078:	40012c00 	.word	0x40012c00

0800807c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800807c:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8008080:	2b01      	cmp	r3, #1
 8008082:	d04f      	beq.n	8008124 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
{
 8008084:	b430      	push	{r4, r5}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008086:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008088:	4d27      	ldr	r5, [pc, #156]	@ (8008128 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
  htim->State = HAL_TIM_STATE_BUSY;
 800808a:	2302      	movs	r3, #2
 800808c:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008090:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 8008092:	6853      	ldr	r3, [r2, #4]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008094:	680c      	ldr	r4, [r1, #0]
 8008096:	4684      	mov	ip, r0
  tmpsmcr = htim->Instance->SMCR;
 8008098:	6890      	ldr	r0, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800809a:	d01d      	beq.n	80080d8 <HAL_TIMEx_MasterConfigSynchronization+0x5c>
 800809c:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80080a0:	42aa      	cmp	r2, r5
 80080a2:	d034      	beq.n	800810e <HAL_TIMEx_MasterConfigSynchronization+0x92>
 80080a4:	f505 55e0 	add.w	r5, r5, #7168	@ 0x1c00
 80080a8:	42aa      	cmp	r2, r5
 80080aa:	d015      	beq.n	80080d8 <HAL_TIMEx_MasterConfigSynchronization+0x5c>
  tmpcr2 &= ~TIM_CR2_MMS;
 80080ac:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80080b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80080b4:	4323      	orrs	r3, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080b6:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
  htim->Instance->CR2 = tmpcr2;
 80080ba:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080bc:	d117      	bne.n	80080ee <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80080be:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80080c0:	f020 0080 	bic.w	r0, r0, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80080c4:	4318      	orrs	r0, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80080c6:	6090      	str	r0, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80080c8:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80080ca:	2301      	movs	r3, #1
 80080cc:	f88c 303d 	strb.w	r3, [ip, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80080d0:	f88c 003c 	strb.w	r0, [ip, #60]	@ 0x3c

  return HAL_OK;
}
 80080d4:	bc30      	pop	{r4, r5}
 80080d6:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80080d8:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80080da:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80080de:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 80080e0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80080e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80080e8:	4323      	orrs	r3, r4
  htim->Instance->CR2 = tmpcr2;
 80080ea:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080ec:	e7e7      	b.n	80080be <HAL_TIMEx_MasterConfigSynchronization+0x42>
 80080ee:	4b0f      	ldr	r3, [pc, #60]	@ (800812c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80080f0:	429a      	cmp	r2, r3
 80080f2:	d0e4      	beq.n	80080be <HAL_TIMEx_MasterConfigSynchronization+0x42>
 80080f4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80080f8:	429a      	cmp	r2, r3
 80080fa:	d0e0      	beq.n	80080be <HAL_TIMEx_MasterConfigSynchronization+0x42>
 80080fc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008100:	429a      	cmp	r2, r3
 8008102:	d0dc      	beq.n	80080be <HAL_TIMEx_MasterConfigSynchronization+0x42>
 8008104:	f503 339a 	add.w	r3, r3, #78848	@ 0x13400
 8008108:	429a      	cmp	r2, r3
 800810a:	d1dd      	bne.n	80080c8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800810c:	e7d7      	b.n	80080be <HAL_TIMEx_MasterConfigSynchronization+0x42>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800810e:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008110:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008114:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 8008116:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800811a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800811e:	431c      	orrs	r4, r3
  htim->Instance->CR2 = tmpcr2;
 8008120:	6054      	str	r4, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008122:	e7cc      	b.n	80080be <HAL_TIMEx_MasterConfigSynchronization+0x42>
  __HAL_LOCK(htim);
 8008124:	2002      	movs	r0, #2
}
 8008126:	4770      	bx	lr
 8008128:	40012c00 	.word	0x40012c00
 800812c:	40000400 	.word	0x40000400

08008130 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008130:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8008134:	2b01      	cmp	r3, #1
 8008136:	d048      	beq.n	80081ca <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
{
 8008138:	b410      	push	{r4}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800813a:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 800813e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008142:	4602      	mov	r2, r0
 8008144:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008146:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008148:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800814a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800814e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008150:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008154:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008156:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008158:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800815c:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800815e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008160:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008164:	6b08      	ldr	r0, [r1, #48]	@ 0x30
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008166:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008168:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800816c:	698c      	ldr	r4, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800816e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008170:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8008174:	69c8      	ldr	r0, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008176:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800817a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800817e:	4c14      	ldr	r4, [pc, #80]	@ (80081d0 <HAL_TIMEx_ConfigBreakDeadTime+0xa0>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8008180:	4303      	orrs	r3, r0
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008182:	6810      	ldr	r0, [r2, #0]
 8008184:	42a0      	cmp	r0, r4
 8008186:	d007      	beq.n	8008198 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
 8008188:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 800818c:	42a0      	cmp	r0, r4
 800818e:	d003      	beq.n	8008198 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
 8008190:	f504 54e0 	add.w	r4, r4, #7168	@ 0x1c00
 8008194:	42a0      	cmp	r0, r4
 8008196:	d110      	bne.n	80081ba <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008198:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
 800819a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800819e:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80081a2:	6a0c      	ldr	r4, [r1, #32]
 80081a4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80081a8:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80081aa:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80081ac:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80081ae:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80081b2:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80081b4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80081b8:	430b      	orrs	r3, r1
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 80081ba:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 80081bc:	6443      	str	r3, [r0, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 80081be:	f882 103c 	strb.w	r1, [r2, #60]	@ 0x3c

  return HAL_OK;
 80081c2:	4608      	mov	r0, r1
}
 80081c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80081c8:	4770      	bx	lr
  __HAL_LOCK(htim);
 80081ca:	2002      	movs	r0, #2
}
 80081cc:	4770      	bx	lr
 80081ce:	bf00      	nop
 80081d0:	40012c00 	.word	0x40012c00

080081d4 <HAL_TIMEx_ConfigBreakInput>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             const TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)
{
 80081d4:	4603      	mov	r3, r0
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 80081d6:	f890 003c 	ldrb.w	r0, [r0, #60]	@ 0x3c
 80081da:	2801      	cmp	r0, #1
 80081dc:	d073      	beq.n	80082c6 <HAL_TIMEx_ConfigBreakInput+0xf2>

  switch (sBreakInputConfig->Source)
 80081de:	6810      	ldr	r0, [r2, #0]
 80081e0:	2820      	cmp	r0, #32
{
 80081e2:	b570      	push	{r4, r5, r6, lr}
  switch (sBreakInputConfig->Source)
 80081e4:	d84c      	bhi.n	8008280 <HAL_TIMEx_ConfigBreakInput+0xac>
 80081e6:	2800      	cmp	r0, #0
 80081e8:	d07f      	beq.n	80082ea <HAL_TIMEx_ConfigBreakInput+0x116>
 80081ea:	1e44      	subs	r4, r0, #1
 80081ec:	2c1f      	cmp	r4, #31
 80081ee:	d811      	bhi.n	8008214 <HAL_TIMEx_ConfigBreakInput+0x40>
 80081f0:	e8df f004 	tbb	[pc, r4]
 80081f4:	57106b71 	.word	0x57106b71
 80081f8:	5d101010 	.word	0x5d101010
 80081fc:	10101010 	.word	0x10101010
 8008200:	63101010 	.word	0x63101010
 8008204:	10101010 	.word	0x10101010
 8008208:	10101010 	.word	0x10101010
 800820c:	10101010 	.word	0x10101010
 8008210:	52101010 	.word	0x52101010
    default:
    {
      bkin_enable_mask = 0U;
      bkin_polarity_mask = 0U;
      bkin_enable_bitpos = 0U;
      bkin_polarity_bitpos = 0U;
 8008214:	f04f 0e00 	mov.w	lr, #0
      bkin_enable_bitpos = 0U;
 8008218:	4676      	mov	r6, lr
      bkin_polarity_mask = 0U;
 800821a:	46f4      	mov	ip, lr
      bkin_enable_mask = 0U;
 800821c:	4670      	mov	r0, lr
      break;
    }
  }

  switch (BreakInput)
 800821e:	2901      	cmp	r1, #1
 8008220:	d01c      	beq.n	800825c <HAL_TIMEx_ConfigBreakInput+0x88>
 8008222:	2902      	cmp	r1, #2
 8008224:	d004      	beq.n	8008230 <HAL_TIMEx_ConfigBreakInput+0x5c>
    default:
      status = HAL_ERROR;
      break;
  }

  __HAL_UNLOCK(htim);
 8008226:	2200      	movs	r2, #0
 8008228:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  switch (BreakInput)
 800822c:	2001      	movs	r0, #1

  return status;
}
 800822e:	bd70      	pop	{r4, r5, r6, pc}
      tmporx = htim->Instance->AF2;
 8008230:	681c      	ldr	r4, [r3, #0]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8008232:	6851      	ldr	r1, [r2, #4]
      tmporx = htim->Instance->AF2;
 8008234:	6e65      	ldr	r5, [r4, #100]	@ 0x64
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8008236:	6892      	ldr	r2, [r2, #8]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8008238:	40b1      	lsls	r1, r6
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800823a:	fa02 fe0e 	lsl.w	lr, r2, lr
 800823e:	ea81 0205 	eor.w	r2, r1, r5
 8008242:	4002      	ands	r2, r0
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8008244:	406a      	eors	r2, r5
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8008246:	ea8e 0102 	eor.w	r1, lr, r2
 800824a:	ea01 010c 	and.w	r1, r1, ip
 800824e:	404a      	eors	r2, r1
      htim->Instance->AF2 = tmporx;
 8008250:	6662      	str	r2, [r4, #100]	@ 0x64
  __HAL_UNLOCK(htim);
 8008252:	2200      	movs	r2, #0
 8008254:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8008258:	2000      	movs	r0, #0
}
 800825a:	bd70      	pop	{r4, r5, r6, pc}
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800825c:	6851      	ldr	r1, [r2, #4]
      tmporx = htim->Instance->AF1;
 800825e:	681d      	ldr	r5, [r3, #0]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8008260:	6894      	ldr	r4, [r2, #8]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8008262:	40b1      	lsls	r1, r6
      tmporx = htim->Instance->AF1;
 8008264:	6e2e      	ldr	r6, [r5, #96]	@ 0x60
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8008266:	ea81 0206 	eor.w	r2, r1, r6
 800826a:	4002      	ands	r2, r0
 800826c:	4072      	eors	r2, r6
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800826e:	fa04 f40e 	lsl.w	r4, r4, lr
 8008272:	ea84 0102 	eor.w	r1, r4, r2
 8008276:	ea01 010c 	and.w	r1, r1, ip
 800827a:	404a      	eors	r2, r1
      htim->Instance->AF1 = tmporx;
 800827c:	662a      	str	r2, [r5, #96]	@ 0x60
      break;
 800827e:	e7e8      	b.n	8008252 <HAL_TIMEx_ConfigBreakInput+0x7e>
  switch (sBreakInputConfig->Source)
 8008280:	2840      	cmp	r0, #64	@ 0x40
      bkin_polarity_bitpos = 0U;
 8008282:	f04f 0e00 	mov.w	lr, #0
  switch (sBreakInputConfig->Source)
 8008286:	d004      	beq.n	8008292 <HAL_TIMEx_ConfigBreakInput+0xbe>
 8008288:	2880      	cmp	r0, #128	@ 0x80
 800828a:	d12a      	bne.n	80082e2 <HAL_TIMEx_ConfigBreakInput+0x10e>
      bkin_enable_bitpos = TIM1_AF1_BKCMP7E_Pos;
 800828c:	2607      	movs	r6, #7
      bkin_polarity_mask = 0U;
 800828e:	46f4      	mov	ip, lr
 8008290:	e7c5      	b.n	800821e <HAL_TIMEx_ConfigBreakInput+0x4a>
      bkin_enable_bitpos = TIM1_AF1_BKCMP6E_Pos;
 8008292:	2606      	movs	r6, #6
      bkin_polarity_mask = 0U;
 8008294:	46f4      	mov	ip, lr
 8008296:	e7c2      	b.n	800821e <HAL_TIMEx_ConfigBreakInput+0x4a>
      bkin_polarity_bitpos = 0U;
 8008298:	f04f 0e00 	mov.w	lr, #0
      bkin_enable_bitpos = TIM1_AF1_BKCMP5E_Pos;
 800829c:	2605      	movs	r6, #5
      bkin_polarity_mask = 0U;
 800829e:	46f4      	mov	ip, lr
      break;
 80082a0:	e7bd      	b.n	800821e <HAL_TIMEx_ConfigBreakInput+0x4a>
      bkin_polarity_bitpos = TIM1_AF1_BKCMP2P_Pos;
 80082a2:	f04f 0e0b 	mov.w	lr, #11
      bkin_enable_bitpos = TIM1_AF1_BKCMP2E_Pos;
 80082a6:	2602      	movs	r6, #2
      bkin_polarity_mask = TIM1_AF1_BKCMP2P;
 80082a8:	f44f 6c00 	mov.w	ip, #2048	@ 0x800
      break;
 80082ac:	e7b7      	b.n	800821e <HAL_TIMEx_ConfigBreakInput+0x4a>
      bkin_polarity_bitpos = TIM1_AF1_BKCMP3P_Pos;
 80082ae:	f04f 0e0c 	mov.w	lr, #12
      bkin_enable_bitpos = TIM1_AF1_BKCMP3E_Pos;
 80082b2:	2603      	movs	r6, #3
      bkin_polarity_mask = TIM1_AF1_BKCMP3P;
 80082b4:	f44f 5c80 	mov.w	ip, #4096	@ 0x1000
      break;
 80082b8:	e7b1      	b.n	800821e <HAL_TIMEx_ConfigBreakInput+0x4a>
      bkin_polarity_bitpos = TIM1_AF1_BKCMP4P_Pos;
 80082ba:	f04f 0e0d 	mov.w	lr, #13
      bkin_enable_bitpos = TIM1_AF1_BKCMP4E_Pos;
 80082be:	2604      	movs	r6, #4
      bkin_polarity_mask = TIM1_AF1_BKCMP4P;
 80082c0:	f44f 5c00 	mov.w	ip, #8192	@ 0x2000
      break;
 80082c4:	e7ab      	b.n	800821e <HAL_TIMEx_ConfigBreakInput+0x4a>
  __HAL_LOCK(htim);
 80082c6:	2002      	movs	r0, #2
}
 80082c8:	4770      	bx	lr
  switch (sBreakInputConfig->Source)
 80082ca:	f04f 0e0a 	mov.w	lr, #10
 80082ce:	2601      	movs	r6, #1
 80082d0:	f44f 6c80 	mov.w	ip, #1024	@ 0x400
 80082d4:	e7a3      	b.n	800821e <HAL_TIMEx_ConfigBreakInput+0x4a>
      bkin_polarity_bitpos = TIM1_AF1_BKINP_Pos;
 80082d6:	f04f 0e09 	mov.w	lr, #9
      bkin_enable_bitpos = TIM1_AF1_BKINE_Pos;
 80082da:	2600      	movs	r6, #0
      bkin_polarity_mask = TIM1_AF1_BKINP;
 80082dc:	f44f 7c00 	mov.w	ip, #512	@ 0x200
 80082e0:	e79d      	b.n	800821e <HAL_TIMEx_ConfigBreakInput+0x4a>
      bkin_enable_bitpos = 0U;
 80082e2:	4676      	mov	r6, lr
      bkin_polarity_mask = 0U;
 80082e4:	46f4      	mov	ip, lr
      bkin_enable_mask = 0U;
 80082e6:	4670      	mov	r0, lr
 80082e8:	e799      	b.n	800821e <HAL_TIMEx_ConfigBreakInput+0x4a>
      bkin_polarity_bitpos = 0U;
 80082ea:	4686      	mov	lr, r0
      bkin_enable_bitpos = 0U;
 80082ec:	4606      	mov	r6, r0
      bkin_polarity_mask = 0U;
 80082ee:	4684      	mov	ip, r0
 80082f0:	e795      	b.n	800821e <HAL_TIMEx_ConfigBreakInput+0x4a>
 80082f2:	bf00      	nop

080082f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80082f4:	b570      	push	{r4, r5, r6, lr}
 80082f6:	4604      	mov	r4, r0
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80082f8:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80082fa:	6882      	ldr	r2, [r0, #8]
 80082fc:	6900      	ldr	r0, [r0, #16]
 80082fe:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008300:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008302:	4302      	orrs	r2, r0
 8008304:	430a      	orrs	r2, r1
 8008306:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008308:	4997      	ldr	r1, [pc, #604]	@ (8008568 <UART_SetConfig+0x274>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800830a:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800830c:	4029      	ands	r1, r5
 800830e:	430a      	orrs	r2, r1
 8008310:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008312:	685a      	ldr	r2, [r3, #4]
 8008314:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008316:	6a65      	ldr	r5, [r4, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008318:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 800831c:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800831e:	4993      	ldr	r1, [pc, #588]	@ (800856c <UART_SetConfig+0x278>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008320:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008322:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008324:	6899      	ldr	r1, [r3, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008326:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008328:	f021 416e 	bic.w	r1, r1, #3992977408	@ 0xee000000
 800832c:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008330:	f000 80c1 	beq.w	80084b6 <UART_SetConfig+0x1c2>
    tmpreg |= huart->Init.OneBitSampling;
 8008334:	6a26      	ldr	r6, [r4, #32]
 8008336:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008338:	430a      	orrs	r2, r1
 800833a:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800833c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800833e:	f022 020f 	bic.w	r2, r2, #15
 8008342:	432a      	orrs	r2, r5
 8008344:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008346:	4a8a      	ldr	r2, [pc, #552]	@ (8008570 <UART_SetConfig+0x27c>)
 8008348:	4293      	cmp	r3, r2
 800834a:	d039      	beq.n	80083c0 <UART_SetConfig+0xcc>
 800834c:	4a89      	ldr	r2, [pc, #548]	@ (8008574 <UART_SetConfig+0x280>)
 800834e:	4293      	cmp	r3, r2
 8008350:	d011      	beq.n	8008376 <UART_SetConfig+0x82>
 8008352:	4a89      	ldr	r2, [pc, #548]	@ (8008578 <UART_SetConfig+0x284>)
 8008354:	4293      	cmp	r3, r2
 8008356:	d059      	beq.n	800840c <UART_SetConfig+0x118>
 8008358:	4a88      	ldr	r2, [pc, #544]	@ (800857c <UART_SetConfig+0x288>)
 800835a:	4293      	cmp	r3, r2
 800835c:	d044      	beq.n	80083e8 <UART_SetConfig+0xf4>
 800835e:	4a88      	ldr	r2, [pc, #544]	@ (8008580 <UART_SetConfig+0x28c>)
 8008360:	4293      	cmp	r3, r2
 8008362:	f000 809b 	beq.w	800849c <UART_SetConfig+0x1a8>

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
      {
        ret = HAL_ERROR;
 8008366:	2001      	movs	r0, #1
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008368:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 800836a:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
  huart->TxISR = NULL;
 800836e:	e9c4 331d 	strd	r3, r3, [r4, #116]	@ 0x74
  huart->NbRxDataToProcess = 1;
 8008372:	66a2      	str	r2, [r4, #104]	@ 0x68

  return ret;
}
 8008374:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008376:	4b83      	ldr	r3, [pc, #524]	@ (8008584 <UART_SetConfig+0x290>)
 8008378:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800837c:	f003 030c 	and.w	r3, r3, #12
 8008380:	2b0c      	cmp	r3, #12
 8008382:	d8f0      	bhi.n	8008366 <UART_SetConfig+0x72>
 8008384:	a201      	add	r2, pc, #4	@ (adr r2, 800838c <UART_SetConfig+0x98>)
 8008386:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800838a:	bf00      	nop
 800838c:	08008491 	.word	0x08008491
 8008390:	08008367 	.word	0x08008367
 8008394:	08008367 	.word	0x08008367
 8008398:	08008367 	.word	0x08008367
 800839c:	080083ff 	.word	0x080083ff
 80083a0:	08008367 	.word	0x08008367
 80083a4:	08008367 	.word	0x08008367
 80083a8:	08008367 	.word	0x08008367
 80083ac:	08008453 	.word	0x08008453
 80083b0:	08008367 	.word	0x08008367
 80083b4:	08008367 	.word	0x08008367
 80083b8:	08008367 	.word	0x08008367
 80083bc:	08008421 	.word	0x08008421
 80083c0:	4b70      	ldr	r3, [pc, #448]	@ (8008584 <UART_SetConfig+0x290>)
 80083c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083c6:	f003 0303 	and.w	r3, r3, #3
 80083ca:	2b02      	cmp	r3, #2
 80083cc:	d041      	beq.n	8008452 <UART_SetConfig+0x15e>
 80083ce:	2b03      	cmp	r3, #3
 80083d0:	d026      	beq.n	8008420 <UART_SetConfig+0x12c>
 80083d2:	2b01      	cmp	r3, #1
 80083d4:	d013      	beq.n	80083fe <UART_SetConfig+0x10a>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80083d6:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80083da:	f000 80b3 	beq.w	8008544 <UART_SetConfig+0x250>
        pclk = HAL_RCC_GetPCLK2Freq();
 80083de:	f7ff f959 	bl	8007694 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 80083e2:	b3a0      	cbz	r0, 800844e <UART_SetConfig+0x15a>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80083e4:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 80083e6:	e020      	b.n	800842a <UART_SetConfig+0x136>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80083e8:	4b66      	ldr	r3, [pc, #408]	@ (8008584 <UART_SetConfig+0x290>)
 80083ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083ee:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80083f2:	2b80      	cmp	r3, #128	@ 0x80
 80083f4:	d02d      	beq.n	8008452 <UART_SetConfig+0x15e>
 80083f6:	f200 809b 	bhi.w	8008530 <UART_SetConfig+0x23c>
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d048      	beq.n	8008490 <UART_SetConfig+0x19c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80083fe:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8008402:	f000 80a7 	beq.w	8008554 <UART_SetConfig+0x260>
        pclk = HAL_RCC_GetSysClockFreq();
 8008406:	f7fe fff1 	bl	80073ec <HAL_RCC_GetSysClockFreq>
        break;
 800840a:	e7ea      	b.n	80083e2 <UART_SetConfig+0xee>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800840c:	4b5d      	ldr	r3, [pc, #372]	@ (8008584 <UART_SetConfig+0x290>)
 800840e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008412:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008416:	2b20      	cmp	r3, #32
 8008418:	d01b      	beq.n	8008452 <UART_SetConfig+0x15e>
 800841a:	d9ee      	bls.n	80083fa <UART_SetConfig+0x106>
 800841c:	2b30      	cmp	r3, #48	@ 0x30
 800841e:	d1a2      	bne.n	8008366 <UART_SetConfig+0x72>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008420:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8008424:	d019      	beq.n	800845a <UART_SetConfig+0x166>
        pclk = (uint32_t) LSE_VALUE;
 8008426:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800842a:	6863      	ldr	r3, [r4, #4]
 800842c:	4a56      	ldr	r2, [pc, #344]	@ (8008588 <UART_SetConfig+0x294>)
 800842e:	f832 1015 	ldrh.w	r1, [r2, r5, lsl #1]
 8008432:	fbb0 f0f1 	udiv	r0, r0, r1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008436:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800843a:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 800843e:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008442:	f1a0 0310 	sub.w	r3, r0, #16
 8008446:	4293      	cmp	r3, r2
 8008448:	d88d      	bhi.n	8008366 <UART_SetConfig+0x72>
          huart->Instance->BRR = usartdiv;
 800844a:	6823      	ldr	r3, [r4, #0]
 800844c:	60d8      	str	r0, [r3, #12]
        ret = HAL_ERROR;
 800844e:	2000      	movs	r0, #0
 8008450:	e78a      	b.n	8008368 <UART_SetConfig+0x74>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008452:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
        pclk = (uint32_t) HSI_VALUE;
 8008456:	484d      	ldr	r0, [pc, #308]	@ (800858c <UART_SetConfig+0x298>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008458:	d1e7      	bne.n	800842a <UART_SetConfig+0x136>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800845a:	6862      	ldr	r2, [r4, #4]
 800845c:	4b4a      	ldr	r3, [pc, #296]	@ (8008588 <UART_SetConfig+0x294>)
 800845e:	f833 1015 	ldrh.w	r1, [r3, r5, lsl #1]
 8008462:	fbb0 f0f1 	udiv	r0, r0, r1
 8008466:	0853      	lsrs	r3, r2, #1
 8008468:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800846c:	f64f 71ef 	movw	r1, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008470:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008474:	f1a3 0210 	sub.w	r2, r3, #16
 8008478:	428a      	cmp	r2, r1
 800847a:	f63f af74 	bhi.w	8008366 <UART_SetConfig+0x72>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800847e:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 8008482:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008484:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008486:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 800848a:	4313      	orrs	r3, r2
 800848c:	60cb      	str	r3, [r1, #12]
 800848e:	e7de      	b.n	800844e <UART_SetConfig+0x15a>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008490:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8008494:	d050      	beq.n	8008538 <UART_SetConfig+0x244>
        pclk = HAL_RCC_GetPCLK1Freq();
 8008496:	f7ff f8eb 	bl	8007670 <HAL_RCC_GetPCLK1Freq>
        break;
 800849a:	e7a2      	b.n	80083e2 <UART_SetConfig+0xee>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800849c:	4b39      	ldr	r3, [pc, #228]	@ (8008584 <UART_SetConfig+0x290>)
 800849e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80084a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084aa:	d0d2      	beq.n	8008452 <UART_SetConfig+0x15e>
 80084ac:	d9a5      	bls.n	80083fa <UART_SetConfig+0x106>
 80084ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80084b2:	d0b5      	beq.n	8008420 <UART_SetConfig+0x12c>
 80084b4:	e757      	b.n	8008366 <UART_SetConfig+0x72>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80084b6:	4311      	orrs	r1, r2
 80084b8:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80084ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80084bc:	4931      	ldr	r1, [pc, #196]	@ (8008584 <UART_SetConfig+0x290>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80084be:	f022 020f 	bic.w	r2, r2, #15
 80084c2:	432a      	orrs	r2, r5
 80084c4:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80084c6:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 80084ca:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80084ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80084d2:	d03a      	beq.n	800854a <UART_SetConfig+0x256>
 80084d4:	d841      	bhi.n	800855a <UART_SetConfig+0x266>
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d039      	beq.n	800854e <UART_SetConfig+0x25a>
        pclk = HAL_RCC_GetSysClockFreq();
 80084da:	f7fe ff87 	bl	80073ec <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 80084de:	2800      	cmp	r0, #0
 80084e0:	d0b5      	beq.n	800844e <UART_SetConfig+0x15a>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80084e2:	6a65      	ldr	r5, [r4, #36]	@ 0x24
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80084e4:	6866      	ldr	r6, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80084e6:	4b28      	ldr	r3, [pc, #160]	@ (8008588 <UART_SetConfig+0x294>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80084e8:	eb06 0146 	add.w	r1, r6, r6, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80084ec:	f833 2015 	ldrh.w	r2, [r3, r5, lsl #1]
 80084f0:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80084f4:	4299      	cmp	r1, r3
 80084f6:	f63f af36 	bhi.w	8008366 <UART_SetConfig+0x72>
 80084fa:	ebb3 3f06 	cmp.w	r3, r6, lsl #12
 80084fe:	f63f af32 	bhi.w	8008366 <UART_SetConfig+0x72>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008502:	2300      	movs	r3, #0
 8008504:	4619      	mov	r1, r3
 8008506:	f7f8 fbe1 	bl	8000ccc <__aeabi_uldivmod>
 800850a:	0872      	lsrs	r2, r6, #1
 800850c:	0203      	lsls	r3, r0, #8
 800850e:	0209      	lsls	r1, r1, #8
 8008510:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8008514:	1898      	adds	r0, r3, r2
 8008516:	f141 0100 	adc.w	r1, r1, #0
 800851a:	4632      	mov	r2, r6
 800851c:	2300      	movs	r3, #0
 800851e:	f7f8 fbd5 	bl	8000ccc <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008522:	4b1b      	ldr	r3, [pc, #108]	@ (8008590 <UART_SetConfig+0x29c>)
 8008524:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8008528:	429a      	cmp	r2, r3
 800852a:	f63f af1c 	bhi.w	8008366 <UART_SetConfig+0x72>
 800852e:	e78c      	b.n	800844a <UART_SetConfig+0x156>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008530:	2bc0      	cmp	r3, #192	@ 0xc0
 8008532:	f43f af75 	beq.w	8008420 <UART_SetConfig+0x12c>
 8008536:	e716      	b.n	8008366 <UART_SetConfig+0x72>
        pclk = HAL_RCC_GetPCLK1Freq();
 8008538:	f7ff f89a 	bl	8007670 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800853c:	2800      	cmp	r0, #0
 800853e:	d086      	beq.n	800844e <UART_SetConfig+0x15a>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008540:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8008542:	e78a      	b.n	800845a <UART_SetConfig+0x166>
        pclk = HAL_RCC_GetPCLK2Freq();
 8008544:	f7ff f8a6 	bl	8007694 <HAL_RCC_GetPCLK2Freq>
        break;
 8008548:	e7f8      	b.n	800853c <UART_SetConfig+0x248>
        pclk = (uint32_t) HSI_VALUE;
 800854a:	4810      	ldr	r0, [pc, #64]	@ (800858c <UART_SetConfig+0x298>)
 800854c:	e7ca      	b.n	80084e4 <UART_SetConfig+0x1f0>
        pclk = HAL_RCC_GetPCLK1Freq();
 800854e:	f7ff f88f 	bl	8007670 <HAL_RCC_GetPCLK1Freq>
        break;
 8008552:	e7c4      	b.n	80084de <UART_SetConfig+0x1ea>
        pclk = HAL_RCC_GetSysClockFreq();
 8008554:	f7fe ff4a 	bl	80073ec <HAL_RCC_GetSysClockFreq>
        break;
 8008558:	e7f0      	b.n	800853c <UART_SetConfig+0x248>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800855a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800855e:	f47f af02 	bne.w	8008366 <UART_SetConfig+0x72>
        pclk = (uint32_t) LSE_VALUE;
 8008562:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8008566:	e7bd      	b.n	80084e4 <UART_SetConfig+0x1f0>
 8008568:	cfff69f3 	.word	0xcfff69f3
 800856c:	40008000 	.word	0x40008000
 8008570:	40013800 	.word	0x40013800
 8008574:	40004400 	.word	0x40004400
 8008578:	40004800 	.word	0x40004800
 800857c:	40004c00 	.word	0x40004c00
 8008580:	40005000 	.word	0x40005000
 8008584:	40021000 	.word	0x40021000
 8008588:	0800d968 	.word	0x0800d968
 800858c:	00f42400 	.word	0x00f42400
 8008590:	000ffcff 	.word	0x000ffcff

08008594 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008594:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8008596:	071a      	lsls	r2, r3, #28
{
 8008598:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800859a:	d506      	bpl.n	80085aa <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800859c:	6801      	ldr	r1, [r0, #0]
 800859e:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 80085a0:	684a      	ldr	r2, [r1, #4]
 80085a2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80085a6:	4322      	orrs	r2, r4
 80085a8:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80085aa:	07dc      	lsls	r4, r3, #31
 80085ac:	d506      	bpl.n	80085bc <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80085ae:	6801      	ldr	r1, [r0, #0]
 80085b0:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 80085b2:	684a      	ldr	r2, [r1, #4]
 80085b4:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80085b8:	4322      	orrs	r2, r4
 80085ba:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80085bc:	0799      	lsls	r1, r3, #30
 80085be:	d506      	bpl.n	80085ce <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80085c0:	6801      	ldr	r1, [r0, #0]
 80085c2:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 80085c4:	684a      	ldr	r2, [r1, #4]
 80085c6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80085ca:	4322      	orrs	r2, r4
 80085cc:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80085ce:	075a      	lsls	r2, r3, #29
 80085d0:	d506      	bpl.n	80085e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80085d2:	6801      	ldr	r1, [r0, #0]
 80085d4:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 80085d6:	684a      	ldr	r2, [r1, #4]
 80085d8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80085dc:	4322      	orrs	r2, r4
 80085de:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80085e0:	06dc      	lsls	r4, r3, #27
 80085e2:	d506      	bpl.n	80085f2 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80085e4:	6801      	ldr	r1, [r0, #0]
 80085e6:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 80085e8:	688a      	ldr	r2, [r1, #8]
 80085ea:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80085ee:	4322      	orrs	r2, r4
 80085f0:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80085f2:	0699      	lsls	r1, r3, #26
 80085f4:	d506      	bpl.n	8008604 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80085f6:	6801      	ldr	r1, [r0, #0]
 80085f8:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 80085fa:	688a      	ldr	r2, [r1, #8]
 80085fc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008600:	4322      	orrs	r2, r4
 8008602:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008604:	065a      	lsls	r2, r3, #25
 8008606:	d509      	bpl.n	800861c <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008608:	6801      	ldr	r1, [r0, #0]
 800860a:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 800860c:	684a      	ldr	r2, [r1, #4]
 800860e:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8008612:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008614:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008618:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800861a:	d00b      	beq.n	8008634 <UART_AdvFeatureConfig+0xa0>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800861c:	061b      	lsls	r3, r3, #24
 800861e:	d506      	bpl.n	800862e <UART_AdvFeatureConfig+0x9a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008620:	6802      	ldr	r2, [r0, #0]
 8008622:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8008624:	6853      	ldr	r3, [r2, #4]
 8008626:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800862a:	430b      	orrs	r3, r1
 800862c:	6053      	str	r3, [r2, #4]
  }
}
 800862e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008632:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008634:	684a      	ldr	r2, [r1, #4]
 8008636:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8008638:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 800863c:	4322      	orrs	r2, r4
 800863e:	604a      	str	r2, [r1, #4]
 8008640:	e7ec      	b.n	800861c <UART_AdvFeatureConfig+0x88>
 8008642:	bf00      	nop

08008644 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008644:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008646:	2300      	movs	r3, #0
{
 8008648:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800864a:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800864e:	f7fc fbf5 	bl	8004e3c <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008652:	6822      	ldr	r2, [r4, #0]
 8008654:	6813      	ldr	r3, [r2, #0]
 8008656:	071b      	lsls	r3, r3, #28
  tickstart = HAL_GetTick();
 8008658:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800865a:	d40f      	bmi.n	800867c <UART_CheckIdleState+0x38>
      return HAL_TIMEOUT;
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800865c:	6813      	ldr	r3, [r2, #0]
 800865e:	0759      	lsls	r1, r3, #29
 8008660:	d431      	bmi.n	80086c6 <UART_CheckIdleState+0x82>
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008662:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8008664:	2220      	movs	r2, #32
 8008666:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
  huart->RxEventType = HAL_UART_RXEVENT_TC;

  __HAL_UNLOCK(huart);

  return HAL_OK;
 800866a:	4618      	mov	r0, r3
  huart->RxState = HAL_UART_STATE_READY;
 800866c:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008670:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008672:	6723      	str	r3, [r4, #112]	@ 0x70
      __HAL_UNLOCK(huart);
 8008674:	2300      	movs	r3, #0
 8008676:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 800867a:	bd38      	pop	{r3, r4, r5, pc}
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800867c:	69d3      	ldr	r3, [r2, #28]
 800867e:	0298      	lsls	r0, r3, #10
 8008680:	d4ec      	bmi.n	800865c <UART_CheckIdleState+0x18>
 8008682:	e00c      	b.n	800869e <UART_CheckIdleState+0x5a>
      {

        return HAL_TIMEOUT;
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008684:	6819      	ldr	r1, [r3, #0]
 8008686:	0749      	lsls	r1, r1, #29
 8008688:	461a      	mov	r2, r3
 800868a:	d505      	bpl.n	8008698 <UART_CheckIdleState+0x54>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800868c:	69d9      	ldr	r1, [r3, #28]
 800868e:	0708      	lsls	r0, r1, #28
 8008690:	d44a      	bmi.n	8008728 <UART_CheckIdleState+0xe4>
          /* Process Unlocked */
          __HAL_UNLOCK(huart);

          return HAL_ERROR;
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008692:	69d9      	ldr	r1, [r3, #28]
 8008694:	0509      	lsls	r1, r1, #20
 8008696:	d475      	bmi.n	8008784 <UART_CheckIdleState+0x140>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008698:	69db      	ldr	r3, [r3, #28]
 800869a:	0298      	lsls	r0, r3, #10
 800869c:	d4de      	bmi.n	800865c <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800869e:	f7fc fbcd 	bl	8004e3c <HAL_GetTick>
 80086a2:	1b43      	subs	r3, r0, r5
 80086a4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80086a8:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80086aa:	d3eb      	bcc.n	8008684 <UART_CheckIdleState+0x40>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086ac:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80086b0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086b4:	e843 2100 	strex	r1, r2, [r3]
 80086b8:	2900      	cmp	r1, #0
 80086ba:	d1f7      	bne.n	80086ac <UART_CheckIdleState+0x68>
      huart->gState = HAL_UART_STATE_READY;
 80086bc:	2320      	movs	r3, #32
 80086be:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 80086c2:	2003      	movs	r0, #3
 80086c4:	e7d6      	b.n	8008674 <UART_CheckIdleState+0x30>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80086c6:	69d3      	ldr	r3, [r2, #28]
 80086c8:	025b      	lsls	r3, r3, #9
 80086ca:	d4ca      	bmi.n	8008662 <UART_CheckIdleState+0x1e>
 80086cc:	e00d      	b.n	80086ea <UART_CheckIdleState+0xa6>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80086ce:	681a      	ldr	r2, [r3, #0]
 80086d0:	0750      	lsls	r0, r2, #29
 80086d2:	d507      	bpl.n	80086e4 <UART_CheckIdleState+0xa0>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80086d4:	69da      	ldr	r2, [r3, #28]
 80086d6:	0711      	lsls	r1, r2, #28
 80086d8:	f100 8082 	bmi.w	80087e0 <UART_CheckIdleState+0x19c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80086dc:	69da      	ldr	r2, [r3, #28]
 80086de:	0512      	lsls	r2, r2, #20
 80086e0:	f100 80ac 	bmi.w	800883c <UART_CheckIdleState+0x1f8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80086e4:	69db      	ldr	r3, [r3, #28]
 80086e6:	025b      	lsls	r3, r3, #9
 80086e8:	d4bb      	bmi.n	8008662 <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80086ea:	f7fc fba7 	bl	8004e3c <HAL_GetTick>
 80086ee:	1b43      	subs	r3, r0, r5
 80086f0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80086f4:	6823      	ldr	r3, [r4, #0]
 80086f6:	d3ea      	bcc.n	80086ce <UART_CheckIdleState+0x8a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086f8:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80086fc:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008700:	e843 2100 	strex	r1, r2, [r3]
 8008704:	2900      	cmp	r1, #0
 8008706:	d1f7      	bne.n	80086f8 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008708:	f103 0208 	add.w	r2, r3, #8
 800870c:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008710:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008714:	f103 0008 	add.w	r0, r3, #8
 8008718:	e840 2100 	strex	r1, r2, [r0]
 800871c:	2900      	cmp	r1, #0
 800871e:	d1f3      	bne.n	8008708 <UART_CheckIdleState+0xc4>
      huart->RxState = HAL_UART_STATE_READY;
 8008720:	2320      	movs	r3, #32
 8008722:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 8008726:	e7cc      	b.n	80086c2 <UART_CheckIdleState+0x7e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008728:	2208      	movs	r2, #8
 800872a:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800872c:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008730:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008734:	e843 2100 	strex	r1, r2, [r3]
 8008738:	2900      	cmp	r1, #0
 800873a:	d1f7      	bne.n	800872c <UART_CheckIdleState+0xe8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800873c:	4856      	ldr	r0, [pc, #344]	@ (8008898 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800873e:	f103 0208 	add.w	r2, r3, #8
 8008742:	e852 2f00 	ldrex	r2, [r2]
 8008746:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008748:	f103 0508 	add.w	r5, r3, #8
 800874c:	e845 2100 	strex	r1, r2, [r5]
 8008750:	2900      	cmp	r1, #0
 8008752:	d1f4      	bne.n	800873e <UART_CheckIdleState+0xfa>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008754:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8008756:	2a01      	cmp	r2, #1
 8008758:	d00b      	beq.n	8008772 <UART_CheckIdleState+0x12e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800875a:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800875c:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800875e:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8008760:	f8c4 008c 	str.w	r0, [r4, #140]	@ 0x8c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008764:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008766:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 8008768:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800876c:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_ERROR;
 8008770:	e79c      	b.n	80086ac <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008772:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008776:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800877a:	e843 2100 	strex	r1, r2, [r3]
 800877e:	2900      	cmp	r1, #0
 8008780:	d1f7      	bne.n	8008772 <UART_CheckIdleState+0x12e>
 8008782:	e7ea      	b.n	800875a <UART_CheckIdleState+0x116>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008784:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008788:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800878a:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800878e:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008792:	e843 2100 	strex	r1, r2, [r3]
 8008796:	2900      	cmp	r1, #0
 8008798:	d1f7      	bne.n	800878a <UART_CheckIdleState+0x146>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800879a:	483f      	ldr	r0, [pc, #252]	@ (8008898 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800879c:	f103 0208 	add.w	r2, r3, #8
 80087a0:	e852 2f00 	ldrex	r2, [r2]
 80087a4:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087a6:	f103 0508 	add.w	r5, r3, #8
 80087aa:	e845 2100 	strex	r1, r2, [r5]
 80087ae:	2900      	cmp	r1, #0
 80087b0:	d1f4      	bne.n	800879c <UART_CheckIdleState+0x158>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087b2:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 80087b4:	2a01      	cmp	r2, #1
 80087b6:	d00a      	beq.n	80087ce <UART_CheckIdleState+0x18a>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087b8:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 80087ba:	2120      	movs	r1, #32
 80087bc:	f8c4 108c 	str.w	r1, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 80087c0:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087c2:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 80087c4:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80087c8:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 80087cc:	e76e      	b.n	80086ac <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087ce:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087d2:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087d6:	e843 2100 	strex	r1, r2, [r3]
 80087da:	2900      	cmp	r1, #0
 80087dc:	d1f7      	bne.n	80087ce <UART_CheckIdleState+0x18a>
 80087de:	e7eb      	b.n	80087b8 <UART_CheckIdleState+0x174>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80087e0:	2208      	movs	r2, #8
 80087e2:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087e4:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80087e8:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087ec:	e843 2100 	strex	r1, r2, [r3]
 80087f0:	2900      	cmp	r1, #0
 80087f2:	d1f7      	bne.n	80087e4 <UART_CheckIdleState+0x1a0>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80087f4:	4828      	ldr	r0, [pc, #160]	@ (8008898 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087f6:	f103 0208 	add.w	r2, r3, #8
 80087fa:	e852 2f00 	ldrex	r2, [r2]
 80087fe:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008800:	f103 0508 	add.w	r5, r3, #8
 8008804:	e845 2100 	strex	r1, r2, [r5]
 8008808:	2900      	cmp	r1, #0
 800880a:	d1f4      	bne.n	80087f6 <UART_CheckIdleState+0x1b2>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800880c:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 800880e:	2a01      	cmp	r2, #1
 8008810:	d00b      	beq.n	800882a <UART_CheckIdleState+0x1e6>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008812:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8008814:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008816:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8008818:	f8c4 008c 	str.w	r0, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 800881c:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800881e:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 8008820:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008824:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_ERROR;
 8008828:	e766      	b.n	80086f8 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800882a:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800882e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008832:	e843 2100 	strex	r1, r2, [r3]
 8008836:	2900      	cmp	r1, #0
 8008838:	d1f7      	bne.n	800882a <UART_CheckIdleState+0x1e6>
 800883a:	e7ea      	b.n	8008812 <UART_CheckIdleState+0x1ce>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800883c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008840:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008842:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008846:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800884a:	e843 2100 	strex	r1, r2, [r3]
 800884e:	2900      	cmp	r1, #0
 8008850:	d1f7      	bne.n	8008842 <UART_CheckIdleState+0x1fe>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008852:	4811      	ldr	r0, [pc, #68]	@ (8008898 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008854:	f103 0208 	add.w	r2, r3, #8
 8008858:	e852 2f00 	ldrex	r2, [r2]
 800885c:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800885e:	f103 0508 	add.w	r5, r3, #8
 8008862:	e845 2100 	strex	r1, r2, [r5]
 8008866:	2900      	cmp	r1, #0
 8008868:	d1f4      	bne.n	8008854 <UART_CheckIdleState+0x210>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800886a:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 800886c:	2a01      	cmp	r2, #1
 800886e:	d00a      	beq.n	8008886 <UART_CheckIdleState+0x242>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008870:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8008872:	2120      	movs	r1, #32
 8008874:	f8c4 108c 	str.w	r1, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 8008878:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800887a:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 800887c:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008880:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 8008884:	e738      	b.n	80086f8 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008886:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800888a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800888e:	e843 2100 	strex	r1, r2, [r3]
 8008892:	2900      	cmp	r1, #0
 8008894:	d1f7      	bne.n	8008886 <UART_CheckIdleState+0x242>
 8008896:	e7eb      	b.n	8008870 <UART_CheckIdleState+0x22c>
 8008898:	effffffe 	.word	0xeffffffe

0800889c <HAL_UART_Init>:
  if (huart == NULL)
 800889c:	b380      	cbz	r0, 8008900 <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 800889e:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 80088a2:	b510      	push	{r4, lr}
 80088a4:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80088a6:	b333      	cbz	r3, 80088f6 <HAL_UART_Init+0x5a>
  __HAL_UART_DISABLE(huart);
 80088a8:	6822      	ldr	r2, [r4, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80088aa:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
  huart->gState = HAL_UART_STATE_BUSY;
 80088ac:	2324      	movs	r3, #36	@ 0x24
 80088ae:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 80088b2:	6813      	ldr	r3, [r2, #0]
 80088b4:	f023 0301 	bic.w	r3, r3, #1
 80088b8:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80088ba:	b9c1      	cbnz	r1, 80088ee <HAL_UART_Init+0x52>
  if (UART_SetConfig(huart) == HAL_ERROR)
 80088bc:	4620      	mov	r0, r4
 80088be:	f7ff fd19 	bl	80082f4 <UART_SetConfig>
 80088c2:	2801      	cmp	r0, #1
 80088c4:	d011      	beq.n	80088ea <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80088c6:	6823      	ldr	r3, [r4, #0]
 80088c8:	685a      	ldr	r2, [r3, #4]
 80088ca:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80088ce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80088d0:	689a      	ldr	r2, [r3, #8]
 80088d2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80088d6:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80088d8:	681a      	ldr	r2, [r3, #0]
 80088da:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 80088de:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 80088e0:	601a      	str	r2, [r3, #0]
}
 80088e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 80088e6:	f7ff bead 	b.w	8008644 <UART_CheckIdleState>
}
 80088ea:	2001      	movs	r0, #1
 80088ec:	bd10      	pop	{r4, pc}
    UART_AdvFeatureConfig(huart);
 80088ee:	4620      	mov	r0, r4
 80088f0:	f7ff fe50 	bl	8008594 <UART_AdvFeatureConfig>
 80088f4:	e7e2      	b.n	80088bc <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 80088f6:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 80088fa:	f7fc f921 	bl	8004b40 <HAL_UART_MspInit>
 80088fe:	e7d3      	b.n	80088a8 <HAL_UART_Init+0xc>
}
 8008900:	2001      	movs	r0, #1
 8008902:	4770      	bx	lr

08008904 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008904:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8008908:	2b01      	cmp	r3, #1
 800890a:	d017      	beq.n	800893c <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800890c:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800890e:	2324      	movs	r3, #36	@ 0x24
{
 8008910:	b410      	push	{r4}
  huart->gState = HAL_UART_STATE_BUSY;
 8008912:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008916:	6811      	ldr	r1, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008918:	6814      	ldr	r4, [r2, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800891a:	2300      	movs	r3, #0
  __HAL_UART_DISABLE(huart);
 800891c:	f024 0401 	bic.w	r4, r4, #1
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008920:	f021 5100 	bic.w	r1, r1, #536870912	@ 0x20000000
  __HAL_UART_DISABLE(huart);
 8008924:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008926:	6643      	str	r3, [r0, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008928:	6011      	str	r1, [r2, #0]

  huart->gState = HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800892a:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_READY;
 800892e:	2220      	movs	r2, #32
 8008930:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88

  return HAL_OK;
}
 8008934:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 8008938:	4618      	mov	r0, r3
}
 800893a:	4770      	bx	lr
  __HAL_LOCK(huart);
 800893c:	2002      	movs	r0, #2
}
 800893e:	4770      	bx	lr

08008940 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008940:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 8008944:	2a01      	cmp	r2, #1
 8008946:	d037      	beq.n	80089b8 <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;
 8008948:	4603      	mov	r3, r0

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800894a:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800894c:	2024      	movs	r0, #36	@ 0x24
{
 800894e:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 8008950:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008954:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008956:	6810      	ldr	r0, [r2, #0]
 8008958:	f020 0001 	bic.w	r0, r0, #1
 800895c:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800895e:	6890      	ldr	r0, [r2, #8]
 8008960:	f020 4060 	bic.w	r0, r0, #3758096384	@ 0xe0000000
 8008964:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008966:	6e58      	ldr	r0, [r3, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008968:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800896a:	b310      	cbz	r0, 80089b2 <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800896c:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800896e:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
 8008970:	4d12      	ldr	r5, [pc, #72]	@ (80089bc <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008972:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008976:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800897a:	4911      	ldr	r1, [pc, #68]	@ (80089c0 <HAL_UARTEx_SetTxFifoThreshold+0x80>)
 800897c:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008980:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 8008984:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 8008988:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800898c:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800898e:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008990:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008994:	fbb1 f1f5 	udiv	r1, r1, r5
 8008998:	f8a3 1068 	strh.w	r1, [r3, #104]	@ 0x68
  __HAL_UNLOCK(huart);
 800899c:	2100      	movs	r1, #0
 800899e:	f8a3 006a 	strh.w	r0, [r3, #106]	@ 0x6a
  huart->gState = HAL_UART_STATE_READY;
 80089a2:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80089a4:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 80089a6:	f883 1084 	strb.w	r1, [r3, #132]	@ 0x84
  return HAL_OK;
 80089aa:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 80089ac:	f8c3 5088 	str.w	r5, [r3, #136]	@ 0x88
}
 80089b0:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 80089b2:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 80089b4:	4608      	mov	r0, r1
 80089b6:	e7ef      	b.n	8008998 <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 80089b8:	2002      	movs	r0, #2
}
 80089ba:	4770      	bx	lr
 80089bc:	0800d980 	.word	0x0800d980
 80089c0:	0800d988 	.word	0x0800d988

080089c4 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 80089c4:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 80089c8:	2a01      	cmp	r2, #1
 80089ca:	d037      	beq.n	8008a3c <HAL_UARTEx_SetRxFifoThreshold+0x78>
  huart->gState = HAL_UART_STATE_BUSY;
 80089cc:	4603      	mov	r3, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80089ce:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80089d0:	2024      	movs	r0, #36	@ 0x24
{
 80089d2:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 80089d4:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80089d8:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 80089da:	6810      	ldr	r0, [r2, #0]
 80089dc:	f020 0001 	bic.w	r0, r0, #1
 80089e0:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80089e2:	6890      	ldr	r0, [r2, #8]
 80089e4:	f020 6060 	bic.w	r0, r0, #234881024	@ 0xe000000
 80089e8:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80089ea:	6e58      	ldr	r0, [r3, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80089ec:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80089ee:	b310      	cbz	r0, 8008a36 <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80089f0:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80089f2:	6890      	ldr	r0, [r2, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 80089f4:	4d12      	ldr	r5, [pc, #72]	@ (8008a40 <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80089f6:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80089fa:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80089fe:	4911      	ldr	r1, [pc, #68]	@ (8008a44 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8008a00:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008a04:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 8008a08:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 8008a0c:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008a10:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008a12:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008a14:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008a18:	fbb1 f1f5 	udiv	r1, r1, r5
 8008a1c:	f8a3 1068 	strh.w	r1, [r3, #104]	@ 0x68
  __HAL_UNLOCK(huart);
 8008a20:	2100      	movs	r1, #0
 8008a22:	f8a3 006a 	strh.w	r0, [r3, #106]	@ 0x6a
  huart->gState = HAL_UART_STATE_READY;
 8008a26:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008a28:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 8008a2a:	f883 1084 	strb.w	r1, [r3, #132]	@ 0x84
  return HAL_OK;
 8008a2e:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8008a30:	f8c3 5088 	str.w	r5, [r3, #136]	@ 0x88
}
 8008a34:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 8008a36:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 8008a38:	4608      	mov	r0, r1
 8008a3a:	e7ef      	b.n	8008a1c <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 8008a3c:	2002      	movs	r0, #2
}
 8008a3e:	4770      	bx	lr
 8008a40:	0800d980 	.word	0x0800d980
 8008a44:	0800d988 	.word	0x0800d988

08008a48 <VBS_GetAvBusVoltage_V>:
    temp = 0U;
  }
  else
  {
#endif
    temp = (uint32_t)(pHandle->AvBusVoltage_d);
 8008a48:	88c3      	ldrh	r3, [r0, #6]
    temp *= pHandle->ConversionFactor;
 8008a4a:	8840      	ldrh	r0, [r0, #2]
 8008a4c:	fb03 f000 	mul.w	r0, r3, r0
    temp /= 65536U;
#ifdef NULL_PTR_CHECK_BUS_VOLT
  }
#endif
  return ((uint16_t)temp);
}
 8008a50:	0c00      	lsrs	r0, r0, #16
 8008a52:	4770      	bx	lr

08008a54 <Circle_Limitation>:
  *  @f$v_q = \sqrt(MaxModule^2-v_d^2\ ) @f$

  *
  */
__weak qd_t Circle_Limitation(const CircleLimitation_Handle_t *pHandle, qd_t Vqd)
{
 8008a54:	b570      	push	{r4, r5, r6, lr}
    int32_t square_limit;
    int32_t vd_square_limit;
    int32_t new_q;
    int32_t new_d;

    maxModule = (int32_t)pHandle->MaxModule;
 8008a56:	8803      	ldrh	r3, [r0, #0]
 8008a58:	140d      	asrs	r5, r1, #16
 8008a5a:	b20c      	sxth	r4, r1

    square_q = ((int32_t)(Vqd.q)) * Vqd.q;
    square_d = ((int32_t)(Vqd.d)) * Vqd.d;
 8008a5c:	fb05 f205 	mul.w	r2, r5, r5
    square_limit = maxModule * maxModule;
 8008a60:	fb03 f303 	mul.w	r3, r3, r3
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
    square_sum = square_q + square_d;
 8008a64:	fb04 2104 	mla	r1, r4, r4, r2

    if (square_sum > square_limit)
 8008a68:	428b      	cmp	r3, r1
{
 8008a6a:	b084      	sub	sp, #16
    if (square_sum > square_limit)
 8008a6c:	da0f      	bge.n	8008a8e <Circle_Limitation+0x3a>
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
 8008a6e:	8846      	ldrh	r6, [r0, #2]
 8008a70:	fb06 f006 	mul.w	r0, r6, r6
    {
      if (square_d <= vd_square_limit)
 8008a74:	4282      	cmp	r2, r0
 8008a76:	dd13      	ble.n	8008aa0 <Circle_Limitation+0x4c>
        new_d = Vqd.d;
      }
      else
      {
        new_d = (int32_t)pHandle->MaxVd;
        if (Vqd.d < 0)
 8008a78:	2d00      	cmp	r5, #0
#if defined CIRCLE_LIMITATION_SQRT_M0
        square_temp = (square_limit - vd_square_limit) / 1048576;
        new_q = SqrtTable[square_temp];
#else
        square_temp = square_limit - vd_square_limit;
        new_q = MCM_Sqrt(square_temp);
 8008a7a:	eba3 0000 	sub.w	r0, r3, r0
          new_d = -new_d;
 8008a7e:	bfb8      	it	lt
 8008a80:	4276      	neglt	r6, r6
        new_q = MCM_Sqrt(square_temp);
 8008a82:	f7f9 fbf1 	bl	8002268 <MCM_Sqrt>
#endif
        if (Vqd.q < 0)
 8008a86:	2c00      	cmp	r4, #0
        {
          /* Nothing to do */
        }
      }
      local_vqd.q = (int16_t)new_q;
      local_vqd.d = (int16_t)new_d;
 8008a88:	b235      	sxth	r5, r6
        if (Vqd.q < 0)
 8008a8a:	db0e      	blt.n	8008aaa <Circle_Limitation+0x56>
      local_vqd.q = (int16_t)new_q;
 8008a8c:	b204      	sxth	r4, r0
    }
#ifdef NULL_PTR_CHECK_CRC_LIM
  }
#endif
  return (local_vqd);
 8008a8e:	b2a4      	uxth	r4, r4
 8008a90:	2000      	movs	r0, #0
 8008a92:	f364 000f 	bfi	r0, r4, #0, #16
 8008a96:	b2ad      	uxth	r5, r5
 8008a98:	f365 401f 	bfi	r0, r5, #16, #16
}
 8008a9c:	b004      	add	sp, #16
 8008a9e:	bd70      	pop	{r4, r5, r6, pc}
        new_q = MCM_Sqrt(square_temp);
 8008aa0:	1a98      	subs	r0, r3, r2
 8008aa2:	f7f9 fbe1 	bl	8002268 <MCM_Sqrt>
        if (Vqd.q < 0)
 8008aa6:	2c00      	cmp	r4, #0
 8008aa8:	daf0      	bge.n	8008a8c <Circle_Limitation+0x38>
          new_q = - new_q;
 8008aaa:	4240      	negs	r0, r0
      local_vqd.q = (int16_t)new_q;
 8008aac:	b204      	sxth	r4, r0
      local_vqd.d = (int16_t)new_d;
 8008aae:	e7ee      	b.n	8008a8e <Circle_Limitation+0x3a>

08008ab0 <MCPA_dataLog>:
  * @brief  Allocates and fills buffer with asynchronous data to be sent to controller
  *
  * @param  *pHandle Pointer to the MCPA Handle
  */
void MCPA_dataLog(MCPA_Handle_t *pHandle)
{
 8008ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#endif
    uint32_t *logValue;
    uint16_t *logValue16;
    uint8_t i;

    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 8008ab2:	7fc3      	ldrb	r3, [r0, #31]
 8008ab4:	f890 2022 	ldrb.w	r2, [r0, #34]	@ 0x22
 8008ab8:	429a      	cmp	r2, r3
{
 8008aba:	4604      	mov	r4, r0
    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 8008abc:	d002      	beq.n	8008ac4 <MCPA_dataLog+0x14>
      }
    }
    else
    {
      /* Nothing to log just waiting next call to MCPA_datalog */
      pHandle->HFIndex++;
 8008abe:	3301      	adds	r3, #1
 8008ac0:	77c3      	strb	r3, [r0, #31]
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
}
 8008ac2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (0U == pHandle->bufferIndex)
 8008ac4:	8b05      	ldrh	r5, [r0, #24]
      pHandle->HFIndex = 0U;
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	77c3      	strb	r3, [r0, #31]
      if (0U == pHandle->bufferIndex)
 8008aca:	2d00      	cmp	r5, #0
 8008acc:	d02f      	beq.n	8008b2e <MCPA_dataLog+0x7e>
        logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8008ace:	6961      	ldr	r1, [r4, #20]
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 8008ad0:	8ba2      	ldrh	r2, [r4, #28]
 8008ad2:	42aa      	cmp	r2, r5
 8008ad4:	d31a      	bcc.n	8008b0c <MCPA_dataLog+0x5c>
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8008ad6:	f894 6024 	ldrb.w	r6, [r4, #36]	@ 0x24
        logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8008ada:	194b      	adds	r3, r1, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8008adc:	2e00      	cmp	r6, #0
 8008ade:	d07a      	beq.n	8008bd6 <MCPA_dataLog+0x126>
 8008ae0:	68a2      	ldr	r2, [r4, #8]
 8008ae2:	eb03 0c46 	add.w	ip, r3, r6, lsl #1
 8008ae6:	3a04      	subs	r2, #4
          *logValue16 = *((uint16_t *) pHandle->dataPtrTableBuff[i]) ; //cstat !MISRAC2012-Rule-11.5
 8008ae8:	f852 0f04 	ldr.w	r0, [r2, #4]!
 8008aec:	8800      	ldrh	r0, [r0, #0]
 8008aee:	f823 0b02 	strh.w	r0, [r3], #2
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 8008af2:	8b25      	ldrh	r5, [r4, #24]
 8008af4:	3502      	adds	r5, #2
 8008af6:	b2ad      	uxth	r5, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8008af8:	459c      	cmp	ip, r3
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 8008afa:	8325      	strh	r5, [r4, #24]
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8008afc:	d1f4      	bne.n	8008ae8 <MCPA_dataLog+0x38>
        if (pHandle->MFRateBuff < 254U)
 8008afe:	f894 3026 	ldrb.w	r3, [r4, #38]	@ 0x26
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8008b02:	8ba2      	ldrh	r2, [r4, #28]
        if (pHandle->MFRateBuff < 254U)
 8008b04:	2bfd      	cmp	r3, #253	@ 0xfd
 8008b06:	d96b      	bls.n	8008be0 <MCPA_dataLog+0x130>
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8008b08:	4295      	cmp	r5, r2
 8008b0a:	d9da      	bls.n	8008ac2 <MCPA_dataLog+0x12>
        if (pHandle->MFRateBuff == 254U) /* MFRateBuff = 254 means we dump MF data once per buffer */
 8008b0c:	f894 3026 	ldrb.w	r3, [r4, #38]	@ 0x26
 8008b10:	2bfe      	cmp	r3, #254	@ 0xfe
 8008b12:	d04a      	beq.n	8008baa <MCPA_dataLog+0xfa>
        *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 8008b14:	f894 302a 	ldrb.w	r3, [r4, #42]	@ 0x2a
 8008b18:	534b      	strh	r3, [r1, r5]
        pHandle->pTransportLayer->fSendPacket(pHandle->pTransportLayer, pHandle->currentBuffer,
 8008b1a:	8b22      	ldrh	r2, [r4, #24]
 8008b1c:	6820      	ldr	r0, [r4, #0]
 8008b1e:	3202      	adds	r2, #2
 8008b20:	2309      	movs	r3, #9
 8008b22:	6845      	ldr	r5, [r0, #4]
 8008b24:	b292      	uxth	r2, r2
 8008b26:	47a8      	blx	r5
        pHandle->bufferIndex = 0U;
 8008b28:	2300      	movs	r3, #0
 8008b2a:	8323      	strh	r3, [r4, #24]
}
 8008b2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (0U == pHandle->pTransportLayer->fGetBuffer (pHandle->pTransportLayer,
 8008b2e:	4601      	mov	r1, r0
 8008b30:	2209      	movs	r2, #9
 8008b32:	f851 0b14 	ldr.w	r0, [r1], #20
 8008b36:	6803      	ldr	r3, [r0, #0]
 8008b38:	4798      	blx	r3
 8008b3a:	b390      	cbz	r0, 8008ba2 <MCPA_dataLog+0xf2>
          *logValue = GLOBAL_TIMESTAMP; /* 32 first bits is used to store Timestamp */
 8008b3c:	4b3a      	ldr	r3, [pc, #232]	@ (8008c28 <MCPA_dataLog+0x178>)
          logValue = (uint32_t *)pHandle->currentBuffer; //cstat !MISRAC2012-Rule-11.3
 8008b3e:	6961      	ldr	r1, [r4, #20]
          *logValue = GLOBAL_TIMESTAMP; /* 32 first bits is used to store Timestamp */
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	600b      	str	r3, [r1, #0]
          if (pHandle->Mark == pHandle->MarkBuff)
 8008b44:	f894 0029 	ldrb.w	r0, [r4, #41]	@ 0x29
 8008b48:	f894 202a 	ldrb.w	r2, [r4, #42]	@ 0x2a
          pHandle->MFIndex = 0U; /* Restart the motif from scratch at each buffer */
 8008b4c:	f884 5020 	strb.w	r5, [r4, #32]
          pHandle->bufferIndex = 4U;
 8008b50:	2304      	movs	r3, #4
          if (pHandle->Mark == pHandle->MarkBuff)
 8008b52:	4282      	cmp	r2, r0
          pHandle->bufferIndex = 4U;
 8008b54:	8323      	strh	r3, [r4, #24]
          if (pHandle->Mark == pHandle->MarkBuff)
 8008b56:	d101      	bne.n	8008b5c <MCPA_dataLog+0xac>
 8008b58:	461d      	mov	r5, r3
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 8008b5a:	e7b9      	b.n	8008ad0 <MCPA_dataLog+0x20>
            pHandle->MFNumBuff           = pHandle->MFNum;
 8008b5c:	f894 3027 	ldrb.w	r3, [r4, #39]	@ 0x27
            pHandle->HFNumBuff           = pHandle->HFNum;
 8008b60:	f894 2023 	ldrb.w	r2, [r4, #35]	@ 0x23
            pHandle->MFRateBuff          = pHandle->MFRate;
 8008b64:	f894 1025 	ldrb.w	r1, [r4, #37]	@ 0x25
            pHandle->HFRateBuff          = pHandle->HFRate;
 8008b68:	f894 5021 	ldrb.w	r5, [r4, #33]	@ 0x21
            pHandle->HFNumBuff           = pHandle->HFNum;
 8008b6c:	f884 2024 	strb.w	r2, [r4, #36]	@ 0x24
            pHandle->MFNumBuff           = pHandle->MFNum;
 8008b70:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
                         ((uint32_t)pHandle->HFNum + (uint32_t)pHandle->MFNum) * 4U); /* We store pointer here,
 8008b74:	441a      	add	r2, r3
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 8008b76:	8b63      	ldrh	r3, [r4, #26]
            pHandle->MarkBuff            = pHandle->Mark;
 8008b78:	f884 002a 	strb.w	r0, [r4, #42]	@ 0x2a
            pHandle->MFRateBuff          = pHandle->MFRate;
 8008b7c:	f884 1026 	strb.w	r1, [r4, #38]	@ 0x26
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 8008b80:	83a3      	strh	r3, [r4, #28]
            (void)memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable,
 8008b82:	e9d4 1001 	ldrd	r1, r0, [r4, #4]
 8008b86:	0092      	lsls	r2, r2, #2
            pHandle->HFRateBuff          = pHandle->HFRate;
 8008b88:	f884 5022 	strb.w	r5, [r4, #34]	@ 0x22
            (void)memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable,
 8008b8c:	f003 fbda 	bl	800c344 <memcpy>
                         (uint32_t)pHandle->HFNum + (uint32_t)pHandle->MFNum); /* 1 size byte per ID */
 8008b90:	f894 2023 	ldrb.w	r2, [r4, #35]	@ 0x23
 8008b94:	f894 3027 	ldrb.w	r3, [r4, #39]	@ 0x27
            (void)memcpy(pHandle->dataSizeTableBuff, pHandle->dataSizeTable,
 8008b98:	e9d4 1003 	ldrd	r1, r0, [r4, #12]
 8008b9c:	441a      	add	r2, r3
 8008b9e:	f003 fbd1 	bl	800c344 <memcpy>
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 8008ba2:	8b25      	ldrh	r5, [r4, #24]
 8008ba4:	2d00      	cmp	r5, #0
 8008ba6:	d192      	bne.n	8008ace <MCPA_dataLog+0x1e>
}
 8008ba8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8008baa:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8008bae:	f894 0028 	ldrb.w	r0, [r4, #40]	@ 0x28
 8008bb2:	4418      	add	r0, r3
 8008bb4:	4283      	cmp	r3, r0
 8008bb6:	daad      	bge.n	8008b14 <MCPA_dataLog+0x64>
            *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8008bb8:	68a7      	ldr	r7, [r4, #8]
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8008bba:	6926      	ldr	r6, [r4, #16]
            *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8008bbc:	f857 2023 	ldr.w	r2, [r7, r3, lsl #2]
 8008bc0:	6812      	ldr	r2, [r2, #0]
 8008bc2:	514a      	str	r2, [r1, r5]
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8008bc4:	1c5a      	adds	r2, r3, #1
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8008bc6:	5cf3      	ldrb	r3, [r6, r3]
 8008bc8:	442b      	add	r3, r5
 8008bca:	b29d      	uxth	r5, r3
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8008bcc:	b2d3      	uxtb	r3, r2
 8008bce:	4283      	cmp	r3, r0
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8008bd0:	8325      	strh	r5, [r4, #24]
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8008bd2:	dbf3      	blt.n	8008bbc <MCPA_dataLog+0x10c>
 8008bd4:	e79e      	b.n	8008b14 <MCPA_dataLog+0x64>
        if (pHandle->MFRateBuff < 254U)
 8008bd6:	f894 3026 	ldrb.w	r3, [r4, #38]	@ 0x26
 8008bda:	2bfd      	cmp	r3, #253	@ 0xfd
 8008bdc:	f63f af71 	bhi.w	8008ac2 <MCPA_dataLog+0x12>
          if (pHandle->MFIndex == pHandle->MFRateBuff)
 8008be0:	f894 0020 	ldrb.w	r0, [r4, #32]
 8008be4:	4298      	cmp	r0, r3
 8008be6:	d005      	beq.n	8008bf4 <MCPA_dataLog+0x144>
            pHandle->MFIndex ++;
 8008be8:	3001      	adds	r0, #1
 8008bea:	f884 0020 	strb.w	r0, [r4, #32]
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8008bee:	42aa      	cmp	r2, r5
 8008bf0:	d390      	bcc.n	8008b14 <MCPA_dataLog+0x64>
}
 8008bf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8008bf4:	f894 7028 	ldrb.w	r7, [r4, #40]	@ 0x28
 8008bf8:	4437      	add	r7, r6
            pHandle->MFIndex = 0U;
 8008bfa:	2300      	movs	r3, #0
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8008bfc:	42be      	cmp	r6, r7
            pHandle->MFIndex = 0U;
 8008bfe:	f884 3020 	strb.w	r3, [r4, #32]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8008c02:	daf4      	bge.n	8008bee <MCPA_dataLog+0x13e>
              *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8008c04:	f8d4 e008 	ldr.w	lr, [r4, #8]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8008c08:	f8d4 c010 	ldr.w	ip, [r4, #16]
              *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8008c0c:	f85e 3026 	ldr.w	r3, [lr, r6, lsl #2]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	514b      	str	r3, [r1, r5]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8008c14:	f81c 3006 	ldrb.w	r3, [ip, r6]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8008c18:	1c70      	adds	r0, r6, #1
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8008c1a:	442b      	add	r3, r5
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8008c1c:	b2c6      	uxtb	r6, r0
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8008c1e:	b29d      	uxth	r5, r3
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8008c20:	42be      	cmp	r6, r7
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8008c22:	8325      	strh	r5, [r4, #24]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8008c24:	dbf2      	blt.n	8008c0c <MCPA_dataLog+0x15c>
 8008c26:	e76f      	b.n	8008b08 <MCPA_dataLog+0x58>
 8008c28:	20001b70 	.word	0x20001b70

08008c2c <MCPA_cfgLog>:
  *
  * @param  *pHandle Pointer to the MCPA Handle
  * @param  *cfgdata Configuration of the Async communication
  */
uint8_t MCPA_cfgLog(MCPA_Handle_t *pHandle, uint8_t *cfgdata)
{
 8008c2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    uint8_t i;
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF) */
    uint16_t newID, buffSize;
    uint8_t *pCfgData = cfgdata;

    buffSize = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
 8008c30:	880f      	ldrh	r7, [r1, #0]
{
 8008c32:	4604      	mov	r4, r0

    if (buffSize == 0U)
 8008c34:	2f00      	cmp	r7, #0
 8008c36:	d046      	beq.n	8008cc6 <MCPA_cfgLog+0x9a>
    { 
      /* Switch Off condition */
      MCPA_stopDataLog(pHandle);
    }
    else if (buffSize > pHandle->pTransportLayer->txAsyncMaxPayload)
 8008c38:	6803      	ldr	r3, [r0, #0]
 8008c3a:	89db      	ldrh	r3, [r3, #14]
 8008c3c:	42bb      	cmp	r3, r7
 8008c3e:	d33f      	bcc.n	8008cc0 <MCPA_cfgLog+0x94>
    {
      result = MCP_ERROR_NO_TXASYNC_SPACE;
    }
    else
    {
      pHandle->HFRate = *((uint8_t *)&pCfgData[2]);
 8008c40:	788b      	ldrb	r3, [r1, #2]
 8008c42:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
      pHandle->HFNum  = *((uint8_t *)&pCfgData[3]);
 8008c46:	f891 8003 	ldrb.w	r8, [r1, #3]
 8008c4a:	f880 8023 	strb.w	r8, [r0, #35]	@ 0x23
      pHandle->MFRate = *((uint8_t *)&pCfgData[4]);
 8008c4e:	790b      	ldrb	r3, [r1, #4]
 8008c50:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
      pHandle->MFNum  = *((uint8_t *)&pCfgData[5]);
 8008c54:	794b      	ldrb	r3, [r1, #5]
      pCfgData = &pCfgData[6]; /* Start of the HF IDs */

      if ((pHandle->HFNum + pHandle->MFNum) <= pHandle->nbrOfDataLog)
 8008c56:	7f82      	ldrb	r2, [r0, #30]
      pHandle->MFNum  = *((uint8_t *)&pCfgData[5]);
 8008c58:	f880 3027 	strb.w	r3, [r0, #39]	@ 0x27
      if ((pHandle->HFNum + pHandle->MFNum) <= pHandle->nbrOfDataLog)
 8008c5c:	4443      	add	r3, r8
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	dc57      	bgt.n	8008d12 <MCPA_cfgLog+0xe6>
      pCfgData = &pCfgData[6]; /* Start of the HF IDs */
 8008c62:	1d8e      	adds	r6, r1, #6
      {
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d057      	beq.n	8008d18 <MCPA_cfgLog+0xec>
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF) */
 8008c68:	f04f 0800 	mov.w	r8, #0
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8008c6c:	4645      	mov	r5, r8
 8008c6e:	e011      	b.n	8008c94 <MCPA_cfgLog+0x68>
        {
          newID = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
          (void)HF_GetPtrReg(newID, &pHandle->dataPtrTable[i]);
          /* HF Data are fixed to 2 bytes */
          pHandle->dataSizeTable[i] = (i < pHandle->HFNum ) ? 2U : HF_GetIDSize(newID);
 8008c70:	68e3      	ldr	r3, [r4, #12]
 8008c72:	5558      	strb	r0, [r3, r5]
          pCfgData++; /* Point to the next UID */
          pCfgData++;
          logSize = logSize+pHandle->dataSizeTable[i];
 8008c74:	68e2      	ldr	r2, [r4, #12]
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8008c76:	f894 3023 	ldrb.w	r3, [r4, #35]	@ 0x23
 8008c7a:	f894 1027 	ldrb.w	r1, [r4, #39]	@ 0x27
          logSize = logSize+pHandle->dataSizeTable[i];
 8008c7e:	5d52      	ldrb	r2, [r2, r5]
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8008c80:	f105 0c01 	add.w	ip, r5, #1
 8008c84:	fa5f f58c 	uxtb.w	r5, ip
 8008c88:	440b      	add	r3, r1
          logSize = logSize+pHandle->dataSizeTable[i];
 8008c8a:	4442      	add	r2, r8
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8008c8c:	429d      	cmp	r5, r3
          logSize = logSize+pHandle->dataSizeTable[i];
 8008c8e:	fa1f f882 	uxth.w	r8, r2
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8008c92:	da11      	bge.n	8008cb8 <MCPA_cfgLog+0x8c>
          newID = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
 8008c94:	f836 9b02 	ldrh.w	r9, [r6], #2
          (void)HF_GetPtrReg(newID, &pHandle->dataPtrTable[i]);
 8008c98:	6861      	ldr	r1, [r4, #4]
 8008c9a:	4648      	mov	r0, r9
 8008c9c:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 8008ca0:	f7f8 ffaa 	bl	8001bf8 <HF_GetPtrReg>
          pHandle->dataSizeTable[i] = (i < pHandle->HFNum ) ? 2U : HF_GetIDSize(newID);
 8008ca4:	f894 3023 	ldrb.w	r3, [r4, #35]	@ 0x23
 8008ca8:	42ab      	cmp	r3, r5
 8008caa:	f04f 0002 	mov.w	r0, #2
 8008cae:	d8df      	bhi.n	8008c70 <MCPA_cfgLog+0x44>
 8008cb0:	4648      	mov	r0, r9
 8008cb2:	f7f8 ff95 	bl	8001be0 <HF_GetIDSize>
 8008cb6:	e7db      	b.n	8008c70 <MCPA_cfgLog+0x44>
        }

        /* Smallest packet must be able to contain logSize Markbyte AsyncID and TimeStamp */
        if (buffSize < (logSize + 2U + 4U))
 8008cb8:	f108 0206 	add.w	r2, r8, #6
 8008cbc:	4297      	cmp	r7, r2
 8008cbe:	d210      	bcs.n	8008ce2 <MCPA_cfgLog+0xb6>
      result = MCP_ERROR_NO_TXASYNC_SPACE;
 8008cc0:	2009      	movs	r0, #9
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
  return (result);
}
 8008cc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (pHandle->bufferIndex > 0U)
 8008cc6:	8b03      	ldrh	r3, [r0, #24]
  pHandle->Mark = 0U;
 8008cc8:	f880 7029 	strb.w	r7, [r0, #41]	@ 0x29
  if (pHandle->bufferIndex > 0U)
 8008ccc:	b9ab      	cbnz	r3, 8008cfa <MCPA_cfgLog+0xce>
  pHandle->bufferIndex = 0U;
 8008cce:	2300      	movs	r3, #0
 8008cd0:	8323      	strh	r3, [r4, #24]
  pHandle->MarkBuff    = 0U;
 8008cd2:	f884 302a 	strb.w	r3, [r4, #42]	@ 0x2a
  pHandle->HFIndex     = 0U;
 8008cd6:	77e3      	strb	r3, [r4, #31]
  pHandle->HFRateBuff  = 0U; /* We do not want to miss any sample at the restart */
 8008cd8:	f884 3022 	strb.w	r3, [r4, #34]	@ 0x22
  uint8_t result = MCP_CMD_OK;
 8008cdc:	2000      	movs	r0, #0
}
 8008cde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
          pHandle->bufferTxTrigger = buffSize-logSize - 2U; /* 2 is required to add the last Mark byte and NUL
 8008ce2:	3f02      	subs	r7, #2
 8008ce4:	eba7 0708 	sub.w	r7, r7, r8
 8008ce8:	8367      	strh	r7, [r4, #26]
          pHandle->Mark = *((uint8_t *)pCfgData);
 8008cea:	7833      	ldrb	r3, [r6, #0]
 8008cec:	f884 3029 	strb.w	r3, [r4, #41]	@ 0x29
          if (0U == pHandle->Mark)
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d1f3      	bne.n	8008cdc <MCPA_cfgLog+0xb0>
  if (pHandle->bufferIndex > 0U)
 8008cf4:	8b23      	ldrh	r3, [r4, #24]
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d0e9      	beq.n	8008cce <MCPA_cfgLog+0xa2>
    logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8008cfa:	6961      	ldr	r1, [r4, #20]
    *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 8008cfc:	f894 202a 	ldrb.w	r2, [r4, #42]	@ 0x2a
 8008d00:	52ca      	strh	r2, [r1, r3]
    pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer,
 8008d02:	8b22      	ldrh	r2, [r4, #24]
 8008d04:	6820      	ldr	r0, [r4, #0]
 8008d06:	3202      	adds	r2, #2
 8008d08:	6845      	ldr	r5, [r0, #4]
 8008d0a:	b292      	uxth	r2, r2
 8008d0c:	2309      	movs	r3, #9
 8008d0e:	47a8      	blx	r5
 8008d10:	e7dd      	b.n	8008cce <MCPA_cfgLog+0xa2>
        result = MCP_ERROR_BAD_RAW_FORMAT;
 8008d12:	200a      	movs	r0, #10
}
 8008d14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8008d18:	2206      	movs	r2, #6
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF) */
 8008d1a:	4698      	mov	r8, r3
 8008d1c:	e7ce      	b.n	8008cbc <MCPA_cfgLog+0x90>
 8008d1e:	bf00      	nop

08008d20 <NTC_Init>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (REAL_SENSOR == pHandle->bSensorType)
 8008d20:	7803      	ldrb	r3, [r0, #0]
 8008d22:	b94b      	cbnz	r3, 8008d38 <NTC_Init+0x18>
    {
      pHandle->hAvTemp_d = ((pHandle->hSensitivity > 0 ) ? 0U : 0xFFFFU);
 8008d24:	f9b0 300e 	ldrsh.w	r3, [r0, #14]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	bfcc      	ite	gt
 8008d2c:	2300      	movgt	r3, #0
 8008d2e:	2301      	movle	r3, #1
 8008d30:	425b      	negs	r3, r3
 8008d32:	b29b      	uxth	r3, r3
 8008d34:	8043      	strh	r3, [r0, #2]
      pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
    }
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
}
 8008d36:	4770      	bx	lr
      pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
 8008d38:	8883      	ldrh	r3, [r0, #4]
      pHandle->hAvTemp_d = ((pHandle->hSensitivity > 0 ) ? 0U : 0xFFFFU);
 8008d3a:	8043      	strh	r3, [r0, #2]
      pHandle->hFaultState = MC_NO_ERROR;
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	8102      	strh	r2, [r0, #8]
}
 8008d40:	4770      	bx	lr
 8008d42:	bf00      	nop

08008d44 <NTC_CalcAvTemp>:
    returnValue = 0U;
  }
  else
  {
#endif
    if (REAL_SENSOR == pHandle->bSensorType)
 8008d44:	7802      	ldrb	r2, [r0, #0]
{
 8008d46:	4603      	mov	r3, r0
    if (REAL_SENSOR == pHandle->bSensorType)
 8008d48:	b9da      	cbnz	r2, 8008d82 <NTC_CalcAvTemp+0x3e>
    {
      uint16_t hAux = rawValue;

      if (0xFFFFU == hAux)
 8008d4a:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8008d4e:	4281      	cmp	r1, r0
      {
        /* Nothing to do */
      }
      else
      {
        pHandle->hAvTemp_d += (hAux - pHandle->hAvTemp_d) >> 8U;
 8008d50:	885a      	ldrh	r2, [r3, #2]
      if (0xFFFFU == hAux)
 8008d52:	d004      	beq.n	8008d5e <NTC_CalcAvTemp+0x1a>
        pHandle->hAvTemp_d += (hAux - pHandle->hAvTemp_d) >> 8U;
 8008d54:	1a89      	subs	r1, r1, r2
 8008d56:	eb02 2221 	add.w	r2, r2, r1, asr #8
 8008d5a:	b292      	uxth	r2, r2
 8008d5c:	805a      	strh	r2, [r3, #2]
  if (pHandle->hSensitivity > 0 )
 8008d5e:	f9b3 000e 	ldrsh.w	r0, [r3, #14]
    if (pHandle->hAvTemp_d > pHandle->hOverTempThreshold)
 8008d62:	8959      	ldrh	r1, [r3, #10]
  if (pHandle->hSensitivity > 0 )
 8008d64:	2800      	cmp	r0, #0
 8008d66:	dd07      	ble.n	8008d78 <NTC_CalcAvTemp+0x34>
    if (pHandle->hAvTemp_d > pHandle->hOverTempThreshold)
 8008d68:	428a      	cmp	r2, r1
 8008d6a:	d80d      	bhi.n	8008d88 <NTC_CalcAvTemp+0x44>
    else if (pHandle->hAvTemp_d < pHandle->hOverTempDeactThreshold)
 8008d6c:	8999      	ldrh	r1, [r3, #12]
 8008d6e:	4291      	cmp	r1, r2
 8008d70:	d807      	bhi.n	8008d82 <NTC_CalcAvTemp+0x3e>
      hFault = pHandle->hFaultState;
 8008d72:	8918      	ldrh	r0, [r3, #8]
      }
      pHandle->hFaultState = NTC_SetFaultState(pHandle);
 8008d74:	8118      	strh	r0, [r3, #8]
    returnValue = pHandle->hFaultState;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
}
 8008d76:	4770      	bx	lr
    if (pHandle->hAvTemp_d < pHandle->hOverTempThreshold)
 8008d78:	428a      	cmp	r2, r1
 8008d7a:	d305      	bcc.n	8008d88 <NTC_CalcAvTemp+0x44>
    else if (pHandle->hAvTemp_d > pHandle->hOverTempDeactThreshold)
 8008d7c:	8999      	ldrh	r1, [r3, #12]
 8008d7e:	4291      	cmp	r1, r2
 8008d80:	d2f7      	bcs.n	8008d72 <NTC_CalcAvTemp+0x2e>
 8008d82:	2000      	movs	r0, #0
      pHandle->hFaultState = NTC_SetFaultState(pHandle);
 8008d84:	8118      	strh	r0, [r3, #8]
}
 8008d86:	4770      	bx	lr
      hFault = MC_OVER_TEMP;
 8008d88:	2008      	movs	r0, #8
      pHandle->hFaultState = NTC_SetFaultState(pHandle);
 8008d8a:	8118      	strh	r0, [r3, #8]
}
 8008d8c:	4770      	bx	lr
 8008d8e:	bf00      	nop

08008d90 <NTC_GetAvTemp_C>:
  else
  {
#endif
    int32_t wTemp;

    if (REAL_SENSOR == pHandle->bSensorType)
 8008d90:	7803      	ldrb	r3, [r0, #0]
 8008d92:	b95b      	cbnz	r3, 8008dac <NTC_GetAvTemp_C+0x1c>
    {
      wTemp = (int32_t)pHandle->hAvTemp_d;
 8008d94:	8842      	ldrh	r2, [r0, #2]
      wTemp -= ((int32_t)pHandle->wV0);
 8008d96:	6901      	ldr	r1, [r0, #16]
      wTemp *= pHandle->hSensitivity;
 8008d98:	f9b0 300e 	ldrsh.w	r3, [r0, #14]
#ifndef FULL_MISRA_C_COMPLIANCY_NTC_TEMP
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 8008d9c:	8a80      	ldrh	r0, [r0, #20]
      wTemp -= ((int32_t)pHandle->wV0);
 8008d9e:	1a52      	subs	r2, r2, r1
      wTemp *= pHandle->hSensitivity;
 8008da0:	fb02 f303 	mul.w	r3, r2, r3
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 8008da4:	eb00 4023 	add.w	r0, r0, r3, asr #16
    returnValue = (int16_t)wTemp;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
}
 8008da8:	b200      	sxth	r0, r0
 8008daa:	4770      	bx	lr
      wTemp = (int32_t)pHandle->hExpectedTemp_C;
 8008dac:	88c0      	ldrh	r0, [r0, #6]
}
 8008dae:	b200      	sxth	r0, r0
 8008db0:	4770      	bx	lr
 8008db2:	bf00      	nop

08008db4 <PID_HandleInit>:
  {
#endif
    pHandle->hKpGain =  pHandle->hDefKpGain;
    pHandle->hKiGain =  pHandle->hDefKiGain;
    pHandle->hKdGain =  pHandle->hDefKdGain;
    pHandle->wIntegralTerm = 0;
 8008db4:	2300      	movs	r3, #0
    pHandle->hKpGain =  pHandle->hDefKpGain;
 8008db6:	6801      	ldr	r1, [r0, #0]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 8008db8:	8c02      	ldrh	r2, [r0, #32]
    pHandle->hKpGain =  pHandle->hDefKpGain;
 8008dba:	6041      	str	r1, [r0, #4]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 8008dbc:	8442      	strh	r2, [r0, #34]	@ 0x22
    pHandle->wIntegralTerm = 0;
 8008dbe:	6083      	str	r3, [r0, #8]
    pHandle->wPrevProcessVarError = 0;
 8008dc0:	6283      	str	r3, [r0, #40]	@ 0x28
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8008dc2:	4770      	bx	lr

08008dc4 <PID_SetKP>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKpGain = hKpGain;
 8008dc4:	8081      	strh	r1, [r0, #4]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8008dc6:	4770      	bx	lr

08008dc8 <PID_SetKI>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKiGain = hKiGain;
 8008dc8:	80c1      	strh	r1, [r0, #6]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8008dca:	4770      	bx	lr

08008dcc <PID_GetKP>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKpGain);
#else
  return (pHandle->hKpGain);
#endif
}
 8008dcc:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 8008dd0:	4770      	bx	lr
 8008dd2:	bf00      	nop

08008dd4 <PID_GetKI>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKiGain);
#else
  return (pHandle->hKiGain);
#endif
}
 8008dd4:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 8008dd8:	4770      	bx	lr
 8008dda:	bf00      	nop

08008ddc <PID_SetIntegralTerm>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wIntegralTerm = wIntegralTermValue;
 8008ddc:	6081      	str	r1, [r0, #8]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return;
}
 8008dde:	4770      	bx	lr

08008de0 <PID_GetKPDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKpDivisorPOW2);
#else
  return (pHandle->hKpDivisorPOW2);
#endif
}
 8008de0:	8b80      	ldrh	r0, [r0, #28]
 8008de2:	4770      	bx	lr

08008de4 <PID_SetKPDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 8008de4:	2301      	movs	r3, #1
 8008de6:	408b      	lsls	r3, r1
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
 8008de8:	8381      	strh	r1, [r0, #28]
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 8008dea:	8303      	strh	r3, [r0, #24]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8008dec:	4770      	bx	lr
 8008dee:	bf00      	nop

08008df0 <PID_GetKIDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKiDivisorPOW2);
#else
  return (pHandle->hKiDivisorPOW2);
#endif
}
 8008df0:	8bc0      	ldrh	r0, [r0, #30]
 8008df2:	4770      	bx	lr

08008df4 <PID_SetLowerIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wLowerIntegralLimit = wLowerLimit;
 8008df4:	6101      	str	r1, [r0, #16]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8008df6:	4770      	bx	lr

08008df8 <PID_SetUpperIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wUpperIntegralLimit = wUpperLimit;
 8008df8:	60c1      	str	r1, [r0, #12]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8008dfa:	4770      	bx	lr

08008dfc <PID_SetKIDivisorPOW2>:
{
 8008dfc:	b538      	push	{r3, r4, r5, lr}
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 8008dfe:	2301      	movs	r3, #1
{
 8008e00:	460c      	mov	r4, r1
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 8008e02:	408b      	lsls	r3, r1
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 8008e04:	f647 71ff 	movw	r1, #32767	@ 0x7fff
    pHandle->hKiDivisorPOW2 = hKiDivisorPOW2;
 8008e08:	83c4      	strh	r4, [r0, #30]
    pHandle->hKiDivisor = (uint16_t)wKiDiv;
 8008e0a:	8343      	strh	r3, [r0, #26]
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 8008e0c:	40a1      	lsls	r1, r4
{
 8008e0e:	4605      	mov	r5, r0
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 8008e10:	f7ff fff2 	bl	8008df8 <PID_SetUpperIntegralTermLimit>
    PID_SetLowerIntegralTermLimit(pHandle, (int32_t)(-INT16_MAX) * (int32_t)wKiDiv);
 8008e14:	4902      	ldr	r1, [pc, #8]	@ (8008e20 <PID_SetKIDivisorPOW2+0x24>)
 8008e16:	4628      	mov	r0, r5
 8008e18:	40a1      	lsls	r1, r4
 8008e1a:	f7ff ffeb 	bl	8008df4 <PID_SetLowerIntegralTermLimit>
}
 8008e1e:	bd38      	pop	{r3, r4, r5, pc}
 8008e20:	ffff8001 	.word	0xffff8001

08008e24 <PID_SetKD>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKdGain = hKdGain;
 8008e24:	8441      	strh	r1, [r0, #34]	@ 0x22
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8008e26:	4770      	bx	lr

08008e28 <PID_GetKD>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKdGain);
#else
  return (pHandle->hKdGain);
#endif
}
 8008e28:	f9b0 0022 	ldrsh.w	r0, [r0, #34]	@ 0x22
 8008e2c:	4770      	bx	lr
 8008e2e:	bf00      	nop

08008e30 <PID_GetKDDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKdDivisorPOW2);
#else
  return (pHandle->hKdDivisorPOW2);
#endif
}
 8008e30:	8cc0      	ldrh	r0, [r0, #38]	@ 0x26
 8008e32:	4770      	bx	lr

08008e34 <PID_SetKDDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 8008e34:	2301      	movs	r3, #1
 8008e36:	408b      	lsls	r3, r1
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
 8008e38:	84c1      	strh	r1, [r0, #38]	@ 0x26
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 8008e3a:	8483      	strh	r3, [r0, #36]	@ 0x24
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8008e3c:	4770      	bx	lr
 8008e3e:	bf00      	nop

08008e40 <PI_Controller>:
    int32_t wDischarge = 0;
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;

    /* Proportional term computation*/
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8008e40:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
{
 8008e44:	4603      	mov	r3, r0
 8008e46:	b530      	push	{r4, r5, lr}

    /* Integral term computation */
    if (0 == pHandle->hKiGain)
 8008e48:	f9b0 4006 	ldrsh.w	r4, [r0, #6]
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;
 8008e4c:	f9b3 c016 	ldrsh.w	ip, [r3, #22]
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
 8008e50:	f9b0 0014 	ldrsh.w	r0, [r0, #20]
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8008e54:	fb01 f202 	mul.w	r2, r1, r2
    if (0 == pHandle->hKiGain)
 8008e58:	b17c      	cbz	r4, 8008e7a <PI_Controller+0x3a>
    {
      pHandle->wIntegralTerm = 0;
    }
    else
    {
      wIntegral_Term = pHandle->hKiGain * wProcessVarError;
 8008e5a:	fb04 f101 	mul.w	r1, r4, r1
        {
          /* Nothing to do */
        }
      }

      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8008e5e:	e9d3 5402 	ldrd	r5, r4, [r3, #8]
      if (wIntegral_sum_temp < 0)
 8008e62:	eb15 0e01 	adds.w	lr, r5, r1
 8008e66:	d41d      	bmi.n	8008ea4 <PI_Controller+0x64>
            wIntegral_sum_temp = -INT32_MAX;
 8008e68:	420d      	tst	r5, r1
 8008e6a:	4914      	ldr	r1, [pc, #80]	@ (8008ebc <PI_Controller+0x7c>)
 8008e6c:	bf48      	it	mi
 8008e6e:	468e      	movmi	lr, r1
      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8008e70:	45a6      	cmp	lr, r4
 8008e72:	dc02      	bgt.n	8008e7a <PI_Controller+0x3a>
      {
        pHandle->wIntegralTerm = pHandle->wUpperIntegralLimit;
      }
      else if (wIntegral_sum_temp < pHandle->wLowerIntegralLimit)
 8008e74:	691c      	ldr	r4, [r3, #16]
 8008e76:	4574      	cmp	r4, lr
 8008e78:	dd1d      	ble.n	8008eb6 <PI_Controller+0x76>
    /* WARNING: the below instruction is not MISRA compliant, user should verify
               that Cortex-M3 assembly instruction ASR (arithmetic shift right)
               is used by the compiler to perform the shifts (instead of LSR
               logical shift right)*/
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
    wOutput_32 = (wProportional_Term >> pHandle->hKpDivisorPOW2) + (pHandle->wIntegralTerm >> pHandle->hKiDivisorPOW2);
 8008e7a:	8b99      	ldrh	r1, [r3, #28]
 8008e7c:	410a      	asrs	r2, r1
 8008e7e:	8bd9      	ldrh	r1, [r3, #30]
 8008e80:	fa44 f101 	asr.w	r1, r4, r1
 8008e84:	440a      	add	r2, r1
#else
    wOutput_32 = (wProportional_Term / (int32_t)pHandle->hKpDivisor)
              + (pHandle->wIntegralTerm / (int32_t)pHandle->hKiDivisor);
#endif

    if (wOutput_32 > hUpperOutputLimit)
 8008e86:	4290      	cmp	r0, r2
 8008e88:	da03      	bge.n	8008e92 <PI_Controller+0x52>
    {
      wDischarge = hUpperOutputLimit - wOutput_32;
 8008e8a:	1a82      	subs	r2, r0, r2
    else
    {
      /* Nothing to do here */
    }

    pHandle->wIntegralTerm += wDischarge;
 8008e8c:	4414      	add	r4, r2
 8008e8e:	609c      	str	r4, [r3, #8]
    returnValue = (int16_t)wOutput_32;
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return (returnValue);
}
 8008e90:	bd30      	pop	{r4, r5, pc}
    else if (wOutput_32 < hLowerOutputLimit)
 8008e92:	4594      	cmp	ip, r2
      wDischarge = hLowerOutputLimit - wOutput_32;
 8008e94:	bfc5      	ittet	gt
 8008e96:	ebac 0202 	subgt.w	r2, ip, r2
    pHandle->wIntegralTerm += wDischarge;
 8008e9a:	18a4      	addgt	r4, r4, r2
    returnValue = (int16_t)wOutput_32;
 8008e9c:	b210      	sxthle	r0, r2
      wOutput_32 = hLowerOutputLimit;
 8008e9e:	4660      	movgt	r0, ip
    pHandle->wIntegralTerm += wDischarge;
 8008ea0:	609c      	str	r4, [r3, #8]
}
 8008ea2:	bd30      	pop	{r4, r5, pc}
        if (pHandle->wIntegralTerm > 0)
 8008ea4:	2d00      	cmp	r5, #0
 8008ea6:	dde3      	ble.n	8008e70 <PI_Controller+0x30>
          if (wIntegral_Term > 0)
 8008ea8:	2900      	cmp	r1, #0
 8008eaa:	dde1      	ble.n	8008e70 <PI_Controller+0x30>
      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8008eac:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008eb0:	428c      	cmp	r4, r1
 8008eb2:	d1e2      	bne.n	8008e7a <PI_Controller+0x3a>
            wIntegral_sum_temp = INT32_MAX;
 8008eb4:	46a6      	mov	lr, r4
        pHandle->wIntegralTerm = wIntegral_sum_temp;
 8008eb6:	4674      	mov	r4, lr
 8008eb8:	e7df      	b.n	8008e7a <PI_Controller+0x3a>
 8008eba:	bf00      	nop
 8008ebc:	80000001 	.word	0x80000001

08008ec0 <PQD_CalcElMotorPower>:
  }
  else
  {
#endif
    int32_t wAux;
    qd_t Iqd = pHandle->pFOCVars->Iqd;
 8008ec0:	6882      	ldr	r2, [r0, #8]
{
 8008ec2:	b500      	push	{lr}
    qd_t Vqd = pHandle->pFOCVars->Vqd;

    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 8008ec4:	8951      	ldrh	r1, [r2, #10]
 8008ec6:	f8b2 e014 	ldrh.w	lr, [r2, #20]
    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
 8008eca:	8913      	ldrh	r3, [r2, #8]
 8008ecc:	f8b2 c012 	ldrh.w	ip, [r2, #18]
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 8008ed0:	fb11 f20e 	smulbb	r2, r1, lr
    wAux /= 65536;
 8008ed4:	fb13 230c 	smlabb	r3, r3, ip, r2
 8008ed8:	2b00      	cmp	r3, #0

    /* pHandle->hAvrgElMotorPower += (wAux - pHandle->hAvrgElMotorPower) >> 4 */
    pHandle->hAvrgElMotorPower += (int16_t)((wAux - (int32_t)pHandle->hAvrgElMotorPower) / 16);
 8008eda:	f9b0 2000 	ldrsh.w	r2, [r0]
    wAux /= 65536;
 8008ede:	bfbc      	itt	lt
 8008ee0:	f503 437f 	addlt.w	r3, r3, #65280	@ 0xff00
 8008ee4:	33ff      	addlt	r3, #255	@ 0xff
    pHandle->hAvrgElMotorPower += (int16_t)((wAux - (int32_t)pHandle->hAvrgElMotorPower) / 16);
 8008ee6:	ebd2 4323 	rsbs	r3, r2, r3, asr #16
 8008eea:	bf48      	it	mi
 8008eec:	330f      	addmi	r3, #15
 8008eee:	eb02 1223 	add.w	r2, r2, r3, asr #4
 8008ef2:	8002      	strh	r2, [r0, #0]

#ifdef NULL_PTR_CHECK_PQD_MOT_POW_MEAS
  }
#endif
}
 8008ef4:	f85d fb04 	ldr.w	pc, [sp], #4

08008ef8 <PQD_GetAvrgElMotorPowerW>:
  * 
  * @param pHandle pointer on the related component instance.
  * @retval float_t The average measured motor power expressed in Watts.
  */
__weak float_t PQD_GetAvrgElMotorPowerW(const PQD_MotorPowMeas_Handle_t *pHandle)
{
 8008ef8:	b510      	push	{r4, lr}
  else
  {
#endif

  /* First perform an integer multiplication, then a float one. */
  PowerW = ((float_t)pHandle->hAvrgElMotorPower * (float_t)VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 8008efa:	f9b0 3000 	ldrsh.w	r3, [r0]
 8008efe:	ee07 3a90 	vmov	s15, r3
{
 8008f02:	ed2d 8b02 	vpush	{d8}
 8008f06:	4604      	mov	r4, r0
  PowerW = ((float_t)pHandle->hAvrgElMotorPower * (float_t)VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 8008f08:	68c0      	ldr	r0, [r0, #12]
 8008f0a:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8008f0e:	f7ff fd9b 	bl	8008a48 <VBS_GetAvBusVoltage_V>
 8008f12:	edd4 7a01 	vldr	s15, [r4, #4]
 8008f16:	ee68 7a27 	vmul.f32	s15, s16, s15

#ifdef NULL_PTR_CHECK_PQD_MOT_POW_MEAS
  }
#endif
  return (PowerW);
}
 8008f1a:	ecbd 8b02 	vpop	{d8}
  PowerW = ((float_t)pHandle->hAvrgElMotorPower * (float_t)VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 8008f1e:	ee00 0a10 	vmov	s0, r0
 8008f22:	eeb8 0a40 	vcvt.f32.u32	s0, s0
}
 8008f26:	ee27 0a80 	vmul.f32	s0, s15, s0
 8008f2a:	bd10      	pop	{r4, pc}

08008f2c <R3_2_ADCxInit>:
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8008f2c:	6883      	ldr	r3, [r0, #8]
 8008f2e:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8008f32:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
/*
  * @brief Initializes @p ADCx peripheral for current sensing.
  * 
  */
static void R3_2_ADCxInit(ADC_TypeDef *ADCx)
{
 8008f36:	b082      	sub	sp, #8
 8008f38:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8008f3a:	6883      	ldr	r3, [r0, #8]
 8008f3c:	00da      	lsls	r2, r3, #3
 8008f3e:	d418      	bmi.n	8008f72 <R3_2_ADCxInit+0x46>
    /* Wait for Regulator Startup time, once for both */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency  */
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)
                                         * (SystemCoreClock / (100000UL * 2UL)));
 8008f40:	4b2e      	ldr	r3, [pc, #184]	@ (8008ffc <R3_2_ADCxInit+0xd0>)
  MODIFY_REG(ADCx->CR,
 8008f42:	6882      	ldr	r2, [r0, #8]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	492e      	ldr	r1, [pc, #184]	@ (8009000 <R3_2_ADCxInit+0xd4>)
 8008f48:	099b      	lsrs	r3, r3, #6
 8008f4a:	f022 4210 	bic.w	r2, r2, #2415919104	@ 0x90000000
 8008f4e:	fba1 1303 	umull	r1, r3, r1, r3
 8008f52:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8008f56:	099b      	lsrs	r3, r3, #6
 8008f58:	005b      	lsls	r3, r3, #1
 8008f5a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8008f5e:	6082      	str	r2, [r0, #8]
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)
 8008f60:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8008f62:	9b01      	ldr	r3, [sp, #4]
 8008f64:	b12b      	cbz	r3, 8008f72 <R3_2_ADCxInit+0x46>
    {
      wait_loop_index--;
 8008f66:	9b01      	ldr	r3, [sp, #4]
 8008f68:	3b01      	subs	r3, #1
 8008f6a:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8008f6c:	9b01      	ldr	r3, [sp, #4]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d1f9      	bne.n	8008f66 <R3_2_ADCxInit+0x3a>
  MODIFY_REG(ADCx->CR,
 8008f72:	6883      	ldr	r3, [r0, #8]
 8008f74:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8008f78:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008f7c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008f80:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8008f82:	6883      	ldr	r3, [r0, #8]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	dbfc      	blt.n	8008f82 <R3_2_ADCxInit+0x56>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8008f88:	6803      	ldr	r3, [r0, #0]
 8008f8a:	07db      	lsls	r3, r3, #31
 8008f8c:	d408      	bmi.n	8008fa0 <R3_2_ADCxInit+0x74>
  MODIFY_REG(ADCx->CR,
 8008f8e:	4a1d      	ldr	r2, [pc, #116]	@ (8009004 <R3_2_ADCxInit+0xd8>)
 8008f90:	6883      	ldr	r3, [r0, #8]
 8008f92:	4013      	ands	r3, r2
 8008f94:	f043 0301 	orr.w	r3, r3, #1
 8008f98:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8008f9a:	6803      	ldr	r3, [r0, #0]
 8008f9c:	07d9      	lsls	r1, r3, #31
 8008f9e:	d5f7      	bpl.n	8008f90 <R3_2_ADCxInit+0x64>
  MODIFY_REG(ADCx->CR,
 8008fa0:	6883      	ldr	r3, [r0, #8]
 8008fa2:	4a18      	ldr	r2, [pc, #96]	@ (8009004 <R3_2_ADCxInit+0xd8>)
 8008fa4:	4013      	ands	r3, r2
 8008fa6:	f043 0308 	orr.w	r3, r3, #8
 8008faa:	6083      	str	r3, [r0, #8]
  MODIFY_REG(ADCx->CR,
 8008fac:	6883      	ldr	r3, [r0, #8]
 8008fae:	4013      	ands	r3, r2
 8008fb0:	f043 0320 	orr.w	r3, r3, #32
 8008fb4:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTP) == (ADC_CR_JADSTP)) ? 1UL : 0UL);
 8008fb6:	6883      	ldr	r3, [r0, #8]
 8008fb8:	069b      	lsls	r3, r3, #26
 8008fba:	d4fc      	bmi.n	8008fb6 <R3_2_ADCxInit+0x8a>
  MODIFY_REG(ADCx->JSQR, ADC_JSQR_JEXTEN, ExternalTriggerEdge);
 8008fbc:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
  MODIFY_REG(ADCx->CR,
 8008fbe:	4a11      	ldr	r2, [pc, #68]	@ (8009004 <R3_2_ADCxInit+0xd8>)
  MODIFY_REG(ADCx->JSQR, ADC_JSQR_JEXTEN, ExternalTriggerEdge);
 8008fc0:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 8008fc4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008fc8:	64c3      	str	r3, [r0, #76]	@ 0x4c
  MODIFY_REG(ADCx->CR,
 8008fca:	6883      	ldr	r3, [r0, #8]
 8008fcc:	4013      	ands	r3, r2
 8008fce:	f043 0308 	orr.w	r3, r3, #8
 8008fd2:	6083      	str	r3, [r0, #8]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
 8008fd4:	68c3      	ldr	r3, [r0, #12]
 8008fd6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008fda:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008fde:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008fe2:	60c3      	str	r3, [r0, #12]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8008fe4:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8008fe6:	f023 030f 	bic.w	r3, r3, #15
 8008fea:	6303      	str	r3, [r0, #48]	@ 0x30
  MODIFY_REG(ADCx->CR,
 8008fec:	6883      	ldr	r3, [r0, #8]
 8008fee:	4013      	ands	r3, r2
 8008ff0:	f043 0304 	orr.w	r3, r3, #4
 8008ff4:	6083      	str	r3, [r0, #8]
  /* Dummy conversion (ES0431 doc chap. 2.5.8 ADC channel 0 converted instead of the required ADC channel) 
     Note: Sequence length forced to zero in order to prevent ADC OverRun occurrence */
  LL_ADC_REG_SetSequencerLength( ADCx, 0U );
  LL_ADC_REG_StartConversion( ADCx) ;

}
 8008ff6:	b002      	add	sp, #8
 8008ff8:	4770      	bx	lr
 8008ffa:	bf00      	nop
 8008ffc:	200004e0 	.word	0x200004e0
 8009000:	053e2d63 	.word	0x053e2d63
 8009004:	7fffffc0 	.word	0x7fffffc0

08009008 <R3_2_GetPhaseCurrents>:
#endif
    int32_t Aux;
    uint32_t ADCDataReg1;
    uint32_t ADCDataReg2;
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl;  //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009008:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
    uint8_t Sector;

    Sector = (uint8_t)pHandle->_Super.Sector;
 800900c:	f890 207a 	ldrb.w	r2, [r0, #122]	@ 0x7a
{
 8009010:	b470      	push	{r4, r5, r6}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009012:	681c      	ldr	r4, [r3, #0]
    ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[Sector]->JDR1;
 8009014:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8009018:	6f1d      	ldr	r5, [r3, #112]	@ 0x70
    ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[Sector]->JDR1;
 800901a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
    ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[Sector]->JDR1;
 800901e:	f8d5 5080 	ldr.w	r5, [r5, #128]	@ 0x80
    ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[Sector]->JDR1;
 8009022:	f8d3 6080 	ldr.w	r6, [r3, #128]	@ 0x80
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8009026:	6863      	ldr	r3, [r4, #4]
 8009028:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800902c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009030:	6063      	str	r3, [r4, #4]

    /* Disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    switch (Sector)
 8009032:	2a05      	cmp	r2, #5
 8009034:	f200 809d 	bhi.w	8009172 <R3_2_GetPhaseCurrents+0x16a>
 8009038:	e8df f002 	tbb	[pc, r2]
 800903c:	031d1d37 	.word	0x031d1d37
 8009040:	3703      	.short	0x3703
      case SECTOR_4:
      case SECTOR_5:
      {
        /* Current on Phase C is not accessible     */
        /* Ia = PhaseAOffset - ADC converted value) */
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8009042:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88

        /* Saturation of Ia */
        if (Aux < -INT16_MAX)
 8009046:	4a4e      	ldr	r2, [pc, #312]	@ (8009180 <R3_2_GetPhaseCurrents+0x178>)
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8009048:	1b5b      	subs	r3, r3, r5
        if (Aux < -INT16_MAX)
 800904a:	4293      	cmp	r3, r2
 800904c:	db58      	blt.n	8009100 <R3_2_GetPhaseCurrents+0xf8>
        {
          Iab->a = -INT16_MAX;
        }
        else  if (Aux > INT16_MAX)
 800904e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009052:	f280 8087 	bge.w	8009164 <R3_2_GetPhaseCurrents+0x15c>
        {
          Iab->a = INT16_MAX;
        }
        else
        {
          Iab->a = (int16_t)Aux;
 8009056:	fa0f fc83 	sxth.w	ip, r3
        }

        /* Ib = PhaseBOffset - ADC converted value) */
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg2);
 800905a:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c

        /* Saturation of Ib */
        if (Aux < -INT16_MAX)
 800905e:	4d48      	ldr	r5, [pc, #288]	@ (8009180 <R3_2_GetPhaseCurrents+0x178>)
          Iab->a = -INT16_MAX;
 8009060:	f8a1 c000 	strh.w	ip, [r1]
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg2);
 8009064:	1b92      	subs	r2, r2, r6
        if (Aux < -INT16_MAX)
 8009066:	42aa      	cmp	r2, r5
 8009068:	da5b      	bge.n	8009122 <R3_2_GetPhaseCurrents+0x11a>
        {
          Iab->b = -INT16_MAX;
 800906a:	804d      	strh	r5, [r1, #2]
        break;
    }

    pHandle->_Super.Ia = Iab->a;
    pHandle->_Super.Ib = Iab->b;
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 800906c:	fa1f f38c 	uxth.w	r3, ip
 8009070:	f248 0201 	movw	r2, #32769	@ 0x8001
 8009074:	e030      	b.n	80090d8 <R3_2_GetPhaseCurrents+0xd0>
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8009076:	f8d0 4088 	ldr.w	r4, [r0, #136]	@ 0x88
        if (Aux < -INT16_MAX)
 800907a:	4b41      	ldr	r3, [pc, #260]	@ (8009180 <R3_2_GetPhaseCurrents+0x178>)
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 800907c:	1b64      	subs	r4, r4, r5
        if (Aux < -INT16_MAX)
 800907e:	429c      	cmp	r4, r3
 8009080:	db39      	blt.n	80090f6 <R3_2_GetPhaseCurrents+0xee>
        else  if (Aux > INT16_MAX)
 8009082:	f5b4 4f00 	cmp.w	r4, #32768	@ 0x8000
 8009086:	da62      	bge.n	800914e <R3_2_GetPhaseCurrents+0x146>
          Iab->a = (int16_t)Aux;
 8009088:	fa0f fc84 	sxth.w	ip, r4
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 800908c:	b2a3      	uxth	r3, r4
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 800908e:	f8d0 2090 	ldr.w	r2, [r0, #144]	@ 0x90
          Iab->a = -INT16_MAX;
 8009092:	f8a1 c000 	strh.w	ip, [r1]
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 8009096:	1ab2      	subs	r2, r6, r2
        Aux -= (int32_t)Iab->a;             /* Ib */
 8009098:	1b12      	subs	r2, r2, r4
        if (Aux > INT16_MAX)
 800909a:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 800909e:	db39      	blt.n	8009114 <R3_2_GetPhaseCurrents+0x10c>
          Iab->b = INT16_MAX;
 80090a0:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80090a4:	804a      	strh	r2, [r1, #2]
 80090a6:	4615      	mov	r5, r2
 80090a8:	e016      	b.n	80090d8 <R3_2_GetPhaseCurrents+0xd0>
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg1);
 80090aa:	f8d0 408c 	ldr.w	r4, [r0, #140]	@ 0x8c
        if (Aux < -INT16_MAX)
 80090ae:	4b34      	ldr	r3, [pc, #208]	@ (8009180 <R3_2_GetPhaseCurrents+0x178>)
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg1);
 80090b0:	1b64      	subs	r4, r4, r5
        if (Aux < -INT16_MAX)
 80090b2:	429c      	cmp	r4, r3
 80090b4:	db1a      	blt.n	80090ec <R3_2_GetPhaseCurrents+0xe4>
        else  if (Aux > INT16_MAX)
 80090b6:	f5b4 4f00 	cmp.w	r4, #32768	@ 0x8000
 80090ba:	da3d      	bge.n	8009138 <R3_2_GetPhaseCurrents+0x130>
          Iab->b = (int16_t)Aux;
 80090bc:	b225      	sxth	r5, r4
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 80090be:	b2a2      	uxth	r2, r4
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 80090c0:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
          Iab->b = -INT16_MAX;
 80090c4:	804d      	strh	r5, [r1, #2]
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 80090c6:	1af3      	subs	r3, r6, r3
        Aux -= (int32_t)Iab->b;             /* Ia  */
 80090c8:	1b1b      	subs	r3, r3, r4
        if (Aux > INT16_MAX)
 80090ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80090ce:	db19      	blt.n	8009104 <R3_2_GetPhaseCurrents+0xfc>
          Iab->a = INT16_MAX;
 80090d0:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80090d4:	800b      	strh	r3, [r1, #0]
 80090d6:	469c      	mov	ip, r3
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 80090d8:	4413      	add	r3, r2
 80090da:	425b      	negs	r3, r3
    pHandle->_Super.Ib = Iab->b;
 80090dc:	f8a0 5064 	strh.w	r5, [r0, #100]	@ 0x64
    pHandle->_Super.Ia = Iab->a;
 80090e0:	f8a0 c062 	strh.w	ip, [r0, #98]	@ 0x62
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 80090e4:	bc70      	pop	{r4, r5, r6}
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 80090e6:	f8a0 3066 	strh.w	r3, [r0, #102]	@ 0x66
}
 80090ea:	4770      	bx	lr
 80090ec:	461c      	mov	r4, r3
 80090ee:	f248 0201 	movw	r2, #32769	@ 0x8001
 80090f2:	461d      	mov	r5, r3
 80090f4:	e7e4      	b.n	80090c0 <R3_2_GetPhaseCurrents+0xb8>
 80090f6:	461c      	mov	r4, r3
 80090f8:	46a4      	mov	ip, r4
 80090fa:	f248 0301 	movw	r3, #32769	@ 0x8001
 80090fe:	e7c6      	b.n	800908e <R3_2_GetPhaseCurrents+0x86>
 8009100:	4694      	mov	ip, r2
 8009102:	e7aa      	b.n	800905a <R3_2_GetPhaseCurrents+0x52>
        else  if (Aux < -INT16_MAX)
 8009104:	4c1e      	ldr	r4, [pc, #120]	@ (8009180 <R3_2_GetPhaseCurrents+0x178>)
 8009106:	42a3      	cmp	r3, r4
 8009108:	da26      	bge.n	8009158 <R3_2_GetPhaseCurrents+0x150>
          Iab->a = -INT16_MAX;
 800910a:	800c      	strh	r4, [r1, #0]
 800910c:	f248 0301 	movw	r3, #32769	@ 0x8001
 8009110:	46a4      	mov	ip, r4
 8009112:	e7e1      	b.n	80090d8 <R3_2_GetPhaseCurrents+0xd0>
        else  if (Aux < -INT16_MAX)
 8009114:	4d1a      	ldr	r5, [pc, #104]	@ (8009180 <R3_2_GetPhaseCurrents+0x178>)
 8009116:	42aa      	cmp	r2, r5
 8009118:	da27      	bge.n	800916a <R3_2_GetPhaseCurrents+0x162>
          Iab->b = -INT16_MAX;
 800911a:	804d      	strh	r5, [r1, #2]
 800911c:	f248 0201 	movw	r2, #32769	@ 0x8001
 8009120:	e7da      	b.n	80090d8 <R3_2_GetPhaseCurrents+0xd0>
        else  if (Aux > INT16_MAX)
 8009122:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8009126:	db0c      	blt.n	8009142 <R3_2_GetPhaseCurrents+0x13a>
          Iab->b = INT16_MAX;
 8009128:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 800912c:	461a      	mov	r2, r3
 800912e:	804b      	strh	r3, [r1, #2]
 8009130:	4615      	mov	r5, r2
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8009132:	fa1f f38c 	uxth.w	r3, ip
 8009136:	e7cf      	b.n	80090d8 <R3_2_GetPhaseCurrents+0xd0>
 8009138:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800913c:	4614      	mov	r4, r2
 800913e:	4615      	mov	r5, r2
 8009140:	e7be      	b.n	80090c0 <R3_2_GetPhaseCurrents+0xb8>
          Iab->b = (int16_t)Aux;
 8009142:	b215      	sxth	r5, r2
 8009144:	804d      	strh	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8009146:	fa1f f38c 	uxth.w	r3, ip
 800914a:	b292      	uxth	r2, r2
 800914c:	e7c4      	b.n	80090d8 <R3_2_GetPhaseCurrents+0xd0>
 800914e:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8009152:	461c      	mov	r4, r3
 8009154:	469c      	mov	ip, r3
 8009156:	e79a      	b.n	800908e <R3_2_GetPhaseCurrents+0x86>
          Iab->a = (int16_t)Aux;
 8009158:	fa0f fc83 	sxth.w	ip, r3
 800915c:	f8a1 c000 	strh.w	ip, [r1]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8009160:	b29b      	uxth	r3, r3
 8009162:	e7b9      	b.n	80090d8 <R3_2_GetPhaseCurrents+0xd0>
 8009164:	f647 7cff 	movw	ip, #32767	@ 0x7fff
 8009168:	e777      	b.n	800905a <R3_2_GetPhaseCurrents+0x52>
          Iab->b = (int16_t)Aux;
 800916a:	b215      	sxth	r5, r2
 800916c:	804d      	strh	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 800916e:	b292      	uxth	r2, r2
 8009170:	e7b2      	b.n	80090d8 <R3_2_GetPhaseCurrents+0xd0>
    pHandle->_Super.Ia = Iab->a;
 8009172:	f9b1 c000 	ldrsh.w	ip, [r1]
    pHandle->_Super.Ib = Iab->b;
 8009176:	f9b1 5002 	ldrsh.w	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 800917a:	880b      	ldrh	r3, [r1, #0]
 800917c:	884a      	ldrh	r2, [r1, #2]
 800917e:	e7ab      	b.n	80090d8 <R3_2_GetPhaseCurrents+0xd0>
 8009180:	ffff8001 	.word	0xffff8001

08009184 <R3_2_SetADCSampPointPolarization>:
  *
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @retval Returns the value of R3_2_WriteTIMRegisters.
  */
uint16_t R3_2_SetADCSampPointPolarization(PWMC_Handle_t *pHdl)
{
 8009184:	b410      	push	{r4}
  *         set too late for being taken into account in the next PWM cycle.
  */
__STATIC_INLINE uint16_t R3_2_WriteTIMRegisters(PWMC_Handle_t *pHdl, uint16_t SamplingPoint)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009186:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
  pHandle->_Super.Sector = pHandle->PolarizationSector;
 800918a:	f890 4099 	ldrb.w	r4, [r0, #153]	@ 0x99
 800918e:	f880 407a 	strb.w	r4, [r0, #122]	@ 0x7a
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 8009192:	f8b0 2094 	ldrh.w	r2, [r0, #148]	@ 0x94
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009196:	681b      	ldr	r3, [r3, #0]
  uint16_t Aux;

  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t) pHandle->_Super.CntPhA);
 8009198:	f8b0 4050 	ldrh.w	r4, [r0, #80]	@ 0x50
  WRITE_REG(TIMx->CCR1, CompareValue);
 800919c:	635c      	str	r4, [r3, #52]	@ 0x34
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 800919e:	3a01      	subs	r2, #1
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t) pHandle->_Super.CntPhB);
 80091a0:	f8b0 4052 	ldrh.w	r4, [r0, #82]	@ 0x52
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t) pHandle->_Super.CntPhC);
 80091a4:	f8b0 0054 	ldrh.w	r0, [r0, #84]	@ 0x54
  WRITE_REG(TIMx->CCR2, CompareValue);
 80091a8:	639c      	str	r4, [r3, #56]	@ 0x38
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 80091aa:	b292      	uxth	r2, r2
  WRITE_REG(TIMx->CCR3, CompareValue);
 80091ac:	63d8      	str	r0, [r3, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 80091ae:	641a      	str	r2, [r3, #64]	@ 0x40
  LL_TIM_OC_SetCompareCH4(TIMx, (uint32_t) SamplingPoint);

  /* Limit for update event */
  /*  if ( LL_TIM_CC_IsEnabledChannel(TIMx, LL_TIM_CHANNEL_CH4) == 1u ) */
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 80091b0:	4904      	ldr	r1, [pc, #16]	@ (80091c4 <R3_2_SetADCSampPointPolarization+0x40>)
 80091b2:	685b      	ldr	r3, [r3, #4]
}
 80091b4:	f85d 4b04 	ldr.w	r4, [sp], #4
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 80091b8:	420b      	tst	r3, r1
}
 80091ba:	bf14      	ite	ne
 80091bc:	2001      	movne	r0, #1
 80091be:	2000      	moveq	r0, #0
 80091c0:	4770      	bx	lr
 80091c2:	bf00      	nop
 80091c4:	02000070 	.word	0x02000070

080091c8 <R3_2_HFCurrentsPolarizationAB>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @param  Iab: Pointer to the structure that will receive motor current
  *         of phase A and B in ab_t format.
  */
static void R3_2_HFCurrentsPolarizationAB(PWMC_Handle_t *pHdl, ab_t *Iab)
{
 80091c8:	b430      	push	{r4, r5}
  }
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80091ca:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 80091ce:	f890 4099 	ldrb.w	r4, [r0, #153]	@ 0x99
 80091d2:	681a      	ldr	r2, [r3, #0]
    uint32_t ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector]->JDR1;
 80091d4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80091d8:	6f1c      	ldr	r4, [r3, #112]	@ 0x70
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 80091da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
    uint32_t ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector]->JDR1;
 80091de:	f8d4 4080 	ldr.w	r4, [r4, #128]	@ 0x80
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 80091e2:	f8d3 5080 	ldr.w	r5, [r3, #128]	@ 0x80
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80091e6:	6853      	ldr	r3, [r2, #4]
 80091e8:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80091ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091f0:	6053      	str	r3, [r2, #4]

    /* Disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    if (pHandle->PolarizationCounter < NB_CONVERSIONS)
 80091f2:	f890 3098 	ldrb.w	r3, [r0, #152]	@ 0x98
 80091f6:	2b0f      	cmp	r3, #15
 80091f8:	d80d      	bhi.n	8009216 <R3_2_HFCurrentsPolarizationAB+0x4e>
    {
      pHandle-> PhaseAOffset += ADCDataReg1;
 80091fa:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
      pHandle-> PhaseBOffset += ADCDataReg2;
 80091fe:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
      pHandle-> PhaseAOffset += ADCDataReg1;
 8009202:	441c      	add	r4, r3
      pHandle->PolarizationCounter++;
 8009204:	f890 3098 	ldrb.w	r3, [r0, #152]	@ 0x98
      pHandle-> PhaseBOffset += ADCDataReg2;
 8009208:	442a      	add	r2, r5
      pHandle->PolarizationCounter++;
 800920a:	3301      	adds	r3, #1
      pHandle-> PhaseBOffset += ADCDataReg2;
 800920c:	e9c0 4222 	strd	r4, r2, [r0, #136]	@ 0x88
      pHandle->PolarizationCounter++;
 8009210:	b2db      	uxtb	r3, r3
 8009212:	f880 3098 	strb.w	r3, [r0, #152]	@ 0x98
    {
      /* Nothing to do */
    }

    /* During offset calibration no current is flowing in the phases */
    Iab->a = 0;
 8009216:	2300      	movs	r3, #0
    Iab->b = 0;
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 8009218:	bc30      	pop	{r4, r5}
    Iab->a = 0;
 800921a:	600b      	str	r3, [r1, #0]
}
 800921c:	4770      	bx	lr
 800921e:	bf00      	nop

08009220 <R3_2_HFCurrentsPolarizationC>:
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 8009220:	f890 3099 	ldrb.w	r3, [r0, #153]	@ 0x99
{
 8009224:	b410      	push	{r4}
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 8009226:	3322      	adds	r3, #34	@ 0x22
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009228:	f8d0 409c 	ldr.w	r4, [r0, #156]	@ 0x9c
 800922c:	6822      	ldr	r2, [r4, #0]
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 800922e:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8009232:	f8d3 4080 	ldr.w	r4, [r3, #128]	@ 0x80
 8009236:	6853      	ldr	r3, [r2, #4]
 8009238:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800923c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009240:	6053      	str	r3, [r2, #4]

    /* Disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    if (pHandle->PolarizationCounter < NB_CONVERSIONS)
 8009242:	f890 3098 	ldrb.w	r3, [r0, #152]	@ 0x98
 8009246:	2b0f      	cmp	r3, #15
 8009248:	d80a      	bhi.n	8009260 <R3_2_HFCurrentsPolarizationC+0x40>
    {
      /* Phase C is read from SECTOR_1, second value */
      pHandle-> PhaseCOffset += ADCDataReg2;
      pHandle->PolarizationCounter++;
 800924a:	f890 3098 	ldrb.w	r3, [r0, #152]	@ 0x98
      pHandle-> PhaseCOffset += ADCDataReg2;
 800924e:	f8d0 2090 	ldr.w	r2, [r0, #144]	@ 0x90
      pHandle->PolarizationCounter++;
 8009252:	3301      	adds	r3, #1
      pHandle-> PhaseCOffset += ADCDataReg2;
 8009254:	4422      	add	r2, r4
      pHandle->PolarizationCounter++;
 8009256:	b2db      	uxtb	r3, r3
      pHandle-> PhaseCOffset += ADCDataReg2;
 8009258:	f8c0 2090 	str.w	r2, [r0, #144]	@ 0x90
      pHandle->PolarizationCounter++;
 800925c:	f880 3098 	strb.w	r3, [r0, #152]	@ 0x98
    {
      /* Nothing to do */
    }

    /* During offset calibration no current is flowing in the phases */
    Iab->a = 0;
 8009260:	2300      	movs	r3, #0
    Iab->b = 0;
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 8009262:	f85d 4b04 	ldr.w	r4, [sp], #4
    Iab->a = 0;
 8009266:	600b      	str	r3, [r1, #0]
}
 8009268:	4770      	bx	lr
 800926a:	bf00      	nop

0800926c <R3_2_SwitchOnPWM>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  */
__weak void R3_2_SwitchOnPWM(PWMC_Handle_t *pHdl)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800926c:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
  /* Disable TIMx preload */
  LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH1);
  LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH2);
  LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH3);
  LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH4);
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
 8009270:	f8b0 2094 	ldrh.w	r2, [r0, #148]	@ 0x94
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009274:	681b      	ldr	r3, [r3, #0]
{
 8009276:	b4f0      	push	{r4, r5, r6, r7}
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8009278:	699c      	ldr	r4, [r3, #24]
  pHandle->_Super.TurnOnLowSidesAction = false;
 800927a:	2100      	movs	r1, #0
 800927c:	f024 0408 	bic.w	r4, r4, #8
 8009280:	f880 107c 	strb.w	r1, [r0, #124]	@ 0x7c
 8009284:	619c      	str	r4, [r3, #24]
 8009286:	699c      	ldr	r4, [r3, #24]
 8009288:	f424 6400 	bic.w	r4, r4, #2048	@ 0x800
 800928c:	619c      	str	r4, [r3, #24]
 800928e:	69dc      	ldr	r4, [r3, #28]
 8009290:	f024 0408 	bic.w	r4, r4, #8
 8009294:	61dc      	str	r4, [r3, #28]
 8009296:	69dc      	ldr	r4, [r3, #28]
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
 8009298:	0851      	lsrs	r1, r2, #1
 800929a:	f424 6400 	bic.w	r4, r4, #2048	@ 0x800
  LL_TIM_OC_SetCompareCH2(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
  LL_TIM_OC_SetCompareCH3(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
  LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t)pHandle->Half_PWMPeriod - (uint32_t)5));
 800929e:	3a05      	subs	r2, #5
 80092a0:	61dc      	str	r4, [r3, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80092a2:	6359      	str	r1, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 80092a4:	6399      	str	r1, [r3, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80092a6:	63d9      	str	r1, [r3, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 80092a8:	641a      	str	r2, [r3, #64]	@ 0x40
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80092aa:	699a      	ldr	r2, [r3, #24]
 80092ac:	f042 0208 	orr.w	r2, r2, #8
 80092b0:	619a      	str	r2, [r3, #24]
 80092b2:	699a      	ldr	r2, [r3, #24]
 80092b4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80092b8:	619a      	str	r2, [r3, #24]
 80092ba:	69da      	ldr	r2, [r3, #28]
 80092bc:	f042 0208 	orr.w	r2, r2, #8
 80092c0:	61da      	str	r2, [r3, #28]
 80092c2:	69da      	ldr	r2, [r3, #28]
 80092c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80092c8:	61da      	str	r2, [r3, #28]
  LL_TIM_OC_EnablePreload(TIMx, LL_TIM_CHANNEL_CH2);
  LL_TIM_OC_EnablePreload(TIMx, LL_TIM_CHANNEL_CH3);
  LL_TIM_OC_EnablePreload(TIMx, LL_TIM_CHANNEL_CH4);

  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 80092ca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80092cc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80092d0:	645a      	str	r2, [r3, #68]	@ 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80092d2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80092d4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80092d8:	645a      	str	r2, [r3, #68]	@ 0x44
  LL_TIM_EnableAllOutputs(TIMx);

  if ((ES_GPIO == pHandle->_Super.LowSideOutputs))
 80092da:	f890 207b 	ldrb.w	r2, [r0, #123]	@ 0x7b
 80092de:	2a02      	cmp	r2, #2
 80092e0:	d004      	beq.n	80092ec <R3_2_SwitchOnPWM+0x80>
  }
  else
  {
    /* Nothing to do */
  }
  pHandle->_Super.PWMState = true;
 80092e2:	2301      	movs	r3, #1
}
 80092e4:	bcf0      	pop	{r4, r5, r6, r7}
  pHandle->_Super.PWMState = true;
 80092e6:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
}
 80092ea:	4770      	bx	lr
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 80092ec:	6a1f      	ldr	r7, [r3, #32]
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 80092ee:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 80092f0:	f8b0 6048 	ldrh.w	r6, [r0, #72]	@ 0x48
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 80092f4:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 80092f6:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 80092fa:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80092fc:	f8b0 204c 	ldrh.w	r2, [r0, #76]	@ 0x4c
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 8009300:	f240 5c55 	movw	ip, #1365	@ 0x555
 8009304:	ea17 0f0c 	tst.w	r7, ip
 8009308:	d007      	beq.n	800931a <R3_2_SwitchOnPWM+0xae>
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, PinMask);
 800930a:	61ae      	str	r6, [r5, #24]
 800930c:	618c      	str	r4, [r1, #24]
 800930e:	619a      	str	r2, [r3, #24]
  pHandle->_Super.PWMState = true;
 8009310:	2301      	movs	r3, #1
}
 8009312:	bcf0      	pop	{r4, r5, r6, r7}
  pHandle->_Super.PWMState = true;
 8009314:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
}
 8009318:	4770      	bx	lr
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 800931a:	62ae      	str	r6, [r5, #40]	@ 0x28
 800931c:	628c      	str	r4, [r1, #40]	@ 0x28
 800931e:	629a      	str	r2, [r3, #40]	@ 0x28
  pHandle->_Super.PWMState = true;
 8009320:	2301      	movs	r3, #1
}
 8009322:	bcf0      	pop	{r4, r5, r6, r7}
  pHandle->_Super.PWMState = true;
 8009324:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
}
 8009328:	4770      	bx	lr
 800932a:	bf00      	nop

0800932c <R3_2_RLGetPhaseCurrents>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @param  pStator_Currents: Pointer to the structure that will receive motor current
  *         of phase A and B in ab_t format.
  */
static void R3_2_RLGetPhaseCurrents(PWMC_Handle_t *pHdl, ab_t *pStator_Currents)
{
 800932c:	b410      	push	{r4}
  }
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800932e:	f8d0 409c 	ldr.w	r4, [r0, #156]	@ 0x9c
 8009332:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8009334:	6853      	ldr	r3, [r2, #4]
 8009336:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800933a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800933e:	6053      	str	r3, [r2, #4]

    /* Disable ADC trigger source */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    wAux = ((int32_t)pHandle->PhaseBOffset)
         - ((int32_t)(pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]->JDR1));
 8009340:	f890 207a 	ldrb.w	r2, [r0, #122]	@ 0x7a
    wAux = ((int32_t)pHandle->PhaseBOffset)
 8009344:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
    else
    {
      wAux = -INT16_MAX;
    }

    pStator_Currents->a = (int16_t)wAux;
 8009348:	480c      	ldr	r0, [pc, #48]	@ (800937c <R3_2_RLGetPhaseCurrents+0x50>)
         - ((int32_t)(pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]->JDR1));
 800934a:	3222      	adds	r2, #34	@ 0x22
 800934c:	f854 4022 	ldr.w	r4, [r4, r2, lsl #2]
 8009350:	f8d4 4080 	ldr.w	r4, [r4, #128]	@ 0x80
      if (wAux < INT16_MAX)
 8009354:	f647 72ff 	movw	r2, #32767	@ 0x7fff
    wAux = ((int32_t)pHandle->PhaseBOffset)
 8009358:	1b1b      	subs	r3, r3, r4
      if (wAux < INT16_MAX)
 800935a:	4293      	cmp	r3, r2
 800935c:	bfa8      	it	ge
 800935e:	4613      	movge	r3, r2
    pStator_Currents->a = (int16_t)wAux;
 8009360:	4283      	cmp	r3, r0
 8009362:	bfb8      	it	lt
 8009364:	4603      	movlt	r3, r0
 8009366:	b21b      	sxth	r3, r3
 8009368:	2200      	movs	r2, #0
 800936a:	f363 020f 	bfi	r2, r3, #0, #16
 800936e:	f363 421f 	bfi	r2, r3, #16, #16
    pStator_Currents->b = (int16_t)wAux;
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 8009372:	f85d 4b04 	ldr.w	r4, [sp], #4
    pStator_Currents->a = (int16_t)wAux;
 8009376:	600a      	str	r2, [r1, #0]
}
 8009378:	4770      	bx	lr
 800937a:	bf00      	nop
 800937c:	ffff8001 	.word	0xffff8001

08009380 <R3_2_RLSwitchOnPWM>:
  }
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009380:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c

    /* Disable TIMx preload */
    LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH1);
    LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH4);
    LL_TIM_OC_SetCompareCH1(TIMx, 1U);
    LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t )pHandle->Half_PWMPeriod) - 5U);
 8009384:	f8b0 2094 	ldrh.w	r2, [r0, #148]	@ 0x94
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009388:	681b      	ldr	r3, [r3, #0]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800938a:	6999      	ldr	r1, [r3, #24]
 800938c:	f021 0108 	bic.w	r1, r1, #8
{
 8009390:	b4f0      	push	{r4, r5, r6, r7}
 8009392:	6199      	str	r1, [r3, #24]
 8009394:	69d9      	ldr	r1, [r3, #28]
    LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t )pHandle->Half_PWMPeriod) - 5U);
 8009396:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009398:	2401      	movs	r4, #1
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800939a:	f421 6100 	bic.w	r1, r1, #2048	@ 0x800
 800939e:	61d9      	str	r1, [r3, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80093a0:	635c      	str	r4, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->CCR4, CompareValue);
 80093a2:	641a      	str	r2, [r3, #64]	@ 0x40
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80093a4:	699a      	ldr	r2, [r3, #24]
 80093a6:	f042 0208 	orr.w	r2, r2, #8
 80093aa:	619a      	str	r2, [r3, #24]
 80093ac:	69da      	ldr	r2, [r3, #28]
 80093ae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80093b2:	61da      	str	r2, [r3, #28]
    /* Apply new CC values */
    LL_TIM_OC_EnablePreload(TIMx, LL_TIM_CHANNEL_CH1);
    LL_TIM_OC_EnablePreload(TIMx, LL_TIM_CHANNEL_CH4);

    /* Main PWM Output Enable */
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE ;
 80093b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80093b6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80093ba:	645a      	str	r2, [r3, #68]	@ 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80093bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80093be:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80093c2:	645a      	str	r2, [r3, #68]	@ 0x44
    LL_TIM_EnableAllOutputs(TIMx);

    if (ES_GPIO ==  pHandle->_Super.LowSideOutputs)
 80093c4:	f890 207b 	ldrb.w	r2, [r0, #123]	@ 0x7b
 80093c8:	2a02      	cmp	r2, #2
 80093ca:	d113      	bne.n	80093f4 <R3_2_RLSwitchOnPWM+0x74>
    {
      if ((TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0U)
 80093cc:	6a1f      	ldr	r7, [r3, #32]
      {
        LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 80093ce:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
        LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 80093d0:	6c01      	ldr	r1, [r0, #64]	@ 0x40
        LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 80093d2:	6c43      	ldr	r3, [r0, #68]	@ 0x44
        LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 80093d4:	f8b0 6048 	ldrh.w	r6, [r0, #72]	@ 0x48
        LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 80093d8:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
        LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 80093dc:	f8b0 204c 	ldrh.w	r2, [r0, #76]	@ 0x4c
      if ((TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0U)
 80093e0:	f240 5c55 	movw	ip, #1365	@ 0x555
 80093e4:	ea17 0f0c 	tst.w	r7, ip
  WRITE_REG(GPIOx->BSRR, PinMask);
 80093e8:	bf15      	itete	ne
 80093ea:	61ae      	strne	r6, [r5, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 80093ec:	62ae      	streq	r6, [r5, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 80093ee:	618c      	strne	r4, [r1, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 80093f0:	628c      	streq	r4, [r1, #40]	@ 0x28
 80093f2:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Set the sector that correspond to Phase B and C sampling
     * B will be sampled by ADCx_1 */
    pHdl->Sector = SECTOR_4;
 80093f4:	2203      	movs	r2, #3
    pHandle->_Super.PWMState = true;
 80093f6:	2301      	movs	r3, #1
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 80093f8:	bcf0      	pop	{r4, r5, r6, r7}
    pHdl->Sector = SECTOR_4;
 80093fa:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
    pHandle->_Super.PWMState = true;
 80093fe:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
}
 8009402:	4770      	bx	lr

08009404 <R3_2_TurnOnLowSides>:
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009404:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 8009408:	681b      	ldr	r3, [r3, #0]
  pHandle->_Super.TurnOnLowSidesAction = true;
 800940a:	2201      	movs	r2, #1
 800940c:	f880 207c 	strb.w	r2, [r0, #124]	@ 0x7c
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8009410:	699a      	ldr	r2, [r3, #24]
 8009412:	f022 0208 	bic.w	r2, r2, #8
 8009416:	619a      	str	r2, [r3, #24]
 8009418:	699a      	ldr	r2, [r3, #24]
 800941a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800941e:	619a      	str	r2, [r3, #24]
 8009420:	69da      	ldr	r2, [r3, #28]
 8009422:	f022 0208 	bic.w	r2, r2, #8
 8009426:	61da      	str	r2, [r3, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009428:	6359      	str	r1, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800942a:	6399      	str	r1, [r3, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800942c:	63d9      	str	r1, [r3, #60]	@ 0x3c
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800942e:	699a      	ldr	r2, [r3, #24]
 8009430:	f042 0208 	orr.w	r2, r2, #8
 8009434:	619a      	str	r2, [r3, #24]
 8009436:	699a      	ldr	r2, [r3, #24]
 8009438:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800943c:	619a      	str	r2, [r3, #24]
 800943e:	69da      	ldr	r2, [r3, #28]
 8009440:	f042 0208 	orr.w	r2, r2, #8
 8009444:	61da      	str	r2, [r3, #28]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8009446:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009448:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800944c:	645a      	str	r2, [r3, #68]	@ 0x44
  if ((ES_GPIO == pHandle->_Super.LowSideOutputs))
 800944e:	f890 307b 	ldrb.w	r3, [r0, #123]	@ 0x7b
 8009452:	2b02      	cmp	r3, #2
 8009454:	d000      	beq.n	8009458 <R3_2_TurnOnLowSides+0x54>
 8009456:	4770      	bx	lr
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8009458:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	@ 0x3c
{
 800945c:	b410      	push	{r4}
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800945e:	6c43      	ldr	r3, [r0, #68]	@ 0x44
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 8009460:	f8b0 4048 	ldrh.w	r4, [r0, #72]	@ 0x48
  WRITE_REG(GPIOx->BSRR, PinMask);
 8009464:	6194      	str	r4, [r2, #24]
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8009466:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800946a:	f8b0 204c 	ldrh.w	r2, [r0, #76]	@ 0x4c
 800946e:	618c      	str	r4, [r1, #24]
}
 8009470:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009474:	619a      	str	r2, [r3, #24]
 8009476:	4770      	bx	lr

08009478 <R3_2_SwitchOffPWM>:
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009478:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 800947c:	681a      	ldr	r2, [r3, #0]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800947e:	6c53      	ldr	r3, [r2, #68]	@ 0x44
{
 8009480:	b410      	push	{r4}
  if (true == pHandle->_Super.BrakeActionLock)
 8009482:	f890 4083 	ldrb.w	r4, [r0, #131]	@ 0x83
  pHandle->_Super.PWMState = false;
 8009486:	2100      	movs	r1, #0
 8009488:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800948c:	f880 1084 	strb.w	r1, [r0, #132]	@ 0x84
  pHandle->_Super.TurnOnLowSidesAction = false;
 8009490:	f880 107c 	strb.w	r1, [r0, #124]	@ 0x7c
 8009494:	6453      	str	r3, [r2, #68]	@ 0x44
  if (true == pHandle->_Super.BrakeActionLock)
 8009496:	b91c      	cbnz	r4, 80094a0 <R3_2_SwitchOffPWM+0x28>
    if (ES_GPIO == pHandle->_Super.LowSideOutputs)
 8009498:	f890 307b 	ldrb.w	r3, [r0, #123]	@ 0x7b
 800949c:	2b02      	cmp	r3, #2
 800949e:	d002      	beq.n	80094a6 <R3_2_SwitchOffPWM+0x2e>
}
 80094a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80094a4:	4770      	bx	lr
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 80094a6:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	@ 0x3c
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 80094aa:	f8b0 4048 	ldrh.w	r4, [r0, #72]	@ 0x48
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 80094ae:	6c43      	ldr	r3, [r0, #68]	@ 0x44
  WRITE_REG(GPIOx->BRR, PinMask);
 80094b0:	6294      	str	r4, [r2, #40]	@ 0x28
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 80094b2:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 80094b6:	f8b0 204c 	ldrh.w	r2, [r0, #76]	@ 0x4c
 80094ba:	628c      	str	r4, [r1, #40]	@ 0x28
}
 80094bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80094c0:	629a      	str	r2, [r3, #40]	@ 0x28
 80094c2:	4770      	bx	lr

080094c4 <R3_2_SetAOReferenceVoltage>:
  * @param  Data Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_DAC_ConvertData12LeftAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)
{
  __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, (DAC_Channel >> DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS)
 80094c4:	ea4f 4c90 	mov.w	ip, r0, lsr #18
{
 80094c8:	b510      	push	{r4, lr}
 80094ca:	f00c 0c3c 	and.w	ip, ip, #60	@ 0x3c
 80094ce:	f101 0e08 	add.w	lr, r1, #8
 80094d2:	b082      	sub	sp, #8
                                             & DAC_REG_DHR_REGOFFSET_MASK_POSBIT0);

  MODIFY_REG(*preg, DAC_DHR12L1_DACC1DHR, Data);
 80094d4:	f85e 300c 	ldr.w	r3, [lr, ip]
 80094d8:	f36f 130f 	bfc	r3, #4, #12
 80094dc:	4313      	orrs	r3, r2
 80094de:	f84e 300c 	str.w	r3, [lr, ip]
  SET_BIT(DACx->SWTRIGR,
 80094e2:	684a      	ldr	r2, [r1, #4]
 80094e4:	f000 0303 	and.w	r3, r0, #3
 80094e8:	4313      	orrs	r3, r2
 80094ea:	604b      	str	r3, [r1, #4]
  return ((READ_BIT(DACx->CR,
 80094ec:	680a      	ldr	r2, [r1, #0]
 80094ee:	f000 0010 	and.w	r0, r0, #16
 80094f2:	2301      	movs	r3, #1
 80094f4:	4083      	lsls	r3, r0
           == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL);
 80094f6:	ea33 0202 	bics.w	r2, r3, r2
 80094fa:	d014      	beq.n	8009526 <R3_2_SetAOReferenceVoltage+0x62>
                                         * (SystemCoreClock / (1000000UL * 2UL)));
 80094fc:	4a14      	ldr	r2, [pc, #80]	@ (8009550 <R3_2_SetAOReferenceVoltage+0x8c>)
 80094fe:	4815      	ldr	r0, [pc, #84]	@ (8009554 <R3_2_SetAOReferenceVoltage+0x90>)
 8009500:	6812      	ldr	r2, [r2, #0]
  SET_BIT(DACx->CR,
 8009502:	680c      	ldr	r4, [r1, #0]
 8009504:	fba0 0202 	umull	r0, r2, r0, r2
 8009508:	0cd2      	lsrs	r2, r2, #19
 800950a:	4323      	orrs	r3, r4
 800950c:	00d2      	lsls	r2, r2, #3
 800950e:	600b      	str	r3, [r1, #0]
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US)
 8009510:	9200      	str	r2, [sp, #0]
    while (wait_loop_index != 0UL)
 8009512:	9b00      	ldr	r3, [sp, #0]
 8009514:	b12b      	cbz	r3, 8009522 <R3_2_SetAOReferenceVoltage+0x5e>
      wait_loop_index--;
 8009516:	9b00      	ldr	r3, [sp, #0]
 8009518:	3b01      	subs	r3, #1
 800951a:	9300      	str	r3, [sp, #0]
    while (wait_loop_index != 0UL)
 800951c:	9b00      	ldr	r3, [sp, #0]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d1f9      	bne.n	8009516 <R3_2_SetAOReferenceVoltage+0x52>
}
 8009522:	b002      	add	sp, #8
 8009524:	bd10      	pop	{r4, pc}
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_VOLTAGE_SETTLING_US) * (SystemCoreClock / (1000000UL * 2UL)));
 8009526:	4b0a      	ldr	r3, [pc, #40]	@ (8009550 <R3_2_SetAOReferenceVoltage+0x8c>)
 8009528:	4a0a      	ldr	r2, [pc, #40]	@ (8009554 <R3_2_SetAOReferenceVoltage+0x90>)
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	fba2 2303 	umull	r2, r3, r2, r3
 8009530:	0cdb      	lsrs	r3, r3, #19
 8009532:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8009536:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8009538:	9b01      	ldr	r3, [sp, #4]
 800953a:	2b00      	cmp	r3, #0
 800953c:	d0f1      	beq.n	8009522 <R3_2_SetAOReferenceVoltage+0x5e>
      wait_loop_index--;
 800953e:	9b01      	ldr	r3, [sp, #4]
 8009540:	3b01      	subs	r3, #1
 8009542:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8009544:	9b01      	ldr	r3, [sp, #4]
 8009546:	2b00      	cmp	r3, #0
 8009548:	d1f9      	bne.n	800953e <R3_2_SetAOReferenceVoltage+0x7a>
}
 800954a:	b002      	add	sp, #8
 800954c:	bd10      	pop	{r4, pc}
 800954e:	bf00      	nop
 8009550:	200004e0 	.word	0x200004e0
 8009554:	431bde83 	.word	0x431bde83

08009558 <R3_2_RLTurnOnLowSides>:
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009558:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 800955c:	681b      	ldr	r3, [r3, #0]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800955e:	699a      	ldr	r2, [r3, #24]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009560:	2100      	movs	r1, #0
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8009562:	f022 0208 	bic.w	r2, r2, #8
 8009566:	619a      	str	r2, [r3, #24]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009568:	6359      	str	r1, [r3, #52]	@ 0x34
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800956a:	699a      	ldr	r2, [r3, #24]
 800956c:	f042 0208 	orr.w	r2, r2, #8
 8009570:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8009572:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009574:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009578:	645a      	str	r2, [r3, #68]	@ 0x44
  if (ES_GPIO == pHandle->_Super.LowSideOutputs)
 800957a:	f890 307b 	ldrb.w	r3, [r0, #123]	@ 0x7b
 800957e:	2b02      	cmp	r3, #2
 8009580:	d000      	beq.n	8009584 <R3_2_RLTurnOnLowSides+0x2c>
 8009582:	4770      	bx	lr
    LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8009584:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	@ 0x3c
{
 8009588:	b410      	push	{r4}
    LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800958a:	6c43      	ldr	r3, [r0, #68]	@ 0x44
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 800958c:	f8b0 4048 	ldrh.w	r4, [r0, #72]	@ 0x48
  WRITE_REG(GPIOx->BSRR, PinMask);
 8009590:	6194      	str	r4, [r2, #24]
    LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8009592:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
    LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8009596:	f8b0 204c 	ldrh.w	r2, [r0, #76]	@ 0x4c
  WRITE_REG(GPIOx->BRR, PinMask);
 800959a:	628c      	str	r4, [r1, #40]	@ 0x28
}
 800959c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80095a0:	629a      	str	r2, [r3, #40]	@ 0x28
 80095a2:	4770      	bx	lr

080095a4 <R3_2_Init>:
{
 80095a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    R3_3_OPAMPParams_t *OPAMPParams = pHandle->pParams_str->OPAMPParams;
 80095a8:	f8d0 509c 	ldr.w	r5, [r0, #156]	@ 0x9c
    ADC_TypeDef *ADCx_1 = pHandle->pParams_str->ADCDataReg1[0];
 80095ac:	6f2e      	ldr	r6, [r5, #112]	@ 0x70
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCDataReg2[0];
 80095ae:	f8d5 7088 	ldr.w	r7, [r5, #136]	@ 0x88
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 80095b2:	6872      	ldr	r2, [r6, #4]
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80095b4:	682c      	ldr	r4, [r5, #0]
    COMP_TypeDef *COMP_OCPBx = pHandle->pParams_str->CompOCPBSelection;
 80095b6:	f8d5 b00c 	ldr.w	fp, [r5, #12]
{
 80095ba:	4680      	mov	r8, r0
    DAC_TypeDef *DAC_OCPBx = pHandle->pParams_str->DAC_OCP_BSelection;
 80095bc:	e9d5 c006 	ldrd	ip, r0, [r5, #24]
{
 80095c0:	b087      	sub	sp, #28
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80095c2:	f04f 0e04 	mov.w	lr, #4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 80095c6:	f022 0204 	bic.w	r2, r2, #4
    DAC_TypeDef *DAC_OCPBx = pHandle->pParams_str->DAC_OCP_BSelection;
 80095ca:	9000      	str	r0, [sp, #0]
    DAC_TypeDef *DAC_OCPCx = pHandle->pParams_str->DAC_OCP_CSelection;
 80095cc:	6a28      	ldr	r0, [r5, #32]
 80095ce:	9001      	str	r0, [sp, #4]
    COMP_TypeDef *COMP_OCPAx = pHandle->pParams_str->CompOCPASelection;
 80095d0:	e9d5 1301 	ldrd	r1, r3, [r5, #4]
    DAC_TypeDef *DAC_OVPx = pHandle->pParams_str->DAC_OVP_Selection;
 80095d4:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 80095d6:	9002      	str	r0, [sp, #8]
    COMP_TypeDef *COMP_OVPx = pHandle->pParams_str->CompOVPSelection;
 80095d8:	e9d5 a904 	ldrd	sl, r9, [r5, #16]
 80095dc:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80095de:	f8c6 e000 	str.w	lr, [r6]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 80095e2:	6872      	ldr	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 80095e4:	2020      	movs	r0, #32
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 80095e6:	f022 0220 	bic.w	r2, r2, #32
 80095ea:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 80095ec:	6030      	str	r0, [r6, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 80095ee:	687a      	ldr	r2, [r7, #4]
 80095f0:	f022 0204 	bic.w	r2, r2, #4
 80095f4:	607a      	str	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80095f6:	f8c7 e000 	str.w	lr, [r7]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 80095fa:	687a      	ldr	r2, [r7, #4]
 80095fc:	f022 0220 	bic.w	r2, r2, #32
 8009600:	607a      	str	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8009602:	6038      	str	r0, [r7, #0]
      if (TIM1 ==  TIMx)
 8009604:	4a8f      	ldr	r2, [pc, #572]	@ (8009844 <R3_2_Init+0x2a0>)
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
{
  SET_BIT(DBGMCU->APB2FZ, Periphs);
 8009606:	4890      	ldr	r0, [pc, #576]	@ (8009848 <R3_2_Init+0x2a4>)
 8009608:	4294      	cmp	r4, r2
 800960a:	6902      	ldr	r2, [r0, #16]
 800960c:	bf0c      	ite	eq
 800960e:	f442 6200 	orreq.w	r2, r2, #2048	@ 0x800
 8009612:	f442 5200 	orrne.w	r2, r2, #8192	@ 0x2000
 8009616:	6102      	str	r2, [r0, #16]
      if (OPAMPParams != NULL)
 8009618:	b181      	cbz	r1, 800963c <R3_2_Init+0x98>
        LL_OPAMP_Enable(OPAMPParams->OPAMPSelect_1[1]);
 800961a:	e9d1 2000 	ldrd	r2, r0, [r1]
  * @param  OPAMPx OPAMP instance
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_Enable(OPAMP_TypeDef *OPAMPx)
{
  SET_BIT(OPAMPx->CSR, OPAMP_CSR_OPAMPxEN);
 800961e:	f8d2 e000 	ldr.w	lr, [r2]
        LL_OPAMP_Enable(OPAMPParams->OPAMPSelect_2[0]);
 8009622:	6989      	ldr	r1, [r1, #24]
 8009624:	f04e 0e01 	orr.w	lr, lr, #1
 8009628:	f8c2 e000 	str.w	lr, [r2]
 800962c:	6802      	ldr	r2, [r0, #0]
 800962e:	f042 0201 	orr.w	r2, r2, #1
 8009632:	6002      	str	r2, [r0, #0]
 8009634:	680a      	ldr	r2, [r1, #0]
 8009636:	f042 0201 	orr.w	r2, r2, #1
 800963a:	600a      	str	r2, [r1, #0]
      if (COMP_OCPAx != NULL)
 800963c:	b1b3      	cbz	r3, 800966c <R3_2_Init+0xc8>
        if ((pHandle->pParams_str->CompOCPAInvInput_MODE != EXT_MODE) && (DAC_OCPAx != MC_NULL))
 800963e:	f895 20a5 	ldrb.w	r2, [r5, #165]	@ 0xa5
 8009642:	2a01      	cmp	r2, #1
 8009644:	d00a      	beq.n	800965c <R3_2_Init+0xb8>
 8009646:	f1bc 0f00 	cmp.w	ip, #0
 800964a:	d007      	beq.n	800965c <R3_2_Init+0xb8>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPA, DAC_OCPAx,
 800964c:	f8b5 20a0 	ldrh.w	r2, [r5, #160]	@ 0xa0
 8009650:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8009652:	9303      	str	r3, [sp, #12]
 8009654:	4661      	mov	r1, ip
 8009656:	f7ff ff35 	bl	80094c4 <R3_2_SetAOReferenceVoltage>
 800965a:	9b03      	ldr	r3, [sp, #12]
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Enable(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 800965c:	681a      	ldr	r2, [r3, #0]
 800965e:	f042 0201 	orr.w	r2, r2, #1
 8009662:	601a      	str	r2, [r3, #0]
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Lock(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 8009664:	681a      	ldr	r2, [r3, #0]
 8009666:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800966a:	601a      	str	r2, [r3, #0]
      if (COMP_OCPBx != NULL)
 800966c:	f1bb 0f00 	cmp.w	fp, #0
 8009670:	d017      	beq.n	80096a2 <R3_2_Init+0xfe>
        if ((pHandle->pParams_str->CompOCPBInvInput_MODE != EXT_MODE) && (DAC_OCPBx != MC_NULL))
 8009672:	f895 30a6 	ldrb.w	r3, [r5, #166]	@ 0xa6
 8009676:	2b01      	cmp	r3, #1
 8009678:	d007      	beq.n	800968a <R3_2_Init+0xe6>
 800967a:	9b00      	ldr	r3, [sp, #0]
 800967c:	b12b      	cbz	r3, 800968a <R3_2_Init+0xe6>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPB, DAC_OCPBx,
 800967e:	f8b5 20a0 	ldrh.w	r2, [r5, #160]	@ 0xa0
 8009682:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8009684:	4619      	mov	r1, r3
 8009686:	f7ff ff1d 	bl	80094c4 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 800968a:	f8db 3000 	ldr.w	r3, [fp]
 800968e:	f043 0301 	orr.w	r3, r3, #1
 8009692:	f8cb 3000 	str.w	r3, [fp]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 8009696:	f8db 3000 	ldr.w	r3, [fp]
 800969a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800969e:	f8cb 3000 	str.w	r3, [fp]
      if (COMP_OCPCx != NULL)
 80096a2:	f1ba 0f00 	cmp.w	sl, #0
 80096a6:	d017      	beq.n	80096d8 <R3_2_Init+0x134>
        if ((pHandle->pParams_str->CompOCPCInvInput_MODE != EXT_MODE)  && (DAC_OCPCx != MC_NULL))
 80096a8:	f895 30a7 	ldrb.w	r3, [r5, #167]	@ 0xa7
 80096ac:	2b01      	cmp	r3, #1
 80096ae:	d007      	beq.n	80096c0 <R3_2_Init+0x11c>
 80096b0:	9b01      	ldr	r3, [sp, #4]
 80096b2:	b12b      	cbz	r3, 80096c0 <R3_2_Init+0x11c>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPC, DAC_OCPCx,
 80096b4:	f8b5 20a0 	ldrh.w	r2, [r5, #160]	@ 0xa0
 80096b8:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 80096ba:	4619      	mov	r1, r3
 80096bc:	f7ff ff02 	bl	80094c4 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 80096c0:	f8da 3000 	ldr.w	r3, [sl]
 80096c4:	f043 0301 	orr.w	r3, r3, #1
 80096c8:	f8ca 3000 	str.w	r3, [sl]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 80096cc:	f8da 3000 	ldr.w	r3, [sl]
 80096d0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80096d4:	f8ca 3000 	str.w	r3, [sl]
      if (COMP_OVPx != NULL)
 80096d8:	f1b9 0f00 	cmp.w	r9, #0
 80096dc:	d017      	beq.n	800970e <R3_2_Init+0x16a>
        if ((pHandle->pParams_str->CompOVPInvInput_MODE != EXT_MODE) && (DAC_OVPx != MC_NULL))
 80096de:	f895 30a8 	ldrb.w	r3, [r5, #168]	@ 0xa8
 80096e2:	2b01      	cmp	r3, #1
 80096e4:	d007      	beq.n	80096f6 <R3_2_Init+0x152>
 80096e6:	9b02      	ldr	r3, [sp, #8]
 80096e8:	b12b      	cbz	r3, 80096f6 <R3_2_Init+0x152>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OVP, DAC_OVPx,
 80096ea:	f8b5 20a2 	ldrh.w	r2, [r5, #162]	@ 0xa2
 80096ee:	6b68      	ldr	r0, [r5, #52]	@ 0x34
 80096f0:	4619      	mov	r1, r3
 80096f2:	f7ff fee7 	bl	80094c4 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 80096f6:	f8d9 3000 	ldr.w	r3, [r9]
 80096fa:	f043 0301 	orr.w	r3, r3, #1
 80096fe:	f8c9 3000 	str.w	r3, [r9]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 8009702:	f8d9 3000 	ldr.w	r3, [r9]
 8009706:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800970a:	f8c9 3000 	str.w	r3, [r9]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800970e:	68b3      	ldr	r3, [r6, #8]
 8009710:	07da      	lsls	r2, r3, #31
 8009712:	d56d      	bpl.n	80097f0 <R3_2_Init+0x24c>
 8009714:	68bb      	ldr	r3, [r7, #8]
 8009716:	07db      	lsls	r3, r3, #31
 8009718:	d566      	bpl.n	80097e8 <R3_2_Init+0x244>
  volatile uint32_t Brk2Timeout = 1000;
 800971a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800971e:	9305      	str	r3, [sp, #20]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8009720:	6823      	ldr	r3, [r4, #0]
 8009722:	f023 0301 	bic.w	r3, r3, #1
 8009726:	6023      	str	r3, [r4, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8009728:	6863      	ldr	r3, [r4, #4]
 800972a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800972e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009732:	f043 0320 	orr.w	r3, r3, #32
 8009736:	6063      	str	r3, [r4, #4]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8009738:	69a3      	ldr	r3, [r4, #24]
 800973a:	f043 0308 	orr.w	r3, r3, #8
 800973e:	61a3      	str	r3, [r4, #24]
 8009740:	69a3      	ldr	r3, [r4, #24]
 8009742:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8009746:	61a3      	str	r3, [r4, #24]
 8009748:	69e3      	ldr	r3, [r4, #28]
 800974a:	f043 0308 	orr.w	r3, r3, #8
 800974e:	61e3      	str	r3, [r4, #28]
 8009750:	69e3      	ldr	r3, [r4, #28]
 8009752:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8009756:	61e3      	str	r3, [r4, #28]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8009758:	6963      	ldr	r3, [r4, #20]
 800975a:	f043 0301 	orr.w	r3, r3, #1
 800975e:	6163      	str	r3, [r4, #20]
  if (2U == pHandle->pParams_str->FreqRatio)
 8009760:	f895 30a9 	ldrb.w	r3, [r5, #169]	@ 0xa9
 8009764:	2b02      	cmp	r3, #2
 8009766:	d058      	beq.n	800981a <R3_2_Init+0x276>
    if (M1 == pHandle->_Super.Motor)
 8009768:	f898 3078 	ldrb.w	r3, [r8, #120]	@ 0x78
 800976c:	2b00      	cmp	r3, #0
 800976e:	d046      	beq.n	80097fe <R3_2_Init+0x25a>
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8009770:	6863      	ldr	r3, [r4, #4]
 8009772:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009776:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 800977a:	f06f 0280 	mvn.w	r2, #128	@ 0x80
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800977e:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8009782:	6063      	str	r3, [r4, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8009784:	6122      	str	r2, [r4, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 8009786:	6923      	ldr	r3, [r4, #16]
  while ((Brk2Timeout != 0u) && (1U == result))
 8009788:	9a05      	ldr	r2, [sp, #20]
 800978a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800978e:	b172      	cbz	r2, 80097ae <R3_2_Init+0x20a>
 8009790:	b16b      	cbz	r3, 80097ae <R3_2_Init+0x20a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 8009792:	f46f 7180 	mvn.w	r1, #256	@ 0x100
 8009796:	e000      	b.n	800979a <R3_2_Init+0x1f6>
 8009798:	b14b      	cbz	r3, 80097ae <R3_2_Init+0x20a>
 800979a:	6121      	str	r1, [r4, #16]
    Brk2Timeout--;
 800979c:	9b05      	ldr	r3, [sp, #20]
 800979e:	3b01      	subs	r3, #1
 80097a0:	9305      	str	r3, [sp, #20]
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 80097a2:	6923      	ldr	r3, [r4, #16]
  while ((Brk2Timeout != 0u) && (1U == result))
 80097a4:	9a05      	ldr	r2, [sp, #20]
 80097a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80097aa:	2a00      	cmp	r2, #0
 80097ac:	d1f4      	bne.n	8009798 <R3_2_Init+0x1f4>
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 80097ae:	68e3      	ldr	r3, [r4, #12]
 80097b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80097b4:	60e3      	str	r3, [r4, #12]
  SET_BIT(TIMx->CCER, Channels);
 80097b6:	6a23      	ldr	r3, [r4, #32]
 80097b8:	f443 63aa 	orr.w	r3, r3, #1360	@ 0x550
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80097bc:	f06f 0201 	mvn.w	r2, #1
  SET_BIT(TIMx->CCER, Channels);
 80097c0:	f043 0305 	orr.w	r3, r3, #5
 80097c4:	6223      	str	r3, [r4, #32]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80097c6:	6122      	str	r2, [r4, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80097c8:	68e3      	ldr	r3, [r4, #12]
 80097ca:	f043 0301 	orr.w	r3, r3, #1
 80097ce:	60e3      	str	r3, [r4, #12]
      pHandle->ADCTriggerEdge = (uint16_t) LL_ADC_INJ_TRIG_EXT_RISING;
 80097d0:	2280      	movs	r2, #128	@ 0x80
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 80097d2:	2340      	movs	r3, #64	@ 0x40
 80097d4:	f8a8 2096 	strh.w	r2, [r8, #150]	@ 0x96
 80097d8:	6033      	str	r3, [r6, #0]
  SET_BIT(ADCx->IER, LL_ADC_IT_JEOS);
 80097da:	6873      	ldr	r3, [r6, #4]
 80097dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80097e0:	6073      	str	r3, [r6, #4]
}
 80097e2:	b007      	add	sp, #28
 80097e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        R3_2_ADCxInit(ADCx_2);
 80097e8:	4638      	mov	r0, r7
 80097ea:	f7ff fb9f 	bl	8008f2c <R3_2_ADCxInit>
 80097ee:	e794      	b.n	800971a <R3_2_Init+0x176>
        R3_2_ADCxInit(ADCx_1);
 80097f0:	4630      	mov	r0, r6
 80097f2:	f7ff fb9b 	bl	8008f2c <R3_2_ADCxInit>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80097f6:	68bb      	ldr	r3, [r7, #8]
 80097f8:	07db      	lsls	r3, r3, #31
 80097fa:	d48e      	bmi.n	800971a <R3_2_Init+0x176>
 80097fc:	e7f4      	b.n	80097e8 <R3_2_Init+0x244>
      if (1U == pHandle->pParams_str->RepetitionCounter)
 80097fe:	f895 30a4 	ldrb.w	r3, [r5, #164]	@ 0xa4
 8009802:	2b01      	cmp	r3, #1
 8009804:	d00d      	beq.n	8009822 <R3_2_Init+0x27e>
      else if (3U == pHandle->pParams_str->RepetitionCounter)
 8009806:	2b03      	cmp	r3, #3
 8009808:	d1b2      	bne.n	8009770 <R3_2_Init+0x1cc>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800980a:	2201      	movs	r2, #1
 800980c:	6322      	str	r2, [r4, #48]	@ 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800980e:	6962      	ldr	r2, [r4, #20]
 8009810:	f042 0201 	orr.w	r2, r2, #1
 8009814:	6162      	str	r2, [r4, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8009816:	6323      	str	r3, [r4, #48]	@ 0x30
}
 8009818:	e7aa      	b.n	8009770 <R3_2_Init+0x1cc>
    if (HIGHER_FREQ == pHandle->pParams_str->IsHigherFreqTim)
 800981a:	f895 30aa 	ldrb.w	r3, [r5, #170]	@ 0xaa
 800981e:	2b01      	cmp	r3, #1
 8009820:	d004      	beq.n	800982c <R3_2_Init+0x288>
        LL_TIM_SetCounter(TIMx, (uint32_t)(pHandle->Half_PWMPeriod) - 1U);
 8009822:	f8b8 3094 	ldrh.w	r3, [r8, #148]	@ 0x94
 8009826:	3b01      	subs	r3, #1
  WRITE_REG(TIMx->CNT, Counter);
 8009828:	6263      	str	r3, [r4, #36]	@ 0x24
}
 800982a:	e7a1      	b.n	8009770 <R3_2_Init+0x1cc>
      if (3U == pHandle->pParams_str->RepetitionCounter)
 800982c:	f895 20a4 	ldrb.w	r2, [r5, #164]	@ 0xa4
 8009830:	2a03      	cmp	r2, #3
 8009832:	d1f6      	bne.n	8009822 <R3_2_Init+0x27e>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8009834:	6323      	str	r3, [r4, #48]	@ 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8009836:	6963      	ldr	r3, [r4, #20]
 8009838:	f043 0301 	orr.w	r3, r3, #1
 800983c:	6163      	str	r3, [r4, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800983e:	6322      	str	r2, [r4, #48]	@ 0x30
}
 8009840:	e7ef      	b.n	8009822 <R3_2_Init+0x27e>
 8009842:	bf00      	nop
 8009844:	40012c00 	.word	0x40012c00
 8009848:	e0042000 	.word	0xe0042000

0800984c <R3_2_SetOffsetCalib>:
{
 800984c:	b410      	push	{r4}
    pHandle->PhaseAOffset = (uint32_t)offsets->phaseAOffset;
 800984e:	e9d1 4201 	ldrd	r4, r2, [r1, #4]
 8009852:	680b      	ldr	r3, [r1, #0]
 8009854:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    pHdl->offsetCalibStatus = true;
 8009858:	2301      	movs	r3, #1
    pHandle->PhaseAOffset = (uint32_t)offsets->phaseAOffset;
 800985a:	e9c0 4223 	strd	r4, r2, [r0, #140]	@ 0x8c
    pHdl->offsetCalibStatus = true;
 800985e:	f880 307f 	strb.w	r3, [r0, #127]	@ 0x7f
}
 8009862:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009866:	4770      	bx	lr

08009868 <R3_2_GetOffsetCalib>:
  offsets->phaseAOffset = (int32_t)pHandle->PhaseAOffset;
 8009868:	e9d0 2323 	ldrd	r2, r3, [r0, #140]	@ 0x8c
 800986c:	f8d0 0088 	ldr.w	r0, [r0, #136]	@ 0x88
 8009870:	608b      	str	r3, [r1, #8]
 8009872:	e9c1 0200 	strd	r0, r2, [r1]
}
 8009876:	4770      	bx	lr

08009878 <R3_2_CurrentReadingPolarization>:
{
 8009878:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800987c:	f8d0 209c 	ldr.w	r2, [r0, #156]	@ 0x9c
    GetPhaseCurrCbSave = pHandle->_Super.pFctGetPhaseCurrents;
 8009880:	6803      	ldr	r3, [r0, #0]
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009882:	6815      	ldr	r5, [r2, #0]
{
 8009884:	b083      	sub	sp, #12
    pHandle->PhaseAOffset = 0U;
 8009886:	2600      	movs	r6, #0
 8009888:	e9c0 6622 	strd	r6, r6, [r0, #136]	@ 0x88
    GetPhaseCurrCbSave = pHandle->_Super.pFctGetPhaseCurrents;
 800988c:	9300      	str	r3, [sp, #0]
    SetSampPointSectXCbSave = pHandle->_Super.pFctSetADCSampPointSectX;
 800988e:	6943      	ldr	r3, [r0, #20]
 8009890:	9301      	str	r3, [sp, #4]
    pHandle->PolarizationCounter = 0U;
 8009892:	f880 6098 	strb.w	r6, [r0, #152]	@ 0x98
  CLEAR_BIT(TIMx->CCER, Channels);
 8009896:	6a2b      	ldr	r3, [r5, #32]
    pHandle->PhaseCOffset = 0U;
 8009898:	f8c0 6090 	str.w	r6, [r0, #144]	@ 0x90
 800989c:	f423 63aa 	bic.w	r3, r3, #1360	@ 0x550
 80098a0:	f023 0305 	bic.w	r3, r3, #5
{
 80098a4:	4604      	mov	r4, r0
 80098a6:	622b      	str	r3, [r5, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 80098a8:	b672      	cpsid	i
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationAB;
 80098aa:	4b3d      	ldr	r3, [pc, #244]	@ (80099a0 <R3_2_CurrentReadingPolarization+0x128>)
 80098ac:	6003      	str	r3, [r0, #0]
    pHandle->_Super.pFctSetADCSampPointSectX = &R3_2_SetADCSampPointPolarization;
 80098ae:	4b3d      	ldr	r3, [pc, #244]	@ (80099a4 <R3_2_CurrentReadingPolarization+0x12c>)
 80098b0:	6143      	str	r3, [r0, #20]
    pHandle->PolarizationSector=SECTOR_5;
 80098b2:	2704      	movs	r7, #4
    pHandle->ADCTriggerEdge = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 80098b4:	2380      	movs	r3, #128	@ 0x80
 80098b6:	f8a0 3096 	strh.w	r3, [r0, #150]	@ 0x96
    pHandle->PolarizationSector=SECTOR_5;
 80098ba:	f880 7099 	strb.w	r7, [r0, #153]	@ 0x99
    pHandle->_Super.Sector = SECTOR_5;
 80098be:	f880 707a 	strb.w	r7, [r0, #122]	@ 0x7a
  __ASM volatile ("cpsie i" : : : "memory");
 80098c2:	b662      	cpsie	i
    R3_2_SwitchOnPWM(&pHandle->_Super);
 80098c4:	f7ff fcd2 	bl	800926c <R3_2_SwitchOnPWM>
                           pHandle->pParams_str->RepetitionCounter,
 80098c8:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
    waitForPolarizationEnd(TIMx,
 80098cc:	f104 0856 	add.w	r8, r4, #86	@ 0x56
 80098d0:	f104 0998 	add.w	r9, r4, #152	@ 0x98
 80098d4:	f893 20a4 	ldrb.w	r2, [r3, #164]	@ 0xa4
 80098d8:	4641      	mov	r1, r8
 80098da:	464b      	mov	r3, r9
 80098dc:	4628      	mov	r0, r5
 80098de:	f7f9 fb6d 	bl	8002fbc <waitForPolarizationEnd>
    R3_2_SwitchOffPWM(&pHandle->_Super);
 80098e2:	4620      	mov	r0, r4
 80098e4:	f7ff fdc8 	bl	8009478 <R3_2_SwitchOffPWM>
    pHandle->PolarizationCounter = 0U;
 80098e8:	f884 6098 	strb.w	r6, [r4, #152]	@ 0x98
  __ASM volatile ("cpsid i" : : : "memory");
 80098ec:	b672      	cpsid	i
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationC;
 80098ee:	4b2e      	ldr	r3, [pc, #184]	@ (80099a8 <R3_2_CurrentReadingPolarization+0x130>)
    pHandle->PolarizationSector=SECTOR_1;
 80098f0:	f884 6099 	strb.w	r6, [r4, #153]	@ 0x99
    pHandle->_Super.Sector = SECTOR_1;
 80098f4:	f884 607a 	strb.w	r6, [r4, #122]	@ 0x7a
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationC;
 80098f8:	6023      	str	r3, [r4, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80098fa:	b662      	cpsie	i
    R3_2_SwitchOnPWM(&pHandle->_Super);
 80098fc:	4620      	mov	r0, r4
 80098fe:	f7ff fcb5 	bl	800926c <R3_2_SwitchOnPWM>
                           pHandle->pParams_str->RepetitionCounter,
 8009902:	f8d4 209c 	ldr.w	r2, [r4, #156]	@ 0x9c
    waitForPolarizationEnd(TIMx,
 8009906:	464b      	mov	r3, r9
 8009908:	f892 20a4 	ldrb.w	r2, [r2, #164]	@ 0xa4
 800990c:	4641      	mov	r1, r8
 800990e:	4628      	mov	r0, r5
 8009910:	f7f9 fb54 	bl	8002fbc <waitForPolarizationEnd>
    R3_2_SwitchOffPWM(&pHandle->_Super);
 8009914:	4620      	mov	r0, r4
 8009916:	f7ff fdaf 	bl	8009478 <R3_2_SwitchOffPWM>
    pHandle->PhaseAOffset /= NB_CONVERSIONS;
 800991a:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
 800991e:	40fb      	lsrs	r3, r7
 8009920:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    pHandle->PhaseBOffset /= NB_CONVERSIONS;
 8009924:	f8d4 308c 	ldr.w	r3, [r4, #140]	@ 0x8c
 8009928:	40fb      	lsrs	r3, r7
 800992a:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
    pHandle->PhaseCOffset /= NB_CONVERSIONS;
 800992e:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8009932:	40fb      	lsrs	r3, r7
 8009934:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
    pHandle->_Super.offsetCalibStatus = true;
 8009938:	2301      	movs	r3, #1
 800993a:	f884 307f 	strb.w	r3, [r4, #127]	@ 0x7f
  __ASM volatile ("cpsid i" : : : "memory");
 800993e:	b672      	cpsid	i
    pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 8009940:	9b00      	ldr	r3, [sp, #0]
 8009942:	6023      	str	r3, [r4, #0]
    pHandle->_Super.pFctSetADCSampPointSectX = SetSampPointSectXCbSave;
 8009944:	9b01      	ldr	r3, [sp, #4]
 8009946:	6163      	str	r3, [r4, #20]
  __ASM volatile ("cpsie i" : : : "memory");
 8009948:	b662      	cpsie	i
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800994a:	69ab      	ldr	r3, [r5, #24]
 800994c:	f023 0308 	bic.w	r3, r3, #8
 8009950:	61ab      	str	r3, [r5, #24]
 8009952:	69ab      	ldr	r3, [r5, #24]
 8009954:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009958:	61ab      	str	r3, [r5, #24]
 800995a:	69eb      	ldr	r3, [r5, #28]
 800995c:	f023 0308 	bic.w	r3, r3, #8
 8009960:	61eb      	str	r3, [r5, #28]
    LL_TIM_OC_SetCompareCH1 (TIMx, pHandle->Half_PWMPeriod >> 1u);
 8009962:	f8b4 3094 	ldrh.w	r3, [r4, #148]	@ 0x94
 8009966:	085b      	lsrs	r3, r3, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009968:	636b      	str	r3, [r5, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800996a:	63ab      	str	r3, [r5, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800996c:	63eb      	str	r3, [r5, #60]	@ 0x3c
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800996e:	69ab      	ldr	r3, [r5, #24]
 8009970:	f043 0308 	orr.w	r3, r3, #8
 8009974:	61ab      	str	r3, [r5, #24]
 8009976:	69ab      	ldr	r3, [r5, #24]
 8009978:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800997c:	61ab      	str	r3, [r5, #24]
 800997e:	69eb      	ldr	r3, [r5, #28]
 8009980:	f043 0308 	orr.w	r3, r3, #8
 8009984:	61eb      	str	r3, [r5, #28]
  SET_BIT(TIMx->CCER, Channels);
 8009986:	6a2b      	ldr	r3, [r5, #32]
 8009988:	f443 63aa 	orr.w	r3, r3, #1360	@ 0x550
 800998c:	f043 0305 	orr.w	r3, r3, #5
 8009990:	622b      	str	r3, [r5, #32]
  pHandle->_Super.Sector = SECTOR_5;
 8009992:	f884 707a 	strb.w	r7, [r4, #122]	@ 0x7a
  pHandle->_Super.BrakeActionLock = false;
 8009996:	f884 6083 	strb.w	r6, [r4, #131]	@ 0x83
}
 800999a:	b003      	add	sp, #12
 800999c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80099a0:	080091c9 	.word	0x080091c9
 80099a4:	08009185 	.word	0x08009185
 80099a8:	08009221 	.word	0x08009221

080099ac <R3_2_SetADCSampPointSectX>:
{
 80099ac:	b530      	push	{r4, r5, lr}
    if ( ( uint16_t )( pHandle->Half_PWMPeriod - pHdl->lowDuty ) > pHandle->pParams_str->Tafter )
 80099ae:	f8b0 3058 	ldrh.w	r3, [r0, #88]	@ 0x58
 80099b2:	f8b0 e094 	ldrh.w	lr, [r0, #148]	@ 0x94
 80099b6:	f8d0 109c 	ldr.w	r1, [r0, #156]	@ 0x9c
 80099ba:	ebae 0203 	sub.w	r2, lr, r3
 80099be:	f8b1 4068 	ldrh.w	r4, [r1, #104]	@ 0x68
 80099c2:	b292      	uxth	r2, r2
 80099c4:	42a2      	cmp	r2, r4
 80099c6:	d917      	bls.n	80099f8 <R3_2_SetADCSampPointSectX+0x4c>
      pHandle->_Super.Sector = SECTOR_5;
 80099c8:	2204      	movs	r2, #4
      SamplingPoint = pHandle->Half_PWMPeriod - 1u;
 80099ca:	f10e 33ff 	add.w	r3, lr, #4294967295
      pHandle->_Super.Sector = SECTOR_5;
 80099ce:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
      SamplingPoint = pHandle->Half_PWMPeriod - 1u;
 80099d2:	b29b      	uxth	r3, r3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80099d4:	680a      	ldr	r2, [r1, #0]
  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t) pHandle->_Super.CntPhA);
 80099d6:	f8b0 5050 	ldrh.w	r5, [r0, #80]	@ 0x50
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t) pHandle->_Super.CntPhB);
 80099da:	f8b0 4052 	ldrh.w	r4, [r0, #82]	@ 0x52
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t) pHandle->_Super.CntPhC);
 80099de:	f8b0 1054 	ldrh.w	r1, [r0, #84]	@ 0x54
  WRITE_REG(TIMx->CCR1, CompareValue);
 80099e2:	6355      	str	r5, [r2, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 80099e4:	6394      	str	r4, [r2, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80099e6:	63d1      	str	r1, [r2, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 80099e8:	6413      	str	r3, [r2, #64]	@ 0x40
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 80099ea:	6852      	ldr	r2, [r2, #4]
 80099ec:	4b10      	ldr	r3, [pc, #64]	@ (8009a30 <R3_2_SetADCSampPointSectX+0x84>)
 80099ee:	421a      	tst	r2, r3
}
 80099f0:	bf14      	ite	ne
 80099f2:	2001      	movne	r0, #1
 80099f4:	2000      	moveq	r0, #0
 80099f6:	bd30      	pop	{r4, r5, pc}
      DeltaDuty = (uint16_t)(pHdl->lowDuty - pHdl->midDuty);
 80099f8:	f8b0 c05a 	ldrh.w	ip, [r0, #90]	@ 0x5a
 80099fc:	eba3 0c0c 	sub.w	ip, r3, ip
      if (DeltaDuty > ((uint16_t)(pHandle->Half_PWMPeriod - pHdl->lowDuty) * 2U))
 8009a00:	fa1f fc8c 	uxth.w	ip, ip
 8009a04:	ebbc 0f42 	cmp.w	ip, r2, lsl #1
 8009a08:	d904      	bls.n	8009a14 <R3_2_SetADCSampPointSectX+0x68>
        SamplingPoint = pHdl->lowDuty - pHandle->pParams_str->Tbefore;
 8009a0a:	f8b1 206a 	ldrh.w	r2, [r1, #106]	@ 0x6a
 8009a0e:	1a9b      	subs	r3, r3, r2
 8009a10:	b29b      	uxth	r3, r3
 8009a12:	e7df      	b.n	80099d4 <R3_2_SetADCSampPointSectX+0x28>
        SamplingPoint = pHdl->lowDuty + pHandle->pParams_str->Tafter;
 8009a14:	4423      	add	r3, r4
 8009a16:	b29b      	uxth	r3, r3
        if (SamplingPoint >= pHandle->Half_PWMPeriod)
 8009a18:	459e      	cmp	lr, r3
 8009a1a:	d8db      	bhi.n	80099d4 <R3_2_SetADCSampPointSectX+0x28>
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - 1;
 8009a1c:	43db      	mvns	r3, r3
          pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_FALLING;
 8009a1e:	f44f 7280 	mov.w	r2, #256	@ 0x100
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - 1;
 8009a22:	eb03 034e 	add.w	r3, r3, lr, lsl #1
          pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_FALLING;
 8009a26:	f8a0 2096 	strh.w	r2, [r0, #150]	@ 0x96
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - 1;
 8009a2a:	b29b      	uxth	r3, r3
 8009a2c:	e7d2      	b.n	80099d4 <R3_2_SetADCSampPointSectX+0x28>
 8009a2e:	bf00      	nop
 8009a30:	02000070 	.word	0x02000070

08009a34 <R3_2_TIMx_UP_IRQHandler>:
{
 8009a34:	b4f0      	push	{r4, r5, r6, r7}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009a36:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 8009a3a:	f890 407a 	ldrb.w	r4, [r0, #122]	@ 0x7a
    R3_3_OPAMPParams_t *OPAMPParams = pHandle->pParams_str->OPAMPParams;
 8009a3e:	685e      	ldr	r6, [r3, #4]
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009a40:	681d      	ldr	r5, [r3, #0]
{
 8009a42:	4601      	mov	r1, r0
 8009a44:	eb03 0084 	add.w	r0, r3, r4, lsl #2
    pHandle->pParams_str->ADCDataReg1[pHandle->_Super.Sector]->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADCTriggerEdge;
 8009a48:	6f02      	ldr	r2, [r0, #112]	@ 0x70
    if (OPAMPParams != NULL)
 8009a4a:	b1d6      	cbz	r6, 8009a82 <R3_2_TIMx_UP_IRQHandler+0x4e>
 8009a4c:	ea4f 0c84 	mov.w	ip, r4, lsl #2
      while (0x0u != pHandle->pParams_str->ADCDataReg1[pHandle->_Super.Sector]->JSQR)
 8009a50:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d1fc      	bne.n	8009a50 <R3_2_TIMx_UP_IRQHandler+0x1c>
      OpampConfig = OPAMPParams->OPAMPConfig1[pHandle->_Super.Sector];
 8009a56:	eb06 030c 	add.w	r3, r6, ip
 8009a5a:	6b1f      	ldr	r7, [r3, #48]	@ 0x30
      if (OpampConfig != OPAMP_UNCHANGED)
 8009a5c:	f1b7 3fff 	cmp.w	r7, #4294967295
 8009a60:	d006      	beq.n	8009a70 <R3_2_TIMx_UP_IRQHandler+0x3c>
        operationAmp = OPAMPParams->OPAMPSelect_1[pHandle->_Super.Sector];
 8009a62:	f856 6024 	ldr.w	r6, [r6, r4, lsl #2]
        MODIFY_REG(operationAmp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL), OpampConfig);
 8009a66:	6834      	ldr	r4, [r6, #0]
 8009a68:	f424 7486 	bic.w	r4, r4, #268	@ 0x10c
 8009a6c:	433c      	orrs	r4, r7
 8009a6e:	6034      	str	r4, [r6, #0]
      OpampConfig = OPAMPParams->OPAMPConfig2[pHandle->_Super.Sector];
 8009a70:	6c9c      	ldr	r4, [r3, #72]	@ 0x48
      if (OpampConfig != OPAMP_UNCHANGED)
 8009a72:	1c66      	adds	r6, r4, #1
 8009a74:	d005      	beq.n	8009a82 <R3_2_TIMx_UP_IRQHandler+0x4e>
        operationAmp = OPAMPParams->OPAMPSelect_2[pHandle->_Super.Sector];
 8009a76:	699e      	ldr	r6, [r3, #24]
        MODIFY_REG(operationAmp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL), OpampConfig);
 8009a78:	6833      	ldr	r3, [r6, #0]
 8009a7a:	f423 7386 	bic.w	r3, r3, #268	@ 0x10c
 8009a7e:	4323      	orrs	r3, r4
 8009a80:	6033      	str	r3, [r6, #0]
    pHandle->pParams_str->ADCDataReg1[pHandle->_Super.Sector]->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADCTriggerEdge;
 8009a82:	f8b1 3096 	ldrh.w	r3, [r1, #150]	@ 0x96
 8009a86:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8009a88:	431c      	orrs	r4, r3
 8009a8a:	64d4      	str	r4, [r2, #76]	@ 0x4c
    pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]->JSQR = pHandle->pParams_str->ADCConfig2[pHandle->_Super.Sector] | (uint32_t) pHandle->ADCTriggerEdge;
 8009a8c:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
 8009a90:	6d00      	ldr	r0, [r0, #80]	@ 0x50
 8009a92:	4303      	orrs	r3, r0
 8009a94:	64d3      	str	r3, [r2, #76]	@ 0x4c
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8009a96:	686b      	ldr	r3, [r5, #4]
 8009a98:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009a9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    pHandle->ADCTriggerEdge = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 8009aa0:	2280      	movs	r2, #128	@ 0x80
 8009aa2:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8009aa6:	606b      	str	r3, [r5, #4]
}
 8009aa8:	f101 0078 	add.w	r0, r1, #120	@ 0x78
 8009aac:	bcf0      	pop	{r4, r5, r6, r7}
    pHandle->ADCTriggerEdge = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 8009aae:	f8a1 2096 	strh.w	r2, [r1, #150]	@ 0x96
}
 8009ab2:	4770      	bx	lr

08009ab4 <R3_2_RLDetectionModeEnable>:
  if (false == pHandle->_Super.RLDetectionMode)
 8009ab4:	f890 107e 	ldrb.w	r1, [r0, #126]	@ 0x7e
{
 8009ab8:	b410      	push	{r4}
  if (false == pHandle->_Super.RLDetectionMode)
 8009aba:	2900      	cmp	r1, #0
 8009abc:	d13d      	bne.n	8009b3a <R3_2_RLDetectionModeEnable+0x86>
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009abe:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 8009ac2:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009ac4:	699a      	ldr	r2, [r3, #24]
 8009ac6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8009aca:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 8009ace:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8009ad2:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8009ad4:	6a1a      	ldr	r2, [r3, #32]
 8009ad6:	f042 0201 	orr.w	r2, r2, #1
 8009ada:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8009adc:	6a1a      	ldr	r2, [r3, #32]
 8009ade:	f022 0204 	bic.w	r2, r2, #4
 8009ae2:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009ae4:	6359      	str	r1, [r3, #52]	@ 0x34
    if (LS_PWM_TIMER == pHandle->_Super.LowSideOutputs)
 8009ae6:	f890 207b 	ldrb.w	r2, [r0, #123]	@ 0x7b
 8009aea:	2a01      	cmp	r2, #1
 8009aec:	d035      	beq.n	8009b5a <R3_2_RLDetectionModeEnable+0xa6>
    else if (ES_GPIO ==  pHandle->_Super.LowSideOutputs)
 8009aee:	2a02      	cmp	r2, #2
 8009af0:	d10f      	bne.n	8009b12 <R3_2_RLDetectionModeEnable+0x5e>
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009af2:	699a      	ldr	r2, [r3, #24]
 8009af4:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8009af8:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 8009afc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009b00:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8009b02:	6a1a      	ldr	r2, [r3, #32]
 8009b04:	f042 0210 	orr.w	r2, r2, #16
 8009b08:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8009b0a:	6a1a      	ldr	r2, [r3, #32]
 8009b0c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009b10:	621a      	str	r2, [r3, #32]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009b12:	69da      	ldr	r2, [r3, #28]
 8009b14:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8009b18:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 8009b1c:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 8009b20:	61da      	str	r2, [r3, #28]
  CLEAR_BIT(TIMx->CCER, Channels);
 8009b22:	6a1a      	ldr	r2, [r3, #32]
    pHandle->PhaseAOffset = pHandle->PhaseBOffset; /* Use only the offset of phB */
 8009b24:	f8d0 108c 	ldr.w	r1, [r0, #140]	@ 0x8c
 8009b28:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009b2c:	621a      	str	r2, [r3, #32]
 8009b2e:	6a1a      	ldr	r2, [r3, #32]
 8009b30:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009b34:	621a      	str	r2, [r3, #32]
 8009b36:	f8c0 1088 	str.w	r1, [r0, #136]	@ 0x88
  __ASM volatile ("cpsid i" : : : "memory");
 8009b3a:	b672      	cpsid	i
  pHandle->_Super.pFctSwitchOnPwm = &R3_2_RLSwitchOnPWM;
 8009b3c:	4a0f      	ldr	r2, [pc, #60]	@ (8009b7c <R3_2_RLDetectionModeEnable+0xc8>)
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8009b3e:	4b10      	ldr	r3, [pc, #64]	@ (8009b80 <R3_2_RLDetectionModeEnable+0xcc>)
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 8009b40:	4c10      	ldr	r4, [pc, #64]	@ (8009b84 <R3_2_RLDetectionModeEnable+0xd0>)
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 8009b42:	4911      	ldr	r1, [pc, #68]	@ (8009b88 <R3_2_RLDetectionModeEnable+0xd4>)
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 8009b44:	6004      	str	r4, [r0, #0]
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8009b46:	e9c0 3201 	strd	r3, r2, [r0, #4]
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 8009b4a:	6101      	str	r1, [r0, #16]
  __ASM volatile ("cpsie i" : : : "memory");
 8009b4c:	b662      	cpsie	i
  pHandle->_Super.RLDetectionMode = true;
 8009b4e:	2301      	movs	r3, #1
}
 8009b50:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->_Super.RLDetectionMode = true;
 8009b54:	f880 307e 	strb.w	r3, [r0, #126]	@ 0x7e
}
 8009b58:	4770      	bx	lr
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009b5a:	699a      	ldr	r2, [r3, #24]
 8009b5c:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8009b60:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 8009b64:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009b68:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(TIMx->CCER, Channels);
 8009b6a:	6a1a      	ldr	r2, [r3, #32]
 8009b6c:	f022 0210 	bic.w	r2, r2, #16
 8009b70:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->CCER, Channels);
 8009b72:	6a1a      	ldr	r2, [r3, #32]
 8009b74:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009b78:	621a      	str	r2, [r3, #32]
}
 8009b7a:	e7ca      	b.n	8009b12 <R3_2_RLDetectionModeEnable+0x5e>
 8009b7c:	08009381 	.word	0x08009381
 8009b80:	08009479 	.word	0x08009479
 8009b84:	0800932d 	.word	0x0800932d
 8009b88:	08009559 	.word	0x08009559

08009b8c <R3_2_RLDetectionModeDisable>:
  if (true ==  pHandle->_Super.RLDetectionMode)
 8009b8c:	f890 307e 	ldrb.w	r3, [r0, #126]	@ 0x7e
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d03f      	beq.n	8009c14 <R3_2_RLDetectionModeDisable+0x88>
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009b94:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
    LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod) >> 1);
 8009b98:	f8b0 1094 	ldrh.w	r1, [r0, #148]	@ 0x94
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009b9c:	681b      	ldr	r3, [r3, #0]
{
 8009b9e:	b410      	push	{r4}
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009ba0:	699a      	ldr	r2, [r3, #24]
 8009ba2:	4c41      	ldr	r4, [pc, #260]	@ (8009ca8 <R3_2_RLDetectionModeDisable+0x11c>)
 8009ba4:	4022      	ands	r2, r4
 8009ba6:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8009baa:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8009bac:	6a1a      	ldr	r2, [r3, #32]
 8009bae:	f042 0201 	orr.w	r2, r2, #1
 8009bb2:	621a      	str	r2, [r3, #32]
    if (LS_PWM_TIMER == pHandle->_Super.LowSideOutputs)
 8009bb4:	f890 207b 	ldrb.w	r2, [r0, #123]	@ 0x7b
 8009bb8:	2a01      	cmp	r2, #1
    LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod) >> 1);
 8009bba:	ea4f 0151 	mov.w	r1, r1, lsr #1
    if (LS_PWM_TIMER == pHandle->_Super.LowSideOutputs)
 8009bbe:	d02a      	beq.n	8009c16 <R3_2_RLDetectionModeDisable+0x8a>
    else if (ES_GPIO == pHandle->_Super.LowSideOutputs)
 8009bc0:	2a02      	cmp	r2, #2
 8009bc2:	d04c      	beq.n	8009c5e <R3_2_RLDetectionModeDisable+0xd2>
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009bc4:	6359      	str	r1, [r3, #52]	@ 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009bc6:	699a      	ldr	r2, [r3, #24]
 8009bc8:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8009bcc:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 8009bd0:	f442 42c0 	orr.w	r2, r2, #24576	@ 0x6000
 8009bd4:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8009bd6:	6a1a      	ldr	r2, [r3, #32]
 8009bd8:	f042 0210 	orr.w	r2, r2, #16
 8009bdc:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8009bde:	6399      	str	r1, [r3, #56]	@ 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009be0:	69da      	ldr	r2, [r3, #28]
 8009be2:	4022      	ands	r2, r4
 8009be4:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8009be8:	61da      	str	r2, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8009bea:	6a1a      	ldr	r2, [r3, #32]
 8009bec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009bf0:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8009bf2:	63d9      	str	r1, [r3, #60]	@ 0x3c
  __ASM volatile ("cpsid i" : : : "memory");
 8009bf4:	b672      	cpsid	i
    pHandle->_Super.pFctSwitchOnPwm = &R3_2_SwitchOnPWM;
 8009bf6:	4a2d      	ldr	r2, [pc, #180]	@ (8009cac <R3_2_RLDetectionModeDisable+0x120>)
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8009bf8:	4b2d      	ldr	r3, [pc, #180]	@ (8009cb0 <R3_2_RLDetectionModeDisable+0x124>)
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 8009bfa:	4c2e      	ldr	r4, [pc, #184]	@ (8009cb4 <R3_2_RLDetectionModeDisable+0x128>)
    pHandle->_Super.pFctTurnOnLowSides = &R3_2_TurnOnLowSides;
 8009bfc:	492e      	ldr	r1, [pc, #184]	@ (8009cb8 <R3_2_RLDetectionModeDisable+0x12c>)
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 8009bfe:	6004      	str	r4, [r0, #0]
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8009c00:	e9c0 3201 	strd	r3, r2, [r0, #4]
    pHandle->_Super.pFctTurnOnLowSides = &R3_2_TurnOnLowSides;
 8009c04:	6101      	str	r1, [r0, #16]
  __ASM volatile ("cpsie i" : : : "memory");
 8009c06:	b662      	cpsie	i
    pHandle->_Super.RLDetectionMode = false;
 8009c08:	2300      	movs	r3, #0
}
 8009c0a:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->_Super.RLDetectionMode = false;
 8009c0e:	f880 307e 	strb.w	r3, [r0, #126]	@ 0x7e
}
 8009c12:	4770      	bx	lr
 8009c14:	4770      	bx	lr
  SET_BIT(TIMx->CCER, Channels);
 8009c16:	6a1a      	ldr	r2, [r3, #32]
 8009c18:	f042 0204 	orr.w	r2, r2, #4
 8009c1c:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009c1e:	6359      	str	r1, [r3, #52]	@ 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009c20:	699a      	ldr	r2, [r3, #24]
 8009c22:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8009c26:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 8009c2a:	f442 42c0 	orr.w	r2, r2, #24576	@ 0x6000
 8009c2e:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8009c30:	6a1a      	ldr	r2, [r3, #32]
 8009c32:	f042 0210 	orr.w	r2, r2, #16
 8009c36:	621a      	str	r2, [r3, #32]
 8009c38:	6a1a      	ldr	r2, [r3, #32]
 8009c3a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009c3e:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8009c40:	6399      	str	r1, [r3, #56]	@ 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009c42:	69da      	ldr	r2, [r3, #28]
 8009c44:	4022      	ands	r2, r4
 8009c46:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8009c4a:	61da      	str	r2, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8009c4c:	6a1a      	ldr	r2, [r3, #32]
 8009c4e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009c52:	621a      	str	r2, [r3, #32]
 8009c54:	6a1a      	ldr	r2, [r3, #32]
 8009c56:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009c5a:	621a      	str	r2, [r3, #32]
}
 8009c5c:	e7c9      	b.n	8009bf2 <R3_2_RLDetectionModeDisable+0x66>
  CLEAR_BIT(TIMx->CCER, Channels);
 8009c5e:	6a1a      	ldr	r2, [r3, #32]
 8009c60:	f022 0204 	bic.w	r2, r2, #4
 8009c64:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009c66:	6359      	str	r1, [r3, #52]	@ 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009c68:	699a      	ldr	r2, [r3, #24]
 8009c6a:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8009c6e:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 8009c72:	f442 42c0 	orr.w	r2, r2, #24576	@ 0x6000
 8009c76:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8009c78:	6a1a      	ldr	r2, [r3, #32]
 8009c7a:	f042 0210 	orr.w	r2, r2, #16
 8009c7e:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8009c80:	6a1a      	ldr	r2, [r3, #32]
 8009c82:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009c86:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8009c88:	6399      	str	r1, [r3, #56]	@ 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009c8a:	69da      	ldr	r2, [r3, #28]
 8009c8c:	4022      	ands	r2, r4
 8009c8e:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8009c92:	61da      	str	r2, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8009c94:	6a1a      	ldr	r2, [r3, #32]
 8009c96:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009c9a:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8009c9c:	6a1a      	ldr	r2, [r3, #32]
 8009c9e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009ca2:	621a      	str	r2, [r3, #32]
}
 8009ca4:	e7a5      	b.n	8009bf2 <R3_2_RLDetectionModeDisable+0x66>
 8009ca6:	bf00      	nop
 8009ca8:	fffeff8c 	.word	0xfffeff8c
 8009cac:	0800926d 	.word	0x0800926d
 8009cb0:	08009479 	.word	0x08009479
 8009cb4:	08009009 	.word	0x08009009
 8009cb8:	08009405 	.word	0x08009405

08009cbc <R3_2_RLDetectionModeSetDuty>:
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009cbc:	f8d0 209c 	ldr.w	r2, [r0, #156]	@ 0x9c
    val = (((uint32_t)pHandle->Half_PWMPeriod) * ((uint32_t)hDuty)) >> 16;
 8009cc0:	f8b0 c094 	ldrh.w	ip, [r0, #148]	@ 0x94
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009cc4:	6812      	ldr	r2, [r2, #0]
{
 8009cc6:	4603      	mov	r3, r0
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009cc8:	69d0      	ldr	r0, [r2, #28]
 8009cca:	f020 7080 	bic.w	r0, r0, #16777216	@ 0x1000000
    val = (((uint32_t)pHandle->Half_PWMPeriod) * ((uint32_t)hDuty)) >> 16;
 8009cce:	fb0c f101 	mul.w	r1, ip, r1
 8009cd2:	f420 40e6 	bic.w	r0, r0, #29440	@ 0x7300
 8009cd6:	0c09      	lsrs	r1, r1, #16
 8009cd8:	f440 40e0 	orr.w	r0, r0, #28672	@ 0x7000
{
 8009cdc:	b410      	push	{r4}
    pHandle->_Super.CntPhA = (uint16_t)val;
 8009cde:	f8a3 1050 	strh.w	r1, [r3, #80]	@ 0x50
 8009ce2:	61d0      	str	r0, [r2, #28]
    LL_TIM_OC_SetCompareCH4(TIMx, (((uint32_t)pHandle->Half_PWMPeriod) - ((uint32_t)pHandle->_Super.Ton)));
 8009ce4:	f8b3 0074 	ldrh.w	r0, [r3, #116]	@ 0x74
    LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t)pHandle->_Super.Toff);
 8009ce8:	f8b3 4076 	ldrh.w	r4, [r3, #118]	@ 0x76
    LL_TIM_OC_SetCompareCH4(TIMx, (((uint32_t)pHandle->Half_PWMPeriod) - ((uint32_t)pHandle->_Super.Ton)));
 8009cec:	ebac 0000 	sub.w	r0, ip, r0
  WRITE_REG(TIMx->CCR4, CompareValue);
 8009cf0:	6410      	str	r0, [r2, #64]	@ 0x40
  WRITE_REG(TIMx->CCR3, CompareValue);
 8009cf2:	63d4      	str	r4, [r2, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009cf4:	6351      	str	r1, [r2, #52]	@ 0x34
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8009cf6:	6851      	ldr	r1, [r2, #4]
    if (1U ==  pHandle->_Super.SWerror)
 8009cf8:	f8b3 0056 	ldrh.w	r0, [r3, #86]	@ 0x56
 8009cfc:	f021 7100 	bic.w	r1, r1, #33554432	@ 0x2000000
 8009d00:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
    pHdl->Sector = SECTOR_4;
 8009d04:	f04f 0c03 	mov.w	ip, #3
 8009d08:	f041 0170 	orr.w	r1, r1, #112	@ 0x70
 8009d0c:	6051      	str	r1, [r2, #4]
    if (1U ==  pHandle->_Super.SWerror)
 8009d0e:	2801      	cmp	r0, #1
    pHdl->Sector = SECTOR_4;
 8009d10:	f883 c07a 	strb.w	ip, [r3, #122]	@ 0x7a
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8009d14:	6852      	ldr	r2, [r2, #4]
    if (1U ==  pHandle->_Super.SWerror)
 8009d16:	d007      	beq.n	8009d28 <R3_2_RLDetectionModeSetDuty+0x6c>
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8009d18:	4b06      	ldr	r3, [pc, #24]	@ (8009d34 <R3_2_RLDetectionModeSetDuty+0x78>)
}
 8009d1a:	f85d 4b04 	ldr.w	r4, [sp], #4
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8009d1e:	421a      	tst	r2, r3
 8009d20:	bf14      	ite	ne
 8009d22:	2001      	movne	r0, #1
 8009d24:	2000      	moveq	r0, #0
}
 8009d26:	4770      	bx	lr
      pHandle->_Super.SWerror = 0U;
 8009d28:	2200      	movs	r2, #0
}
 8009d2a:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->_Super.SWerror = 0U;
 8009d2e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8009d32:	4770      	bx	lr
 8009d34:	02000070 	.word	0x02000070

08009d38 <R3_2_RLTurnOnLowSidesAndStart>:
  }
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009d38:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
    LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH3);
    LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH4);
    LL_TIM_OC_SetCompareCH1(TIMx, 0x0U);
    LL_TIM_OC_SetCompareCH2(TIMx, 0x0U);
    LL_TIM_OC_SetCompareCH3(TIMx, 0x0U);
    LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t )pHandle->Half_PWMPeriod) - 5U);
 8009d3c:	f8b0 2094 	ldrh.w	r2, [r0, #148]	@ 0x94
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009d40:	681b      	ldr	r3, [r3, #0]
{
 8009d42:	b430      	push	{r4, r5}
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8009d44:	699c      	ldr	r4, [r3, #24]
 8009d46:	f024 0408 	bic.w	r4, r4, #8
 8009d4a:	619c      	str	r4, [r3, #24]
 8009d4c:	699c      	ldr	r4, [r3, #24]
 8009d4e:	f424 6400 	bic.w	r4, r4, #2048	@ 0x800
 8009d52:	619c      	str	r4, [r3, #24]
 8009d54:	69dc      	ldr	r4, [r3, #28]
 8009d56:	f024 0408 	bic.w	r4, r4, #8
 8009d5a:	61dc      	str	r4, [r3, #28]
 8009d5c:	69dc      	ldr	r4, [r3, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009d5e:	2100      	movs	r1, #0
    LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t )pHandle->Half_PWMPeriod) - 5U);
 8009d60:	3a05      	subs	r2, #5
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8009d62:	f424 6400 	bic.w	r4, r4, #2048	@ 0x800
 8009d66:	61dc      	str	r4, [r3, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009d68:	6359      	str	r1, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8009d6a:	6399      	str	r1, [r3, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8009d6c:	63d9      	str	r1, [r3, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8009d6e:	641a      	str	r2, [r3, #64]	@ 0x40
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8009d70:	699a      	ldr	r2, [r3, #24]
 8009d72:	f042 0208 	orr.w	r2, r2, #8
 8009d76:	619a      	str	r2, [r3, #24]
 8009d78:	699a      	ldr	r2, [r3, #24]
 8009d7a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009d7e:	619a      	str	r2, [r3, #24]
 8009d80:	69da      	ldr	r2, [r3, #28]
 8009d82:	f042 0208 	orr.w	r2, r2, #8
 8009d86:	61da      	str	r2, [r3, #28]
 8009d88:	69da      	ldr	r2, [r3, #28]
 8009d8a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009d8e:	61da      	str	r2, [r3, #28]
    LL_TIM_OC_EnablePreload(TIMx, LL_TIM_CHANNEL_CH2);
    LL_TIM_OC_EnablePreload(TIMx, LL_TIM_CHANNEL_CH3);
    LL_TIM_OC_EnablePreload(TIMx, LL_TIM_CHANNEL_CH4);
    
    /* Main PWM Output Enable */
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE ;
 8009d90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009d92:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009d96:	645a      	str	r2, [r3, #68]	@ 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8009d98:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009d9a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009d9e:	645a      	str	r2, [r3, #68]	@ 0x44
    LL_TIM_EnableAllOutputs (TIMx);

    if (ES_GPIO == pHandle->_Super.LowSideOutputs )
 8009da0:	f890 207b 	ldrb.w	r2, [r0, #123]	@ 0x7b
 8009da4:	2a02      	cmp	r2, #2
 8009da6:	d10b      	bne.n	8009dc0 <R3_2_RLTurnOnLowSidesAndStart+0x88>
    {
      /* It is executed during calibration phase the EN signal shall stay off */
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8009da8:	e9d0 410f 	ldrd	r4, r1, [r0, #60]	@ 0x3c
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 8009dac:	f8b0 5048 	ldrh.w	r5, [r0, #72]	@ 0x48
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8009db0:	6c42      	ldr	r2, [r0, #68]	@ 0x44
  WRITE_REG(GPIOx->BSRR, PinMask);
 8009db2:	61a5      	str	r5, [r4, #24]
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8009db4:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
 8009db8:	618c      	str	r4, [r1, #24]
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8009dba:	f8b0 104c 	ldrh.w	r1, [r0, #76]	@ 0x4c
 8009dbe:	6191      	str	r1, [r2, #24]
    else
    {
      /* Nothing to do */
    }

    pHdl->Sector = SECTOR_4;
 8009dc0:	2203      	movs	r2, #3
 8009dc2:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
  SET_BIT(TIMx->CCER, Channels);
 8009dc6:	6a1a      	ldr	r2, [r3, #32]
 8009dc8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
    LL_TIM_CC_EnableChannel(TIMx, LL_TIM_CHANNEL_CH4);

#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 8009dcc:	bc30      	pop	{r4, r5}
 8009dce:	621a      	str	r2, [r3, #32]
 8009dd0:	4770      	bx	lr
 8009dd2:	bf00      	nop

08009dd4 <RVBS_Init>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->_Super.AvBusVoltage_d = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 8009dd4:	8943      	ldrh	r3, [r0, #10]
 8009dd6:	8a02      	ldrh	r2, [r0, #16]
 8009dd8:	4413      	add	r3, r2
 8009dda:	085b      	lsrs	r3, r3, #1
 8009ddc:	80c3      	strh	r3, [r0, #6]
#ifdef NULL_PTR_CHECK_RDIV_BUS_VLT_SNS
  }
#endif
}
 8009dde:	4770      	bx	lr

08009de0 <RVBS_CalcAvVbus>:
  else
  {
#endif
    uint16_t hAux = rawValue;

    if (0xFFFFU == hAux)
 8009de0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009de4:	4291      	cmp	r1, r2
 8009de6:	d101      	bne.n	8009dec <RVBS_CalcAvVbus+0xc>
  uint16_t tempValue = 0U;
 8009de8:	2000      	movs	r0, #0
 8009dea:	4770      	bx	lr
    {
      /* Nothing to do */
    }
    else
    {
      pHandle->_Super.AvBusVoltage_d += (hAux - pHandle->_Super.AvBusVoltage_d) >> 8U;
 8009dec:	88c2      	ldrh	r2, [r0, #6]
 8009dee:	4603      	mov	r3, r0
 8009df0:	1a89      	subs	r1, r1, r2
  */
uint16_t RVBS_CheckFaultState(RDivider_Handle_t *pHandle)
{
  uint16_t fault;
  /* If both thresholds are equal, single threshold feature is used */
  if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 8009df2:	8940      	ldrh	r0, [r0, #10]
      pHandle->_Super.AvBusVoltage_d += (hAux - pHandle->_Super.AvBusVoltage_d) >> 8U;
 8009df4:	eb02 2221 	add.w	r2, r2, r1, asr #8
  if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 8009df8:	8999      	ldrh	r1, [r3, #12]
      pHandle->_Super.AvBusVoltage_d += (hAux - pHandle->_Super.AvBusVoltage_d) >> 8U;
 8009dfa:	b292      	uxth	r2, r2
  if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 8009dfc:	4288      	cmp	r0, r1
      pHandle->_Super.AvBusVoltage_d += (hAux - pHandle->_Super.AvBusVoltage_d) >> 8U;
 8009dfe:	80da      	strh	r2, [r3, #6]
  if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 8009e00:	d012      	beq.n	8009e28 <RVBS_CalcAvVbus+0x48>
    }
  }
  else
  {
    /* If both thresholds are different, hysteresis feature is used (Brake mode) */
    if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 8009e02:	f8b3 c010 	ldrh.w	ip, [r3, #16]
 8009e06:	4594      	cmp	ip, r2
 8009e08:	d818      	bhi.n	8009e3c <RVBS_CalcAvVbus+0x5c>
{
 8009e0a:	b410      	push	{r4}
    {
      fault = MC_UNDER_VOLT;
    }
    else if ( false == pHandle->OverVoltageHysteresisUpDir )
 8009e0c:	7b9c      	ldrb	r4, [r3, #14]
 8009e0e:	b134      	cbz	r4, 8009e1e <RVBS_CalcAvVbus+0x3e>
        fault = MC_OVER_VOLT;
      }
    }
    else
    {
      if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 8009e10:	4282      	cmp	r2, r0
 8009e12:	d816      	bhi.n	8009e42 <RVBS_CalcAvVbus+0x62>
      {
        pHandle->OverVoltageHysteresisUpDir = false;
        fault = MC_OVER_VOLT;
      }
      else{
        fault = MC_NO_ERROR;
 8009e14:	2000      	movs	r0, #0
}
 8009e16:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->_Super.FaultState = RVBS_CheckFaultState(pHandle);
 8009e1a:	8118      	strh	r0, [r3, #8]
}
 8009e1c:	4770      	bx	lr
      if (pHandle->_Super.AvBusVoltage_d < pHandle->OverVoltageThresholdLow)
 8009e1e:	428a      	cmp	r2, r1
 8009e20:	d211      	bcs.n	8009e46 <RVBS_CalcAvVbus+0x66>
        pHandle->OverVoltageHysteresisUpDir = true;
 8009e22:	2201      	movs	r2, #1
 8009e24:	739a      	strb	r2, [r3, #14]
        fault = MC_NO_ERROR;
 8009e26:	e7f5      	b.n	8009e14 <RVBS_CalcAvVbus+0x34>
    if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 8009e28:	4282      	cmp	r2, r0
 8009e2a:	d80e      	bhi.n	8009e4a <RVBS_CalcAvVbus+0x6a>
    else if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 8009e2c:	8a18      	ldrh	r0, [r3, #16]
 8009e2e:	4290      	cmp	r0, r2
 8009e30:	bf94      	ite	ls
 8009e32:	2000      	movls	r0, #0
 8009e34:	2001      	movhi	r0, #1
 8009e36:	0080      	lsls	r0, r0, #2
      pHandle->_Super.FaultState = RVBS_CheckFaultState(pHandle);
 8009e38:	8118      	strh	r0, [r3, #8]
}
 8009e3a:	4770      	bx	lr
      fault = MC_UNDER_VOLT;
 8009e3c:	2004      	movs	r0, #4
      pHandle->_Super.FaultState = RVBS_CheckFaultState(pHandle);
 8009e3e:	8118      	strh	r0, [r3, #8]
}
 8009e40:	4770      	bx	lr
        pHandle->OverVoltageHysteresisUpDir = false;
 8009e42:	2200      	movs	r2, #0
 8009e44:	739a      	strb	r2, [r3, #14]
        fault = MC_OVER_VOLT;
 8009e46:	2002      	movs	r0, #2
 8009e48:	e7e5      	b.n	8009e16 <RVBS_CalcAvVbus+0x36>
 8009e4a:	2002      	movs	r0, #2
 8009e4c:	e7f4      	b.n	8009e38 <RVBS_CalcAvVbus+0x58>
 8009e4e:	bf00      	nop

08009e50 <REMNG_Init>:
  }
  else
  {
#endif
    pHandle->Ext = 0;
    pHandle->TargetFinal = 0;
 8009e50:	2300      	movs	r3, #0
    pHandle->RampRemainingStep = 0U;
    pHandle->IncDecAmount = 0;
    pHandle->ScalingFactor = 1U;
 8009e52:	2201      	movs	r2, #1
    pHandle->TargetFinal = 0;
 8009e54:	e9c0 3301 	strd	r3, r3, [r0, #4]
    pHandle->IncDecAmount = 0;
 8009e58:	e9c0 3303 	strd	r3, r3, [r0, #12]
    pHandle->ScalingFactor = 1U;
 8009e5c:	6142      	str	r2, [r0, #20]
#ifdef NULL_PTR_CHECK_RMP_EXT_MNG
  }
#endif
}
 8009e5e:	4770      	bx	lr

08009e60 <REMNG_Calc>:
  else
  {
#endif
    int32_t current_ref;

    current_ref = pHandle->Ext;
 8009e60:	e9d0 2102 	ldrd	r2, r1, [r0, #8]

    /* Update the variable and terminates the ramp if needed */
    if (pHandle->RampRemainingStep > 1U)
 8009e64:	2901      	cmp	r1, #1
{
 8009e66:	b410      	push	{r4}
 8009e68:	4603      	mov	r3, r0
      pHandle->RampRemainingStep --;
    }
    else if (1U == pHandle->RampRemainingStep)
    {
      /* Set the backup value of TargetFinal */
      current_ref = pHandle->TargetFinal * ((int32_t)pHandle->ScalingFactor);
 8009e6a:	6944      	ldr	r4, [r0, #20]
    if (pHandle->RampRemainingStep > 1U)
 8009e6c:	d909      	bls.n	8009e82 <REMNG_Calc+0x22>
      current_ref += pHandle->IncDecAmount;
 8009e6e:	6900      	ldr	r0, [r0, #16]
      pHandle->RampRemainingStep --;
 8009e70:	3901      	subs	r1, #1
      current_ref += pHandle->IncDecAmount;
 8009e72:	4402      	add	r2, r0
      pHandle->RampRemainingStep --;
 8009e74:	60d9      	str	r1, [r3, #12]
    {
      /* Do nothing */
    }

    pHandle->Ext = current_ref;
    ret_val = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 8009e76:	fb92 f0f4 	sdiv	r0, r2, r4
    pHandle->Ext = current_ref;
 8009e7a:	609a      	str	r2, [r3, #8]
#ifdef NULL_PTR_CHECK_RMP_EXT_MNG
  }
#endif
  return (ret_val);
}
 8009e7c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009e80:	4770      	bx	lr
    else if (1U == pHandle->RampRemainingStep)
 8009e82:	d005      	beq.n	8009e90 <REMNG_Calc+0x30>
    ret_val = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 8009e84:	fb92 f0f4 	sdiv	r0, r2, r4
}
 8009e88:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->Ext = current_ref;
 8009e8c:	609a      	str	r2, [r3, #8]
}
 8009e8e:	4770      	bx	lr
      current_ref = pHandle->TargetFinal * ((int32_t)pHandle->ScalingFactor);
 8009e90:	6840      	ldr	r0, [r0, #4]
 8009e92:	fb04 f200 	mul.w	r2, r4, r0
      pHandle->RampRemainingStep = 0U;
 8009e96:	2100      	movs	r1, #0
}
 8009e98:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->RampRemainingStep = 0U;
 8009e9c:	60d9      	str	r1, [r3, #12]
    pHandle->Ext = current_ref;
 8009e9e:	609a      	str	r2, [r3, #8]
}
 8009ea0:	4770      	bx	lr
 8009ea2:	bf00      	nop

08009ea4 <REMNG_RampCompleted>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (0U == pHandle->RampRemainingStep)
 8009ea4:	68c0      	ldr	r0, [r0, #12]
#ifdef NULL_PTR_CHECK_RMP_EXT_MNG
  }
#endif
  return (retVal);

}
 8009ea6:	fab0 f080 	clz	r0, r0
 8009eaa:	0940      	lsrs	r0, r0, #5
 8009eac:	4770      	bx	lr
 8009eae:	bf00      	nop

08009eb0 <getScalingFactor>:
  int32_t aux;
  uint8_t i;

  if (Target < 0)
  {
    aux = -Target;
 8009eb0:	2800      	cmp	r0, #0
 8009eb2:	bfb8      	it	lt
 8009eb4:	4240      	neglt	r0, r0
    TargetAbs = (uint32_t)Target;
  }
  for (i = 1U; i < 32U; i++)
  {
    uint32_t limit = (((uint32_t)1) << (31U - i));
    if (TargetAbs >= limit)
 8009eb6:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8009eba:	d213      	bcs.n	8009ee4 <getScalingFactor+0x34>
 8009ebc:	2302      	movs	r3, #2
    uint32_t limit = (((uint32_t)1) << (31U - i));
 8009ebe:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8009ec2:	e001      	b.n	8009ec8 <getScalingFactor+0x18>
  for (i = 1U; i < 32U; i++)
 8009ec4:	2b20      	cmp	r3, #32
 8009ec6:	d00a      	beq.n	8009ede <getScalingFactor+0x2e>
    uint32_t limit = (((uint32_t)1) << (31U - i));
 8009ec8:	fa2c f203 	lsr.w	r2, ip, r3
    if (TargetAbs >= limit)
 8009ecc:	4290      	cmp	r0, r2
 8009ece:	4619      	mov	r1, r3
 8009ed0:	f103 0301 	add.w	r3, r3, #1
 8009ed4:	d3f6      	bcc.n	8009ec4 <getScalingFactor+0x14>
    else
    {
      /* Nothing to do */
    }
  }
  return (((uint32_t)1) << (i - 1U));
 8009ed6:	3901      	subs	r1, #1
 8009ed8:	2001      	movs	r0, #1
 8009eda:	4088      	lsls	r0, r1
 8009edc:	4770      	bx	lr
 8009ede:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8009ee2:	4770      	bx	lr
    if (TargetAbs >= limit)
 8009ee4:	2001      	movs	r0, #1
}
 8009ee6:	4770      	bx	lr

08009ee8 <REMNG_ExecRamp>:
{
 8009ee8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009eec:	4604      	mov	r4, r0
 8009eee:	460e      	mov	r6, r1
    current_ref = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 8009ef0:	6880      	ldr	r0, [r0, #8]
 8009ef2:	6963      	ldr	r3, [r4, #20]
    if (0U == Durationms)
 8009ef4:	4615      	mov	r5, r2
 8009ef6:	b962      	cbnz	r2, 8009f12 <REMNG_ExecRamp+0x2a>
      pHandle->ScalingFactor = getScalingFactor(TargetFinal);
 8009ef8:	4608      	mov	r0, r1
 8009efa:	f7ff ffd9 	bl	8009eb0 <getScalingFactor>
      pHandle->Ext = TargetFinal * ((int32_t)pHandle->ScalingFactor);
 8009efe:	fb00 f606 	mul.w	r6, r0, r6
      pHandle->ScalingFactor = getScalingFactor(TargetFinal);
 8009f02:	6160      	str	r0, [r4, #20]
      pHandle->Ext = TargetFinal * ((int32_t)pHandle->ScalingFactor);
 8009f04:	4628      	mov	r0, r5
      pHandle->IncDecAmount = 0;
 8009f06:	e9c4 5003 	strd	r5, r0, [r4, #12]
      pHandle->Ext = TargetFinal * ((int32_t)pHandle->ScalingFactor);
 8009f0a:	60a6      	str	r6, [r4, #8]
}
 8009f0c:	2001      	movs	r0, #1
 8009f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    current_ref = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 8009f12:	fb90 f8f3 	sdiv	r8, r0, r3
      uint32_t wScalingFactor = getScalingFactor(TargetFinal - current_ref);
 8009f16:	eba1 0708 	sub.w	r7, r1, r8
 8009f1a:	4638      	mov	r0, r7
 8009f1c:	f7ff ffc8 	bl	8009eb0 <getScalingFactor>
 8009f20:	4682      	mov	sl, r0
      uint32_t wScalingFactor2 = getScalingFactor(current_ref);
 8009f22:	4640      	mov	r0, r8
 8009f24:	f7ff ffc4 	bl	8009eb0 <getScalingFactor>
 8009f28:	4681      	mov	r9, r0
      uint32_t wScalingFactor3 = getScalingFactor(TargetFinal);
 8009f2a:	4630      	mov	r0, r6
 8009f2c:	f7ff ffc0 	bl	8009eb0 <getScalingFactor>
      if (wScalingFactor <  wScalingFactor2)
 8009f30:	45ca      	cmp	sl, r9
 8009f32:	d318      	bcc.n	8009f66 <REMNG_ExecRamp+0x7e>
        if (wScalingFactor2 < wScalingFactor3)
 8009f34:	4548      	cmp	r0, r9
 8009f36:	bf28      	it	cs
 8009f38:	4648      	movcs	r0, r9
      pHandle->Ext = current_ref * ((int32_t)pHandle->ScalingFactor);
 8009f3a:	fb08 f300 	mul.w	r3, r8, r0
 8009f3e:	60a3      	str	r3, [r4, #8]
      aux = Durationms * ((uint32_t)pHandle->FrequencyHz); /* Check for overflow and use prescaler */
 8009f40:	6823      	ldr	r3, [r4, #0]
      aux /= 1000U;
 8009f42:	4a0b      	ldr	r2, [pc, #44]	@ (8009f70 <REMNG_ExecRamp+0x88>)
      pHandle->ScalingFactor = wScalingFactorMin;
 8009f44:	6160      	str	r0, [r4, #20]
      aux = Durationms * ((uint32_t)pHandle->FrequencyHz); /* Check for overflow and use prescaler */
 8009f46:	fb05 f303 	mul.w	r3, r5, r3
      aux /= 1000U;
 8009f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8009f4e:	099b      	lsrs	r3, r3, #6
      pHandle->RampRemainingStep++;
 8009f50:	1c5d      	adds	r5, r3, #1
      aux1 = (TargetFinal - current_ref) * ((int32_t)pHandle->ScalingFactor);
 8009f52:	fb07 f000 	mul.w	r0, r7, r0
      pHandle->TargetFinal = TargetFinal;
 8009f56:	6066      	str	r6, [r4, #4]
      aux1 /= ((int32_t)pHandle->RampRemainingStep);
 8009f58:	fb90 f0f5 	sdiv	r0, r0, r5
      pHandle->IncDecAmount = 0;
 8009f5c:	e9c4 5003 	strd	r5, r0, [r4, #12]
}
 8009f60:	2001      	movs	r0, #1
 8009f62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        if (wScalingFactor < wScalingFactor3)
 8009f66:	4550      	cmp	r0, sl
 8009f68:	bf28      	it	cs
 8009f6a:	4650      	movcs	r0, sl
 8009f6c:	e7e5      	b.n	8009f3a <REMNG_ExecRamp+0x52>
 8009f6e:	bf00      	nop
 8009f70:	10624dd3 	.word	0x10624dd3

08009f74 <RUC_Init>:
__weak void RUC_Init(RevUpCtrl_Handle_t *pHandle,
                     SpeednTorqCtrl_Handle_t *pSTC,
                     VirtualSpeedSensor_Handle_t *pVSS,
                     STO_Handle_t *pSNSL,
                     PWMC_Handle_t *pPWM)
{
 8009f74:	b500      	push	{lr}
  {
#endif
    RevUpCtrl_PhaseParams_t *pRUCPhaseParams = &pHandle->ParamsData[0];
    uint8_t bPhase = 0U;

    pHandle->pSTC = pSTC;
 8009f76:	6681      	str	r1, [r0, #104]	@ 0x68
    pHandle->EnteredZone1 = false;

    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
    {
      /* Dump HF data for now HF data are forced to 16 bits */
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8009f78:	6941      	ldr	r1, [r0, #20]
    pHandle->pSNSL = pSNSL;
 8009f7a:	e9c0 231b 	strd	r2, r3, [r0, #108]	@ 0x6c
    pHandle->OTFSCLowside = false;
 8009f7e:	f04f 0c00 	mov.w	ip, #0
    pHandle->pPWM = pPWM;
 8009f82:	9b01      	ldr	r3, [sp, #4]
    pHandle->OTFSCLowside = false;
 8009f84:	f8a0 c054 	strh.w	ip, [r0, #84]	@ 0x54
    pHandle->pPWM = pPWM;
 8009f88:	6743      	str	r3, [r0, #116]	@ 0x74
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8009f8a:	b1f9      	cbz	r1, 8009fcc <RUC_Init+0x58>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8009f8c:	688b      	ldr	r3, [r1, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8009f8e:	b313      	cbz	r3, 8009fd6 <RUC_Init+0x62>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8009f90:	689b      	ldr	r3, [r3, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8009f92:	b31b      	cbz	r3, 8009fdc <RUC_Init+0x68>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8009f94:	689b      	ldr	r3, [r3, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8009f96:	b323      	cbz	r3, 8009fe2 <RUC_Init+0x6e>
 8009f98:	689b      	ldr	r3, [r3, #8]
 8009f9a:	f04f 0c05 	mov.w	ip, #5
 8009f9e:	2204      	movs	r2, #4
 8009fa0:	b1b3      	cbz	r3, 8009fd0 <RUC_Init+0x5c>
    {
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;

      pHandle->bPhaseNbr = bPhase;

      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 8009fa2:	8803      	ldrh	r3, [r0, #0]
 8009fa4:	4910      	ldr	r1, [pc, #64]	@ (8009fe8 <RUC_Init+0x74>)
 8009fa6:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 8009faa:	fb0e f303 	mul.w	r3, lr, r3
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 8009fae:	eb02 0242 	add.w	r2, r2, r2, lsl #1
      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 8009fb2:	fba1 1303 	umull	r1, r3, r1, r3
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 8009fb6:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8009fba:	2100      	movs	r1, #0
      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 8009fbc:	099b      	lsrs	r3, r3, #6
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 8009fbe:	6151      	str	r1, [r2, #20]
      pHandle->bPhaseNbr = bPhase;
 8009fc0:	f880 c048 	strb.w	ip, [r0, #72]	@ 0x48
      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 8009fc4:	f880 3056 	strb.w	r3, [r0, #86]	@ 0x56
    }
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  }
#endif
}
 8009fc8:	f85d fb04 	ldr.w	pc, [sp], #4
      bPhase++;
 8009fcc:	f04f 0c01 	mov.w	ip, #1
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 8009fd0:	f10c 32ff 	add.w	r2, ip, #4294967295
 8009fd4:	e7e5      	b.n	8009fa2 <RUC_Init+0x2e>
      bPhase++;
 8009fd6:	f04f 0c02 	mov.w	ip, #2
 8009fda:	e7f9      	b.n	8009fd0 <RUC_Init+0x5c>
 8009fdc:	f04f 0c03 	mov.w	ip, #3
 8009fe0:	e7f6      	b.n	8009fd0 <RUC_Init+0x5c>
 8009fe2:	f04f 0c04 	mov.w	ip, #4
 8009fe6:	e7f3      	b.n	8009fd0 <RUC_Init+0x5c>
 8009fe8:	10624dd3 	.word	0x10624dd3

08009fec <RUC_Clear>:
  * @param  pHandle: Pointer on Handle structure of RevUp controller.
  * @param  hMotorDirection: Rotor rotation direction.
  *         This parameter must be -1 or +1.
  */
__weak void RUC_Clear(RevUpCtrl_Handle_t *pHandle, int16_t hMotorDirection)
{
 8009fec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ff0:	4604      	mov	r4, r0

    pHandle->hDirection = hMotorDirection;
    pHandle->EnteredZone1 = false;

    /* Initializes the rev up stages counter */
    pHandle->bStageCnt = 0U;
 8009ff2:	2600      	movs	r6, #0
    VirtualSpeedSensor_Handle_t *pVSS = pHandle->pVSS;
 8009ff4:	f8d0 806c 	ldr.w	r8, [r0, #108]	@ 0x6c
    pHandle->bStageCnt = 0U;
 8009ff8:	f880 6058 	strb.w	r6, [r0, #88]	@ 0x58
    pHandle->bOTFRelCounter = 0U;
 8009ffc:	f880 6053 	strb.w	r6, [r0, #83]	@ 0x53
    SpeednTorqCtrl_Handle_t *pSTC = pHandle->pSTC;
 800a000:	6ea7      	ldr	r7, [r4, #104]	@ 0x68
    pHandle->hDirection = hMotorDirection;
 800a002:	80c1      	strh	r1, [r0, #6]
    pHandle->OTFSCLowside = false;
 800a004:	f8a0 6054 	strh.w	r6, [r0, #84]	@ 0x54

    /* Calls the clear method of VSS */
    VSS_Clear(pVSS);
 800a008:	4640      	mov	r0, r8
{
 800a00a:	460d      	mov	r5, r1
    VSS_Clear(pVSS);
 800a00c:	f000 fb86 	bl	800a71c <VSS_Clear>

    /* Sets the STC in torque mode */
    STC_SetControlMode(pSTC, MCM_TORQUE_MODE);
 800a010:	2104      	movs	r1, #4
 800a012:	4638      	mov	r0, r7
 800a014:	f7f9 fa4c 	bl	80034b0 <STC_SetControlMode>

    /* Sets the mechanical starting angle of VSS */
    VSS_SetMecAngle(pVSS, pHandle->hStartingMecAngle * hMotorDirection);
 800a018:	8863      	ldrh	r3, [r4, #2]
  }
  else
  {
#endif
    pHandle->hElAngleAccu = hMecAngle;
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 800a01a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800a01e:	b2ad      	uxth	r5, r5
 800a020:	fb13 f305 	smulbb	r3, r3, r5
 800a024:	b21b      	sxth	r3, r3
    pHandle->hElAngleAccu = hMecAngle;
 800a026:	f8a8 3030 	strh.w	r3, [r8, #48]	@ 0x30
    pHandle->_Super.hElAngle = hMecAngle;
 800a02a:	f8a8 3004 	strh.w	r3, [r8, #4]

    /* Sets to zero the starting torque of STC */
    (void)STC_ExecRamp(pSTC, 0, 0U);
 800a02e:	4631      	mov	r1, r6
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 800a030:	fb93 f3f2 	sdiv	r3, r3, r2
 800a034:	4638      	mov	r0, r7
 800a036:	f8a8 3006 	strh.w	r3, [r8, #6]
 800a03a:	4632      	mov	r2, r6
 800a03c:	f7f9 fa3c 	bl	80034b8 <STC_ExecRamp>

    /* Gives the first command to STC and VSS */
    (void)STC_ExecRamp(pSTC, pPhaseParams->hFinalTorque * hMotorDirection, (uint32_t)(pPhaseParams->hDurationms));
 800a040:	8a21      	ldrh	r1, [r4, #16]
 800a042:	89a2      	ldrh	r2, [r4, #12]
 800a044:	fb11 f105 	smulbb	r1, r1, r5
 800a048:	b209      	sxth	r1, r1
 800a04a:	4638      	mov	r0, r7
 800a04c:	f7f9 fa34 	bl	80034b8 <STC_ExecRamp>

    VSS_SetMecAcceleration(pVSS, pPhaseParams->hFinalMecSpeedUnit * hMotorDirection, pPhaseParams->hDurationms);
 800a050:	89e1      	ldrh	r1, [r4, #14]
 800a052:	89a2      	ldrh	r2, [r4, #12]
 800a054:	fb11 f105 	smulbb	r1, r1, r5
 800a058:	b209      	sxth	r1, r1
 800a05a:	4640      	mov	r0, r8
 800a05c:	f000 fc14 	bl	800a888 <VSS_SetMecAcceleration>

    /* Compute hPhaseRemainingTicks */
    pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pPhaseParams->hDurationms)
 800a060:	89a3      	ldrh	r3, [r4, #12]
                                              * ((uint32_t)pHandle->hRUCFrequencyHz))
 800a062:	8821      	ldrh	r1, [r4, #0]
                                              / 1000U );
 800a064:	4a06      	ldr	r2, [pc, #24]	@ (800a080 <RUC_Clear+0x94>)

    /* Set the next phases parameter pointer */
    pHandle->pCurrentPhaseParams = (RevUpCtrl_PhaseParams_t *)pPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5

    /* Timeout counter for PLL reset during OTF */
    pHandle->bResetPLLCnt = 0U;
 800a066:	f884 6057 	strb.w	r6, [r4, #87]	@ 0x57
                                              * ((uint32_t)pHandle->hRUCFrequencyHz))
 800a06a:	fb01 f303 	mul.w	r3, r1, r3
                                              / 1000U );
 800a06e:	fba2 2303 	umull	r2, r3, r2, r3
 800a072:	099b      	lsrs	r3, r3, #6
    pHandle->pCurrentPhaseParams = (RevUpCtrl_PhaseParams_t *)pPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 800a074:	6962      	ldr	r2, [r4, #20]
 800a076:	60a2      	str	r2, [r4, #8]
    pHandle->hPhaseRemainingTicks++;
 800a078:	3301      	adds	r3, #1
 800a07a:	80a3      	strh	r3, [r4, #4]
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  }
#endif
}
 800a07c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a080:	10624dd3 	.word	0x10624dd3

0800a084 <RUC_Exec>:
    retVal = false;
  }
  else
  {
#endif
    if (pHandle->hPhaseRemainingTicks > 0U)
 800a084:	8883      	ldrh	r3, [r0, #4]
{
 800a086:	b510      	push	{r4, lr}
 800a088:	4604      	mov	r4, r0
    if (pHandle->hPhaseRemainingTicks > 0U)
 800a08a:	bb4b      	cbnz	r3, 800a0e0 <RUC_Exec+0x5c>
      /* Nothing to do */
    }

    if (0U == pHandle->hPhaseRemainingTicks)
    {
      if (pHandle->pCurrentPhaseParams != MC_NULL)
 800a08c:	68a0      	ldr	r0, [r4, #8]
 800a08e:	b330      	cbz	r0, 800a0de <RUC_Exec+0x5a>
      {
        /* If it becomes zero the current phase has been completed */
        /* Gives the next command to STC and VSS */
        (void)STC_ExecRamp(pHandle->pSTC, pHandle->pCurrentPhaseParams->hFinalTorque * pHandle->hDirection,
 800a090:	8881      	ldrh	r1, [r0, #4]
 800a092:	88e3      	ldrh	r3, [r4, #6]
 800a094:	8802      	ldrh	r2, [r0, #0]
 800a096:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
 800a098:	fb11 f103 	smulbb	r1, r1, r3
 800a09c:	b209      	sxth	r1, r1
 800a09e:	f7f9 fa0b 	bl	80034b8 <STC_ExecRamp>
                           (uint32_t)(pHandle->pCurrentPhaseParams->hDurationms));

        VSS_SetMecAcceleration(pHandle->pVSS,
                               pHandle->pCurrentPhaseParams->hFinalMecSpeedUnit * pHandle->hDirection,
 800a0a2:	68a3      	ldr	r3, [r4, #8]
 800a0a4:	88e0      	ldrh	r0, [r4, #6]
 800a0a6:	8859      	ldrh	r1, [r3, #2]
        VSS_SetMecAcceleration(pHandle->pVSS,
 800a0a8:	881a      	ldrh	r2, [r3, #0]
                               pHandle->pCurrentPhaseParams->hFinalMecSpeedUnit * pHandle->hDirection,
 800a0aa:	fb11 f100 	smulbb	r1, r1, r0
        VSS_SetMecAcceleration(pHandle->pVSS,
 800a0ae:	b209      	sxth	r1, r1
 800a0b0:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 800a0b2:	f000 fbe9 	bl	800a888 <VSS_SetMecAcceleration>
                               pHandle->pCurrentPhaseParams->hDurationms);

        /* Compute hPhaseRemainingTicks */
        pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pHandle->pCurrentPhaseParams->hDurationms)
 800a0b6:	68a2      	ldr	r2, [r4, #8]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 800a0b8:	f8b4 c000 	ldrh.w	ip, [r4]
        pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pHandle->pCurrentPhaseParams->hDurationms)
 800a0bc:	8813      	ldrh	r3, [r2, #0]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 800a0be:	490c      	ldr	r1, [pc, #48]	@ (800a0f0 <RUC_Exec+0x6c>)
        pHandle->hPhaseRemainingTicks++;

        /* Set the next phases parameter pointer */
        pHandle->pCurrentPhaseParams = pHandle->pCurrentPhaseParams->pNext; //cstat !MISRAC2012-Rule-11.5
 800a0c0:	6890      	ldr	r0, [r2, #8]

        /* Increases the rev up stages counter */
        pHandle->bStageCnt++;
 800a0c2:	f894 2058 	ldrb.w	r2, [r4, #88]	@ 0x58
        pHandle->pCurrentPhaseParams = pHandle->pCurrentPhaseParams->pNext; //cstat !MISRAC2012-Rule-11.5
 800a0c6:	60a0      	str	r0, [r4, #8]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 800a0c8:	fb0c f303 	mul.w	r3, ip, r3
 800a0cc:	fba1 1303 	umull	r1, r3, r1, r3
 800a0d0:	099b      	lsrs	r3, r3, #6
        pHandle->hPhaseRemainingTicks++;
 800a0d2:	3301      	adds	r3, #1
        pHandle->bStageCnt++;
 800a0d4:	3201      	adds	r2, #1
        pHandle->hPhaseRemainingTicks++;
 800a0d6:	80a3      	strh	r3, [r4, #4]
        pHandle->bStageCnt++;
 800a0d8:	f884 2058 	strb.w	r2, [r4, #88]	@ 0x58
  bool retVal = true;
 800a0dc:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  }
#endif
  return (retVal);
}
 800a0de:	bd10      	pop	{r4, pc}
      pHandle->hPhaseRemainingTicks--;
 800a0e0:	3b01      	subs	r3, #1
 800a0e2:	b29b      	uxth	r3, r3
 800a0e4:	8083      	strh	r3, [r0, #4]
    if (0U == pHandle->hPhaseRemainingTicks)
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d0d0      	beq.n	800a08c <RUC_Exec+0x8>
  bool retVal = true;
 800a0ea:	2001      	movs	r0, #1
}
 800a0ec:	bd10      	pop	{r4, pc}
 800a0ee:	bf00      	nop
 800a0f0:	10624dd3 	.word	0x10624dd3

0800a0f4 <RUC_FirstAccelerationStageReached>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (pHandle->bStageCnt >= pHandle->bFirstAccelerationStage)
 800a0f4:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
 800a0f8:	f890 0049 	ldrb.w	r0, [r0, #73]	@ 0x49
    }
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  }
#endif
  return (retVal);
}
 800a0fc:	4282      	cmp	r2, r0
 800a0fe:	bf34      	ite	cc
 800a100:	2000      	movcc	r0, #0
 800a102:	2001      	movcs	r0, #1
 800a104:	4770      	bx	lr
 800a106:	bf00      	nop

0800a108 <SPD_GetAvrgMecSpeedUnit>:
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hAvrMecSpeedUnit);
#else
  return (pHandle->hAvrMecSpeedUnit);
#endif
}
 800a108:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 800a10c:	4770      	bx	lr
 800a10e:	bf00      	nop

0800a110 <SPD_IsMecSpeedReliable>:
    bool SpeedError = false;

    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;

    /* Compute absoulte value of mechanical speed */
    if (*pMecSpeedUnit < 0)
 800a110:	f9b1 c000 	ldrsh.w	ip, [r1]
{
 800a114:	4603      	mov	r3, r0
 800a116:	b510      	push	{r4, lr}
    {
      hAux = -(*pMecSpeedUnit);
 800a118:	fa1f f18c 	uxth.w	r1, ip
    if (*pMecSpeedUnit < 0)
 800a11c:	f1bc 0f00 	cmp.w	ip, #0
      hAux = -(*pMecSpeedUnit);
 800a120:	bfb8      	it	lt
 800a122:	4249      	neglt	r1, r1
    else
    {
      /* Nothing to do */
    }

    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 800a124:	f8b3 c016 	ldrh.w	ip, [r3, #22]
    uint8_t bMaximumSpeedErrorsNumber = pHandle->bMaximumSpeedErrorsNumber;
 800a128:	78c0      	ldrb	r0, [r0, #3]
    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;
 800a12a:	781a      	ldrb	r2, [r3, #0]
    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
 800a12c:	8a9c      	ldrh	r4, [r3, #20]
      hAux = -(*pMecSpeedUnit);
 800a12e:	bfb8      	it	lt
 800a130:	b289      	uxthlt	r1, r1
    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 800a132:	458c      	cmp	ip, r1
 800a134:	d818      	bhi.n	800a168 <SPD_IsMecSpeedReliable+0x58>
    {
      /* Nothing to do */
    }

    /* Compute absoulte value of mechanical acceleration */
    if (pHandle->hMecAccelUnitP < 0)
 800a136:	f9b3 e012 	ldrsh.w	lr, [r3, #18]
    {
      hAux = -(pHandle->hMecAccelUnitP);
 800a13a:	fa1f fc8e 	uxth.w	ip, lr
    if (pHandle->hMecAccelUnitP < 0)
 800a13e:	f1be 0f00 	cmp.w	lr, #0
      hAux = -(pHandle->hMecAccelUnitP);
 800a142:	bfb8      	it	lt
 800a144:	f1cc 0c00 	rsblt	ip, ip, #0
    else
    {
      hAbsMecAccelUnitP = (uint16_t)pHandle->hMecAccelUnitP;
    }

    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 800a148:	f8b3 e018 	ldrh.w	lr, [r3, #24]
      hAux = -(pHandle->hMecAccelUnitP);
 800a14c:	bfb8      	it	lt
 800a14e:	fa1f fc8c 	uxthlt.w	ip, ip
    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 800a152:	45e6      	cmp	lr, ip
 800a154:	d308      	bcc.n	800a168 <SPD_IsMecSpeedReliable+0x58>
    else
    {
      /* Nothing to do */
    }

    if (true == SpeedError)
 800a156:	428c      	cmp	r4, r1
 800a158:	d306      	bcc.n	800a168 <SPD_IsMecSpeedReliable+0x58>
        /* Nothing to do */
      }
    }
    else
    {
      if (bSpeedErrorNumber < bMaximumSpeedErrorsNumber)
 800a15a:	4290      	cmp	r0, r2
 800a15c:	d809      	bhi.n	800a172 <SPD_IsMecSpeedReliable+0x62>
      {
        /* Nothing to do */
      }
    }

    if (bSpeedErrorNumber == bMaximumSpeedErrorsNumber)
 800a15e:	1a10      	subs	r0, r2, r0
    else
    {
      /* Nothing to do */
    }

    pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 800a160:	701a      	strb	r2, [r3, #0]
    if (bSpeedErrorNumber == bMaximumSpeedErrorsNumber)
 800a162:	bf18      	it	ne
 800a164:	2001      	movne	r0, #1
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  }
#endif
  return (SpeedSensorReliability);
}
 800a166:	bd10      	pop	{r4, pc}
      if (bSpeedErrorNumber < bMaximumSpeedErrorsNumber)
 800a168:	4290      	cmp	r0, r2
 800a16a:	d9f8      	bls.n	800a15e <SPD_IsMecSpeedReliable+0x4e>
        bSpeedErrorNumber++;
 800a16c:	3201      	adds	r2, #1
 800a16e:	b2d2      	uxtb	r2, r2
 800a170:	e7f5      	b.n	800a15e <SPD_IsMecSpeedReliable+0x4e>
        bSpeedErrorNumber = 0u;
 800a172:	2200      	movs	r2, #0
    pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 800a174:	701a      	strb	r2, [r3, #0]
  bool SpeedSensorReliability = true;
 800a176:	2001      	movs	r0, #1
}
 800a178:	bd10      	pop	{r4, pc}
 800a17a:	bf00      	nop

0800a17c <SPD_GetS16Speed>:
  * @brief  Returns the average mechanical rotor speed in RPM*SPEED_UNIT/U_RPM.
  * @param  pHandle: handler of the current instance of the SpeednPosFdbk component
  * @retval int16_t The average mechanical rotor speed.
  * - Called for speed monitoring through MotorPilote.
  */
__weak int16_t SPD_GetS16Speed(const SpeednPosFdbk_Handle_t *pHandle)
 800a17c:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 800a180:	4770      	bx	lr
 800a182:	bf00      	nop

0800a184 <STO_PLL_CalcElAngle>:
  * @param  pInputs: Pointer to the observer inputs structure.
  * @retval int16_t Rotor electrical angle (s16Degrees).
  */
//cstat !MISRAC2012-Rule-8.13
__weak int16_t STO_PLL_CalcElAngle(STO_PLL_Handle_t *pHandle, Observer_Inputs_t *pInputs)
{
 800a184:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  int16_t retValue;

  if ((MC_NULL == pHandle) || (MC_NULL == pInputs))
 800a188:	4604      	mov	r4, r0
{
 800a18a:	b089      	sub	sp, #36	@ 0x24
  if ((MC_NULL == pHandle) || (MC_NULL == pInputs))
 800a18c:	2800      	cmp	r0, #0
 800a18e:	f000 80cf 	beq.w	800a330 <STO_PLL_CalcElAngle+0x1ac>
 800a192:	2900      	cmp	r1, #0
 800a194:	f000 80cf 	beq.w	800a336 <STO_PLL_CalcElAngle+0x1b2>
    int16_t hIbeta_err;
    int16_t hRotor_Speed;
    int16_t hValfa;
    int16_t hVbeta;

    if (pHandle->wBemf_alfa_est > (((int32_t)pHandle->hF2) * INT16_MAX))
 800a198:	f9b0 302e 	ldrsh.w	r3, [r0, #46]	@ 0x2e
 800a19c:	6e87      	ldr	r7, [r0, #104]	@ 0x68
 800a19e:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
 800a1a2:	429f      	cmp	r7, r3
 800a1a4:	f340 80d1 	ble.w	800a34a <STO_PLL_CalcElAngle+0x1c6>
    {
      pHandle->wBemf_alfa_est = INT16_MAX * ((int32_t)pHandle->hF2);
 800a1a8:	6683      	str	r3, [r0, #104]	@ 0x68
 800a1aa:	461f      	mov	r7, r3
    {
      /* Nothing to do */
    }
#ifndef FULL_MISRA_C_COMPLIANCY_STO_PLL
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 800a1ac:	f8b4 511e 	ldrh.w	r5, [r4, #286]	@ 0x11e
#else
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est / pHandle->hF2);
#endif

    if (pHandle->wBemf_beta_est > (INT16_MAX * ((int32_t)pHandle->hF2)))
 800a1b0:	6ee6      	ldr	r6, [r4, #108]	@ 0x6c
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 800a1b2:	fa47 f205 	asr.w	r2, r7, r5
    if (pHandle->wBemf_beta_est > (INT16_MAX * ((int32_t)pHandle->hF2)))
 800a1b6:	42b3      	cmp	r3, r6
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 800a1b8:	9201      	str	r2, [sp, #4]
 800a1ba:	fa0f fe82 	sxth.w	lr, r2
    if (pHandle->wBemf_beta_est > (INT16_MAX * ((int32_t)pHandle->hF2)))
 800a1be:	f2c0 80c1 	blt.w	800a344 <STO_PLL_CalcElAngle+0x1c0>
    {
      pHandle->wBemf_beta_est = INT16_MAX * ((int32_t)pHandle->hF2);
    }
    else if (pHandle->wBemf_beta_est <= (-INT16_MAX * ((int32_t)pHandle->hF2)))
 800a1c2:	425b      	negs	r3, r3
 800a1c4:	429e      	cmp	r6, r3
 800a1c6:	f340 80bd 	ble.w	800a344 <STO_PLL_CalcElAngle+0x1c0>
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
#else
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est / pHandle->hF2);
#endif

    if (pHandle->Ialfa_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 800a1ca:	f9b4 302c 	ldrsh.w	r3, [r4, #44]	@ 0x2c
 800a1ce:	f8d4 9060 	ldr.w	r9, [r4, #96]	@ 0x60
 800a1d2:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
 800a1d6:	fa46 f505 	asr.w	r5, r6, r5
    if (pHandle->Ialfa_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 800a1da:	4599      	cmp	r9, r3
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
 800a1dc:	fa0f fc85 	sxth.w	ip, r5
    if (pHandle->Ialfa_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 800a1e0:	f340 80b9 	ble.w	800a356 <STO_PLL_CalcElAngle+0x1d2>
    {
      pHandle->Ialfa_est = INT16_MAX * ((int32_t)pHandle->hF1);
 800a1e4:	6623      	str	r3, [r4, #96]	@ 0x60
 800a1e6:	4699      	mov	r9, r3
    else
    {
      /* Nothing to do */
    }

    if (pHandle->Ibeta_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 800a1e8:	f8d4 8064 	ldr.w	r8, [r4, #100]	@ 0x64
 800a1ec:	4543      	cmp	r3, r8
 800a1ee:	f2c0 80a6 	blt.w	800a33e <STO_PLL_CalcElAngle+0x1ba>
    {
      pHandle->Ibeta_est = INT16_MAX * ((int32_t)pHandle->hF1);
    }
    else if (pHandle->Ibeta_est <= (-INT16_MAX * ((int32_t)pHandle->hF1)))
 800a1f2:	425b      	negs	r3, r3
 800a1f4:	4598      	cmp	r8, r3
 800a1f6:	f340 80a2 	ble.w	800a33e <STO_PLL_CalcElAngle+0x1ba>
    hIbeta_err = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
#else
    hIbeta_err = (int16_t)(pHandle->Ibeta_est / pHandle->hF1);
#endif

    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 800a1fa:	88c8      	ldrh	r0, [r1, #6]

    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 800a1fc:	f8b1 a008 	ldrh.w	sl, [r1, #8]
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 800a200:	888b      	ldrh	r3, [r1, #4]
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 800a202:	f8ad 0014 	strh.w	r0, [sp, #20]
    hValfa = (int16_t)(wAux >> 16); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
#else
    hValfa = (int16_t)(wAux / 65536);
#endif

    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.beta;
 800a206:	f9b1 0002 	ldrsh.w	r0, [r1, #2]
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 800a20a:	f8ad 3010 	strh.w	r3, [sp, #16]
    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 800a20e:	f9b1 3000 	ldrsh.w	r3, [r1]
    hIalfa_err = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 800a212:	f8b4 211c 	ldrh.w	r2, [r4, #284]	@ 0x11c
    hAux = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
#else
    hAux = (int16_t)(pHandle->Ialfa_est / pHandle->hF1);
#endif

    wAux = ((int32_t)pHandle->hC1) * hAux;
 800a216:	f9b4 b020 	ldrsh.w	fp, [r4, #32]
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 800a21a:	9904      	ldr	r1, [sp, #16]
    wAux = wAux * pHandle->hC6;
    wAux = pHandle->_Super.hElSpeedDpp * wAux;
    wBemf_beta_est_Next -= wAux;

    /* Calls the PLL blockset */
    pHandle->hBemf_alfa_est = hAux_Alfa;
 800a21c:	f8a4 e070 	strh.w	lr, [r4, #112]	@ 0x70
    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.beta;
 800a220:	fb0a f000 	mul.w	r0, sl, r0
    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 800a224:	fb0a f303 	mul.w	r3, sl, r3
    hVbeta = ( int16_t ) ( wAux >> 16 ); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800a228:	1400      	asrs	r0, r0, #16
    hValfa = (int16_t)(wAux >> 16); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800a22a:	141b      	asrs	r3, r3, #16
    hVbeta = ( int16_t ) ( wAux >> 16 ); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800a22c:	9003      	str	r0, [sp, #12]
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 800a22e:	9805      	ldr	r0, [sp, #20]
    hValfa = (int16_t)(wAux >> 16); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800a230:	9302      	str	r3, [sp, #8]
    hIalfa_err = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 800a232:	fa49 f302 	asr.w	r3, r9, r2
    hIbeta_err = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
 800a236:	fa48 f202 	asr.w	r2, r8, r2
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 800a23a:	eba2 0a00 	sub.w	sl, r2, r0
    wAux = ((int32_t)pHandle->hC1) * hAux;
 800a23e:	fb12 f20b 	smulbb	r2, r2, fp
    wIbeta_est_Next = pHandle->Ibeta_est - wAux;
 800a242:	eba8 0202 	sub.w	r2, r8, r2
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 800a246:	1a59      	subs	r1, r3, r1
    wAux = ((int32_t)pHandle->hC2) * hIalfa_err;
 800a248:	f9b4 8022 	ldrsh.w	r8, [r4, #34]	@ 0x22
    wIalfa_est_Next += wAux;
 800a24c:	9802      	ldr	r0, [sp, #8]
    pHandle->hBemf_beta_est = hAux_Beta;
 800a24e:	f8a4 c072 	strh.w	ip, [r4, #114]	@ 0x72
    wAux = ((int32_t)pHandle->hC1) * hAux;
 800a252:	fb13 f30b 	smulbb	r3, r3, fp
    wIalfa_est_Next = pHandle->Ialfa_est - wAux;
 800a256:	eba9 0303 	sub.w	r3, r9, r3
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 800a25a:	b209      	sxth	r1, r1
    wAux = ((int32_t)pHandle->hC5) * hValfa;
 800a25c:	f9b4 9028 	ldrsh.w	r9, [r4, #40]	@ 0x28
    wIalfa_est_Next += wAux;
 800a260:	fb08 3301 	mla	r3, r8, r1, r3
    wIalfa_est_Next += wAux;
 800a264:	fb09 3300 	mla	r3, r9, r0, r3
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 800a268:	fa0f fa8a 	sxth.w	sl, sl
    wIbeta_est_Next += wAux;
 800a26c:	9803      	ldr	r0, [sp, #12]
    wIbeta_est_Next += wAux;
 800a26e:	fb08 280a 	mla	r8, r8, sl, r2
    wIbeta_est_Next += wAux;
 800a272:	fb09 8800 	mla	r8, r9, r0, r8
    wAux = ((int32_t)pHandle->hC4) * hIalfa_err;
 800a276:	f9b4 0026 	ldrsh.w	r0, [r4, #38]	@ 0x26
    wAux = (int32_t)hAux_Beta >> pHandle->F3POW2; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800a27a:	8e62      	ldrh	r2, [r4, #50]	@ 0x32
    wAux = wAux * pHandle->hC6;
 800a27c:	f9b4 902a 	ldrsh.w	r9, [r4, #42]	@ 0x2a
    wBemf_alfa_est_Next = pHandle->wBemf_alfa_est + wAux;
 800a280:	fb01 7100 	mla	r1, r1, r0, r7
    wBemf_beta_est_Next = pHandle->wBemf_beta_est + wAux;
 800a284:	fb00 600a 	mla	r0, r0, sl, r6
    wAux = ((int32_t)pHandle->hC3) * hAux_Alfa;
 800a288:	f9b4 6024 	ldrsh.w	r6, [r4, #36]	@ 0x24
    wIalfa_est_Next -= wAux;
 800a28c:	fb06 371e 	mls	r7, r6, lr, r3
    wIbeta_est_Next -= wAux;
 800a290:	fb06 861c 	mls	r6, r6, ip, r8
    wAux = (int32_t)hAux_Alfa >> pHandle->F3POW2; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800a294:	fa4e fe02 	asr.w	lr, lr, r2
    wAux = (int32_t)hAux_Beta >> pHandle->F3POW2; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800a298:	fa4c fc02 	asr.w	ip, ip, r2
    wAux = pHandle->_Super.hElSpeedDpp * wAux;
 800a29c:	f9b4 200e 	ldrsh.w	r2, [r4, #14]
    wAux = wAux * pHandle->hC6;
 800a2a0:	fb0e f309 	mul.w	r3, lr, r9
    wBemf_beta_est_Next -= wAux;
 800a2a4:	fb03 0812 	mls	r8, r3, r2, r0

    if (0 == pHandle->hForcedDirection)
 800a2a8:	f994 3124 	ldrsb.w	r3, [r4, #292]	@ 0x124
    wAux = wAux * pHandle->hC6;
 800a2ac:	fb0c fc09 	mul.w	ip, ip, r9
    wBemf_alfa_est_Next += wAux;
 800a2b0:	fb0c 1902 	mla	r9, ip, r2, r1
    if (0 == pHandle->hForcedDirection)
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d154      	bne.n	800a362 <STO_PLL_CalcElAngle+0x1de>
    {
      /* We are in auxiliary mode, then rely on the speed detected */
      if(pHandle->_Super.hElSpeedDpp >= 0)
 800a2b8:	2a00      	cmp	r2, #0
 800a2ba:	f64f 7aff 	movw	sl, #65535	@ 0xffff
 800a2be:	bfa8      	it	ge
 800a2c0:	f04f 0a01 	movge.w	sl, #1
  int16_t hAux1;
  int16_t hAux2;
  int16_t hOutput;
  Trig_Components Local_Components;

  Local_Components = MCM_Trig_Functions(pHandle->_Super.hElAngle);
 800a2c4:	f9b4 0004 	ldrsh.w	r0, [r4, #4]
 800a2c8:	f7f7 ff5e 	bl	8002188 <MCM_Trig_Functions>
    hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 800a2cc:	9b01      	ldr	r3, [sp, #4]
    hAux_Beta = (int16_t)(hAux_Beta * wDirection);
 800a2ce:	fb15 f50a 	smulbb	r5, r5, sl
    hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 800a2d2:	fb13 f30a 	smulbb	r3, r3, sl
    hRotor_Speed = STO_ExecutePLL(pHandle, hAux_Alfa, -hAux_Beta);
 800a2d6:	426d      	negs	r5, r5

  /* Alfa & Beta BEMF multiplied by Cos & Sin */
  wAlfa_Sin_tmp = ((int32_t )hBemf_alfa_est) * ((int32_t )Local_Components.hSin);
  wBeta_Cos_tmp = ((int32_t )hBemf_beta_est) * ((int32_t )Local_Components.hCos);
 800a2d8:	fb10 f505 	smulbb	r5, r0, r5
  wAlfa_Sin_tmp = ((int32_t )hBemf_alfa_est) * ((int32_t )Local_Components.hSin);
 800a2dc:	fb10 f023 	smultb	r0, r0, r3
#else
  hAux2 = (int16_t)(wAlfa_Sin_tmp / 32768);
#endif

  /* Speed PI regulator */
  hOutput = PI_Controller(& pHandle->PIRegulator, (int32_t)(hAux1 ) - hAux2);
 800a2e0:	f340 31cf 	sbfx	r1, r0, #15, #16
 800a2e4:	f345 35cf 	sbfx	r5, r5, #15, #16
 800a2e8:	1a69      	subs	r1, r5, r1
 800a2ea:	f104 0034 	add.w	r0, r4, #52	@ 0x34
 800a2ee:	f7fe fda7 	bl	8008e40 <PI_Controller>
  uint8_t bBuffer_index = pHandle->Speed_Buffer_Index;
 800a2f2:	f894 30f4 	ldrb.w	r3, [r4, #244]	@ 0xf4
  if (bBuffer_index == pHandle->SpeedBufferSizeUnit)
 800a2f6:	f894 210e 	ldrb.w	r2, [r4, #270]	@ 0x10e
    pHandle->_Super.InstantaneousElSpeedDpp = hRotor_Speed;
 800a2fa:	8220      	strh	r0, [r4, #16]
  bBuffer_index++;
 800a2fc:	3301      	adds	r3, #1
 800a2fe:	b2db      	uxtb	r3, r3
  if (bBuffer_index == pHandle->SpeedBufferSizeUnit)
 800a300:	429a      	cmp	r2, r3
  pHandle->SpeedBufferOldestEl = pHandle->Speed_Buffer[bBuffer_index];
 800a302:	bf12      	itee	ne
 800a304:	461a      	movne	r2, r3
 800a306:	2200      	moveq	r2, #0
    bBuffer_index = 0U;
 800a308:	4613      	moveq	r3, r2
  pHandle->SpeedBufferOldestEl = pHandle->Speed_Buffer[bBuffer_index];
 800a30a:	eb04 0242 	add.w	r2, r4, r2, lsl #1
 800a30e:	f9b2 1074 	ldrsh.w	r1, [r2, #116]	@ 0x74
 800a312:	f8a4 110c 	strh.w	r1, [r4, #268]	@ 0x10c
  pHandle->Speed_Buffer[bBuffer_index] = hRotor_Speed;
 800a316:	f8a2 0074 	strh.w	r0, [r2, #116]	@ 0x74
  pHandle->Speed_Buffer_Index = bBuffer_index;
 800a31a:	f884 30f4 	strb.w	r3, [r4, #244]	@ 0xf4
    pHandle->_Super.hElAngle += hRotor_Speed;
 800a31e:	88a3      	ldrh	r3, [r4, #4]
    pHandle->Ialfa_est = wIalfa_est_Next;
 800a320:	6627      	str	r7, [r4, #96]	@ 0x60
    pHandle->_Super.hElAngle += hRotor_Speed;
 800a322:	4418      	add	r0, r3
    pHandle->Ibeta_est = wIbeta_est_Next;
 800a324:	e9c4 6919 	strd	r6, r9, [r4, #100]	@ 0x64
    pHandle->_Super.hElAngle += hRotor_Speed;
 800a328:	b200      	sxth	r0, r0
    pHandle->wBemf_beta_est = wBemf_beta_est_Next;
 800a32a:	f8c4 806c 	str.w	r8, [r4, #108]	@ 0x6c
    pHandle->_Super.hElAngle += hRotor_Speed;
 800a32e:	80a0      	strh	r0, [r4, #4]
}
 800a330:	b009      	add	sp, #36	@ 0x24
 800a332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    retValue = 0;
 800a336:	4608      	mov	r0, r1
}
 800a338:	b009      	add	sp, #36	@ 0x24
 800a33a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      pHandle->Ibeta_est = -INT16_MAX * ((int32_t)pHandle->hF1);
 800a33e:	6663      	str	r3, [r4, #100]	@ 0x64
 800a340:	4698      	mov	r8, r3
 800a342:	e75a      	b.n	800a1fa <STO_PLL_CalcElAngle+0x76>
      pHandle->wBemf_beta_est = (-INT16_MAX * ((int32_t)pHandle->hF2));
 800a344:	66e3      	str	r3, [r4, #108]	@ 0x6c
 800a346:	461e      	mov	r6, r3
 800a348:	e73f      	b.n	800a1ca <STO_PLL_CalcElAngle+0x46>
    else if (pHandle->wBemf_alfa_est <= (-INT16_MAX * ((int32_t)pHandle->hF2)))
 800a34a:	425a      	negs	r2, r3
 800a34c:	4297      	cmp	r7, r2
      pHandle->wBemf_alfa_est = -INT16_MAX * ((int32_t)pHandle->hF2);
 800a34e:	bfdc      	itt	le
 800a350:	6682      	strle	r2, [r0, #104]	@ 0x68
 800a352:	4617      	movle	r7, r2
 800a354:	e72a      	b.n	800a1ac <STO_PLL_CalcElAngle+0x28>
    else if (pHandle->Ialfa_est <= (-INT16_MAX * ((int32_t)pHandle->hF1)))
 800a356:	425a      	negs	r2, r3
 800a358:	4591      	cmp	r9, r2
      pHandle->Ialfa_est = -INT16_MAX * ((int32_t)pHandle->hF1);
 800a35a:	bfdc      	itt	le
 800a35c:	6622      	strle	r2, [r4, #96]	@ 0x60
 800a35e:	4691      	movle	r9, r2
 800a360:	e742      	b.n	800a1e8 <STO_PLL_CalcElAngle+0x64>
    hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 800a362:	fa1f fa83 	uxth.w	sl, r3
 800a366:	e7ad      	b.n	800a2c4 <STO_PLL_CalcElAngle+0x140>

0800a368 <STO_PLL_CalcAvrgMecSpeedUnit>:
{
 800a368:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t i, bSpeedBufferSizeUnit = pHandle->SpeedBufferSizeUnit;
 800a36a:	f890 510e 	ldrb.w	r5, [r0, #270]	@ 0x10e
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800a36e:	2d00      	cmp	r5, #0
 800a370:	f000 80a1 	beq.w	800a4b6 <STO_PLL_CalcAvrgMecSpeedUnit+0x14e>
 800a374:	f100 0272 	add.w	r2, r0, #114	@ 0x72
 800a378:	eb02 0445 	add.w	r4, r2, r5, lsl #1
 800a37c:	4613      	mov	r3, r2
    int32_t wAvrSpeed_dpp = (int32_t)0;
 800a37e:	f04f 0c00 	mov.w	ip, #0
      wAvrSpeed_dpp += (int32_t)(pHandle->Speed_Buffer[i]);
 800a382:	f933 ef02 	ldrsh.w	lr, [r3, #2]!
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800a386:	42a3      	cmp	r3, r4
      wAvrSpeed_dpp += (int32_t)(pHandle->Speed_Buffer[i]);
 800a388:	44f4      	add	ip, lr
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800a38a:	d1fa      	bne.n	800a382 <STO_PLL_CalcAvrgMecSpeedUnit+0x1a>
      wAvrSpeed_dpp = wAvrSpeed_dpp / ((int16_t)bSpeedBufferSizeUnit);
 800a38c:	fb9c fef5 	sdiv	lr, ip, r5
    int32_t wAvrQuadraticError = 0;
 800a390:	f04f 0c00 	mov.w	ip, #0
      wError = ((int32_t)pHandle->Speed_Buffer[i]) - wAvrSpeed_dpp;
 800a394:	f932 3f02 	ldrsh.w	r3, [r2, #2]!
 800a398:	eba3 030e 	sub.w	r3, r3, lr
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800a39c:	42a2      	cmp	r2, r4
      wAvrQuadraticError += wError;
 800a39e:	fb03 cc03 	mla	ip, r3, r3, ip
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800a3a2:	d1f7      	bne.n	800a394 <STO_PLL_CalcAvrgMecSpeedUnit+0x2c>
    wAvrQuadraticError = wAvrQuadraticError / ((int16_t)bSpeedBufferSizeUnit);
 800a3a4:	fb9c f2f5 	sdiv	r2, ip, r5
    wAvrSquareSpeed = wAvrSpeed_dpp * wAvrSpeed_dpp;
 800a3a8:	fb0e f30e 	mul.w	r3, lr, lr
    int64_t lAvrSquareSpeed = (int64_t)(wAvrSquareSpeed) * (int64_t)pHandle->VariancePercentage;
 800a3ac:	17de      	asrs	r6, r3, #31
 800a3ae:	f8b0 c110 	ldrh.w	ip, [r0, #272]	@ 0x110
    wAux = wAvrSpeed_dpp * ((int32_t)pHandle->_Super.hMeasurementFrequency);
 800a3b2:	8b45      	ldrh	r5, [r0, #26]
    int64_t lAvrSquareSpeed = (int64_t)(wAvrSquareSpeed) * (int64_t)pHandle->VariancePercentage;
 800a3b4:	fbac 4303 	umull	r4, r3, ip, r3
 800a3b8:	fb0c 3306 	mla	r3, ip, r6, r3
    wAvrSquareSpeed = (int32_t)(lAvrSquareSpeed / (int64_t)128);
 800a3bc:	09e4      	lsrs	r4, r4, #7
 800a3be:	ea44 6443 	orr.w	r4, r4, r3, lsl #25
    wAux = wAux * ((int32_t)pHandle->_Super.SpeedUnit);
 800a3c2:	7883      	ldrb	r3, [r0, #2]
    if (true == pHandle->EnableDualCheck) /* Do algorithm if it's enabled */
 800a3c4:	f890 6104 	ldrb.w	r6, [r0, #260]	@ 0x104
    wAux = wAvrSpeed_dpp * ((int32_t)pHandle->_Super.hMeasurementFrequency);
 800a3c8:	fb0e f505 	mul.w	r5, lr, r5
    if (wAvrQuadraticError < wAvrSquareSpeed)
 800a3cc:	4294      	cmp	r4, r2
    wAux = wAux * ((int32_t)pHandle->_Super.SpeedUnit);
 800a3ce:	fb05 f303 	mul.w	r3, r5, r3
    if (wAvrQuadraticError < wAvrSquareSpeed)
 800a3d2:	bfd8      	it	le
 800a3d4:	f04f 0c00 	movle.w	ip, #0
    wAux = wAux / ((int32_t)pHandle->_Super.DPPConvFactor);
 800a3d8:	69c5      	ldr	r5, [r0, #28]
 800a3da:	fb93 f3f5 	sdiv	r3, r3, r5
    if (wAvrQuadraticError < wAvrSquareSpeed)
 800a3de:	bfc8      	it	gt
 800a3e0:	f04f 0c01 	movgt.w	ip, #1
    wAux = wAux / ((int16_t)pHandle->_Super.bElToMecRatio);
 800a3e4:	7845      	ldrb	r5, [r0, #1]
 800a3e6:	fb93 f3f5 	sdiv	r3, r3, r5
    *pMecSpeedUnit = (int16_t)wAux;
 800a3ea:	b21d      	sxth	r5, r3
 800a3ec:	800d      	strh	r5, [r1, #0]
    int64_t lAvrSquareSpeed = (int64_t)(wAvrSquareSpeed) * (int64_t)pHandle->VariancePercentage;
 800a3ee:	2700      	movs	r7, #0
    pHandle->_Super.hAvrMecSpeedUnit = (int16_t)wAux;
 800a3f0:	8185      	strh	r5, [r0, #12]
    if (wAvrQuadraticError < wAvrSquareSpeed)
 800a3f2:	f880 c0f5 	strb.w	ip, [r0, #245]	@ 0xf5
    if (false == pHandle->IsAlgorithmConverged)
 800a3f6:	f890 50f8 	ldrb.w	r5, [r0, #248]	@ 0xf8
    if (true == pHandle->EnableDualCheck) /* Do algorithm if it's enabled */
 800a3fa:	b996      	cbnz	r6, 800a422 <STO_PLL_CalcAvrgMecSpeedUnit+0xba>
    if (false == pHandle->IsAlgorithmConverged)
 800a3fc:	2d00      	cmp	r5, #0
 800a3fe:	d04f      	beq.n	800a4a0 <STO_PLL_CalcAvrgMecSpeedUnit+0x138>
      if ((false == pHandle->IsSpeedReliable) || (false == bIs_Bemf_Consistent))
 800a400:	4294      	cmp	r4, r2
 800a402:	dc44      	bgt.n	800a48e <STO_PLL_CalcAvrgMecSpeedUnit+0x126>
        pHandle->ReliabilityCounter++;
 800a404:	f890 30f7 	ldrb.w	r3, [r0, #247]	@ 0xf7
        if (pHandle->ReliabilityCounter >= pHandle->_Super.bMaximumSpeedErrorsNumber)
 800a408:	78c2      	ldrb	r2, [r0, #3]
        pHandle->ReliabilityCounter++;
 800a40a:	3301      	adds	r3, #1
 800a40c:	b2db      	uxtb	r3, r3
        if (pHandle->ReliabilityCounter >= pHandle->_Super.bMaximumSpeedErrorsNumber)
 800a40e:	4293      	cmp	r3, r2
        pHandle->ReliabilityCounter++;
 800a410:	f880 30f7 	strb.w	r3, [r0, #247]	@ 0xf7
        if (pHandle->ReliabilityCounter >= pHandle->_Super.bMaximumSpeedErrorsNumber)
 800a414:	d344      	bcc.n	800a4a0 <STO_PLL_CalcAvrgMecSpeedUnit+0x138>
          pHandle->ReliabilityCounter = 0U;
 800a416:	2300      	movs	r3, #0
 800a418:	f880 30f7 	strb.w	r3, [r0, #247]	@ 0xf7
          pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 800a41c:	7002      	strb	r2, [r0, #0]
}
 800a41e:	4618      	mov	r0, r3
 800a420:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wAux = ((wAux < 0) ? (-wAux) : (wAux));
 800a422:	2b00      	cmp	r3, #0
      if (wAux < (int32_t)(pHandle->MaxAppPositiveMecSpeedUnit))
 800a424:	f8b0 611a 	ldrh.w	r6, [r0, #282]	@ 0x11a
      wAux = ((wAux < 0) ? (-wAux) : (wAux));
 800a428:	bfb8      	it	lt
 800a42a:	425b      	neglt	r3, r3
      if (wAux < (int32_t)(pHandle->MaxAppPositiveMecSpeedUnit))
 800a42c:	429e      	cmp	r6, r3
 800a42e:	dd3b      	ble.n	800a4a8 <STO_PLL_CalcAvrgMecSpeedUnit+0x140>
        wObsBemf = (int32_t)pHandle->hBemf_alfa_est;
 800a430:	f9b0 6070 	ldrsh.w	r6, [r0, #112]	@ 0x70
        wObsBemf = (int32_t)pHandle->hBemf_beta_est;
 800a434:	f9b0 7072 	ldrsh.w	r7, [r0, #114]	@ 0x72
        wObsBemfSq = wObsBemf * wObsBemf;
 800a438:	fb06 fc06 	mul.w	ip, r6, r6
        wEstBemfSq = (wEstBemf * ((int32_t)pHandle->BemfConsistencyGain)) / 64;
 800a43c:	f890 6118 	ldrb.w	r6, [r0, #280]	@ 0x118
        wObsBemfSq += wObsBemf * wObsBemf;
 800a440:	fb07 c707 	mla	r7, r7, r7, ip
        wEstBemf = (wAux * 32767) / ((int16_t)pHandle->_Super.hMaxReliableMecSpeedUnit);
 800a444:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
 800a448:	f9b0 c014 	ldrsh.w	ip, [r0, #20]
 800a44c:	fb93 f3fc 	sdiv	r3, r3, ip
        wEstBemfSq = (wEstBemf * ((int32_t)pHandle->BemfConsistencyGain)) / 64;
 800a450:	fb03 f606 	mul.w	r6, r3, r6
 800a454:	2e00      	cmp	r6, #0
 800a456:	bfb8      	it	lt
 800a458:	363f      	addlt	r6, #63	@ 0x3f
 800a45a:	11b6      	asrs	r6, r6, #6
        wEstBemfSq *= wEstBemf;
 800a45c:	fb06 f303 	mul.w	r3, r6, r3
        wEstBemfSqLo = wEstBemfSq - ((wEstBemfSq / 64) * ((int32_t)pHandle->BemfConsistencyCheck));
 800a460:	2b00      	cmp	r3, #0
 800a462:	461e      	mov	r6, r3
 800a464:	f890 c117 	ldrb.w	ip, [r0, #279]	@ 0x117
 800a468:	bfb8      	it	lt
 800a46a:	f103 063f 	addlt.w	r6, r3, #63	@ 0x3f
 800a46e:	11b6      	asrs	r6, r6, #6
      pHandle->Est_Bemf_Level = wEstBemfSq;
 800a470:	e9c0 733f 	strd	r7, r3, [r0, #252]	@ 0xfc
        wEstBemfSqLo = wEstBemfSq - ((wEstBemfSq / 64) * ((int32_t)pHandle->BemfConsistencyCheck));
 800a474:	fb0c 3316 	mls	r3, ip, r6, r3
        if (wObsBemfSq > wEstBemfSqLo)
 800a478:	429f      	cmp	r7, r3
 800a47a:	bfd4      	ite	le
 800a47c:	2600      	movle	r6, #0
 800a47e:	2601      	movgt	r6, #1
 800a480:	f880 60f9 	strb.w	r6, [r0, #249]	@ 0xf9
    if (false == pHandle->IsAlgorithmConverged)
 800a484:	b165      	cbz	r5, 800a4a0 <STO_PLL_CalcAvrgMecSpeedUnit+0x138>
      if ((false == pHandle->IsSpeedReliable) || (false == bIs_Bemf_Consistent))
 800a486:	4294      	cmp	r4, r2
 800a488:	ddbc      	ble.n	800a404 <STO_PLL_CalcAvrgMecSpeedUnit+0x9c>
 800a48a:	429f      	cmp	r7, r3
 800a48c:	ddba      	ble.n	800a404 <STO_PLL_CalcAvrgMecSpeedUnit+0x9c>
        pHandle->_Super.bSpeedErrorNumber = (pHandle->_Super.bSpeedErrorNumber> 1) ? pHandle->_Super.bSpeedErrorNumber-1 :0;		
 800a48e:	7803      	ldrb	r3, [r0, #0]
 800a490:	2b01      	cmp	r3, #1
 800a492:	bf38      	it	cc
 800a494:	2301      	movcc	r3, #1
        pHandle->ReliabilityCounter = 0U;
 800a496:	2200      	movs	r2, #0
        pHandle->_Super.bSpeedErrorNumber = (pHandle->_Super.bSpeedErrorNumber> 1) ? pHandle->_Super.bSpeedErrorNumber-1 :0;		
 800a498:	3b01      	subs	r3, #1
        pHandle->ReliabilityCounter = 0U;
 800a49a:	f880 20f7 	strb.w	r2, [r0, #247]	@ 0xf7
        pHandle->_Super.bSpeedErrorNumber = (pHandle->_Super.bSpeedErrorNumber> 1) ? pHandle->_Super.bSpeedErrorNumber-1 :0;		
 800a49e:	7003      	strb	r3, [r0, #0]
}
 800a4a0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        bAux = SPD_IsMecSpeedReliable (&pHandle->_Super, pMecSpeedUnit);
 800a4a4:	f7ff be34 	b.w	800a110 <SPD_IsMecSpeedReliable>
      pHandle->Est_Bemf_Level = wEstBemfSq;
 800a4a8:	e9c0 773f 	strd	r7, r7, [r0, #252]	@ 0xfc
      pHandle->IsBemfConsistent = bIs_Bemf_Consistent;
 800a4ac:	f880 70f9 	strb.w	r7, [r0, #249]	@ 0xf9
    if (false == pHandle->IsAlgorithmConverged)
 800a4b0:	2d00      	cmp	r5, #0
 800a4b2:	d1a7      	bne.n	800a404 <STO_PLL_CalcAvrgMecSpeedUnit+0x9c>
 800a4b4:	e7f4      	b.n	800a4a0 <STO_PLL_CalcAvrgMecSpeedUnit+0x138>
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800a4b6:	462a      	mov	r2, r5
 800a4b8:	462b      	mov	r3, r5
 800a4ba:	462e      	mov	r6, r5
 800a4bc:	46ae      	mov	lr, r5
 800a4be:	e776      	b.n	800a3ae <STO_PLL_CalcAvrgMecSpeedUnit+0x46>

0800a4c0 <STO_PLL_CalcAvrgElSpeedDpp>:
    int16_t hIndexNew = (int16_t)pHandle->Speed_Buffer_Index;
 800a4c0:	f890 20f4 	ldrb.w	r2, [r0, #244]	@ 0xf4
    int16_t hSpeedBufferSizeUnit = (int16_t)pHandle->SpeedBufferSizeUnit;
 800a4c4:	f890 c10e 	ldrb.w	ip, [r0, #270]	@ 0x10e
    hBufferSizeDiff = hSpeedBufferSizeUnit - hSpeedBufferSizedpp;
 800a4c8:	f890 110f 	ldrb.w	r1, [r0, #271]	@ 0x10f
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 800a4cc:	eb00 0342 	add.w	r3, r0, r2, lsl #1
{
 800a4d0:	b410      	push	{r4}
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 800a4d2:	f9b3 3074 	ldrsh.w	r3, [r3, #116]	@ 0x74
 800a4d6:	f8d0 4108 	ldr.w	r4, [r0, #264]	@ 0x108
    hBufferSizeDiff = hSpeedBufferSizeUnit - hSpeedBufferSizedpp;
 800a4da:	ebac 0101 	sub.w	r1, ip, r1
 800a4de:	b289      	uxth	r1, r1
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 800a4e0:	4423      	add	r3, r4
    if (0 == hBufferSizeDiff)
 800a4e2:	b959      	cbnz	r1, 800a4fc <STO_PLL_CalcAvrgElSpeedDpp+0x3c>
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 800a4e4:	f9b0 210c 	ldrsh.w	r2, [r0, #268]	@ 0x10c
 800a4e8:	1a9b      	subs	r3, r3, r2
  wAvrSpeed_dpp = wSum >> pHandle->SpeedBufferSizeDppLOG;
 800a4ea:	f8b0 2120 	ldrh.w	r2, [r0, #288]	@ 0x120
    pHandle->DppBufferSum = wSum;
 800a4ee:	f8c0 3108 	str.w	r3, [r0, #264]	@ 0x108
  wAvrSpeed_dpp = wSum >> pHandle->SpeedBufferSizeDppLOG;
 800a4f2:	4113      	asrs	r3, r2
}
 800a4f4:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->_Super.hElSpeedDpp = (int16_t)wAvrSpeed_dpp;
 800a4f8:	81c3      	strh	r3, [r0, #14]
}
 800a4fa:	4770      	bx	lr
      hIndexOldTemp = hIndexNew + hBufferSizeDiff;
 800a4fc:	440a      	add	r2, r1
 800a4fe:	b291      	uxth	r1, r2
 800a500:	b212      	sxth	r2, r2
      if (hIndexOldTemp >= hSpeedBufferSizeUnit)
 800a502:	4594      	cmp	ip, r2
        hIndexOld = hIndexOldTemp - hSpeedBufferSizeUnit;
 800a504:	bfdc      	itt	le
 800a506:	eba1 010c 	suble.w	r1, r1, ip
 800a50a:	b20a      	sxthle	r2, r1
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->Speed_Buffer[hIndexOld];
 800a50c:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 800a510:	f9b2 2074 	ldrsh.w	r2, [r2, #116]	@ 0x74
 800a514:	1a9b      	subs	r3, r3, r2
 800a516:	e7e8      	b.n	800a4ea <STO_PLL_CalcAvrgElSpeedDpp+0x2a>

0800a518 <STO_PLL_Clear>:
{
 800a518:	b510      	push	{r4, lr}
  *
  */
static inline void STO_InitSpeedBuffer(STO_PLL_Handle_t * pHandle)
{
  uint8_t b_i;
  uint8_t bSpeedBufferSize = pHandle->SpeedBufferSizeUnit;
 800a51a:	f890 210e 	ldrb.w	r2, [r0, #270]	@ 0x10e
    pHandle->Ialfa_est = (int32_t)0;
 800a51e:	2100      	movs	r1, #0
    pHandle->Ibeta_est = (int32_t)0;
 800a520:	e9c0 1118 	strd	r1, r1, [r0, #96]	@ 0x60
    pHandle->wBemf_beta_est = (int32_t)0;
 800a524:	e9c0 111a 	strd	r1, r1, [r0, #104]	@ 0x68
    pHandle->Est_Bemf_Level = (int32_t)0;
 800a528:	e9c0 113f 	strd	r1, r1, [r0, #252]	@ 0xfc
{
 800a52c:	4604      	mov	r4, r0
    pHandle->_Super.hElAngle = (int16_t)0;
 800a52e:	8081      	strh	r1, [r0, #4]
    pHandle->_Super.hElSpeedDpp = (int16_t)0;
 800a530:	81c1      	strh	r1, [r0, #14]
    pHandle->ConsistencyCounter = 0u;
 800a532:	f8a0 10f6 	strh.w	r1, [r0, #246]	@ 0xf6
    pHandle->IsAlgorithmConverged = false;
 800a536:	f8a0 10f8 	strh.w	r1, [r0, #248]	@ 0xf8
    pHandle->DppBufferSum = (int32_t)0;
 800a53a:	f8c0 1108 	str.w	r1, [r0, #264]	@ 0x108
    pHandle->ForceConvergency = false;
 800a53e:	f8a0 1122 	strh.w	r1, [r0, #290]	@ 0x122

  /* Init speed buffer */
  for (b_i = 0U; b_i < bSpeedBufferSize; b_i++)
 800a542:	b11a      	cbz	r2, 800a54c <STO_PLL_Clear+0x34>
  {
    pHandle->Speed_Buffer[b_i] = (int16_t)0;
 800a544:	0052      	lsls	r2, r2, #1
 800a546:	3074      	adds	r0, #116	@ 0x74
 800a548:	f001 fea2 	bl	800c290 <memset>
  }
  pHandle->Speed_Buffer_Index = 0U;
 800a54c:	2100      	movs	r1, #0
 800a54e:	f884 10f4 	strb.w	r1, [r4, #244]	@ 0xf4
  pHandle->SpeedBufferOldestEl = (int16_t)0;
 800a552:	f8a4 110c 	strh.w	r1, [r4, #268]	@ 0x10c
    PID_SetIntegralTerm(& pHandle->PIRegulator, (int32_t)0);
 800a556:	f104 0034 	add.w	r0, r4, #52	@ 0x34
}
 800a55a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    PID_SetIntegralTerm(& pHandle->PIRegulator, (int32_t)0);
 800a55e:	f7fe bc3d 	b.w	8008ddc <PID_SetIntegralTerm>
 800a562:	bf00      	nop

0800a564 <STO_PLL_Init>:
{
 800a564:	b510      	push	{r4, lr}
    pHandle->ConsistencyCounter = pHandle->StartUpConsistThreshold;
 800a566:	f890 1116 	ldrb.w	r1, [r0, #278]	@ 0x116
    htempk = (int16_t)(C6_COMP_CONST1 / pHandle->hF2);
 800a56a:	4b19      	ldr	r3, [pc, #100]	@ (800a5d0 <STO_PLL_Init+0x6c>)
 800a56c:	f9b0 e02e 	ldrsh.w	lr, [r0, #46]	@ 0x2e
    pHandle->ConsistencyCounter = pHandle->StartUpConsistThreshold;
 800a570:	f880 10f6 	strb.w	r1, [r0, #246]	@ 0xf6
    pHandle->EnableDualCheck = true;
 800a574:	2201      	movs	r2, #1
    pHandle->F3POW2 = 0U;
 800a576:	2100      	movs	r1, #0
    htempk = (int16_t)(C6_COMP_CONST1 / pHandle->hF2);
 800a578:	fb93 f3fe 	sdiv	r3, r3, lr
 800a57c:	b21b      	sxth	r3, r3
{
 800a57e:	4604      	mov	r4, r0
    pHandle->EnableDualCheck = true;
 800a580:	f880 2104 	strb.w	r2, [r0, #260]	@ 0x104
    pHandle->F3POW2 = 0U;
 800a584:	8641      	strh	r1, [r0, #50]	@ 0x32
    while (htempk != 0)
 800a586:	b30b      	cbz	r3, 800a5cc <STO_PLL_Init+0x68>
    wAux = ((int32_t)1);
 800a588:	4611      	mov	r1, r2
      htempk /= ((int16_t)2);
 800a58a:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
    while (htempk != 0)
 800a58e:	f102 0c01 	add.w	ip, r2, #1
 800a592:	105b      	asrs	r3, r3, #1
 800a594:	4610      	mov	r0, r2
      wAux *= ((int32_t)2);
 800a596:	ea4f 0141 	mov.w	r1, r1, lsl #1
    while (htempk != 0)
 800a59a:	fa1f f28c 	uxth.w	r2, ip
 800a59e:	d1f4      	bne.n	800a58a <STO_PLL_Init+0x26>
    pHandle->hF3 = (int16_t)wAux;
 800a5a0:	b20a      	sxth	r2, r1
 800a5a2:	8660      	strh	r0, [r4, #50]	@ 0x32
    wAux = ((int32_t)(pHandle->hF2)) * pHandle->hF3;
 800a5a4:	fb0e f102 	mul.w	r1, lr, r2
    pHandle->hC6 = (int16_t)(wAux / C6_COMP_CONST2);
 800a5a8:	480a      	ldr	r0, [pc, #40]	@ (800a5d4 <STO_PLL_Init+0x70>)
    pHandle->hF3 = (int16_t)wAux;
 800a5aa:	8622      	strh	r2, [r4, #48]	@ 0x30
    pHandle->hC6 = (int16_t)(wAux / C6_COMP_CONST2);
 800a5ac:	17cb      	asrs	r3, r1, #31
 800a5ae:	fb80 0101 	smull	r0, r1, r0, r1
 800a5b2:	ebc3 2321 	rsb	r3, r3, r1, asr #8
 800a5b6:	8563      	strh	r3, [r4, #42]	@ 0x2a
    STO_PLL_Clear(pHandle);
 800a5b8:	4620      	mov	r0, r4
 800a5ba:	f7ff ffad 	bl	800a518 <STO_PLL_Clear>
    PID_HandleInit(&pHandle->PIRegulator);
 800a5be:	f104 0034 	add.w	r0, r4, #52	@ 0x34
 800a5c2:	f7fe fbf7 	bl	8008db4 <PID_HandleInit>
    pHandle->_Super.hMecAccelUnitP = 0;
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	8263      	strh	r3, [r4, #18]
}
 800a5ca:	bd10      	pop	{r4, pc}
 800a5cc:	4671      	mov	r1, lr
 800a5ce:	e7eb      	b.n	800a5a8 <STO_PLL_Init+0x44>
 800a5d0:	000fea5e 	.word	0x000fea5e
 800a5d4:	06488dc5 	.word	0x06488dc5

0800a5d8 <STO_PLL_IsObserverConverged>:
    int32_t wtemp;
    int16_t hEstimatedSpeedUnit;
    int16_t hUpperThreshold;
    int16_t hLowerThreshold;

    if (true == pHandle->ForceConvergency2)
 800a5d8:	f890 2123 	ldrb.w	r2, [r0, #291]	@ 0x123
{
 800a5dc:	4603      	mov	r3, r0
    if (true == pHandle->ForceConvergency2)
 800a5de:	b112      	cbz	r2, 800a5e6 <STO_PLL_IsObserverConverged+0xe>
    {
      *phForcedMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 800a5e0:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
 800a5e4:	800a      	strh	r2, [r1, #0]
    else
    {
      /* Nothing to do */
    }

    if (true == pHandle->ForceConvergency)
 800a5e6:	f893 0122 	ldrb.w	r0, [r3, #290]	@ 0x122
 800a5ea:	b128      	cbz	r0, 800a5f8 <STO_PLL_IsObserverConverged+0x20>
    {
      bAux = true;
      pHandle->IsAlgorithmConverged = true;
 800a5ec:	2001      	movs	r0, #1
      pHandle->_Super.bSpeedErrorNumber = 0U;
 800a5ee:	2200      	movs	r2, #0
      pHandle->IsAlgorithmConverged = true;
 800a5f0:	f883 00f8 	strb.w	r0, [r3, #248]	@ 0xf8
      pHandle->_Super.bSpeedErrorNumber = 0U;
 800a5f4:	701a      	strb	r2, [r3, #0]
    }
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
  return (bAux);
}
 800a5f6:	4770      	bx	lr
      wtemp = ((int32_t)hEstimatedSpeedUnit) * ((int32_t)*phForcedMecSpeedUnit);
 800a5f8:	f9b1 2000 	ldrsh.w	r2, [r1]
      hEstimatedSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 800a5fc:	f9b3 c00c 	ldrsh.w	ip, [r3, #12]
{
 800a600:	b530      	push	{r4, r5, lr}
      wtemp = ((int32_t)hEstimatedSpeedUnit) * ((int32_t)*phForcedMecSpeedUnit);
 800a602:	fb0c fe02 	mul.w	lr, ip, r2
      if (wtemp > 0)
 800a606:	f1be 0f00 	cmp.w	lr, #0
      wtemp = ((int32_t)hEstimatedSpeedUnit) * ((int32_t)*phForcedMecSpeedUnit);
 800a60a:	4614      	mov	r4, r2
      if (wtemp > 0)
 800a60c:	dd38      	ble.n	800a680 <STO_PLL_IsObserverConverged+0xa8>
        if (hEstimatedSpeedUnit < 0)
 800a60e:	f1bc 0f00 	cmp.w	ip, #0
          hEstimatedSpeedUnit = -hEstimatedSpeedUnit;
 800a612:	bfbc      	itt	lt
 800a614:	f1cc 0c00 	rsblt	ip, ip, #0
 800a618:	fa0f fc8c 	sxthlt.w	ip, ip
        if (*phForcedMecSpeedUnit < 0)
 800a61c:	2a00      	cmp	r2, #0
 800a61e:	db34      	blt.n	800a68a <STO_PLL_IsObserverConverged+0xb2>
        if (true == pHandle->IsSpeedReliable)
 800a620:	f893 10f5 	ldrb.w	r1, [r3, #245]	@ 0xf5
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_H);
 800a624:	f893 e112 	ldrb.w	lr, [r3, #274]	@ 0x112
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_L);
 800a628:	f893 2113 	ldrb.w	r2, [r3, #275]	@ 0x113
        if (true == pHandle->IsSpeedReliable)
 800a62c:	b349      	cbz	r1, 800a682 <STO_PLL_IsObserverConverged+0xaa>
          if ((uint16_t)hEstimatedSpeedUnit > pHandle->MinStartUpValidSpeed)
 800a62e:	f8b3 5114 	ldrh.w	r5, [r3, #276]	@ 0x114
 800a632:	fa1f f18c 	uxth.w	r1, ip
 800a636:	428d      	cmp	r5, r1
 800a638:	d223      	bcs.n	800a682 <STO_PLL_IsObserverConverged+0xaa>
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_L);
 800a63a:	fb04 f202 	mul.w	r2, r4, r2
        hLowerThreshold = (int16_t)(wAux / ((int32_t)16));
 800a63e:	2a00      	cmp	r2, #0
 800a640:	bfb8      	it	lt
 800a642:	320f      	addlt	r2, #15
            if (hEstimatedSpeedUnit >= hLowerThreshold)
 800a644:	f342 120f 	sbfx	r2, r2, #4, #16
 800a648:	4594      	cmp	ip, r2
 800a64a:	db1a      	blt.n	800a682 <STO_PLL_IsObserverConverged+0xaa>
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_H);
 800a64c:	fb04 fe0e 	mul.w	lr, r4, lr
        hUpperThreshold = (int16_t)(wAux / ((int32_t)16));
 800a650:	f1be 0f00 	cmp.w	lr, #0
 800a654:	bfb8      	it	lt
 800a656:	f10e 0e0f 	addlt.w	lr, lr, #15
              if (hEstimatedSpeedUnit <= hUpperThreshold)
 800a65a:	f34e 1e0f 	sbfx	lr, lr, #4, #16
 800a65e:	45f4      	cmp	ip, lr
 800a660:	dc0f      	bgt.n	800a682 <STO_PLL_IsObserverConverged+0xaa>
                pHandle->ConsistencyCounter++;
 800a662:	f893 20f6 	ldrb.w	r2, [r3, #246]	@ 0xf6
                if (pHandle->ConsistencyCounter >= pHandle->StartUpConsistThreshold)
 800a666:	f893 1116 	ldrb.w	r1, [r3, #278]	@ 0x116
                pHandle->ConsistencyCounter++;
 800a66a:	3201      	adds	r2, #1
 800a66c:	b2d2      	uxtb	r2, r2
                if (pHandle->ConsistencyCounter >= pHandle->StartUpConsistThreshold)
 800a66e:	4291      	cmp	r1, r2
                pHandle->ConsistencyCounter++;
 800a670:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
                if (pHandle->ConsistencyCounter >= pHandle->StartUpConsistThreshold)
 800a674:	d804      	bhi.n	800a680 <STO_PLL_IsObserverConverged+0xa8>
      pHandle->IsAlgorithmConverged = true;
 800a676:	2001      	movs	r0, #1
      pHandle->_Super.bSpeedErrorNumber = 0U;
 800a678:	2200      	movs	r2, #0
      pHandle->IsAlgorithmConverged = true;
 800a67a:	f883 00f8 	strb.w	r0, [r3, #248]	@ 0xf8
      pHandle->_Super.bSpeedErrorNumber = 0U;
 800a67e:	701a      	strb	r2, [r3, #0]
}
 800a680:	bd30      	pop	{r4, r5, pc}
                pHandle->ConsistencyCounter = 0U;
 800a682:	2200      	movs	r2, #0
 800a684:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
}
 800a688:	bd30      	pop	{r4, r5, pc}
          *phForcedMecSpeedUnit = -*phForcedMecSpeedUnit;
 800a68a:	4252      	negs	r2, r2
 800a68c:	b212      	sxth	r2, r2
 800a68e:	800a      	strh	r2, [r1, #0]
        if (true == pHandle->IsSpeedReliable)
 800a690:	f893 10f5 	ldrb.w	r1, [r3, #245]	@ 0xf5
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_H);
 800a694:	f893 e112 	ldrb.w	lr, [r3, #274]	@ 0x112
 800a698:	4614      	mov	r4, r2
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_L);
 800a69a:	f893 2113 	ldrb.w	r2, [r3, #275]	@ 0x113
        if (true == pHandle->IsSpeedReliable)
 800a69e:	2900      	cmp	r1, #0
 800a6a0:	d0ef      	beq.n	800a682 <STO_PLL_IsObserverConverged+0xaa>
 800a6a2:	e7c4      	b.n	800a62e <STO_PLL_IsObserverConverged+0x56>

0800a6a4 <STO_PLL_GetEstimatedBemf>:
    vaux.beta = pHandle->hBemf_beta_est;
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
  return (vaux);
}
 800a6a4:	6f00      	ldr	r0, [r0, #112]	@ 0x70
{
 800a6a6:	b082      	sub	sp, #8
}
 800a6a8:	b002      	add	sp, #8
 800a6aa:	4770      	bx	lr

0800a6ac <STO_PLL_GetEstimatedCurrent>:
  * @brief  Exports from @p pHandle the stator current alpha-beta as estimated by state observer.
  * 
  * @retval alphabeta_t State observer estimated stator current Ialpha-beta.
  */
__weak alphabeta_t STO_PLL_GetEstimatedCurrent(STO_PLL_Handle_t *pHandle)
{
 800a6ac:	4603      	mov	r3, r0
  iaux.beta = (int16_t)(pHandle->Ibeta_est / pHandle->hF1);
#endif
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
  return (iaux);
 800a6ae:	2000      	movs	r0, #0
  iaux.alpha = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 800a6b0:	f8b3 111c 	ldrh.w	r1, [r3, #284]	@ 0x11c
  iaux.beta = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
 800a6b4:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
  iaux.alpha = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 800a6b8:	410a      	asrs	r2, r1
  return (iaux);
 800a6ba:	410b      	asrs	r3, r1
 800a6bc:	b292      	uxth	r2, r2
 800a6be:	f362 000f 	bfi	r0, r2, #0, #16
 800a6c2:	b29b      	uxth	r3, r3
{
 800a6c4:	b082      	sub	sp, #8
  return (iaux);
 800a6c6:	f363 401f 	bfi	r0, r3, #16, #16
}
 800a6ca:	b002      	add	sp, #8
 800a6cc:	4770      	bx	lr
 800a6ce:	bf00      	nop

0800a6d0 <STO_PLL_GetObserverGains>:
    /* Nothing to do */
  }
  else
  {
#endif
    *phC2 = pHandle->hC2;
 800a6d0:	f9b0 3022 	ldrsh.w	r3, [r0, #34]	@ 0x22
 800a6d4:	800b      	strh	r3, [r1, #0]
    *phC4 = pHandle->hC4;
 800a6d6:	f9b0 3026 	ldrsh.w	r3, [r0, #38]	@ 0x26
 800a6da:	8013      	strh	r3, [r2, #0]
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 800a6dc:	4770      	bx	lr
 800a6de:	bf00      	nop

0800a6e0 <STO_PLL_SetObserverGains>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hC2 = hhC1;
 800a6e0:	8441      	strh	r1, [r0, #34]	@ 0x22
    pHandle->hC4 = hhC2;
 800a6e2:	84c2      	strh	r2, [r0, #38]	@ 0x26
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 800a6e4:	4770      	bx	lr
 800a6e6:	bf00      	nop

0800a6e8 <STO_OTF_ResetPLL>:
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    PID_SetIntegralTerm(&pHdl->PIRegulator, (int32_t)0);
 800a6e8:	6800      	ldr	r0, [r0, #0]
 800a6ea:	2100      	movs	r1, #0
 800a6ec:	3034      	adds	r0, #52	@ 0x34
 800a6ee:	f7fe bb75 	b.w	8008ddc <PID_SetIntegralTerm>
 800a6f2:	bf00      	nop

0800a6f4 <STO_PLL_IsVarianceTight>:
  }
  else
  {
#endif
    const STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    tempStatus = pHdl->IsSpeedReliable;
 800a6f4:	6803      	ldr	r3, [r0, #0]
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
  return (tempStatus);
}
 800a6f6:	f893 00f5 	ldrb.w	r0, [r3, #245]	@ 0xf5
 800a6fa:	4770      	bx	lr

0800a6fc <STO_PLL_ForceConvergency1>:
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    pHdl->ForceConvergency = true;
 800a6fc:	6803      	ldr	r3, [r0, #0]
 800a6fe:	2201      	movs	r2, #1
 800a700:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 800a704:	4770      	bx	lr
 800a706:	bf00      	nop

0800a708 <STO_PLL_ForceConvergency2>:
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    pHdl->ForceConvergency2 = true;
 800a708:	6803      	ldr	r3, [r0, #0]
 800a70a:	2201      	movs	r2, #1
 800a70c:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 800a710:	4770      	bx	lr
 800a712:	bf00      	nop

0800a714 <STO_SetDirection>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hForcedDirection = direction;
 800a714:	f880 1124 	strb.w	r1, [r0, #292]	@ 0x124
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 800a718:	4770      	bx	lr
 800a71a:	bf00      	nop

0800a71c <VSS_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->_Super.bSpeedErrorNumber = 0U;
 800a71c:	2300      	movs	r3, #0
    pHandle->hRemainingStep = 0U;
    pHandle->hElAngleAccu = 0;

    pHandle->bTransitionStarted = false;
    pHandle->bTransitionEnded = false;
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 800a71e:	8ec2      	ldrh	r2, [r0, #54]	@ 0x36
    pHandle->_Super.bSpeedErrorNumber = 0U;
 800a720:	7003      	strb	r3, [r0, #0]
    pHandle->wElSpeedDpp32 = 0;
 800a722:	e9c0 3308 	strd	r3, r3, [r0, #32]
    pHandle->_Super.hElAngle = 0;
 800a726:	6043      	str	r3, [r0, #4]
    pHandle->_Super.hAvrMecSpeedUnit = 0;
 800a728:	60c3      	str	r3, [r0, #12]
    pHandle->_Super.hMecAccelUnitP = 0;
 800a72a:	8243      	strh	r3, [r0, #18]
    pHandle->hRemainingStep = 0U;
 800a72c:	8503      	strh	r3, [r0, #40]	@ 0x28
    pHandle->bTransitionStarted = false;
 800a72e:	8583      	strh	r3, [r0, #44]	@ 0x2c
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 800a730:	85c2      	strh	r2, [r0, #46]	@ 0x2e
    pHandle->hElAngleAccu = 0;
 800a732:	6303      	str	r3, [r0, #48]	@ 0x30

    pHandle->bCopyObserver = false;
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
}
 800a734:	4770      	bx	lr
 800a736:	bf00      	nop

0800a738 <VSS_Init>:
{
 800a738:	b508      	push	{r3, lr}
  VSS_Clear(pHandle);
 800a73a:	f7ff ffef 	bl	800a71c <VSS_Clear>
}
 800a73e:	bd08      	pop	{r3, pc}

0800a740 <VSS_CalcElAngle>:
    int16_t hAngleDiff;
    int32_t wAux;
    int16_t hAngleCorr;
    int16_t hSignCorr = 1;

    if (true == pHandle->bCopyObserver)
 800a740:	f890 2033 	ldrb.w	r2, [r0, #51]	@ 0x33
{
 800a744:	4603      	mov	r3, r0
    if (true == pHandle->bCopyObserver)
 800a746:	b11a      	cbz	r2, 800a750 <VSS_CalcElAngle+0x10>
    {
      hRetAngle = *(int16_t *)pInputVars_str;
 800a748:	f9b1 0000 	ldrsh.w	r0, [r1]
      {
        hRetAngle = pHandle->hElAngleAccu;
      }
    }

    pHandle->_Super.hElAngle = hRetAngle;
 800a74c:	8098      	strh	r0, [r3, #4]
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
  return (hRetAngle);
}
 800a74e:	4770      	bx	lr
{
 800a750:	b530      	push	{r4, r5, lr}
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 800a752:	f9b0 c00e 	ldrsh.w	ip, [r0, #14]
 800a756:	8e00      	ldrh	r0, [r0, #48]	@ 0x30
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 800a758:	88dd      	ldrh	r5, [r3, #6]
      if (true == pHandle->bTransitionStarted)
 800a75a:	f893 402c 	ldrb.w	r4, [r3, #44]	@ 0x2c
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 800a75e:	785a      	ldrb	r2, [r3, #1]
 800a760:	fb9c f2f2 	sdiv	r2, ip, r2
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 800a764:	4460      	add	r0, ip
 800a766:	fa1f fe80 	uxth.w	lr, r0
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 800a76a:	442a      	add	r2, r5
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 800a76c:	b200      	sxth	r0, r0
 800a76e:	8618      	strh	r0, [r3, #48]	@ 0x30
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 800a770:	80da      	strh	r2, [r3, #6]
      if (true == pHandle->bTransitionStarted)
 800a772:	b1fc      	cbz	r4, 800a7b4 <VSS_CalcElAngle+0x74>
        if (0 == pHandle->hTransitionRemainingSteps)
 800a774:	f9b3 202e 	ldrsh.w	r2, [r3, #46]	@ 0x2e
 800a778:	b1f2      	cbz	r2, 800a7b8 <VSS_CalcElAngle+0x78>
          pHandle->hTransitionRemainingSteps--;
 800a77a:	3a01      	subs	r2, #1
 800a77c:	b212      	sxth	r2, r2
 800a77e:	85da      	strh	r2, [r3, #46]	@ 0x2e
          if (pHandle->_Super.hElSpeedDpp >= 0)
 800a780:	f1bc 0f00 	cmp.w	ip, #0
            hAngleDiff = *(int16_t *)pInputVars_str - pHandle->hElAngleAccu;
 800a784:	8809      	ldrh	r1, [r1, #0]
          if (pHandle->_Super.hElSpeedDpp >= 0)
 800a786:	db26      	blt.n	800a7d6 <VSS_CalcElAngle+0x96>
            hAngleDiff = *(int16_t *)pInputVars_str - pHandle->hElAngleAccu;
 800a788:	eba1 0e0e 	sub.w	lr, r1, lr
 800a78c:	fa0f fe8e 	sxth.w	lr, lr
 800a790:	2501      	movs	r5, #1
          hAngleCorr = (int16_t)(wAux / pHandle->hTransitionSteps);
 800a792:	f9b3 4036 	ldrsh.w	r4, [r3, #54]	@ 0x36
          wAux = (int32_t)hAngleDiff * pHandle->hTransitionRemainingSteps;
 800a796:	fb0e f202 	mul.w	r2, lr, r2
          if (hAngleDiff >= 0)
 800a79a:	f1be 0f00 	cmp.w	lr, #0
          hAngleCorr = (int16_t)(wAux / pHandle->hTransitionSteps);
 800a79e:	fb92 f2f4 	sdiv	r2, r2, r4
          hAngleCorr *= hSignCorr;
 800a7a2:	fb12 f205 	smulbb	r2, r2, r5
 800a7a6:	b292      	uxth	r2, r2
          if (hAngleDiff >= 0)
 800a7a8:	db0e      	blt.n	800a7c8 <VSS_CalcElAngle+0x88>
            pHandle->bTransitionLocked = true;
 800a7aa:	2001      	movs	r0, #1
            hRetAngle = *(int16_t *)pInputVars_str - hAngleCorr;
 800a7ac:	1a8a      	subs	r2, r1, r2
            pHandle->bTransitionLocked = true;
 800a7ae:	f883 0032 	strb.w	r0, [r3, #50]	@ 0x32
            hRetAngle = *(int16_t *)pInputVars_str - hAngleCorr;
 800a7b2:	b210      	sxth	r0, r2
    pHandle->_Super.hElAngle = hRetAngle;
 800a7b4:	8098      	strh	r0, [r3, #4]
}
 800a7b6:	bd30      	pop	{r4, r5, pc}
          hRetAngle = *(int16_t *)pInputVars_str;
 800a7b8:	f9b1 0000 	ldrsh.w	r0, [r1]
          pHandle->_Super.bSpeedErrorNumber = 0U;
 800a7bc:	701a      	strb	r2, [r3, #0]
          pHandle->bTransitionEnded = true;
 800a7be:	2401      	movs	r4, #1
 800a7c0:	f883 402d 	strb.w	r4, [r3, #45]	@ 0x2d
    pHandle->_Super.hElAngle = hRetAngle;
 800a7c4:	8098      	strh	r0, [r3, #4]
}
 800a7c6:	bd30      	pop	{r4, r5, pc}
            if (false == pHandle->bTransitionLocked)
 800a7c8:	f893 4032 	ldrb.w	r4, [r3, #50]	@ 0x32
 800a7cc:	2c00      	cmp	r4, #0
 800a7ce:	d0f1      	beq.n	800a7b4 <VSS_CalcElAngle+0x74>
              hRetAngle = *(int16_t *)pInputVars_str + hAngleCorr;
 800a7d0:	440a      	add	r2, r1
 800a7d2:	b210      	sxth	r0, r2
 800a7d4:	e7ee      	b.n	800a7b4 <VSS_CalcElAngle+0x74>
            hAngleDiff = pHandle->hElAngleAccu - *(int16_t *)pInputVars_str;
 800a7d6:	ebae 0e01 	sub.w	lr, lr, r1
 800a7da:	fa0f fe8e 	sxth.w	lr, lr
 800a7de:	f64f 75ff 	movw	r5, #65535	@ 0xffff
 800a7e2:	e7d6      	b.n	800a792 <VSS_CalcElAngle+0x52>

0800a7e4 <VSS_CalcAvrgMecSpeedUnit>:
    SpeedSensorReliability = false;
  }
  else
  {
#endif
    if (pHandle->hRemainingStep > 1u)
 800a7e4:	8d02      	ldrh	r2, [r0, #40]	@ 0x28
 800a7e6:	2a01      	cmp	r2, #1
{
 800a7e8:	4603      	mov	r3, r0
    if (pHandle->hRemainingStep > 1u)
 800a7ea:	d922      	bls.n	800a832 <VSS_CalcAvrgMecSpeedUnit+0x4e>
{
 800a7ec:	b410      	push	{r4}
    {
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 800a7ee:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 800a7f0:	6a1c      	ldr	r4, [r3, #32]
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 / 65536);
#endif

      /* Convert dpp into MecUnit */
      *hMecSpeedUnit = (int16_t)((((int32_t)pHandle->_Super.hElSpeedDpp)
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 800a7f2:	8b5a      	ldrh	r2, [r3, #26]
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 800a7f4:	4420      	add	r0, r4
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 >> 16);
 800a7f6:	ea4f 4c20 	mov.w	ip, r0, asr #16
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 800a7fa:	69dc      	ldr	r4, [r3, #28]
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 800a7fc:	6258      	str	r0, [r3, #36]	@ 0x24
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 800a7fe:	fb0c f202 	mul.w	r2, ip, r2
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 800a802:	7858      	ldrb	r0, [r3, #1]
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 >> 16);
 800a804:	f8a3 c00e 	strh.w	ip, [r3, #14]
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 800a808:	eb02 0282 	add.w	r2, r2, r2, lsl #2
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 800a80c:	fb04 f000 	mul.w	r0, r4, r0
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 800a810:	0052      	lsls	r2, r2, #1
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 800a812:	fb92 f2f0 	sdiv	r2, r2, r0
      *hMecSpeedUnit = (int16_t)((((int32_t)pHandle->_Super.hElSpeedDpp)
 800a816:	b212      	sxth	r2, r2
 800a818:	800a      	strh	r2, [r1, #0]
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
      pHandle->hRemainingStep--;
 800a81a:	8d18      	ldrh	r0, [r3, #40]	@ 0x28
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 800a81c:	819a      	strh	r2, [r3, #12]
      pHandle->hRemainingStep--;
 800a81e:	1e42      	subs	r2, r0, #1
    else
    {
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
    }
    /* If the transition is not done yet, we already know that speed is not reliable */
    if (false == pHandle->bTransitionEnded)
 800a820:	f893 002d 	ldrb.w	r0, [r3, #45]	@ 0x2d
      pHandle->hRemainingStep--;
 800a824:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (false == pHandle->bTransitionEnded)
 800a826:	b970      	cbnz	r0, 800a846 <VSS_CalcAvrgMecSpeedUnit+0x62>
    {
      pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 800a828:	78da      	ldrb	r2, [r3, #3]
 800a82a:	701a      	strb	r2, [r3, #0]
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
  return (SpeedSensorReliability);
}
 800a82c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a830:	4770      	bx	lr
    else if (1U == pHandle->hRemainingStep)
 800a832:	d00d      	beq.n	800a850 <VSS_CalcAvrgMecSpeedUnit+0x6c>
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 800a834:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
    if (false == pHandle->bTransitionEnded)
 800a838:	f893 002d 	ldrb.w	r0, [r3, #45]	@ 0x2d
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 800a83c:	800a      	strh	r2, [r1, #0]
    if (false == pHandle->bTransitionEnded)
 800a83e:	bb00      	cbnz	r0, 800a882 <VSS_CalcAvrgMecSpeedUnit+0x9e>
      pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 800a840:	78da      	ldrb	r2, [r3, #3]
 800a842:	701a      	strb	r2, [r3, #0]
}
 800a844:	4770      	bx	lr
 800a846:	f85d 4b04 	ldr.w	r4, [sp], #4
      SpeedSensorReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, hMecSpeedUnit);
 800a84a:	4618      	mov	r0, r3
 800a84c:	f7ff bc60 	b.w	800a110 <SPD_IsMecSpeedReliable>
      *hMecSpeedUnit = pHandle->hFinalMecSpeedUnit;
 800a850:	f9b0 c02a 	ldrsh.w	ip, [r0, #42]	@ 0x2a
 800a854:	f8a1 c000 	strh.w	ip, [r1]
                                          / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800a858:	8b42      	ldrh	r2, [r0, #26]
      pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)*hMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
 800a85a:	69c0      	ldr	r0, [r0, #28]
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 800a85c:	f8a3 c00c 	strh.w	ip, [r3, #12]
                                          / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800a860:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800a864:	0052      	lsls	r2, r2, #1
      pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)*hMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
 800a866:	fb00 f00c 	mul.w	r0, r0, ip
                                          / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800a86a:	fb90 f0f2 	sdiv	r0, r0, r2
      pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 800a86e:	785a      	ldrb	r2, [r3, #1]
 800a870:	fb12 f200 	smulbb	r2, r2, r0
      pHandle->hRemainingStep = 0U;
 800a874:	2000      	movs	r0, #0
 800a876:	8518      	strh	r0, [r3, #40]	@ 0x28
    if (false == pHandle->bTransitionEnded)
 800a878:	f893 002d 	ldrb.w	r0, [r3, #45]	@ 0x2d
      pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 800a87c:	81da      	strh	r2, [r3, #14]
    if (false == pHandle->bTransitionEnded)
 800a87e:	2800      	cmp	r0, #0
 800a880:	d0de      	beq.n	800a840 <VSS_CalcAvrgMecSpeedUnit+0x5c>
      SpeedSensorReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, hMecSpeedUnit);
 800a882:	4618      	mov	r0, r3
 800a884:	f7ff bc44 	b.w	800a110 <SPD_IsMecSpeedReliable>

0800a888 <VSS_SetMecAcceleration>:
    int32_t wMecAccDppP32;
    uint16_t hNbrStep;
    int16_t hCurrentMecSpeedDpp;
    int16_t hFinalMecSpeedDpp;

    if (false == pHandle->bTransitionStarted)
 800a888:	f890 302c 	ldrb.w	r3, [r0, #44]	@ 0x2c
 800a88c:	b9a3      	cbnz	r3, 800a8b8 <VSS_SetMecAcceleration+0x30>
        pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;

        pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)hFinalMecSpeedUnit)
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
                                              / (((int32_t)SPEED_UNIT)
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800a88e:	8b43      	ldrh	r3, [r0, #26]
{
 800a890:	b510      	push	{r4, lr}
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 800a892:	69c4      	ldr	r4, [r0, #28]

        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 800a894:	f890 e001 	ldrb.w	lr, [r0, #1]
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800a898:	eb03 0383 	add.w	r3, r3, r3, lsl #2
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 800a89c:	fb04 fc01 	mul.w	ip, r4, r1
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800a8a0:	005b      	lsls	r3, r3, #1
                                              / (((int32_t)SPEED_UNIT)
 800a8a2:	fb9c fcf3 	sdiv	ip, ip, r3
      if (0U == hDurationms)
 800a8a6:	b942      	cbnz	r2, 800a8ba <VSS_SetMecAcceleration+0x32>
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 800a8a8:	fb1c fc0e 	smulbb	ip, ip, lr
        pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;
 800a8ac:	8181      	strh	r1, [r0, #12]
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 800a8ae:	f8a0 c00e 	strh.w	ip, [r0, #14]

        pHandle->hRemainingStep = 0U;
 800a8b2:	8502      	strh	r2, [r0, #40]	@ 0x28

        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 800a8b4:	8541      	strh	r1, [r0, #42]	@ 0x2a
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
}
 800a8b6:	bd10      	pop	{r4, pc}
 800a8b8:	4770      	bx	lr
        hNbrStep = (uint16_t)((((uint32_t)hDurationms) * ((uint32_t)pHandle->hSpeedSamplingFreqHz)) / 1000U);
 800a8ba:	8e83      	ldrh	r3, [r0, #52]	@ 0x34
 800a8bc:	fb02 f303 	mul.w	r3, r2, r3
 800a8c0:	4a0e      	ldr	r2, [pc, #56]	@ (800a8fc <VSS_SetMecAcceleration+0x74>)
 800a8c2:	fba2 2303 	umull	r2, r3, r2, r3
 800a8c6:	f3c3 138f 	ubfx	r3, r3, #6, #16
        hNbrStep++;
 800a8ca:	3301      	adds	r3, #1
 800a8cc:	b29b      	uxth	r3, r3
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 800a8ce:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
        pHandle->hRemainingStep = hNbrStep;
 800a8d2:	8503      	strh	r3, [r0, #40]	@ 0x28
        if (0U == hNbrStep)
 800a8d4:	b91b      	cbnz	r3, 800a8de <VSS_SetMecAcceleration+0x56>
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 800a8d6:	0412      	lsls	r2, r2, #16
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 800a8d8:	8541      	strh	r1, [r0, #42]	@ 0x2a
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 800a8da:	6242      	str	r2, [r0, #36]	@ 0x24
}
 800a8dc:	bd10      	pop	{r4, pc}
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 800a8de:	fb92 f4fe 	sdiv	r4, r2, lr
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 800a8e2:	ebac 0c04 	sub.w	ip, ip, r4
                         * ((int32_t)65536)) / ((int32_t )hNbrStep);
 800a8e6:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 800a8ea:	0412      	lsls	r2, r2, #16
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 800a8ec:	fb9c f3f3 	sdiv	r3, ip, r3
          pHandle->wElAccDppP32 = wMecAccDppP32 * ((int16_t)pHandle->_Super.bElToMecRatio);
 800a8f0:	fb0e f303 	mul.w	r3, lr, r3
 800a8f4:	6203      	str	r3, [r0, #32]
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 800a8f6:	8541      	strh	r1, [r0, #42]	@ 0x2a
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 800a8f8:	6242      	str	r2, [r0, #36]	@ 0x24
    }
 800a8fa:	e7ef      	b.n	800a8dc <VSS_SetMecAcceleration+0x54>
 800a8fc:	10624dd3 	.word	0x10624dd3

0800a900 <VSS_SetStartTransition>:
    /* nothing to do */
  }
  else
  {
#endif
    if (true == bCommand)
 800a900:	b151      	cbz	r1, 800a918 <VSS_SetStartTransition+0x18>
    {
      pHandle->bTransitionStarted = true;

      if (0 == pHandle->hTransitionSteps)
 800a902:	f9b0 3036 	ldrsh.w	r3, [r0, #54]	@ 0x36
      pHandle->bTransitionStarted = true;
 800a906:	2201      	movs	r2, #1
 800a908:	f880 202c 	strb.w	r2, [r0, #44]	@ 0x2c
      if (0 == pHandle->hTransitionSteps)
 800a90c:	b923      	cbnz	r3, 800a918 <VSS_SetStartTransition+0x18>
      {
        pHandle->bTransitionEnded = true;
 800a90e:	f880 202d 	strb.w	r2, [r0, #45]	@ 0x2d
        pHandle->_Super.bSpeedErrorNumber = 0U;
 800a912:	7003      	strb	r3, [r0, #0]
        bAux = false;
 800a914:	4618      	mov	r0, r3
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
  return (bAux);
}
 800a916:	4770      	bx	lr
  bool bAux = true;
 800a918:	2001      	movs	r0, #1
 800a91a:	4770      	bx	lr

0800a91c <VSS_TransitionEnded>:
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  return ((MC_NULL == pHandle) ? false : pHandle->bTransitionEnded);
#else
  return (pHandle->bTransitionEnded);
#endif
}
 800a91c:	f890 002d 	ldrb.w	r0, [r0, #45]	@ 0x2d
 800a920:	4770      	bx	lr
 800a922:	bf00      	nop
 800a924:	0000      	movs	r0, r0
	...

0800a928 <bench_cordic_sincos>:
  return (t1 - t0);
}


static uint32_t bench_cordic_sincos(uint32_t n)
{
 800a928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a92c:	ed2d 8b02 	vpush	{d8}
  // CORDIC sin/cos: input angle q31, output [cos, sin] q31
  int32_t in, out[2];

  uint32_t t0 = DWT->CYCCNT;
 800a930:	4b55      	ldr	r3, [pc, #340]	@ (800aa88 <bench_cordic_sincos+0x160>)
{
 800a932:	b08d      	sub	sp, #52	@ 0x34
  uint32_t t0 = DWT->CYCCNT;
 800a934:	f8d3 8004 	ldr.w	r8, [r3, #4]
  for (uint32_t i=0;i<n;i++){
 800a938:	2800      	cmp	r0, #0
 800a93a:	f000 808a 	beq.w	800aa52 <bench_cordic_sincos+0x12a>
  while (rad >  PI) rad -= 2.0f*PI;
 800a93e:	a74a      	add	r7, pc, #296	@ (adr r7, 800aa68 <bench_cordic_sincos+0x140>)
 800a940:	e9d7 6700 	ldrd	r6, r7, [r7]
 800a944:	a54a      	add	r5, pc, #296	@ (adr r5, 800aa70 <bench_cordic_sincos+0x148>)
 800a946:	e9d5 4500 	ldrd	r4, r5, [r5]
  while (rad < -PI) rad += 2.0f*PI;
 800a94a:	f20f 1b2c 	addw	fp, pc, #300	@ 0x12c
 800a94e:	e9db ab00 	ldrd	sl, fp, [fp]
  return float_to_q31(rad / PI);
 800a952:	e9cd 0804 	strd	r0, r8, [sp, #16]
  for (uint32_t i=0;i<n;i++){
 800a956:	2200      	movs	r2, #0
    float a = (float)i * 0.001f;
 800a958:	eddf 8a4c 	vldr	s17, [pc, #304]	@ 800aa8c <bench_cordic_sincos+0x164>
  return (int32_t)(x * 2147483648.0f); // 2^31
 800a95c:	ed9f 8a4c 	vldr	s16, [pc, #304]	@ 800aa90 <bench_cordic_sincos+0x168>
  for (uint32_t i=0;i<n;i++){
 800a960:	9203      	str	r2, [sp, #12]
    float a = (float)i * 0.001f;
 800a962:	eddd 7a03 	vldr	s15, [sp, #12]
 800a966:	eef8 7a67 	vcvt.f32.u32	s15, s15
  while (rad >  PI) rad -= 2.0f*PI;
 800a96a:	ee67 7aa8 	vmul.f32	s15, s15, s17
 800a96e:	ee17 0a90 	vmov	r0, s15
 800a972:	e007      	b.n	800a984 <bench_cordic_sincos+0x5c>
 800a974:	4622      	mov	r2, r4
 800a976:	462b      	mov	r3, r5
 800a978:	4640      	mov	r0, r8
 800a97a:	4649      	mov	r1, r9
 800a97c:	f7f5 fcb4 	bl	80002e8 <__aeabi_dsub>
 800a980:	f7f6 f904 	bl	8000b8c <__aeabi_d2f>
 800a984:	f7f5 fe10 	bl	80005a8 <__aeabi_f2d>
 800a988:	4632      	mov	r2, r6
 800a98a:	463b      	mov	r3, r7
 800a98c:	4680      	mov	r8, r0
 800a98e:	4689      	mov	r9, r1
 800a990:	f7f6 f8f2 	bl	8000b78 <__aeabi_dcmpgt>
 800a994:	2800      	cmp	r0, #0
 800a996:	d1ed      	bne.n	800a974 <bench_cordic_sincos+0x4c>
  while (rad < -PI) rad += 2.0f*PI;
 800a998:	4652      	mov	r2, sl
 800a99a:	465b      	mov	r3, fp
 800a99c:	4640      	mov	r0, r8
 800a99e:	4649      	mov	r1, r9
 800a9a0:	f7f6 f8cc 	bl	8000b3c <__aeabi_dcmplt>
 800a9a4:	b188      	cbz	r0, 800a9ca <bench_cordic_sincos+0xa2>
 800a9a6:	4622      	mov	r2, r4
 800a9a8:	462b      	mov	r3, r5
 800a9aa:	4640      	mov	r0, r8
 800a9ac:	4649      	mov	r1, r9
 800a9ae:	f7f5 fc9d 	bl	80002ec <__adddf3>
 800a9b2:	f7f6 f8eb 	bl	8000b8c <__aeabi_d2f>
 800a9b6:	f7f5 fdf7 	bl	80005a8 <__aeabi_f2d>
 800a9ba:	4652      	mov	r2, sl
 800a9bc:	465b      	mov	r3, fp
 800a9be:	4680      	mov	r8, r0
 800a9c0:	4689      	mov	r9, r1
 800a9c2:	f7f6 f8bb 	bl	8000b3c <__aeabi_dcmplt>
 800a9c6:	2800      	cmp	r0, #0
 800a9c8:	d1ed      	bne.n	800a9a6 <bench_cordic_sincos+0x7e>
  return float_to_q31(rad / PI);
 800a9ca:	a32d      	add	r3, pc, #180	@ (adr r3, 800aa80 <bench_cordic_sincos+0x158>)
 800a9cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9d0:	4640      	mov	r0, r8
 800a9d2:	4649      	mov	r1, r9
 800a9d4:	f7f5 fe40 	bl	8000658 <__aeabi_dmul>
 800a9d8:	f7f6 f8d8 	bl	8000b8c <__aeabi_d2f>
 800a9dc:	ee07 0a90 	vmov	s15, r0
  if (x < -1.0f) x = -1.0f;
 800a9e0:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800a9e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a9e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9ec:	bfb8      	it	lt
 800a9ee:	eef0 7a47 	vmovlt.f32	s15, s14
  return (int32_t)(x * 2147483648.0f); // 2^31
 800a9f2:	eef4 7ac8 	vcmpe.f32	s15, s16
 800a9f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9fa:	bf88      	it	hi
 800a9fc:	eef0 7a48 	vmovhi.f32	s15, s16
 800aa00:	eefe 7ae0 	vcvt.s32.f32	s15, s15, #31
    in = rad_to_cordic_q31(a);

    // HAL APICube Calculate / CORDIC_Calculate 
    // HAL_CORDIC_Calculate(&hcordic, &in, out, 1, HAL_MAX_DELAY);
    HAL_CORDIC_Calculate(&hcordic, (int32_t*)&in, (int32_t*)out, 1, 1000);
 800aa04:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800aa08:	9300      	str	r3, [sp, #0]
 800aa0a:	aa0a      	add	r2, sp, #40	@ 0x28
 800aa0c:	2301      	movs	r3, #1
 800aa0e:	4821      	ldr	r0, [pc, #132]	@ (800aa94 <bench_cordic_sincos+0x16c>)
  return (int32_t)(x * 2147483648.0f); // 2^31
 800aa10:	edcd 7a07 	vstr	s15, [sp, #28]
    HAL_CORDIC_Calculate(&hcordic, (int32_t*)&in, (int32_t*)out, 1, 1000);
 800aa14:	a907      	add	r1, sp, #28
 800aa16:	f7fb f9f7 	bl	8005e08 <HAL_CORDIC_Calculate>
  return (float)q / 2147483648.0f;
 800aa1a:	eddd 7a0a 	vldr	s15, [sp, #40]	@ 0x28
 800aa1e:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 800aa98 <bench_cordic_sincos+0x170>
  for (uint32_t i=0;i<n;i++){
 800aa22:	9a03      	ldr	r2, [sp, #12]
  return (float)q / 2147483648.0f;
 800aa24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  for (uint32_t i=0;i<n;i++){
 800aa28:	3201      	adds	r2, #1
  return (float)q / 2147483648.0f;
 800aa2a:	ee67 7a87 	vmul.f32	s15, s15, s14
  for (uint32_t i=0;i<n;i++){
 800aa2e:	9203      	str	r2, [sp, #12]

    // 
    volatile float cs = q31_to_float(out[0]);
 800aa30:	edcd 7a08 	vstr	s15, [sp, #32]
  return (float)q / 2147483648.0f;
 800aa34:	eddd 7a0b 	vldr	s15, [sp, #44]	@ 0x2c
 800aa38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800aa3c:	ee67 7a87 	vmul.f32	s15, s15, s14
    volatile float sn = q31_to_float(out[1]);
 800aa40:	edcd 7a09 	vstr	s15, [sp, #36]	@ 0x24
    (void)cs; (void)sn;
 800aa44:	9b08      	ldr	r3, [sp, #32]
 800aa46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
  for (uint32_t i=0;i<n;i++){
 800aa48:	9b04      	ldr	r3, [sp, #16]
 800aa4a:	4293      	cmp	r3, r2
 800aa4c:	d189      	bne.n	800a962 <bench_cordic_sincos+0x3a>
 800aa4e:	f8dd 8014 	ldr.w	r8, [sp, #20]
  }
  uint32_t t1 = DWT->CYCCNT;
 800aa52:	4b0d      	ldr	r3, [pc, #52]	@ (800aa88 <bench_cordic_sincos+0x160>)
 800aa54:	6858      	ldr	r0, [r3, #4]
  return (t1 - t0);
 800aa56:	eba0 0008 	sub.w	r0, r0, r8
}
 800aa5a:	b00d      	add	sp, #52	@ 0x34
 800aa5c:	ecbd 8b02 	vpop	{d8}
 800aa60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa64:	f3af 8000 	nop.w
 800aa68:	54442d18 	.word	0x54442d18
 800aa6c:	400921fb 	.word	0x400921fb
 800aa70:	54442d18 	.word	0x54442d18
 800aa74:	401921fb 	.word	0x401921fb
 800aa78:	54442d18 	.word	0x54442d18
 800aa7c:	c00921fb 	.word	0xc00921fb
 800aa80:	6dc9c883 	.word	0x6dc9c883
 800aa84:	3fd45f30 	.word	0x3fd45f30
 800aa88:	e0001000 	.word	0xe0001000
 800aa8c:	3a83126f 	.word	0x3a83126f
 800aa90:	3f7fffef 	.word	0x3f7fffef
 800aa94:	20000638 	.word	0x20000638
 800aa98:	30000000 	.word	0x30000000

0800aa9c <bench_fmac_fir>:
 *   X2 (coefficients):  addr 64,  size 32
 *   Y  (output buffer): addr 96,  size 64
 *   Total = 160 / 256, OK
 */
static uint32_t bench_fmac_fir(uint32_t n)
{
 800aa9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (n > (FMAC_INPUT_N - 1)) n = FMAC_INPUT_N - 1;

  memset(g_y_hw, 0, sizeof(int16_t) * (n + 1));
 800aaa0:	f8df 9158 	ldr.w	r9, [pc, #344]	@ 800abfc <bench_fmac_fir+0x160>
 800aaa4:	1c42      	adds	r2, r0, #1
{
 800aaa6:	b08e      	sub	sp, #56	@ 0x38
  memset(g_y_hw, 0, sizeof(int16_t) * (n + 1));
 800aaa8:	0052      	lsls	r2, r2, #1
 800aaaa:	2100      	movs	r1, #0
{
 800aaac:	4605      	mov	r5, r0
  memset(g_y_hw, 0, sizeof(int16_t) * (n + 1));
 800aaae:	4648      	mov	r0, r9
 800aab0:	f001 fbee 	bl	800c290 <memset>

  FMAC_FilterConfigTypeDef cfg = {0};
 800aab4:	222c      	movs	r2, #44	@ 0x2c
 800aab6:	2100      	movs	r1, #0
 800aab8:	a803      	add	r0, sp, #12
 800aaba:	f001 fbe9 	bl	800c290 <memset>
  cfg.InputBaseAddress  = 0;
  cfg.InputBufferSize   = 64;
  cfg.InputThreshold    = FMAC_THRESHOLD_1;
  cfg.CoeffBaseAddress  = 64;
 800aabe:	4b45      	ldr	r3, [pc, #276]	@ (800abd4 <bench_fmac_fir+0x138>)
 800aac0:	9305      	str	r3, [sp, #20]
  cfg.OutputThreshold   = FMAC_THRESHOLD_1;
  cfg.pCoeffA           = NULL;
  cfg.CoeffASize        = 0;
  cfg.pCoeffB           = fmac_coeffs;
  cfg.CoeffBSize        = FMAC_TAPS;
  cfg.Filter            = FMAC_FUNC_CONVO_FIR;
 800aac2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
  cfg.pCoeffB           = fmac_coeffs;
 800aac6:	4a44      	ldr	r2, [pc, #272]	@ (800abd8 <bench_fmac_fir+0x13c>)
  cfg.Filter            = FMAC_FUNC_CONVO_FIR;
 800aac8:	930c      	str	r3, [sp, #48]	@ 0x30
  cfg.InputBufferSize   = 64;
 800aaca:	2140      	movs	r1, #64	@ 0x40
  cfg.InputAccess       = FMAC_BUFFER_ACCESS_POLLING;
  cfg.OutputAccess      = FMAC_BUFFER_ACCESS_POLLING;
 800aacc:	2302      	movs	r3, #2
  cfg.InputBufferSize   = 64;
 800aace:	f88d 100d 	strb.w	r1, [sp, #13]
  cfg.pCoeffB           = fmac_coeffs;
 800aad2:	9209      	str	r2, [sp, #36]	@ 0x24
  cfg.OutputAccess      = FMAC_BUFFER_ACCESS_POLLING;
 800aad4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
  cfg.CoeffBSize        = FMAC_TAPS;
 800aad8:	f44f 7208 	mov.w	r2, #544	@ 0x220
  cfg.Clip              = FMAC_CLIP_ENABLED;
 800aadc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
  cfg.P                 = FMAC_TAPS;
 800aae0:	2420      	movs	r4, #32
  cfg.Q                 = 0;
  cfg.R                 = 0;

  if (HAL_FMAC_FilterConfig(&hfmac, &cfg) != HAL_OK) {
 800aae2:	483e      	ldr	r0, [pc, #248]	@ (800abdc <bench_fmac_fir+0x140>)
  cfg.CoeffBSize        = FMAC_TAPS;
 800aae4:	f8ad 2028 	strh.w	r2, [sp, #40]	@ 0x28
  if (HAL_FMAC_FilterConfig(&hfmac, &cfg) != HAL_OK) {
 800aae8:	a903      	add	r1, sp, #12
  cfg.Clip              = FMAC_CLIP_ENABLED;
 800aaea:	930b      	str	r3, [sp, #44]	@ 0x2c
  cfg.P                 = FMAC_TAPS;
 800aaec:	f88d 4034 	strb.w	r4, [sp, #52]	@ 0x34
  if (HAL_FMAC_FilterConfig(&hfmac, &cfg) != HAL_OK) {
 800aaf0:	f7fb fcc4 	bl	800647c <HAL_FMAC_FilterConfig>
 800aaf4:	2800      	cmp	r0, #0
 800aaf6:	d155      	bne.n	800aba4 <bench_fmac_fir+0x108>
    LOGE("FMAC config fail");
    return 0;
  }

  if (HAL_FMAC_FilterPreload(&hfmac, fmac_preload_zeros, FMAC_TAPS, NULL, 0) != HAL_OK) {
 800aaf8:	4603      	mov	r3, r0
 800aafa:	9000      	str	r0, [sp, #0]
 800aafc:	4938      	ldr	r1, [pc, #224]	@ (800abe0 <bench_fmac_fir+0x144>)
 800aafe:	4837      	ldr	r0, [pc, #220]	@ (800abdc <bench_fmac_fir+0x140>)
 800ab00:	4622      	mov	r2, r4
 800ab02:	f7fb fd5b 	bl	80065bc <HAL_FMAC_FilterPreload>
 800ab06:	2800      	cmp	r0, #0
 800ab08:	d142      	bne.n	800ab90 <bench_fmac_fir+0xf4>
    LOGE("FMAC preload fail");
    return 0;
  }

  /*  n+1 : [0]=pipeline, [1..n]= */
  uint16_t outRemain = (uint16_t)(n + 1);
 800ab0a:	b2af      	uxth	r7, r5
 800ab0c:	1c7b      	adds	r3, r7, #1
  if (HAL_FMAC_FilterStart(&hfmac, g_y_hw, &outRemain) != HAL_OK) {
 800ab0e:	4833      	ldr	r0, [pc, #204]	@ (800abdc <bench_fmac_fir+0x140>)
  uint16_t outRemain = (uint16_t)(n + 1);
 800ab10:	f8ad 3008 	strh.w	r3, [sp, #8]
  if (HAL_FMAC_FilterStart(&hfmac, g_y_hw, &outRemain) != HAL_OK) {
 800ab14:	aa02      	add	r2, sp, #8
 800ab16:	4649      	mov	r1, r9
 800ab18:	f7fb fdd6 	bl	80066c8 <HAL_FMAC_FilterStart>
 800ab1c:	4604      	mov	r4, r0
 800ab1e:	2800      	cmp	r0, #0
 800ab20:	d150      	bne.n	800abc4 <bench_fmac_fir+0x128>
    LOGE("FMAC start fail");
    return 0;
  }

  uint32_t t0 = DWT->CYCCNT;
 800ab22:	4b30      	ldr	r3, [pc, #192]	@ (800abe4 <bench_fmac_fir+0x148>)
 800ab24:	f8df 80d8 	ldr.w	r8, [pc, #216]	@ 800ac00 <bench_fmac_fir+0x164>
 800ab28:	f8d3 a004 	ldr.w	sl, [r3, #4]

  uint16_t fed = 0;
  while (fed < n) {
    uint16_t chunk = (uint16_t)(n - fed);
    HAL_StatusTypeDef st = HAL_FMAC_AppendFilterData(&hfmac, &g_x[fed], &chunk);
 800ab2c:	4e2b      	ldr	r6, [pc, #172]	@ (800abdc <bench_fmac_fir+0x140>)
 800ab2e:	e005      	b.n	800ab3c <bench_fmac_fir+0xa0>
    if (st == HAL_OK) {
      fed += chunk;
 800ab30:	f8bd 300a 	ldrh.w	r3, [sp, #10]
 800ab34:	4423      	add	r3, r4
 800ab36:	b29c      	uxth	r4, r3
  while (fed < n) {
 800ab38:	42ac      	cmp	r4, r5
 800ab3a:	d214      	bcs.n	800ab66 <bench_fmac_fir+0xca>
    uint16_t chunk = (uint16_t)(n - fed);
 800ab3c:	1b3b      	subs	r3, r7, r4
    HAL_StatusTypeDef st = HAL_FMAC_AppendFilterData(&hfmac, &g_x[fed], &chunk);
 800ab3e:	eb08 0144 	add.w	r1, r8, r4, lsl #1
 800ab42:	f10d 020a 	add.w	r2, sp, #10
 800ab46:	4630      	mov	r0, r6
    uint16_t chunk = (uint16_t)(n - fed);
 800ab48:	f8ad 300a 	strh.w	r3, [sp, #10]
    HAL_StatusTypeDef st = HAL_FMAC_AppendFilterData(&hfmac, &g_x[fed], &chunk);
 800ab4c:	f7fb fe2e 	bl	80067ac <HAL_FMAC_AppendFilterData>
 800ab50:	4603      	mov	r3, r0
    } else if (st == HAL_BUSY) {
      HAL_FMAC_PollFilterData(&hfmac, 10);
 800ab52:	210a      	movs	r1, #10
 800ab54:	4630      	mov	r0, r6
    if (st == HAL_OK) {
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d0ea      	beq.n	800ab30 <bench_fmac_fir+0x94>
    } else if (st == HAL_BUSY) {
 800ab5a:	2b02      	cmp	r3, #2
 800ab5c:	d129      	bne.n	800abb2 <bench_fmac_fir+0x116>
      HAL_FMAC_PollFilterData(&hfmac, 10);
 800ab5e:	f7fb fe61 	bl	8006824 <HAL_FMAC_PollFilterData>
  while (fed < n) {
 800ab62:	42ac      	cmp	r4, r5
 800ab64:	d3ea      	bcc.n	800ab3c <bench_fmac_fir+0xa0>
      LOGE("FMAC append fail (%d) at %u", st, fed);
      break;
    }
  }

  HAL_FMAC_PollFilterData(&hfmac, 1000);
 800ab66:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800ab6a:	481c      	ldr	r0, [pc, #112]	@ (800abdc <bench_fmac_fir+0x140>)
 800ab6c:	f7fb fe5a 	bl	8006824 <HAL_FMAC_PollFilterData>

  uint32_t t1 = DWT->CYCCNT;
 800ab70:	4b1c      	ldr	r3, [pc, #112]	@ (800abe4 <bench_fmac_fir+0x148>)

  HAL_FMAC_FilterStop(&hfmac);
 800ab72:	481a      	ldr	r0, [pc, #104]	@ (800abdc <bench_fmac_fir+0x140>)
  uint32_t t1 = DWT->CYCCNT;
 800ab74:	685c      	ldr	r4, [r3, #4]
  HAL_FMAC_FilterStop(&hfmac);
 800ab76:	f7fb ff01 	bl	800697c <HAL_FMAC_FilterStop>

  volatile int16_t sink = g_y_hw[n];
 800ab7a:	f939 3015 	ldrsh.w	r3, [r9, r5, lsl #1]
 800ab7e:	f8ad 300a 	strh.w	r3, [sp, #10]
  (void)sink;
 800ab82:	f8bd 300a 	ldrh.w	r3, [sp, #10]

  return (t1 - t0);
 800ab86:	eba4 000a 	sub.w	r0, r4, sl
}
 800ab8a:	b00e      	add	sp, #56	@ 0x38
 800ab8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    LOGE("FMAC preload fail");
 800ab90:	4815      	ldr	r0, [pc, #84]	@ (800abe8 <bench_fmac_fir+0x14c>)
 800ab92:	f001 faaf 	bl	800c0f4 <log_printf>
 800ab96:	4815      	ldr	r0, [pc, #84]	@ (800abec <bench_fmac_fir+0x150>)
 800ab98:	f001 faac 	bl	800c0f4 <log_printf>
    return 0;
 800ab9c:	2000      	movs	r0, #0
}
 800ab9e:	b00e      	add	sp, #56	@ 0x38
 800aba0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    LOGE("FMAC config fail");
 800aba4:	4812      	ldr	r0, [pc, #72]	@ (800abf0 <bench_fmac_fir+0x154>)
 800aba6:	f001 faa5 	bl	800c0f4 <log_printf>
 800abaa:	4810      	ldr	r0, [pc, #64]	@ (800abec <bench_fmac_fir+0x150>)
 800abac:	f001 faa2 	bl	800c0f4 <log_printf>
    return 0;
 800abb0:	e7f4      	b.n	800ab9c <bench_fmac_fir+0x100>
      LOGE("FMAC append fail (%d) at %u", st, fed);
 800abb2:	4810      	ldr	r0, [pc, #64]	@ (800abf4 <bench_fmac_fir+0x158>)
 800abb4:	4622      	mov	r2, r4
 800abb6:	4619      	mov	r1, r3
 800abb8:	f001 fa9c 	bl	800c0f4 <log_printf>
 800abbc:	480b      	ldr	r0, [pc, #44]	@ (800abec <bench_fmac_fir+0x150>)
 800abbe:	f001 fa99 	bl	800c0f4 <log_printf>
      break;
 800abc2:	e7d0      	b.n	800ab66 <bench_fmac_fir+0xca>
    LOGE("FMAC start fail");
 800abc4:	480c      	ldr	r0, [pc, #48]	@ (800abf8 <bench_fmac_fir+0x15c>)
 800abc6:	f001 fa95 	bl	800c0f4 <log_printf>
 800abca:	4808      	ldr	r0, [pc, #32]	@ (800abec <bench_fmac_fir+0x150>)
 800abcc:	f001 fa92 	bl	800c0f4 <log_printf>
    return 0;
 800abd0:	e7e4      	b.n	800ab9c <bench_fmac_fir+0x100>
 800abd2:	bf00      	nop
 800abd4:	40602040 	.word	0x40602040
 800abd8:	20010614 	.word	0x20010614
 800abdc:	20000660 	.word	0x20000660
 800abe0:	200105d4 	.word	0x200105d4
 800abe4:	e0001000 	.word	0xe0001000
 800abe8:	0800d9ac 	.word	0x0800d9ac
 800abec:	0800d9a8 	.word	0x0800d9a8
 800abf0:	0800d990 	.word	0x0800d990
 800abf4:	0800d9d8 	.word	0x0800d9d8
 800abf8:	0800d9c4 	.word	0x0800d9c4
 800abfc:	20010654 	.word	0x20010654
 800ac00:	20015474 	.word	0x20015474

0800ac04 <cli_init>:
  (void)s; (void)c;
  return (t1 - t0);
}

void cli_init(void)
{
 800ac04:	b510      	push	{r4, lr}
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800ac06:	4824      	ldr	r0, [pc, #144]	@ (800ac98 <cli_init+0x94>)
  DWT->CYCCNT = 0;
 800ac08:	4a24      	ldr	r2, [pc, #144]	@ (800ac9c <cli_init+0x98>)
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800ac0a:	f8d0 10fc 	ldr.w	r1, [r0, #252]	@ 0xfc
  DWT->CYCCNT = 0;
 800ac0e:	2300      	movs	r3, #0
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800ac10:	f041 7180 	orr.w	r1, r1, #16777216	@ 0x1000000
{
 800ac14:	b088      	sub	sp, #32
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800ac16:	f8c0 10fc 	str.w	r1, [r0, #252]	@ 0xfc
  DWT->CYCCNT = 0;
 800ac1a:	6053      	str	r3, [r2, #4]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 800ac1c:	6811      	ldr	r1, [r2, #0]
  if (HAL_CORDIC_Configure(&hcordic, &cfg) != HAL_OK) {
 800ac1e:	4820      	ldr	r0, [pc, #128]	@ (800aca0 <cli_init+0x9c>)
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 800ac20:	f041 0101 	orr.w	r1, r1, #1
 800ac24:	6011      	str	r1, [r2, #0]
  cfg.NbRead    = CORDIC_NBREAD_2;
 800ac26:	f44f 2400 	mov.w	r4, #524288	@ 0x80000
 800ac2a:	2260      	movs	r2, #96	@ 0x60
  if (HAL_CORDIC_Configure(&hcordic, &cfg) != HAL_OK) {
 800ac2c:	4669      	mov	r1, sp
  CORDIC_ConfigTypeDef cfg = {0};
 800ac2e:	e9cd 3300 	strd	r3, r3, [sp]
 800ac32:	e9cd 3302 	strd	r3, r3, [sp, #8]
  cfg.NbRead    = CORDIC_NBREAD_2;
 800ac36:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ac3a:	9206      	str	r2, [sp, #24]
  if (HAL_CORDIC_Configure(&hcordic, &cfg) != HAL_OK) {
 800ac3c:	f7fb f8be 	bl	8005dbc <HAL_CORDIC_Configure>
 800ac40:	bb18      	cbnz	r0, 800ac8a <cli_init+0x86>
  CORDIC->CSR = CORDIC_CSR_SINCOS_6ITER;
 800ac42:	4b18      	ldr	r3, [pc, #96]	@ (800aca4 <cli_init+0xa0>)
 800ac44:	4a18      	ldr	r2, [pc, #96]	@ (800aca8 <cli_init+0xa4>)
 800ac46:	601a      	str	r2, [r3, #0]
	memset(fmac_preload_zeros, 0, sizeof(fmac_preload_zeros));
 800ac48:	2100      	movs	r1, #0
 800ac4a:	2240      	movs	r2, #64	@ 0x40
 800ac4c:	4817      	ldr	r0, [pc, #92]	@ (800acac <cli_init+0xa8>)
 800ac4e:	f001 fb1f 	bl	800c290 <memset>
    fmac_coeffs[i] = (int16_t)1024;   /* round(32768 / 32) */
 800ac52:	4b17      	ldr	r3, [pc, #92]	@ (800acb0 <cli_init+0xac>)
  dwt_init();
  cordic_sincos_init();
  cordic_reg_init();
  fmac_fir_init();
  LOGI("cli ready: help / tick / bench <n> / cordic* / fmaccmp <n>");
 800ac54:	4817      	ldr	r0, [pc, #92]	@ (800acb4 <cli_init+0xb0>)
    fmac_coeffs[i] = (int16_t)1024;   /* round(32768 / 32) */
 800ac56:	f04f 2204 	mov.w	r2, #67109888	@ 0x4000400
 800ac5a:	e9c3 2200 	strd	r2, r2, [r3]
 800ac5e:	e9c3 2202 	strd	r2, r2, [r3, #8]
 800ac62:	e9c3 2204 	strd	r2, r2, [r3, #16]
 800ac66:	e9c3 2206 	strd	r2, r2, [r3, #24]
 800ac6a:	e9c3 2208 	strd	r2, r2, [r3, #32]
 800ac6e:	e9c3 220a 	strd	r2, r2, [r3, #40]	@ 0x28
 800ac72:	e9c3 220c 	strd	r2, r2, [r3, #48]	@ 0x30
 800ac76:	e9c3 220e 	strd	r2, r2, [r3, #56]	@ 0x38
  LOGI("cli ready: help / tick / bench <n> / cordic* / fmaccmp <n>");
 800ac7a:	f001 fa3b 	bl	800c0f4 <log_printf>
 800ac7e:	480e      	ldr	r0, [pc, #56]	@ (800acb8 <cli_init+0xb4>)
}
 800ac80:	b008      	add	sp, #32
 800ac82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  LOGI("cli ready: help / tick / bench <n> / cordic* / fmaccmp <n>");
 800ac86:	f001 ba35 	b.w	800c0f4 <log_printf>
    LOGE("cordic cfg fail");
 800ac8a:	480c      	ldr	r0, [pc, #48]	@ (800acbc <cli_init+0xb8>)
 800ac8c:	f001 fa32 	bl	800c0f4 <log_printf>
 800ac90:	4809      	ldr	r0, [pc, #36]	@ (800acb8 <cli_init+0xb4>)
 800ac92:	f001 fa2f 	bl	800c0f4 <log_printf>
 800ac96:	e7d4      	b.n	800ac42 <cli_init+0x3e>
 800ac98:	e000ed00 	.word	0xe000ed00
 800ac9c:	e0001000 	.word	0xe0001000
 800aca0:	20000638 	.word	0x20000638
 800aca4:	40020c00 	.word	0x40020c00
 800aca8:	00080060 	.word	0x00080060
 800acac:	200105d4 	.word	0x200105d4
 800acb0:	20010614 	.word	0x20010614
 800acb4:	0800da0c 	.word	0x0800da0c
 800acb8:	0800d9a8 	.word	0x0800d9a8
 800acbc:	0800d9f8 	.word	0x0800d9f8

0800acc0 <cli_on_rx_byte>:

void cli_on_rx_byte(uint8_t b)
{
  if (b == '\r' || b == '\n') {
 800acc0:	280d      	cmp	r0, #13
 800acc2:	d022      	beq.n	800ad0a <cli_on_rx_byte+0x4a>
 800acc4:	280a      	cmp	r0, #10
 800acc6:	d020      	beq.n	800ad0a <cli_on_rx_byte+0x4a>
    if (linelen > 0) line_ready = 1;
    return;
  }

  // 
  if (b == 0x08 || b == 0x7F) {
 800acc8:	2808      	cmp	r0, #8
 800acca:	d015      	beq.n	800acf8 <cli_on_rx_byte+0x38>
 800accc:	287f      	cmp	r0, #127	@ 0x7f
 800acce:	d013      	beq.n	800acf8 <cli_on_rx_byte+0x38>
    if (linelen > 0) linelen--;
    return;
  }

  if (linelen < (CLI_LINE_MAX - 1)) {
 800acd0:	4b14      	ldr	r3, [pc, #80]	@ (800ad24 <cli_on_rx_byte+0x64>)
 800acd2:	881a      	ldrh	r2, [r3, #0]
 800acd4:	b292      	uxth	r2, r2
 800acd6:	2a5e      	cmp	r2, #94	@ 0x5e
 800acd8:	d81c      	bhi.n	800ad14 <cli_on_rx_byte+0x54>
    line[linelen++] = (char)b;
 800acda:	881a      	ldrh	r2, [r3, #0]
 800acdc:	b292      	uxth	r2, r2
 800acde:	1c51      	adds	r1, r2, #1
 800ace0:	b289      	uxth	r1, r1
{
 800ace2:	b410      	push	{r4}
    line[linelen++] = (char)b;
 800ace4:	8019      	strh	r1, [r3, #0]
    line[linelen] = 0;
 800ace6:	881b      	ldrh	r3, [r3, #0]
    line[linelen++] = (char)b;
 800ace8:	4c0f      	ldr	r4, [pc, #60]	@ (800ad28 <cli_on_rx_byte+0x68>)
    line[linelen] = 0;
 800acea:	b29b      	uxth	r3, r3
 800acec:	2100      	movs	r1, #0
    line[linelen++] = (char)b;
 800acee:	54a0      	strb	r0, [r4, r2]
    line[linelen] = 0;
 800acf0:	54e1      	strb	r1, [r4, r3]
  } else {
    // 
    linelen = 0;
  }
}
 800acf2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800acf6:	4770      	bx	lr
    if (linelen > 0) linelen--;
 800acf8:	4a0a      	ldr	r2, [pc, #40]	@ (800ad24 <cli_on_rx_byte+0x64>)
 800acfa:	8813      	ldrh	r3, [r2, #0]
 800acfc:	b29b      	uxth	r3, r3
 800acfe:	b143      	cbz	r3, 800ad12 <cli_on_rx_byte+0x52>
 800ad00:	8813      	ldrh	r3, [r2, #0]
 800ad02:	3b01      	subs	r3, #1
 800ad04:	b29b      	uxth	r3, r3
 800ad06:	8013      	strh	r3, [r2, #0]
 800ad08:	4770      	bx	lr
    if (linelen > 0) line_ready = 1;
 800ad0a:	4b06      	ldr	r3, [pc, #24]	@ (800ad24 <cli_on_rx_byte+0x64>)
 800ad0c:	881b      	ldrh	r3, [r3, #0]
 800ad0e:	b29b      	uxth	r3, r3
 800ad10:	b91b      	cbnz	r3, 800ad1a <cli_on_rx_byte+0x5a>
 800ad12:	4770      	bx	lr
    linelen = 0;
 800ad14:	2200      	movs	r2, #0
 800ad16:	801a      	strh	r2, [r3, #0]
 800ad18:	4770      	bx	lr
    if (linelen > 0) line_ready = 1;
 800ad1a:	4b04      	ldr	r3, [pc, #16]	@ (800ad2c <cli_on_rx_byte+0x6c>)
 800ad1c:	2201      	movs	r2, #1
 800ad1e:	701a      	strb	r2, [r3, #0]
 800ad20:	4770      	bx	lr
 800ad22:	bf00      	nop
 800ad24:	20017b86 	.word	0x20017b86
 800ad28:	20017b88 	.word	0x20017b88
 800ad2c:	20017b84 	.word	0x20017b84

0800ad30 <cli_poll>:
  LOGW("unknown: %s", cmd);
}

void cli_poll(void)
{
  if (!line_ready) return;
 800ad30:	4bb2      	ldr	r3, [pc, #712]	@ (800affc <cli_poll+0x2cc>)
 800ad32:	781a      	ldrb	r2, [r3, #0]
 800ad34:	b902      	cbnz	r2, 800ad38 <cli_poll+0x8>
 800ad36:	4770      	bx	lr
{
 800ad38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad3c:	ed2d 8b04 	vpush	{d8-d9}
 800ad40:	b0bd      	sub	sp, #244	@ 0xf4
  __ASM volatile ("cpsid i" : : : "memory");
 800ad42:	b672      	cpsid	i

  __disable_irq();
  line_ready = 0;
 800ad44:	2400      	movs	r4, #0
  char local[CLI_LINE_MAX];
  strncpy(local, line, sizeof(local));
 800ad46:	49ae      	ldr	r1, [pc, #696]	@ (800b000 <cli_poll+0x2d0>)
  line_ready = 0;
 800ad48:	701c      	strb	r4, [r3, #0]
  strncpy(local, line, sizeof(local));
 800ad4a:	225f      	movs	r2, #95	@ 0x5f
 800ad4c:	a824      	add	r0, sp, #144	@ 0x90
 800ad4e:	f001 fab9 	bl	800c2c4 <strncpy>
  local[sizeof(local) - 1] = 0;
  linelen = 0;
 800ad52:	4bac      	ldr	r3, [pc, #688]	@ (800b004 <cli_poll+0x2d4>)
  local[sizeof(local) - 1] = 0;
 800ad54:	f88d 40ef 	strb.w	r4, [sp, #239]	@ 0xef
  linelen = 0;
 800ad58:	801c      	strh	r4, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800ad5a:	b662      	cpsie	i
	while (*cmd && isspace((unsigned char)*cmd)) cmd++;
 800ad5c:	f89d 3090 	ldrb.w	r3, [sp, #144]	@ 0x90
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d077      	beq.n	800ae54 <cli_poll+0x124>
 800ad64:	4da8      	ldr	r5, [pc, #672]	@ (800b008 <cli_poll+0x2d8>)
 800ad66:	ac24      	add	r4, sp, #144	@ 0x90
 800ad68:	e003      	b.n	800ad72 <cli_poll+0x42>
 800ad6a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d070      	beq.n	800ae54 <cli_poll+0x124>
 800ad72:	5ceb      	ldrb	r3, [r5, r3]
 800ad74:	0719      	lsls	r1, r3, #28
 800ad76:	d4f8      	bmi.n	800ad6a <cli_poll+0x3a>
  if (strcmp(cmd, "help") == 0) {
 800ad78:	49a4      	ldr	r1, [pc, #656]	@ (800b00c <cli_poll+0x2dc>)
 800ad7a:	4620      	mov	r0, r4
 800ad7c:	f7f5 fa50 	bl	8000220 <strcmp>
 800ad80:	2800      	cmp	r0, #0
 800ad82:	f000 80ca 	beq.w	800af1a <cli_poll+0x1ea>
  if (strcmp(cmd, "adcstart") == 0) {
 800ad86:	49a2      	ldr	r1, [pc, #648]	@ (800b010 <cli_poll+0x2e0>)
 800ad88:	4620      	mov	r0, r4
 800ad8a:	f7f5 fa49 	bl	8000220 <strcmp>
 800ad8e:	2800      	cmp	r0, #0
 800ad90:	f000 8186 	beq.w	800b0a0 <cli_poll+0x370>
    if (strcmp(cmd, "adcstop") == 0) {
 800ad94:	499f      	ldr	r1, [pc, #636]	@ (800b014 <cli_poll+0x2e4>)
 800ad96:	4620      	mov	r0, r4
 800ad98:	f7f5 fa42 	bl	8000220 <strcmp>
 800ad9c:	2800      	cmp	r0, #0
 800ad9e:	f000 818f 	beq.w	800b0c0 <cli_poll+0x390>
    if (strcmp(cmd, "adcstat") == 0) {
 800ada2:	499d      	ldr	r1, [pc, #628]	@ (800b018 <cli_poll+0x2e8>)
 800ada4:	4620      	mov	r0, r4
 800ada6:	f7f5 fa3b 	bl	8000220 <strcmp>
 800adaa:	4606      	mov	r6, r0
 800adac:	2800      	cmp	r0, #0
 800adae:	f000 810f 	beq.w	800afd0 <cli_poll+0x2a0>
    if (strncmp(cmd, "adcdump", 7) == 0 && (cmd[7] == 0 || cmd[7] == ' ')) {
 800adb2:	499a      	ldr	r1, [pc, #616]	@ (800b01c <cli_poll+0x2ec>)
 800adb4:	2207      	movs	r2, #7
 800adb6:	4620      	mov	r0, r4
 800adb8:	f001 fa72 	bl	800c2a0 <strncmp>
 800adbc:	b920      	cbnz	r0, 800adc8 <cli_poll+0x98>
 800adbe:	79e3      	ldrb	r3, [r4, #7]
 800adc0:	f013 0fdf 	tst.w	r3, #223	@ 0xdf
 800adc4:	f000 8334 	beq.w	800b430 <cli_poll+0x700>
  if (strcmp(cmd, "tick") == 0) {
 800adc8:	4995      	ldr	r1, [pc, #596]	@ (800b020 <cli_poll+0x2f0>)
 800adca:	4620      	mov	r0, r4
 800adcc:	f7f5 fa28 	bl	8000220 <strcmp>
 800add0:	2800      	cmp	r0, #0
 800add2:	f000 8383 	beq.w	800b4dc <cli_poll+0x7ac>
  if (strncmp(cmd, "cordicv", 7) == 0 && (cmd[7] == 0 || cmd[7] == ' ')) {
 800add6:	4993      	ldr	r1, [pc, #588]	@ (800b024 <cli_poll+0x2f4>)
 800add8:	2207      	movs	r2, #7
 800adda:	4620      	mov	r0, r4
 800addc:	f001 fa60 	bl	800c2a0 <strncmp>
 800ade0:	2800      	cmp	r0, #0
 800ade2:	d13c      	bne.n	800ae5e <cli_poll+0x12e>
 800ade4:	79e3      	ldrb	r3, [r4, #7]
 800ade6:	f013 0fdf 	tst.w	r3, #223	@ 0xdf
 800adea:	d138      	bne.n	800ae5e <cli_poll+0x12e>
    while (*p == ' ') p++;      // 
 800adec:	2b20      	cmp	r3, #32
    char *p = cmd + 7;          // <--  "cordicv"
 800adee:	f104 0007 	add.w	r0, r4, #7
    while (*p == ' ') p++;      // 
 800adf2:	d106      	bne.n	800ae02 <cli_poll+0xd2>
 800adf4:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 800adf8:	2b20      	cmp	r3, #32
 800adfa:	d0fb      	beq.n	800adf4 <cli_poll+0xc4>
    if (*p) n = (uint32_t)strtoul(p, NULL, 10);
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	f040 858d 	bne.w	800b91c <cli_poll+0xbec>
  if (n > CORDIC_MAX_N) n = CORDIC_MAX_N;
 800ae02:	f241 3388 	movw	r3, #5000	@ 0x1388
    if (n == 0) n = 5000;
 800ae06:	461c      	mov	r4, r3
 800ae08:	4887      	ldr	r0, [pc, #540]	@ (800b028 <cli_poll+0x2f8>)
 800ae0a:	4988      	ldr	r1, [pc, #544]	@ (800b02c <cli_poll+0x2fc>)
 800ae0c:	fb03 f000 	mul.w	r0, r3, r0
  uint32_t phase_u = 0;
 800ae10:	2200      	movs	r2, #0
    in_vec[i] = (int32_t)phase_u;   //  Q31
 800ae12:	f841 2b04 	str.w	r2, [r1], #4
    phase_u += step_u;              // uint32  UB
 800ae16:	f502 2226 	add.w	r2, r2, #679936	@ 0xa6000
 800ae1a:	f602 622d 	addw	r2, r2, #3629	@ 0xe2d
  for (uint32_t i = 0; i < n; i++) {
 800ae1e:	4282      	cmp	r2, r0
 800ae20:	d1f7      	bne.n	800ae12 <cli_poll+0xe2>
  uint32_t t0 = DWT->CYCCNT;
 800ae22:	4e83      	ldr	r6, [pc, #524]	@ (800b030 <cli_poll+0x300>)
  HAL_CORDIC_Calculate(&hcordic, in_vec, out_vec, n, HAL_MAX_DELAY);
 800ae24:	4d83      	ldr	r5, [pc, #524]	@ (800b034 <cli_poll+0x304>)
  uint32_t t0 = DWT->CYCCNT;
 800ae26:	6877      	ldr	r7, [r6, #4]
  HAL_CORDIC_Calculate(&hcordic, in_vec, out_vec, n, HAL_MAX_DELAY);
 800ae28:	4980      	ldr	r1, [pc, #512]	@ (800b02c <cli_poll+0x2fc>)
 800ae2a:	4883      	ldr	r0, [pc, #524]	@ (800b038 <cli_poll+0x308>)
 800ae2c:	f04f 32ff 	mov.w	r2, #4294967295
 800ae30:	9200      	str	r2, [sp, #0]
 800ae32:	462a      	mov	r2, r5
 800ae34:	f7fa ffe8 	bl	8005e08 <HAL_CORDIC_Calculate>
  volatile int32_t sink = out_vec[0] ^ out_vec[1];
 800ae38:	e9d5 3200 	ldrd	r3, r2, [r5]
 800ae3c:	4053      	eors	r3, r2
  uint32_t t1 = DWT->CYCCNT;
 800ae3e:	6872      	ldr	r2, [r6, #4]
    LOGI("cordicv n=%lu hw=%lu cyc (one-call)",
 800ae40:	487e      	ldr	r0, [pc, #504]	@ (800b03c <cli_poll+0x30c>)
  volatile int32_t sink = out_vec[0] ^ out_vec[1];
 800ae42:	930b      	str	r3, [sp, #44]	@ 0x2c
    LOGI("cordicv n=%lu hw=%lu cyc (one-call)",
 800ae44:	1bd2      	subs	r2, r2, r7
 800ae46:	4621      	mov	r1, r4
  (void)sink;
 800ae48:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
    LOGI("cordicv n=%lu hw=%lu cyc (one-call)",
 800ae4a:	f001 f953 	bl	800c0f4 <log_printf>
 800ae4e:	487c      	ldr	r0, [pc, #496]	@ (800b040 <cli_poll+0x310>)
 800ae50:	f001 f950 	bl	800c0f4 <log_printf>
  __enable_irq();

  exec_cmd(local);
}
 800ae54:	b03d      	add	sp, #244	@ 0xf4
 800ae56:	ecbd 8b04 	vpop	{d8-d9}
 800ae5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (strncmp(cmd, "cordicbd", 8) == 0 && (cmd[8] == 0 || isspace((unsigned char)cmd[8]))) {
 800ae5e:	4979      	ldr	r1, [pc, #484]	@ (800b044 <cli_poll+0x314>)
 800ae60:	2208      	movs	r2, #8
 800ae62:	4620      	mov	r0, r4
 800ae64:	f001 fa1c 	bl	800c2a0 <strncmp>
 800ae68:	2800      	cmp	r0, #0
 800ae6a:	f000 81b0 	beq.w	800b1ce <cli_poll+0x49e>
  if (strncmp(cmd, "cordicr", 7) == 0 && (cmd[7] == 0 || cmd[7] == ' ')) {
 800ae6e:	4976      	ldr	r1, [pc, #472]	@ (800b048 <cli_poll+0x318>)
 800ae70:	2207      	movs	r2, #7
 800ae72:	4620      	mov	r0, r4
 800ae74:	f001 fa14 	bl	800c2a0 <strncmp>
 800ae78:	b920      	cbnz	r0, 800ae84 <cli_poll+0x154>
 800ae7a:	79e3      	ldrb	r3, [r4, #7]
 800ae7c:	f013 0fdf 	tst.w	r3, #223	@ 0xdf
 800ae80:	f000 83f2 	beq.w	800b668 <cli_poll+0x938>
  if (strncmp(cmd, "cordiccmp", 9) == 0 && (cmd[9] == 0 || cmd[9] == ' ')) {
 800ae84:	4971      	ldr	r1, [pc, #452]	@ (800b04c <cli_poll+0x31c>)
 800ae86:	2209      	movs	r2, #9
 800ae88:	4620      	mov	r0, r4
 800ae8a:	f001 fa09 	bl	800c2a0 <strncmp>
 800ae8e:	b930      	cbnz	r0, 800ae9e <cli_poll+0x16e>
 800ae90:	7a63      	ldrb	r3, [r4, #9]
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	f000 855a 	beq.w	800b94c <cli_poll+0xc1c>
 800ae98:	2b20      	cmp	r3, #32
 800ae9a:	f000 8750 	beq.w	800bd3e <cli_poll+0x100e>
  if (strncmp(cmd, "cordic", 6) == 0 && (cmd[6] == 0 || cmd[6] == ' ')) {
 800ae9e:	496c      	ldr	r1, [pc, #432]	@ (800b050 <cli_poll+0x320>)
 800aea0:	2206      	movs	r2, #6
 800aea2:	4620      	mov	r0, r4
 800aea4:	f001 f9fc 	bl	800c2a0 <strncmp>
 800aea8:	b930      	cbnz	r0, 800aeb8 <cli_poll+0x188>
 800aeaa:	79a3      	ldrb	r3, [r4, #6]
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	f000 85c5 	beq.w	800ba3c <cli_poll+0xd0c>
 800aeb2:	2b20      	cmp	r3, #32
 800aeb4:	f000 8760 	beq.w	800bd78 <cli_poll+0x1048>
  if (strncmp(cmd, "fmacdbg", 7) == 0 && (cmd[7] == 0 || cmd[7] == ' ')) {
 800aeb8:	4966      	ldr	r1, [pc, #408]	@ (800b054 <cli_poll+0x324>)
 800aeba:	2207      	movs	r2, #7
 800aebc:	4620      	mov	r0, r4
 800aebe:	f001 f9ef 	bl	800c2a0 <strncmp>
 800aec2:	2800      	cmp	r0, #0
 800aec4:	f040 8327 	bne.w	800b516 <cli_poll+0x7e6>
 800aec8:	79e3      	ldrb	r3, [r4, #7]
 800aeca:	f013 0fdf 	tst.w	r3, #223	@ 0xdf
 800aece:	f000 8645 	beq.w	800bb5c <cli_poll+0xe2c>
  if (strncmp(cmd, "bench", 5) == 0) {
 800aed2:	4961      	ldr	r1, [pc, #388]	@ (800b058 <cli_poll+0x328>)
 800aed4:	2205      	movs	r2, #5
 800aed6:	4620      	mov	r0, r4
 800aed8:	f001 f9e2 	bl	800c2a0 <strncmp>
 800aedc:	4601      	mov	r1, r0
 800aede:	2800      	cmp	r0, #0
 800aee0:	f040 852b 	bne.w	800b93a <cli_poll+0xc0a>
    if (*p) n = (uint32_t)strtoul(p, NULL, 10);
 800aee4:	7963      	ldrb	r3, [r4, #5]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	f040 8755 	bne.w	800bd96 <cli_poll+0x1066>
  uint32_t t0 = DWT->CYCCNT;
 800aeec:	4a50      	ldr	r2, [pc, #320]	@ (800b030 <cli_poll+0x300>)
  volatile uint32_t s = 0;
 800aeee:	930a      	str	r3, [sp, #40]	@ 0x28
  uint32_t t0 = DWT->CYCCNT;
 800aef0:	6852      	ldr	r2, [r2, #4]
    uint32_t n = 10000;
 800aef2:	f242 7110 	movw	r1, #10000	@ 0x2710
  for (uint32_t i = 0; i < n; i++) s += i;
 800aef6:	2300      	movs	r3, #0
 800aef8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800aefa:	4418      	add	r0, r3
 800aefc:	3301      	adds	r3, #1
 800aefe:	428b      	cmp	r3, r1
 800af00:	900a      	str	r0, [sp, #40]	@ 0x28
 800af02:	d1f9      	bne.n	800aef8 <cli_poll+0x1c8>
  uint32_t t1 = DWT->CYCCNT;
 800af04:	4b4a      	ldr	r3, [pc, #296]	@ (800b030 <cli_poll+0x300>)
    LOGI("bench n=%lu cycles=%lu", (unsigned long)n, (unsigned long)cyc);
 800af06:	4855      	ldr	r0, [pc, #340]	@ (800b05c <cli_poll+0x32c>)
  uint32_t t1 = DWT->CYCCNT;
 800af08:	685b      	ldr	r3, [r3, #4]
    LOGI("bench n=%lu cycles=%lu", (unsigned long)n, (unsigned long)cyc);
 800af0a:	1a9a      	subs	r2, r3, r2
  (void)s;
 800af0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
    LOGI("bench n=%lu cycles=%lu", (unsigned long)n, (unsigned long)cyc);
 800af0e:	f001 f8f1 	bl	800c0f4 <log_printf>
 800af12:	484b      	ldr	r0, [pc, #300]	@ (800b040 <cli_poll+0x310>)
 800af14:	f001 f8ee 	bl	800c0f4 <log_printf>
    return;
 800af18:	e79c      	b.n	800ae54 <cli_poll+0x124>
    LOGI("cmds:");
 800af1a:	4851      	ldr	r0, [pc, #324]	@ (800b060 <cli_poll+0x330>)
 800af1c:	f001 f8ea 	bl	800c0f4 <log_printf>
 800af20:	4847      	ldr	r0, [pc, #284]	@ (800b040 <cli_poll+0x310>)
 800af22:	f001 f8e7 	bl	800c0f4 <log_printf>
    LOGI("  help");
 800af26:	484f      	ldr	r0, [pc, #316]	@ (800b064 <cli_poll+0x334>)
 800af28:	f001 f8e4 	bl	800c0f4 <log_printf>
 800af2c:	4844      	ldr	r0, [pc, #272]	@ (800b040 <cli_poll+0x310>)
 800af2e:	f001 f8e1 	bl	800c0f4 <log_printf>
    LOGI("  tick");
 800af32:	484d      	ldr	r0, [pc, #308]	@ (800b068 <cli_poll+0x338>)
 800af34:	f001 f8de 	bl	800c0f4 <log_printf>
 800af38:	4841      	ldr	r0, [pc, #260]	@ (800b040 <cli_poll+0x310>)
 800af3a:	f001 f8db 	bl	800c0f4 <log_printf>
    LOGI("  bench <n>   (e.g. bench 10000)");
 800af3e:	484b      	ldr	r0, [pc, #300]	@ (800b06c <cli_poll+0x33c>)
 800af40:	f001 f8d8 	bl	800c0f4 <log_printf>
 800af44:	483e      	ldr	r0, [pc, #248]	@ (800b040 <cli_poll+0x310>)
 800af46:	f001 f8d5 	bl	800c0f4 <log_printf>
    LOGI("  cordic <n>  (HAL vs soft. e.g. cordic 1000)");
 800af4a:	4849      	ldr	r0, [pc, #292]	@ (800b070 <cli_poll+0x340>)
 800af4c:	f001 f8d2 	bl	800c0f4 <log_printf>
 800af50:	483b      	ldr	r0, [pc, #236]	@ (800b040 <cli_poll+0x310>)
 800af52:	f001 f8cf 	bl	800c0f4 <log_printf>
    LOGI("  cordicr <n> (REG vs HAL vs soft. e.g. cordicr 1000)");
 800af56:	4847      	ldr	r0, [pc, #284]	@ (800b074 <cli_poll+0x344>)
 800af58:	f001 f8cc 	bl	800c0f4 <log_printf>
 800af5c:	4838      	ldr	r0, [pc, #224]	@ (800b040 <cli_poll+0x310>)
 800af5e:	f001 f8c9 	bl	800c0f4 <log_printf>
    LOGI("  cordicv <n> (vector, one HAL call. e.g. cordicv 5000)");
 800af62:	4845      	ldr	r0, [pc, #276]	@ (800b078 <cli_poll+0x348>)
 800af64:	f001 f8c6 	bl	800c0f4 <log_printf>
 800af68:	4835      	ldr	r0, [pc, #212]	@ (800b040 <cli_poll+0x310>)
 800af6a:	f001 f8c3 	bl	800c0f4 <log_printf>
    LOGI("  cordiccmp <n> (soft vs hw vec. e.g. cordiccmp 5000)");
 800af6e:	4843      	ldr	r0, [pc, #268]	@ (800b07c <cli_poll+0x34c>)
 800af70:	f001 f8c0 	bl	800c0f4 <log_printf>
 800af74:	4832      	ldr	r0, [pc, #200]	@ (800b040 <cli_poll+0x310>)
 800af76:	f001 f8bd 	bl	800c0f4 <log_printf>
    LOGI("  cordicbd <n> (REG breakdown: pack/hw/unpack. e.g. cordicbd 1000)");
 800af7a:	4841      	ldr	r0, [pc, #260]	@ (800b080 <cli_poll+0x350>)
 800af7c:	f001 f8ba 	bl	800c0f4 <log_printf>
 800af80:	482f      	ldr	r0, [pc, #188]	@ (800b040 <cli_poll+0x310>)
 800af82:	f001 f8b7 	bl	800c0f4 <log_printf>
    LOGI("  fmacdbg    (diagnostic: prints actual soft vs hw values)");
 800af86:	483f      	ldr	r0, [pc, #252]	@ (800b084 <cli_poll+0x354>)
 800af88:	f001 f8b4 	bl	800c0f4 <log_printf>
 800af8c:	482c      	ldr	r0, [pc, #176]	@ (800b040 <cli_poll+0x310>)
 800af8e:	f001 f8b1 	bl	800c0f4 <log_printf>
    LOGI("  fmaccmp <n> (e.g. fmaccmp 5000)");
 800af92:	483d      	ldr	r0, [pc, #244]	@ (800b088 <cli_poll+0x358>)
 800af94:	f001 f8ae 	bl	800c0f4 <log_printf>
 800af98:	4829      	ldr	r0, [pc, #164]	@ (800b040 <cli_poll+0x310>)
 800af9a:	f001 f8ab 	bl	800c0f4 <log_printf>
    LOGI("  adcstart    (start ADC+FMAC @ 20kHz)");
 800af9e:	483b      	ldr	r0, [pc, #236]	@ (800b08c <cli_poll+0x35c>)
 800afa0:	f001 f8a8 	bl	800c0f4 <log_printf>
 800afa4:	4826      	ldr	r0, [pc, #152]	@ (800b040 <cli_poll+0x310>)
 800afa6:	f001 f8a5 	bl	800c0f4 <log_printf>
    LOGI("  adcstop     (stop ADC)");
 800afaa:	4839      	ldr	r0, [pc, #228]	@ (800b090 <cli_poll+0x360>)
 800afac:	f001 f8a2 	bl	800c0f4 <log_printf>
 800afb0:	4823      	ldr	r0, [pc, #140]	@ (800b040 <cli_poll+0x310>)
 800afb2:	f001 f89f 	bl	800c0f4 <log_printf>
    LOGI("  adcstat     (show noise statistics)");
 800afb6:	4837      	ldr	r0, [pc, #220]	@ (800b094 <cli_poll+0x364>)
 800afb8:	f001 f89c 	bl	800c0f4 <log_printf>
 800afbc:	4820      	ldr	r0, [pc, #128]	@ (800b040 <cli_poll+0x310>)
 800afbe:	f001 f899 	bl	800c0f4 <log_printf>
    LOGI("  adcdump <n> (print raw vs filtered, default 32)");
 800afc2:	4835      	ldr	r0, [pc, #212]	@ (800b098 <cli_poll+0x368>)
 800afc4:	f001 f896 	bl	800c0f4 <log_printf>
 800afc8:	481d      	ldr	r0, [pc, #116]	@ (800b040 <cli_poll+0x310>)
 800afca:	f001 f893 	bl	800c0f4 <log_printf>
    return;
 800afce:	e741      	b.n	800ae54 <cli_poll+0x124>
      fmac_rt_stats_t s = fmac_rt_get_stats();
 800afd0:	a818      	add	r0, sp, #96	@ 0x60
 800afd2:	f001 f851 	bl	800c078 <fmac_rt_get_stats>
 800afd6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800afd8:	f9bd 9088 	ldrsh.w	r9, [sp, #136]	@ 0x88
 800afdc:	f9bd 708a 	ldrsh.w	r7, [sp, #138]	@ 0x8a
 800afe0:	f9bd a08c 	ldrsh.w	sl, [sp, #140]	@ 0x8c
 800afe4:	f9bd 808e 	ldrsh.w	r8, [sp, #142]	@ 0x8e
      if (s.valid_count == 0U) {
 800afe8:	2c00      	cmp	r4, #0
 800afea:	d176      	bne.n	800b0da <cli_poll+0x3aa>
        LOGI("no settled samples yet (run adcstart and wait %u samples)",
 800afec:	482b      	ldr	r0, [pc, #172]	@ (800b09c <cli_poll+0x36c>)
 800afee:	2112      	movs	r1, #18
 800aff0:	f001 f880 	bl	800c0f4 <log_printf>
 800aff4:	4812      	ldr	r0, [pc, #72]	@ (800b040 <cli_poll+0x310>)
 800aff6:	f001 f87d 	bl	800c0f4 <log_printf>
        return;
 800affa:	e72b      	b.n	800ae54 <cli_poll+0x124>
 800affc:	20017b84 	.word	0x20017b84
 800b000:	20017b88 	.word	0x20017b88
 800b004:	20017b86 	.word	0x20017b86
 800b008:	0800e3c6 	.word	0x0800e3c6
 800b00c:	0800e3c0 	.word	0x0800e3c0
 800b010:	0800dce0 	.word	0x0800dce0
 800b014:	0800dd20 	.word	0x0800dd20
 800b018:	0800dd54 	.word	0x0800dd54
 800b01c:	0800decc 	.word	0x0800decc
 800b020:	0800df38 	.word	0x0800df38
 800b024:	0800df50 	.word	0x0800df50
 800b028:	000a6e2d 	.word	0x000a6e2d
 800b02c:	2000b7b4 	.word	0x2000b7b4
 800b030:	e0001000 	.word	0xe0001000
 800b034:	20001b74 	.word	0x20001b74
 800b038:	20000638 	.word	0x20000638
 800b03c:	0800df58 	.word	0x0800df58
 800b040:	0800d9a8 	.word	0x0800d9a8
 800b044:	0800df80 	.word	0x0800df80
 800b048:	0800e074 	.word	0x0800e074
 800b04c:	0800e1a0 	.word	0x0800e1a0
 800b050:	0800e1ec 	.word	0x0800e1ec
 800b054:	0800e230 	.word	0x0800e230
 800b058:	0800e38c 	.word	0x0800e38c
 800b05c:	0800e394 	.word	0x0800e394
 800b060:	0800da4c 	.word	0x0800da4c
 800b064:	0800da58 	.word	0x0800da58
 800b068:	0800da64 	.word	0x0800da64
 800b06c:	0800da70 	.word	0x0800da70
 800b070:	0800da98 	.word	0x0800da98
 800b074:	0800dacc 	.word	0x0800dacc
 800b078:	0800db08 	.word	0x0800db08
 800b07c:	0800db44 	.word	0x0800db44
 800b080:	0800db80 	.word	0x0800db80
 800b084:	0800dbc8 	.word	0x0800dbc8
 800b088:	0800dc08 	.word	0x0800dc08
 800b08c:	0800dc30 	.word	0x0800dc30
 800b090:	0800dc5c 	.word	0x0800dc5c
 800b094:	0800dc7c 	.word	0x0800dc7c
 800b098:	0800dca8 	.word	0x0800dca8
 800b09c:	0800dd5c 	.word	0x0800dd5c
      fmac_rt_set_active(0U);
 800b0a0:	f001 f818 	bl	800c0d4 <fmac_rt_set_active>
      fmac_rt_reset_stats();
 800b0a4:	f000 fffc 	bl	800c0a0 <fmac_rt_reset_stats>
      fmac_rt_restart();
 800b0a8:	f000 ffa6 	bl	800bff8 <fmac_rt_restart>
      fmac_rt_set_active(1U);
 800b0ac:	2001      	movs	r0, #1
 800b0ae:	f001 f811 	bl	800c0d4 <fmac_rt_set_active>
      LOGI("ADC+FMAC capture enabled (source: ADC1_2 IRQ)");
 800b0b2:	48c9      	ldr	r0, [pc, #804]	@ (800b3d8 <cli_poll+0x6a8>)
 800b0b4:	f001 f81e 	bl	800c0f4 <log_printf>
 800b0b8:	48c8      	ldr	r0, [pc, #800]	@ (800b3dc <cli_poll+0x6ac>)
 800b0ba:	f001 f81b 	bl	800c0f4 <log_printf>
      return;
 800b0be:	e6c9      	b.n	800ae54 <cli_poll+0x124>
      fmac_rt_set_active(0U);
 800b0c0:	f001 f808 	bl	800c0d4 <fmac_rt_set_active>
      fmac_rt_stats_t s = fmac_rt_get_stats();
 800b0c4:	a818      	add	r0, sp, #96	@ 0x60
 800b0c6:	f000 ffd7 	bl	800c078 <fmac_rt_get_stats>
      LOGI("ADC+FMAC stopped, %lu samples collected",
 800b0ca:	48c5      	ldr	r0, [pc, #788]	@ (800b3e0 <cli_poll+0x6b0>)
 800b0cc:	9919      	ldr	r1, [sp, #100]	@ 0x64
 800b0ce:	f001 f811 	bl	800c0f4 <log_printf>
 800b0d2:	48c2      	ldr	r0, [pc, #776]	@ (800b3dc <cli_poll+0x6ac>)
 800b0d4:	f001 f80e 	bl	800c0f4 <log_printf>
      return;
 800b0d8:	e6bc      	b.n	800ae54 <cli_poll+0x124>
      int32_t raw_mean  = (int32_t)(s.raw_sum / (int64_t)s.valid_count);
 800b0da:	4622      	mov	r2, r4
 800b0dc:	4633      	mov	r3, r6
 800b0de:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	@ 0x68
 800b0e2:	f7f5 fda3 	bl	8000c2c <__aeabi_ldivmod>
      int32_t filt_mean = (int32_t)(s.filt_sum / (int64_t)s.valid_count);
 800b0e6:	4622      	mov	r2, r4
 800b0e8:	4633      	mov	r3, r6
      int32_t raw_mean  = (int32_t)(s.raw_sum / (int64_t)s.valid_count);
 800b0ea:	9003      	str	r0, [sp, #12]
      int32_t filt_mean = (int32_t)(s.filt_sum / (int64_t)s.valid_count);
 800b0ec:	e9dd 011c 	ldrd	r0, r1, [sp, #112]	@ 0x70
 800b0f0:	f7f5 fd9c 	bl	8000c2c <__aeabi_ldivmod>
      int32_t raw_pp  = (int32_t)s.raw_max - (int32_t)s.raw_min;
 800b0f4:	eba7 0109 	sub.w	r1, r7, r9
      int32_t filt_mean = (int32_t)(s.filt_sum / (int64_t)s.valid_count);
 800b0f8:	4605      	mov	r5, r0
      uint32_t raw_var  = (uint32_t)(s.raw_sq_sum / s.valid_count - (int64_t)raw_mean * raw_mean);
 800b0fa:	4622      	mov	r2, r4
 800b0fc:	4633      	mov	r3, r6
      int32_t raw_pp  = (int32_t)s.raw_max - (int32_t)s.raw_min;
 800b0fe:	9105      	str	r1, [sp, #20]
      uint32_t raw_var  = (uint32_t)(s.raw_sq_sum / s.valid_count - (int64_t)raw_mean * raw_mean);
 800b100:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	@ 0x78
 800b104:	f7f5 fd92 	bl	8000c2c <__aeabi_ldivmod>
 800b108:	9a03      	ldr	r2, [sp, #12]
 800b10a:	fb02 0012 	mls	r0, r2, r2, r0
      uint32_t filt_var = (uint32_t)(s.filt_sq_sum / s.valid_count - (int64_t)filt_mean * filt_mean);
 800b10e:	4633      	mov	r3, r6
 800b110:	4622      	mov	r2, r4
      uint32_t raw_var  = (uint32_t)(s.raw_sq_sum / s.valid_count - (int64_t)raw_mean * raw_mean);
 800b112:	9004      	str	r0, [sp, #16]
      uint32_t filt_var = (uint32_t)(s.filt_sq_sum / s.valid_count - (int64_t)filt_mean * filt_mean);
 800b114:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	@ 0x80
 800b118:	f7f5 fd88 	bl	8000c2c <__aeabi_ldivmod>
      LOGI(" ADC+FMAC stats (valid=%lu total=%lu) ",
 800b11c:	4621      	mov	r1, r4
 800b11e:	9a18      	ldr	r2, [sp, #96]	@ 0x60
      uint32_t filt_var = (uint32_t)(s.filt_sq_sum / s.valid_count - (int64_t)filt_mean * filt_mean);
 800b120:	fb05 0615 	mls	r6, r5, r5, r0
      LOGI(" ADC+FMAC stats (valid=%lu total=%lu) ",
 800b124:	48af      	ldr	r0, [pc, #700]	@ (800b3e4 <cli_poll+0x6b4>)
 800b126:	f000 ffe5 	bl	800c0f4 <log_printf>
 800b12a:	48ac      	ldr	r0, [pc, #688]	@ (800b3dc <cli_poll+0x6ac>)
 800b12c:	f000 ffe2 	bl	800c0f4 <log_printf>
      LOGI("         raw        filtered");
 800b130:	48ad      	ldr	r0, [pc, #692]	@ (800b3e8 <cli_poll+0x6b8>)
 800b132:	f000 ffdf 	bl	800c0f4 <log_printf>
 800b136:	48a9      	ldr	r0, [pc, #676]	@ (800b3dc <cli_poll+0x6ac>)
 800b138:	f000 ffdc 	bl	800c0f4 <log_printf>
      LOGI("  mean:  %6ld      %6ld", (long)raw_mean, (long)filt_mean);
 800b13c:	9903      	ldr	r1, [sp, #12]
 800b13e:	48ab      	ldr	r0, [pc, #684]	@ (800b3ec <cli_poll+0x6bc>)
 800b140:	462a      	mov	r2, r5
 800b142:	f000 ffd7 	bl	800c0f4 <log_printf>
 800b146:	48a5      	ldr	r0, [pc, #660]	@ (800b3dc <cli_poll+0x6ac>)
 800b148:	f000 ffd4 	bl	800c0f4 <log_printf>
      LOGI("  min:   %6d      %6d", (int)s.raw_min, (int)s.filt_min);
 800b14c:	4652      	mov	r2, sl
 800b14e:	4649      	mov	r1, r9
 800b150:	48a7      	ldr	r0, [pc, #668]	@ (800b3f0 <cli_poll+0x6c0>)
 800b152:	f000 ffcf 	bl	800c0f4 <log_printf>
 800b156:	48a1      	ldr	r0, [pc, #644]	@ (800b3dc <cli_poll+0x6ac>)
 800b158:	f000 ffcc 	bl	800c0f4 <log_printf>
      LOGI("  max:   %6d      %6d", (int)s.raw_max, (int)s.filt_max);
 800b15c:	4642      	mov	r2, r8
 800b15e:	4639      	mov	r1, r7
 800b160:	48a4      	ldr	r0, [pc, #656]	@ (800b3f4 <cli_poll+0x6c4>)
 800b162:	f000 ffc7 	bl	800c0f4 <log_printf>
 800b166:	489d      	ldr	r0, [pc, #628]	@ (800b3dc <cli_poll+0x6ac>)
 800b168:	f000 ffc4 	bl	800c0f4 <log_printf>
      LOGI("  p-p:   %6ld      %6ld", (long)raw_pp, (long)filt_pp);
 800b16c:	9c05      	ldr	r4, [sp, #20]
 800b16e:	48a2      	ldr	r0, [pc, #648]	@ (800b3f8 <cli_poll+0x6c8>)
      int32_t filt_pp = (int32_t)s.filt_max - (int32_t)s.filt_min;
 800b170:	eba8 0b0a 	sub.w	fp, r8, sl
      LOGI("  p-p:   %6ld      %6ld", (long)raw_pp, (long)filt_pp);
 800b174:	465a      	mov	r2, fp
 800b176:	4621      	mov	r1, r4
 800b178:	f000 ffbc 	bl	800c0f4 <log_printf>
 800b17c:	4897      	ldr	r0, [pc, #604]	@ (800b3dc <cli_poll+0x6ac>)
 800b17e:	f000 ffb9 	bl	800c0f4 <log_printf>
      LOGI("  var:   %6lu      %6lu", (unsigned long)raw_var, (unsigned long)filt_var);
 800b182:	9904      	ldr	r1, [sp, #16]
 800b184:	489d      	ldr	r0, [pc, #628]	@ (800b3fc <cli_poll+0x6cc>)
 800b186:	4632      	mov	r2, r6
 800b188:	f000 ffb4 	bl	800c0f4 <log_printf>
 800b18c:	4893      	ldr	r0, [pc, #588]	@ (800b3dc <cli_poll+0x6ac>)
 800b18e:	f000 ffb1 	bl	800c0f4 <log_printf>
      if (filt_pp > 0) {
 800b192:	f1bb 0f00 	cmp.w	fp, #0
 800b196:	f300 818a 	bgt.w	800b4ae <cli_poll+0x77e>
      if (filt_var > 0) {
 800b19a:	2e00      	cmp	r6, #0
 800b19c:	f43f ae5a 	beq.w	800ae54 <cli_poll+0x124>
        LOGI("  noise reduction (var): %.1fx", (double)raw_var / (double)filt_var);
 800b1a0:	9804      	ldr	r0, [sp, #16]
 800b1a2:	f7f5 f9df 	bl	8000564 <__aeabi_ui2d>
 800b1a6:	4604      	mov	r4, r0
 800b1a8:	4630      	mov	r0, r6
 800b1aa:	460d      	mov	r5, r1
 800b1ac:	f7f5 f9da 	bl	8000564 <__aeabi_ui2d>
 800b1b0:	4602      	mov	r2, r0
 800b1b2:	460b      	mov	r3, r1
 800b1b4:	4620      	mov	r0, r4
 800b1b6:	4629      	mov	r1, r5
 800b1b8:	f7f5 fb78 	bl	80008ac <__aeabi_ddiv>
 800b1bc:	4602      	mov	r2, r0
 800b1be:	460b      	mov	r3, r1
 800b1c0:	488f      	ldr	r0, [pc, #572]	@ (800b400 <cli_poll+0x6d0>)
 800b1c2:	f000 ff97 	bl	800c0f4 <log_printf>
 800b1c6:	4885      	ldr	r0, [pc, #532]	@ (800b3dc <cli_poll+0x6ac>)
 800b1c8:	f000 ff94 	bl	800c0f4 <log_printf>
 800b1cc:	e642      	b.n	800ae54 <cli_poll+0x124>
  if (strncmp(cmd, "cordicbd", 8) == 0 && (cmd[8] == 0 || isspace((unsigned char)cmd[8]))) {
 800b1ce:	7a23      	ldrb	r3, [r4, #8]
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	f000 818d 	beq.w	800b4f0 <cli_poll+0x7c0>
 800b1d6:	5cea      	ldrb	r2, [r5, r3]
 800b1d8:	0712      	lsls	r2, r2, #28
 800b1da:	f57f ae48 	bpl.w	800ae6e <cli_poll+0x13e>
    char *p = cmd + 8;
 800b1de:	f104 0008 	add.w	r0, r4, #8
    while (*p && isspace((unsigned char)*p)) p++;
 800b1e2:	e004      	b.n	800b1ee <cli_poll+0x4be>
 800b1e4:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	f000 8181 	beq.w	800b4f0 <cli_poll+0x7c0>
 800b1ee:	5ceb      	ldrb	r3, [r5, r3]
 800b1f0:	f013 0308 	ands.w	r3, r3, #8
 800b1f4:	d1f6      	bne.n	800b1e4 <cli_poll+0x4b4>
    if (*p) n = (uint32_t)strtoul(p, NULL, 10);
 800b1f6:	4619      	mov	r1, r3
 800b1f8:	220a      	movs	r2, #10
 800b1fa:	f001 f803 	bl	800c204 <strtoul>
    if (n == 0) n = 1000;
 800b1fe:	4601      	mov	r1, r0
 800b200:	2800      	cmp	r0, #0
 800b202:	f000 8175 	beq.w	800b4f0 <cli_poll+0x7c0>
  CORDIC->CSR = CORDIC_CSR_SINCOS_6ITER;
 800b206:	4b7f      	ldr	r3, [pc, #508]	@ (800b404 <cli_poll+0x6d4>)
 800b208:	4a7f      	ldr	r2, [pc, #508]	@ (800b408 <cli_poll+0x6d8>)
 800b20a:	601a      	str	r2, [r3, #0]
  uint32_t pack = 0, hw = 0, unpack = 0;
 800b20c:	2300      	movs	r3, #0
  while (rad >  PI) rad -= 2.0f*PI;
 800b20e:	a76a      	add	r7, pc, #424	@ (adr r7, 800b3b8 <cli_poll+0x688>)
 800b210:	e9d7 6700 	ldrd	r6, r7, [r7]
  while (rad < -PI) rad += 2.0f*PI;
 800b214:	f20f 1ba8 	addw	fp, pc, #424	@ 0x1a8
 800b218:	e9db ab00 	ldrd	sl, fp, [fp]
  return float_to_q31(rad / PI);
 800b21c:	e9cd 3304 	strd	r3, r3, [sp, #16]
    float a = (float)i * 0.001f;
 800b220:	ed9f 9a7a 	vldr	s18, [pc, #488]	@ 800b40c <cli_poll+0x6dc>
  return (int32_t)(x * 2147483648.0f); // 2^31
 800b224:	eddf 8a7a 	vldr	s17, [pc, #488]	@ 800b410 <cli_poll+0x6e0>
  return (float)q / 2147483648.0f;
 800b228:	ed9f 8a7a 	vldr	s16, [pc, #488]	@ 800b414 <cli_poll+0x6e4>
    uint32_t t0 = DWT->CYCCNT;
 800b22c:	f8df 81fc 	ldr.w	r8, [pc, #508]	@ 800b42c <cli_poll+0x6fc>
  uint32_t pack = 0, hw = 0, unpack = 0;
 800b230:	9303      	str	r3, [sp, #12]
 800b232:	4699      	mov	r9, r3
  return float_to_q31(rad / PI);
 800b234:	9107      	str	r1, [sp, #28]
  while (rad >  PI) rad -= 2.0f*PI;
 800b236:	ee07 9a90 	vmov	s15, r9
 800b23a:	eef8 7a67 	vcvt.f32.u32	s15, s15
    uint32_t t0 = DWT->CYCCNT;
 800b23e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b242:	9306      	str	r3, [sp, #24]
  while (rad >  PI) rad -= 2.0f*PI;
 800b244:	ee67 7a89 	vmul.f32	s15, s15, s18
 800b248:	ee17 0a90 	vmov	r0, s15
 800b24c:	e007      	b.n	800b25e <cli_poll+0x52e>
 800b24e:	4632      	mov	r2, r6
 800b250:	463b      	mov	r3, r7
 800b252:	4620      	mov	r0, r4
 800b254:	4629      	mov	r1, r5
 800b256:	f7f5 f847 	bl	80002e8 <__aeabi_dsub>
 800b25a:	f7f5 fc97 	bl	8000b8c <__aeabi_d2f>
 800b25e:	f7f5 f9a3 	bl	80005a8 <__aeabi_f2d>
 800b262:	a359      	add	r3, pc, #356	@ (adr r3, 800b3c8 <cli_poll+0x698>)
 800b264:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b268:	4604      	mov	r4, r0
 800b26a:	460d      	mov	r5, r1
 800b26c:	f7f5 fc84 	bl	8000b78 <__aeabi_dcmpgt>
 800b270:	2800      	cmp	r0, #0
 800b272:	d1ec      	bne.n	800b24e <cli_poll+0x51e>
  while (rad < -PI) rad += 2.0f*PI;
 800b274:	4652      	mov	r2, sl
 800b276:	465b      	mov	r3, fp
 800b278:	4620      	mov	r0, r4
 800b27a:	4629      	mov	r1, r5
 800b27c:	f7f5 fc5e 	bl	8000b3c <__aeabi_dcmplt>
 800b280:	b188      	cbz	r0, 800b2a6 <cli_poll+0x576>
 800b282:	4632      	mov	r2, r6
 800b284:	463b      	mov	r3, r7
 800b286:	4620      	mov	r0, r4
 800b288:	4629      	mov	r1, r5
 800b28a:	f7f5 f82f 	bl	80002ec <__adddf3>
 800b28e:	f7f5 fc7d 	bl	8000b8c <__aeabi_d2f>
 800b292:	f7f5 f989 	bl	80005a8 <__aeabi_f2d>
 800b296:	4652      	mov	r2, sl
 800b298:	465b      	mov	r3, fp
 800b29a:	4604      	mov	r4, r0
 800b29c:	460d      	mov	r5, r1
 800b29e:	f7f5 fc4d 	bl	8000b3c <__aeabi_dcmplt>
 800b2a2:	2800      	cmp	r0, #0
 800b2a4:	d1ed      	bne.n	800b282 <cli_poll+0x552>
    uint32_t t1 = DWT->CYCCNT;
 800b2a6:	f8d8 3004 	ldr.w	r3, [r8, #4]
    pack += (t1 - t0);
 800b2aa:	9a06      	ldr	r2, [sp, #24]
 800b2ac:	1a9b      	subs	r3, r3, r2
 800b2ae:	9a04      	ldr	r2, [sp, #16]
 800b2b0:	441a      	add	r2, r3
  return float_to_q31(rad / PI);
 800b2b2:	4620      	mov	r0, r4
    pack += (t1 - t0);
 800b2b4:	9204      	str	r2, [sp, #16]
  return float_to_q31(rad / PI);
 800b2b6:	4629      	mov	r1, r5
 800b2b8:	a345      	add	r3, pc, #276	@ (adr r3, 800b3d0 <cli_poll+0x6a0>)
 800b2ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2be:	f7f5 f9cb 	bl	8000658 <__aeabi_dmul>
 800b2c2:	f7f5 fc63 	bl	8000b8c <__aeabi_d2f>
 800b2c6:	ee07 0a90 	vmov	s15, r0
  if (x < -1.0f) x = -1.0f;
 800b2ca:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800b2ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b2d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2d6:	bfb8      	it	lt
 800b2d8:	eef0 7a47 	vmovlt.f32	s15, s14
  return (int32_t)(x * 2147483648.0f); // 2^31
 800b2dc:	eef4 7ae8 	vcmpe.f32	s15, s17
 800b2e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2e4:	bf88      	it	hi
 800b2e6:	eef0 7a68 	vmovhi.f32	s15, s17
    CORDIC->WDATA = (uint32_t)in;
 800b2ea:	4b46      	ldr	r3, [pc, #280]	@ (800b404 <cli_poll+0x6d4>)
    t0 = DWT->CYCCNT;
 800b2ec:	f8d8 4004 	ldr.w	r4, [r8, #4]
  return (int32_t)(x * 2147483648.0f); // 2^31
 800b2f0:	eefe 7ae0 	vcvt.s32.f32	s15, s15, #31
  for (uint32_t i = 0; i < n; i++) {
 800b2f4:	f109 0901 	add.w	r9, r9, #1
    CORDIC->WDATA = (uint32_t)in;
 800b2f8:	edc3 7a01 	vstr	s15, [r3, #4]
    cos_q31 = (int32_t)CORDIC->RDATA;
 800b2fc:	689a      	ldr	r2, [r3, #8]
 800b2fe:	920c      	str	r2, [sp, #48]	@ 0x30
    sin_q31 = (int32_t)CORDIC->RDATA;
 800b300:	689b      	ldr	r3, [r3, #8]
 800b302:	930d      	str	r3, [sp, #52]	@ 0x34
    t1 = DWT->CYCCNT;
 800b304:	f8d8 3004 	ldr.w	r3, [r8, #4]
    hw += (t1 - t0);
 800b308:	9a05      	ldr	r2, [sp, #20]
 800b30a:	1b1b      	subs	r3, r3, r4
 800b30c:	441a      	add	r2, r3
 800b30e:	9205      	str	r2, [sp, #20]
    t0 = DWT->CYCCNT;
 800b310:	f8d8 2004 	ldr.w	r2, [r8, #4]
    cs = q31_to_float(cos_q31);
 800b314:	eddd 7a0c 	vldr	s15, [sp, #48]	@ 0x30
  return (float)q / 2147483648.0f;
 800b318:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b31c:	ee67 7a88 	vmul.f32	s15, s15, s16
    cs = q31_to_float(cos_q31);
 800b320:	edcd 7a0e 	vstr	s15, [sp, #56]	@ 0x38
    sn = q31_to_float(sin_q31);
 800b324:	eddd 7a0d 	vldr	s15, [sp, #52]	@ 0x34
  return (float)q / 2147483648.0f;
 800b328:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b32c:	ee67 7a88 	vmul.f32	s15, s15, s16
    sn = q31_to_float(sin_q31);
 800b330:	edcd 7a0f 	vstr	s15, [sp, #60]	@ 0x3c
    t1 = DWT->CYCCNT;
 800b334:	f8d8 3004 	ldr.w	r3, [r8, #4]
    unpack += (t1 - t0);
 800b338:	1a9b      	subs	r3, r3, r2
 800b33a:	9a03      	ldr	r2, [sp, #12]
 800b33c:	441a      	add	r2, r3
  for (uint32_t i = 0; i < n; i++) {
 800b33e:	9b07      	ldr	r3, [sp, #28]
    unpack += (t1 - t0);
 800b340:	9203      	str	r2, [sp, #12]
  for (uint32_t i = 0; i < n; i++) {
 800b342:	4599      	cmp	r9, r3
 800b344:	f47f af77 	bne.w	800b236 <cli_poll+0x506>
  (void)cs; (void)sn;
 800b348:	4615      	mov	r5, r2
    uint32_t total = pack + hw + unpack;
 800b34a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  (void)cs; (void)sn;
 800b34e:	990e      	ldr	r1, [sp, #56]	@ 0x38
    LOGI(" cordicbd n=%lu ", (unsigned long)n);
 800b350:	4831      	ldr	r0, [pc, #196]	@ (800b418 <cli_poll+0x6e8>)
  (void)cs; (void)sn;
 800b352:	990f      	ldr	r1, [sp, #60]	@ 0x3c
    LOGI(" cordicbd n=%lu ", (unsigned long)n);
 800b354:	4649      	mov	r1, r9
    uint32_t total = pack + hw + unpack;
 800b356:	18d4      	adds	r4, r2, r3
    LOGI(" cordicbd n=%lu ", (unsigned long)n);
 800b358:	f000 fecc 	bl	800c0f4 <log_printf>
 800b35c:	481f      	ldr	r0, [pc, #124]	@ (800b3dc <cli_poll+0x6ac>)
 800b35e:	f000 fec9 	bl	800c0f4 <log_printf>
    LOGI("  pack   (float->q31): %7lu cyc  (%lu/call)", (unsigned long)pack,   (unsigned long)(pack/n));
 800b362:	9a04      	ldr	r2, [sp, #16]
 800b364:	482d      	ldr	r0, [pc, #180]	@ (800b41c <cli_poll+0x6ec>)
 800b366:	4611      	mov	r1, r2
 800b368:	fbb2 f2f9 	udiv	r2, r2, r9
 800b36c:	f000 fec2 	bl	800c0f4 <log_printf>
 800b370:	481a      	ldr	r0, [pc, #104]	@ (800b3dc <cli_poll+0x6ac>)
 800b372:	f000 febf 	bl	800c0f4 <log_printf>
    LOGI("  hw     (WDATA/RDATA): %7lu cyc  (%lu/call)", (unsigned long)hw,     (unsigned long)(hw/n));
 800b376:	9b05      	ldr	r3, [sp, #20]
 800b378:	4829      	ldr	r0, [pc, #164]	@ (800b420 <cli_poll+0x6f0>)
 800b37a:	fbb3 f2f9 	udiv	r2, r3, r9
 800b37e:	4619      	mov	r1, r3
 800b380:	f000 feb8 	bl	800c0f4 <log_printf>
 800b384:	4815      	ldr	r0, [pc, #84]	@ (800b3dc <cli_poll+0x6ac>)
 800b386:	f000 feb5 	bl	800c0f4 <log_printf>
    LOGI("  unpack (q31->float): %7lu cyc  (%lu/call)", (unsigned long)unpack, (unsigned long)(unpack/n));
 800b38a:	fbb5 f2f9 	udiv	r2, r5, r9
 800b38e:	4629      	mov	r1, r5
 800b390:	4824      	ldr	r0, [pc, #144]	@ (800b424 <cli_poll+0x6f4>)
 800b392:	f000 feaf 	bl	800c0f4 <log_printf>
    uint32_t total = pack + hw + unpack;
 800b396:	442c      	add	r4, r5
    LOGI("  unpack (q31->float): %7lu cyc  (%lu/call)", (unsigned long)unpack, (unsigned long)(unpack/n));
 800b398:	4810      	ldr	r0, [pc, #64]	@ (800b3dc <cli_poll+0x6ac>)
 800b39a:	f000 feab 	bl	800c0f4 <log_printf>
    LOGI("  total             : %7lu cyc  (%lu/call)", (unsigned long)total,  (unsigned long)(total/n));
 800b39e:	fbb4 f2f9 	udiv	r2, r4, r9
 800b3a2:	4821      	ldr	r0, [pc, #132]	@ (800b428 <cli_poll+0x6f8>)
 800b3a4:	4621      	mov	r1, r4
 800b3a6:	f000 fea5 	bl	800c0f4 <log_printf>
 800b3aa:	480c      	ldr	r0, [pc, #48]	@ (800b3dc <cli_poll+0x6ac>)
 800b3ac:	f000 fea2 	bl	800c0f4 <log_printf>
    return;
 800b3b0:	e550      	b.n	800ae54 <cli_poll+0x124>
 800b3b2:	bf00      	nop
 800b3b4:	f3af 8000 	nop.w
 800b3b8:	54442d18 	.word	0x54442d18
 800b3bc:	401921fb 	.word	0x401921fb
 800b3c0:	54442d18 	.word	0x54442d18
 800b3c4:	c00921fb 	.word	0xc00921fb
 800b3c8:	54442d18 	.word	0x54442d18
 800b3cc:	400921fb 	.word	0x400921fb
 800b3d0:	6dc9c883 	.word	0x6dc9c883
 800b3d4:	3fd45f30 	.word	0x3fd45f30
 800b3d8:	0800dcec 	.word	0x0800dcec
 800b3dc:	0800d9a8 	.word	0x0800d9a8
 800b3e0:	0800dd28 	.word	0x0800dd28
 800b3e4:	0800dd9c 	.word	0x0800dd9c
 800b3e8:	0800ddd4 	.word	0x0800ddd4
 800b3ec:	0800ddf8 	.word	0x0800ddf8
 800b3f0:	0800de14 	.word	0x0800de14
 800b3f4:	0800de30 	.word	0x0800de30
 800b3f8:	0800de4c 	.word	0x0800de4c
 800b3fc:	0800de68 	.word	0x0800de68
 800b400:	0800dea8 	.word	0x0800dea8
 800b404:	40020c00 	.word	0x40020c00
 800b408:	00080060 	.word	0x00080060
 800b40c:	3a83126f 	.word	0x3a83126f
 800b410:	3f7fffef 	.word	0x3f7fffef
 800b414:	30000000 	.word	0x30000000
 800b418:	0800df8c 	.word	0x0800df8c
 800b41c:	0800dfb0 	.word	0x0800dfb0
 800b420:	0800dfe0 	.word	0x0800dfe0
 800b424:	0800e014 	.word	0x0800e014
 800b428:	0800e044 	.word	0x0800e044
 800b42c:	e0001000 	.word	0xe0001000
      while (*p == ' ') p++;
 800b430:	2b20      	cmp	r3, #32
      char *p = cmd + 7;
 800b432:	f104 0007 	add.w	r0, r4, #7
      while (*p == ' ') p++;
 800b436:	d105      	bne.n	800b444 <cli_poll+0x714>
 800b438:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 800b43c:	2b20      	cmp	r3, #32
 800b43e:	d0fb      	beq.n	800b438 <cli_poll+0x708>
      if (*p) n = (uint32_t)strtoul(p, NULL, 10);
 800b440:	2b00      	cmp	r3, #0
 800b442:	d15b      	bne.n	800b4fc <cli_poll+0x7cc>
      if (n == 0) n = 32;
 800b444:	f04f 0920 	mov.w	r9, #32
      uint32_t end = fmac_rt_log_idx;
 800b448:	4bbb      	ldr	r3, [pc, #748]	@ (800b738 <cli_poll+0xa08>)
      LOGI(" last %lu samples ", (unsigned long)n);
 800b44a:	48bc      	ldr	r0, [pc, #752]	@ (800b73c <cli_poll+0xa0c>)
      uint32_t end = fmac_rt_log_idx;
 800b44c:	681e      	ldr	r6, [r3, #0]
      if (end < n) n = end;   /*  */
 800b44e:	45b1      	cmp	r9, r6
 800b450:	bf28      	it	cs
 800b452:	46b1      	movcs	r9, r6
      LOGI(" last %lu samples ", (unsigned long)n);
 800b454:	4649      	mov	r1, r9
 800b456:	f000 fe4d 	bl	800c0f4 <log_printf>
 800b45a:	48b9      	ldr	r0, [pc, #740]	@ (800b740 <cli_poll+0xa10>)
 800b45c:	f000 fe4a 	bl	800c0f4 <log_printf>
      LOGI("  idx     raw    filt    diff");
 800b460:	48b8      	ldr	r0, [pc, #736]	@ (800b744 <cli_poll+0xa14>)
 800b462:	f000 fe47 	bl	800c0f4 <log_printf>
 800b466:	48b6      	ldr	r0, [pc, #728]	@ (800b740 <cli_poll+0xa10>)
 800b468:	f000 fe44 	bl	800c0f4 <log_printf>
      for (uint32_t i = 0; i < n; i++) {
 800b46c:	f1b9 0f00 	cmp.w	r9, #0
 800b470:	f43f acf0 	beq.w	800ae54 <cli_poll+0x124>
 800b474:	4db4      	ldr	r5, [pc, #720]	@ (800b748 <cli_poll+0xa18>)
        LOGI("  [%3lu] %6d  %6d  %6d", (unsigned long)i,
 800b476:	f8df 830c 	ldr.w	r8, [pc, #780]	@ 800b784 <cli_poll+0xa54>
 800b47a:	4fb1      	ldr	r7, [pc, #708]	@ (800b740 <cli_poll+0xa10>)
        uint32_t idx = (end - n + i) % FMAC_RT_LOG_SIZE;
 800b47c:	eba6 0609 	sub.w	r6, r6, r9
      for (uint32_t i = 0; i < n; i++) {
 800b480:	2400      	movs	r4, #0
        uint32_t idx = (end - n + i) % FMAC_RT_LOG_SIZE;
 800b482:	19a3      	adds	r3, r4, r6
 800b484:	b2db      	uxtb	r3, r3
        int16_t f = fmac_rt_log[idx].filt;
 800b486:	eb05 0183 	add.w	r1, r5, r3, lsl #2
        int16_t r = fmac_rt_log[idx].raw;
 800b48a:	f835 2023 	ldrh.w	r2, [r5, r3, lsl #2]
        int16_t f = fmac_rt_log[idx].filt;
 800b48e:	884b      	ldrh	r3, [r1, #2]
        int16_t r = fmac_rt_log[idx].raw;
 800b490:	b212      	sxth	r2, r2
        int16_t f = fmac_rt_log[idx].filt;
 800b492:	b21b      	sxth	r3, r3
        LOGI("  [%3lu] %6d  %6d  %6d", (unsigned long)i,
 800b494:	1ad1      	subs	r1, r2, r3
 800b496:	9100      	str	r1, [sp, #0]
 800b498:	4640      	mov	r0, r8
 800b49a:	4621      	mov	r1, r4
 800b49c:	f000 fe2a 	bl	800c0f4 <log_printf>
      for (uint32_t i = 0; i < n; i++) {
 800b4a0:	3401      	adds	r4, #1
        LOGI("  [%3lu] %6d  %6d  %6d", (unsigned long)i,
 800b4a2:	4638      	mov	r0, r7
 800b4a4:	f000 fe26 	bl	800c0f4 <log_printf>
      for (uint32_t i = 0; i < n; i++) {
 800b4a8:	45a1      	cmp	r9, r4
 800b4aa:	d1ea      	bne.n	800b482 <cli_poll+0x752>
 800b4ac:	e4d2      	b.n	800ae54 <cli_poll+0x124>
        LOGI("  noise reduction (p-p): %.1fx", (double)raw_pp / (double)filt_pp);
 800b4ae:	4620      	mov	r0, r4
 800b4b0:	f7f5 f868 	bl	8000584 <__aeabi_i2d>
 800b4b4:	4604      	mov	r4, r0
 800b4b6:	4658      	mov	r0, fp
 800b4b8:	460d      	mov	r5, r1
 800b4ba:	f7f5 f863 	bl	8000584 <__aeabi_i2d>
 800b4be:	4602      	mov	r2, r0
 800b4c0:	460b      	mov	r3, r1
 800b4c2:	4620      	mov	r0, r4
 800b4c4:	4629      	mov	r1, r5
 800b4c6:	f7f5 f9f1 	bl	80008ac <__aeabi_ddiv>
 800b4ca:	4602      	mov	r2, r0
 800b4cc:	460b      	mov	r3, r1
 800b4ce:	489f      	ldr	r0, [pc, #636]	@ (800b74c <cli_poll+0xa1c>)
 800b4d0:	f000 fe10 	bl	800c0f4 <log_printf>
 800b4d4:	489a      	ldr	r0, [pc, #616]	@ (800b740 <cli_poll+0xa10>)
 800b4d6:	f000 fe0d 	bl	800c0f4 <log_printf>
 800b4da:	e65e      	b.n	800b19a <cli_poll+0x46a>
    LOGI("tick=%lu", (unsigned long)HAL_GetTick());
 800b4dc:	f7f9 fcae 	bl	8004e3c <HAL_GetTick>
 800b4e0:	4601      	mov	r1, r0
 800b4e2:	489b      	ldr	r0, [pc, #620]	@ (800b750 <cli_poll+0xa20>)
 800b4e4:	f000 fe06 	bl	800c0f4 <log_printf>
 800b4e8:	4895      	ldr	r0, [pc, #596]	@ (800b740 <cli_poll+0xa10>)
 800b4ea:	f000 fe03 	bl	800c0f4 <log_printf>
    return;
 800b4ee:	e4b1      	b.n	800ae54 <cli_poll+0x124>
  CORDIC->CSR = CORDIC_CSR_SINCOS_6ITER;
 800b4f0:	4b98      	ldr	r3, [pc, #608]	@ (800b754 <cli_poll+0xa24>)
 800b4f2:	4a99      	ldr	r2, [pc, #612]	@ (800b758 <cli_poll+0xa28>)
 800b4f4:	601a      	str	r2, [r3, #0]
    if (n == 0) n = 1000;
 800b4f6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800b4fa:	e687      	b.n	800b20c <cli_poll+0x4dc>
      if (*p) n = (uint32_t)strtoul(p, NULL, 10);
 800b4fc:	220a      	movs	r2, #10
 800b4fe:	2100      	movs	r1, #0
 800b500:	f000 fe80 	bl	800c204 <strtoul>
      if (n == 0) n = 32;
 800b504:	4681      	mov	r9, r0
 800b506:	2800      	cmp	r0, #0
 800b508:	d09c      	beq.n	800b444 <cli_poll+0x714>
      if (n > FMAC_RT_LOG_SIZE) n = FMAC_RT_LOG_SIZE;
 800b50a:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 800b50e:	bf28      	it	cs
 800b510:	f44f 7980 	movcs.w	r9, #256	@ 0x100
 800b514:	e798      	b.n	800b448 <cli_poll+0x718>
  if (strncmp(cmd, "fmaccmp", 7) == 0 && (cmd[7] == 0 || cmd[7] == ' ')) {
 800b516:	4991      	ldr	r1, [pc, #580]	@ (800b75c <cli_poll+0xa2c>)
 800b518:	2207      	movs	r2, #7
 800b51a:	4620      	mov	r0, r4
 800b51c:	f000 fec0 	bl	800c2a0 <strncmp>
 800b520:	2800      	cmp	r0, #0
 800b522:	f47f acd6 	bne.w	800aed2 <cli_poll+0x1a2>
 800b526:	79e3      	ldrb	r3, [r4, #7]
 800b528:	f013 0fdf 	tst.w	r3, #223	@ 0xdf
 800b52c:	f47f acd1 	bne.w	800aed2 <cli_poll+0x1a2>
    while (*p == ' ') p++;
 800b530:	2b20      	cmp	r3, #32
    char *p = cmd + 7;
 800b532:	f104 0007 	add.w	r0, r4, #7
    while (*p == ' ') p++;
 800b536:	d106      	bne.n	800b546 <cli_poll+0x816>
 800b538:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 800b53c:	2b20      	cmp	r3, #32
 800b53e:	d0fb      	beq.n	800b538 <cli_poll+0x808>
    if (*p) n = (uint32_t)strtoul(p, NULL, 10);
 800b540:	2b00      	cmp	r3, #0
 800b542:	f040 8452 	bne.w	800bdea <cli_poll+0x10ba>
 800b546:	f44f 7772 	mov.w	r7, #968	@ 0x3c8
    if (n == 0) n = 1000;
 800b54a:	f44f 767a 	mov.w	r6, #1000	@ 0x3e8
 800b54e:	f8df e238 	ldr.w	lr, [pc, #568]	@ 800b788 <cli_poll+0xa58>
 800b552:	4b83      	ldr	r3, [pc, #524]	@ (800b760 <cli_poll+0xa30>)
 800b554:	f8de 1000 	ldr.w	r1, [lr]
  lcg_state = 1664525u * lcg_state + 1013904223u;
 800b558:	f8df c230 	ldr.w	ip, [pc, #560]	@ 800b78c <cli_poll+0xa5c>
 800b55c:	4d81      	ldr	r5, [pc, #516]	@ (800b764 <cli_poll+0xa34>)
 800b55e:	4618      	mov	r0, r3
 800b560:	eb03 0446 	add.w	r4, r3, r6, lsl #1
 800b564:	fb0c 5101 	mla	r1, ip, r1, r5
  int32_t v = (int32_t)(lcg_state >> 16) - 32768;
 800b568:	0c0a      	lsrs	r2, r1, #16
 800b56a:	f5a2 4200 	sub.w	r2, r2, #32768	@ 0x8000
  return (int16_t)(v >> 1);
 800b56e:	1052      	asrs	r2, r2, #1
 800b570:	f820 2b02 	strh.w	r2, [r0], #2
  for (uint32_t i = 0; i < n; i++) g_x[i] = prng_q15();
 800b574:	4284      	cmp	r4, r0
 800b576:	d1f5      	bne.n	800b564 <cli_poll+0x834>
static inline uint32_t dwt_cycles(void) { return DWT->CYCCNT; }
 800b578:	4a7b      	ldr	r2, [pc, #492]	@ (800b768 <cli_poll+0xa38>)
 800b57a:	f8ce 1000 	str.w	r1, [lr]
 800b57e:	f8df 8210 	ldr.w	r8, [pc, #528]	@ 800b790 <cli_poll+0xa60>
 800b582:	6851      	ldr	r1, [r2, #4]
    if (acc < -32768) acc = -32768;
 800b584:	4a79      	ldr	r2, [pc, #484]	@ (800b76c <cli_poll+0xa3c>)
 800b586:	f1a6 0920 	sub.w	r9, r6, #32
static inline uint32_t dwt_cycles(void) { return DWT->CYCCNT; }
 800b58a:	46c4      	mov	ip, r8
 800b58c:	f06f 041f 	mvn.w	r4, #31
  for (uint32_t i = 0; i < n; i++) {
 800b590:	2500      	movs	r5, #0
    y[i] = (int16_t)acc;
 800b592:	f647 7eff 	movw	lr, #32767	@ 0x7fff
    if (n == 0) n = 1000;
 800b596:	4628      	mov	r0, r5
    int32_t acc = 0;
 800b598:	f04f 0a00 	mov.w	sl, #0
      int16_t xv = (idx >= 0) ? x[idx] : 0;
 800b59c:	2800      	cmp	r0, #0
      acc += xv;
 800b59e:	bfa8      	it	ge
 800b5a0:	f933 b010 	ldrshge.w	fp, [r3, r0, lsl #1]
    for (uint32_t k = 0; k < FMAC_TAPS; k++) {
 800b5a4:	f100 30ff 	add.w	r0, r0, #4294967295
      acc += xv;
 800b5a8:	bfa8      	it	ge
 800b5aa:	44da      	addge	sl, fp
    for (uint32_t k = 0; k < FMAC_TAPS; k++) {
 800b5ac:	4284      	cmp	r4, r0
 800b5ae:	d1f5      	bne.n	800b59c <cli_poll+0x86c>
    acc >>= 5;
 800b5b0:	ea4f 1a6a 	mov.w	sl, sl, asr #5
    if (acc < -32768) acc = -32768;
 800b5b4:	4592      	cmp	sl, r2
 800b5b6:	bfb8      	it	lt
 800b5b8:	4692      	movlt	sl, r2
    y[i] = (int16_t)acc;
 800b5ba:	45f2      	cmp	sl, lr
  for (uint32_t i = 0; i < n; i++) {
 800b5bc:	f104 0401 	add.w	r4, r4, #1
    y[i] = (int16_t)acc;
 800b5c0:	bfa8      	it	ge
 800b5c2:	46f2      	movge	sl, lr
  for (uint32_t i = 0; i < n; i++) {
 800b5c4:	45a1      	cmp	r9, r4
    y[i] = (int16_t)acc;
 800b5c6:	f82c ab02 	strh.w	sl, [ip], #2
  for (uint32_t i = 0; i < n; i++) {
 800b5ca:	f105 0501 	add.w	r5, r5, #1
 800b5ce:	d1e2      	bne.n	800b596 <cli_poll+0x866>
static inline uint32_t dwt_cycles(void) { return DWT->CYCCNT; }
 800b5d0:	4b65      	ldr	r3, [pc, #404]	@ (800b768 <cli_poll+0xa38>)
 800b5d2:	685b      	ldr	r3, [r3, #4]
    uint32_t hw   = bench_fmac_fir(n);
 800b5d4:	4630      	mov	r0, r6
  return (t1 - t0);
 800b5d6:	eba3 0a01 	sub.w	sl, r3, r1
    uint32_t hw   = bench_fmac_fir(n);
 800b5da:	f7ff fa5f 	bl	800aa9c <bench_fmac_fir>
 800b5de:	4681      	mov	r9, r0
    for (uint32_t i = 0; i < valid; i++) {
 800b5e0:	2f00      	cmp	r7, #0
 800b5e2:	f000 8420 	beq.w	800be26 <cli_poll+0x10f6>
 800b5e6:	4b62      	ldr	r3, [pc, #392]	@ (800b770 <cli_poll+0xa40>)
    int16_t max_abs = 0;
 800b5e8:	2400      	movs	r4, #0
 800b5ea:	eb03 0e47 	add.w	lr, r3, r7, lsl #1
    uint32_t diff = 0;
 800b5ee:	4625      	mov	r5, r4
      int16_t d = g_y_hw[i + 1] - g_y_soft[i];
 800b5f0:	f938 1b02 	ldrsh.w	r1, [r8], #2
 800b5f4:	f833 2f02 	ldrh.w	r2, [r3, #2]!
 800b5f8:	b289      	uxth	r1, r1
      if (d < 0) d = -d;
 800b5fa:	1a88      	subs	r0, r1, r2
      int16_t d = g_y_hw[i + 1] - g_y_soft[i];
 800b5fc:	1a52      	subs	r2, r2, r1
 800b5fe:	b212      	sxth	r2, r2
      if (d < 0) d = -d;
 800b600:	2a00      	cmp	r2, #0
 800b602:	bfb8      	it	lt
 800b604:	b202      	sxthlt	r2, r0
      if (d > max_abs) max_abs = d;
 800b606:	4294      	cmp	r4, r2
 800b608:	bfb8      	it	lt
 800b60a:	4614      	movlt	r4, r2
      if (d != 0) diff++;
 800b60c:	b102      	cbz	r2, 800b610 <cli_poll+0x8e0>
 800b60e:	3501      	adds	r5, #1
    for (uint32_t i = 0; i < valid; i++) {
 800b610:	4573      	cmp	r3, lr
 800b612:	d1ed      	bne.n	800b5f0 <cli_poll+0x8c0>
    float sp = (hw == 0 || hw == 0xFFFFFFFFu) ? 0.0f : ((float)soft / (float)hw);
 800b614:	f109 33ff 	add.w	r3, r9, #4294967295
 800b618:	3303      	adds	r3, #3
 800b61a:	f200 83b9 	bhi.w	800bd90 <cli_poll+0x1060>
 800b61e:	ee07 9a90 	vmov	s15, r9
 800b622:	eeb8 7a67 	vcvt.f32.u32	s14, s15
    LOGI("fmaccmp n=%lu soft=%lu cyc hw=%lu cyc speedup=%.2fx",
 800b626:	ee07 aa90 	vmov	s15, sl
 800b62a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b62e:	eec7 7a87 	vdiv.f32	s15, s15, s14
 800b632:	ee17 0a90 	vmov	r0, s15
 800b636:	f7f4 ffb7 	bl	80005a8 <__aeabi_f2d>
 800b63a:	e9cd 0100 	strd	r0, r1, [sp]
 800b63e:	464b      	mov	r3, r9
 800b640:	4652      	mov	r2, sl
 800b642:	4631      	mov	r1, r6
 800b644:	484b      	ldr	r0, [pc, #300]	@ (800b774 <cli_poll+0xa44>)
 800b646:	f000 fd55 	bl	800c0f4 <log_printf>
 800b64a:	483d      	ldr	r0, [pc, #244]	@ (800b740 <cli_poll+0xa10>)
 800b64c:	f000 fd52 	bl	800c0f4 <log_printf>
    LOGI("  compared=%lu/%lu  diff_count=%lu  max_abs_diff=%d",
 800b650:	4849      	ldr	r0, [pc, #292]	@ (800b778 <cli_poll+0xa48>)
 800b652:	9400      	str	r4, [sp, #0]
 800b654:	462b      	mov	r3, r5
 800b656:	4632      	mov	r2, r6
 800b658:	4639      	mov	r1, r7
 800b65a:	f000 fd4b 	bl	800c0f4 <log_printf>
 800b65e:	4838      	ldr	r0, [pc, #224]	@ (800b740 <cli_poll+0xa10>)
 800b660:	f000 fd48 	bl	800c0f4 <log_printf>
    return;
 800b664:	f7ff bbf6 	b.w	800ae54 <cli_poll+0x124>
    while (*p == ' ') p++;
 800b668:	2b20      	cmp	r3, #32
    char *p = cmd + 7;
 800b66a:	f104 0007 	add.w	r0, r4, #7
    while (*p == ' ') p++;
 800b66e:	d106      	bne.n	800b67e <cli_poll+0x94e>
 800b670:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 800b674:	2b20      	cmp	r3, #32
 800b676:	d0fb      	beq.n	800b670 <cli_poll+0x940>
    if (*p) n = (uint32_t)strtoul(p, NULL, 10);
 800b678:	2b00      	cmp	r3, #0
 800b67a:	f040 8330 	bne.w	800bcde <cli_poll+0xfae>
  volatile float s=0, c=0;
 800b67e:	2300      	movs	r3, #0
 800b680:	9312      	str	r3, [sp, #72]	@ 0x48
  uint32_t t0 = DWT->CYCCNT;
 800b682:	4939      	ldr	r1, [pc, #228]	@ (800b768 <cli_poll+0xa38>)
  volatile float s=0, c=0;
 800b684:	9313      	str	r3, [sp, #76]	@ 0x4c
  (void)s;
 800b686:	9812      	ldr	r0, [sp, #72]	@ 0x48
    c = cosf(a);
 800b688:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
    if (n == 0) n = 1000;
 800b68c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b690:	9003      	str	r0, [sp, #12]
  (void)c;
 800b692:	9813      	ldr	r0, [sp, #76]	@ 0x4c
  uint32_t t0 = DWT->CYCCNT;
 800b694:	684d      	ldr	r5, [r1, #4]
    s = sinf(a);
 800b696:	9312      	str	r3, [sp, #72]	@ 0x48
    c = cosf(a);
 800b698:	9213      	str	r2, [sp, #76]	@ 0x4c
    float a = (float)i * 0.001f;
 800b69a:	eddf 8a38 	vldr	s17, [pc, #224]	@ 800b77c <cli_poll+0xa4c>
  for (uint32_t i=0;i<n;i++){
 800b69e:	9e03      	ldr	r6, [sp, #12]
 800b6a0:	2401      	movs	r4, #1
    float a = (float)i * 0.001f;
 800b6a2:	ee07 4a90 	vmov	s15, r4
 800b6a6:	eeb8 8a67 	vcvt.f32.u32	s16, s15
  for (uint32_t i=0;i<n;i++){
 800b6aa:	3401      	adds	r4, #1
    float a = (float)i * 0.001f;
 800b6ac:	ee28 8a28 	vmul.f32	s16, s16, s17
    s = sinf(a);
 800b6b0:	eeb0 0a48 	vmov.f32	s0, s16
 800b6b4:	f001 fad4 	bl	800cc60 <sinf>
 800b6b8:	eef0 7a40 	vmov.f32	s15, s0
    c = cosf(a);
 800b6bc:	eeb0 0a48 	vmov.f32	s0, s16
    s = sinf(a);
 800b6c0:	eeb0 8a67 	vmov.f32	s16, s15
    c = cosf(a);
 800b6c4:	f001 fa88 	bl	800cbd8 <cosf>
  for (uint32_t i=0;i<n;i++){
 800b6c8:	42b4      	cmp	r4, r6
    s = sinf(a);
 800b6ca:	ed8d 8a12 	vstr	s16, [sp, #72]	@ 0x48
    c = cosf(a);
 800b6ce:	ed8d 0a13 	vstr	s0, [sp, #76]	@ 0x4c
  for (uint32_t i=0;i<n;i++){
 800b6d2:	d1e6      	bne.n	800b6a2 <cli_poll+0x972>
  uint32_t t1 = DWT->CYCCNT;
 800b6d4:	4c24      	ldr	r4, [pc, #144]	@ (800b768 <cli_poll+0xa38>)
    uint32_t hal  = bench_cordic_sincos(n);
 800b6d6:	9803      	ldr	r0, [sp, #12]
  uint32_t t1 = DWT->CYCCNT;
 800b6d8:	6863      	ldr	r3, [r4, #4]
  CORDIC->CSR = CORDIC_CSR_SINCOS_6ITER;
 800b6da:	f8df 9078 	ldr.w	r9, [pc, #120]	@ 800b754 <cli_poll+0xa24>
    float a = (float)i * 0.001f;
 800b6de:	ed9f 9a27 	vldr	s18, [pc, #156]	@ 800b77c <cli_poll+0xa4c>
  return (int32_t)(x * 2147483648.0f); // 2^31
 800b6e2:	eddf 8a27 	vldr	s17, [pc, #156]	@ 800b780 <cli_poll+0xa50>
  return (t1 - t0);
 800b6e6:	1b5b      	subs	r3, r3, r5
 800b6e8:	9304      	str	r3, [sp, #16]
    uint32_t hal  = bench_cordic_sincos(n);
 800b6ea:	f7ff f91d 	bl	800a928 <bench_cordic_sincos>
  CORDIC->CSR = CORDIC_CSR_SINCOS_6ITER;
 800b6ee:	4b1a      	ldr	r3, [pc, #104]	@ (800b758 <cli_poll+0xa28>)
 800b6f0:	f8c9 3000 	str.w	r3, [r9]
  uint32_t t0 = DWT->CYCCNT;
 800b6f4:	6862      	ldr	r2, [r4, #4]
  while (rad >  PI) rad -= 2.0f*PI;
 800b6f6:	a70c      	add	r7, pc, #48	@ (adr r7, 800b728 <cli_poll+0x9f8>)
 800b6f8:	e9d7 6700 	ldrd	r6, r7, [r7]
  while (rad < -PI) rad += 2.0f*PI;
 800b6fc:	f20f 0b30 	addw	fp, pc, #48	@ 0x30
 800b700:	e9db ab00 	ldrd	sl, fp, [fp]
  return float_to_q31(rad / PI);
 800b704:	e9cd 0205 	strd	r0, r2, [sp, #20]
  if (x < -1.0f) x = -1.0f;
 800b708:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
  for (uint32_t i = 0; i < n; i++) {
 800b70c:	f04f 0800 	mov.w	r8, #0
    float a = (float)i * 0.001f;
 800b710:	ee07 8a90 	vmov	s15, r8
 800b714:	eef8 7a67 	vcvt.f32.u32	s15, s15
  while (rad >  PI) rad -= 2.0f*PI;
 800b718:	ee67 7a89 	vmul.f32	s15, s15, s18
 800b71c:	ee17 0a90 	vmov	r0, s15
 800b720:	e040      	b.n	800b7a4 <cli_poll+0xa74>
 800b722:	bf00      	nop
 800b724:	f3af 8000 	nop.w
 800b728:	54442d18 	.word	0x54442d18
 800b72c:	401921fb 	.word	0x401921fb
 800b730:	54442d18 	.word	0x54442d18
 800b734:	c00921fb 	.word	0xc00921fb
 800b738:	20017be8 	.word	0x20017be8
 800b73c:	0800ded4 	.word	0x0800ded4
 800b740:	0800d9a8 	.word	0x0800d9a8
 800b744:	0800def8 	.word	0x0800def8
 800b748:	20017bec 	.word	0x20017bec
 800b74c:	0800de84 	.word	0x0800de84
 800b750:	0800df40 	.word	0x0800df40
 800b754:	40020c00 	.word	0x40020c00
 800b758:	00080060 	.word	0x00080060
 800b75c:	0800e314 	.word	0x0800e314
 800b760:	20015474 	.word	0x20015474
 800b764:	3c6ef35f 	.word	0x3c6ef35f
 800b768:	e0001000 	.word	0xe0001000
 800b76c:	ffff8000 	.word	0xffff8000
 800b770:	20010654 	.word	0x20010654
 800b774:	0800e31c 	.word	0x0800e31c
 800b778:	0800e354 	.word	0x0800e354
 800b77c:	3a83126f 	.word	0x3a83126f
 800b780:	3f7fffef 	.word	0x3f7fffef
 800b784:	0800df1c 	.word	0x0800df1c
 800b788:	200004ec 	.word	0x200004ec
 800b78c:	0019660d 	.word	0x0019660d
 800b790:	20012d64 	.word	0x20012d64
 800b794:	4632      	mov	r2, r6
 800b796:	463b      	mov	r3, r7
 800b798:	4620      	mov	r0, r4
 800b79a:	4629      	mov	r1, r5
 800b79c:	f7f4 fda4 	bl	80002e8 <__aeabi_dsub>
 800b7a0:	f7f5 f9f4 	bl	8000b8c <__aeabi_d2f>
 800b7a4:	f7f4 ff00 	bl	80005a8 <__aeabi_f2d>
 800b7a8:	a3e8      	add	r3, pc, #928	@ (adr r3, 800bb4c <cli_poll+0xe1c>)
 800b7aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7ae:	4604      	mov	r4, r0
 800b7b0:	460d      	mov	r5, r1
 800b7b2:	f7f5 f9e1 	bl	8000b78 <__aeabi_dcmpgt>
 800b7b6:	2800      	cmp	r0, #0
 800b7b8:	d1ec      	bne.n	800b794 <cli_poll+0xa64>
  while (rad < -PI) rad += 2.0f*PI;
 800b7ba:	4652      	mov	r2, sl
 800b7bc:	465b      	mov	r3, fp
 800b7be:	4620      	mov	r0, r4
 800b7c0:	4629      	mov	r1, r5
 800b7c2:	f7f5 f9bb 	bl	8000b3c <__aeabi_dcmplt>
 800b7c6:	b188      	cbz	r0, 800b7ec <cli_poll+0xabc>
 800b7c8:	4632      	mov	r2, r6
 800b7ca:	463b      	mov	r3, r7
 800b7cc:	4620      	mov	r0, r4
 800b7ce:	4629      	mov	r1, r5
 800b7d0:	f7f4 fd8c 	bl	80002ec <__adddf3>
 800b7d4:	f7f5 f9da 	bl	8000b8c <__aeabi_d2f>
 800b7d8:	f7f4 fee6 	bl	80005a8 <__aeabi_f2d>
 800b7dc:	4652      	mov	r2, sl
 800b7de:	465b      	mov	r3, fp
 800b7e0:	4604      	mov	r4, r0
 800b7e2:	460d      	mov	r5, r1
 800b7e4:	f7f5 f9aa 	bl	8000b3c <__aeabi_dcmplt>
 800b7e8:	2800      	cmp	r0, #0
 800b7ea:	d1ed      	bne.n	800b7c8 <cli_poll+0xa98>
  return float_to_q31(rad / PI);
 800b7ec:	a3d9      	add	r3, pc, #868	@ (adr r3, 800bb54 <cli_poll+0xe24>)
 800b7ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7f2:	4620      	mov	r0, r4
 800b7f4:	4629      	mov	r1, r5
 800b7f6:	f7f4 ff2f 	bl	8000658 <__aeabi_dmul>
 800b7fa:	f7f5 f9c7 	bl	8000b8c <__aeabi_d2f>
 800b7fe:	ee07 0a90 	vmov	s15, r0
  if (x < -1.0f) x = -1.0f;
 800b802:	eef4 7ac8 	vcmpe.f32	s15, s16
 800b806:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b80a:	bfb8      	it	lt
 800b80c:	eef0 7a48 	vmovlt.f32	s15, s16
  return (int32_t)(x * 2147483648.0f); // 2^31
 800b810:	eef4 7ae8 	vcmpe.f32	s15, s17
 800b814:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b818:	bf88      	it	hi
 800b81a:	eef0 7a68 	vmovhi.f32	s15, s17
 800b81e:	eefe 7ae0 	vcvt.s32.f32	s15, s15, #31
  for (uint32_t i = 0; i < n; i++) {
 800b822:	f108 0801 	add.w	r8, r8, #1
    CORDIC->WDATA = (uint32_t)in;     /*    */
 800b826:	edc9 7a01 	vstr	s15, [r9, #4]
    cos_q31 = (int32_t)CORDIC->RDATA; /*  cos () */
 800b82a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800b82e:	9310      	str	r3, [sp, #64]	@ 0x40
    sin_q31 = (int32_t)CORDIC->RDATA; /*  sin */
 800b830:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800b834:	9311      	str	r3, [sp, #68]	@ 0x44
  for (uint32_t i = 0; i < n; i++) {
 800b836:	9b03      	ldr	r3, [sp, #12]
 800b838:	4598      	cmp	r8, r3
 800b83a:	f47f af69 	bne.w	800b710 <cli_poll+0x9e0>
  uint32_t t1 = DWT->CYCCNT;
 800b83e:	4bae      	ldr	r3, [pc, #696]	@ (800baf8 <cli_poll+0xdc8>)
  CORDIC->CSR = CORDIC_CSR_SINCOS_6ITER;
 800b840:	49ae      	ldr	r1, [pc, #696]	@ (800bafc <cli_poll+0xdcc>)
  uint32_t t1 = DWT->CYCCNT;
 800b842:	685c      	ldr	r4, [r3, #4]
 800b844:	48ae      	ldr	r0, [pc, #696]	@ (800bb00 <cli_poll+0xdd0>)
 800b846:	e9dd 5205 	ldrd	r5, r2, [sp, #20]
  return (t1 - t0);
 800b84a:	1aa4      	subs	r4, r4, r2
  (void)cos_q31; (void)sin_q31;
 800b84c:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800b84e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
  CORDIC->CSR = CORDIC_CSR_SINCOS_6ITER;
 800b850:	f8c9 1000 	str.w	r1, [r9]
  uint32_t t0 = DWT->CYCCNT;
 800b854:	685f      	ldr	r7, [r3, #4]
  for (uint32_t i = 0; i < n; i++) {
 800b856:	9b03      	ldr	r3, [sp, #12]
    CORDIC->WDATA = phase;
 800b858:	4aaa      	ldr	r2, [pc, #680]	@ (800bb04 <cli_poll+0xdd4>)
 800b85a:	fb03 f000 	mul.w	r0, r3, r0
  uint32_t phase = 0;
 800b85e:	2300      	movs	r3, #0
    CORDIC->WDATA = phase;
 800b860:	6053      	str	r3, [r2, #4]
    c = (int32_t)CORDIC->RDATA;
 800b862:	6891      	ldr	r1, [r2, #8]
 800b864:	9108      	str	r1, [sp, #32]
    phase += step;
 800b866:	f503 2326 	add.w	r3, r3, #679936	@ 0xa6000
 800b86a:	f603 632d 	addw	r3, r3, #3629	@ 0xe2d
    s = (int32_t)CORDIC->RDATA;
 800b86e:	6891      	ldr	r1, [r2, #8]
 800b870:	9109      	str	r1, [sp, #36]	@ 0x24
  for (uint32_t i = 0; i < n; i++) {
 800b872:	4283      	cmp	r3, r0
 800b874:	d1f4      	bne.n	800b860 <cli_poll+0xb30>
  uint32_t t1 = DWT->CYCCNT;
 800b876:	4ba0      	ldr	r3, [pc, #640]	@ (800baf8 <cli_poll+0xdc8>)
    LOGI(" cordicr n=%lu ", (unsigned long)n);
 800b878:	48a3      	ldr	r0, [pc, #652]	@ (800bb08 <cli_poll+0xdd8>)
  uint32_t t1 = DWT->CYCCNT;
 800b87a:	685e      	ldr	r6, [r3, #4]
  (void)c; (void)s;
 800b87c:	9b08      	ldr	r3, [sp, #32]
 800b87e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
  return (t1 - t0);
 800b880:	1bf6      	subs	r6, r6, r7
    LOGI(" cordicr n=%lu ", (unsigned long)n);
 800b882:	9f03      	ldr	r7, [sp, #12]
 800b884:	4639      	mov	r1, r7
 800b886:	f000 fc35 	bl	800c0f4 <log_printf>
 800b88a:	48a0      	ldr	r0, [pc, #640]	@ (800bb0c <cli_poll+0xddc>)
 800b88c:	f000 fc32 	bl	800c0f4 <log_printf>
    LOGI("  sinf+cosf  : %7lu cyc  (%lu/call)",
 800b890:	9a04      	ldr	r2, [sp, #16]
 800b892:	489f      	ldr	r0, [pc, #636]	@ (800bb10 <cli_poll+0xde0>)
 800b894:	4611      	mov	r1, r2
 800b896:	fbb2 f2f7 	udiv	r2, r2, r7
 800b89a:	f000 fc2b 	bl	800c0f4 <log_printf>
 800b89e:	489b      	ldr	r0, [pc, #620]	@ (800bb0c <cli_poll+0xddc>)
 800b8a0:	f000 fc28 	bl	800c0f4 <log_printf>
    LOGI("  CORDIC HAL : %7lu cyc  (%lu/call)",
 800b8a4:	fbb5 f2f7 	udiv	r2, r5, r7
 800b8a8:	4629      	mov	r1, r5
 800b8aa:	489a      	ldr	r0, [pc, #616]	@ (800bb14 <cli_poll+0xde4>)
    LOGI("  speedup REG vs soft : %lu.%02lux",
 800b8ac:	4d9a      	ldr	r5, [pc, #616]	@ (800bb18 <cli_poll+0xde8>)
    LOGI("  CORDIC HAL : %7lu cyc  (%lu/call)",
 800b8ae:	f000 fc21 	bl	800c0f4 <log_printf>
 800b8b2:	4896      	ldr	r0, [pc, #600]	@ (800bb0c <cli_poll+0xddc>)
 800b8b4:	f000 fc1e 	bl	800c0f4 <log_printf>
    LOGI("  CORDIC REG : %7lu cyc  (%lu/call)",
 800b8b8:	fbb4 f2f7 	udiv	r2, r4, r7
 800b8bc:	4621      	mov	r1, r4
 800b8be:	4897      	ldr	r0, [pc, #604]	@ (800bb1c <cli_poll+0xdec>)
 800b8c0:	f000 fc18 	bl	800c0f4 <log_printf>
 800b8c4:	4891      	ldr	r0, [pc, #580]	@ (800bb0c <cli_poll+0xddc>)
 800b8c6:	f000 fc15 	bl	800c0f4 <log_printf>
    LOGI("  CORDIC PURE: %7lu cyc  (%lu/call)  [no float conv]",
 800b8ca:	fbb6 f2f7 	udiv	r2, r6, r7
 800b8ce:	4631      	mov	r1, r6
 800b8d0:	4893      	ldr	r0, [pc, #588]	@ (800bb20 <cli_poll+0xdf0>)
 800b8d2:	f000 fc0f 	bl	800c0f4 <log_printf>
 800b8d6:	488d      	ldr	r0, [pc, #564]	@ (800bb0c <cli_poll+0xddc>)
 800b8d8:	f000 fc0c 	bl	800c0f4 <log_printf>
    LOGI("  speedup REG vs soft : %lu.%02lux",
 800b8dc:	9a04      	ldr	r2, [sp, #16]
 800b8de:	4891      	ldr	r0, [pc, #580]	@ (800bb24 <cli_poll+0xdf4>)
 800b8e0:	2764      	movs	r7, #100	@ 0x64
 800b8e2:	fb07 fb02 	mul.w	fp, r7, r2
 800b8e6:	fbbb f2f4 	udiv	r2, fp, r4
 800b8ea:	fba5 3102 	umull	r3, r1, r5, r2
 800b8ee:	0949      	lsrs	r1, r1, #5
 800b8f0:	fb07 2211 	mls	r2, r7, r1, r2
 800b8f4:	f000 fbfe 	bl	800c0f4 <log_printf>
 800b8f8:	4884      	ldr	r0, [pc, #528]	@ (800bb0c <cli_poll+0xddc>)
 800b8fa:	f000 fbfb 	bl	800c0f4 <log_printf>
    LOGI("  speedup PURE vs soft: %lu.%02lux",
 800b8fe:	fbbb fbf6 	udiv	fp, fp, r6
 800b902:	fba5 310b 	umull	r3, r1, r5, fp
 800b906:	0949      	lsrs	r1, r1, #5
 800b908:	4887      	ldr	r0, [pc, #540]	@ (800bb28 <cli_poll+0xdf8>)
 800b90a:	fb07 b211 	mls	r2, r7, r1, fp
 800b90e:	f000 fbf1 	bl	800c0f4 <log_printf>
 800b912:	487e      	ldr	r0, [pc, #504]	@ (800bb0c <cli_poll+0xddc>)
 800b914:	f000 fbee 	bl	800c0f4 <log_printf>
    return;
 800b918:	f7ff ba9c 	b.w	800ae54 <cli_poll+0x124>
    if (*p) n = (uint32_t)strtoul(p, NULL, 10);
 800b91c:	220a      	movs	r2, #10
 800b91e:	2100      	movs	r1, #0
 800b920:	f000 fc70 	bl	800c204 <strtoul>
    if (n == 0) n = 5000;
 800b924:	4604      	mov	r4, r0
 800b926:	2800      	cmp	r0, #0
 800b928:	f43f aa6b 	beq.w	800ae02 <cli_poll+0xd2>
  if (n > CORDIC_MAX_N) n = CORDIC_MAX_N;
 800b92c:	f241 3388 	movw	r3, #5000	@ 0x1388
 800b930:	4283      	cmp	r3, r0
 800b932:	bf28      	it	cs
 800b934:	4603      	movcs	r3, r0
  for (uint32_t i = 0; i < n; i++) {
 800b936:	f7ff ba67 	b.w	800ae08 <cli_poll+0xd8>
  LOGW("unknown: %s", cmd);
 800b93a:	487c      	ldr	r0, [pc, #496]	@ (800bb2c <cli_poll+0xdfc>)
 800b93c:	4621      	mov	r1, r4
 800b93e:	f000 fbd9 	bl	800c0f4 <log_printf>
 800b942:	4872      	ldr	r0, [pc, #456]	@ (800bb0c <cli_poll+0xddc>)
 800b944:	f000 fbd6 	bl	800c0f4 <log_printf>
 800b948:	f7ff ba84 	b.w	800ae54 <cli_poll+0x124>
    char *p = cmd + 9;
 800b94c:	3409      	adds	r4, #9
    if (n == 0) n = 5000;   //  n 0
 800b94e:	f241 3688 	movw	r6, #5000	@ 0x1388
    while (*p == ' ') p++;
 800b952:	7823      	ldrb	r3, [r4, #0]
 800b954:	2b20      	cmp	r3, #32
 800b956:	d103      	bne.n	800b960 <cli_poll+0xc30>
 800b958:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800b95c:	2b20      	cmp	r3, #32
 800b95e:	d0fb      	beq.n	800b958 <cli_poll+0xc28>
    if (*p) n = (uint32_t)strtoul(p, NULL, 10);
 800b960:	2b00      	cmp	r3, #0
 800b962:	f040 81d7 	bne.w	800bd14 <cli_poll+0xfe4>
  volatile float s = 0.0f, c = 0.0f;
 800b966:	2300      	movs	r3, #0
  uint32_t t0 = DWT->CYCCNT;
 800b968:	4a63      	ldr	r2, [pc, #396]	@ (800baf8 <cli_poll+0xdc8>)
  volatile float s = 0.0f, c = 0.0f;
 800b96a:	9315      	str	r3, [sp, #84]	@ 0x54
  if (n > CORDIC_MAX_N) n = CORDIC_MAX_N;
 800b96c:	f241 3588 	movw	r5, #5000	@ 0x1388
  volatile float s = 0.0f, c = 0.0f;
 800b970:	9316      	str	r3, [sp, #88]	@ 0x58
  if (n > CORDIC_MAX_N) n = CORDIC_MAX_N;
 800b972:	42b5      	cmp	r5, r6
  uint32_t t0 = DWT->CYCCNT;
 800b974:	6857      	ldr	r7, [r2, #4]
  if (n > CORDIC_MAX_N) n = CORDIC_MAX_N;
 800b976:	bf28      	it	cs
 800b978:	4635      	movcs	r5, r6
    s = sinf(a);
 800b97a:	2200      	movs	r2, #0
    c = cosf(a);
 800b97c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
  for (uint32_t i = 0; i < n; i++) {
 800b980:	2d01      	cmp	r5, #1
    s = sinf(a);
 800b982:	9215      	str	r2, [sp, #84]	@ 0x54
    c = cosf(a);
 800b984:	9316      	str	r3, [sp, #88]	@ 0x58
  for (uint32_t i = 0; i < n; i++) {
 800b986:	d017      	beq.n	800b9b8 <cli_poll+0xc88>
    a += step;
 800b988:	ed9f 8a69 	vldr	s16, [pc, #420]	@ 800bb30 <cli_poll+0xe00>
  for (uint32_t i = 0; i < n; i++) {
 800b98c:	2401      	movs	r4, #1
    a += step;
 800b98e:	eeb0 9a48 	vmov.f32	s18, s16
    s = sinf(a);
 800b992:	eeb0 0a48 	vmov.f32	s0, s16
 800b996:	f001 f963 	bl	800cc60 <sinf>
 800b99a:	eef0 8a40 	vmov.f32	s17, s0
    c = cosf(a);
 800b99e:	eeb0 0a48 	vmov.f32	s0, s16
 800b9a2:	f001 f919 	bl	800cbd8 <cosf>
  for (uint32_t i = 0; i < n; i++) {
 800b9a6:	3401      	adds	r4, #1
 800b9a8:	42ac      	cmp	r4, r5
    s = sinf(a);
 800b9aa:	edcd 8a15 	vstr	s17, [sp, #84]	@ 0x54
    a += step;
 800b9ae:	ee38 8a09 	vadd.f32	s16, s16, s18
    c = cosf(a);
 800b9b2:	ed8d 0a16 	vstr	s0, [sp, #88]	@ 0x58
  for (uint32_t i = 0; i < n; i++) {
 800b9b6:	d1ec      	bne.n	800b992 <cli_poll+0xc62>
  uint32_t t1 = DWT->CYCCNT;
 800b9b8:	4a4f      	ldr	r2, [pc, #316]	@ (800baf8 <cli_poll+0xdc8>)
 800b9ba:	4b51      	ldr	r3, [pc, #324]	@ (800bb00 <cli_poll+0xdd0>)
 800b9bc:	6854      	ldr	r4, [r2, #4]
  (void)s; (void)c;
 800b9be:	495d      	ldr	r1, [pc, #372]	@ (800bb34 <cli_poll+0xe04>)
 800b9c0:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800b9c2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
  return (t1 - t0);
 800b9c4:	1be4      	subs	r4, r4, r7
  for (uint32_t i = 0; i < n; i++) {
 800b9c6:	fb05 f303 	mul.w	r3, r5, r3
  uint32_t phase_u = 0;
 800b9ca:	2200      	movs	r2, #0
    in_vec[i] = (int32_t)phase_u;   //  Q31
 800b9cc:	f841 2b04 	str.w	r2, [r1], #4
    phase_u += step_u;              // uint32  UB
 800b9d0:	f502 2226 	add.w	r2, r2, #679936	@ 0xa6000
 800b9d4:	f602 622d 	addw	r2, r2, #3629	@ 0xe2d
  for (uint32_t i = 0; i < n; i++) {
 800b9d8:	429a      	cmp	r2, r3
 800b9da:	d1f7      	bne.n	800b9cc <cli_poll+0xc9c>
  HAL_CORDIC_Calculate(&hcordic, in_vec, out_vec, n, HAL_MAX_DELAY);
 800b9dc:	462b      	mov	r3, r5
  uint32_t t0 = DWT->CYCCNT;
 800b9de:	f8df 8118 	ldr.w	r8, [pc, #280]	@ 800baf8 <cli_poll+0xdc8>
  HAL_CORDIC_Calculate(&hcordic, in_vec, out_vec, n, HAL_MAX_DELAY);
 800b9e2:	4d55      	ldr	r5, [pc, #340]	@ (800bb38 <cli_poll+0xe08>)
  uint32_t t0 = DWT->CYCCNT;
 800b9e4:	f8d8 7004 	ldr.w	r7, [r8, #4]
  HAL_CORDIC_Calculate(&hcordic, in_vec, out_vec, n, HAL_MAX_DELAY);
 800b9e8:	4952      	ldr	r1, [pc, #328]	@ (800bb34 <cli_poll+0xe04>)
 800b9ea:	4854      	ldr	r0, [pc, #336]	@ (800bb3c <cli_poll+0xe0c>)
 800b9ec:	f04f 32ff 	mov.w	r2, #4294967295
 800b9f0:	9200      	str	r2, [sp, #0]
 800b9f2:	462a      	mov	r2, r5
 800b9f4:	f7fa fa08 	bl	8005e08 <HAL_CORDIC_Calculate>
  volatile int32_t sink = out_vec[0] ^ out_vec[1];
 800b9f8:	e9d5 1200 	ldrd	r1, r2, [r5]
  uint32_t t1 = DWT->CYCCNT;
 800b9fc:	f8d8 3004 	ldr.w	r3, [r8, #4]
  volatile int32_t sink = out_vec[0] ^ out_vec[1];
 800ba00:	4051      	eors	r1, r2
 800ba02:	9114      	str	r1, [sp, #80]	@ 0x50
    uint32_t sp_x10 = (hw == 0) ? 0 : (soft * 10u / hw);
 800ba04:	1bdb      	subs	r3, r3, r7
  (void)sink;
 800ba06:	9a14      	ldr	r2, [sp, #80]	@ 0x50
    uint32_t sp_x10 = (hw == 0) ? 0 : (soft * 10u / hw);
 800ba08:	d072      	beq.n	800baf0 <cli_poll+0xdc0>
    LOGI("cordiccmp n=%lu soft=%lu cyc hw=%lu cyc speedup=%lu.%lux",
 800ba0a:	494d      	ldr	r1, [pc, #308]	@ (800bb40 <cli_poll+0xe10>)
    uint32_t sp_x10 = (hw == 0) ? 0 : (soft * 10u / hw);
 800ba0c:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 800ba10:	0052      	lsls	r2, r2, #1
 800ba12:	fbb2 f2f3 	udiv	r2, r2, r3
    LOGI("cordiccmp n=%lu soft=%lu cyc hw=%lu cyc speedup=%lu.%lux",
 800ba16:	fba1 0102 	umull	r0, r1, r1, r2
 800ba1a:	08c9      	lsrs	r1, r1, #3
 800ba1c:	eb01 0081 	add.w	r0, r1, r1, lsl #2
 800ba20:	eba2 0240 	sub.w	r2, r2, r0, lsl #1
 800ba24:	9201      	str	r2, [sp, #4]
 800ba26:	9100      	str	r1, [sp, #0]
 800ba28:	4846      	ldr	r0, [pc, #280]	@ (800bb44 <cli_poll+0xe14>)
 800ba2a:	4622      	mov	r2, r4
 800ba2c:	4631      	mov	r1, r6
 800ba2e:	f000 fb61 	bl	800c0f4 <log_printf>
 800ba32:	4836      	ldr	r0, [pc, #216]	@ (800bb0c <cli_poll+0xddc>)
 800ba34:	f000 fb5e 	bl	800c0f4 <log_printf>
    return;
 800ba38:	f7ff ba0c 	b.w	800ae54 <cli_poll+0x124>
    char *p = cmd + 6;
 800ba3c:	3406      	adds	r4, #6
    if (n == 0) n = 5000;   //  n 0
 800ba3e:	f241 3588 	movw	r5, #5000	@ 0x1388
    while (*p == ' ') p++;
 800ba42:	7823      	ldrb	r3, [r4, #0]
 800ba44:	2b20      	cmp	r3, #32
 800ba46:	d103      	bne.n	800ba50 <cli_poll+0xd20>
 800ba48:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800ba4c:	2b20      	cmp	r3, #32
 800ba4e:	d0fb      	beq.n	800ba48 <cli_poll+0xd18>
    if (*p) n = (uint32_t)strtoul(p, NULL, 10);
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	f040 8180 	bne.w	800bd56 <cli_poll+0x1026>
  volatile float s=0, c=0;
 800ba56:	2300      	movs	r3, #0
  uint32_t t0 = DWT->CYCCNT;
 800ba58:	4a27      	ldr	r2, [pc, #156]	@ (800baf8 <cli_poll+0xdc8>)
  volatile float s=0, c=0;
 800ba5a:	9317      	str	r3, [sp, #92]	@ 0x5c
 800ba5c:	9318      	str	r3, [sp, #96]	@ 0x60
  (void)s;
 800ba5e:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
  (void)c;
 800ba60:	9b18      	ldr	r3, [sp, #96]	@ 0x60
  uint32_t t0 = DWT->CYCCNT;
 800ba62:	6856      	ldr	r6, [r2, #4]
    s = sinf(a);
 800ba64:	2200      	movs	r2, #0
    c = cosf(a);
 800ba66:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
  for (uint32_t i=0;i<n;i++){
 800ba6a:	2d01      	cmp	r5, #1
    s = sinf(a);
 800ba6c:	9217      	str	r2, [sp, #92]	@ 0x5c
    c = cosf(a);
 800ba6e:	9318      	str	r3, [sp, #96]	@ 0x60
  for (uint32_t i=0;i<n;i++){
 800ba70:	d01b      	beq.n	800baaa <cli_poll+0xd7a>
    float a = (float)i * 0.001f;
 800ba72:	eddf 8a2f 	vldr	s17, [pc, #188]	@ 800bb30 <cli_poll+0xe00>
  for (uint32_t i=0;i<n;i++){
 800ba76:	2401      	movs	r4, #1
    float a = (float)i * 0.001f;
 800ba78:	ee07 4a90 	vmov	s15, r4
 800ba7c:	eeb8 8a67 	vcvt.f32.u32	s16, s15
  for (uint32_t i=0;i<n;i++){
 800ba80:	3401      	adds	r4, #1
    float a = (float)i * 0.001f;
 800ba82:	ee28 8a28 	vmul.f32	s16, s16, s17
    s = sinf(a);
 800ba86:	eeb0 0a48 	vmov.f32	s0, s16
 800ba8a:	f001 f8e9 	bl	800cc60 <sinf>
 800ba8e:	eef0 7a40 	vmov.f32	s15, s0
    c = cosf(a);
 800ba92:	eeb0 0a48 	vmov.f32	s0, s16
    s = sinf(a);
 800ba96:	eeb0 8a67 	vmov.f32	s16, s15
    c = cosf(a);
 800ba9a:	f001 f89d 	bl	800cbd8 <cosf>
  for (uint32_t i=0;i<n;i++){
 800ba9e:	42a5      	cmp	r5, r4
    s = sinf(a);
 800baa0:	ed8d 8a17 	vstr	s16, [sp, #92]	@ 0x5c
    c = cosf(a);
 800baa4:	ed8d 0a18 	vstr	s0, [sp, #96]	@ 0x60
  for (uint32_t i=0;i<n;i++){
 800baa8:	d1e6      	bne.n	800ba78 <cli_poll+0xd48>
  uint32_t t1 = DWT->CYCCNT;
 800baaa:	4b13      	ldr	r3, [pc, #76]	@ (800baf8 <cli_poll+0xdc8>)
 800baac:	685b      	ldr	r3, [r3, #4]
    uint32_t hw   = bench_cordic_sincos(n);
 800baae:	4628      	mov	r0, r5
  return (t1 - t0);
 800bab0:	1b9e      	subs	r6, r3, r6
    uint32_t hw   = bench_cordic_sincos(n);
 800bab2:	f7fe ff39 	bl	800a928 <bench_cordic_sincos>
    uint32_t sp_x10 = (hw == 0) ? 0 : (soft * 10u / hw);
 800bab6:	4603      	mov	r3, r0
 800bab8:	2800      	cmp	r0, #0
 800baba:	f000 8128 	beq.w	800bd0e <cli_poll+0xfde>
    LOGI("cordic n=%lu soft=%lu cyc hw=%lu cyc speedup=%lu.%lux",
 800babe:	4c20      	ldr	r4, [pc, #128]	@ (800bb40 <cli_poll+0xe10>)
    uint32_t sp_x10 = (hw == 0) ? 0 : (soft * 10u / hw);
 800bac0:	eb06 0186 	add.w	r1, r6, r6, lsl #2
 800bac4:	0049      	lsls	r1, r1, #1
 800bac6:	fbb1 f1f0 	udiv	r1, r1, r0
    LOGI("cordic n=%lu soft=%lu cyc hw=%lu cyc speedup=%lu.%lux",
 800baca:	fba4 2401 	umull	r2, r4, r4, r1
 800bace:	08e4      	lsrs	r4, r4, #3
 800bad0:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 800bad4:	eba1 0142 	sub.w	r1, r1, r2, lsl #1
 800bad8:	9101      	str	r1, [sp, #4]
 800bada:	481b      	ldr	r0, [pc, #108]	@ (800bb48 <cli_poll+0xe18>)
 800badc:	9400      	str	r4, [sp, #0]
 800bade:	4632      	mov	r2, r6
 800bae0:	4629      	mov	r1, r5
 800bae2:	f000 fb07 	bl	800c0f4 <log_printf>
 800bae6:	4809      	ldr	r0, [pc, #36]	@ (800bb0c <cli_poll+0xddc>)
 800bae8:	f000 fb04 	bl	800c0f4 <log_printf>
    return;
 800baec:	f7ff b9b2 	b.w	800ae54 <cli_poll+0x124>
 800baf0:	461a      	mov	r2, r3
 800baf2:	4619      	mov	r1, r3
 800baf4:	e796      	b.n	800ba24 <cli_poll+0xcf4>
 800baf6:	bf00      	nop
 800baf8:	e0001000 	.word	0xe0001000
 800bafc:	00080060 	.word	0x00080060
 800bb00:	000a6e2d 	.word	0x000a6e2d
 800bb04:	40020c00 	.word	0x40020c00
 800bb08:	0800e07c 	.word	0x0800e07c
 800bb0c:	0800d9a8 	.word	0x0800d9a8
 800bb10:	0800e09c 	.word	0x0800e09c
 800bb14:	0800e0c4 	.word	0x0800e0c4
 800bb18:	51eb851f 	.word	0x51eb851f
 800bb1c:	0800e0ec 	.word	0x0800e0ec
 800bb20:	0800e114 	.word	0x0800e114
 800bb24:	0800e150 	.word	0x0800e150
 800bb28:	0800e178 	.word	0x0800e178
 800bb2c:	0800e3b0 	.word	0x0800e3b0
 800bb30:	3a83126f 	.word	0x3a83126f
 800bb34:	2000b7b4 	.word	0x2000b7b4
 800bb38:	20001b74 	.word	0x20001b74
 800bb3c:	20000638 	.word	0x20000638
 800bb40:	cccccccd 	.word	0xcccccccd
 800bb44:	0800e1ac 	.word	0x0800e1ac
 800bb48:	0800e1f4 	.word	0x0800e1f4
 800bb4c:	54442d18 	.word	0x54442d18
 800bb50:	400921fb 	.word	0x400921fb
 800bb54:	6dc9c883 	.word	0x6dc9c883
 800bb58:	3fd45f30 	.word	0x3fd45f30
 800bb5c:	4bb8      	ldr	r3, [pc, #736]	@ (800be40 <cli_poll+0x1110>)
    for (uint32_t i = 0; i < n; i++) g_x[i] = 1000;
 800bb5e:	48b9      	ldr	r0, [pc, #740]	@ (800be44 <cli_poll+0x1114>)
 800bb60:	461a      	mov	r2, r3
 800bb62:	f103 0180 	add.w	r1, r3, #128	@ 0x80
 800bb66:	f842 0b04 	str.w	r0, [r2], #4
 800bb6a:	428a      	cmp	r2, r1
 800bb6c:	d1fb      	bne.n	800bb66 <cli_poll+0xe36>
static inline uint32_t dwt_cycles(void) { return DWT->CYCCNT; }
 800bb6e:	4ab6      	ldr	r2, [pc, #728]	@ (800be48 <cli_poll+0x1118>)
 800bb70:	4db6      	ldr	r5, [pc, #728]	@ (800be4c <cli_poll+0x111c>)
 800bb72:	6852      	ldr	r2, [r2, #4]
    if (acc < -32768) acc = -32768;
 800bb74:	f8df e2f4 	ldr.w	lr, [pc, #756]	@ 800be6c <cli_poll+0x113c>
 800bb78:	f105 0b80 	add.w	fp, r5, #128	@ 0x80
static inline uint32_t dwt_cycles(void) { return DWT->CYCCNT; }
 800bb7c:	462f      	mov	r7, r5
 800bb7e:	f06f 041f 	mvn.w	r4, #31
  for (uint32_t i = 0; i < n; i++) {
 800bb82:	2600      	movs	r6, #0
    y[i] = (int16_t)acc;
 800bb84:	f647 7cff 	movw	ip, #32767	@ 0x7fff
    for (uint32_t k = 0; k < FMAC_TAPS; k++) {
 800bb88:	4632      	mov	r2, r6
    int32_t acc = 0;
 800bb8a:	2100      	movs	r1, #0
      int16_t xv = (idx >= 0) ? x[idx] : 0;
 800bb8c:	2a00      	cmp	r2, #0
      acc += xv;
 800bb8e:	bfa8      	it	ge
 800bb90:	f933 0012 	ldrshge.w	r0, [r3, r2, lsl #1]
    for (uint32_t k = 0; k < FMAC_TAPS; k++) {
 800bb94:	f102 32ff 	add.w	r2, r2, #4294967295
      acc += xv;
 800bb98:	bfa8      	it	ge
 800bb9a:	1809      	addge	r1, r1, r0
    for (uint32_t k = 0; k < FMAC_TAPS; k++) {
 800bb9c:	42a2      	cmp	r2, r4
 800bb9e:	d1f5      	bne.n	800bb8c <cli_poll+0xe5c>
    acc >>= 5;
 800bba0:	1149      	asrs	r1, r1, #5
    if (acc < -32768) acc = -32768;
 800bba2:	4571      	cmp	r1, lr
 800bba4:	bfb8      	it	lt
 800bba6:	4671      	movlt	r1, lr
    y[i] = (int16_t)acc;
 800bba8:	4561      	cmp	r1, ip
 800bbaa:	bfa8      	it	ge
 800bbac:	4661      	movge	r1, ip
 800bbae:	f827 1f02 	strh.w	r1, [r7, #2]!
  for (uint32_t i = 0; i < n; i++) {
 800bbb2:	45bb      	cmp	fp, r7
 800bbb4:	f106 0601 	add.w	r6, r6, #1
 800bbb8:	f102 0401 	add.w	r4, r2, #1
 800bbbc:	d1e4      	bne.n	800bb88 <cli_poll+0xe58>
static inline uint32_t dwt_cycles(void) { return DWT->CYCCNT; }
 800bbbe:	4aa2      	ldr	r2, [pc, #648]	@ (800be48 <cli_poll+0x1118>)
 800bbc0:	9304      	str	r3, [sp, #16]
    bench_fmac_fir(n);
 800bbc2:	2040      	movs	r0, #64	@ 0x40
static inline uint32_t dwt_cycles(void) { return DWT->CYCCNT; }
 800bbc4:	6852      	ldr	r2, [r2, #4]
    bench_fmac_fir(n);
 800bbc6:	4ea2      	ldr	r6, [pc, #648]	@ (800be50 <cli_poll+0x1120>)
    LOGI("  idx  soft   hw[i+1]  diff");
 800bbc8:	f8df 8280 	ldr.w	r8, [pc, #640]	@ 800be4c <cli_poll+0x111c>
      LOGI("  [%2lu] %6d  %6d  %6d", (unsigned long)i,
 800bbcc:	f8df a2a0 	ldr.w	sl, [pc, #672]	@ 800be70 <cli_poll+0x1140>
 800bbd0:	f8df 9284 	ldr.w	r9, [pc, #644]	@ 800be58 <cli_poll+0x1128>
    bench_fmac_fir(n);
 800bbd4:	f7fe ff62 	bl	800aa9c <bench_fmac_fir>
    LOGI(" fmacdbg (input=1000 const, 32-tap MA) ");
 800bbd8:	489e      	ldr	r0, [pc, #632]	@ (800be54 <cli_poll+0x1124>)
 800bbda:	f000 fa8b 	bl	800c0f4 <log_printf>
 800bbde:	489e      	ldr	r0, [pc, #632]	@ (800be58 <cli_poll+0x1128>)
 800bbe0:	f000 fa88 	bl	800c0f4 <log_printf>
    LOGI("  hw[0] is pipeline zero, real data starts at hw[1]");
 800bbe4:	489d      	ldr	r0, [pc, #628]	@ (800be5c <cli_poll+0x112c>)
 800bbe6:	f000 fa85 	bl	800c0f4 <log_printf>
 800bbea:	489b      	ldr	r0, [pc, #620]	@ (800be58 <cli_poll+0x1128>)
 800bbec:	f000 fa82 	bl	800c0f4 <log_printf>
    LOGI("  idx  soft   hw[i+1]  diff");
 800bbf0:	489b      	ldr	r0, [pc, #620]	@ (800be60 <cli_poll+0x1130>)
 800bbf2:	f000 fa7f 	bl	800c0f4 <log_printf>
 800bbf6:	4898      	ldr	r0, [pc, #608]	@ (800be58 <cli_poll+0x1128>)
 800bbf8:	f000 fa7c 	bl	800c0f4 <log_printf>
    for (uint32_t i = 0; i < 36 && i < n; i++) {
 800bbfc:	9b04      	ldr	r3, [sp, #16]
 800bbfe:	9603      	str	r6, [sp, #12]
    LOGI("  idx  soft   hw[i+1]  diff");
 800bc00:	4637      	mov	r7, r6
    for (uint32_t i = 0; i < 36 && i < n; i++) {
 800bc02:	2400      	movs	r4, #0
 800bc04:	461e      	mov	r6, r3
      int16_t d = g_y_hw[i + 1] - g_y_soft[i];
 800bc06:	f937 3f02 	ldrsh.w	r3, [r7, #2]!
 800bc0a:	f938 2f02 	ldrsh.w	r2, [r8, #2]!
 800bc0e:	1a98      	subs	r0, r3, r2
      LOGI("  [%2lu] %6d  %6d  %6d", (unsigned long)i,
 800bc10:	b200      	sxth	r0, r0
 800bc12:	4621      	mov	r1, r4
 800bc14:	9000      	str	r0, [sp, #0]
 800bc16:	4650      	mov	r0, sl
 800bc18:	f000 fa6c 	bl	800c0f4 <log_printf>
      int16_t d = g_y_hw[i + 1] - g_y_soft[i];
 800bc1c:	3401      	adds	r4, #1
      LOGI("  [%2lu] %6d  %6d  %6d", (unsigned long)i,
 800bc1e:	4648      	mov	r0, r9
 800bc20:	f000 fa68 	bl	800c0f4 <log_printf>
    for (uint32_t i = 0; i < 36 && i < n; i++) {
 800bc24:	2c24      	cmp	r4, #36	@ 0x24
 800bc26:	d1ee      	bne.n	800bc06 <cli_poll+0xed6>
    memset(g_x, 0, sizeof(int16_t) * n);
 800bc28:	4c8e      	ldr	r4, [pc, #568]	@ (800be64 <cli_poll+0x1134>)
 800bc2a:	9604      	str	r6, [sp, #16]
 800bc2c:	227e      	movs	r2, #126	@ 0x7e
 800bc2e:	2100      	movs	r1, #0
 800bc30:	4620      	mov	r0, r4
 800bc32:	9e03      	ldr	r6, [sp, #12]
    if (acc < -32768) acc = -32768;
 800bc34:	f8df 8234 	ldr.w	r8, [pc, #564]	@ 800be6c <cli_poll+0x113c>
    memset(g_x, 0, sizeof(int16_t) * n);
 800bc38:	f000 fb2a 	bl	800c290 <memset>
static inline uint32_t dwt_cycles(void) { return DWT->CYCCNT; }
 800bc3c:	4a82      	ldr	r2, [pc, #520]	@ (800be48 <cli_poll+0x1118>)
 800bc3e:	f8df c20c 	ldr.w	ip, [pc, #524]	@ 800be4c <cli_poll+0x111c>
 800bc42:	6852      	ldr	r2, [r2, #4]
 800bc44:	9b04      	ldr	r3, [sp, #16]
    g_x[0] = 16384;  /*  */
 800bc46:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800bc4a:	f824 1c02 	strh.w	r1, [r4, #-2]
  for (uint32_t i = 0; i < n; i++) {
 800bc4e:	2700      	movs	r7, #0
static inline uint32_t dwt_cycles(void) { return DWT->CYCCNT; }
 800bc50:	f06f 041f 	mvn.w	r4, #31
    y[i] = (int16_t)acc;
 800bc54:	f647 7eff 	movw	lr, #32767	@ 0x7fff
    for (uint32_t i = 0; i < 36 && i < n; i++) {
 800bc58:	463a      	mov	r2, r7
    int32_t acc = 0;
 800bc5a:	2100      	movs	r1, #0
      int16_t xv = (idx >= 0) ? x[idx] : 0;
 800bc5c:	2a00      	cmp	r2, #0
      acc += xv;
 800bc5e:	bfa8      	it	ge
 800bc60:	f933 0012 	ldrshge.w	r0, [r3, r2, lsl #1]
    for (uint32_t k = 0; k < FMAC_TAPS; k++) {
 800bc64:	f102 32ff 	add.w	r2, r2, #4294967295
      acc += xv;
 800bc68:	bfa8      	it	ge
 800bc6a:	1809      	addge	r1, r1, r0
    for (uint32_t k = 0; k < FMAC_TAPS; k++) {
 800bc6c:	42a2      	cmp	r2, r4
 800bc6e:	d1f5      	bne.n	800bc5c <cli_poll+0xf2c>
    acc >>= 5;
 800bc70:	1149      	asrs	r1, r1, #5
    if (acc < -32768) acc = -32768;
 800bc72:	4541      	cmp	r1, r8
 800bc74:	bfb8      	it	lt
 800bc76:	4641      	movlt	r1, r8
    y[i] = (int16_t)acc;
 800bc78:	4571      	cmp	r1, lr
 800bc7a:	bfa8      	it	ge
 800bc7c:	4671      	movge	r1, lr
 800bc7e:	f82c 1f02 	strh.w	r1, [ip, #2]!
  for (uint32_t i = 0; i < n; i++) {
 800bc82:	45e3      	cmp	fp, ip
 800bc84:	f107 0701 	add.w	r7, r7, #1
 800bc88:	f102 0401 	add.w	r4, r2, #1
 800bc8c:	d1e4      	bne.n	800bc58 <cli_poll+0xf28>
static inline uint32_t dwt_cycles(void) { return DWT->CYCCNT; }
 800bc8e:	4b6e      	ldr	r3, [pc, #440]	@ (800be48 <cli_poll+0x1118>)
      LOGI("  [%2lu] %6d  %6d  %6d", (unsigned long)i,
 800bc90:	f8df 81dc 	ldr.w	r8, [pc, #476]	@ 800be70 <cli_poll+0x1140>
static inline uint32_t dwt_cycles(void) { return DWT->CYCCNT; }
 800bc94:	685b      	ldr	r3, [r3, #4]
      LOGI("  [%2lu] %6d  %6d  %6d", (unsigned long)i,
 800bc96:	4f70      	ldr	r7, [pc, #448]	@ (800be58 <cli_poll+0x1128>)
    bench_fmac_fir(n);
 800bc98:	2040      	movs	r0, #64	@ 0x40
 800bc9a:	f7fe feff 	bl	800aa9c <bench_fmac_fir>
    LOGI(" fmacdbg (impulse x[0]=16384) ");
 800bc9e:	4872      	ldr	r0, [pc, #456]	@ (800be68 <cli_poll+0x1138>)
 800bca0:	f000 fa28 	bl	800c0f4 <log_printf>
 800bca4:	486c      	ldr	r0, [pc, #432]	@ (800be58 <cli_poll+0x1128>)
 800bca6:	f000 fa25 	bl	800c0f4 <log_printf>
    LOGI("  idx  soft   hw[i+1]  diff");
 800bcaa:	486d      	ldr	r0, [pc, #436]	@ (800be60 <cli_poll+0x1130>)
 800bcac:	f000 fa22 	bl	800c0f4 <log_printf>
 800bcb0:	4869      	ldr	r0, [pc, #420]	@ (800be58 <cli_poll+0x1128>)
 800bcb2:	f000 fa1f 	bl	800c0f4 <log_printf>
    for (uint32_t i = 0; i < 36 && i < n; i++) {
 800bcb6:	2400      	movs	r4, #0
      int16_t d = g_y_hw[i + 1] - g_y_soft[i];
 800bcb8:	f936 3f02 	ldrsh.w	r3, [r6, #2]!
 800bcbc:	f935 2f02 	ldrsh.w	r2, [r5, #2]!
 800bcc0:	1a98      	subs	r0, r3, r2
      LOGI("  [%2lu] %6d  %6d  %6d", (unsigned long)i,
 800bcc2:	b200      	sxth	r0, r0
 800bcc4:	4621      	mov	r1, r4
 800bcc6:	9000      	str	r0, [sp, #0]
 800bcc8:	4640      	mov	r0, r8
 800bcca:	f000 fa13 	bl	800c0f4 <log_printf>
      int16_t d = g_y_hw[i + 1] - g_y_soft[i];
 800bcce:	3401      	adds	r4, #1
      LOGI("  [%2lu] %6d  %6d  %6d", (unsigned long)i,
 800bcd0:	4638      	mov	r0, r7
 800bcd2:	f000 fa0f 	bl	800c0f4 <log_printf>
    for (uint32_t i = 0; i < 36 && i < n; i++) {
 800bcd6:	2c24      	cmp	r4, #36	@ 0x24
 800bcd8:	d1ee      	bne.n	800bcb8 <cli_poll+0xf88>
 800bcda:	f7ff b8bb 	b.w	800ae54 <cli_poll+0x124>
    if (*p) n = (uint32_t)strtoul(p, NULL, 10);
 800bcde:	220a      	movs	r2, #10
 800bce0:	2100      	movs	r1, #0
 800bce2:	f000 fa8f 	bl	800c204 <strtoul>
    if (n == 0) n = 1000;
 800bce6:	9003      	str	r0, [sp, #12]
 800bce8:	2800      	cmp	r0, #0
 800bcea:	f43f acc8 	beq.w	800b67e <cli_poll+0x94e>
  volatile float s=0, c=0;
 800bcee:	2300      	movs	r3, #0
  uint32_t t0 = DWT->CYCCNT;
 800bcf0:	4955      	ldr	r1, [pc, #340]	@ (800be48 <cli_poll+0x1118>)
  volatile float s=0, c=0;
 800bcf2:	9312      	str	r3, [sp, #72]	@ 0x48
 800bcf4:	9313      	str	r3, [sp, #76]	@ 0x4c
  (void)s;
 800bcf6:	9812      	ldr	r0, [sp, #72]	@ 0x48
  (void)c;
 800bcf8:	9813      	ldr	r0, [sp, #76]	@ 0x4c
  uint32_t t0 = DWT->CYCCNT;
 800bcfa:	684d      	ldr	r5, [r1, #4]
    s = sinf(a);
 800bcfc:	9312      	str	r3, [sp, #72]	@ 0x48
  for (uint32_t i=0;i<n;i++){
 800bcfe:	9b03      	ldr	r3, [sp, #12]
    c = cosf(a);
 800bd00:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
  for (uint32_t i=0;i<n;i++){
 800bd04:	2b01      	cmp	r3, #1
    c = cosf(a);
 800bd06:	9213      	str	r2, [sp, #76]	@ 0x4c
  for (uint32_t i=0;i<n;i++){
 800bd08:	f47f acc7 	bne.w	800b69a <cli_poll+0x96a>
 800bd0c:	e4e2      	b.n	800b6d4 <cli_poll+0x9a4>
 800bd0e:	4601      	mov	r1, r0
 800bd10:	4604      	mov	r4, r0
 800bd12:	e6e1      	b.n	800bad8 <cli_poll+0xda8>
    if (*p) n = (uint32_t)strtoul(p, NULL, 10);
 800bd14:	220a      	movs	r2, #10
 800bd16:	2100      	movs	r1, #0
 800bd18:	4620      	mov	r0, r4
 800bd1a:	f000 fa73 	bl	800c204 <strtoul>
  volatile float s = 0.0f, c = 0.0f;
 800bd1e:	2300      	movs	r3, #0
    if (n == 0) n = 5000;
 800bd20:	4606      	mov	r6, r0
 800bd22:	2800      	cmp	r0, #0
 800bd24:	d175      	bne.n	800be12 <cli_poll+0x10e2>
  uint32_t t0 = DWT->CYCCNT;
 800bd26:	4948      	ldr	r1, [pc, #288]	@ (800be48 <cli_poll+0x1118>)
  volatile float s = 0.0f, c = 0.0f;
 800bd28:	9315      	str	r3, [sp, #84]	@ 0x54
    c = cosf(a);
 800bd2a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
  volatile float s = 0.0f, c = 0.0f;
 800bd2e:	9316      	str	r3, [sp, #88]	@ 0x58
  if (n > CORDIC_MAX_N) n = CORDIC_MAX_N;
 800bd30:	f241 3688 	movw	r6, #5000	@ 0x1388
  uint32_t t0 = DWT->CYCCNT;
 800bd34:	684f      	ldr	r7, [r1, #4]
    s = sinf(a);
 800bd36:	9315      	str	r3, [sp, #84]	@ 0x54
    if (n == 0) n = 5000;
 800bd38:	4635      	mov	r5, r6
    c = cosf(a);
 800bd3a:	9216      	str	r2, [sp, #88]	@ 0x58
  for (uint32_t i = 0; i < n; i++) {
 800bd3c:	e624      	b.n	800b988 <cli_poll+0xc58>
    char *p = cmd + 9;
 800bd3e:	3409      	adds	r4, #9
    if (*p) n = (uint32_t)strtoul(p, NULL, 10);
 800bd40:	4601      	mov	r1, r0
 800bd42:	220a      	movs	r2, #10
 800bd44:	4620      	mov	r0, r4
 800bd46:	f000 fa5d 	bl	800c204 <strtoul>
    if (n == 0) n = 5000;   //  n 0
 800bd4a:	f241 3688 	movw	r6, #5000	@ 0x1388
 800bd4e:	2800      	cmp	r0, #0
 800bd50:	bf18      	it	ne
 800bd52:	4606      	movne	r6, r0
 800bd54:	e5fd      	b.n	800b952 <cli_poll+0xc22>
    if (*p) n = (uint32_t)strtoul(p, NULL, 10);
 800bd56:	220a      	movs	r2, #10
 800bd58:	2100      	movs	r1, #0
 800bd5a:	4620      	mov	r0, r4
 800bd5c:	f000 fa52 	bl	800c204 <strtoul>
  volatile float s=0, c=0;
 800bd60:	2300      	movs	r3, #0
  uint32_t t0 = DWT->CYCCNT;
 800bd62:	4a39      	ldr	r2, [pc, #228]	@ (800be48 <cli_poll+0x1118>)
  volatile float s=0, c=0;
 800bd64:	9317      	str	r3, [sp, #92]	@ 0x5c
 800bd66:	9318      	str	r3, [sp, #96]	@ 0x60
  (void)s;
 800bd68:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
  (void)c;
 800bd6a:	9b18      	ldr	r3, [sp, #96]	@ 0x60
  uint32_t t0 = DWT->CYCCNT;
 800bd6c:	6856      	ldr	r6, [r2, #4]
  for (uint32_t i=0;i<n;i++){
 800bd6e:	4605      	mov	r5, r0
 800bd70:	2800      	cmp	r0, #0
 800bd72:	f47f ae77 	bne.w	800ba64 <cli_poll+0xd34>
 800bd76:	e698      	b.n	800baaa <cli_poll+0xd7a>
    char *p = cmd + 6;
 800bd78:	3406      	adds	r4, #6
    if (*p) n = (uint32_t)strtoul(p, NULL, 10);
 800bd7a:	4601      	mov	r1, r0
 800bd7c:	220a      	movs	r2, #10
 800bd7e:	4620      	mov	r0, r4
 800bd80:	f000 fa40 	bl	800c204 <strtoul>
    if (n == 0) n = 5000;   //  n 0
 800bd84:	f241 3588 	movw	r5, #5000	@ 0x1388
 800bd88:	2800      	cmp	r0, #0
 800bd8a:	bf18      	it	ne
 800bd8c:	4605      	movne	r5, r0
 800bd8e:	e658      	b.n	800ba42 <cli_poll+0xd12>
 800bd90:	2000      	movs	r0, #0
 800bd92:	2100      	movs	r1, #0
 800bd94:	e451      	b.n	800b63a <cli_poll+0x90a>
    char *p = cmd + 5;
 800bd96:	1d65      	adds	r5, r4, #5
    if (*p) n = (uint32_t)strtoul(p, NULL, 10);
 800bd98:	220a      	movs	r2, #10
 800bd9a:	4628      	mov	r0, r5
 800bd9c:	f000 fa32 	bl	800c204 <strtoul>
    if (n == 0) n = 5000;   //  n 0
 800bda0:	4601      	mov	r1, r0
 800bda2:	b9f0      	cbnz	r0, 800bde2 <cli_poll+0x10b2>
    while (*p == ' ') p++;
 800bda4:	7963      	ldrb	r3, [r4, #5]
 800bda6:	2b20      	cmp	r3, #32
    if (n == 0) n = 5000;   //  n 0
 800bda8:	bf08      	it	eq
 800bdaa:	f241 3188 	movweq	r1, #5000	@ 0x1388
    while (*p == ' ') p++;
 800bdae:	d13e      	bne.n	800be2e <cli_poll+0x10fe>
 800bdb0:	f815 3f01 	ldrb.w	r3, [r5, #1]!
 800bdb4:	2b20      	cmp	r3, #32
 800bdb6:	d0fb      	beq.n	800bdb0 <cli_poll+0x1080>
    if (*p) n = (uint32_t)strtoul(p, NULL, 10);
 800bdb8:	b923      	cbnz	r3, 800bdc4 <cli_poll+0x1094>
  uint32_t t0 = DWT->CYCCNT;
 800bdba:	4a23      	ldr	r2, [pc, #140]	@ (800be48 <cli_poll+0x1118>)
  volatile uint32_t s = 0;
 800bdbc:	930a      	str	r3, [sp, #40]	@ 0x28
  uint32_t t0 = DWT->CYCCNT;
 800bdbe:	6852      	ldr	r2, [r2, #4]
  for (uint32_t i = 0; i < n; i++) s += i;
 800bdc0:	f7ff b899 	b.w	800aef6 <cli_poll+0x1c6>
    if (*p) n = (uint32_t)strtoul(p, NULL, 10);
 800bdc4:	220a      	movs	r2, #10
 800bdc6:	2100      	movs	r1, #0
 800bdc8:	4628      	mov	r0, r5
 800bdca:	f000 fa1b 	bl	800c204 <strtoul>
  volatile uint32_t s = 0;
 800bdce:	2200      	movs	r2, #0
  uint32_t t0 = DWT->CYCCNT;
 800bdd0:	4b1d      	ldr	r3, [pc, #116]	@ (800be48 <cli_poll+0x1118>)
  volatile uint32_t s = 0;
 800bdd2:	920a      	str	r2, [sp, #40]	@ 0x28
  uint32_t t0 = DWT->CYCCNT;
 800bdd4:	685a      	ldr	r2, [r3, #4]
  for (uint32_t i = 0; i < n; i++) s += i;
 800bdd6:	4601      	mov	r1, r0
 800bdd8:	2800      	cmp	r0, #0
 800bdda:	f47f a88c 	bne.w	800aef6 <cli_poll+0x1c6>
 800bdde:	f7ff b891 	b.w	800af04 <cli_poll+0x1d4>
    while (*p == ' ') p++;
 800bde2:	7963      	ldrb	r3, [r4, #5]
 800bde4:	2b20      	cmp	r3, #32
 800bde6:	d0e3      	beq.n	800bdb0 <cli_poll+0x1080>
 800bde8:	e7e6      	b.n	800bdb8 <cli_poll+0x1088>
    if (*p) n = (uint32_t)strtoul(p, NULL, 10);
 800bdea:	220a      	movs	r2, #10
 800bdec:	2100      	movs	r1, #0
 800bdee:	f000 fa09 	bl	800c204 <strtoul>
    if (n == 0) n = 1000;
 800bdf2:	4606      	mov	r6, r0
 800bdf4:	2800      	cmp	r0, #0
 800bdf6:	f43f aba6 	beq.w	800b546 <cli_poll+0x816>
    if (n > (FMAC_INPUT_N - 1)) n = FMAC_INPUT_N - 1;
 800bdfa:	f241 3387 	movw	r3, #4999	@ 0x1387
 800bdfe:	4298      	cmp	r0, r3
 800be00:	bf28      	it	cs
 800be02:	461e      	movcs	r6, r3
    uint32_t valid = (n > FMAC_TAPS) ? (n - FMAC_TAPS) : 0;
 800be04:	2e20      	cmp	r6, #32
 800be06:	4637      	mov	r7, r6
 800be08:	bf38      	it	cc
 800be0a:	2720      	movcc	r7, #32
 800be0c:	3f20      	subs	r7, #32
 800be0e:	f7ff bb9e 	b.w	800b54e <cli_poll+0x81e>
  if (n > CORDIC_MAX_N) n = CORDIC_MAX_N;
 800be12:	f241 3588 	movw	r5, #5000	@ 0x1388
  uint32_t t0 = DWT->CYCCNT;
 800be16:	4a0c      	ldr	r2, [pc, #48]	@ (800be48 <cli_poll+0x1118>)
  volatile float s = 0.0f, c = 0.0f;
 800be18:	9315      	str	r3, [sp, #84]	@ 0x54
  if (n > CORDIC_MAX_N) n = CORDIC_MAX_N;
 800be1a:	4285      	cmp	r5, r0
  volatile float s = 0.0f, c = 0.0f;
 800be1c:	9316      	str	r3, [sp, #88]	@ 0x58
  uint32_t t0 = DWT->CYCCNT;
 800be1e:	6857      	ldr	r7, [r2, #4]
  if (n > CORDIC_MAX_N) n = CORDIC_MAX_N;
 800be20:	bf28      	it	cs
 800be22:	4605      	movcs	r5, r0
  for (uint32_t i = 0; i < n; i++) {
 800be24:	e5a9      	b.n	800b97a <cli_poll+0xc4a>
    uint32_t diff = 0;
 800be26:	463d      	mov	r5, r7
    int16_t max_abs = 0;
 800be28:	463c      	mov	r4, r7
 800be2a:	f7ff bbf3 	b.w	800b614 <cli_poll+0x8e4>
    if (*p) n = (uint32_t)strtoul(p, NULL, 10);
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d1c8      	bne.n	800bdc4 <cli_poll+0x1094>
  uint32_t t0 = DWT->CYCCNT;
 800be32:	4b05      	ldr	r3, [pc, #20]	@ (800be48 <cli_poll+0x1118>)
  volatile uint32_t s = 0;
 800be34:	910a      	str	r1, [sp, #40]	@ 0x28
  uint32_t t0 = DWT->CYCCNT;
 800be36:	685a      	ldr	r2, [r3, #4]
    if (n == 0) n = 5000;   //  n 0
 800be38:	f241 3188 	movw	r1, #5000	@ 0x1388
 800be3c:	f7ff b85b 	b.w	800aef6 <cli_poll+0x1c6>
 800be40:	20015474 	.word	0x20015474
 800be44:	03e803e8 	.word	0x03e803e8
 800be48:	e0001000 	.word	0xe0001000
 800be4c:	20012d62 	.word	0x20012d62
 800be50:	20010654 	.word	0x20010654
 800be54:	0800e238 	.word	0x0800e238
 800be58:	0800d9a8 	.word	0x0800d9a8
 800be5c:	0800e270 	.word	0x0800e270
 800be60:	0800e2a8 	.word	0x0800e2a8
 800be64:	20015476 	.word	0x20015476
 800be68:	0800e2e4 	.word	0x0800e2e4
 800be6c:	ffff8000 	.word	0xffff8000
 800be70:	0800e2c8 	.word	0x0800e2c8

0800be74 <fmac_rt_init>:
 *
 *  16-tap :  = 1/16 in Q15 = 2048
 *  */

void fmac_rt_init(void)
{
 800be74:	b530      	push	{r4, r5, lr}
  /* 16-tap moving average: each coeff = 32768/16 = 2048 (Q15) */
  for (uint32_t i = 0; i < FMAC_RT_TAPS; i++) {
    rt_coeffs[i] = 2048;
 800be76:	4c29      	ldr	r4, [pc, #164]	@ (800bf1c <fmac_rt_init+0xa8>)
  }
  memset(rt_preload_zeros, 0, sizeof(rt_preload_zeros));
 800be78:	4829      	ldr	r0, [pc, #164]	@ (800bf20 <fmac_rt_init+0xac>)
{
 800be7a:	b08f      	sub	sp, #60	@ 0x3c
    rt_coeffs[i] = 2048;
 800be7c:	f04f 2308 	mov.w	r3, #134219776	@ 0x8000800
  memset(rt_preload_zeros, 0, sizeof(rt_preload_zeros));
 800be80:	2220      	movs	r2, #32
 800be82:	2100      	movs	r1, #0
    rt_coeffs[i] = 2048;
 800be84:	e9c4 3300 	strd	r3, r3, [r4]
 800be88:	e9c4 3302 	strd	r3, r3, [r4, #8]
 800be8c:	e9c4 3304 	strd	r3, r3, [r4, #16]
 800be90:	e9c4 3306 	strd	r3, r3, [r4, #24]
  memset(rt_preload_zeros, 0, sizeof(rt_preload_zeros));
 800be94:	f000 f9fc 	bl	800c290 <memset>
  __ASM volatile ("cpsid i" : : : "memory");
 800be98:	b672      	cpsid	i
}

void fmac_rt_reset_stats(void)
{
  __disable_irq();
  memset((void*)&stats, 0, sizeof(stats));
 800be9a:	4b22      	ldr	r3, [pc, #136]	@ (800bf24 <fmac_rt_init+0xb0>)
 800be9c:	2230      	movs	r2, #48	@ 0x30
 800be9e:	2100      	movs	r1, #0
 800bea0:	4618      	mov	r0, r3
 800bea2:	f000 f9f5 	bl	800c290 <memset>
  fmac_rt_log_idx = 0U;
 800bea6:	4a20      	ldr	r2, [pc, #128]	@ (800bf28 <fmac_rt_init+0xb4>)
  memset((void*)&stats, 0, sizeof(stats));
 800bea8:	4603      	mov	r3, r0
  stats.raw_min  =  32767;
  stats.raw_max  = -32768;
 800beaa:	f44f 4500 	mov.w	r5, #32768	@ 0x8000
  stats.raw_min  =  32767;
 800beae:	f647 70ff 	movw	r0, #32767	@ 0x7fff
  fmac_rt_log_idx = 0U;
 800beb2:	2100      	movs	r1, #0
 800beb4:	6011      	str	r1, [r2, #0]
  stats.raw_min  =  32767;
 800beb6:	8518      	strh	r0, [r3, #40]	@ 0x28
  stats.raw_max  = -32768;
 800beb8:	855d      	strh	r5, [r3, #42]	@ 0x2a
  stats.filt_min =  32767;
 800beba:	8598      	strh	r0, [r3, #44]	@ 0x2c
  stats.filt_max = -32768;
 800bebc:	85dd      	strh	r5, [r3, #46]	@ 0x2e
  __ASM volatile ("cpsie i" : : : "memory");
 800bebe:	b662      	cpsie	i
  rt_active = 0U;
 800bec0:	4b1a      	ldr	r3, [pc, #104]	@ (800bf2c <fmac_rt_init+0xb8>)
  fmac_rt_log_idx = 0U;
 800bec2:	6011      	str	r1, [r2, #0]
  FMAC_FilterConfigTypeDef cfg = {0};
 800bec4:	a803      	add	r0, sp, #12
 800bec6:	222c      	movs	r2, #44	@ 0x2c
  rt_active = 0U;
 800bec8:	7019      	strb	r1, [r3, #0]
  FMAC_FilterConfigTypeDef cfg = {0};
 800beca:	f000 f9e1 	bl	800c290 <memset>
  cfg.CoeffBaseAddress  = FMAC_RT_TAPS + 2U;
 800bece:	4a18      	ldr	r2, [pc, #96]	@ (800bf30 <fmac_rt_init+0xbc>)
 800bed0:	9205      	str	r2, [sp, #20]
  cfg.InputBufferSize   = FMAC_RT_TAPS + 2U;
 800bed2:	2112      	movs	r1, #18
  cfg.CoeffBSize        = FMAC_RT_TAPS;
 800bed4:	2310      	movs	r3, #16
  cfg.InputBufferSize   = FMAC_RT_TAPS + 2U;
 800bed6:	f88d 100d 	strb.w	r1, [sp, #13]
  cfg.Filter            = FMAC_FUNC_CONVO_FIR;
 800beda:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
  if (HAL_FMAC_FilterConfig(&hfmac, &cfg) != HAL_OK) {
 800bede:	4815      	ldr	r0, [pc, #84]	@ (800bf34 <fmac_rt_init+0xc0>)
  cfg.pCoeffB           = rt_coeffs;
 800bee0:	9409      	str	r4, [sp, #36]	@ 0x24
  if (HAL_FMAC_FilterConfig(&hfmac, &cfg) != HAL_OK) {
 800bee2:	a903      	add	r1, sp, #12
  cfg.CoeffBSize        = FMAC_RT_TAPS;
 800bee4:	f88d 3028 	strb.w	r3, [sp, #40]	@ 0x28
  cfg.Filter            = FMAC_FUNC_CONVO_FIR;
 800bee8:	920c      	str	r2, [sp, #48]	@ 0x30
  cfg.Clip              = FMAC_CLIP_ENABLED;
 800beea:	950b      	str	r5, [sp, #44]	@ 0x2c
  cfg.P                 = FMAC_RT_TAPS;
 800beec:	f88d 3034 	strb.w	r3, [sp, #52]	@ 0x34
  if (HAL_FMAC_FilterConfig(&hfmac, &cfg) != HAL_OK) {
 800bef0:	f7fa fac4 	bl	800647c <HAL_FMAC_FilterConfig>
 800bef4:	b960      	cbnz	r0, 800bf10 <fmac_rt_init+0x9c>
  if (HAL_FMAC_FilterPreload(&hfmac, rt_preload_zeros, FMAC_RT_TAPS, NULL, 0) != HAL_OK) {
 800bef6:	2300      	movs	r3, #0
 800bef8:	4909      	ldr	r1, [pc, #36]	@ (800bf20 <fmac_rt_init+0xac>)
 800befa:	480e      	ldr	r0, [pc, #56]	@ (800bf34 <fmac_rt_init+0xc0>)
 800befc:	9300      	str	r3, [sp, #0]
 800befe:	2210      	movs	r2, #16
 800bf00:	f7fa fb5c 	bl	80065bc <HAL_FMAC_FilterPreload>
 800bf04:	b938      	cbnz	r0, 800bf16 <fmac_rt_init+0xa2>
  FMAC->PARAM = FMAC_PARAM_START | FMAC_FUNC_CONVO_FIR | (uint32_t)FMAC_RT_TAPS;
 800bf06:	4b0c      	ldr	r3, [pc, #48]	@ (800bf38 <fmac_rt_init+0xc4>)
 800bf08:	4a0c      	ldr	r2, [pc, #48]	@ (800bf3c <fmac_rt_init+0xc8>)
 800bf0a:	60da      	str	r2, [r3, #12]
}
 800bf0c:	b00f      	add	sp, #60	@ 0x3c
 800bf0e:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 800bf10:	f7f5 ffbe 	bl	8001e90 <Error_Handler>
 800bf14:	e7ef      	b.n	800bef6 <fmac_rt_init+0x82>
    Error_Handler();
 800bf16:	f7f5 ffbb 	bl	8001e90 <Error_Handler>
 800bf1a:	e7f4      	b.n	800bf06 <fmac_rt_init+0x92>
 800bf1c:	20018040 	.word	0x20018040
 800bf20:	20018020 	.word	0x20018020
 800bf24:	20017ff0 	.word	0x20017ff0
 800bf28:	20017be8 	.word	0x20017be8
 800bf2c:	20017fec 	.word	0x20017fec
 800bf30:	02221012 	.word	0x02221012
 800bf34:	20000660 	.word	0x20000660
 800bf38:	40021400 	.word	0x40021400
 800bf3c:	88000010 	.word	0x88000010

0800bf40 <fmac_rt_feed>:
  int16_t raw_q15 = (int16_t)(((int32_t)adc_raw - 2048) << 4);
 800bf40:	f5a0 6200 	sub.w	r2, r0, #2048	@ 0x800
 800bf44:	0112      	lsls	r2, r2, #4
  FMAC->WDATA = (uint32_t)(uint16_t)raw_q15;
 800bf46:	4928      	ldr	r1, [pc, #160]	@ (800bfe8 <fmac_rt_feed+0xa8>)
  int16_t raw_q15 = (int16_t)(((int32_t)adc_raw - 2048) << 4);
 800bf48:	b212      	sxth	r2, r2
  FMAC->WDATA = (uint32_t)(uint16_t)raw_q15;
 800bf4a:	b293      	uxth	r3, r2
{
 800bf4c:	b4f0      	push	{r4, r5, r6, r7}
  FMAC->WDATA = (uint32_t)(uint16_t)raw_q15;
 800bf4e:	618b      	str	r3, [r1, #24]
  while (FMAC->SR & FMAC_SR_YEMPTY) { /*  <10 cycles */ }
 800bf50:	694b      	ldr	r3, [r1, #20]
 800bf52:	07db      	lsls	r3, r3, #31
 800bf54:	d4fc      	bmi.n	800bf50 <fmac_rt_feed+0x10>
  stats.count++;
 800bf56:	4b25      	ldr	r3, [pc, #148]	@ (800bfec <fmac_rt_feed+0xac>)
  int16_t filt_q15 = (int16_t)(uint16_t)FMAC->RDATA;
 800bf58:	69c8      	ldr	r0, [r1, #28]
  stats.count++;
 800bf5a:	6819      	ldr	r1, [r3, #0]
 800bf5c:	3101      	adds	r1, #1
 800bf5e:	6019      	str	r1, [r3, #0]
  if (stats.count > FMAC_RT_SETTLE_SAMPLES) {
 800bf60:	6819      	ldr	r1, [r3, #0]
 800bf62:	2912      	cmp	r1, #18
  int16_t filt_q15 = (int16_t)(uint16_t)FMAC->RDATA;
 800bf64:	b200      	sxth	r0, r0
  if (stats.count > FMAC_RT_SETTLE_SAMPLES) {
 800bf66:	d930      	bls.n	800bfca <fmac_rt_feed+0x8a>
    stats.valid_count++;
 800bf68:	6859      	ldr	r1, [r3, #4]
 800bf6a:	3101      	adds	r1, #1
 800bf6c:	6059      	str	r1, [r3, #4]
    stats.raw_sum   += raw_q15;
 800bf6e:	e9d3 6702 	ldrd	r6, r7, [r3, #8]
 800bf72:	1994      	adds	r4, r2, r6
 800bf74:	eb47 75e2 	adc.w	r5, r7, r2, asr #31
 800bf78:	e9c3 4502 	strd	r4, r5, [r3, #8]
    stats.filt_sum  += filt_q15;
 800bf7c:	e9d3 6704 	ldrd	r6, r7, [r3, #16]
 800bf80:	1984      	adds	r4, r0, r6
 800bf82:	eb47 75e0 	adc.w	r5, r7, r0, asr #31
 800bf86:	e9c3 4504 	strd	r4, r5, [r3, #16]
    stats.raw_sq_sum  += (int64_t)raw_q15 * raw_q15;
 800bf8a:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800bf8e:	fbc2 4582 	smlalbb	r4, r5, r2, r2
 800bf92:	e9c3 4506 	strd	r4, r5, [r3, #24]
    stats.filt_sq_sum += (int64_t)filt_q15 * filt_q15;
 800bf96:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 800bf9a:	fbc0 4580 	smlalbb	r4, r5, r0, r0
 800bf9e:	e9c3 4508 	strd	r4, r5, [r3, #32]
    if (raw_q15 < stats.raw_min)   stats.raw_min = raw_q15;
 800bfa2:	8d19      	ldrh	r1, [r3, #40]	@ 0x28
 800bfa4:	b209      	sxth	r1, r1
 800bfa6:	4291      	cmp	r1, r2
 800bfa8:	bfc8      	it	gt
 800bfaa:	851a      	strhgt	r2, [r3, #40]	@ 0x28
    if (raw_q15 > stats.raw_max)   stats.raw_max = raw_q15;
 800bfac:	8d59      	ldrh	r1, [r3, #42]	@ 0x2a
 800bfae:	b209      	sxth	r1, r1
 800bfb0:	4291      	cmp	r1, r2
 800bfb2:	bfb8      	it	lt
 800bfb4:	855a      	strhlt	r2, [r3, #42]	@ 0x2a
    if (filt_q15 < stats.filt_min) stats.filt_min = filt_q15;
 800bfb6:	8d99      	ldrh	r1, [r3, #44]	@ 0x2c
 800bfb8:	b209      	sxth	r1, r1
 800bfba:	4281      	cmp	r1, r0
 800bfbc:	bfc8      	it	gt
 800bfbe:	8598      	strhgt	r0, [r3, #44]	@ 0x2c
    if (filt_q15 > stats.filt_max) stats.filt_max = filt_q15;
 800bfc0:	8dd9      	ldrh	r1, [r3, #46]	@ 0x2e
 800bfc2:	b209      	sxth	r1, r1
 800bfc4:	4281      	cmp	r1, r0
 800bfc6:	bfb8      	it	lt
 800bfc8:	85d8      	strhlt	r0, [r3, #46]	@ 0x2e
  uint32_t idx = fmac_rt_log_idx % FMAC_RT_LOG_SIZE;
 800bfca:	4c09      	ldr	r4, [pc, #36]	@ (800bff0 <fmac_rt_feed+0xb0>)
  fmac_rt_log[idx].raw  = raw_q15;
 800bfcc:	4b09      	ldr	r3, [pc, #36]	@ (800bff4 <fmac_rt_feed+0xb4>)
  uint32_t idx = fmac_rt_log_idx % FMAC_RT_LOG_SIZE;
 800bfce:	6821      	ldr	r1, [r4, #0]
 800bfd0:	b2c9      	uxtb	r1, r1
  fmac_rt_log[idx].raw  = raw_q15;
 800bfd2:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
  fmac_rt_log[idx].filt = filt_q15;
 800bfd6:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800bfda:	8058      	strh	r0, [r3, #2]
  fmac_rt_log_idx++;
 800bfdc:	6823      	ldr	r3, [r4, #0]
 800bfde:	3301      	adds	r3, #1
 800bfe0:	6023      	str	r3, [r4, #0]
}
 800bfe2:	bcf0      	pop	{r4, r5, r6, r7}
 800bfe4:	4770      	bx	lr
 800bfe6:	bf00      	nop
 800bfe8:	40021400 	.word	0x40021400
 800bfec:	20017ff0 	.word	0x20017ff0
 800bff0:	20017be8 	.word	0x20017be8
 800bff4:	20017bec 	.word	0x20017bec

0800bff8 <fmac_rt_restart>:
{
 800bff8:	b510      	push	{r4, lr}
  (void)HAL_FMAC_FilterStop(&hfmac);
 800bffa:	4819      	ldr	r0, [pc, #100]	@ (800c060 <fmac_rt_restart+0x68>)
{
 800bffc:	b08e      	sub	sp, #56	@ 0x38
  (void)HAL_FMAC_FilterStop(&hfmac);
 800bffe:	f7fa fcbd 	bl	800697c <HAL_FMAC_FilterStop>
  FMAC_FilterConfigTypeDef cfg = {0};
 800c002:	222c      	movs	r2, #44	@ 0x2c
 800c004:	2100      	movs	r1, #0
 800c006:	a803      	add	r0, sp, #12
 800c008:	f000 f942 	bl	800c290 <memset>
  cfg.InputBufferSize   = FMAC_RT_TAPS + 2U;
 800c00c:	2412      	movs	r4, #18
  cfg.CoeffBaseAddress  = FMAC_RT_TAPS + 2U;
 800c00e:	4815      	ldr	r0, [pc, #84]	@ (800c064 <fmac_rt_restart+0x6c>)
  cfg.pCoeffB           = rt_coeffs;
 800c010:	4a15      	ldr	r2, [pc, #84]	@ (800c068 <fmac_rt_restart+0x70>)
  cfg.InputBufferSize   = FMAC_RT_TAPS + 2U;
 800c012:	f88d 400d 	strb.w	r4, [sp, #13]
  cfg.CoeffBSize        = FMAC_RT_TAPS;
 800c016:	2310      	movs	r3, #16
  cfg.Filter            = FMAC_FUNC_CONVO_FIR;
 800c018:	f04f 6400 	mov.w	r4, #134217728	@ 0x8000000
  cfg.CoeffBaseAddress  = FMAC_RT_TAPS + 2U;
 800c01c:	9005      	str	r0, [sp, #20]
  cfg.pCoeffB           = rt_coeffs;
 800c01e:	9209      	str	r2, [sp, #36]	@ 0x24
  if (HAL_FMAC_FilterConfig(&hfmac, &cfg) != HAL_OK) {
 800c020:	480f      	ldr	r0, [pc, #60]	@ (800c060 <fmac_rt_restart+0x68>)
  cfg.CoeffBSize        = FMAC_RT_TAPS;
 800c022:	f88d 3028 	strb.w	r3, [sp, #40]	@ 0x28
  cfg.Clip              = FMAC_CLIP_ENABLED;
 800c026:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
  if (HAL_FMAC_FilterConfig(&hfmac, &cfg) != HAL_OK) {
 800c02a:	a903      	add	r1, sp, #12
  cfg.Clip              = FMAC_CLIP_ENABLED;
 800c02c:	e9cd 240b 	strd	r2, r4, [sp, #44]	@ 0x2c
  cfg.P                 = FMAC_RT_TAPS;
 800c030:	f88d 3034 	strb.w	r3, [sp, #52]	@ 0x34
  if (HAL_FMAC_FilterConfig(&hfmac, &cfg) != HAL_OK) {
 800c034:	f7fa fa22 	bl	800647c <HAL_FMAC_FilterConfig>
 800c038:	b960      	cbnz	r0, 800c054 <fmac_rt_restart+0x5c>
  if (HAL_FMAC_FilterPreload(&hfmac, rt_preload_zeros, FMAC_RT_TAPS, NULL, 0) != HAL_OK) {
 800c03a:	2300      	movs	r3, #0
 800c03c:	490b      	ldr	r1, [pc, #44]	@ (800c06c <fmac_rt_restart+0x74>)
 800c03e:	4808      	ldr	r0, [pc, #32]	@ (800c060 <fmac_rt_restart+0x68>)
 800c040:	9300      	str	r3, [sp, #0]
 800c042:	2210      	movs	r2, #16
 800c044:	f7fa faba 	bl	80065bc <HAL_FMAC_FilterPreload>
 800c048:	b938      	cbnz	r0, 800c05a <fmac_rt_restart+0x62>
  FMAC->PARAM = FMAC_PARAM_START | FMAC_FUNC_CONVO_FIR | (uint32_t)FMAC_RT_TAPS;
 800c04a:	4b09      	ldr	r3, [pc, #36]	@ (800c070 <fmac_rt_restart+0x78>)
 800c04c:	4a09      	ldr	r2, [pc, #36]	@ (800c074 <fmac_rt_restart+0x7c>)
 800c04e:	60da      	str	r2, [r3, #12]
}
 800c050:	b00e      	add	sp, #56	@ 0x38
 800c052:	bd10      	pop	{r4, pc}
    Error_Handler();
 800c054:	f7f5 ff1c 	bl	8001e90 <Error_Handler>
 800c058:	e7ef      	b.n	800c03a <fmac_rt_restart+0x42>
    Error_Handler();
 800c05a:	f7f5 ff19 	bl	8001e90 <Error_Handler>
 800c05e:	e7f4      	b.n	800c04a <fmac_rt_restart+0x52>
 800c060:	20000660 	.word	0x20000660
 800c064:	02221012 	.word	0x02221012
 800c068:	20018040 	.word	0x20018040
 800c06c:	20018020 	.word	0x20018020
 800c070:	40021400 	.word	0x40021400
 800c074:	88000010 	.word	0x88000010

0800c078 <fmac_rt_get_stats>:
{
 800c078:	b510      	push	{r4, lr}
 800c07a:	4686      	mov	lr, r0
  __ASM volatile ("cpsid i" : : : "memory");
 800c07c:	b672      	cpsid	i
  s = stats;
 800c07e:	4c07      	ldr	r4, [pc, #28]	@ (800c09c <fmac_rt_get_stats+0x24>)
 800c080:	4684      	mov	ip, r0
 800c082:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c084:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c088:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c08a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c08e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800c092:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  __ASM volatile ("cpsie i" : : : "memory");
 800c096:	b662      	cpsie	i
}
 800c098:	4670      	mov	r0, lr
 800c09a:	bd10      	pop	{r4, pc}
 800c09c:	20017ff0 	.word	0x20017ff0

0800c0a0 <fmac_rt_reset_stats>:
{
 800c0a0:	b510      	push	{r4, lr}
  __ASM volatile ("cpsid i" : : : "memory");
 800c0a2:	b672      	cpsid	i
  memset((void*)&stats, 0, sizeof(stats));
 800c0a4:	4b09      	ldr	r3, [pc, #36]	@ (800c0cc <fmac_rt_reset_stats+0x2c>)
 800c0a6:	2230      	movs	r2, #48	@ 0x30
 800c0a8:	2100      	movs	r1, #0
 800c0aa:	4618      	mov	r0, r3
 800c0ac:	f000 f8f0 	bl	800c290 <memset>
 800c0b0:	4603      	mov	r3, r0
  fmac_rt_log_idx = 0U;
 800c0b2:	4807      	ldr	r0, [pc, #28]	@ (800c0d0 <fmac_rt_reset_stats+0x30>)
  stats.raw_min  =  32767;
 800c0b4:	f647 71ff 	movw	r1, #32767	@ 0x7fff
  stats.raw_max  = -32768;
 800c0b8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
  fmac_rt_log_idx = 0U;
 800c0bc:	2400      	movs	r4, #0
 800c0be:	6004      	str	r4, [r0, #0]
  stats.raw_min  =  32767;
 800c0c0:	8519      	strh	r1, [r3, #40]	@ 0x28
  stats.raw_max  = -32768;
 800c0c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
  stats.filt_min =  32767;
 800c0c4:	8599      	strh	r1, [r3, #44]	@ 0x2c
  stats.filt_max = -32768;
 800c0c6:	85da      	strh	r2, [r3, #46]	@ 0x2e
  __ASM volatile ("cpsie i" : : : "memory");
 800c0c8:	b662      	cpsie	i
  __enable_irq();
}
 800c0ca:	bd10      	pop	{r4, pc}
 800c0cc:	20017ff0 	.word	0x20017ff0
 800c0d0:	20017be8 	.word	0x20017be8

0800c0d4 <fmac_rt_set_active>:
  __ASM volatile ("cpsid i" : : : "memory");
 800c0d4:	b672      	cpsid	i

void fmac_rt_set_active(uint8_t active)
{
  __disable_irq();
  rt_active = (active != 0U) ? 1U : 0U;
 800c0d6:	4b03      	ldr	r3, [pc, #12]	@ (800c0e4 <fmac_rt_set_active+0x10>)
 800c0d8:	3800      	subs	r0, #0
 800c0da:	bf18      	it	ne
 800c0dc:	2001      	movne	r0, #1
 800c0de:	7018      	strb	r0, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800c0e0:	b662      	cpsie	i
  __enable_irq();
}
 800c0e2:	4770      	bx	lr
 800c0e4:	20017fec 	.word	0x20017fec

0800c0e8 <fmac_rt_is_active>:

uint8_t fmac_rt_is_active(void)
{
  return rt_active;
 800c0e8:	4b01      	ldr	r3, [pc, #4]	@ (800c0f0 <fmac_rt_is_active+0x8>)
 800c0ea:	7818      	ldrb	r0, [r3, #0]
}
 800c0ec:	4770      	bx	lr
 800c0ee:	bf00      	nop
 800c0f0:	20017fec 	.word	0x20017fec

0800c0f4 <log_printf>:
{
	bsp_uart_init();
}

void log_printf(const char *fmt, ...)
{
 800c0f4:	b40f      	push	{r0, r1, r2, r3}
 800c0f6:	b500      	push	{lr}
 800c0f8:	b0c3      	sub	sp, #268	@ 0x10c
 800c0fa:	ab44      	add	r3, sp, #272	@ 0x110
  char buf[256];
  va_list ap;
  va_start(ap, fmt);
  int n = vsnprintf(buf, sizeof(buf), fmt, ap);
 800c0fc:	f44f 7180 	mov.w	r1, #256	@ 0x100
{
 800c100:	f853 2b04 	ldr.w	r2, [r3], #4
  va_start(ap, fmt);
 800c104:	9301      	str	r3, [sp, #4]
  int n = vsnprintf(buf, sizeof(buf), fmt, ap);
 800c106:	a802      	add	r0, sp, #8
 800c108:	f000 f8b4 	bl	800c274 <vsniprintf>
  va_end(ap);

  if (n <= 0) return;
 800c10c:	1e01      	subs	r1, r0, #0
 800c10e:	dd05      	ble.n	800c11c <log_printf+0x28>
  if (n >= (int)sizeof(buf)) n = (int)sizeof(buf) - 1;
  bsp_uart_write((const uint8_t*)buf, (size_t)n);
 800c110:	29ff      	cmp	r1, #255	@ 0xff
 800c112:	bfa8      	it	ge
 800c114:	21ff      	movge	r1, #255	@ 0xff
 800c116:	a802      	add	r0, sp, #8
 800c118:	f7f8 fe22 	bl	8004d60 <bsp_uart_write>
}
 800c11c:	b043      	add	sp, #268	@ 0x10c
 800c11e:	f85d eb04 	ldr.w	lr, [sp], #4
 800c122:	b004      	add	sp, #16
 800c124:	4770      	bx	lr
 800c126:	bf00      	nop

0800c128 <_strtoul_l.isra.0>:
 800c128:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c12c:	4e34      	ldr	r6, [pc, #208]	@ (800c200 <_strtoul_l.isra.0+0xd8>)
 800c12e:	4686      	mov	lr, r0
 800c130:	460d      	mov	r5, r1
 800c132:	4628      	mov	r0, r5
 800c134:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c138:	5d37      	ldrb	r7, [r6, r4]
 800c13a:	f017 0708 	ands.w	r7, r7, #8
 800c13e:	d1f8      	bne.n	800c132 <_strtoul_l.isra.0+0xa>
 800c140:	2c2d      	cmp	r4, #45	@ 0x2d
 800c142:	d110      	bne.n	800c166 <_strtoul_l.isra.0+0x3e>
 800c144:	782c      	ldrb	r4, [r5, #0]
 800c146:	2701      	movs	r7, #1
 800c148:	1c85      	adds	r5, r0, #2
 800c14a:	f033 0010 	bics.w	r0, r3, #16
 800c14e:	d115      	bne.n	800c17c <_strtoul_l.isra.0+0x54>
 800c150:	2c30      	cmp	r4, #48	@ 0x30
 800c152:	d10d      	bne.n	800c170 <_strtoul_l.isra.0+0x48>
 800c154:	7828      	ldrb	r0, [r5, #0]
 800c156:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800c15a:	2858      	cmp	r0, #88	@ 0x58
 800c15c:	d108      	bne.n	800c170 <_strtoul_l.isra.0+0x48>
 800c15e:	786c      	ldrb	r4, [r5, #1]
 800c160:	3502      	adds	r5, #2
 800c162:	2310      	movs	r3, #16
 800c164:	e00a      	b.n	800c17c <_strtoul_l.isra.0+0x54>
 800c166:	2c2b      	cmp	r4, #43	@ 0x2b
 800c168:	bf04      	itt	eq
 800c16a:	782c      	ldrbeq	r4, [r5, #0]
 800c16c:	1c85      	addeq	r5, r0, #2
 800c16e:	e7ec      	b.n	800c14a <_strtoul_l.isra.0+0x22>
 800c170:	2b00      	cmp	r3, #0
 800c172:	d1f6      	bne.n	800c162 <_strtoul_l.isra.0+0x3a>
 800c174:	2c30      	cmp	r4, #48	@ 0x30
 800c176:	bf14      	ite	ne
 800c178:	230a      	movne	r3, #10
 800c17a:	2308      	moveq	r3, #8
 800c17c:	f04f 38ff 	mov.w	r8, #4294967295
 800c180:	2600      	movs	r6, #0
 800c182:	fbb8 f8f3 	udiv	r8, r8, r3
 800c186:	fb03 f908 	mul.w	r9, r3, r8
 800c18a:	ea6f 0909 	mvn.w	r9, r9
 800c18e:	4630      	mov	r0, r6
 800c190:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800c194:	f1bc 0f09 	cmp.w	ip, #9
 800c198:	d810      	bhi.n	800c1bc <_strtoul_l.isra.0+0x94>
 800c19a:	4664      	mov	r4, ip
 800c19c:	42a3      	cmp	r3, r4
 800c19e:	dd1e      	ble.n	800c1de <_strtoul_l.isra.0+0xb6>
 800c1a0:	f1b6 3fff 	cmp.w	r6, #4294967295
 800c1a4:	d007      	beq.n	800c1b6 <_strtoul_l.isra.0+0x8e>
 800c1a6:	4580      	cmp	r8, r0
 800c1a8:	d316      	bcc.n	800c1d8 <_strtoul_l.isra.0+0xb0>
 800c1aa:	d101      	bne.n	800c1b0 <_strtoul_l.isra.0+0x88>
 800c1ac:	45a1      	cmp	r9, r4
 800c1ae:	db13      	blt.n	800c1d8 <_strtoul_l.isra.0+0xb0>
 800c1b0:	fb00 4003 	mla	r0, r0, r3, r4
 800c1b4:	2601      	movs	r6, #1
 800c1b6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c1ba:	e7e9      	b.n	800c190 <_strtoul_l.isra.0+0x68>
 800c1bc:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800c1c0:	f1bc 0f19 	cmp.w	ip, #25
 800c1c4:	d801      	bhi.n	800c1ca <_strtoul_l.isra.0+0xa2>
 800c1c6:	3c37      	subs	r4, #55	@ 0x37
 800c1c8:	e7e8      	b.n	800c19c <_strtoul_l.isra.0+0x74>
 800c1ca:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800c1ce:	f1bc 0f19 	cmp.w	ip, #25
 800c1d2:	d804      	bhi.n	800c1de <_strtoul_l.isra.0+0xb6>
 800c1d4:	3c57      	subs	r4, #87	@ 0x57
 800c1d6:	e7e1      	b.n	800c19c <_strtoul_l.isra.0+0x74>
 800c1d8:	f04f 36ff 	mov.w	r6, #4294967295
 800c1dc:	e7eb      	b.n	800c1b6 <_strtoul_l.isra.0+0x8e>
 800c1de:	1c73      	adds	r3, r6, #1
 800c1e0:	d106      	bne.n	800c1f0 <_strtoul_l.isra.0+0xc8>
 800c1e2:	2322      	movs	r3, #34	@ 0x22
 800c1e4:	f8ce 3000 	str.w	r3, [lr]
 800c1e8:	4630      	mov	r0, r6
 800c1ea:	b932      	cbnz	r2, 800c1fa <_strtoul_l.isra.0+0xd2>
 800c1ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c1f0:	b107      	cbz	r7, 800c1f4 <_strtoul_l.isra.0+0xcc>
 800c1f2:	4240      	negs	r0, r0
 800c1f4:	2a00      	cmp	r2, #0
 800c1f6:	d0f9      	beq.n	800c1ec <_strtoul_l.isra.0+0xc4>
 800c1f8:	b106      	cbz	r6, 800c1fc <_strtoul_l.isra.0+0xd4>
 800c1fa:	1e69      	subs	r1, r5, #1
 800c1fc:	6011      	str	r1, [r2, #0]
 800c1fe:	e7f5      	b.n	800c1ec <_strtoul_l.isra.0+0xc4>
 800c200:	0800e3c6 	.word	0x0800e3c6

0800c204 <strtoul>:
 800c204:	4613      	mov	r3, r2
 800c206:	460a      	mov	r2, r1
 800c208:	4601      	mov	r1, r0
 800c20a:	4802      	ldr	r0, [pc, #8]	@ (800c214 <strtoul+0x10>)
 800c20c:	6800      	ldr	r0, [r0, #0]
 800c20e:	f7ff bf8b 	b.w	800c128 <_strtoul_l.isra.0>
 800c212:	bf00      	nop
 800c214:	200004f0 	.word	0x200004f0

0800c218 <_vsniprintf_r>:
 800c218:	b530      	push	{r4, r5, lr}
 800c21a:	4614      	mov	r4, r2
 800c21c:	2c00      	cmp	r4, #0
 800c21e:	b09b      	sub	sp, #108	@ 0x6c
 800c220:	4605      	mov	r5, r0
 800c222:	461a      	mov	r2, r3
 800c224:	da05      	bge.n	800c232 <_vsniprintf_r+0x1a>
 800c226:	238b      	movs	r3, #139	@ 0x8b
 800c228:	6003      	str	r3, [r0, #0]
 800c22a:	f04f 30ff 	mov.w	r0, #4294967295
 800c22e:	b01b      	add	sp, #108	@ 0x6c
 800c230:	bd30      	pop	{r4, r5, pc}
 800c232:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800c236:	f8ad 300c 	strh.w	r3, [sp, #12]
 800c23a:	f04f 0300 	mov.w	r3, #0
 800c23e:	9319      	str	r3, [sp, #100]	@ 0x64
 800c240:	bf14      	ite	ne
 800c242:	f104 33ff 	addne.w	r3, r4, #4294967295
 800c246:	4623      	moveq	r3, r4
 800c248:	9302      	str	r3, [sp, #8]
 800c24a:	9305      	str	r3, [sp, #20]
 800c24c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c250:	9100      	str	r1, [sp, #0]
 800c252:	9104      	str	r1, [sp, #16]
 800c254:	f8ad 300e 	strh.w	r3, [sp, #14]
 800c258:	4669      	mov	r1, sp
 800c25a:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800c25c:	f000 f9d4 	bl	800c608 <_svfiprintf_r>
 800c260:	1c43      	adds	r3, r0, #1
 800c262:	bfbc      	itt	lt
 800c264:	238b      	movlt	r3, #139	@ 0x8b
 800c266:	602b      	strlt	r3, [r5, #0]
 800c268:	2c00      	cmp	r4, #0
 800c26a:	d0e0      	beq.n	800c22e <_vsniprintf_r+0x16>
 800c26c:	9b00      	ldr	r3, [sp, #0]
 800c26e:	2200      	movs	r2, #0
 800c270:	701a      	strb	r2, [r3, #0]
 800c272:	e7dc      	b.n	800c22e <_vsniprintf_r+0x16>

0800c274 <vsniprintf>:
 800c274:	b507      	push	{r0, r1, r2, lr}
 800c276:	9300      	str	r3, [sp, #0]
 800c278:	4613      	mov	r3, r2
 800c27a:	460a      	mov	r2, r1
 800c27c:	4601      	mov	r1, r0
 800c27e:	4803      	ldr	r0, [pc, #12]	@ (800c28c <vsniprintf+0x18>)
 800c280:	6800      	ldr	r0, [r0, #0]
 800c282:	f7ff ffc9 	bl	800c218 <_vsniprintf_r>
 800c286:	b003      	add	sp, #12
 800c288:	f85d fb04 	ldr.w	pc, [sp], #4
 800c28c:	200004f0 	.word	0x200004f0

0800c290 <memset>:
 800c290:	4402      	add	r2, r0
 800c292:	4603      	mov	r3, r0
 800c294:	4293      	cmp	r3, r2
 800c296:	d100      	bne.n	800c29a <memset+0xa>
 800c298:	4770      	bx	lr
 800c29a:	f803 1b01 	strb.w	r1, [r3], #1
 800c29e:	e7f9      	b.n	800c294 <memset+0x4>

0800c2a0 <strncmp>:
 800c2a0:	b510      	push	{r4, lr}
 800c2a2:	b16a      	cbz	r2, 800c2c0 <strncmp+0x20>
 800c2a4:	3901      	subs	r1, #1
 800c2a6:	1884      	adds	r4, r0, r2
 800c2a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c2ac:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c2b0:	429a      	cmp	r2, r3
 800c2b2:	d103      	bne.n	800c2bc <strncmp+0x1c>
 800c2b4:	42a0      	cmp	r0, r4
 800c2b6:	d001      	beq.n	800c2bc <strncmp+0x1c>
 800c2b8:	2a00      	cmp	r2, #0
 800c2ba:	d1f5      	bne.n	800c2a8 <strncmp+0x8>
 800c2bc:	1ad0      	subs	r0, r2, r3
 800c2be:	bd10      	pop	{r4, pc}
 800c2c0:	4610      	mov	r0, r2
 800c2c2:	e7fc      	b.n	800c2be <strncmp+0x1e>

0800c2c4 <strncpy>:
 800c2c4:	b510      	push	{r4, lr}
 800c2c6:	3901      	subs	r1, #1
 800c2c8:	4603      	mov	r3, r0
 800c2ca:	b132      	cbz	r2, 800c2da <strncpy+0x16>
 800c2cc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c2d0:	f803 4b01 	strb.w	r4, [r3], #1
 800c2d4:	3a01      	subs	r2, #1
 800c2d6:	2c00      	cmp	r4, #0
 800c2d8:	d1f7      	bne.n	800c2ca <strncpy+0x6>
 800c2da:	441a      	add	r2, r3
 800c2dc:	2100      	movs	r1, #0
 800c2de:	4293      	cmp	r3, r2
 800c2e0:	d100      	bne.n	800c2e4 <strncpy+0x20>
 800c2e2:	bd10      	pop	{r4, pc}
 800c2e4:	f803 1b01 	strb.w	r1, [r3], #1
 800c2e8:	e7f9      	b.n	800c2de <strncpy+0x1a>
	...

0800c2ec <__errno>:
 800c2ec:	4b01      	ldr	r3, [pc, #4]	@ (800c2f4 <__errno+0x8>)
 800c2ee:	6818      	ldr	r0, [r3, #0]
 800c2f0:	4770      	bx	lr
 800c2f2:	bf00      	nop
 800c2f4:	200004f0 	.word	0x200004f0

0800c2f8 <__libc_init_array>:
 800c2f8:	b570      	push	{r4, r5, r6, lr}
 800c2fa:	4d0d      	ldr	r5, [pc, #52]	@ (800c330 <__libc_init_array+0x38>)
 800c2fc:	4c0d      	ldr	r4, [pc, #52]	@ (800c334 <__libc_init_array+0x3c>)
 800c2fe:	1b64      	subs	r4, r4, r5
 800c300:	10a4      	asrs	r4, r4, #2
 800c302:	2600      	movs	r6, #0
 800c304:	42a6      	cmp	r6, r4
 800c306:	d109      	bne.n	800c31c <__libc_init_array+0x24>
 800c308:	4d0b      	ldr	r5, [pc, #44]	@ (800c338 <__libc_init_array+0x40>)
 800c30a:	4c0c      	ldr	r4, [pc, #48]	@ (800c33c <__libc_init_array+0x44>)
 800c30c:	f001 f9d8 	bl	800d6c0 <_init>
 800c310:	1b64      	subs	r4, r4, r5
 800c312:	10a4      	asrs	r4, r4, #2
 800c314:	2600      	movs	r6, #0
 800c316:	42a6      	cmp	r6, r4
 800c318:	d105      	bne.n	800c326 <__libc_init_array+0x2e>
 800c31a:	bd70      	pop	{r4, r5, r6, pc}
 800c31c:	f855 3b04 	ldr.w	r3, [r5], #4
 800c320:	4798      	blx	r3
 800c322:	3601      	adds	r6, #1
 800c324:	e7ee      	b.n	800c304 <__libc_init_array+0xc>
 800c326:	f855 3b04 	ldr.w	r3, [r5], #4
 800c32a:	4798      	blx	r3
 800c32c:	3601      	adds	r6, #1
 800c32e:	e7f2      	b.n	800c316 <__libc_init_array+0x1e>
 800c330:	0800e8d4 	.word	0x0800e8d4
 800c334:	0800e8d4 	.word	0x0800e8d4
 800c338:	0800e8d4 	.word	0x0800e8d4
 800c33c:	0800e8d8 	.word	0x0800e8d8

0800c340 <__retarget_lock_acquire_recursive>:
 800c340:	4770      	bx	lr

0800c342 <__retarget_lock_release_recursive>:
 800c342:	4770      	bx	lr

0800c344 <memcpy>:
 800c344:	440a      	add	r2, r1
 800c346:	4291      	cmp	r1, r2
 800c348:	f100 33ff 	add.w	r3, r0, #4294967295
 800c34c:	d100      	bne.n	800c350 <memcpy+0xc>
 800c34e:	4770      	bx	lr
 800c350:	b510      	push	{r4, lr}
 800c352:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c356:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c35a:	4291      	cmp	r1, r2
 800c35c:	d1f9      	bne.n	800c352 <memcpy+0xe>
 800c35e:	bd10      	pop	{r4, pc}

0800c360 <_free_r>:
 800c360:	b538      	push	{r3, r4, r5, lr}
 800c362:	4605      	mov	r5, r0
 800c364:	2900      	cmp	r1, #0
 800c366:	d041      	beq.n	800c3ec <_free_r+0x8c>
 800c368:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c36c:	1f0c      	subs	r4, r1, #4
 800c36e:	2b00      	cmp	r3, #0
 800c370:	bfb8      	it	lt
 800c372:	18e4      	addlt	r4, r4, r3
 800c374:	f000 f8e0 	bl	800c538 <__malloc_lock>
 800c378:	4a1d      	ldr	r2, [pc, #116]	@ (800c3f0 <_free_r+0x90>)
 800c37a:	6813      	ldr	r3, [r2, #0]
 800c37c:	b933      	cbnz	r3, 800c38c <_free_r+0x2c>
 800c37e:	6063      	str	r3, [r4, #4]
 800c380:	6014      	str	r4, [r2, #0]
 800c382:	4628      	mov	r0, r5
 800c384:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c388:	f000 b8dc 	b.w	800c544 <__malloc_unlock>
 800c38c:	42a3      	cmp	r3, r4
 800c38e:	d908      	bls.n	800c3a2 <_free_r+0x42>
 800c390:	6820      	ldr	r0, [r4, #0]
 800c392:	1821      	adds	r1, r4, r0
 800c394:	428b      	cmp	r3, r1
 800c396:	bf01      	itttt	eq
 800c398:	6819      	ldreq	r1, [r3, #0]
 800c39a:	685b      	ldreq	r3, [r3, #4]
 800c39c:	1809      	addeq	r1, r1, r0
 800c39e:	6021      	streq	r1, [r4, #0]
 800c3a0:	e7ed      	b.n	800c37e <_free_r+0x1e>
 800c3a2:	461a      	mov	r2, r3
 800c3a4:	685b      	ldr	r3, [r3, #4]
 800c3a6:	b10b      	cbz	r3, 800c3ac <_free_r+0x4c>
 800c3a8:	42a3      	cmp	r3, r4
 800c3aa:	d9fa      	bls.n	800c3a2 <_free_r+0x42>
 800c3ac:	6811      	ldr	r1, [r2, #0]
 800c3ae:	1850      	adds	r0, r2, r1
 800c3b0:	42a0      	cmp	r0, r4
 800c3b2:	d10b      	bne.n	800c3cc <_free_r+0x6c>
 800c3b4:	6820      	ldr	r0, [r4, #0]
 800c3b6:	4401      	add	r1, r0
 800c3b8:	1850      	adds	r0, r2, r1
 800c3ba:	4283      	cmp	r3, r0
 800c3bc:	6011      	str	r1, [r2, #0]
 800c3be:	d1e0      	bne.n	800c382 <_free_r+0x22>
 800c3c0:	6818      	ldr	r0, [r3, #0]
 800c3c2:	685b      	ldr	r3, [r3, #4]
 800c3c4:	6053      	str	r3, [r2, #4]
 800c3c6:	4408      	add	r0, r1
 800c3c8:	6010      	str	r0, [r2, #0]
 800c3ca:	e7da      	b.n	800c382 <_free_r+0x22>
 800c3cc:	d902      	bls.n	800c3d4 <_free_r+0x74>
 800c3ce:	230c      	movs	r3, #12
 800c3d0:	602b      	str	r3, [r5, #0]
 800c3d2:	e7d6      	b.n	800c382 <_free_r+0x22>
 800c3d4:	6820      	ldr	r0, [r4, #0]
 800c3d6:	1821      	adds	r1, r4, r0
 800c3d8:	428b      	cmp	r3, r1
 800c3da:	bf04      	itt	eq
 800c3dc:	6819      	ldreq	r1, [r3, #0]
 800c3de:	685b      	ldreq	r3, [r3, #4]
 800c3e0:	6063      	str	r3, [r4, #4]
 800c3e2:	bf04      	itt	eq
 800c3e4:	1809      	addeq	r1, r1, r0
 800c3e6:	6021      	streq	r1, [r4, #0]
 800c3e8:	6054      	str	r4, [r2, #4]
 800c3ea:	e7ca      	b.n	800c382 <_free_r+0x22>
 800c3ec:	bd38      	pop	{r3, r4, r5, pc}
 800c3ee:	bf00      	nop
 800c3f0:	200181a4 	.word	0x200181a4

0800c3f4 <sbrk_aligned>:
 800c3f4:	b570      	push	{r4, r5, r6, lr}
 800c3f6:	4e0f      	ldr	r6, [pc, #60]	@ (800c434 <sbrk_aligned+0x40>)
 800c3f8:	460c      	mov	r4, r1
 800c3fa:	6831      	ldr	r1, [r6, #0]
 800c3fc:	4605      	mov	r5, r0
 800c3fe:	b911      	cbnz	r1, 800c406 <sbrk_aligned+0x12>
 800c400:	f000 fba4 	bl	800cb4c <_sbrk_r>
 800c404:	6030      	str	r0, [r6, #0]
 800c406:	4621      	mov	r1, r4
 800c408:	4628      	mov	r0, r5
 800c40a:	f000 fb9f 	bl	800cb4c <_sbrk_r>
 800c40e:	1c43      	adds	r3, r0, #1
 800c410:	d103      	bne.n	800c41a <sbrk_aligned+0x26>
 800c412:	f04f 34ff 	mov.w	r4, #4294967295
 800c416:	4620      	mov	r0, r4
 800c418:	bd70      	pop	{r4, r5, r6, pc}
 800c41a:	1cc4      	adds	r4, r0, #3
 800c41c:	f024 0403 	bic.w	r4, r4, #3
 800c420:	42a0      	cmp	r0, r4
 800c422:	d0f8      	beq.n	800c416 <sbrk_aligned+0x22>
 800c424:	1a21      	subs	r1, r4, r0
 800c426:	4628      	mov	r0, r5
 800c428:	f000 fb90 	bl	800cb4c <_sbrk_r>
 800c42c:	3001      	adds	r0, #1
 800c42e:	d1f2      	bne.n	800c416 <sbrk_aligned+0x22>
 800c430:	e7ef      	b.n	800c412 <sbrk_aligned+0x1e>
 800c432:	bf00      	nop
 800c434:	200181a0 	.word	0x200181a0

0800c438 <_malloc_r>:
 800c438:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c43c:	1ccd      	adds	r5, r1, #3
 800c43e:	f025 0503 	bic.w	r5, r5, #3
 800c442:	3508      	adds	r5, #8
 800c444:	2d0c      	cmp	r5, #12
 800c446:	bf38      	it	cc
 800c448:	250c      	movcc	r5, #12
 800c44a:	2d00      	cmp	r5, #0
 800c44c:	4606      	mov	r6, r0
 800c44e:	db01      	blt.n	800c454 <_malloc_r+0x1c>
 800c450:	42a9      	cmp	r1, r5
 800c452:	d904      	bls.n	800c45e <_malloc_r+0x26>
 800c454:	230c      	movs	r3, #12
 800c456:	6033      	str	r3, [r6, #0]
 800c458:	2000      	movs	r0, #0
 800c45a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c45e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c534 <_malloc_r+0xfc>
 800c462:	f000 f869 	bl	800c538 <__malloc_lock>
 800c466:	f8d8 3000 	ldr.w	r3, [r8]
 800c46a:	461c      	mov	r4, r3
 800c46c:	bb44      	cbnz	r4, 800c4c0 <_malloc_r+0x88>
 800c46e:	4629      	mov	r1, r5
 800c470:	4630      	mov	r0, r6
 800c472:	f7ff ffbf 	bl	800c3f4 <sbrk_aligned>
 800c476:	1c43      	adds	r3, r0, #1
 800c478:	4604      	mov	r4, r0
 800c47a:	d158      	bne.n	800c52e <_malloc_r+0xf6>
 800c47c:	f8d8 4000 	ldr.w	r4, [r8]
 800c480:	4627      	mov	r7, r4
 800c482:	2f00      	cmp	r7, #0
 800c484:	d143      	bne.n	800c50e <_malloc_r+0xd6>
 800c486:	2c00      	cmp	r4, #0
 800c488:	d04b      	beq.n	800c522 <_malloc_r+0xea>
 800c48a:	6823      	ldr	r3, [r4, #0]
 800c48c:	4639      	mov	r1, r7
 800c48e:	4630      	mov	r0, r6
 800c490:	eb04 0903 	add.w	r9, r4, r3
 800c494:	f000 fb5a 	bl	800cb4c <_sbrk_r>
 800c498:	4581      	cmp	r9, r0
 800c49a:	d142      	bne.n	800c522 <_malloc_r+0xea>
 800c49c:	6821      	ldr	r1, [r4, #0]
 800c49e:	1a6d      	subs	r5, r5, r1
 800c4a0:	4629      	mov	r1, r5
 800c4a2:	4630      	mov	r0, r6
 800c4a4:	f7ff ffa6 	bl	800c3f4 <sbrk_aligned>
 800c4a8:	3001      	adds	r0, #1
 800c4aa:	d03a      	beq.n	800c522 <_malloc_r+0xea>
 800c4ac:	6823      	ldr	r3, [r4, #0]
 800c4ae:	442b      	add	r3, r5
 800c4b0:	6023      	str	r3, [r4, #0]
 800c4b2:	f8d8 3000 	ldr.w	r3, [r8]
 800c4b6:	685a      	ldr	r2, [r3, #4]
 800c4b8:	bb62      	cbnz	r2, 800c514 <_malloc_r+0xdc>
 800c4ba:	f8c8 7000 	str.w	r7, [r8]
 800c4be:	e00f      	b.n	800c4e0 <_malloc_r+0xa8>
 800c4c0:	6822      	ldr	r2, [r4, #0]
 800c4c2:	1b52      	subs	r2, r2, r5
 800c4c4:	d420      	bmi.n	800c508 <_malloc_r+0xd0>
 800c4c6:	2a0b      	cmp	r2, #11
 800c4c8:	d917      	bls.n	800c4fa <_malloc_r+0xc2>
 800c4ca:	1961      	adds	r1, r4, r5
 800c4cc:	42a3      	cmp	r3, r4
 800c4ce:	6025      	str	r5, [r4, #0]
 800c4d0:	bf18      	it	ne
 800c4d2:	6059      	strne	r1, [r3, #4]
 800c4d4:	6863      	ldr	r3, [r4, #4]
 800c4d6:	bf08      	it	eq
 800c4d8:	f8c8 1000 	streq.w	r1, [r8]
 800c4dc:	5162      	str	r2, [r4, r5]
 800c4de:	604b      	str	r3, [r1, #4]
 800c4e0:	4630      	mov	r0, r6
 800c4e2:	f000 f82f 	bl	800c544 <__malloc_unlock>
 800c4e6:	f104 000b 	add.w	r0, r4, #11
 800c4ea:	1d23      	adds	r3, r4, #4
 800c4ec:	f020 0007 	bic.w	r0, r0, #7
 800c4f0:	1ac2      	subs	r2, r0, r3
 800c4f2:	bf1c      	itt	ne
 800c4f4:	1a1b      	subne	r3, r3, r0
 800c4f6:	50a3      	strne	r3, [r4, r2]
 800c4f8:	e7af      	b.n	800c45a <_malloc_r+0x22>
 800c4fa:	6862      	ldr	r2, [r4, #4]
 800c4fc:	42a3      	cmp	r3, r4
 800c4fe:	bf0c      	ite	eq
 800c500:	f8c8 2000 	streq.w	r2, [r8]
 800c504:	605a      	strne	r2, [r3, #4]
 800c506:	e7eb      	b.n	800c4e0 <_malloc_r+0xa8>
 800c508:	4623      	mov	r3, r4
 800c50a:	6864      	ldr	r4, [r4, #4]
 800c50c:	e7ae      	b.n	800c46c <_malloc_r+0x34>
 800c50e:	463c      	mov	r4, r7
 800c510:	687f      	ldr	r7, [r7, #4]
 800c512:	e7b6      	b.n	800c482 <_malloc_r+0x4a>
 800c514:	461a      	mov	r2, r3
 800c516:	685b      	ldr	r3, [r3, #4]
 800c518:	42a3      	cmp	r3, r4
 800c51a:	d1fb      	bne.n	800c514 <_malloc_r+0xdc>
 800c51c:	2300      	movs	r3, #0
 800c51e:	6053      	str	r3, [r2, #4]
 800c520:	e7de      	b.n	800c4e0 <_malloc_r+0xa8>
 800c522:	230c      	movs	r3, #12
 800c524:	6033      	str	r3, [r6, #0]
 800c526:	4630      	mov	r0, r6
 800c528:	f000 f80c 	bl	800c544 <__malloc_unlock>
 800c52c:	e794      	b.n	800c458 <_malloc_r+0x20>
 800c52e:	6005      	str	r5, [r0, #0]
 800c530:	e7d6      	b.n	800c4e0 <_malloc_r+0xa8>
 800c532:	bf00      	nop
 800c534:	200181a4 	.word	0x200181a4

0800c538 <__malloc_lock>:
 800c538:	4801      	ldr	r0, [pc, #4]	@ (800c540 <__malloc_lock+0x8>)
 800c53a:	f7ff bf01 	b.w	800c340 <__retarget_lock_acquire_recursive>
 800c53e:	bf00      	nop
 800c540:	2001819c 	.word	0x2001819c

0800c544 <__malloc_unlock>:
 800c544:	4801      	ldr	r0, [pc, #4]	@ (800c54c <__malloc_unlock+0x8>)
 800c546:	f7ff befc 	b.w	800c342 <__retarget_lock_release_recursive>
 800c54a:	bf00      	nop
 800c54c:	2001819c 	.word	0x2001819c

0800c550 <__ssputs_r>:
 800c550:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c554:	688e      	ldr	r6, [r1, #8]
 800c556:	461f      	mov	r7, r3
 800c558:	42be      	cmp	r6, r7
 800c55a:	680b      	ldr	r3, [r1, #0]
 800c55c:	4682      	mov	sl, r0
 800c55e:	460c      	mov	r4, r1
 800c560:	4690      	mov	r8, r2
 800c562:	d82d      	bhi.n	800c5c0 <__ssputs_r+0x70>
 800c564:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c568:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c56c:	d026      	beq.n	800c5bc <__ssputs_r+0x6c>
 800c56e:	6965      	ldr	r5, [r4, #20]
 800c570:	6909      	ldr	r1, [r1, #16]
 800c572:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c576:	eba3 0901 	sub.w	r9, r3, r1
 800c57a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c57e:	1c7b      	adds	r3, r7, #1
 800c580:	444b      	add	r3, r9
 800c582:	106d      	asrs	r5, r5, #1
 800c584:	429d      	cmp	r5, r3
 800c586:	bf38      	it	cc
 800c588:	461d      	movcc	r5, r3
 800c58a:	0553      	lsls	r3, r2, #21
 800c58c:	d527      	bpl.n	800c5de <__ssputs_r+0x8e>
 800c58e:	4629      	mov	r1, r5
 800c590:	f7ff ff52 	bl	800c438 <_malloc_r>
 800c594:	4606      	mov	r6, r0
 800c596:	b360      	cbz	r0, 800c5f2 <__ssputs_r+0xa2>
 800c598:	6921      	ldr	r1, [r4, #16]
 800c59a:	464a      	mov	r2, r9
 800c59c:	f7ff fed2 	bl	800c344 <memcpy>
 800c5a0:	89a3      	ldrh	r3, [r4, #12]
 800c5a2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c5a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c5aa:	81a3      	strh	r3, [r4, #12]
 800c5ac:	6126      	str	r6, [r4, #16]
 800c5ae:	6165      	str	r5, [r4, #20]
 800c5b0:	444e      	add	r6, r9
 800c5b2:	eba5 0509 	sub.w	r5, r5, r9
 800c5b6:	6026      	str	r6, [r4, #0]
 800c5b8:	60a5      	str	r5, [r4, #8]
 800c5ba:	463e      	mov	r6, r7
 800c5bc:	42be      	cmp	r6, r7
 800c5be:	d900      	bls.n	800c5c2 <__ssputs_r+0x72>
 800c5c0:	463e      	mov	r6, r7
 800c5c2:	6820      	ldr	r0, [r4, #0]
 800c5c4:	4632      	mov	r2, r6
 800c5c6:	4641      	mov	r1, r8
 800c5c8:	f000 faa6 	bl	800cb18 <memmove>
 800c5cc:	68a3      	ldr	r3, [r4, #8]
 800c5ce:	1b9b      	subs	r3, r3, r6
 800c5d0:	60a3      	str	r3, [r4, #8]
 800c5d2:	6823      	ldr	r3, [r4, #0]
 800c5d4:	4433      	add	r3, r6
 800c5d6:	6023      	str	r3, [r4, #0]
 800c5d8:	2000      	movs	r0, #0
 800c5da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c5de:	462a      	mov	r2, r5
 800c5e0:	f000 fac4 	bl	800cb6c <_realloc_r>
 800c5e4:	4606      	mov	r6, r0
 800c5e6:	2800      	cmp	r0, #0
 800c5e8:	d1e0      	bne.n	800c5ac <__ssputs_r+0x5c>
 800c5ea:	6921      	ldr	r1, [r4, #16]
 800c5ec:	4650      	mov	r0, sl
 800c5ee:	f7ff feb7 	bl	800c360 <_free_r>
 800c5f2:	230c      	movs	r3, #12
 800c5f4:	f8ca 3000 	str.w	r3, [sl]
 800c5f8:	89a3      	ldrh	r3, [r4, #12]
 800c5fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c5fe:	81a3      	strh	r3, [r4, #12]
 800c600:	f04f 30ff 	mov.w	r0, #4294967295
 800c604:	e7e9      	b.n	800c5da <__ssputs_r+0x8a>
	...

0800c608 <_svfiprintf_r>:
 800c608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c60c:	4698      	mov	r8, r3
 800c60e:	898b      	ldrh	r3, [r1, #12]
 800c610:	061b      	lsls	r3, r3, #24
 800c612:	b09d      	sub	sp, #116	@ 0x74
 800c614:	4607      	mov	r7, r0
 800c616:	460d      	mov	r5, r1
 800c618:	4614      	mov	r4, r2
 800c61a:	d510      	bpl.n	800c63e <_svfiprintf_r+0x36>
 800c61c:	690b      	ldr	r3, [r1, #16]
 800c61e:	b973      	cbnz	r3, 800c63e <_svfiprintf_r+0x36>
 800c620:	2140      	movs	r1, #64	@ 0x40
 800c622:	f7ff ff09 	bl	800c438 <_malloc_r>
 800c626:	6028      	str	r0, [r5, #0]
 800c628:	6128      	str	r0, [r5, #16]
 800c62a:	b930      	cbnz	r0, 800c63a <_svfiprintf_r+0x32>
 800c62c:	230c      	movs	r3, #12
 800c62e:	603b      	str	r3, [r7, #0]
 800c630:	f04f 30ff 	mov.w	r0, #4294967295
 800c634:	b01d      	add	sp, #116	@ 0x74
 800c636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c63a:	2340      	movs	r3, #64	@ 0x40
 800c63c:	616b      	str	r3, [r5, #20]
 800c63e:	2300      	movs	r3, #0
 800c640:	9309      	str	r3, [sp, #36]	@ 0x24
 800c642:	2320      	movs	r3, #32
 800c644:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c648:	f8cd 800c 	str.w	r8, [sp, #12]
 800c64c:	2330      	movs	r3, #48	@ 0x30
 800c64e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c7ec <_svfiprintf_r+0x1e4>
 800c652:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c656:	f04f 0901 	mov.w	r9, #1
 800c65a:	4623      	mov	r3, r4
 800c65c:	469a      	mov	sl, r3
 800c65e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c662:	b10a      	cbz	r2, 800c668 <_svfiprintf_r+0x60>
 800c664:	2a25      	cmp	r2, #37	@ 0x25
 800c666:	d1f9      	bne.n	800c65c <_svfiprintf_r+0x54>
 800c668:	ebba 0b04 	subs.w	fp, sl, r4
 800c66c:	d00b      	beq.n	800c686 <_svfiprintf_r+0x7e>
 800c66e:	465b      	mov	r3, fp
 800c670:	4622      	mov	r2, r4
 800c672:	4629      	mov	r1, r5
 800c674:	4638      	mov	r0, r7
 800c676:	f7ff ff6b 	bl	800c550 <__ssputs_r>
 800c67a:	3001      	adds	r0, #1
 800c67c:	f000 80a7 	beq.w	800c7ce <_svfiprintf_r+0x1c6>
 800c680:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c682:	445a      	add	r2, fp
 800c684:	9209      	str	r2, [sp, #36]	@ 0x24
 800c686:	f89a 3000 	ldrb.w	r3, [sl]
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	f000 809f 	beq.w	800c7ce <_svfiprintf_r+0x1c6>
 800c690:	2300      	movs	r3, #0
 800c692:	f04f 32ff 	mov.w	r2, #4294967295
 800c696:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c69a:	f10a 0a01 	add.w	sl, sl, #1
 800c69e:	9304      	str	r3, [sp, #16]
 800c6a0:	9307      	str	r3, [sp, #28]
 800c6a2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c6a6:	931a      	str	r3, [sp, #104]	@ 0x68
 800c6a8:	4654      	mov	r4, sl
 800c6aa:	2205      	movs	r2, #5
 800c6ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c6b0:	484e      	ldr	r0, [pc, #312]	@ (800c7ec <_svfiprintf_r+0x1e4>)
 800c6b2:	f7f3 fdc5 	bl	8000240 <memchr>
 800c6b6:	9a04      	ldr	r2, [sp, #16]
 800c6b8:	b9d8      	cbnz	r0, 800c6f2 <_svfiprintf_r+0xea>
 800c6ba:	06d0      	lsls	r0, r2, #27
 800c6bc:	bf44      	itt	mi
 800c6be:	2320      	movmi	r3, #32
 800c6c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c6c4:	0711      	lsls	r1, r2, #28
 800c6c6:	bf44      	itt	mi
 800c6c8:	232b      	movmi	r3, #43	@ 0x2b
 800c6ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c6ce:	f89a 3000 	ldrb.w	r3, [sl]
 800c6d2:	2b2a      	cmp	r3, #42	@ 0x2a
 800c6d4:	d015      	beq.n	800c702 <_svfiprintf_r+0xfa>
 800c6d6:	9a07      	ldr	r2, [sp, #28]
 800c6d8:	4654      	mov	r4, sl
 800c6da:	2000      	movs	r0, #0
 800c6dc:	f04f 0c0a 	mov.w	ip, #10
 800c6e0:	4621      	mov	r1, r4
 800c6e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c6e6:	3b30      	subs	r3, #48	@ 0x30
 800c6e8:	2b09      	cmp	r3, #9
 800c6ea:	d94b      	bls.n	800c784 <_svfiprintf_r+0x17c>
 800c6ec:	b1b0      	cbz	r0, 800c71c <_svfiprintf_r+0x114>
 800c6ee:	9207      	str	r2, [sp, #28]
 800c6f0:	e014      	b.n	800c71c <_svfiprintf_r+0x114>
 800c6f2:	eba0 0308 	sub.w	r3, r0, r8
 800c6f6:	fa09 f303 	lsl.w	r3, r9, r3
 800c6fa:	4313      	orrs	r3, r2
 800c6fc:	9304      	str	r3, [sp, #16]
 800c6fe:	46a2      	mov	sl, r4
 800c700:	e7d2      	b.n	800c6a8 <_svfiprintf_r+0xa0>
 800c702:	9b03      	ldr	r3, [sp, #12]
 800c704:	1d19      	adds	r1, r3, #4
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	9103      	str	r1, [sp, #12]
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	bfbb      	ittet	lt
 800c70e:	425b      	neglt	r3, r3
 800c710:	f042 0202 	orrlt.w	r2, r2, #2
 800c714:	9307      	strge	r3, [sp, #28]
 800c716:	9307      	strlt	r3, [sp, #28]
 800c718:	bfb8      	it	lt
 800c71a:	9204      	strlt	r2, [sp, #16]
 800c71c:	7823      	ldrb	r3, [r4, #0]
 800c71e:	2b2e      	cmp	r3, #46	@ 0x2e
 800c720:	d10a      	bne.n	800c738 <_svfiprintf_r+0x130>
 800c722:	7863      	ldrb	r3, [r4, #1]
 800c724:	2b2a      	cmp	r3, #42	@ 0x2a
 800c726:	d132      	bne.n	800c78e <_svfiprintf_r+0x186>
 800c728:	9b03      	ldr	r3, [sp, #12]
 800c72a:	1d1a      	adds	r2, r3, #4
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	9203      	str	r2, [sp, #12]
 800c730:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c734:	3402      	adds	r4, #2
 800c736:	9305      	str	r3, [sp, #20]
 800c738:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c7fc <_svfiprintf_r+0x1f4>
 800c73c:	7821      	ldrb	r1, [r4, #0]
 800c73e:	2203      	movs	r2, #3
 800c740:	4650      	mov	r0, sl
 800c742:	f7f3 fd7d 	bl	8000240 <memchr>
 800c746:	b138      	cbz	r0, 800c758 <_svfiprintf_r+0x150>
 800c748:	9b04      	ldr	r3, [sp, #16]
 800c74a:	eba0 000a 	sub.w	r0, r0, sl
 800c74e:	2240      	movs	r2, #64	@ 0x40
 800c750:	4082      	lsls	r2, r0
 800c752:	4313      	orrs	r3, r2
 800c754:	3401      	adds	r4, #1
 800c756:	9304      	str	r3, [sp, #16]
 800c758:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c75c:	4824      	ldr	r0, [pc, #144]	@ (800c7f0 <_svfiprintf_r+0x1e8>)
 800c75e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c762:	2206      	movs	r2, #6
 800c764:	f7f3 fd6c 	bl	8000240 <memchr>
 800c768:	2800      	cmp	r0, #0
 800c76a:	d036      	beq.n	800c7da <_svfiprintf_r+0x1d2>
 800c76c:	4b21      	ldr	r3, [pc, #132]	@ (800c7f4 <_svfiprintf_r+0x1ec>)
 800c76e:	bb1b      	cbnz	r3, 800c7b8 <_svfiprintf_r+0x1b0>
 800c770:	9b03      	ldr	r3, [sp, #12]
 800c772:	3307      	adds	r3, #7
 800c774:	f023 0307 	bic.w	r3, r3, #7
 800c778:	3308      	adds	r3, #8
 800c77a:	9303      	str	r3, [sp, #12]
 800c77c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c77e:	4433      	add	r3, r6
 800c780:	9309      	str	r3, [sp, #36]	@ 0x24
 800c782:	e76a      	b.n	800c65a <_svfiprintf_r+0x52>
 800c784:	fb0c 3202 	mla	r2, ip, r2, r3
 800c788:	460c      	mov	r4, r1
 800c78a:	2001      	movs	r0, #1
 800c78c:	e7a8      	b.n	800c6e0 <_svfiprintf_r+0xd8>
 800c78e:	2300      	movs	r3, #0
 800c790:	3401      	adds	r4, #1
 800c792:	9305      	str	r3, [sp, #20]
 800c794:	4619      	mov	r1, r3
 800c796:	f04f 0c0a 	mov.w	ip, #10
 800c79a:	4620      	mov	r0, r4
 800c79c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c7a0:	3a30      	subs	r2, #48	@ 0x30
 800c7a2:	2a09      	cmp	r2, #9
 800c7a4:	d903      	bls.n	800c7ae <_svfiprintf_r+0x1a6>
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d0c6      	beq.n	800c738 <_svfiprintf_r+0x130>
 800c7aa:	9105      	str	r1, [sp, #20]
 800c7ac:	e7c4      	b.n	800c738 <_svfiprintf_r+0x130>
 800c7ae:	fb0c 2101 	mla	r1, ip, r1, r2
 800c7b2:	4604      	mov	r4, r0
 800c7b4:	2301      	movs	r3, #1
 800c7b6:	e7f0      	b.n	800c79a <_svfiprintf_r+0x192>
 800c7b8:	ab03      	add	r3, sp, #12
 800c7ba:	9300      	str	r3, [sp, #0]
 800c7bc:	462a      	mov	r2, r5
 800c7be:	4b0e      	ldr	r3, [pc, #56]	@ (800c7f8 <_svfiprintf_r+0x1f0>)
 800c7c0:	a904      	add	r1, sp, #16
 800c7c2:	4638      	mov	r0, r7
 800c7c4:	f3af 8000 	nop.w
 800c7c8:	1c42      	adds	r2, r0, #1
 800c7ca:	4606      	mov	r6, r0
 800c7cc:	d1d6      	bne.n	800c77c <_svfiprintf_r+0x174>
 800c7ce:	89ab      	ldrh	r3, [r5, #12]
 800c7d0:	065b      	lsls	r3, r3, #25
 800c7d2:	f53f af2d 	bmi.w	800c630 <_svfiprintf_r+0x28>
 800c7d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c7d8:	e72c      	b.n	800c634 <_svfiprintf_r+0x2c>
 800c7da:	ab03      	add	r3, sp, #12
 800c7dc:	9300      	str	r3, [sp, #0]
 800c7de:	462a      	mov	r2, r5
 800c7e0:	4b05      	ldr	r3, [pc, #20]	@ (800c7f8 <_svfiprintf_r+0x1f0>)
 800c7e2:	a904      	add	r1, sp, #16
 800c7e4:	4638      	mov	r0, r7
 800c7e6:	f000 f879 	bl	800c8dc <_printf_i>
 800c7ea:	e7ed      	b.n	800c7c8 <_svfiprintf_r+0x1c0>
 800c7ec:	0800e4c6 	.word	0x0800e4c6
 800c7f0:	0800e4d0 	.word	0x0800e4d0
 800c7f4:	00000000 	.word	0x00000000
 800c7f8:	0800c551 	.word	0x0800c551
 800c7fc:	0800e4cc 	.word	0x0800e4cc

0800c800 <_printf_common>:
 800c800:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c804:	4616      	mov	r6, r2
 800c806:	4698      	mov	r8, r3
 800c808:	688a      	ldr	r2, [r1, #8]
 800c80a:	690b      	ldr	r3, [r1, #16]
 800c80c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c810:	4293      	cmp	r3, r2
 800c812:	bfb8      	it	lt
 800c814:	4613      	movlt	r3, r2
 800c816:	6033      	str	r3, [r6, #0]
 800c818:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c81c:	4607      	mov	r7, r0
 800c81e:	460c      	mov	r4, r1
 800c820:	b10a      	cbz	r2, 800c826 <_printf_common+0x26>
 800c822:	3301      	adds	r3, #1
 800c824:	6033      	str	r3, [r6, #0]
 800c826:	6823      	ldr	r3, [r4, #0]
 800c828:	0699      	lsls	r1, r3, #26
 800c82a:	bf42      	ittt	mi
 800c82c:	6833      	ldrmi	r3, [r6, #0]
 800c82e:	3302      	addmi	r3, #2
 800c830:	6033      	strmi	r3, [r6, #0]
 800c832:	6825      	ldr	r5, [r4, #0]
 800c834:	f015 0506 	ands.w	r5, r5, #6
 800c838:	d106      	bne.n	800c848 <_printf_common+0x48>
 800c83a:	f104 0a19 	add.w	sl, r4, #25
 800c83e:	68e3      	ldr	r3, [r4, #12]
 800c840:	6832      	ldr	r2, [r6, #0]
 800c842:	1a9b      	subs	r3, r3, r2
 800c844:	42ab      	cmp	r3, r5
 800c846:	dc26      	bgt.n	800c896 <_printf_common+0x96>
 800c848:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c84c:	6822      	ldr	r2, [r4, #0]
 800c84e:	3b00      	subs	r3, #0
 800c850:	bf18      	it	ne
 800c852:	2301      	movne	r3, #1
 800c854:	0692      	lsls	r2, r2, #26
 800c856:	d42b      	bmi.n	800c8b0 <_printf_common+0xb0>
 800c858:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c85c:	4641      	mov	r1, r8
 800c85e:	4638      	mov	r0, r7
 800c860:	47c8      	blx	r9
 800c862:	3001      	adds	r0, #1
 800c864:	d01e      	beq.n	800c8a4 <_printf_common+0xa4>
 800c866:	6823      	ldr	r3, [r4, #0]
 800c868:	6922      	ldr	r2, [r4, #16]
 800c86a:	f003 0306 	and.w	r3, r3, #6
 800c86e:	2b04      	cmp	r3, #4
 800c870:	bf02      	ittt	eq
 800c872:	68e5      	ldreq	r5, [r4, #12]
 800c874:	6833      	ldreq	r3, [r6, #0]
 800c876:	1aed      	subeq	r5, r5, r3
 800c878:	68a3      	ldr	r3, [r4, #8]
 800c87a:	bf0c      	ite	eq
 800c87c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c880:	2500      	movne	r5, #0
 800c882:	4293      	cmp	r3, r2
 800c884:	bfc4      	itt	gt
 800c886:	1a9b      	subgt	r3, r3, r2
 800c888:	18ed      	addgt	r5, r5, r3
 800c88a:	2600      	movs	r6, #0
 800c88c:	341a      	adds	r4, #26
 800c88e:	42b5      	cmp	r5, r6
 800c890:	d11a      	bne.n	800c8c8 <_printf_common+0xc8>
 800c892:	2000      	movs	r0, #0
 800c894:	e008      	b.n	800c8a8 <_printf_common+0xa8>
 800c896:	2301      	movs	r3, #1
 800c898:	4652      	mov	r2, sl
 800c89a:	4641      	mov	r1, r8
 800c89c:	4638      	mov	r0, r7
 800c89e:	47c8      	blx	r9
 800c8a0:	3001      	adds	r0, #1
 800c8a2:	d103      	bne.n	800c8ac <_printf_common+0xac>
 800c8a4:	f04f 30ff 	mov.w	r0, #4294967295
 800c8a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c8ac:	3501      	adds	r5, #1
 800c8ae:	e7c6      	b.n	800c83e <_printf_common+0x3e>
 800c8b0:	18e1      	adds	r1, r4, r3
 800c8b2:	1c5a      	adds	r2, r3, #1
 800c8b4:	2030      	movs	r0, #48	@ 0x30
 800c8b6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c8ba:	4422      	add	r2, r4
 800c8bc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c8c0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c8c4:	3302      	adds	r3, #2
 800c8c6:	e7c7      	b.n	800c858 <_printf_common+0x58>
 800c8c8:	2301      	movs	r3, #1
 800c8ca:	4622      	mov	r2, r4
 800c8cc:	4641      	mov	r1, r8
 800c8ce:	4638      	mov	r0, r7
 800c8d0:	47c8      	blx	r9
 800c8d2:	3001      	adds	r0, #1
 800c8d4:	d0e6      	beq.n	800c8a4 <_printf_common+0xa4>
 800c8d6:	3601      	adds	r6, #1
 800c8d8:	e7d9      	b.n	800c88e <_printf_common+0x8e>
	...

0800c8dc <_printf_i>:
 800c8dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c8e0:	7e0f      	ldrb	r7, [r1, #24]
 800c8e2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c8e4:	2f78      	cmp	r7, #120	@ 0x78
 800c8e6:	4691      	mov	r9, r2
 800c8e8:	4680      	mov	r8, r0
 800c8ea:	460c      	mov	r4, r1
 800c8ec:	469a      	mov	sl, r3
 800c8ee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c8f2:	d807      	bhi.n	800c904 <_printf_i+0x28>
 800c8f4:	2f62      	cmp	r7, #98	@ 0x62
 800c8f6:	d80a      	bhi.n	800c90e <_printf_i+0x32>
 800c8f8:	2f00      	cmp	r7, #0
 800c8fa:	f000 80d1 	beq.w	800caa0 <_printf_i+0x1c4>
 800c8fe:	2f58      	cmp	r7, #88	@ 0x58
 800c900:	f000 80b8 	beq.w	800ca74 <_printf_i+0x198>
 800c904:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c908:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c90c:	e03a      	b.n	800c984 <_printf_i+0xa8>
 800c90e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c912:	2b15      	cmp	r3, #21
 800c914:	d8f6      	bhi.n	800c904 <_printf_i+0x28>
 800c916:	a101      	add	r1, pc, #4	@ (adr r1, 800c91c <_printf_i+0x40>)
 800c918:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c91c:	0800c975 	.word	0x0800c975
 800c920:	0800c989 	.word	0x0800c989
 800c924:	0800c905 	.word	0x0800c905
 800c928:	0800c905 	.word	0x0800c905
 800c92c:	0800c905 	.word	0x0800c905
 800c930:	0800c905 	.word	0x0800c905
 800c934:	0800c989 	.word	0x0800c989
 800c938:	0800c905 	.word	0x0800c905
 800c93c:	0800c905 	.word	0x0800c905
 800c940:	0800c905 	.word	0x0800c905
 800c944:	0800c905 	.word	0x0800c905
 800c948:	0800ca87 	.word	0x0800ca87
 800c94c:	0800c9b3 	.word	0x0800c9b3
 800c950:	0800ca41 	.word	0x0800ca41
 800c954:	0800c905 	.word	0x0800c905
 800c958:	0800c905 	.word	0x0800c905
 800c95c:	0800caa9 	.word	0x0800caa9
 800c960:	0800c905 	.word	0x0800c905
 800c964:	0800c9b3 	.word	0x0800c9b3
 800c968:	0800c905 	.word	0x0800c905
 800c96c:	0800c905 	.word	0x0800c905
 800c970:	0800ca49 	.word	0x0800ca49
 800c974:	6833      	ldr	r3, [r6, #0]
 800c976:	1d1a      	adds	r2, r3, #4
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	6032      	str	r2, [r6, #0]
 800c97c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c980:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c984:	2301      	movs	r3, #1
 800c986:	e09c      	b.n	800cac2 <_printf_i+0x1e6>
 800c988:	6833      	ldr	r3, [r6, #0]
 800c98a:	6820      	ldr	r0, [r4, #0]
 800c98c:	1d19      	adds	r1, r3, #4
 800c98e:	6031      	str	r1, [r6, #0]
 800c990:	0606      	lsls	r6, r0, #24
 800c992:	d501      	bpl.n	800c998 <_printf_i+0xbc>
 800c994:	681d      	ldr	r5, [r3, #0]
 800c996:	e003      	b.n	800c9a0 <_printf_i+0xc4>
 800c998:	0645      	lsls	r5, r0, #25
 800c99a:	d5fb      	bpl.n	800c994 <_printf_i+0xb8>
 800c99c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c9a0:	2d00      	cmp	r5, #0
 800c9a2:	da03      	bge.n	800c9ac <_printf_i+0xd0>
 800c9a4:	232d      	movs	r3, #45	@ 0x2d
 800c9a6:	426d      	negs	r5, r5
 800c9a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c9ac:	4858      	ldr	r0, [pc, #352]	@ (800cb10 <_printf_i+0x234>)
 800c9ae:	230a      	movs	r3, #10
 800c9b0:	e011      	b.n	800c9d6 <_printf_i+0xfa>
 800c9b2:	6821      	ldr	r1, [r4, #0]
 800c9b4:	6833      	ldr	r3, [r6, #0]
 800c9b6:	0608      	lsls	r0, r1, #24
 800c9b8:	f853 5b04 	ldr.w	r5, [r3], #4
 800c9bc:	d402      	bmi.n	800c9c4 <_printf_i+0xe8>
 800c9be:	0649      	lsls	r1, r1, #25
 800c9c0:	bf48      	it	mi
 800c9c2:	b2ad      	uxthmi	r5, r5
 800c9c4:	2f6f      	cmp	r7, #111	@ 0x6f
 800c9c6:	4852      	ldr	r0, [pc, #328]	@ (800cb10 <_printf_i+0x234>)
 800c9c8:	6033      	str	r3, [r6, #0]
 800c9ca:	bf14      	ite	ne
 800c9cc:	230a      	movne	r3, #10
 800c9ce:	2308      	moveq	r3, #8
 800c9d0:	2100      	movs	r1, #0
 800c9d2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c9d6:	6866      	ldr	r6, [r4, #4]
 800c9d8:	60a6      	str	r6, [r4, #8]
 800c9da:	2e00      	cmp	r6, #0
 800c9dc:	db05      	blt.n	800c9ea <_printf_i+0x10e>
 800c9de:	6821      	ldr	r1, [r4, #0]
 800c9e0:	432e      	orrs	r6, r5
 800c9e2:	f021 0104 	bic.w	r1, r1, #4
 800c9e6:	6021      	str	r1, [r4, #0]
 800c9e8:	d04b      	beq.n	800ca82 <_printf_i+0x1a6>
 800c9ea:	4616      	mov	r6, r2
 800c9ec:	fbb5 f1f3 	udiv	r1, r5, r3
 800c9f0:	fb03 5711 	mls	r7, r3, r1, r5
 800c9f4:	5dc7      	ldrb	r7, [r0, r7]
 800c9f6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c9fa:	462f      	mov	r7, r5
 800c9fc:	42bb      	cmp	r3, r7
 800c9fe:	460d      	mov	r5, r1
 800ca00:	d9f4      	bls.n	800c9ec <_printf_i+0x110>
 800ca02:	2b08      	cmp	r3, #8
 800ca04:	d10b      	bne.n	800ca1e <_printf_i+0x142>
 800ca06:	6823      	ldr	r3, [r4, #0]
 800ca08:	07df      	lsls	r7, r3, #31
 800ca0a:	d508      	bpl.n	800ca1e <_printf_i+0x142>
 800ca0c:	6923      	ldr	r3, [r4, #16]
 800ca0e:	6861      	ldr	r1, [r4, #4]
 800ca10:	4299      	cmp	r1, r3
 800ca12:	bfde      	ittt	le
 800ca14:	2330      	movle	r3, #48	@ 0x30
 800ca16:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ca1a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ca1e:	1b92      	subs	r2, r2, r6
 800ca20:	6122      	str	r2, [r4, #16]
 800ca22:	f8cd a000 	str.w	sl, [sp]
 800ca26:	464b      	mov	r3, r9
 800ca28:	aa03      	add	r2, sp, #12
 800ca2a:	4621      	mov	r1, r4
 800ca2c:	4640      	mov	r0, r8
 800ca2e:	f7ff fee7 	bl	800c800 <_printf_common>
 800ca32:	3001      	adds	r0, #1
 800ca34:	d14a      	bne.n	800cacc <_printf_i+0x1f0>
 800ca36:	f04f 30ff 	mov.w	r0, #4294967295
 800ca3a:	b004      	add	sp, #16
 800ca3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca40:	6823      	ldr	r3, [r4, #0]
 800ca42:	f043 0320 	orr.w	r3, r3, #32
 800ca46:	6023      	str	r3, [r4, #0]
 800ca48:	4832      	ldr	r0, [pc, #200]	@ (800cb14 <_printf_i+0x238>)
 800ca4a:	2778      	movs	r7, #120	@ 0x78
 800ca4c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ca50:	6823      	ldr	r3, [r4, #0]
 800ca52:	6831      	ldr	r1, [r6, #0]
 800ca54:	061f      	lsls	r7, r3, #24
 800ca56:	f851 5b04 	ldr.w	r5, [r1], #4
 800ca5a:	d402      	bmi.n	800ca62 <_printf_i+0x186>
 800ca5c:	065f      	lsls	r7, r3, #25
 800ca5e:	bf48      	it	mi
 800ca60:	b2ad      	uxthmi	r5, r5
 800ca62:	6031      	str	r1, [r6, #0]
 800ca64:	07d9      	lsls	r1, r3, #31
 800ca66:	bf44      	itt	mi
 800ca68:	f043 0320 	orrmi.w	r3, r3, #32
 800ca6c:	6023      	strmi	r3, [r4, #0]
 800ca6e:	b11d      	cbz	r5, 800ca78 <_printf_i+0x19c>
 800ca70:	2310      	movs	r3, #16
 800ca72:	e7ad      	b.n	800c9d0 <_printf_i+0xf4>
 800ca74:	4826      	ldr	r0, [pc, #152]	@ (800cb10 <_printf_i+0x234>)
 800ca76:	e7e9      	b.n	800ca4c <_printf_i+0x170>
 800ca78:	6823      	ldr	r3, [r4, #0]
 800ca7a:	f023 0320 	bic.w	r3, r3, #32
 800ca7e:	6023      	str	r3, [r4, #0]
 800ca80:	e7f6      	b.n	800ca70 <_printf_i+0x194>
 800ca82:	4616      	mov	r6, r2
 800ca84:	e7bd      	b.n	800ca02 <_printf_i+0x126>
 800ca86:	6833      	ldr	r3, [r6, #0]
 800ca88:	6825      	ldr	r5, [r4, #0]
 800ca8a:	6961      	ldr	r1, [r4, #20]
 800ca8c:	1d18      	adds	r0, r3, #4
 800ca8e:	6030      	str	r0, [r6, #0]
 800ca90:	062e      	lsls	r6, r5, #24
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	d501      	bpl.n	800ca9a <_printf_i+0x1be>
 800ca96:	6019      	str	r1, [r3, #0]
 800ca98:	e002      	b.n	800caa0 <_printf_i+0x1c4>
 800ca9a:	0668      	lsls	r0, r5, #25
 800ca9c:	d5fb      	bpl.n	800ca96 <_printf_i+0x1ba>
 800ca9e:	8019      	strh	r1, [r3, #0]
 800caa0:	2300      	movs	r3, #0
 800caa2:	6123      	str	r3, [r4, #16]
 800caa4:	4616      	mov	r6, r2
 800caa6:	e7bc      	b.n	800ca22 <_printf_i+0x146>
 800caa8:	6833      	ldr	r3, [r6, #0]
 800caaa:	1d1a      	adds	r2, r3, #4
 800caac:	6032      	str	r2, [r6, #0]
 800caae:	681e      	ldr	r6, [r3, #0]
 800cab0:	6862      	ldr	r2, [r4, #4]
 800cab2:	2100      	movs	r1, #0
 800cab4:	4630      	mov	r0, r6
 800cab6:	f7f3 fbc3 	bl	8000240 <memchr>
 800caba:	b108      	cbz	r0, 800cac0 <_printf_i+0x1e4>
 800cabc:	1b80      	subs	r0, r0, r6
 800cabe:	6060      	str	r0, [r4, #4]
 800cac0:	6863      	ldr	r3, [r4, #4]
 800cac2:	6123      	str	r3, [r4, #16]
 800cac4:	2300      	movs	r3, #0
 800cac6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800caca:	e7aa      	b.n	800ca22 <_printf_i+0x146>
 800cacc:	6923      	ldr	r3, [r4, #16]
 800cace:	4632      	mov	r2, r6
 800cad0:	4649      	mov	r1, r9
 800cad2:	4640      	mov	r0, r8
 800cad4:	47d0      	blx	sl
 800cad6:	3001      	adds	r0, #1
 800cad8:	d0ad      	beq.n	800ca36 <_printf_i+0x15a>
 800cada:	6823      	ldr	r3, [r4, #0]
 800cadc:	079b      	lsls	r3, r3, #30
 800cade:	d413      	bmi.n	800cb08 <_printf_i+0x22c>
 800cae0:	68e0      	ldr	r0, [r4, #12]
 800cae2:	9b03      	ldr	r3, [sp, #12]
 800cae4:	4298      	cmp	r0, r3
 800cae6:	bfb8      	it	lt
 800cae8:	4618      	movlt	r0, r3
 800caea:	e7a6      	b.n	800ca3a <_printf_i+0x15e>
 800caec:	2301      	movs	r3, #1
 800caee:	4632      	mov	r2, r6
 800caf0:	4649      	mov	r1, r9
 800caf2:	4640      	mov	r0, r8
 800caf4:	47d0      	blx	sl
 800caf6:	3001      	adds	r0, #1
 800caf8:	d09d      	beq.n	800ca36 <_printf_i+0x15a>
 800cafa:	3501      	adds	r5, #1
 800cafc:	68e3      	ldr	r3, [r4, #12]
 800cafe:	9903      	ldr	r1, [sp, #12]
 800cb00:	1a5b      	subs	r3, r3, r1
 800cb02:	42ab      	cmp	r3, r5
 800cb04:	dcf2      	bgt.n	800caec <_printf_i+0x210>
 800cb06:	e7eb      	b.n	800cae0 <_printf_i+0x204>
 800cb08:	2500      	movs	r5, #0
 800cb0a:	f104 0619 	add.w	r6, r4, #25
 800cb0e:	e7f5      	b.n	800cafc <_printf_i+0x220>
 800cb10:	0800e4d7 	.word	0x0800e4d7
 800cb14:	0800e4e8 	.word	0x0800e4e8

0800cb18 <memmove>:
 800cb18:	4288      	cmp	r0, r1
 800cb1a:	b510      	push	{r4, lr}
 800cb1c:	eb01 0402 	add.w	r4, r1, r2
 800cb20:	d902      	bls.n	800cb28 <memmove+0x10>
 800cb22:	4284      	cmp	r4, r0
 800cb24:	4623      	mov	r3, r4
 800cb26:	d807      	bhi.n	800cb38 <memmove+0x20>
 800cb28:	1e43      	subs	r3, r0, #1
 800cb2a:	42a1      	cmp	r1, r4
 800cb2c:	d008      	beq.n	800cb40 <memmove+0x28>
 800cb2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cb32:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cb36:	e7f8      	b.n	800cb2a <memmove+0x12>
 800cb38:	4402      	add	r2, r0
 800cb3a:	4601      	mov	r1, r0
 800cb3c:	428a      	cmp	r2, r1
 800cb3e:	d100      	bne.n	800cb42 <memmove+0x2a>
 800cb40:	bd10      	pop	{r4, pc}
 800cb42:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cb46:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cb4a:	e7f7      	b.n	800cb3c <memmove+0x24>

0800cb4c <_sbrk_r>:
 800cb4c:	b538      	push	{r3, r4, r5, lr}
 800cb4e:	4d06      	ldr	r5, [pc, #24]	@ (800cb68 <_sbrk_r+0x1c>)
 800cb50:	2300      	movs	r3, #0
 800cb52:	4604      	mov	r4, r0
 800cb54:	4608      	mov	r0, r1
 800cb56:	602b      	str	r3, [r5, #0]
 800cb58:	f7f7 fe3e 	bl	80047d8 <_sbrk>
 800cb5c:	1c43      	adds	r3, r0, #1
 800cb5e:	d102      	bne.n	800cb66 <_sbrk_r+0x1a>
 800cb60:	682b      	ldr	r3, [r5, #0]
 800cb62:	b103      	cbz	r3, 800cb66 <_sbrk_r+0x1a>
 800cb64:	6023      	str	r3, [r4, #0]
 800cb66:	bd38      	pop	{r3, r4, r5, pc}
 800cb68:	20018198 	.word	0x20018198

0800cb6c <_realloc_r>:
 800cb6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb70:	4607      	mov	r7, r0
 800cb72:	4614      	mov	r4, r2
 800cb74:	460d      	mov	r5, r1
 800cb76:	b921      	cbnz	r1, 800cb82 <_realloc_r+0x16>
 800cb78:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cb7c:	4611      	mov	r1, r2
 800cb7e:	f7ff bc5b 	b.w	800c438 <_malloc_r>
 800cb82:	b92a      	cbnz	r2, 800cb90 <_realloc_r+0x24>
 800cb84:	f7ff fbec 	bl	800c360 <_free_r>
 800cb88:	4625      	mov	r5, r4
 800cb8a:	4628      	mov	r0, r5
 800cb8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb90:	f000 f81a 	bl	800cbc8 <_malloc_usable_size_r>
 800cb94:	4284      	cmp	r4, r0
 800cb96:	4606      	mov	r6, r0
 800cb98:	d802      	bhi.n	800cba0 <_realloc_r+0x34>
 800cb9a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cb9e:	d8f4      	bhi.n	800cb8a <_realloc_r+0x1e>
 800cba0:	4621      	mov	r1, r4
 800cba2:	4638      	mov	r0, r7
 800cba4:	f7ff fc48 	bl	800c438 <_malloc_r>
 800cba8:	4680      	mov	r8, r0
 800cbaa:	b908      	cbnz	r0, 800cbb0 <_realloc_r+0x44>
 800cbac:	4645      	mov	r5, r8
 800cbae:	e7ec      	b.n	800cb8a <_realloc_r+0x1e>
 800cbb0:	42b4      	cmp	r4, r6
 800cbb2:	4622      	mov	r2, r4
 800cbb4:	4629      	mov	r1, r5
 800cbb6:	bf28      	it	cs
 800cbb8:	4632      	movcs	r2, r6
 800cbba:	f7ff fbc3 	bl	800c344 <memcpy>
 800cbbe:	4629      	mov	r1, r5
 800cbc0:	4638      	mov	r0, r7
 800cbc2:	f7ff fbcd 	bl	800c360 <_free_r>
 800cbc6:	e7f1      	b.n	800cbac <_realloc_r+0x40>

0800cbc8 <_malloc_usable_size_r>:
 800cbc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cbcc:	1f18      	subs	r0, r3, #4
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	bfbc      	itt	lt
 800cbd2:	580b      	ldrlt	r3, [r1, r0]
 800cbd4:	18c0      	addlt	r0, r0, r3
 800cbd6:	4770      	bx	lr

0800cbd8 <cosf>:
 800cbd8:	ee10 3a10 	vmov	r3, s0
 800cbdc:	b507      	push	{r0, r1, r2, lr}
 800cbde:	4a1e      	ldr	r2, [pc, #120]	@ (800cc58 <cosf+0x80>)
 800cbe0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cbe4:	4293      	cmp	r3, r2
 800cbe6:	d806      	bhi.n	800cbf6 <cosf+0x1e>
 800cbe8:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800cc5c <cosf+0x84>
 800cbec:	b003      	add	sp, #12
 800cbee:	f85d eb04 	ldr.w	lr, [sp], #4
 800cbf2:	f000 b87b 	b.w	800ccec <__kernel_cosf>
 800cbf6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800cbfa:	d304      	bcc.n	800cc06 <cosf+0x2e>
 800cbfc:	ee30 0a40 	vsub.f32	s0, s0, s0
 800cc00:	b003      	add	sp, #12
 800cc02:	f85d fb04 	ldr.w	pc, [sp], #4
 800cc06:	4668      	mov	r0, sp
 800cc08:	f000 f910 	bl	800ce2c <__ieee754_rem_pio2f>
 800cc0c:	f000 0003 	and.w	r0, r0, #3
 800cc10:	2801      	cmp	r0, #1
 800cc12:	d009      	beq.n	800cc28 <cosf+0x50>
 800cc14:	2802      	cmp	r0, #2
 800cc16:	d010      	beq.n	800cc3a <cosf+0x62>
 800cc18:	b9b0      	cbnz	r0, 800cc48 <cosf+0x70>
 800cc1a:	eddd 0a01 	vldr	s1, [sp, #4]
 800cc1e:	ed9d 0a00 	vldr	s0, [sp]
 800cc22:	f000 f863 	bl	800ccec <__kernel_cosf>
 800cc26:	e7eb      	b.n	800cc00 <cosf+0x28>
 800cc28:	eddd 0a01 	vldr	s1, [sp, #4]
 800cc2c:	ed9d 0a00 	vldr	s0, [sp]
 800cc30:	f000 f8b4 	bl	800cd9c <__kernel_sinf>
 800cc34:	eeb1 0a40 	vneg.f32	s0, s0
 800cc38:	e7e2      	b.n	800cc00 <cosf+0x28>
 800cc3a:	eddd 0a01 	vldr	s1, [sp, #4]
 800cc3e:	ed9d 0a00 	vldr	s0, [sp]
 800cc42:	f000 f853 	bl	800ccec <__kernel_cosf>
 800cc46:	e7f5      	b.n	800cc34 <cosf+0x5c>
 800cc48:	eddd 0a01 	vldr	s1, [sp, #4]
 800cc4c:	ed9d 0a00 	vldr	s0, [sp]
 800cc50:	2001      	movs	r0, #1
 800cc52:	f000 f8a3 	bl	800cd9c <__kernel_sinf>
 800cc56:	e7d3      	b.n	800cc00 <cosf+0x28>
 800cc58:	3f490fd8 	.word	0x3f490fd8
 800cc5c:	00000000 	.word	0x00000000

0800cc60 <sinf>:
 800cc60:	ee10 3a10 	vmov	r3, s0
 800cc64:	b507      	push	{r0, r1, r2, lr}
 800cc66:	4a1f      	ldr	r2, [pc, #124]	@ (800cce4 <sinf+0x84>)
 800cc68:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cc6c:	4293      	cmp	r3, r2
 800cc6e:	d807      	bhi.n	800cc80 <sinf+0x20>
 800cc70:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800cce8 <sinf+0x88>
 800cc74:	2000      	movs	r0, #0
 800cc76:	b003      	add	sp, #12
 800cc78:	f85d eb04 	ldr.w	lr, [sp], #4
 800cc7c:	f000 b88e 	b.w	800cd9c <__kernel_sinf>
 800cc80:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800cc84:	d304      	bcc.n	800cc90 <sinf+0x30>
 800cc86:	ee30 0a40 	vsub.f32	s0, s0, s0
 800cc8a:	b003      	add	sp, #12
 800cc8c:	f85d fb04 	ldr.w	pc, [sp], #4
 800cc90:	4668      	mov	r0, sp
 800cc92:	f000 f8cb 	bl	800ce2c <__ieee754_rem_pio2f>
 800cc96:	f000 0003 	and.w	r0, r0, #3
 800cc9a:	2801      	cmp	r0, #1
 800cc9c:	d00a      	beq.n	800ccb4 <sinf+0x54>
 800cc9e:	2802      	cmp	r0, #2
 800cca0:	d00f      	beq.n	800ccc2 <sinf+0x62>
 800cca2:	b9c0      	cbnz	r0, 800ccd6 <sinf+0x76>
 800cca4:	eddd 0a01 	vldr	s1, [sp, #4]
 800cca8:	ed9d 0a00 	vldr	s0, [sp]
 800ccac:	2001      	movs	r0, #1
 800ccae:	f000 f875 	bl	800cd9c <__kernel_sinf>
 800ccb2:	e7ea      	b.n	800cc8a <sinf+0x2a>
 800ccb4:	eddd 0a01 	vldr	s1, [sp, #4]
 800ccb8:	ed9d 0a00 	vldr	s0, [sp]
 800ccbc:	f000 f816 	bl	800ccec <__kernel_cosf>
 800ccc0:	e7e3      	b.n	800cc8a <sinf+0x2a>
 800ccc2:	eddd 0a01 	vldr	s1, [sp, #4]
 800ccc6:	ed9d 0a00 	vldr	s0, [sp]
 800ccca:	2001      	movs	r0, #1
 800cccc:	f000 f866 	bl	800cd9c <__kernel_sinf>
 800ccd0:	eeb1 0a40 	vneg.f32	s0, s0
 800ccd4:	e7d9      	b.n	800cc8a <sinf+0x2a>
 800ccd6:	eddd 0a01 	vldr	s1, [sp, #4]
 800ccda:	ed9d 0a00 	vldr	s0, [sp]
 800ccde:	f000 f805 	bl	800ccec <__kernel_cosf>
 800cce2:	e7f5      	b.n	800ccd0 <sinf+0x70>
 800cce4:	3f490fd8 	.word	0x3f490fd8
 800cce8:	00000000 	.word	0x00000000

0800ccec <__kernel_cosf>:
 800ccec:	ee10 3a10 	vmov	r3, s0
 800ccf0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ccf4:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800ccf8:	eef0 6a40 	vmov.f32	s13, s0
 800ccfc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800cd00:	d204      	bcs.n	800cd0c <__kernel_cosf+0x20>
 800cd02:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800cd06:	ee17 2a90 	vmov	r2, s15
 800cd0a:	b342      	cbz	r2, 800cd5e <__kernel_cosf+0x72>
 800cd0c:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800cd10:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800cd7c <__kernel_cosf+0x90>
 800cd14:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800cd80 <__kernel_cosf+0x94>
 800cd18:	4a1a      	ldr	r2, [pc, #104]	@ (800cd84 <__kernel_cosf+0x98>)
 800cd1a:	eea7 6a27 	vfma.f32	s12, s14, s15
 800cd1e:	4293      	cmp	r3, r2
 800cd20:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800cd88 <__kernel_cosf+0x9c>
 800cd24:	eee6 7a07 	vfma.f32	s15, s12, s14
 800cd28:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800cd8c <__kernel_cosf+0xa0>
 800cd2c:	eea7 6a87 	vfma.f32	s12, s15, s14
 800cd30:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800cd90 <__kernel_cosf+0xa4>
 800cd34:	eee6 7a07 	vfma.f32	s15, s12, s14
 800cd38:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800cd94 <__kernel_cosf+0xa8>
 800cd3c:	eea7 6a87 	vfma.f32	s12, s15, s14
 800cd40:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800cd44:	ee26 6a07 	vmul.f32	s12, s12, s14
 800cd48:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800cd4c:	eee7 0a06 	vfma.f32	s1, s14, s12
 800cd50:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cd54:	d804      	bhi.n	800cd60 <__kernel_cosf+0x74>
 800cd56:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800cd5a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800cd5e:	4770      	bx	lr
 800cd60:	4a0d      	ldr	r2, [pc, #52]	@ (800cd98 <__kernel_cosf+0xac>)
 800cd62:	4293      	cmp	r3, r2
 800cd64:	bf9a      	itte	ls
 800cd66:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800cd6a:	ee07 3a10 	vmovls	s14, r3
 800cd6e:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800cd72:	ee30 0a47 	vsub.f32	s0, s0, s14
 800cd76:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cd7a:	e7ec      	b.n	800cd56 <__kernel_cosf+0x6a>
 800cd7c:	ad47d74e 	.word	0xad47d74e
 800cd80:	310f74f6 	.word	0x310f74f6
 800cd84:	3e999999 	.word	0x3e999999
 800cd88:	b493f27c 	.word	0xb493f27c
 800cd8c:	37d00d01 	.word	0x37d00d01
 800cd90:	bab60b61 	.word	0xbab60b61
 800cd94:	3d2aaaab 	.word	0x3d2aaaab
 800cd98:	3f480000 	.word	0x3f480000

0800cd9c <__kernel_sinf>:
 800cd9c:	ee10 3a10 	vmov	r3, s0
 800cda0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cda4:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800cda8:	d204      	bcs.n	800cdb4 <__kernel_sinf+0x18>
 800cdaa:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800cdae:	ee17 3a90 	vmov	r3, s15
 800cdb2:	b35b      	cbz	r3, 800ce0c <__kernel_sinf+0x70>
 800cdb4:	ee20 7a00 	vmul.f32	s14, s0, s0
 800cdb8:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800ce10 <__kernel_sinf+0x74>
 800cdbc:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800ce14 <__kernel_sinf+0x78>
 800cdc0:	eea7 6a27 	vfma.f32	s12, s14, s15
 800cdc4:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800ce18 <__kernel_sinf+0x7c>
 800cdc8:	eee6 7a07 	vfma.f32	s15, s12, s14
 800cdcc:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800ce1c <__kernel_sinf+0x80>
 800cdd0:	eea7 6a87 	vfma.f32	s12, s15, s14
 800cdd4:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800ce20 <__kernel_sinf+0x84>
 800cdd8:	ee60 6a07 	vmul.f32	s13, s0, s14
 800cddc:	eee6 7a07 	vfma.f32	s15, s12, s14
 800cde0:	b930      	cbnz	r0, 800cdf0 <__kernel_sinf+0x54>
 800cde2:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800ce24 <__kernel_sinf+0x88>
 800cde6:	eea7 6a27 	vfma.f32	s12, s14, s15
 800cdea:	eea6 0a26 	vfma.f32	s0, s12, s13
 800cdee:	4770      	bx	lr
 800cdf0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800cdf4:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800cdf8:	eee0 7a86 	vfma.f32	s15, s1, s12
 800cdfc:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800ce00:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800ce28 <__kernel_sinf+0x8c>
 800ce04:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800ce08:	ee30 0a60 	vsub.f32	s0, s0, s1
 800ce0c:	4770      	bx	lr
 800ce0e:	bf00      	nop
 800ce10:	2f2ec9d3 	.word	0x2f2ec9d3
 800ce14:	b2d72f34 	.word	0xb2d72f34
 800ce18:	3638ef1b 	.word	0x3638ef1b
 800ce1c:	b9500d01 	.word	0xb9500d01
 800ce20:	3c088889 	.word	0x3c088889
 800ce24:	be2aaaab 	.word	0xbe2aaaab
 800ce28:	3e2aaaab 	.word	0x3e2aaaab

0800ce2c <__ieee754_rem_pio2f>:
 800ce2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ce2e:	ee10 6a10 	vmov	r6, s0
 800ce32:	4b88      	ldr	r3, [pc, #544]	@ (800d054 <__ieee754_rem_pio2f+0x228>)
 800ce34:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800ce38:	429d      	cmp	r5, r3
 800ce3a:	b087      	sub	sp, #28
 800ce3c:	4604      	mov	r4, r0
 800ce3e:	d805      	bhi.n	800ce4c <__ieee754_rem_pio2f+0x20>
 800ce40:	2300      	movs	r3, #0
 800ce42:	ed80 0a00 	vstr	s0, [r0]
 800ce46:	6043      	str	r3, [r0, #4]
 800ce48:	2000      	movs	r0, #0
 800ce4a:	e022      	b.n	800ce92 <__ieee754_rem_pio2f+0x66>
 800ce4c:	4b82      	ldr	r3, [pc, #520]	@ (800d058 <__ieee754_rem_pio2f+0x22c>)
 800ce4e:	429d      	cmp	r5, r3
 800ce50:	d83a      	bhi.n	800cec8 <__ieee754_rem_pio2f+0x9c>
 800ce52:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800ce56:	2e00      	cmp	r6, #0
 800ce58:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800d05c <__ieee754_rem_pio2f+0x230>
 800ce5c:	4a80      	ldr	r2, [pc, #512]	@ (800d060 <__ieee754_rem_pio2f+0x234>)
 800ce5e:	f023 030f 	bic.w	r3, r3, #15
 800ce62:	dd18      	ble.n	800ce96 <__ieee754_rem_pio2f+0x6a>
 800ce64:	4293      	cmp	r3, r2
 800ce66:	ee70 7a47 	vsub.f32	s15, s0, s14
 800ce6a:	bf09      	itett	eq
 800ce6c:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800d064 <__ieee754_rem_pio2f+0x238>
 800ce70:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800d068 <__ieee754_rem_pio2f+0x23c>
 800ce74:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800d06c <__ieee754_rem_pio2f+0x240>
 800ce78:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800ce7c:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800ce80:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ce84:	ed80 7a00 	vstr	s14, [r0]
 800ce88:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ce8c:	edc0 7a01 	vstr	s15, [r0, #4]
 800ce90:	2001      	movs	r0, #1
 800ce92:	b007      	add	sp, #28
 800ce94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce96:	4293      	cmp	r3, r2
 800ce98:	ee70 7a07 	vadd.f32	s15, s0, s14
 800ce9c:	bf09      	itett	eq
 800ce9e:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800d064 <__ieee754_rem_pio2f+0x238>
 800cea2:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800d068 <__ieee754_rem_pio2f+0x23c>
 800cea6:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800d06c <__ieee754_rem_pio2f+0x240>
 800ceaa:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800ceae:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800ceb2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ceb6:	ed80 7a00 	vstr	s14, [r0]
 800ceba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cebe:	edc0 7a01 	vstr	s15, [r0, #4]
 800cec2:	f04f 30ff 	mov.w	r0, #4294967295
 800cec6:	e7e4      	b.n	800ce92 <__ieee754_rem_pio2f+0x66>
 800cec8:	4b69      	ldr	r3, [pc, #420]	@ (800d070 <__ieee754_rem_pio2f+0x244>)
 800ceca:	429d      	cmp	r5, r3
 800cecc:	d873      	bhi.n	800cfb6 <__ieee754_rem_pio2f+0x18a>
 800cece:	f000 f8dd 	bl	800d08c <fabsf>
 800ced2:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800d074 <__ieee754_rem_pio2f+0x248>
 800ced6:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800ceda:	eee0 7a07 	vfma.f32	s15, s0, s14
 800cede:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cee2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800cee6:	ee17 0a90 	vmov	r0, s15
 800ceea:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800d05c <__ieee754_rem_pio2f+0x230>
 800ceee:	eea7 0a67 	vfms.f32	s0, s14, s15
 800cef2:	281f      	cmp	r0, #31
 800cef4:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800d068 <__ieee754_rem_pio2f+0x23c>
 800cef8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cefc:	eeb1 6a47 	vneg.f32	s12, s14
 800cf00:	ee70 6a67 	vsub.f32	s13, s0, s15
 800cf04:	ee16 1a90 	vmov	r1, s13
 800cf08:	dc09      	bgt.n	800cf1e <__ieee754_rem_pio2f+0xf2>
 800cf0a:	4a5b      	ldr	r2, [pc, #364]	@ (800d078 <__ieee754_rem_pio2f+0x24c>)
 800cf0c:	1e47      	subs	r7, r0, #1
 800cf0e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800cf12:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800cf16:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800cf1a:	4293      	cmp	r3, r2
 800cf1c:	d107      	bne.n	800cf2e <__ieee754_rem_pio2f+0x102>
 800cf1e:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800cf22:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800cf26:	2a08      	cmp	r2, #8
 800cf28:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800cf2c:	dc14      	bgt.n	800cf58 <__ieee754_rem_pio2f+0x12c>
 800cf2e:	6021      	str	r1, [r4, #0]
 800cf30:	ed94 7a00 	vldr	s14, [r4]
 800cf34:	ee30 0a47 	vsub.f32	s0, s0, s14
 800cf38:	2e00      	cmp	r6, #0
 800cf3a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800cf3e:	ed84 0a01 	vstr	s0, [r4, #4]
 800cf42:	daa6      	bge.n	800ce92 <__ieee754_rem_pio2f+0x66>
 800cf44:	eeb1 7a47 	vneg.f32	s14, s14
 800cf48:	eeb1 0a40 	vneg.f32	s0, s0
 800cf4c:	ed84 7a00 	vstr	s14, [r4]
 800cf50:	ed84 0a01 	vstr	s0, [r4, #4]
 800cf54:	4240      	negs	r0, r0
 800cf56:	e79c      	b.n	800ce92 <__ieee754_rem_pio2f+0x66>
 800cf58:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800d064 <__ieee754_rem_pio2f+0x238>
 800cf5c:	eef0 6a40 	vmov.f32	s13, s0
 800cf60:	eee6 6a25 	vfma.f32	s13, s12, s11
 800cf64:	ee70 7a66 	vsub.f32	s15, s0, s13
 800cf68:	eee6 7a25 	vfma.f32	s15, s12, s11
 800cf6c:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800d06c <__ieee754_rem_pio2f+0x240>
 800cf70:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800cf74:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800cf78:	ee15 2a90 	vmov	r2, s11
 800cf7c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800cf80:	1a5b      	subs	r3, r3, r1
 800cf82:	2b19      	cmp	r3, #25
 800cf84:	dc04      	bgt.n	800cf90 <__ieee754_rem_pio2f+0x164>
 800cf86:	edc4 5a00 	vstr	s11, [r4]
 800cf8a:	eeb0 0a66 	vmov.f32	s0, s13
 800cf8e:	e7cf      	b.n	800cf30 <__ieee754_rem_pio2f+0x104>
 800cf90:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800d07c <__ieee754_rem_pio2f+0x250>
 800cf94:	eeb0 0a66 	vmov.f32	s0, s13
 800cf98:	eea6 0a25 	vfma.f32	s0, s12, s11
 800cf9c:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800cfa0:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800d080 <__ieee754_rem_pio2f+0x254>
 800cfa4:	eee6 7a25 	vfma.f32	s15, s12, s11
 800cfa8:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800cfac:	ee30 7a67 	vsub.f32	s14, s0, s15
 800cfb0:	ed84 7a00 	vstr	s14, [r4]
 800cfb4:	e7bc      	b.n	800cf30 <__ieee754_rem_pio2f+0x104>
 800cfb6:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800cfba:	d306      	bcc.n	800cfca <__ieee754_rem_pio2f+0x19e>
 800cfbc:	ee70 7a40 	vsub.f32	s15, s0, s0
 800cfc0:	edc0 7a01 	vstr	s15, [r0, #4]
 800cfc4:	edc0 7a00 	vstr	s15, [r0]
 800cfc8:	e73e      	b.n	800ce48 <__ieee754_rem_pio2f+0x1c>
 800cfca:	15ea      	asrs	r2, r5, #23
 800cfcc:	3a86      	subs	r2, #134	@ 0x86
 800cfce:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800cfd2:	ee07 3a90 	vmov	s15, r3
 800cfd6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800cfda:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800d084 <__ieee754_rem_pio2f+0x258>
 800cfde:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800cfe2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cfe6:	ed8d 7a03 	vstr	s14, [sp, #12]
 800cfea:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800cfee:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800cff2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800cff6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cffa:	ed8d 7a04 	vstr	s14, [sp, #16]
 800cffe:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d002:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d006:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d00a:	edcd 7a05 	vstr	s15, [sp, #20]
 800d00e:	d11e      	bne.n	800d04e <__ieee754_rem_pio2f+0x222>
 800d010:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d014:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d018:	bf0c      	ite	eq
 800d01a:	2301      	moveq	r3, #1
 800d01c:	2302      	movne	r3, #2
 800d01e:	491a      	ldr	r1, [pc, #104]	@ (800d088 <__ieee754_rem_pio2f+0x25c>)
 800d020:	9101      	str	r1, [sp, #4]
 800d022:	2102      	movs	r1, #2
 800d024:	9100      	str	r1, [sp, #0]
 800d026:	a803      	add	r0, sp, #12
 800d028:	4621      	mov	r1, r4
 800d02a:	f000 f837 	bl	800d09c <__kernel_rem_pio2f>
 800d02e:	2e00      	cmp	r6, #0
 800d030:	f6bf af2f 	bge.w	800ce92 <__ieee754_rem_pio2f+0x66>
 800d034:	edd4 7a00 	vldr	s15, [r4]
 800d038:	eef1 7a67 	vneg.f32	s15, s15
 800d03c:	edc4 7a00 	vstr	s15, [r4]
 800d040:	edd4 7a01 	vldr	s15, [r4, #4]
 800d044:	eef1 7a67 	vneg.f32	s15, s15
 800d048:	edc4 7a01 	vstr	s15, [r4, #4]
 800d04c:	e782      	b.n	800cf54 <__ieee754_rem_pio2f+0x128>
 800d04e:	2303      	movs	r3, #3
 800d050:	e7e5      	b.n	800d01e <__ieee754_rem_pio2f+0x1f2>
 800d052:	bf00      	nop
 800d054:	3f490fd8 	.word	0x3f490fd8
 800d058:	4016cbe3 	.word	0x4016cbe3
 800d05c:	3fc90f80 	.word	0x3fc90f80
 800d060:	3fc90fd0 	.word	0x3fc90fd0
 800d064:	37354400 	.word	0x37354400
 800d068:	37354443 	.word	0x37354443
 800d06c:	2e85a308 	.word	0x2e85a308
 800d070:	43490f80 	.word	0x43490f80
 800d074:	3f22f984 	.word	0x3f22f984
 800d078:	0800e4fc 	.word	0x0800e4fc
 800d07c:	2e85a300 	.word	0x2e85a300
 800d080:	248d3132 	.word	0x248d3132
 800d084:	43800000 	.word	0x43800000
 800d088:	0800e57c 	.word	0x0800e57c

0800d08c <fabsf>:
 800d08c:	ee10 3a10 	vmov	r3, s0
 800d090:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d094:	ee00 3a10 	vmov	s0, r3
 800d098:	4770      	bx	lr
	...

0800d09c <__kernel_rem_pio2f>:
 800d09c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0a0:	ed2d 8b04 	vpush	{d8-d9}
 800d0a4:	b0d9      	sub	sp, #356	@ 0x164
 800d0a6:	4690      	mov	r8, r2
 800d0a8:	9001      	str	r0, [sp, #4]
 800d0aa:	4ab6      	ldr	r2, [pc, #728]	@ (800d384 <__kernel_rem_pio2f+0x2e8>)
 800d0ac:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800d0ae:	f118 0f04 	cmn.w	r8, #4
 800d0b2:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800d0b6:	460f      	mov	r7, r1
 800d0b8:	f103 3bff 	add.w	fp, r3, #4294967295
 800d0bc:	db26      	blt.n	800d10c <__kernel_rem_pio2f+0x70>
 800d0be:	f1b8 0203 	subs.w	r2, r8, #3
 800d0c2:	bf48      	it	mi
 800d0c4:	f108 0204 	addmi.w	r2, r8, #4
 800d0c8:	10d2      	asrs	r2, r2, #3
 800d0ca:	1c55      	adds	r5, r2, #1
 800d0cc:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800d0ce:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800d394 <__kernel_rem_pio2f+0x2f8>
 800d0d2:	00e8      	lsls	r0, r5, #3
 800d0d4:	eba2 060b 	sub.w	r6, r2, fp
 800d0d8:	9002      	str	r0, [sp, #8]
 800d0da:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800d0de:	eb0a 0c0b 	add.w	ip, sl, fp
 800d0e2:	ac1c      	add	r4, sp, #112	@ 0x70
 800d0e4:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800d0e8:	2000      	movs	r0, #0
 800d0ea:	4560      	cmp	r0, ip
 800d0ec:	dd10      	ble.n	800d110 <__kernel_rem_pio2f+0x74>
 800d0ee:	a91c      	add	r1, sp, #112	@ 0x70
 800d0f0:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800d0f4:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800d0f8:	2600      	movs	r6, #0
 800d0fa:	4556      	cmp	r6, sl
 800d0fc:	dc24      	bgt.n	800d148 <__kernel_rem_pio2f+0xac>
 800d0fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 800d102:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800d394 <__kernel_rem_pio2f+0x2f8>
 800d106:	4684      	mov	ip, r0
 800d108:	2400      	movs	r4, #0
 800d10a:	e016      	b.n	800d13a <__kernel_rem_pio2f+0x9e>
 800d10c:	2200      	movs	r2, #0
 800d10e:	e7dc      	b.n	800d0ca <__kernel_rem_pio2f+0x2e>
 800d110:	42c6      	cmn	r6, r0
 800d112:	bf5d      	ittte	pl
 800d114:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800d118:	ee07 1a90 	vmovpl	s15, r1
 800d11c:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800d120:	eef0 7a47 	vmovmi.f32	s15, s14
 800d124:	ece4 7a01 	vstmia	r4!, {s15}
 800d128:	3001      	adds	r0, #1
 800d12a:	e7de      	b.n	800d0ea <__kernel_rem_pio2f+0x4e>
 800d12c:	ecfe 6a01 	vldmia	lr!, {s13}
 800d130:	ed3c 7a01 	vldmdb	ip!, {s14}
 800d134:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d138:	3401      	adds	r4, #1
 800d13a:	455c      	cmp	r4, fp
 800d13c:	ddf6      	ble.n	800d12c <__kernel_rem_pio2f+0x90>
 800d13e:	ece9 7a01 	vstmia	r9!, {s15}
 800d142:	3601      	adds	r6, #1
 800d144:	3004      	adds	r0, #4
 800d146:	e7d8      	b.n	800d0fa <__kernel_rem_pio2f+0x5e>
 800d148:	a908      	add	r1, sp, #32
 800d14a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d14e:	9104      	str	r1, [sp, #16]
 800d150:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800d152:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800d390 <__kernel_rem_pio2f+0x2f4>
 800d156:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800d38c <__kernel_rem_pio2f+0x2f0>
 800d15a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800d15e:	9203      	str	r2, [sp, #12]
 800d160:	4654      	mov	r4, sl
 800d162:	00a2      	lsls	r2, r4, #2
 800d164:	9205      	str	r2, [sp, #20]
 800d166:	aa58      	add	r2, sp, #352	@ 0x160
 800d168:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800d16c:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800d170:	a944      	add	r1, sp, #272	@ 0x110
 800d172:	aa08      	add	r2, sp, #32
 800d174:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800d178:	4694      	mov	ip, r2
 800d17a:	4626      	mov	r6, r4
 800d17c:	2e00      	cmp	r6, #0
 800d17e:	dc4c      	bgt.n	800d21a <__kernel_rem_pio2f+0x17e>
 800d180:	4628      	mov	r0, r5
 800d182:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d186:	f000 f9f1 	bl	800d56c <scalbnf>
 800d18a:	eeb0 8a40 	vmov.f32	s16, s0
 800d18e:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800d192:	ee28 0a00 	vmul.f32	s0, s16, s0
 800d196:	f000 fa4f 	bl	800d638 <floorf>
 800d19a:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800d19e:	eea0 8a67 	vfms.f32	s16, s0, s15
 800d1a2:	2d00      	cmp	r5, #0
 800d1a4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d1a8:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800d1ac:	ee17 9a90 	vmov	r9, s15
 800d1b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d1b4:	ee38 8a67 	vsub.f32	s16, s16, s15
 800d1b8:	dd41      	ble.n	800d23e <__kernel_rem_pio2f+0x1a2>
 800d1ba:	f104 3cff 	add.w	ip, r4, #4294967295
 800d1be:	a908      	add	r1, sp, #32
 800d1c0:	f1c5 0e08 	rsb	lr, r5, #8
 800d1c4:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800d1c8:	fa46 f00e 	asr.w	r0, r6, lr
 800d1cc:	4481      	add	r9, r0
 800d1ce:	fa00 f00e 	lsl.w	r0, r0, lr
 800d1d2:	1a36      	subs	r6, r6, r0
 800d1d4:	f1c5 0007 	rsb	r0, r5, #7
 800d1d8:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800d1dc:	4106      	asrs	r6, r0
 800d1de:	2e00      	cmp	r6, #0
 800d1e0:	dd3c      	ble.n	800d25c <__kernel_rem_pio2f+0x1c0>
 800d1e2:	f04f 0e00 	mov.w	lr, #0
 800d1e6:	f109 0901 	add.w	r9, r9, #1
 800d1ea:	4670      	mov	r0, lr
 800d1ec:	4574      	cmp	r4, lr
 800d1ee:	dc68      	bgt.n	800d2c2 <__kernel_rem_pio2f+0x226>
 800d1f0:	2d00      	cmp	r5, #0
 800d1f2:	dd03      	ble.n	800d1fc <__kernel_rem_pio2f+0x160>
 800d1f4:	2d01      	cmp	r5, #1
 800d1f6:	d074      	beq.n	800d2e2 <__kernel_rem_pio2f+0x246>
 800d1f8:	2d02      	cmp	r5, #2
 800d1fa:	d07d      	beq.n	800d2f8 <__kernel_rem_pio2f+0x25c>
 800d1fc:	2e02      	cmp	r6, #2
 800d1fe:	d12d      	bne.n	800d25c <__kernel_rem_pio2f+0x1c0>
 800d200:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800d204:	ee30 8a48 	vsub.f32	s16, s0, s16
 800d208:	b340      	cbz	r0, 800d25c <__kernel_rem_pio2f+0x1c0>
 800d20a:	4628      	mov	r0, r5
 800d20c:	9306      	str	r3, [sp, #24]
 800d20e:	f000 f9ad 	bl	800d56c <scalbnf>
 800d212:	9b06      	ldr	r3, [sp, #24]
 800d214:	ee38 8a40 	vsub.f32	s16, s16, s0
 800d218:	e020      	b.n	800d25c <__kernel_rem_pio2f+0x1c0>
 800d21a:	ee60 7a28 	vmul.f32	s15, s0, s17
 800d21e:	3e01      	subs	r6, #1
 800d220:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d224:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d228:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800d22c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d230:	ecac 0a01 	vstmia	ip!, {s0}
 800d234:	ed30 0a01 	vldmdb	r0!, {s0}
 800d238:	ee37 0a80 	vadd.f32	s0, s15, s0
 800d23c:	e79e      	b.n	800d17c <__kernel_rem_pio2f+0xe0>
 800d23e:	d105      	bne.n	800d24c <__kernel_rem_pio2f+0x1b0>
 800d240:	1e60      	subs	r0, r4, #1
 800d242:	a908      	add	r1, sp, #32
 800d244:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800d248:	11f6      	asrs	r6, r6, #7
 800d24a:	e7c8      	b.n	800d1de <__kernel_rem_pio2f+0x142>
 800d24c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d250:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800d254:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d258:	da31      	bge.n	800d2be <__kernel_rem_pio2f+0x222>
 800d25a:	2600      	movs	r6, #0
 800d25c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800d260:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d264:	f040 8098 	bne.w	800d398 <__kernel_rem_pio2f+0x2fc>
 800d268:	1e60      	subs	r0, r4, #1
 800d26a:	2200      	movs	r2, #0
 800d26c:	4550      	cmp	r0, sl
 800d26e:	da4b      	bge.n	800d308 <__kernel_rem_pio2f+0x26c>
 800d270:	2a00      	cmp	r2, #0
 800d272:	d065      	beq.n	800d340 <__kernel_rem_pio2f+0x2a4>
 800d274:	3c01      	subs	r4, #1
 800d276:	ab08      	add	r3, sp, #32
 800d278:	3d08      	subs	r5, #8
 800d27a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d0f8      	beq.n	800d274 <__kernel_rem_pio2f+0x1d8>
 800d282:	4628      	mov	r0, r5
 800d284:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800d288:	f000 f970 	bl	800d56c <scalbnf>
 800d28c:	1c63      	adds	r3, r4, #1
 800d28e:	aa44      	add	r2, sp, #272	@ 0x110
 800d290:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800d390 <__kernel_rem_pio2f+0x2f4>
 800d294:	0099      	lsls	r1, r3, #2
 800d296:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800d29a:	4623      	mov	r3, r4
 800d29c:	2b00      	cmp	r3, #0
 800d29e:	f280 80a9 	bge.w	800d3f4 <__kernel_rem_pio2f+0x358>
 800d2a2:	4623      	mov	r3, r4
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	f2c0 80c7 	blt.w	800d438 <__kernel_rem_pio2f+0x39c>
 800d2aa:	aa44      	add	r2, sp, #272	@ 0x110
 800d2ac:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800d2b0:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800d388 <__kernel_rem_pio2f+0x2ec>
 800d2b4:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800d394 <__kernel_rem_pio2f+0x2f8>
 800d2b8:	2000      	movs	r0, #0
 800d2ba:	1ae2      	subs	r2, r4, r3
 800d2bc:	e0b1      	b.n	800d422 <__kernel_rem_pio2f+0x386>
 800d2be:	2602      	movs	r6, #2
 800d2c0:	e78f      	b.n	800d1e2 <__kernel_rem_pio2f+0x146>
 800d2c2:	f852 1b04 	ldr.w	r1, [r2], #4
 800d2c6:	b948      	cbnz	r0, 800d2dc <__kernel_rem_pio2f+0x240>
 800d2c8:	b121      	cbz	r1, 800d2d4 <__kernel_rem_pio2f+0x238>
 800d2ca:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800d2ce:	f842 1c04 	str.w	r1, [r2, #-4]
 800d2d2:	2101      	movs	r1, #1
 800d2d4:	f10e 0e01 	add.w	lr, lr, #1
 800d2d8:	4608      	mov	r0, r1
 800d2da:	e787      	b.n	800d1ec <__kernel_rem_pio2f+0x150>
 800d2dc:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800d2e0:	e7f5      	b.n	800d2ce <__kernel_rem_pio2f+0x232>
 800d2e2:	f104 3cff 	add.w	ip, r4, #4294967295
 800d2e6:	aa08      	add	r2, sp, #32
 800d2e8:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800d2ec:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800d2f0:	a908      	add	r1, sp, #32
 800d2f2:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800d2f6:	e781      	b.n	800d1fc <__kernel_rem_pio2f+0x160>
 800d2f8:	f104 3cff 	add.w	ip, r4, #4294967295
 800d2fc:	aa08      	add	r2, sp, #32
 800d2fe:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800d302:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800d306:	e7f3      	b.n	800d2f0 <__kernel_rem_pio2f+0x254>
 800d308:	a908      	add	r1, sp, #32
 800d30a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800d30e:	3801      	subs	r0, #1
 800d310:	430a      	orrs	r2, r1
 800d312:	e7ab      	b.n	800d26c <__kernel_rem_pio2f+0x1d0>
 800d314:	3201      	adds	r2, #1
 800d316:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800d31a:	2e00      	cmp	r6, #0
 800d31c:	d0fa      	beq.n	800d314 <__kernel_rem_pio2f+0x278>
 800d31e:	9905      	ldr	r1, [sp, #20]
 800d320:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800d324:	eb0d 0001 	add.w	r0, sp, r1
 800d328:	18e6      	adds	r6, r4, r3
 800d32a:	a91c      	add	r1, sp, #112	@ 0x70
 800d32c:	f104 0c01 	add.w	ip, r4, #1
 800d330:	384c      	subs	r0, #76	@ 0x4c
 800d332:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800d336:	4422      	add	r2, r4
 800d338:	4562      	cmp	r2, ip
 800d33a:	da04      	bge.n	800d346 <__kernel_rem_pio2f+0x2aa>
 800d33c:	4614      	mov	r4, r2
 800d33e:	e710      	b.n	800d162 <__kernel_rem_pio2f+0xc6>
 800d340:	9804      	ldr	r0, [sp, #16]
 800d342:	2201      	movs	r2, #1
 800d344:	e7e7      	b.n	800d316 <__kernel_rem_pio2f+0x27a>
 800d346:	9903      	ldr	r1, [sp, #12]
 800d348:	f8dd e004 	ldr.w	lr, [sp, #4]
 800d34c:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800d350:	9105      	str	r1, [sp, #20]
 800d352:	ee07 1a90 	vmov	s15, r1
 800d356:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d35a:	2400      	movs	r4, #0
 800d35c:	ece6 7a01 	vstmia	r6!, {s15}
 800d360:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800d394 <__kernel_rem_pio2f+0x2f8>
 800d364:	46b1      	mov	r9, r6
 800d366:	455c      	cmp	r4, fp
 800d368:	dd04      	ble.n	800d374 <__kernel_rem_pio2f+0x2d8>
 800d36a:	ece0 7a01 	vstmia	r0!, {s15}
 800d36e:	f10c 0c01 	add.w	ip, ip, #1
 800d372:	e7e1      	b.n	800d338 <__kernel_rem_pio2f+0x29c>
 800d374:	ecfe 6a01 	vldmia	lr!, {s13}
 800d378:	ed39 7a01 	vldmdb	r9!, {s14}
 800d37c:	3401      	adds	r4, #1
 800d37e:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d382:	e7f0      	b.n	800d366 <__kernel_rem_pio2f+0x2ca>
 800d384:	0800e8c0 	.word	0x0800e8c0
 800d388:	0800e894 	.word	0x0800e894
 800d38c:	43800000 	.word	0x43800000
 800d390:	3b800000 	.word	0x3b800000
 800d394:	00000000 	.word	0x00000000
 800d398:	9b02      	ldr	r3, [sp, #8]
 800d39a:	eeb0 0a48 	vmov.f32	s0, s16
 800d39e:	eba3 0008 	sub.w	r0, r3, r8
 800d3a2:	f000 f8e3 	bl	800d56c <scalbnf>
 800d3a6:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800d38c <__kernel_rem_pio2f+0x2f0>
 800d3aa:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800d3ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3b2:	db19      	blt.n	800d3e8 <__kernel_rem_pio2f+0x34c>
 800d3b4:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800d390 <__kernel_rem_pio2f+0x2f4>
 800d3b8:	ee60 7a27 	vmul.f32	s15, s0, s15
 800d3bc:	aa08      	add	r2, sp, #32
 800d3be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d3c2:	3508      	adds	r5, #8
 800d3c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d3c8:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800d3cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d3d0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d3d4:	ee10 3a10 	vmov	r3, s0
 800d3d8:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800d3dc:	ee17 3a90 	vmov	r3, s15
 800d3e0:	3401      	adds	r4, #1
 800d3e2:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800d3e6:	e74c      	b.n	800d282 <__kernel_rem_pio2f+0x1e6>
 800d3e8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d3ec:	aa08      	add	r2, sp, #32
 800d3ee:	ee10 3a10 	vmov	r3, s0
 800d3f2:	e7f6      	b.n	800d3e2 <__kernel_rem_pio2f+0x346>
 800d3f4:	a808      	add	r0, sp, #32
 800d3f6:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800d3fa:	9001      	str	r0, [sp, #4]
 800d3fc:	ee07 0a90 	vmov	s15, r0
 800d400:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d404:	3b01      	subs	r3, #1
 800d406:	ee67 7a80 	vmul.f32	s15, s15, s0
 800d40a:	ee20 0a07 	vmul.f32	s0, s0, s14
 800d40e:	ed62 7a01 	vstmdb	r2!, {s15}
 800d412:	e743      	b.n	800d29c <__kernel_rem_pio2f+0x200>
 800d414:	ecfc 6a01 	vldmia	ip!, {s13}
 800d418:	ecb5 7a01 	vldmia	r5!, {s14}
 800d41c:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d420:	3001      	adds	r0, #1
 800d422:	4550      	cmp	r0, sl
 800d424:	dc01      	bgt.n	800d42a <__kernel_rem_pio2f+0x38e>
 800d426:	4290      	cmp	r0, r2
 800d428:	ddf4      	ble.n	800d414 <__kernel_rem_pio2f+0x378>
 800d42a:	a858      	add	r0, sp, #352	@ 0x160
 800d42c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800d430:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800d434:	3b01      	subs	r3, #1
 800d436:	e735      	b.n	800d2a4 <__kernel_rem_pio2f+0x208>
 800d438:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800d43a:	2b02      	cmp	r3, #2
 800d43c:	dc09      	bgt.n	800d452 <__kernel_rem_pio2f+0x3b6>
 800d43e:	2b00      	cmp	r3, #0
 800d440:	dc27      	bgt.n	800d492 <__kernel_rem_pio2f+0x3f6>
 800d442:	d040      	beq.n	800d4c6 <__kernel_rem_pio2f+0x42a>
 800d444:	f009 0007 	and.w	r0, r9, #7
 800d448:	b059      	add	sp, #356	@ 0x164
 800d44a:	ecbd 8b04 	vpop	{d8-d9}
 800d44e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d452:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800d454:	2b03      	cmp	r3, #3
 800d456:	d1f5      	bne.n	800d444 <__kernel_rem_pio2f+0x3a8>
 800d458:	aa30      	add	r2, sp, #192	@ 0xc0
 800d45a:	1f0b      	subs	r3, r1, #4
 800d45c:	4413      	add	r3, r2
 800d45e:	461a      	mov	r2, r3
 800d460:	4620      	mov	r0, r4
 800d462:	2800      	cmp	r0, #0
 800d464:	dc50      	bgt.n	800d508 <__kernel_rem_pio2f+0x46c>
 800d466:	4622      	mov	r2, r4
 800d468:	2a01      	cmp	r2, #1
 800d46a:	dc5d      	bgt.n	800d528 <__kernel_rem_pio2f+0x48c>
 800d46c:	ab30      	add	r3, sp, #192	@ 0xc0
 800d46e:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800d394 <__kernel_rem_pio2f+0x2f8>
 800d472:	440b      	add	r3, r1
 800d474:	2c01      	cmp	r4, #1
 800d476:	dc67      	bgt.n	800d548 <__kernel_rem_pio2f+0x4ac>
 800d478:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800d47c:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800d480:	2e00      	cmp	r6, #0
 800d482:	d167      	bne.n	800d554 <__kernel_rem_pio2f+0x4b8>
 800d484:	edc7 6a00 	vstr	s13, [r7]
 800d488:	ed87 7a01 	vstr	s14, [r7, #4]
 800d48c:	edc7 7a02 	vstr	s15, [r7, #8]
 800d490:	e7d8      	b.n	800d444 <__kernel_rem_pio2f+0x3a8>
 800d492:	ab30      	add	r3, sp, #192	@ 0xc0
 800d494:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800d394 <__kernel_rem_pio2f+0x2f8>
 800d498:	440b      	add	r3, r1
 800d49a:	4622      	mov	r2, r4
 800d49c:	2a00      	cmp	r2, #0
 800d49e:	da24      	bge.n	800d4ea <__kernel_rem_pio2f+0x44e>
 800d4a0:	b34e      	cbz	r6, 800d4f6 <__kernel_rem_pio2f+0x45a>
 800d4a2:	eef1 7a47 	vneg.f32	s15, s14
 800d4a6:	edc7 7a00 	vstr	s15, [r7]
 800d4aa:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800d4ae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d4b2:	aa31      	add	r2, sp, #196	@ 0xc4
 800d4b4:	2301      	movs	r3, #1
 800d4b6:	429c      	cmp	r4, r3
 800d4b8:	da20      	bge.n	800d4fc <__kernel_rem_pio2f+0x460>
 800d4ba:	b10e      	cbz	r6, 800d4c0 <__kernel_rem_pio2f+0x424>
 800d4bc:	eef1 7a67 	vneg.f32	s15, s15
 800d4c0:	edc7 7a01 	vstr	s15, [r7, #4]
 800d4c4:	e7be      	b.n	800d444 <__kernel_rem_pio2f+0x3a8>
 800d4c6:	ab30      	add	r3, sp, #192	@ 0xc0
 800d4c8:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800d394 <__kernel_rem_pio2f+0x2f8>
 800d4cc:	440b      	add	r3, r1
 800d4ce:	2c00      	cmp	r4, #0
 800d4d0:	da05      	bge.n	800d4de <__kernel_rem_pio2f+0x442>
 800d4d2:	b10e      	cbz	r6, 800d4d8 <__kernel_rem_pio2f+0x43c>
 800d4d4:	eef1 7a67 	vneg.f32	s15, s15
 800d4d8:	edc7 7a00 	vstr	s15, [r7]
 800d4dc:	e7b2      	b.n	800d444 <__kernel_rem_pio2f+0x3a8>
 800d4de:	ed33 7a01 	vldmdb	r3!, {s14}
 800d4e2:	3c01      	subs	r4, #1
 800d4e4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d4e8:	e7f1      	b.n	800d4ce <__kernel_rem_pio2f+0x432>
 800d4ea:	ed73 7a01 	vldmdb	r3!, {s15}
 800d4ee:	3a01      	subs	r2, #1
 800d4f0:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d4f4:	e7d2      	b.n	800d49c <__kernel_rem_pio2f+0x400>
 800d4f6:	eef0 7a47 	vmov.f32	s15, s14
 800d4fa:	e7d4      	b.n	800d4a6 <__kernel_rem_pio2f+0x40a>
 800d4fc:	ecb2 7a01 	vldmia	r2!, {s14}
 800d500:	3301      	adds	r3, #1
 800d502:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d506:	e7d6      	b.n	800d4b6 <__kernel_rem_pio2f+0x41a>
 800d508:	ed72 7a01 	vldmdb	r2!, {s15}
 800d50c:	edd2 6a01 	vldr	s13, [r2, #4]
 800d510:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800d514:	3801      	subs	r0, #1
 800d516:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d51a:	ed82 7a00 	vstr	s14, [r2]
 800d51e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d522:	edc2 7a01 	vstr	s15, [r2, #4]
 800d526:	e79c      	b.n	800d462 <__kernel_rem_pio2f+0x3c6>
 800d528:	ed73 7a01 	vldmdb	r3!, {s15}
 800d52c:	edd3 6a01 	vldr	s13, [r3, #4]
 800d530:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800d534:	3a01      	subs	r2, #1
 800d536:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d53a:	ed83 7a00 	vstr	s14, [r3]
 800d53e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d542:	edc3 7a01 	vstr	s15, [r3, #4]
 800d546:	e78f      	b.n	800d468 <__kernel_rem_pio2f+0x3cc>
 800d548:	ed33 7a01 	vldmdb	r3!, {s14}
 800d54c:	3c01      	subs	r4, #1
 800d54e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d552:	e78f      	b.n	800d474 <__kernel_rem_pio2f+0x3d8>
 800d554:	eef1 6a66 	vneg.f32	s13, s13
 800d558:	eeb1 7a47 	vneg.f32	s14, s14
 800d55c:	edc7 6a00 	vstr	s13, [r7]
 800d560:	ed87 7a01 	vstr	s14, [r7, #4]
 800d564:	eef1 7a67 	vneg.f32	s15, s15
 800d568:	e790      	b.n	800d48c <__kernel_rem_pio2f+0x3f0>
 800d56a:	bf00      	nop

0800d56c <scalbnf>:
 800d56c:	ee10 3a10 	vmov	r3, s0
 800d570:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800d574:	d02b      	beq.n	800d5ce <scalbnf+0x62>
 800d576:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800d57a:	d302      	bcc.n	800d582 <scalbnf+0x16>
 800d57c:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d580:	4770      	bx	lr
 800d582:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800d586:	d123      	bne.n	800d5d0 <scalbnf+0x64>
 800d588:	4b24      	ldr	r3, [pc, #144]	@ (800d61c <scalbnf+0xb0>)
 800d58a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800d620 <scalbnf+0xb4>
 800d58e:	4298      	cmp	r0, r3
 800d590:	ee20 0a27 	vmul.f32	s0, s0, s15
 800d594:	db17      	blt.n	800d5c6 <scalbnf+0x5a>
 800d596:	ee10 3a10 	vmov	r3, s0
 800d59a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d59e:	3a19      	subs	r2, #25
 800d5a0:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800d5a4:	4288      	cmp	r0, r1
 800d5a6:	dd15      	ble.n	800d5d4 <scalbnf+0x68>
 800d5a8:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800d624 <scalbnf+0xb8>
 800d5ac:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800d628 <scalbnf+0xbc>
 800d5b0:	ee10 3a10 	vmov	r3, s0
 800d5b4:	eeb0 7a67 	vmov.f32	s14, s15
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	bfb8      	it	lt
 800d5bc:	eef0 7a66 	vmovlt.f32	s15, s13
 800d5c0:	ee27 0a87 	vmul.f32	s0, s15, s14
 800d5c4:	4770      	bx	lr
 800d5c6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800d62c <scalbnf+0xc0>
 800d5ca:	ee27 0a80 	vmul.f32	s0, s15, s0
 800d5ce:	4770      	bx	lr
 800d5d0:	0dd2      	lsrs	r2, r2, #23
 800d5d2:	e7e5      	b.n	800d5a0 <scalbnf+0x34>
 800d5d4:	4410      	add	r0, r2
 800d5d6:	28fe      	cmp	r0, #254	@ 0xfe
 800d5d8:	dce6      	bgt.n	800d5a8 <scalbnf+0x3c>
 800d5da:	2800      	cmp	r0, #0
 800d5dc:	dd06      	ble.n	800d5ec <scalbnf+0x80>
 800d5de:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800d5e2:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800d5e6:	ee00 3a10 	vmov	s0, r3
 800d5ea:	4770      	bx	lr
 800d5ec:	f110 0f16 	cmn.w	r0, #22
 800d5f0:	da09      	bge.n	800d606 <scalbnf+0x9a>
 800d5f2:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800d62c <scalbnf+0xc0>
 800d5f6:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800d630 <scalbnf+0xc4>
 800d5fa:	ee10 3a10 	vmov	r3, s0
 800d5fe:	eeb0 7a67 	vmov.f32	s14, s15
 800d602:	2b00      	cmp	r3, #0
 800d604:	e7d9      	b.n	800d5ba <scalbnf+0x4e>
 800d606:	3019      	adds	r0, #25
 800d608:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800d60c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800d610:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800d634 <scalbnf+0xc8>
 800d614:	ee07 3a90 	vmov	s15, r3
 800d618:	e7d7      	b.n	800d5ca <scalbnf+0x5e>
 800d61a:	bf00      	nop
 800d61c:	ffff3cb0 	.word	0xffff3cb0
 800d620:	4c000000 	.word	0x4c000000
 800d624:	7149f2ca 	.word	0x7149f2ca
 800d628:	f149f2ca 	.word	0xf149f2ca
 800d62c:	0da24260 	.word	0x0da24260
 800d630:	8da24260 	.word	0x8da24260
 800d634:	33000000 	.word	0x33000000

0800d638 <floorf>:
 800d638:	ee10 3a10 	vmov	r3, s0
 800d63c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d640:	3a7f      	subs	r2, #127	@ 0x7f
 800d642:	2a16      	cmp	r2, #22
 800d644:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800d648:	dc2b      	bgt.n	800d6a2 <floorf+0x6a>
 800d64a:	2a00      	cmp	r2, #0
 800d64c:	da12      	bge.n	800d674 <floorf+0x3c>
 800d64e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800d6b4 <floorf+0x7c>
 800d652:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d656:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800d65a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d65e:	dd06      	ble.n	800d66e <floorf+0x36>
 800d660:	2b00      	cmp	r3, #0
 800d662:	da24      	bge.n	800d6ae <floorf+0x76>
 800d664:	2900      	cmp	r1, #0
 800d666:	4b14      	ldr	r3, [pc, #80]	@ (800d6b8 <floorf+0x80>)
 800d668:	bf08      	it	eq
 800d66a:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800d66e:	ee00 3a10 	vmov	s0, r3
 800d672:	4770      	bx	lr
 800d674:	4911      	ldr	r1, [pc, #68]	@ (800d6bc <floorf+0x84>)
 800d676:	4111      	asrs	r1, r2
 800d678:	420b      	tst	r3, r1
 800d67a:	d0fa      	beq.n	800d672 <floorf+0x3a>
 800d67c:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800d6b4 <floorf+0x7c>
 800d680:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d684:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800d688:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d68c:	ddef      	ble.n	800d66e <floorf+0x36>
 800d68e:	2b00      	cmp	r3, #0
 800d690:	bfbe      	ittt	lt
 800d692:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800d696:	fa40 f202 	asrlt.w	r2, r0, r2
 800d69a:	189b      	addlt	r3, r3, r2
 800d69c:	ea23 0301 	bic.w	r3, r3, r1
 800d6a0:	e7e5      	b.n	800d66e <floorf+0x36>
 800d6a2:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800d6a6:	d3e4      	bcc.n	800d672 <floorf+0x3a>
 800d6a8:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d6ac:	4770      	bx	lr
 800d6ae:	2300      	movs	r3, #0
 800d6b0:	e7dd      	b.n	800d66e <floorf+0x36>
 800d6b2:	bf00      	nop
 800d6b4:	7149f2ca 	.word	0x7149f2ca
 800d6b8:	bf800000 	.word	0xbf800000
 800d6bc:	007fffff 	.word	0x007fffff

0800d6c0 <_init>:
 800d6c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6c2:	bf00      	nop
 800d6c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d6c6:	bc08      	pop	{r3}
 800d6c8:	469e      	mov	lr, r3
 800d6ca:	4770      	bx	lr

0800d6cc <_fini>:
 800d6cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6ce:	bf00      	nop
 800d6d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d6d2:	bc08      	pop	{r3}
 800d6d4:	469e      	mov	lr, r3
 800d6d6:	4770      	bx	lr
