/*
 * This file was autogenerated
 * DO NOT EDIT
 * (C) 2015-2016 Renesas Electronics Europe, LTD
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * 1. Redistributions of source code must retain the above copyright notice,
 * this list of conditions and the following disclaimer.
 *
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 * this list of conditions and the following disclaimer in the documentation
 * and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef __RZN1_SYSCTRL_H__
#define __RZN1_SYSCTRL_H__


/*
 * Auto-generated from SYSCTRL_ipxact.xml
 */
#define RZN1_SYSCTRL_REG_CFG_USB		0 /* 0x0*/
#define RZN1_SYSCTRL_REG_CFG_USB_DIRPD			0
#define RZN1_SYSCTRL_REG_CFG_USB_H2MODE			1
#define RZN1_SYSCTRL_REG_CFG_USB_FRCLK48MOD		2
#define RZN1_SYSCTRL_REG_OPMODE			4 /* 0x4*/
#define RZN1_SYSCTRL_REG_OPMODE_DDRMOD			0
#define RZN1_SYSCTRL_REG_OPMODE_OPPMOD			1
#define RZN1_SYSCTRL_REG_OPMODE_CA7BOOTSRC		2
#define RZN1_SYSCTRL_REG_OPMODE_CA7BOOTSRC_MASK		0xc
#define RZN1_SYSCTRL_REG_OPMODE_CM3BOOTSEL		4
#define RZN1_SYSCTRL_REG_OPMODE_LCD2PU			5
#define RZN1_SYSCTRL_REG_OPMODE_LCD1PU			6
#define RZN1_SYSCTRL_REG_CFG_SDIO0		8 /* 0x8*/
#define RZN1_SYSCTRL_REG_CFG_SDIO0_BASECLKFREQ		0
#define RZN1_SYSCTRL_REG_CFG_SDIO0_BASECLKFREQ_MASK	0xff
#define RZN1_SYSCTRL_REG_CFG_SDIO0_SLOTTYPE		8
#define RZN1_SYSCTRL_REG_CFG_SDIO0_SLOTTYPE_MASK	0x300
#define RZN1_SYSCTRL_REG_PWRCTRL_SDIO0		12 /* 0xc*/
#define RZN1_SYSCTRL_REG_PWRCTRL_SDIO0_CLKEN_A		0
#define RZN1_SYSCTRL_REG_PWRCTRL_SDIO0_RSTN_A		1
#define RZN1_SYSCTRL_REG_PWRCTRL_SDIO0_SLVRDY_A		2
#define RZN1_SYSCTRL_REG_PWRCTRL_SDIO0_MIREQ_A		3
#define RZN1_SYSCTRL_REG_PWRCTRL_SDIO0_CLKEN_B		4
#define RZN1_SYSCTRL_REG_PWRSTAT_SDIO0		16 /* 0x10*/
#define RZN1_SYSCTRL_REG_PWRSTAT_SDIO0_SCON_A		0
#define RZN1_SYSCTRL_REG_PWRSTAT_SDIO0_MIRACK_A		1
#define RZN1_SYSCTRL_REG_PWRSTAT_SDIO0_MISTAT_A		2
#define RZN1_SYSCTRL_REG_DBGCON			20 /* 0x14*/
#define RZN1_SYSCTRL_REG_DBGCON_PR_DBG_EN		0
#define RZN1_SYSCTRL_REG_DBGCON_CM3WD_DBG_EN		1
#define RZN1_SYSCTRL_REG_DBGCON_CA7WD0_DBG_EN		2
#define RZN1_SYSCTRL_REG_DBGCON_CA7WD1_DBG_EN		3
#define RZN1_SYSCTRL_REG_SYSSTAT		24 /* 0x18*/
#define RZN1_SYSCTRL_REG_SYSSTAT_CA7_STANDBYWFE		0
#define RZN1_SYSCTRL_REG_SYSSTAT_CA7_STANDBYWFE_MASK	0x3
#define RZN1_SYSCTRL_REG_SYSSTAT_CA7_STANDBYWFI		2
#define RZN1_SYSCTRL_REG_SYSSTAT_CA7_STANDBYWFI_MASK	0xc
#define RZN1_SYSCTRL_REG_SYSSTAT_CA7_STANDBYWFIL2	4
#define RZN1_SYSCTRL_REG_SYSSTAT_CA7_COREVDDON		5
#define RZN1_SYSCTRL_REG_SYSSTAT_PKGMODE		6
#define RZN1_SYSCTRL_REG_PWRCTRL_USB		28 /* 0x1c*/
#define RZN1_SYSCTRL_REG_PWRCTRL_USB_CLKEN_A		0
#define RZN1_SYSCTRL_REG_PWRCTRL_USB_RSTN_A		1
#define RZN1_SYSCTRL_REG_PWRCTRL_USB_MIREQ_A		2
#define RZN1_SYSCTRL_REG_PWRCTRL_USB_CLKEN_B		3
#define RZN1_SYSCTRL_REG_PWRCTRL_USB_MIREQ_B		4
#define RZN1_SYSCTRL_REG_PWRCTRL_USB_CLKEN_C		5
#define RZN1_SYSCTRL_REG_PWRCTRL_USB_CLKEN_E		6
#define RZN1_SYSCTRL_REG_PWRCTRL_USB_RSTN_F		7
#define RZN1_SYSCTRL_REG_PWRSTAT_USB		32 /* 0x20*/
#define RZN1_SYSCTRL_REG_PWRSTAT_USB_MIRACK_A		0
#define RZN1_SYSCTRL_REG_PWRSTAT_USB_MISTAT_A		1
#define RZN1_SYSCTRL_REG_PWRSTAT_USB_MIRACK_B		2
#define RZN1_SYSCTRL_REG_PWRSTAT_USB_MISTAT_B		3
#define RZN1_SYSCTRL_REG_PWRCTRL_CRYPTO		36 /* 0x24*/
#define RZN1_SYSCTRL_REG_PWRCTRL_CRYPTO_CLKEN_A		0
#define RZN1_SYSCTRL_REG_PWRCTRL_CRYPTO_RSTN_A		1
#define RZN1_SYSCTRL_REG_PWRCTRL_CRYPTO_MIREQ_A		2
#define RZN1_SYSCTRL_REG_PWRCTRL_CRYPTO_CLKEN_B		3
#define RZN1_SYSCTRL_REG_PWRCTRL_CRYPTO_RSTN_B		4
#define RZN1_SYSCTRL_REG_PWRCTRL_CRYPTO_SLVRDY_B	5
#define RZN1_SYSCTRL_REG_PWRCTRL_CRYPTO_RSTN_A_ZERO	6
#define RZN1_SYSCTRL_REG_PWRSTAT_CRYPTO		40 /* 0x28*/
#define RZN1_SYSCTRL_REG_PWRSTAT_CRYPTO_MIRACK_A	0
#define RZN1_SYSCTRL_REG_PWRSTAT_CRYPTO_MISTAT_A	1
#define RZN1_SYSCTRL_REG_PWRSTAT_CRYPTO_SCON_B		2
#define RZN1_SYSCTRL_REG_PWRCTRL_MSEBI		44 /* 0x2c*/
#define RZN1_SYSCTRL_REG_PWRCTRL_MSEBI_CLKEN_A		0
#define RZN1_SYSCTRL_REG_PWRCTRL_MSEBI_RSTN_A		1
#define RZN1_SYSCTRL_REG_PWRCTRL_MSEBI_SLVRDY_A		2
#define RZN1_SYSCTRL_REG_PWRCTRL_MSEBI_MIREQ_A		3
#define RZN1_SYSCTRL_REG_PWRCTRL_MSEBI_CLKEN_B		4
#define RZN1_SYSCTRL_REG_PWRCTRL_MSEBI_RSTN_B		5
#define RZN1_SYSCTRL_REG_PWRCTRL_MSEBI_SLVRDY_B		6
#define RZN1_SYSCTRL_REG_PWRSTAT_MSEBI		48 /* 0x30*/
#define RZN1_SYSCTRL_REG_PWRSTAT_MSEBI_SCON_A		0
#define RZN1_SYSCTRL_REG_PWRSTAT_MSEBI_MIRACK_A		1
#define RZN1_SYSCTRL_REG_PWRSTAT_MSEBI_MISTAT_A		2
#define RZN1_SYSCTRL_REG_PWRSTAT_MSEBI_SCON_B		3
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0		52 /* 0x34*/
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0_CLKEN_A		0
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0_RSTN_A		1
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0_SLVRDY_A		2
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0_CLKEN_B		3
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0_RSTN_B		4
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0_SLVRDY_B		5
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0_CLKEN_C		6
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0_RSTN_C		7
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0_SLVRDY_C		8
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0_CLKEN_D		9
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0_RSTN_D		10
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0_SLVRDY_D		11
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0_CLKEN_E		12
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0_RSTN_E		13
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0_SLVRDY_E		14
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0_CLKEN_F		15
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0_RSTN_F		16
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0_SLVRDY_F		17
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0_CLKEN_H1		18
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0_RSTN_H1		19
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0_CLKEN_H2		20
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0_RSTN_H2		21
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0_CLKEN_I1		22
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0_RSTN_I1		23
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0_CLKEN_I2		24
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0_RSTN_I2		25
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0_CLKEN_J1		26
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0_RSTN_J1		27
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0_CLKEN_J2		28
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0_RSTN_J2		29
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_0_UARTCLKSEL	30
#define RZN1_SYSCTRL_REG_PWRSTAT_PG0		56 /* 0x38*/
#define RZN1_SYSCTRL_REG_PWRSTAT_PG0_SCON_A		0
#define RZN1_SYSCTRL_REG_PWRSTAT_PG0_SCON_B		1
#define RZN1_SYSCTRL_REG_PWRSTAT_PG0_SCON_C		2
#define RZN1_SYSCTRL_REG_PWRSTAT_PG0_SCON_D		3
#define RZN1_SYSCTRL_REG_PWRSTAT_PG0_SCON_E		4
#define RZN1_SYSCTRL_REG_PWRSTAT_PG0_SCON_F		5
#define RZN1_SYSCTRL_REG_PWRSTAT_PG0_SCON_N		6
#define RZN1_SYSCTRL_REG_PWRSTAT_PG0_SCON_O		7
#define RZN1_SYSCTRL_REG_PWRSTAT_PG0_SCON_P		8
#define RZN1_SYSCTRL_REG_PWRSTAT_PG0_SCON_R		9
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_1		60 /* 0x3c*/
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_1_CLKEN_N		0
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_1_RSTN_N		1
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_1_SLVRDY_N		2
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_1_CLKEN_O		3
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_1_RSTN_O		4
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_1_SLVRDY_O		5
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_1_CLKEN_K		6
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_1_RSTN_K		7
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_1_CLKEN_L		8
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_1_RSTN_L		9
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_1_CLKEN_M		10
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_1_RSTN_M		11
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_1_CLKEN_P		12
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_1_RSTN_P		13
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_1_SLVRDY_P		14
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_1_CLKEN_R		15
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_1_RSTN_R		16
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_1_SLVRDY_R		17
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW1	64 /* 0x40*/
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW1_CLKEN_A	0
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW1_RSTN_A		1
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW1_SLVRDY_A	2
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW1_CLKEN_B	3
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW1_RSTN_B		4
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW1_SLVRDY_B	5
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW1_CLKEN_C	6
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW1_RSTN_C		7
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW1_SLVRDY_C	8
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW1_CLKEN_D	9
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW1_RSTN_D		10
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW1_SLVRDY_D	11
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW1_CLKEN_E	12
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW1_RSTN_E		13
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW1_SLVRDY_E	14
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW1_CLKEN_F	15
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW1_RSTN_F		16
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW1_SLVRDY_F	17
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW1_CLKEN_G	18
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW1_RSTN_G		19
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW1_SLVRDY_G	20
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW1_CLKEN_H	21
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW1_RSTN_H		22
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW1_SLVRDY_H	23
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW1_CLKEN_I	24
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW1_RSTN_I		25
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW1_SLVRDY_I	26
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW1_CLKEN_J	27
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW1_RSTN_J		28
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW1_SLVRDY_J	29
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW2	68 /* 0x44*/
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW2_CLKEN_K	0
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW2_RSTN_K		1
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW2_SLVRDY_K	2
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW2_CLKEN_L	3
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW2_RSTN_L		4
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW2_SLVRDY_L	5
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW2_CLKEN_M	6
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW2_RSTN_M		7
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW2_SLVRDY_M	8
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW2_CLKEN_N	9
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW2_RSTN_N		10
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW2_SLVRDY_N	11
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW2_CLKEN_O	12
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW2_RSTN_O		13
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW2_SLVRDY_O	14
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW2_CLKEN_P	15
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW2_RSTN_P		16
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_FW2_SLVRDY_P	17
#define RZN1_SYSCTRL_REG_PWRCTRL_PGEXT2_PR6DIV	72 /* 0x48*/
#define RZN1_SYSCTRL_REG_PWRCTRL_PGEXT2_PR6DIV_DIV	0
#define RZN1_SYSCTRL_REG_PWRCTRL_PGEXT2_PR6DIV_DIV_MASK	0x7f
#define RZN1_SYSCTRL_REG_PWRCTRL_PGEXT2_PR6DIV_BUSY	31
#define RZN1_SYSCTRL_REG_PWRCTRL_DMA		76 /* 0x4c*/
#define RZN1_SYSCTRL_REG_PWRCTRL_DMA_CLKEN_A		0
#define RZN1_SYSCTRL_REG_PWRCTRL_DMA_RSTN_A		1
#define RZN1_SYSCTRL_REG_PWRCTRL_DMA_SLVRDY_A		2
#define RZN1_SYSCTRL_REG_PWRCTRL_DMA_MIREQ_A		3
#define RZN1_SYSCTRL_REG_PWRCTRL_DMA_CLKEN_B		4
#define RZN1_SYSCTRL_REG_PWRCTRL_DMA_RSTN_B		5
#define RZN1_SYSCTRL_REG_PWRCTRL_DMA_SLVRDY_B		6
#define RZN1_SYSCTRL_REG_PWRCTRL_DMA_MIREQ_B		7
#define RZN1_SYSCTRL_REG_PWRCTRL_NFLASH		80 /* 0x50*/
#define RZN1_SYSCTRL_REG_PWRCTRL_NFLASH_CLKEN_A		0
#define RZN1_SYSCTRL_REG_PWRCTRL_NFLASH_RSTN_A		1
#define RZN1_SYSCTRL_REG_PWRCTRL_NFLASH_SLVRDY_A	2
#define RZN1_SYSCTRL_REG_PWRCTRL_NFLASH_MIREQ_A		3
#define RZN1_SYSCTRL_REG_PWRCTRL_NFLASH_CLKEN_B		4
#define RZN1_SYSCTRL_REG_PWRCTRL_NFLASH_RSTN_B		5
#define RZN1_SYSCTRL_REG_PWRCTRL_QSPI0		84 /* 0x54*/
#define RZN1_SYSCTRL_REG_PWRCTRL_QSPI0_CLKEN_A		0
#define RZN1_SYSCTRL_REG_PWRCTRL_QSPI0_RSTN_A		1
#define RZN1_SYSCTRL_REG_PWRCTRL_QSPI0_SLVRDY_A		2
#define RZN1_SYSCTRL_REG_PWRCTRL_QSPI0_MIREQ_A		3
#define RZN1_SYSCTRL_REG_PWRCTRL_QSPI0_CLKEN_B		4
#define RZN1_SYSCTRL_REG_PWRCTRL_QSPI0_RSTN_B		5
#define RZN1_SYSCTRL_REG_PWRSTAT_DMA		88 /* 0x58*/
#define RZN1_SYSCTRL_REG_PWRSTAT_DMA_SCON_A		0
#define RZN1_SYSCTRL_REG_PWRSTAT_DMA_MIRACK_A		1
#define RZN1_SYSCTRL_REG_PWRSTAT_DMA_MISTAT_A		2
#define RZN1_SYSCTRL_REG_PWRSTAT_DMA_SCON_B		3
#define RZN1_SYSCTRL_REG_PWRSTAT_DMA_MIRACK_B		4
#define RZN1_SYSCTRL_REG_PWRSTAT_DMA_MISTAT_B		5
#define RZN1_SYSCTRL_REG_PWRSTAT_NFLASH		92 /* 0x5c*/
#define RZN1_SYSCTRL_REG_PWRSTAT_NFLASH_SCON_A		0
#define RZN1_SYSCTRL_REG_PWRSTAT_NFLASH_MIRACK_A	1
#define RZN1_SYSCTRL_REG_PWRSTAT_NFLASH_MISTAT_A	2
#define RZN1_SYSCTRL_REG_PWRSTAT_QSPI0		96 /* 0x60*/
#define RZN1_SYSCTRL_REG_PWRSTAT_QSPI0_SCON_A		0
#define RZN1_SYSCTRL_REG_PWRSTAT_QSPI0_MIRACK_A		1
#define RZN1_SYSCTRL_REG_PWRSTAT_QSPI0_MISTAT_A		2
#define RZN1_SYSCTRL_REG_PWRCTRL_QSPI1DIV	100 /* 0x64*/
#define RZN1_SYSCTRL_REG_PWRCTRL_QSPI1DIV_DIV		0
#define RZN1_SYSCTRL_REG_PWRCTRL_QSPI1DIV_DIV_MASK	0x7f
#define RZN1_SYSCTRL_REG_PWRCTRL_QSPI1DIV_BUSY		31
#define RZN1_SYSCTRL_REG_PWRCTRL_DDRC		100 /* 0x64*/
#define RZN1_SYSCTRL_REG_PWRCTRL_DDRC_CLKEN_A		0
#define RZN1_SYSCTRL_REG_PWRCTRL_DDRC_MIREQ_A		1
#define RZN1_SYSCTRL_REG_PWRCTRL_DDRC_RSTN_A		2
#define RZN1_SYSCTRL_REG_PWRCTRL_DDRC_CLKEN_B		3
#define RZN1_SYSCTRL_REG_PWRCTRL_DDRC_RSTN_B		4
#define RZN1_SYSCTRL_REG_PWRCTRL_EETH		104 /* 0x68*/
#define RZN1_SYSCTRL_REG_PWRCTRL_EETH_CLKEN_A		0
#define RZN1_SYSCTRL_REG_PWRCTRL_EETH_CLKEN_B		1
#define RZN1_SYSCTRL_REG_PWRCTRL_EETH_CLKEN_C		2
#define RZN1_SYSCTRL_REG_PWRCTRL_MAC0		108 /* 0x6c*/
#define RZN1_SYSCTRL_REG_PWRCTRL_MAC0_CLKEN_A		0
#define RZN1_SYSCTRL_REG_PWRCTRL_MAC0_RSTN_A		1
#define RZN1_SYSCTRL_REG_PWRCTRL_MAC0_SLVRDY_A		2
#define RZN1_SYSCTRL_REG_PWRCTRL_MAC0_MIREQ_A		3
#define RZN1_SYSCTRL_REG_PWRCTRL_MAC1		112 /* 0x70*/
#define RZN1_SYSCTRL_REG_PWRCTRL_MAC1_CLKEN_A		0
#define RZN1_SYSCTRL_REG_PWRCTRL_MAC1_RSTN_A		1
#define RZN1_SYSCTRL_REG_PWRCTRL_MAC1_SLVRDY_A		2
#define RZN1_SYSCTRL_REG_PWRCTRL_MAC1_MIREQ_A		3
#define RZN1_SYSCTRL_REG_PWRSTAT_DDRC		116 /* 0x74*/
#define RZN1_SYSCTRL_REG_PWRSTAT_DDRC_MIRACK_A		0
#define RZN1_SYSCTRL_REG_PWRSTAT_DDRC_MISTAT_A		1
#define RZN1_SYSCTRL_REG_PWRSTAT_MAC0		120 /* 0x78*/
#define RZN1_SYSCTRL_REG_PWRSTAT_MAC0_SCON_A		0
#define RZN1_SYSCTRL_REG_PWRSTAT_MAC0_MIRACK_A		1
#define RZN1_SYSCTRL_REG_PWRSTAT_MAC0_MISTAT_A		2
#define RZN1_SYSCTRL_REG_PWRSTAT_MAC1		124 /* 0x7c*/
#define RZN1_SYSCTRL_REG_PWRSTAT_MAC1_SCON_A		0
#define RZN1_SYSCTRL_REG_PWRSTAT_MAC1_MIRACK_A		1
#define RZN1_SYSCTRL_REG_PWRSTAT_MAC1_MISTAT_A		2
#define RZN1_SYSCTRL_REG_PWRCTRL_ECAT		128 /* 0x80*/
#define RZN1_SYSCTRL_REG_PWRCTRL_ECAT_CLKEN_A		0
#define RZN1_SYSCTRL_REG_PWRCTRL_ECAT_RSTN_A		1
#define RZN1_SYSCTRL_REG_PWRCTRL_ECAT_MIREQ_A		2
#define RZN1_SYSCTRL_REG_PWRCTRL_ECAT_CLKEN_B		3
#define RZN1_SYSCTRL_REG_PWRCTRL_ECAT_RSTN_B		4
#define RZN1_SYSCTRL_REG_PWRCTRL_ECAT_CLKEN_C		5
#define RZN1_SYSCTRL_REG_PWRCTRL_SERCOS		132 /* 0x84*/
#define RZN1_SYSCTRL_REG_PWRCTRL_SERCOS_CLKEN_A		0
#define RZN1_SYSCTRL_REG_PWRCTRL_SERCOS_MIREQ_A		1
#define RZN1_SYSCTRL_REG_PWRCTRL_SERCOS_RSTN_A		2
#define RZN1_SYSCTRL_REG_PWRCTRL_SERCOS_RSTN_B		3
#define RZN1_SYSCTRL_REG_PWRCTRL_SERCOS_CLKEN_B		4
#define RZN1_SYSCTRL_REG_PWRCTRL_SERCOS_CLKEN_C		5
#define RZN1_SYSCTRL_REG_PWRSTAT_ECAT		136 /* 0x88*/
#define RZN1_SYSCTRL_REG_PWRSTAT_ECAT_MIRACK_A		0
#define RZN1_SYSCTRL_REG_PWRSTAT_ECAT_MISTAT_A		1
#define RZN1_SYSCTRL_REG_PWRSTAT_SERCOS		140 /* 0x8c*/
#define RZN1_SYSCTRL_REG_PWRSTAT_SERCOS_MIRACK_A	0
#define RZN1_SYSCTRL_REG_PWRSTAT_SERCOS_MISTAT_A	1
#define RZN1_SYSCTRL_REG_PWRCTRL_QSPI1		144 /* 0x90*/
#define RZN1_SYSCTRL_REG_PWRCTRL_QSPI1_CLKEN_A		0
#define RZN1_SYSCTRL_REG_PWRCTRL_QSPI1_RSTN_A		1
#define RZN1_SYSCTRL_REG_PWRCTRL_QSPI1_SLVRDY_A		2
#define RZN1_SYSCTRL_REG_PWRCTRL_QSPI1_MIREQ_A		3
#define RZN1_SYSCTRL_REG_PWRCTRL_QSPI1_CLKEN_B		4
#define RZN1_SYSCTRL_REG_PWRCTRL_QSPI1_RSTN_B		5
#define RZN1_SYSCTRL_REG_PWRCTRL_HSR		144 /* 0x90*/
#define RZN1_SYSCTRL_REG_PWRCTRL_HSR_CLKEN_A		0
#define RZN1_SYSCTRL_REG_PWRCTRL_HSR_MIREQ_A		1
#define RZN1_SYSCTRL_REG_PWRCTRL_HSR_RSTN_A		2
#define RZN1_SYSCTRL_REG_PWRCTRL_HSR_CLKEN_B		3
#define RZN1_SYSCTRL_REG_PWRCTRL_HSR_CLKEN_C		4
#define RZN1_SYSCTRL_REG_PWRCTRL_HSR_RSTN_C		5
#define RZN1_SYSCTRL_REG_PWRCTRL_SWITCHDIV	148 /* 0x94*/
#define RZN1_SYSCTRL_REG_PWRCTRL_SWITCHDIV_DIV		0
#define RZN1_SYSCTRL_REG_PWRCTRL_SWITCHDIV_DIV_MASK	0x7f
#define RZN1_SYSCTRL_REG_PWRCTRL_SWITCHDIV_BUSY		31
#define RZN1_SYSCTRL_REG_PWRSTAT_QSPI1		152 /* 0x98*/
#define RZN1_SYSCTRL_REG_PWRSTAT_QSPI1_SCON_A		0
#define RZN1_SYSCTRL_REG_PWRSTAT_QSPI1_MIRACK_A		1
#define RZN1_SYSCTRL_REG_PWRSTAT_QSPI1_MISTAT_A		2
#define RZN1_SYSCTRL_REG_PWRSTAT_HSR		152 /* 0x98*/
#define RZN1_SYSCTRL_REG_PWRSTAT_HSR_MIRACK_A		0
#define RZN1_SYSCTRL_REG_PWRSTAT_HSR_MISTAT_A		1
#define RZN1_SYSCTRL_REG_PWRSTAT_SWITCH		156 /* 0x9c*/
#define RZN1_SYSCTRL_REG_PWRSTAT_SWITCH_SCON_A		0
#define RZN1_SYSCTRL_REG_CFG_DMAMUX		160 /* 0xa0*/
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D1MX0		0
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D1MX1		1
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D1MX2		2
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D1MX3		3
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D1MX4		4
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D1MX5		5
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D1MX6		6
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D1MX7		7
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D1MX8		8
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D1MX9		9
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D1MX10		10
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D1MX11		11
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D1MX12		12
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D1MX13		13
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D1MX14		14
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D1MX15		15
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D2MX0		16
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D2MX1		17
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D2MX2		18
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D2MX3		19
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D2MX4		20
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D2MX5		21
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D2MX6		22
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D2MX7		23
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D2MX8		24
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D2MX9		25
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D2MX10		26
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D2MX11		27
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D2MX12		28
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D2MX13		29
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D2MX14		30
#define RZN1_SYSCTRL_REG_CFG_DMAMUX_D2MX15		31
#define RZN1_SYSCTRL_REG_CFG_GPIOT_PTEN_1A	164 /* 0xa4*/
#define RZN1_SYSCTRL_REG_RSTSTAT		168 /* 0xa8*/
#define RZN1_SYSCTRL_REG_RSTSTAT_WDA7RST_ST		1
#define RZN1_SYSCTRL_REG_RSTSTAT_WDA7RST_ST_MASK	0x6
#define RZN1_SYSCTRL_REG_RSTSTAT_WDM3RST_ST		3
#define RZN1_SYSCTRL_REG_RSTSTAT_CM3LOCKUPRST_ST	4
#define RZN1_SYSCTRL_REG_RSTSTAT_CM3SYSRESET_ST		5
#define RZN1_SYSCTRL_REG_RSTSTAT_SWRST_ST		6
#define RZN1_SYSCTRL_REG_RSTSTAT_PORRST_ST		31
#define RZN1_SYSCTRL_REG_CFG_GPIOT_PTEN_1B	176 /* 0xb0*/
#define RZN1_SYSCTRL_REG_CFG_GPIOT_PTEN_2A	180 /* 0xb4*/
#define RZN1_SYSCTRL_REG_CFG_GPIOT_PTEN_2B	184 /* 0xb8*/
#define RZN1_SYSCTRL_REG_CFG_GPIOT_TSRC		188 /* 0xbc*/
#define RZN1_SYSCTRL_REG_CFG_GPIOT_TSRC_TRIG0		0
#define RZN1_SYSCTRL_REG_CFG_GPIOT_TSRC_TRIG0_MASK	0x1f
#define RZN1_SYSCTRL_REG_CFG_GPIOT_TSRC_TRIG1		8
#define RZN1_SYSCTRL_REG_CFG_GPIOT_TSRC_TRIG1_MASK	0x1f00
#define RZN1_SYSCTRL_REG_CFG_GPIOT_TSRC_TRIG2		16
#define RZN1_SYSCTRL_REG_CFG_GPIOT_TSRC_TRIG2_MASK	0x1f0000
#define RZN1_SYSCTRL_REG_CFG_GPIOT_TSRC_TRIG3		24
#define RZN1_SYSCTRL_REG_CFG_GPIOT_TSRC_TRIG3_MASK	0x1f000000
#define RZN1_SYSCTRL_REG_USBSTAT		192 /* 0xc0*/
#define RZN1_SYSCTRL_REG_USBSTAT_PLL_LOCK		0
#define RZN1_SYSCTRL_REG_CFG_SDIO1		196 /* 0xc4*/
#define RZN1_SYSCTRL_REG_CFG_SDIO1_BASECLKFREQ		0
#define RZN1_SYSCTRL_REG_CFG_SDIO1_BASECLKFREQ_MASK	0xff
#define RZN1_SYSCTRL_REG_CFG_SDIO1_SLOTTYPE		8
#define RZN1_SYSCTRL_REG_CFG_SDIO1_SLOTTYPE_MASK	0x300
#define RZN1_SYSCTRL_REG_PWRCTRL_SDIO1		200 /* 0xc8*/
#define RZN1_SYSCTRL_REG_PWRCTRL_SDIO1_CLKEN_A		0
#define RZN1_SYSCTRL_REG_PWRCTRL_SDIO1_RSTN_A		1
#define RZN1_SYSCTRL_REG_PWRCTRL_SDIO1_SLVRDY_A		2
#define RZN1_SYSCTRL_REG_PWRCTRL_SDIO1_MIREQ_A		3
#define RZN1_SYSCTRL_REG_PWRCTRL_SDIO1_CLKEN_B		4
#define RZN1_SYSCTRL_REG_PWRSTAT_SDIO1		204 /* 0xcc*/
#define RZN1_SYSCTRL_REG_PWRSTAT_SDIO1_SCON_A		0
#define RZN1_SYSCTRL_REG_PWRSTAT_SDIO1_MIRACK_A		1
#define RZN1_SYSCTRL_REG_PWRSTAT_SDIO1_MISTAT_A		2
#define RZN1_SYSCTRL_REG_CFG_FW_STATIC_TZA_INIT	208 /* 0xd0*/
#define RZN1_SYSCTRL_REG_CFG_FW_STATIC_TZA_INIT_F_SEC	0
#define RZN1_SYSCTRL_REG_CFG_FW_STATIC_TZA_INIT_I_SEC	1
#define RZN1_SYSCTRL_REG_CFG_FW_STATIC_TZA_INIT_Z_SEC	2
#define RZN1_SYSCTRL_REG_CFG_FW_STATIC_TZA_INIT_YD_SEC	3
#define RZN1_SYSCTRL_REG_CFG_FW_STATIC_TZA_INIT_YC_SEC	4
#define RZN1_SYSCTRL_REG_CFG_FW_STATIC_TZA_INIT_YS_SEC	5
#define RZN1_SYSCTRL_REG_CFG_FW_STATIC_TZA_INIT_CSA_SEC	6
#define RZN1_SYSCTRL_REG_CFG_FW_STATIC_TZA_INIT_CSB_SEC	7
#define RZN1_SYSCTRL_REG_CFG_FW_STATIC_TZA_TARG	212 /* 0xd4*/
#define RZN1_SYSCTRL_REG_CFG_FW_STATIC_TZA_TARG_UA_SEC	0
#define RZN1_SYSCTRL_REG_CFG_FW_STATIC_TZA_TARG_UB_SEC	1
#define RZN1_SYSCTRL_REG_CFG_FW_STATIC_TZA_TARG_J_SEC	2
#define RZN1_SYSCTRL_REG_CFG_FW_STATIC_TZA_TARG_K_SEC	3
#define RZN1_SYSCTRL_REG_CFG_FW_STATIC_TZA_TARG_NA_SEC	4
#define RZN1_SYSCTRL_REG_CFG_FW_STATIC_TZA_TARG_NB_SEC	5
#define RZN1_SYSCTRL_REG_CFG_FW_STATIC_TZA_TARG_QA_SEC	6
#define RZN1_SYSCTRL_REG_CFG_FW_STATIC_TZA_TARG_QB_SEC	7
#define RZN1_SYSCTRL_REG_CFG_FW_STATIC_TZA_TARG_RA_SEC	8
#define RZN1_SYSCTRL_REG_CFG_FW_STATIC_TZA_TARG_PC_SEC	9
#define RZN1_SYSCTRL_REG_CFG_FW_STATIC_TZA_TARG_MA_SEC	10
#define RZN1_SYSCTRL_REG_CFG_FW_STATIC_TZA_TARG_MB_SEC	11
#define RZN1_SYSCTRL_REG_CFG_FW_STATIC_TZA_TARG_MC_SEC	12
#define RZN1_SYSCTRL_REG_CFG_FW_STATIC_TZA_TARG_MD_SEC	13
#define RZN1_SYSCTRL_REG_CFG_FW_STATIC_TZA_TARG_W_SEC	14
#define RZN1_SYSCTRL_REG_CFG_GPIOT_PTEN_3A	216 /* 0xd8*/
#define RZN1_SYSCTRL_REG_CFG_GPIOT_PTEN_3B	220 /* 0xdc*/
#define RZN1_SYSCTRL_REG_CFG_GPIOT_PTEN_3B_PORTEN	0
#define RZN1_SYSCTRL_REG_CFG_GPIOT_PTEN_3B_PORTEN_MASK	0x3ff
#define RZN1_SYSCTRL_REG_PWRCTRL_OPPDIV		224 /* 0xe0*/
#define RZN1_SYSCTRL_REG_PWRCTRL_OPPDIV_DIV		0
#define RZN1_SYSCTRL_REG_PWRCTRL_OPPDIV_DIV_MASK	0x1f
#define RZN1_SYSCTRL_REG_PWRCTRL_OPPDIV_BUSY		31
#define RZN1_SYSCTRL_REG_PWRCTRL_CA7DIV		228 /* 0xe4*/
#define RZN1_SYSCTRL_REG_PWRCTRL_CA7DIV_DIV		0
#define RZN1_SYSCTRL_REG_PWRCTRL_CA7DIV_DIV_MASK	0x7
#define RZN1_SYSCTRL_REG_PWRCTRL_CA7DIV_BUSY		31
#define RZN1_SYSCTRL_REG_PWRCTRL_PG2_25MHZ	232 /* 0xe8*/
#define RZN1_SYSCTRL_REG_PWRCTRL_PG2_25MHZ_CLKEN_Q	0
#define RZN1_SYSCTRL_REG_PWRCTRL_PG2_25MHZ_RSTN_Q	1
#define RZN1_SYSCTRL_REG_PWRCTRL_PG2_25MHZ_SLVRDY_Q	2
#define RZN1_SYSCTRL_REG_PWRCTRL_PG2_25MHZ_CLKEN_R	3
#define RZN1_SYSCTRL_REG_PWRCTRL_PG2_25MHZ_RSTN_R	4
#define RZN1_SYSCTRL_REG_PWRCTRL_PG2_25MHZ_SLVRDY_R	5
#define RZN1_SYSCTRL_REG_PWRCTRL_PG2_25MHZ_CLKEN_S	6
#define RZN1_SYSCTRL_REG_PWRCTRL_PG2_25MHZ_RSTN_S	7
#define RZN1_SYSCTRL_REG_PWRCTRL_PG2_25MHZ_SLVRDY_S	8
#define RZN1_SYSCTRL_REG_PWRCTRL_PG2_25MHZ_CLKEN_T	9
#define RZN1_SYSCTRL_REG_PWRCTRL_PG2_25MHZ_RSTN_T	10
#define RZN1_SYSCTRL_REG_PWRCTRL_PG2_25MHZ_SLVRDY_T	11
#define RZN1_SYSCTRL_REG_PWRCTRL_PG2_25MHZ_CLKEN_U	12
#define RZN1_SYSCTRL_REG_PWRCTRL_PG2_25MHZ_RSTN_U	13
#define RZN1_SYSCTRL_REG_PWRCTRL_PG2_25MHZ_SLVRDY_U	14
#define RZN1_SYSCTRL_REG_PWRCTRL_PG2_25MHZ_CLKEN_V	15
#define RZN1_SYSCTRL_REG_PWRCTRL_PG2_25MHZ_RSTN_V	16
#define RZN1_SYSCTRL_REG_PWRCTRL_PG2_25MHZ_SLVRDY_V	17
#define RZN1_SYSCTRL_REG_PWRCTRL_PG2_25MHZ_CLKEN_W	18
#define RZN1_SYSCTRL_REG_PWRCTRL_PG2_25MHZ_RSTN_W	19
#define RZN1_SYSCTRL_REG_PWRCTRL_PG2_25MHZ_SLVRDY_W	20
#define RZN1_SYSCTRL_REG_PWRCTRL_PG2_25MHZ_CLKEN_X	21
#define RZN1_SYSCTRL_REG_PWRCTRL_PG2_25MHZ_RSTN_X	22
#define RZN1_SYSCTRL_REG_PWRCTRL_PG2_25MHZ_SLVRDY_X	23
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR2	236 /* 0xec*/
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR2_CLKEN_AG1	0
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR2_RSTN_AG1	1
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR2_CLKEN_AG2	2
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR2_RSTN_AG2	3
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR2_CLKEN_AH1	4
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR2_RSTN_AH1	5
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR2_CLKEN_AH2	6
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR2_RSTN_AH2	7
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR2_CLKEN_AI1	8
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR2_RSTN_AI1	9
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR2_CLKEN_AI2	10
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR2_RSTN_AI2	11
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR2_CLKEN_AJ1	12
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR2_RSTN_AJ1	13
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR2_CLKEN_AJ2	14
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR2_RSTN_AJ2	15
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR2_CLKEN_AK1	16
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR2_RSTN_AK1	17
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR2_CLKEN_AK2	18
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR2_RSTN_AK2	19
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR2_CLKEN_AL1	20
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR2_RSTN_AL1	21
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR2_CLKEN_AL2	22
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR2_RSTN_AL2	23
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR2_UARTCLKSEL	24
#define RZN1_SYSCTRL_REG_PWRCTRL_PG3_48MHZ	240 /* 0xf0*/
#define RZN1_SYSCTRL_REG_PWRCTRL_PG3_48MHZ_CLKEN_Y	0
#define RZN1_SYSCTRL_REG_PWRCTRL_PG3_48MHZ_RSTN_Y	1
#define RZN1_SYSCTRL_REG_PWRCTRL_PG3_48MHZ_SLVRDY_Y	2
#define RZN1_SYSCTRL_REG_PWRCTRL_PG3_48MHZ_CLKEN_Z	3
#define RZN1_SYSCTRL_REG_PWRCTRL_PG3_48MHZ_RSTN_Z	4
#define RZN1_SYSCTRL_REG_PWRCTRL_PG3_48MHZ_SLVRDY_Z	5
#define RZN1_SYSCTRL_REG_PWRCTRL_PG3_48MHZ_CLKEN_AA	6
#define RZN1_SYSCTRL_REG_PWRCTRL_PG3_48MHZ_RSTN_AA	7
#define RZN1_SYSCTRL_REG_PWRCTRL_PG3_48MHZ_SLVRDY_AA	8
#define RZN1_SYSCTRL_REG_PWRCTRL_PG3_48MHZ_CLKEN_AB	9
#define RZN1_SYSCTRL_REG_PWRCTRL_PG3_48MHZ_RSTN_AB	10
#define RZN1_SYSCTRL_REG_PWRCTRL_PG3_48MHZ_SLVRDY_AB	11
#define RZN1_SYSCTRL_REG_PWRCTRL_PG3_48MHZ_CLKEN_UF	12
#define RZN1_SYSCTRL_REG_PWRCTRL_PG3_48MHZ_RSTN_UF	13
#define RZN1_SYSCTRL_REG_PWRCTRL_PG3_48MHZ_MIREQ_UF	14
#define RZN1_SYSCTRL_REG_PWRCTRL_PG4_FW		244 /* 0xf4*/
#define RZN1_SYSCTRL_REG_PWRCTRL_PG4_FW_CLKEN_AC	0
#define RZN1_SYSCTRL_REG_PWRCTRL_PG4_FW_RSTN_AC		1
#define RZN1_SYSCTRL_REG_PWRCTRL_PG4_FW_SLVRDY_AC	2
#define RZN1_SYSCTRL_REG_PWRCTRL_PG4_FW_CLKEN_AD	3
#define RZN1_SYSCTRL_REG_PWRCTRL_PG4_FW_RSTN_AD		4
#define RZN1_SYSCTRL_REG_PWRCTRL_PG4_FW_SLVRDY_AD	5
#define RZN1_SYSCTRL_REG_PWRCTRL_PG4_FW_CLKEN_AE	6
#define RZN1_SYSCTRL_REG_PWRCTRL_PG4_FW_RSTN_AE		7
#define RZN1_SYSCTRL_REG_PWRCTRL_PG4_FW_SLVRDY_AE	8
#define RZN1_SYSCTRL_REG_PWRCTRL_PG4_FW_CLKEN_AF	9
#define RZN1_SYSCTRL_REG_PWRCTRL_PG4_FW_RSTN_AF		10
#define RZN1_SYSCTRL_REG_PWRCTRL_PG4_FW_SLVRDY_AF	11
#define RZN1_SYSCTRL_REG_PWRCTRL_PG4_FW_CLKEN_UI	12
#define RZN1_SYSCTRL_REG_PWRCTRL_PG4_FW_RSTN_UI		13
#define RZN1_SYSCTRL_REG_PWRCTRL_PG4_FW_MIREQ_UI	14
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR2DIV	248 /* 0xf8*/
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR2DIV_DIV		0
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR2DIV_DIV_MASK	0xff
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR2DIV_BUSY	31
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR3	252 /* 0xfc*/
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR3_CLKEN_AM	0
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR3_RSTN_AM	1
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR3_CLKEN_AN	2
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR3_RSTN_AN	3
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR3_CLKEN_AO	4
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR3_RSTN_AO	5
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR3_CLKEN_AP	6
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR3_RSTN_AP	7
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR3DIV	256 /* 0x100*/
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR3DIV_DIV		0
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR3DIV_DIV_MASK	0xff
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR3DIV_BUSY	31
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR4	260 /* 0x104*/
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR4_CLKEN_AQ	0
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR4_RSTN_AQ	1
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR4_CLKEN_AR	2
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR4_RSTN_AR	3
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR4_CLKEN_AS	4
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR4_RSTN_AS	5
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR4_CLKEN_AT	6
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR4_RSTN_AT	7
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR4DIV	264 /* 0x108*/
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR4DIV_DIV		0
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR4DIV_DIV_MASK	0xff
#define RZN1_SYSCTRL_REG_PWRCTRL_PG1_PR4DIV_BUSY	31
#define RZN1_SYSCTRL_REG_PWRCTRL_PG4_PR1	268 /* 0x10c*/
#define RZN1_SYSCTRL_REG_PWRCTRL_PG4_PR1_CLKEN_AU	0
#define RZN1_SYSCTRL_REG_PWRCTRL_PG4_PR1_RSTN_AU	1
#define RZN1_SYSCTRL_REG_PWRCTRL_PG4_PR1_CLKEN_AV	2
#define RZN1_SYSCTRL_REG_PWRCTRL_PG4_PR1_RSTN_AV	3
#define RZN1_SYSCTRL_REG_PWRCTRL_PG4_PR1_CLKEN_AW	4
#define RZN1_SYSCTRL_REG_PWRCTRL_PG4_PR1_RSTN_AW	5
#define RZN1_SYSCTRL_REG_PWRCTRL_PG4_PR1_CLKEN_AX	6
#define RZN1_SYSCTRL_REG_PWRCTRL_PG4_PR1_RSTN_AX	7
#define RZN1_SYSCTRL_REG_PWRCTRL_PG4_PR1DIV	272 /* 0x110*/
#define RZN1_SYSCTRL_REG_PWRCTRL_PG4_PR1DIV_DIV		0
#define RZN1_SYSCTRL_REG_PWRCTRL_PG4_PR1DIV_DIV_MASK	0xff
#define RZN1_SYSCTRL_REG_PWRCTRL_PG4_PR1DIV_BUSY	31
#define RZN1_SYSCTRL_REG_PWRCTRL_PGEXT2_PR6	276 /* 0x114*/
#define RZN1_SYSCTRL_REG_PWRCTRL_PGEXT2_PR6_CLKEN_BC	0
#define RZN1_SYSCTRL_REG_PWRCTRL_PGEXT2_PR6_RSTN_BC	1
#define RZN1_SYSCTRL_REG_PWRCTRL_PGEXT2_PR6_SLVRDY_BC	2
#define RZN1_SYSCTRL_REG_PWRCTRL_PGEXT2_PR6_CLKEN_BD	3
#define RZN1_SYSCTRL_REG_PWRCTRL_PGEXT2_PR6_RSTN_BD	4
#define RZN1_SYSCTRL_REG_PWRCTRL_PGEXT2_PR6_SLVRDY_BD	5
#define RZN1_SYSCTRL_REG_PWRCTRL_PGEXT2_PR6_CLKEN_BE	6
#define RZN1_SYSCTRL_REG_PWRCTRL_PGEXT2_PR6_RSTN_BE	7
#define RZN1_SYSCTRL_REG_PWRCTRL_PGEXT2_PR6_SLVRDY_BE	8
#define RZN1_SYSCTRL_REG_PWRCTRL_PGEXT2_PR6_CLKEN_BF	9
#define RZN1_SYSCTRL_REG_PWRCTRL_PGEXT2_PR6_RSTN_BF	10
#define RZN1_SYSCTRL_REG_PWRCTRL_PGEXT2_PR6_SLVRDY_BF	11
#define RZN1_SYSCTRL_REG_PWRCTRL_PG5_PR5	280 /* 0x118*/
#define RZN1_SYSCTRL_REG_PWRCTRL_PG5_PR5_CLKEN_AZ	3
#define RZN1_SYSCTRL_REG_PWRCTRL_PG5_PR5_RSTN_AZ	4
#define RZN1_SYSCTRL_REG_PWRCTRL_PG5_PR5_SLVRDY_AZ	5
#define RZN1_SYSCTRL_REG_PWRCTRL_PG5_PR5_CLKEN_BA	6
#define RZN1_SYSCTRL_REG_PWRCTRL_PG5_PR5_RSTN_BA	7
#define RZN1_SYSCTRL_REG_PWRCTRL_PG5_PR5_SLVRDY_BA	8
#define RZN1_SYSCTRL_REG_PWRCTRL_PG5_PR5_CLKEN_BB	9
#define RZN1_SYSCTRL_REG_PWRCTRL_PG5_PR5_RSTN_BB	10
#define RZN1_SYSCTRL_REG_PWRCTRL_PG5_PR5_SLVRDY_BB	11
#define RZN1_SYSCTRL_REG_PWRCTRL_PG5_PR5DIV	284 /* 0x11c*/
#define RZN1_SYSCTRL_REG_PWRCTRL_PG5_PR5DIV_DIV		0
#define RZN1_SYSCTRL_REG_PWRCTRL_PG5_PR5DIV_DIV_MASK	0x7f
#define RZN1_SYSCTRL_REG_PWRCTRL_PG5_PR5DIV_BUSY	31
#define RZN1_SYSCTRL_REG_RSTEN			288 /* 0x120*/
#define RZN1_SYSCTRL_REG_RSTEN_MRESET_EN		0
#define RZN1_SYSCTRL_REG_RSTEN_WDA7RST_EN		1
#define RZN1_SYSCTRL_REG_RSTEN_WDA7RST_EN_MASK		0x6
#define RZN1_SYSCTRL_REG_RSTEN_WDM3RST_EN		3
#define RZN1_SYSCTRL_REG_RSTEN_CM3LOCKUPRST_EN		4
#define RZN1_SYSCTRL_REG_RSTEN_CM3SYSRESET_EN		5
#define RZN1_SYSCTRL_REG_RSTEN_SWRST_EN			6
#define RZN1_SYSCTRL_REG_PWRCTRL_QSPI0DIV	292 /* 0x124*/
#define RZN1_SYSCTRL_REG_PWRCTRL_QSPI0DIV_DIV		0
#define RZN1_SYSCTRL_REG_PWRCTRL_QSPI0DIV_DIV_MASK	0x7f
#define RZN1_SYSCTRL_REG_PWRCTRL_QSPI0DIV_BUSY		31
#define RZN1_SYSCTRL_REG_PWRCTRL_SDIO0DIV	296 /* 0x128*/
#define RZN1_SYSCTRL_REG_PWRCTRL_SDIO0DIV_DIV		0
#define RZN1_SYSCTRL_REG_PWRCTRL_SDIO0DIV_DIV_MASK	0xff
#define RZN1_SYSCTRL_REG_PWRCTRL_SDIO0DIV_BUSY		31
#define RZN1_SYSCTRL_REG_PWRCTRL_SDIO1DIV	300 /* 0x12c*/
#define RZN1_SYSCTRL_REG_PWRCTRL_SDIO1DIV_DIV		0
#define RZN1_SYSCTRL_REG_PWRCTRL_SDIO1DIV_DIV_MASK	0xff
#define RZN1_SYSCTRL_REG_PWRCTRL_SDIO1DIV_BUSY		31
#define RZN1_SYSCTRL_REG_PWRCTRL_SWITCH		304 /* 0x130*/
#define RZN1_SYSCTRL_REG_PWRCTRL_SWITCH_CLKEN_A		0
#define RZN1_SYSCTRL_REG_PWRCTRL_SWITCH_SLVRDY_A	1
#define RZN1_SYSCTRL_REG_PWRCTRL_SWITCH_CLKEN_B		2
#define RZN1_SYSCTRL_REG_PWRCTRL_SWITCH_RSTN_B		3
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_ADCDIV	308 /* 0x134*/
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_ADCDIV_DIV		0
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_ADCDIV_DIV_MASK	0x3ff
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_ADCDIV_BUSY	31
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_I2CDIV	312 /* 0x138*/
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_I2CDIV_DIV		0
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_I2CDIV_DIV_MASK	0x7f
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_I2CDIV_BUSY	31
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_UARTDIV	316 /* 0x13c*/
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_UARTDIV_DIV	0
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_UARTDIV_DIV_MASK	0xff
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_UARTDIV_BUSY	31
#define RZN1_SYSCTRL_REG_PWRCTRL_RTC		320 /* 0x140*/
#define RZN1_SYSCTRL_REG_PWRCTRL_RTC_CLKEN_RTC		0
#define RZN1_SYSCTRL_REG_PWRCTRL_RTC_RST_RTC		1
#define RZN1_SYSCTRL_REG_PWRCTRL_RTC_IDLE_REQ		2
#define RZN1_SYSCTRL_REG_PWRCTRL_RTC_RSTN_FW_RTC	3
#define RZN1_SYSCTRL_REG_PWRSTAT_RTC		324 /* 0x144*/
#define RZN1_SYSCTRL_REG_PWRSTAT_RTC_RTC_IACK		0
#define RZN1_SYSCTRL_REG_PWRSTAT_RTC_RTC_IDLE		1
#define RZN1_SYSCTRL_REG_PWRSTAT_RTC_PWR_GOOD		2
#define RZN1_SYSCTRL_REG_PWRCTRL_NFLASHDIV	328 /* 0x148*/
#define RZN1_SYSCTRL_REG_PWRCTRL_NFLASHDIV_DIV		0
#define RZN1_SYSCTRL_REG_PWRCTRL_NFLASHDIV_DIV_MASK	0x7f
#define RZN1_SYSCTRL_REG_PWRCTRL_NFLASHDIV_BUSY		31
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_MOTORDIV	336 /* 0x150*/
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_MOTORDIV_DIV	0
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_MOTORDIV_DIV_MASK	0xf
#define RZN1_SYSCTRL_REG_PWRCTRL_PG0_MOTORDIV_BUSY	31
#define RZN1_SYSCTRL_REG_PWRCTRL_ROM		340 /* 0x154*/
#define RZN1_SYSCTRL_REG_PWRCTRL_ROM_CLKEN_A		0
#define RZN1_SYSCTRL_REG_PWRCTRL_ROM_RSTN_A		1
#define RZN1_SYSCTRL_REG_PWRCTRL_ROM_SLVRDY_A		2
#define RZN1_SYSCTRL_REG_PWRSTAT_PG1_FW		344 /* 0x158*/
#define RZN1_SYSCTRL_REG_PWRSTAT_PG1_FW_SCON_A		0
#define RZN1_SYSCTRL_REG_PWRSTAT_PG1_FW_SCON_B		1
#define RZN1_SYSCTRL_REG_PWRSTAT_PG1_FW_SCON_C		2
#define RZN1_SYSCTRL_REG_PWRSTAT_PG1_FW_SCON_D		3
#define RZN1_SYSCTRL_REG_PWRSTAT_PG1_FW_SCON_E		4
#define RZN1_SYSCTRL_REG_PWRSTAT_PG1_FW_SCON_F		5
#define RZN1_SYSCTRL_REG_PWRSTAT_PG1_FW_SCON_G		6
#define RZN1_SYSCTRL_REG_PWRSTAT_PG1_FW_SCON_H		7
#define RZN1_SYSCTRL_REG_PWRSTAT_PG1_FW_SCON_I		8
#define RZN1_SYSCTRL_REG_PWRSTAT_PG1_FW_SCON_J		9
#define RZN1_SYSCTRL_REG_PWRSTAT_PG1_FW_SCON_K		10
#define RZN1_SYSCTRL_REG_PWRSTAT_PG1_FW_SCON_L		11
#define RZN1_SYSCTRL_REG_PWRSTAT_PG1_FW_SCON_M		12
#define RZN1_SYSCTRL_REG_PWRSTAT_PG1_FW_SCON_N		13
#define RZN1_SYSCTRL_REG_PWRSTAT_PG1_FW_SCON_O		14
#define RZN1_SYSCTRL_REG_PWRSTAT_PG1_FW_SCON_P		15
#define RZN1_SYSCTRL_REG_PWRSTAT_PG2_25MHZ	348 /* 0x15c*/
#define RZN1_SYSCTRL_REG_PWRSTAT_PG2_25MHZ_SCON_Q	0
#define RZN1_SYSCTRL_REG_PWRSTAT_PG2_25MHZ_SCON_R	1
#define RZN1_SYSCTRL_REG_PWRSTAT_PG2_25MHZ_SCON_S	2
#define RZN1_SYSCTRL_REG_PWRSTAT_PG2_25MHZ_SCON_T	3
#define RZN1_SYSCTRL_REG_PWRSTAT_PG2_25MHZ_SCON_U	4
#define RZN1_SYSCTRL_REG_PWRSTAT_PG2_25MHZ_SCON_V	5
#define RZN1_SYSCTRL_REG_PWRSTAT_PG2_25MHZ_SCON_W	6
#define RZN1_SYSCTRL_REG_PWRSTAT_PG2_25MHZ_SCON_X	7
#define RZN1_SYSCTRL_REG_PWRSTAT_PG3_48MHZ	352 /* 0x160*/
#define RZN1_SYSCTRL_REG_PWRSTAT_PG3_48MHZ_SCON_Y	0
#define RZN1_SYSCTRL_REG_PWRSTAT_PG3_48MHZ_SCON_Z	1
#define RZN1_SYSCTRL_REG_PWRSTAT_PG3_48MHZ_SCON_AA	2
#define RZN1_SYSCTRL_REG_PWRSTAT_PG3_48MHZ_SCON_AB	3
#define RZN1_SYSCTRL_REG_PWRSTAT_PG3_48MHZ_MIRACK_UF	4
#define RZN1_SYSCTRL_REG_PWRSTAT_PG3_48MHZ_MISTAT_UF	5
#define RZN1_SYSCTRL_REG_PWRSTAT_PG4_FW		356 /* 0x164*/
#define RZN1_SYSCTRL_REG_PWRSTAT_PG4_FW_SCON_AC		0
#define RZN1_SYSCTRL_REG_PWRSTAT_PG4_FW_SCON_AD		1
#define RZN1_SYSCTRL_REG_PWRSTAT_PG4_FW_SCON_AE		2
#define RZN1_SYSCTRL_REG_PWRSTAT_PG4_FW_SCON_AF		3
#define RZN1_SYSCTRL_REG_PWRSTAT_PG4_FW_MIRACK_UI	4
#define RZN1_SYSCTRL_REG_PWRSTAT_PG4_FW_MISTAT_UI	5
#define RZN1_SYSCTRL_REG_PWRSTAT_PG5_PR5	360 /* 0x168*/
#define RZN1_SYSCTRL_REG_PWRSTAT_PG5_PR5_SCON_AZ	1
#define RZN1_SYSCTRL_REG_PWRSTAT_PG5_PR5_SCON_BA	2
#define RZN1_SYSCTRL_REG_PWRSTAT_PG5_PR5_SCON_BB	3
#define RZN1_SYSCTRL_REG_PWRSTAT_PGEXT2_PR6	364 /* 0x16c*/
#define RZN1_SYSCTRL_REG_PWRSTAT_PGEXT2_PR6_SCON_BC	0
#define RZN1_SYSCTRL_REG_PWRSTAT_PGEXT2_PR6_SCON_BD	1
#define RZN1_SYSCTRL_REG_PWRSTAT_PGEXT2_PR6_SCON_BE	2
#define RZN1_SYSCTRL_REG_PWRSTAT_PGEXT2_PR6_SCON_BF	3
#define RZN1_SYSCTRL_REG_PWRSTAT_ROM		368 /* 0x170*/
#define RZN1_SYSCTRL_REG_PWRSTAT_ROM_SCON_A		0
#define RZN1_SYSCTRL_REG_PWRCTRL_CM3		372 /* 0x174*/
#define RZN1_SYSCTRL_REG_PWRCTRL_CM3_CLKEN_A		0
#define RZN1_SYSCTRL_REG_PWRCTRL_CM3_RSTN_A		1
#define RZN1_SYSCTRL_REG_PWRCTRL_CM3_MIREQ_A		2
#define RZN1_SYSCTRL_REG_PWRSTAT_CM3		376 /* 0x178*/
#define RZN1_SYSCTRL_REG_PWRSTAT_CM3_MIRACK_A		0
#define RZN1_SYSCTRL_REG_PWRSTAT_CM3_MISTAT_A		1
#define RZN1_SYSCTRL_REG_PWRSTAT_RINCTRL	380 /* 0x17c*/
#define RZN1_SYSCTRL_REG_PWRSTAT_RINCTRL_SCON_A		0
#define RZN1_SYSCTRL_REG_PWRSTAT_SWITCHCTRL	384 /* 0x180*/
#define RZN1_SYSCTRL_REG_PWRSTAT_SWITCHCTRL_SCON_A	0
#define RZN1_SYSCTRL_REG_PWRCTRL_RINCTRL	388 /* 0x184*/
#define RZN1_SYSCTRL_REG_PWRCTRL_RINCTRL_CLKEN_A	0
#define RZN1_SYSCTRL_REG_PWRCTRL_RINCTRL_RSTN_A		1
#define RZN1_SYSCTRL_REG_PWRCTRL_RINCTRL_SLVRDY_A	2
#define RZN1_SYSCTRL_REG_PWRCTRL_SWITCHCTRL	392 /* 0x188*/
#define RZN1_SYSCTRL_REG_PWRCTRL_SWITCHCTRL_CLKEN_A	0
#define RZN1_SYSCTRL_REG_PWRCTRL_SWITCHCTRL_RSTN_A	1
#define RZN1_SYSCTRL_REG_PWRCTRL_SWITCHCTRL_SLVRDY_A	2
#define RZN1_SYSCTRL_REG_PWRCTRL_SWITCHCTRL_RSTN_CLK25	3
#define RZN1_SYSCTRL_REG_PWRCTRL_SWITCHCTRL_RSTN_ETH	4
#define RZN1_SYSCTRL_REG_PWRCTRL_HWRTOS		396 /* 0x18c*/
#define RZN1_SYSCTRL_REG_PWRCTRL_HWRTOS_CLKEN_A		0
#define RZN1_SYSCTRL_REG_PWRCTRL_HWRTOS_RSTN_A		1
#define RZN1_SYSCTRL_REG_PWRCTRL_HWRTOS_CLKEN_B		2
#define RZN1_SYSCTRL_REG_PWRCTRL_HWRTOS_MDCDIV	400 /* 0x190*/
#define RZN1_SYSCTRL_REG_PWRCTRL_HWRTOS_MDCDIV_DIV	0
#define RZN1_SYSCTRL_REG_PWRCTRL_HWRTOS_MDCDIV_DIV_MASK	0x3ff
#define RZN1_SYSCTRL_REG_PWRCTRL_HWRTOS_MDCDIV_BUSY	31
#define RZN1_SYSCTRL_REG_RSTCTRL		408 /* 0x198*/
#define RZN1_SYSCTRL_REG_RSTCTRL_WDA7RST_REQ		1
#define RZN1_SYSCTRL_REG_RSTCTRL_WDA7RST_REQ_MASK	0x6
#define RZN1_SYSCTRL_REG_RSTCTRL_WDM3RST_REQ		3
#define RZN1_SYSCTRL_REG_RSTCTRL_CM3LOCKUPRST_REQ	4
#define RZN1_SYSCTRL_REG_RSTCTRL_CM3SYSRESET_REQ	5
#define RZN1_SYSCTRL_REG_RSTCTRL_SWRST_REQ		6
#define RZN1_SYSCTRL_REG_VERSION		412 /* 0x19c*/
#define RZN1_SYSCTRL_REG_VERSION_MINOR			0
#define RZN1_SYSCTRL_REG_VERSION_MINOR_MASK		0xf
#define RZN1_SYSCTRL_REG_VERSION_MAJOR			4
#define RZN1_SYSCTRL_REG_VERSION_MAJOR_MASK		0xf0
#define RZN1_SYSCTRL_REG_VERSION_PROD			8
#define RZN1_SYSCTRL_REG_BOOTADDR		516 /* 0x204*/

#define RZN1_SYSCTRL_REGSIZE			520

#endif /* __RZN1_SYSCTRL_H__ */
