|TOP
CONVST_ADC <= Analog_TOP:inst.CONVST_ADC
Rx_D0 => Digtal_TOP_256Byte:inst2.Rx_Digtal
Rx_D1 => Digtal_TOP_512Byte:inst3.Rx_Digtal
DataBus_Extern[0] => Encoder_TOP:inst1.DataBus_Extern[0]
DataBus_Extern[1] => Encoder_TOP:inst1.DataBus_Extern[1]
DataBus_Extern[2] => Encoder_TOP:inst1.DataBus_Extern[2]
DataBus_Extern[3] => Encoder_TOP:inst1.DataBus_Extern[3]
DataBus_Extern[4] => Encoder_TOP:inst1.DataBus_Extern[4]
DataBus_Extern[5] => Encoder_TOP:inst1.DataBus_Extern[5]
DataBus_Extern[6] => Encoder_TOP:inst1.DataBus_Extern[6]
DataBus_Extern[7] => Encoder_TOP:inst1.DataBus_Extern[7]
EOC_ADC => Analog_TOP:inst.EOC_ADC
DATA_ADC[0] => Analog_TOP:inst.DATA_ADC[0]
DATA_ADC[1] => Analog_TOP:inst.DATA_ADC[1]
DATA_ADC[2] => Analog_TOP:inst.DATA_ADC[2]
DATA_ADC[3] => Analog_TOP:inst.DATA_ADC[3]
DATA_ADC[4] => Analog_TOP:inst.DATA_ADC[4]
DATA_ADC[5] => Analog_TOP:inst.DATA_ADC[5]
DATA_ADC[6] => Analog_TOP:inst.DATA_ADC[6]
DATA_ADC[7] => Analog_TOP:inst.DATA_ADC[7]
DATA_ADC[8] => Analog_TOP:inst.DATA_ADC[8]
DATA_ADC[9] => Analog_TOP:inst.DATA_ADC[9]
DATA_ADC[10] => Analog_TOP:inst.DATA_ADC[10]
DATA_ADC[11] => Analog_TOP:inst.DATA_ADC[11]
DATA_ADC[12] => Analog_TOP:inst.DATA_ADC[12]
DATA_ADC[13] => Analog_TOP:inst.DATA_ADC[13]
RD_ADC <= Analog_TOP:inst.RD_ADC
CS_ADC <= Analog_TOP:inst.CS_ADC
PCM <= Encoder_TOP:inst1.PCM
ADD_ADG[0] <= Analog_TOP:inst.ADD_ADG[0]
ADD_ADG[1] <= Analog_TOP:inst.ADD_ADG[1]
ADD_ADG[2] <= Analog_TOP:inst.ADD_ADG[2]
ADD_ADG[3] <= Analog_TOP:inst.ADD_ADG[3]
CS_ADG[0] <= Analog_TOP:inst.CS_ADG[0]
CS_ADG[1] <= Analog_TOP:inst.CS_ADG[1]
CS_ADG[2] <= Analog_TOP:inst.CS_ADG[2]
CS_ADG[3] <= Analog_TOP:inst.CS_ADG[3]
CS_Extern[0] <= Encoder_TOP:inst1.CS_Extern[0]
CS_Extern[1] <= Encoder_TOP:inst1.CS_Extern[1]
CS_Extern[2] <= Encoder_TOP:inst1.CS_Extern[2]
CS_Extern[3] <= Encoder_TOP:inst1.CS_Extern[3]
CS_Extern[4] <= Encoder_TOP:inst1.CS_Extern[4]
CS_Extern[5] <= Encoder_TOP:inst1.CS_Extern[5]
CS_Extern[6] <= Encoder_TOP:inst1.CS_Extern[6]
CS_Extern[7] <= Encoder_TOP:inst1.CS_Extern[7]


|TOP|Analog_TOP:inst
CLOCK_BMQ => CLOCK_BMQ.IN2
CS_Analog => CS_Analog.IN1
ID_Analog[0] => ID_Analog[0].IN1
ID_Analog[1] => ID_Analog[1].IN1
ID_Analog[2] => ID_Analog[2].IN1
ID_Analog[3] => ID_Analog[3].IN1
ID_Analog[4] => ID_Analog[4].IN1
ID_Analog[5] => ID_Analog[5].IN1
DataBus_Analog[0] <= Analog_Main:Analog_Inst.DataBus_Analog
DataBus_Analog[1] <= Analog_Main:Analog_Inst.DataBus_Analog
DataBus_Analog[2] <= Analog_Main:Analog_Inst.DataBus_Analog
DataBus_Analog[3] <= Analog_Main:Analog_Inst.DataBus_Analog
DataBus_Analog[4] <= Analog_Main:Analog_Inst.DataBus_Analog
DataBus_Analog[5] <= Analog_Main:Analog_Inst.DataBus_Analog
DataBus_Analog[6] <= Analog_Main:Analog_Inst.DataBus_Analog
DataBus_Analog[7] <= Analog_Main:Analog_Inst.DataBus_Analog
DataBus_Analog[8] <= Analog_Main:Analog_Inst.DataBus_Analog
DataBus_Analog[9] <= Analog_Main:Analog_Inst.DataBus_Analog
DataBus_Analog[10] <= Analog_Main:Analog_Inst.DataBus_Analog
DataBus_Analog[11] <= Analog_Main:Analog_Inst.DataBus_Analog
DataBus_Analog[12] <= Analog_Main:Analog_Inst.DataBus_Analog
DataBus_Analog[13] <= Analog_Main:Analog_Inst.DataBus_Analog
CS_ADG[0] <= Analog_Main:Analog_Inst.CS_ADG
CS_ADG[1] <= Analog_Main:Analog_Inst.CS_ADG
CS_ADG[2] <= Analog_Main:Analog_Inst.CS_ADG
CS_ADG[3] <= Analog_Main:Analog_Inst.CS_ADG
ADD_ADG[0] <= Analog_Main:Analog_Inst.ADD_ADG
ADD_ADG[1] <= Analog_Main:Analog_Inst.ADD_ADG
ADD_ADG[2] <= Analog_Main:Analog_Inst.ADD_ADG
ADD_ADG[3] <= Analog_Main:Analog_Inst.ADD_ADG
DATA_ADC[0] => DATA_ADC[0].IN1
DATA_ADC[1] => DATA_ADC[1].IN1
DATA_ADC[2] => DATA_ADC[2].IN1
DATA_ADC[3] => DATA_ADC[3].IN1
DATA_ADC[4] => DATA_ADC[4].IN1
DATA_ADC[5] => DATA_ADC[5].IN1
DATA_ADC[6] => DATA_ADC[6].IN1
DATA_ADC[7] => DATA_ADC[7].IN1
DATA_ADC[8] => DATA_ADC[8].IN1
DATA_ADC[9] => DATA_ADC[9].IN1
DATA_ADC[10] => DATA_ADC[10].IN1
DATA_ADC[11] => DATA_ADC[11].IN1
DATA_ADC[12] => DATA_ADC[12].IN1
DATA_ADC[13] => DATA_ADC[13].IN1
EOC_ADC => EOC_ADC.IN1
CONVST_ADC <= Analog_Main:Analog_Inst.CONVST_ADC
RD_ADC <= Analog_Main:Analog_Inst.RD_ADC
CS_ADC <= Analog_Main:Analog_Inst.CS_ADC


|TOP|Analog_TOP:inst|Analog_Configer_Read:Configer_Inst
CLOCK_BMQ => CLOCK_BMQ.IN1
ID_Analog[0] => ID_Analog[0].IN1
ID_Analog[1] => ID_Analog[1].IN1
ID_Analog[2] => ID_Analog[2].IN1
ID_Analog[3] => ID_Analog[3].IN1
ID_Analog[4] => ID_Analog[4].IN1
Configer_Word[0] <= ROM_Analog:Analog_ROM.q
Configer_Word[1] <= ROM_Analog:Analog_ROM.q
Configer_Word[2] <= ROM_Analog:Analog_ROM.q
Configer_Word[3] <= ROM_Analog:Analog_ROM.q
Configer_Word[4] <= ROM_Analog:Analog_ROM.q
Configer_Word[5] <= ROM_Analog:Analog_ROM.q
Configer_Word[6] <= ROM_Analog:Analog_ROM.q
Configer_Word[7] <= ROM_Analog:Analog_ROM.q
Configer_Word[8] <= ROM_Analog:Analog_ROM.q
Configer_Word[9] <= ROM_Analog:Analog_ROM.q
Configer_Word[10] <= ROM_Analog:Analog_ROM.q
Configer_Word[11] <= ROM_Analog:Analog_ROM.q
Configer_Word[12] <= ROM_Analog:Analog_ROM.q
Configer_Word[13] <= ROM_Analog:Analog_ROM.q
Configer_Word[14] <= ROM_Analog:Analog_ROM.q
Configer_Word[15] <= ROM_Analog:Analog_ROM.q
Configer_Word[16] <= ROM_Analog:Analog_ROM.q
Configer_Word[17] <= ROM_Analog:Analog_ROM.q
Configer_Word[18] <= ROM_Analog:Analog_ROM.q
Configer_Word[19] <= ROM_Analog:Analog_ROM.q
Configer_Word[20] <= ROM_Analog:Analog_ROM.q
Configer_Word[21] <= ROM_Analog:Analog_ROM.q
Configer_Word[22] <= ROM_Analog:Analog_ROM.q
Configer_Word[23] <= ROM_Analog:Analog_ROM.q
Configer_Word[24] <= ROM_Analog:Analog_ROM.q
Configer_Word[25] <= ROM_Analog:Analog_ROM.q
Configer_Word[26] <= ROM_Analog:Analog_ROM.q
Configer_Word[27] <= ROM_Analog:Analog_ROM.q
Configer_Word[28] <= ROM_Analog:Analog_ROM.q
Configer_Word[29] <= ROM_Analog:Analog_ROM.q
Configer_Word[30] <= ROM_Analog:Analog_ROM.q
Configer_Word[31] <= ROM_Analog:Analog_ROM.q


|TOP|Analog_TOP:inst|Analog_Configer_Read:Configer_Inst|ROM_Analog:Analog_ROM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|TOP|Analog_TOP:inst|Analog_Configer_Read:Configer_Inst|ROM_Analog:Analog_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m4a1:auto_generated.address_a[0]
address_a[1] => altsyncram_m4a1:auto_generated.address_a[1]
address_a[2] => altsyncram_m4a1:auto_generated.address_a[2]
address_a[3] => altsyncram_m4a1:auto_generated.address_a[3]
address_a[4] => altsyncram_m4a1:auto_generated.address_a[4]
address_a[5] => altsyncram_m4a1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m4a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m4a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m4a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m4a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m4a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m4a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m4a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m4a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m4a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m4a1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m4a1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m4a1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m4a1:auto_generated.q_a[11]
q_a[12] <= altsyncram_m4a1:auto_generated.q_a[12]
q_a[13] <= altsyncram_m4a1:auto_generated.q_a[13]
q_a[14] <= altsyncram_m4a1:auto_generated.q_a[14]
q_a[15] <= altsyncram_m4a1:auto_generated.q_a[15]
q_a[16] <= altsyncram_m4a1:auto_generated.q_a[16]
q_a[17] <= altsyncram_m4a1:auto_generated.q_a[17]
q_a[18] <= altsyncram_m4a1:auto_generated.q_a[18]
q_a[19] <= altsyncram_m4a1:auto_generated.q_a[19]
q_a[20] <= altsyncram_m4a1:auto_generated.q_a[20]
q_a[21] <= altsyncram_m4a1:auto_generated.q_a[21]
q_a[22] <= altsyncram_m4a1:auto_generated.q_a[22]
q_a[23] <= altsyncram_m4a1:auto_generated.q_a[23]
q_a[24] <= altsyncram_m4a1:auto_generated.q_a[24]
q_a[25] <= altsyncram_m4a1:auto_generated.q_a[25]
q_a[26] <= altsyncram_m4a1:auto_generated.q_a[26]
q_a[27] <= altsyncram_m4a1:auto_generated.q_a[27]
q_a[28] <= altsyncram_m4a1:auto_generated.q_a[28]
q_a[29] <= altsyncram_m4a1:auto_generated.q_a[29]
q_a[30] <= altsyncram_m4a1:auto_generated.q_a[30]
q_a[31] <= altsyncram_m4a1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|Analog_TOP:inst|Analog_Configer_Read:Configer_Inst|ROM_Analog:Analog_ROM|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|TOP|Analog_TOP:inst|Analog_Main:Analog_Inst
CLOCK_BMQ => DataBus_Analog_Reg[0].CLK
CLOCK_BMQ => DataBus_Analog_Reg[1].CLK
CLOCK_BMQ => DataBus_Analog_Reg[2].CLK
CLOCK_BMQ => DataBus_Analog_Reg[3].CLK
CLOCK_BMQ => DataBus_Analog_Reg[4].CLK
CLOCK_BMQ => DataBus_Analog_Reg[5].CLK
CLOCK_BMQ => DataBus_Analog_Reg[6].CLK
CLOCK_BMQ => DataBus_Analog_Reg[7].CLK
CLOCK_BMQ => DataBus_Analog_Reg[8].CLK
CLOCK_BMQ => DataBus_Analog_Reg[9].CLK
CLOCK_BMQ => DataBus_Analog_Reg[10].CLK
CLOCK_BMQ => DataBus_Analog_Reg[11].CLK
CLOCK_BMQ => DataBus_Analog_Reg[12].CLK
CLOCK_BMQ => DataBus_Analog_Reg[13].CLK
CLOCK_BMQ => CS_Analog_Edge[0].CLK
CLOCK_BMQ => CS_Analog_Edge[1].CLK
CLOCK_BMQ => CS_ADG_Reg[0].CLK
CLOCK_BMQ => CS_ADG_Reg[1].CLK
CLOCK_BMQ => CS_ADG_Reg[2].CLK
CLOCK_BMQ => CS_ADG_Reg[3].CLK
CLOCK_BMQ => ID_Convst_Analog_Reg[0].CLK
CLOCK_BMQ => ID_Convst_Analog_Reg[1].CLK
CLOCK_BMQ => ID_Convst_Analog_Reg[2].CLK
CLOCK_BMQ => ID_Convst_Analog_Reg[3].CLK
CLOCK_BMQ => ID_Convst_Analog_Reg[4].CLK
CLOCK_BMQ => ID_Convst_Analog_Reg[5].CLK
CLOCK_BMQ => Counter_CLOCK[0].CLK
CLOCK_BMQ => Counter_CLOCK[1].CLK
CLOCK_BMQ => Counter_CLOCK[2].CLK
CLOCK_BMQ => Counter_CLOCK[3].CLK
CLOCK_BMQ => Counter_CLOCK[4].CLK
CLOCK_BMQ => Counter_CLOCK[5].CLK
CLOCK_BMQ => Counter_CLOCK[6].CLK
CLOCK_BMQ => Counter_CLOCK[7].CLK
CLOCK_BMQ => Counter_CLOCK[8].CLK
CLOCK_BMQ => Counter_CLOCK[9].CLK
CLOCK_BMQ => Counter_CLOCK[10].CLK
CLOCK_BMQ => Counter_CLOCK[11].CLK
CLOCK_BMQ => Counter_CLOCK[12].CLK
CLOCK_BMQ => Counter_CLOCK[13].CLK
CLOCK_BMQ => Counter_CLOCK[14].CLK
CLOCK_BMQ => Counter_CLOCK[15].CLK
CLOCK_BMQ => Counter_CLOCK[16].CLK
CLOCK_BMQ => Counter_CLOCK[17].CLK
CLOCK_BMQ => Counter_CLOCK[18].CLK
CLOCK_BMQ => Counter_CLOCK[19].CLK
CLOCK_BMQ => Counter_CLOCK[20].CLK
CLOCK_BMQ => Counter_CLOCK[21].CLK
CLOCK_BMQ => Counter_CLOCK[22].CLK
CLOCK_BMQ => Counter_CLOCK[23].CLK
CLOCK_BMQ => Counter_CLOCK[24].CLK
CLOCK_BMQ => Counter_CLOCK[25].CLK
CLOCK_BMQ => Counter_CLOCK[26].CLK
CLOCK_BMQ => Counter_CLOCK[27].CLK
CLOCK_BMQ => Counter_CLOCK[28].CLK
CLOCK_BMQ => Counter_CLOCK[29].CLK
CLOCK_BMQ => Counter_CLOCK[30].CLK
CLOCK_BMQ => Counter_CLOCK[31].CLK
ID_Convst_Analog[0] <= ID_Convst_Analog_Reg[0].DB_MAX_OUTPUT_PORT_TYPE
ID_Convst_Analog[1] <= ID_Convst_Analog_Reg[1].DB_MAX_OUTPUT_PORT_TYPE
ID_Convst_Analog[2] <= ID_Convst_Analog_Reg[2].DB_MAX_OUTPUT_PORT_TYPE
ID_Convst_Analog[3] <= ID_Convst_Analog_Reg[3].DB_MAX_OUTPUT_PORT_TYPE
ID_Convst_Analog[4] <= ID_Convst_Analog_Reg[4].DB_MAX_OUTPUT_PORT_TYPE
ID_Convst_Analog[5] <= ID_Convst_Analog_Reg[5].DB_MAX_OUTPUT_PORT_TYPE
Configer_Word[0] => Decoder1.IN3
Configer_Word[1] => Decoder1.IN2
Configer_Word[2] => Decoder1.IN1
Configer_Word[3] => Decoder1.IN0
Configer_Word[4] => ADD_ADG[0].DATAIN
Configer_Word[5] => ADD_ADG[1].DATAIN
Configer_Word[6] => ADD_ADG[2].DATAIN
Configer_Word[7] => ADD_ADG[3].DATAIN
Configer_Word[8] => ~NO_FANOUT~
Configer_Word[9] => ~NO_FANOUT~
Configer_Word[10] => ~NO_FANOUT~
Configer_Word[11] => ~NO_FANOUT~
Configer_Word[12] => ~NO_FANOUT~
Configer_Word[13] => ~NO_FANOUT~
Configer_Word[14] => ~NO_FANOUT~
Configer_Word[15] => ~NO_FANOUT~
Configer_Word[16] => Equal98.IN0
Configer_Word[16] => Equal99.IN1
Configer_Word[17] => Equal98.IN1
Configer_Word[17] => Equal99.IN0
Configer_Word[18] => ~NO_FANOUT~
Configer_Word[19] => ~NO_FANOUT~
Configer_Word[20] => ~NO_FANOUT~
Configer_Word[21] => ~NO_FANOUT~
Configer_Word[22] => ~NO_FANOUT~
Configer_Word[23] => ~NO_FANOUT~
Configer_Word[24] => ~NO_FANOUT~
Configer_Word[25] => ~NO_FANOUT~
Configer_Word[26] => ~NO_FANOUT~
Configer_Word[27] => ~NO_FANOUT~
Configer_Word[28] => ~NO_FANOUT~
Configer_Word[29] => ~NO_FANOUT~
Configer_Word[30] => ~NO_FANOUT~
Configer_Word[31] => ~NO_FANOUT~
CS_Analog => DataBus_Analog[0].OE
CS_Analog => DataBus_Analog[1].OE
CS_Analog => DataBus_Analog[2].OE
CS_Analog => DataBus_Analog[3].OE
CS_Analog => DataBus_Analog[4].OE
CS_Analog => DataBus_Analog[5].OE
CS_Analog => DataBus_Analog[6].OE
CS_Analog => DataBus_Analog[7].OE
CS_Analog => DataBus_Analog[8].OE
CS_Analog => DataBus_Analog[9].OE
CS_Analog => DataBus_Analog[10].OE
CS_Analog => DataBus_Analog[11].OE
CS_Analog => DataBus_Analog[12].OE
CS_Analog => DataBus_Analog[13].OE
CS_Analog => CS_Analog_Edge[0].DATAIN
ID_Analog[0] => Mux0.IN45
ID_Analog[0] => Mux1.IN45
ID_Analog[0] => Mux2.IN45
ID_Analog[0] => Mux3.IN45
ID_Analog[0] => Mux4.IN45
ID_Analog[0] => Mux5.IN45
ID_Analog[0] => Mux6.IN45
ID_Analog[0] => Mux7.IN45
ID_Analog[0] => Mux8.IN45
ID_Analog[0] => Mux9.IN45
ID_Analog[0] => Mux10.IN45
ID_Analog[0] => Mux11.IN45
ID_Analog[0] => Mux12.IN45
ID_Analog[0] => Mux13.IN45
ID_Analog[1] => Mux0.IN44
ID_Analog[1] => Mux1.IN44
ID_Analog[1] => Mux2.IN44
ID_Analog[1] => Mux3.IN44
ID_Analog[1] => Mux4.IN44
ID_Analog[1] => Mux5.IN44
ID_Analog[1] => Mux6.IN44
ID_Analog[1] => Mux7.IN44
ID_Analog[1] => Mux8.IN44
ID_Analog[1] => Mux9.IN44
ID_Analog[1] => Mux10.IN44
ID_Analog[1] => Mux11.IN44
ID_Analog[1] => Mux12.IN44
ID_Analog[1] => Mux13.IN44
ID_Analog[2] => Mux0.IN43
ID_Analog[2] => Mux1.IN43
ID_Analog[2] => Mux2.IN43
ID_Analog[2] => Mux3.IN43
ID_Analog[2] => Mux4.IN43
ID_Analog[2] => Mux5.IN43
ID_Analog[2] => Mux6.IN43
ID_Analog[2] => Mux7.IN43
ID_Analog[2] => Mux8.IN43
ID_Analog[2] => Mux9.IN43
ID_Analog[2] => Mux10.IN43
ID_Analog[2] => Mux11.IN43
ID_Analog[2] => Mux12.IN43
ID_Analog[2] => Mux13.IN43
ID_Analog[3] => Mux0.IN42
ID_Analog[3] => Mux1.IN42
ID_Analog[3] => Mux2.IN42
ID_Analog[3] => Mux3.IN42
ID_Analog[3] => Mux4.IN42
ID_Analog[3] => Mux5.IN42
ID_Analog[3] => Mux6.IN42
ID_Analog[3] => Mux7.IN42
ID_Analog[3] => Mux8.IN42
ID_Analog[3] => Mux9.IN42
ID_Analog[3] => Mux10.IN42
ID_Analog[3] => Mux11.IN42
ID_Analog[3] => Mux12.IN42
ID_Analog[3] => Mux13.IN42
ID_Analog[4] => Mux0.IN41
ID_Analog[4] => Mux1.IN41
ID_Analog[4] => Mux2.IN41
ID_Analog[4] => Mux3.IN41
ID_Analog[4] => Mux4.IN41
ID_Analog[4] => Mux5.IN41
ID_Analog[4] => Mux6.IN41
ID_Analog[4] => Mux7.IN41
ID_Analog[4] => Mux8.IN41
ID_Analog[4] => Mux9.IN41
ID_Analog[4] => Mux10.IN41
ID_Analog[4] => Mux11.IN41
ID_Analog[4] => Mux12.IN41
ID_Analog[4] => Mux13.IN41
ID_Analog[5] => Mux0.IN40
ID_Analog[5] => Mux1.IN40
ID_Analog[5] => Mux2.IN40
ID_Analog[5] => Mux3.IN40
ID_Analog[5] => Mux4.IN40
ID_Analog[5] => Mux5.IN40
ID_Analog[5] => Mux6.IN40
ID_Analog[5] => Mux7.IN40
ID_Analog[5] => Mux8.IN40
ID_Analog[5] => Mux9.IN40
ID_Analog[5] => Mux10.IN40
ID_Analog[5] => Mux11.IN40
ID_Analog[5] => Mux12.IN40
ID_Analog[5] => Mux13.IN40
DataBus_Analog[0] <= DataBus_Analog[0].DB_MAX_OUTPUT_PORT_TYPE
DataBus_Analog[1] <= DataBus_Analog[1].DB_MAX_OUTPUT_PORT_TYPE
DataBus_Analog[2] <= DataBus_Analog[2].DB_MAX_OUTPUT_PORT_TYPE
DataBus_Analog[3] <= DataBus_Analog[3].DB_MAX_OUTPUT_PORT_TYPE
DataBus_Analog[4] <= DataBus_Analog[4].DB_MAX_OUTPUT_PORT_TYPE
DataBus_Analog[5] <= DataBus_Analog[5].DB_MAX_OUTPUT_PORT_TYPE
DataBus_Analog[6] <= DataBus_Analog[6].DB_MAX_OUTPUT_PORT_TYPE
DataBus_Analog[7] <= DataBus_Analog[7].DB_MAX_OUTPUT_PORT_TYPE
DataBus_Analog[8] <= DataBus_Analog[8].DB_MAX_OUTPUT_PORT_TYPE
DataBus_Analog[9] <= DataBus_Analog[9].DB_MAX_OUTPUT_PORT_TYPE
DataBus_Analog[10] <= DataBus_Analog[10].DB_MAX_OUTPUT_PORT_TYPE
DataBus_Analog[11] <= DataBus_Analog[11].DB_MAX_OUTPUT_PORT_TYPE
DataBus_Analog[12] <= DataBus_Analog[12].DB_MAX_OUTPUT_PORT_TYPE
DataBus_Analog[13] <= DataBus_Analog[13].DB_MAX_OUTPUT_PORT_TYPE
CS_ADG[0] <= CS_ADG_Reg[0].DB_MAX_OUTPUT_PORT_TYPE
CS_ADG[1] <= CS_ADG_Reg[1].DB_MAX_OUTPUT_PORT_TYPE
CS_ADG[2] <= CS_ADG_Reg[2].DB_MAX_OUTPUT_PORT_TYPE
CS_ADG[3] <= CS_ADG_Reg[3].DB_MAX_OUTPUT_PORT_TYPE
ADD_ADG[0] <= Configer_Word[4].DB_MAX_OUTPUT_PORT_TYPE
ADD_ADG[1] <= Configer_Word[5].DB_MAX_OUTPUT_PORT_TYPE
ADD_ADG[2] <= Configer_Word[6].DB_MAX_OUTPUT_PORT_TYPE
ADD_ADG[3] <= Configer_Word[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_ADC[0] => Add3.IN40
DATA_ADC[0] => Add6.IN40
DATA_ADC[0] => Add9.IN40
DATA_ADC[0] => Add12.IN40
DATA_ADC[0] => Add15.IN40
DATA_ADC[0] => Add18.IN40
DATA_ADC[0] => Add21.IN40
DATA_ADC[0] => Add24.IN40
DATA_ADC[0] => Add27.IN40
DATA_ADC[0] => Add30.IN40
DATA_ADC[0] => Add33.IN40
DATA_ADC[0] => Add36.IN40
DATA_ADC[0] => Add39.IN40
DATA_ADC[0] => Add42.IN40
DATA_ADC[0] => Add45.IN40
DATA_ADC[0] => Add48.IN40
DATA_ADC[0] => Add51.IN40
DATA_ADC[0] => Add54.IN40
DATA_ADC[0] => Add57.IN40
DATA_ADC[0] => Add60.IN40
DATA_ADC[0] => Add63.IN40
DATA_ADC[0] => Add66.IN40
DATA_ADC[0] => Add69.IN40
DATA_ADC[0] => Add72.IN40
DATA_ADC[0] => N24_3.DATAB
DATA_ADC[0] => N24_2.DATAB
DATA_ADC[0] => N24_1.DATAB
DATA_ADC[0] => N23_3.DATAB
DATA_ADC[0] => N23_2.DATAB
DATA_ADC[0] => N23_1.DATAB
DATA_ADC[0] => N22_3.DATAB
DATA_ADC[0] => N22_2.DATAB
DATA_ADC[0] => N22_1.DATAB
DATA_ADC[0] => N21_3.DATAB
DATA_ADC[0] => N21_2.DATAB
DATA_ADC[0] => N21_1.DATAB
DATA_ADC[0] => N20_3.DATAB
DATA_ADC[0] => N20_2.DATAB
DATA_ADC[0] => N20_1.DATAB
DATA_ADC[0] => N19_3.DATAB
DATA_ADC[0] => N19_2.DATAB
DATA_ADC[0] => N19_1.DATAB
DATA_ADC[0] => N18_3.DATAB
DATA_ADC[0] => N18_2.DATAB
DATA_ADC[0] => N18_1.DATAB
DATA_ADC[0] => N17_3.DATAB
DATA_ADC[0] => N17_2.DATAB
DATA_ADC[0] => N17_1.DATAB
DATA_ADC[0] => N16_3.DATAB
DATA_ADC[0] => N16_2.DATAB
DATA_ADC[0] => N16_1.DATAB
DATA_ADC[0] => N15_3.DATAB
DATA_ADC[0] => N15_2.DATAB
DATA_ADC[0] => N15_1.DATAB
DATA_ADC[0] => N14_3.DATAB
DATA_ADC[0] => N14_2.DATAB
DATA_ADC[0] => N14_1.DATAB
DATA_ADC[0] => N13_3.DATAB
DATA_ADC[0] => N13_2.DATAB
DATA_ADC[0] => N13_1.DATAB
DATA_ADC[0] => N12_3.DATAB
DATA_ADC[0] => N12_2.DATAB
DATA_ADC[0] => N12_1.DATAB
DATA_ADC[0] => N11_3.DATAB
DATA_ADC[0] => N11_2.DATAB
DATA_ADC[0] => N11_1.DATAB
DATA_ADC[0] => N10_3.DATAB
DATA_ADC[0] => N10_2.DATAB
DATA_ADC[0] => N10_1.DATAB
DATA_ADC[0] => N9_3.DATAB
DATA_ADC[0] => N9_2.DATAB
DATA_ADC[0] => N9_1.DATAB
DATA_ADC[0] => N8_3.DATAB
DATA_ADC[0] => N8_2.DATAB
DATA_ADC[0] => N8_1.DATAB
DATA_ADC[0] => N7_3.DATAB
DATA_ADC[0] => N7_2.DATAB
DATA_ADC[0] => N7_1.DATAB
DATA_ADC[0] => N6_3.DATAB
DATA_ADC[0] => N6_2.DATAB
DATA_ADC[0] => N6_1.DATAB
DATA_ADC[0] => N5_3.DATAB
DATA_ADC[0] => N5_2.DATAB
DATA_ADC[0] => N5_1.DATAB
DATA_ADC[0] => N4_3.DATAB
DATA_ADC[0] => N4_2.DATAB
DATA_ADC[0] => N4_1.DATAB
DATA_ADC[0] => N3_3.DATAB
DATA_ADC[0] => N3_2.DATAB
DATA_ADC[0] => N3_1.DATAB
DATA_ADC[0] => N2_3.DATAB
DATA_ADC[0] => N2_2.DATAB
DATA_ADC[0] => N2_1.DATAB
DATA_ADC[0] => N1_3.DATAB
DATA_ADC[0] => N1_2.DATAB
DATA_ADC[0] => N1_1.DATAB
DATA_ADC[1] => Add3.IN39
DATA_ADC[1] => Add6.IN39
DATA_ADC[1] => Add9.IN39
DATA_ADC[1] => Add12.IN39
DATA_ADC[1] => Add15.IN39
DATA_ADC[1] => Add18.IN39
DATA_ADC[1] => Add21.IN39
DATA_ADC[1] => Add24.IN39
DATA_ADC[1] => Add27.IN39
DATA_ADC[1] => Add30.IN39
DATA_ADC[1] => Add33.IN39
DATA_ADC[1] => Add36.IN39
DATA_ADC[1] => Add39.IN39
DATA_ADC[1] => Add42.IN39
DATA_ADC[1] => Add45.IN39
DATA_ADC[1] => Add48.IN39
DATA_ADC[1] => Add51.IN39
DATA_ADC[1] => Add54.IN39
DATA_ADC[1] => Add57.IN39
DATA_ADC[1] => Add60.IN39
DATA_ADC[1] => Add63.IN39
DATA_ADC[1] => Add66.IN39
DATA_ADC[1] => Add69.IN39
DATA_ADC[1] => Add72.IN39
DATA_ADC[1] => N24_3.DATAB
DATA_ADC[1] => N24_2.DATAB
DATA_ADC[1] => N24_1.DATAB
DATA_ADC[1] => N23_3.DATAB
DATA_ADC[1] => N23_2.DATAB
DATA_ADC[1] => N23_1.DATAB
DATA_ADC[1] => N22_3.DATAB
DATA_ADC[1] => N22_2.DATAB
DATA_ADC[1] => N22_1.DATAB
DATA_ADC[1] => N21_3.DATAB
DATA_ADC[1] => N21_2.DATAB
DATA_ADC[1] => N21_1.DATAB
DATA_ADC[1] => N20_3.DATAB
DATA_ADC[1] => N20_2.DATAB
DATA_ADC[1] => N20_1.DATAB
DATA_ADC[1] => N19_3.DATAB
DATA_ADC[1] => N19_2.DATAB
DATA_ADC[1] => N19_1.DATAB
DATA_ADC[1] => N18_3.DATAB
DATA_ADC[1] => N18_2.DATAB
DATA_ADC[1] => N18_1.DATAB
DATA_ADC[1] => N17_3.DATAB
DATA_ADC[1] => N17_2.DATAB
DATA_ADC[1] => N17_1.DATAB
DATA_ADC[1] => N16_3.DATAB
DATA_ADC[1] => N16_2.DATAB
DATA_ADC[1] => N16_1.DATAB
DATA_ADC[1] => N15_3.DATAB
DATA_ADC[1] => N15_2.DATAB
DATA_ADC[1] => N15_1.DATAB
DATA_ADC[1] => N14_3.DATAB
DATA_ADC[1] => N14_2.DATAB
DATA_ADC[1] => N14_1.DATAB
DATA_ADC[1] => N13_3.DATAB
DATA_ADC[1] => N13_2.DATAB
DATA_ADC[1] => N13_1.DATAB
DATA_ADC[1] => N12_3.DATAB
DATA_ADC[1] => N12_2.DATAB
DATA_ADC[1] => N12_1.DATAB
DATA_ADC[1] => N11_3.DATAB
DATA_ADC[1] => N11_2.DATAB
DATA_ADC[1] => N11_1.DATAB
DATA_ADC[1] => N10_3.DATAB
DATA_ADC[1] => N10_2.DATAB
DATA_ADC[1] => N10_1.DATAB
DATA_ADC[1] => N9_3.DATAB
DATA_ADC[1] => N9_2.DATAB
DATA_ADC[1] => N9_1.DATAB
DATA_ADC[1] => N8_3.DATAB
DATA_ADC[1] => N8_2.DATAB
DATA_ADC[1] => N8_1.DATAB
DATA_ADC[1] => N7_3.DATAB
DATA_ADC[1] => N7_2.DATAB
DATA_ADC[1] => N7_1.DATAB
DATA_ADC[1] => N6_3.DATAB
DATA_ADC[1] => N6_2.DATAB
DATA_ADC[1] => N6_1.DATAB
DATA_ADC[1] => N5_3.DATAB
DATA_ADC[1] => N5_2.DATAB
DATA_ADC[1] => N5_1.DATAB
DATA_ADC[1] => N4_3.DATAB
DATA_ADC[1] => N4_2.DATAB
DATA_ADC[1] => N4_1.DATAB
DATA_ADC[1] => N3_3.DATAB
DATA_ADC[1] => N3_2.DATAB
DATA_ADC[1] => N3_1.DATAB
DATA_ADC[1] => N2_3.DATAB
DATA_ADC[1] => N2_2.DATAB
DATA_ADC[1] => N2_1.DATAB
DATA_ADC[1] => N1_3.DATAB
DATA_ADC[1] => N1_2.DATAB
DATA_ADC[1] => N1_1.DATAB
DATA_ADC[2] => Add3.IN38
DATA_ADC[2] => Add6.IN38
DATA_ADC[2] => Add9.IN38
DATA_ADC[2] => Add12.IN38
DATA_ADC[2] => Add15.IN38
DATA_ADC[2] => Add18.IN38
DATA_ADC[2] => Add21.IN38
DATA_ADC[2] => Add24.IN38
DATA_ADC[2] => Add27.IN38
DATA_ADC[2] => Add30.IN38
DATA_ADC[2] => Add33.IN38
DATA_ADC[2] => Add36.IN38
DATA_ADC[2] => Add39.IN38
DATA_ADC[2] => Add42.IN38
DATA_ADC[2] => Add45.IN38
DATA_ADC[2] => Add48.IN38
DATA_ADC[2] => Add51.IN38
DATA_ADC[2] => Add54.IN38
DATA_ADC[2] => Add57.IN38
DATA_ADC[2] => Add60.IN38
DATA_ADC[2] => Add63.IN38
DATA_ADC[2] => Add66.IN38
DATA_ADC[2] => Add69.IN38
DATA_ADC[2] => Add72.IN38
DATA_ADC[2] => N24_3.DATAB
DATA_ADC[2] => N24_2.DATAB
DATA_ADC[2] => N24_1.DATAB
DATA_ADC[2] => N23_3.DATAB
DATA_ADC[2] => N23_2.DATAB
DATA_ADC[2] => N23_1.DATAB
DATA_ADC[2] => N22_3.DATAB
DATA_ADC[2] => N22_2.DATAB
DATA_ADC[2] => N22_1.DATAB
DATA_ADC[2] => N21_3.DATAB
DATA_ADC[2] => N21_2.DATAB
DATA_ADC[2] => N21_1.DATAB
DATA_ADC[2] => N20_3.DATAB
DATA_ADC[2] => N20_2.DATAB
DATA_ADC[2] => N20_1.DATAB
DATA_ADC[2] => N19_3.DATAB
DATA_ADC[2] => N19_2.DATAB
DATA_ADC[2] => N19_1.DATAB
DATA_ADC[2] => N18_3.DATAB
DATA_ADC[2] => N18_2.DATAB
DATA_ADC[2] => N18_1.DATAB
DATA_ADC[2] => N17_3.DATAB
DATA_ADC[2] => N17_2.DATAB
DATA_ADC[2] => N17_1.DATAB
DATA_ADC[2] => N16_3.DATAB
DATA_ADC[2] => N16_2.DATAB
DATA_ADC[2] => N16_1.DATAB
DATA_ADC[2] => N15_3.DATAB
DATA_ADC[2] => N15_2.DATAB
DATA_ADC[2] => N15_1.DATAB
DATA_ADC[2] => N14_3.DATAB
DATA_ADC[2] => N14_2.DATAB
DATA_ADC[2] => N14_1.DATAB
DATA_ADC[2] => N13_3.DATAB
DATA_ADC[2] => N13_2.DATAB
DATA_ADC[2] => N13_1.DATAB
DATA_ADC[2] => N12_3.DATAB
DATA_ADC[2] => N12_2.DATAB
DATA_ADC[2] => N12_1.DATAB
DATA_ADC[2] => N11_3.DATAB
DATA_ADC[2] => N11_2.DATAB
DATA_ADC[2] => N11_1.DATAB
DATA_ADC[2] => N10_3.DATAB
DATA_ADC[2] => N10_2.DATAB
DATA_ADC[2] => N10_1.DATAB
DATA_ADC[2] => N9_3.DATAB
DATA_ADC[2] => N9_2.DATAB
DATA_ADC[2] => N9_1.DATAB
DATA_ADC[2] => N8_3.DATAB
DATA_ADC[2] => N8_2.DATAB
DATA_ADC[2] => N8_1.DATAB
DATA_ADC[2] => N7_3.DATAB
DATA_ADC[2] => N7_2.DATAB
DATA_ADC[2] => N7_1.DATAB
DATA_ADC[2] => N6_3.DATAB
DATA_ADC[2] => N6_2.DATAB
DATA_ADC[2] => N6_1.DATAB
DATA_ADC[2] => N5_3.DATAB
DATA_ADC[2] => N5_2.DATAB
DATA_ADC[2] => N5_1.DATAB
DATA_ADC[2] => N4_3.DATAB
DATA_ADC[2] => N4_2.DATAB
DATA_ADC[2] => N4_1.DATAB
DATA_ADC[2] => N3_3.DATAB
DATA_ADC[2] => N3_2.DATAB
DATA_ADC[2] => N3_1.DATAB
DATA_ADC[2] => N2_3.DATAB
DATA_ADC[2] => N2_2.DATAB
DATA_ADC[2] => N2_1.DATAB
DATA_ADC[2] => N1_3.DATAB
DATA_ADC[2] => N1_2.DATAB
DATA_ADC[2] => N1_1.DATAB
DATA_ADC[3] => Add3.IN37
DATA_ADC[3] => Add6.IN37
DATA_ADC[3] => Add9.IN37
DATA_ADC[3] => Add12.IN37
DATA_ADC[3] => Add15.IN37
DATA_ADC[3] => Add18.IN37
DATA_ADC[3] => Add21.IN37
DATA_ADC[3] => Add24.IN37
DATA_ADC[3] => Add27.IN37
DATA_ADC[3] => Add30.IN37
DATA_ADC[3] => Add33.IN37
DATA_ADC[3] => Add36.IN37
DATA_ADC[3] => Add39.IN37
DATA_ADC[3] => Add42.IN37
DATA_ADC[3] => Add45.IN37
DATA_ADC[3] => Add48.IN37
DATA_ADC[3] => Add51.IN37
DATA_ADC[3] => Add54.IN37
DATA_ADC[3] => Add57.IN37
DATA_ADC[3] => Add60.IN37
DATA_ADC[3] => Add63.IN37
DATA_ADC[3] => Add66.IN37
DATA_ADC[3] => Add69.IN37
DATA_ADC[3] => Add72.IN37
DATA_ADC[3] => N24_3.DATAB
DATA_ADC[3] => N24_2.DATAB
DATA_ADC[3] => N24_1.DATAB
DATA_ADC[3] => N23_3.DATAB
DATA_ADC[3] => N23_2.DATAB
DATA_ADC[3] => N23_1.DATAB
DATA_ADC[3] => N22_3.DATAB
DATA_ADC[3] => N22_2.DATAB
DATA_ADC[3] => N22_1.DATAB
DATA_ADC[3] => N21_3.DATAB
DATA_ADC[3] => N21_2.DATAB
DATA_ADC[3] => N21_1.DATAB
DATA_ADC[3] => N20_3.DATAB
DATA_ADC[3] => N20_2.DATAB
DATA_ADC[3] => N20_1.DATAB
DATA_ADC[3] => N19_3.DATAB
DATA_ADC[3] => N19_2.DATAB
DATA_ADC[3] => N19_1.DATAB
DATA_ADC[3] => N18_3.DATAB
DATA_ADC[3] => N18_2.DATAB
DATA_ADC[3] => N18_1.DATAB
DATA_ADC[3] => N17_3.DATAB
DATA_ADC[3] => N17_2.DATAB
DATA_ADC[3] => N17_1.DATAB
DATA_ADC[3] => N16_3.DATAB
DATA_ADC[3] => N16_2.DATAB
DATA_ADC[3] => N16_1.DATAB
DATA_ADC[3] => N15_3.DATAB
DATA_ADC[3] => N15_2.DATAB
DATA_ADC[3] => N15_1.DATAB
DATA_ADC[3] => N14_3.DATAB
DATA_ADC[3] => N14_2.DATAB
DATA_ADC[3] => N14_1.DATAB
DATA_ADC[3] => N13_3.DATAB
DATA_ADC[3] => N13_2.DATAB
DATA_ADC[3] => N13_1.DATAB
DATA_ADC[3] => N12_3.DATAB
DATA_ADC[3] => N12_2.DATAB
DATA_ADC[3] => N12_1.DATAB
DATA_ADC[3] => N11_3.DATAB
DATA_ADC[3] => N11_2.DATAB
DATA_ADC[3] => N11_1.DATAB
DATA_ADC[3] => N10_3.DATAB
DATA_ADC[3] => N10_2.DATAB
DATA_ADC[3] => N10_1.DATAB
DATA_ADC[3] => N9_3.DATAB
DATA_ADC[3] => N9_2.DATAB
DATA_ADC[3] => N9_1.DATAB
DATA_ADC[3] => N8_3.DATAB
DATA_ADC[3] => N8_2.DATAB
DATA_ADC[3] => N8_1.DATAB
DATA_ADC[3] => N7_3.DATAB
DATA_ADC[3] => N7_2.DATAB
DATA_ADC[3] => N7_1.DATAB
DATA_ADC[3] => N6_3.DATAB
DATA_ADC[3] => N6_2.DATAB
DATA_ADC[3] => N6_1.DATAB
DATA_ADC[3] => N5_3.DATAB
DATA_ADC[3] => N5_2.DATAB
DATA_ADC[3] => N5_1.DATAB
DATA_ADC[3] => N4_3.DATAB
DATA_ADC[3] => N4_2.DATAB
DATA_ADC[3] => N4_1.DATAB
DATA_ADC[3] => N3_3.DATAB
DATA_ADC[3] => N3_2.DATAB
DATA_ADC[3] => N3_1.DATAB
DATA_ADC[3] => N2_3.DATAB
DATA_ADC[3] => N2_2.DATAB
DATA_ADC[3] => N2_1.DATAB
DATA_ADC[3] => N1_3.DATAB
DATA_ADC[3] => N1_2.DATAB
DATA_ADC[3] => N1_1.DATAB
DATA_ADC[4] => Add3.IN36
DATA_ADC[4] => Add6.IN36
DATA_ADC[4] => Add9.IN36
DATA_ADC[4] => Add12.IN36
DATA_ADC[4] => Add15.IN36
DATA_ADC[4] => Add18.IN36
DATA_ADC[4] => Add21.IN36
DATA_ADC[4] => Add24.IN36
DATA_ADC[4] => Add27.IN36
DATA_ADC[4] => Add30.IN36
DATA_ADC[4] => Add33.IN36
DATA_ADC[4] => Add36.IN36
DATA_ADC[4] => Add39.IN36
DATA_ADC[4] => Add42.IN36
DATA_ADC[4] => Add45.IN36
DATA_ADC[4] => Add48.IN36
DATA_ADC[4] => Add51.IN36
DATA_ADC[4] => Add54.IN36
DATA_ADC[4] => Add57.IN36
DATA_ADC[4] => Add60.IN36
DATA_ADC[4] => Add63.IN36
DATA_ADC[4] => Add66.IN36
DATA_ADC[4] => Add69.IN36
DATA_ADC[4] => Add72.IN36
DATA_ADC[4] => N24_3.DATAB
DATA_ADC[4] => N24_2.DATAB
DATA_ADC[4] => N24_1.DATAB
DATA_ADC[4] => N23_3.DATAB
DATA_ADC[4] => N23_2.DATAB
DATA_ADC[4] => N23_1.DATAB
DATA_ADC[4] => N22_3.DATAB
DATA_ADC[4] => N22_2.DATAB
DATA_ADC[4] => N22_1.DATAB
DATA_ADC[4] => N21_3.DATAB
DATA_ADC[4] => N21_2.DATAB
DATA_ADC[4] => N21_1.DATAB
DATA_ADC[4] => N20_3.DATAB
DATA_ADC[4] => N20_2.DATAB
DATA_ADC[4] => N20_1.DATAB
DATA_ADC[4] => N19_3.DATAB
DATA_ADC[4] => N19_2.DATAB
DATA_ADC[4] => N19_1.DATAB
DATA_ADC[4] => N18_3.DATAB
DATA_ADC[4] => N18_2.DATAB
DATA_ADC[4] => N18_1.DATAB
DATA_ADC[4] => N17_3.DATAB
DATA_ADC[4] => N17_2.DATAB
DATA_ADC[4] => N17_1.DATAB
DATA_ADC[4] => N16_3.DATAB
DATA_ADC[4] => N16_2.DATAB
DATA_ADC[4] => N16_1.DATAB
DATA_ADC[4] => N15_3.DATAB
DATA_ADC[4] => N15_2.DATAB
DATA_ADC[4] => N15_1.DATAB
DATA_ADC[4] => N14_3.DATAB
DATA_ADC[4] => N14_2.DATAB
DATA_ADC[4] => N14_1.DATAB
DATA_ADC[4] => N13_3.DATAB
DATA_ADC[4] => N13_2.DATAB
DATA_ADC[4] => N13_1.DATAB
DATA_ADC[4] => N12_3.DATAB
DATA_ADC[4] => N12_2.DATAB
DATA_ADC[4] => N12_1.DATAB
DATA_ADC[4] => N11_3.DATAB
DATA_ADC[4] => N11_2.DATAB
DATA_ADC[4] => N11_1.DATAB
DATA_ADC[4] => N10_3.DATAB
DATA_ADC[4] => N10_2.DATAB
DATA_ADC[4] => N10_1.DATAB
DATA_ADC[4] => N9_3.DATAB
DATA_ADC[4] => N9_2.DATAB
DATA_ADC[4] => N9_1.DATAB
DATA_ADC[4] => N8_3.DATAB
DATA_ADC[4] => N8_2.DATAB
DATA_ADC[4] => N8_1.DATAB
DATA_ADC[4] => N7_3.DATAB
DATA_ADC[4] => N7_2.DATAB
DATA_ADC[4] => N7_1.DATAB
DATA_ADC[4] => N6_3.DATAB
DATA_ADC[4] => N6_2.DATAB
DATA_ADC[4] => N6_1.DATAB
DATA_ADC[4] => N5_3.DATAB
DATA_ADC[4] => N5_2.DATAB
DATA_ADC[4] => N5_1.DATAB
DATA_ADC[4] => N4_3.DATAB
DATA_ADC[4] => N4_2.DATAB
DATA_ADC[4] => N4_1.DATAB
DATA_ADC[4] => N3_3.DATAB
DATA_ADC[4] => N3_2.DATAB
DATA_ADC[4] => N3_1.DATAB
DATA_ADC[4] => N2_3.DATAB
DATA_ADC[4] => N2_2.DATAB
DATA_ADC[4] => N2_1.DATAB
DATA_ADC[4] => N1_3.DATAB
DATA_ADC[4] => N1_2.DATAB
DATA_ADC[4] => N1_1.DATAB
DATA_ADC[5] => Add3.IN35
DATA_ADC[5] => Add6.IN35
DATA_ADC[5] => Add9.IN35
DATA_ADC[5] => Add12.IN35
DATA_ADC[5] => Add15.IN35
DATA_ADC[5] => Add18.IN35
DATA_ADC[5] => Add21.IN35
DATA_ADC[5] => Add24.IN35
DATA_ADC[5] => Add27.IN35
DATA_ADC[5] => Add30.IN35
DATA_ADC[5] => Add33.IN35
DATA_ADC[5] => Add36.IN35
DATA_ADC[5] => Add39.IN35
DATA_ADC[5] => Add42.IN35
DATA_ADC[5] => Add45.IN35
DATA_ADC[5] => Add48.IN35
DATA_ADC[5] => Add51.IN35
DATA_ADC[5] => Add54.IN35
DATA_ADC[5] => Add57.IN35
DATA_ADC[5] => Add60.IN35
DATA_ADC[5] => Add63.IN35
DATA_ADC[5] => Add66.IN35
DATA_ADC[5] => Add69.IN35
DATA_ADC[5] => Add72.IN35
DATA_ADC[5] => N24_3.DATAB
DATA_ADC[5] => N24_2.DATAB
DATA_ADC[5] => N24_1.DATAB
DATA_ADC[5] => N23_3.DATAB
DATA_ADC[5] => N23_2.DATAB
DATA_ADC[5] => N23_1.DATAB
DATA_ADC[5] => N22_3.DATAB
DATA_ADC[5] => N22_2.DATAB
DATA_ADC[5] => N22_1.DATAB
DATA_ADC[5] => N21_3.DATAB
DATA_ADC[5] => N21_2.DATAB
DATA_ADC[5] => N21_1.DATAB
DATA_ADC[5] => N20_3.DATAB
DATA_ADC[5] => N20_2.DATAB
DATA_ADC[5] => N20_1.DATAB
DATA_ADC[5] => N19_3.DATAB
DATA_ADC[5] => N19_2.DATAB
DATA_ADC[5] => N19_1.DATAB
DATA_ADC[5] => N18_3.DATAB
DATA_ADC[5] => N18_2.DATAB
DATA_ADC[5] => N18_1.DATAB
DATA_ADC[5] => N17_3.DATAB
DATA_ADC[5] => N17_2.DATAB
DATA_ADC[5] => N17_1.DATAB
DATA_ADC[5] => N16_3.DATAB
DATA_ADC[5] => N16_2.DATAB
DATA_ADC[5] => N16_1.DATAB
DATA_ADC[5] => N15_3.DATAB
DATA_ADC[5] => N15_2.DATAB
DATA_ADC[5] => N15_1.DATAB
DATA_ADC[5] => N14_3.DATAB
DATA_ADC[5] => N14_2.DATAB
DATA_ADC[5] => N14_1.DATAB
DATA_ADC[5] => N13_3.DATAB
DATA_ADC[5] => N13_2.DATAB
DATA_ADC[5] => N13_1.DATAB
DATA_ADC[5] => N12_3.DATAB
DATA_ADC[5] => N12_2.DATAB
DATA_ADC[5] => N12_1.DATAB
DATA_ADC[5] => N11_3.DATAB
DATA_ADC[5] => N11_2.DATAB
DATA_ADC[5] => N11_1.DATAB
DATA_ADC[5] => N10_3.DATAB
DATA_ADC[5] => N10_2.DATAB
DATA_ADC[5] => N10_1.DATAB
DATA_ADC[5] => N9_3.DATAB
DATA_ADC[5] => N9_2.DATAB
DATA_ADC[5] => N9_1.DATAB
DATA_ADC[5] => N8_3.DATAB
DATA_ADC[5] => N8_2.DATAB
DATA_ADC[5] => N8_1.DATAB
DATA_ADC[5] => N7_3.DATAB
DATA_ADC[5] => N7_2.DATAB
DATA_ADC[5] => N7_1.DATAB
DATA_ADC[5] => N6_3.DATAB
DATA_ADC[5] => N6_2.DATAB
DATA_ADC[5] => N6_1.DATAB
DATA_ADC[5] => N5_3.DATAB
DATA_ADC[5] => N5_2.DATAB
DATA_ADC[5] => N5_1.DATAB
DATA_ADC[5] => N4_3.DATAB
DATA_ADC[5] => N4_2.DATAB
DATA_ADC[5] => N4_1.DATAB
DATA_ADC[5] => N3_3.DATAB
DATA_ADC[5] => N3_2.DATAB
DATA_ADC[5] => N3_1.DATAB
DATA_ADC[5] => N2_3.DATAB
DATA_ADC[5] => N2_2.DATAB
DATA_ADC[5] => N2_1.DATAB
DATA_ADC[5] => N1_3.DATAB
DATA_ADC[5] => N1_2.DATAB
DATA_ADC[5] => N1_1.DATAB
DATA_ADC[6] => Add3.IN34
DATA_ADC[6] => Add6.IN34
DATA_ADC[6] => Add9.IN34
DATA_ADC[6] => Add12.IN34
DATA_ADC[6] => Add15.IN34
DATA_ADC[6] => Add18.IN34
DATA_ADC[6] => Add21.IN34
DATA_ADC[6] => Add24.IN34
DATA_ADC[6] => Add27.IN34
DATA_ADC[6] => Add30.IN34
DATA_ADC[6] => Add33.IN34
DATA_ADC[6] => Add36.IN34
DATA_ADC[6] => Add39.IN34
DATA_ADC[6] => Add42.IN34
DATA_ADC[6] => Add45.IN34
DATA_ADC[6] => Add48.IN34
DATA_ADC[6] => Add51.IN34
DATA_ADC[6] => Add54.IN34
DATA_ADC[6] => Add57.IN34
DATA_ADC[6] => Add60.IN34
DATA_ADC[6] => Add63.IN34
DATA_ADC[6] => Add66.IN34
DATA_ADC[6] => Add69.IN34
DATA_ADC[6] => Add72.IN34
DATA_ADC[6] => N24_3.DATAB
DATA_ADC[6] => N24_2.DATAB
DATA_ADC[6] => N24_1.DATAB
DATA_ADC[6] => N23_3.DATAB
DATA_ADC[6] => N23_2.DATAB
DATA_ADC[6] => N23_1.DATAB
DATA_ADC[6] => N22_3.DATAB
DATA_ADC[6] => N22_2.DATAB
DATA_ADC[6] => N22_1.DATAB
DATA_ADC[6] => N21_3.DATAB
DATA_ADC[6] => N21_2.DATAB
DATA_ADC[6] => N21_1.DATAB
DATA_ADC[6] => N20_3.DATAB
DATA_ADC[6] => N20_2.DATAB
DATA_ADC[6] => N20_1.DATAB
DATA_ADC[6] => N19_3.DATAB
DATA_ADC[6] => N19_2.DATAB
DATA_ADC[6] => N19_1.DATAB
DATA_ADC[6] => N18_3.DATAB
DATA_ADC[6] => N18_2.DATAB
DATA_ADC[6] => N18_1.DATAB
DATA_ADC[6] => N17_3.DATAB
DATA_ADC[6] => N17_2.DATAB
DATA_ADC[6] => N17_1.DATAB
DATA_ADC[6] => N16_3.DATAB
DATA_ADC[6] => N16_2.DATAB
DATA_ADC[6] => N16_1.DATAB
DATA_ADC[6] => N15_3.DATAB
DATA_ADC[6] => N15_2.DATAB
DATA_ADC[6] => N15_1.DATAB
DATA_ADC[6] => N14_3.DATAB
DATA_ADC[6] => N14_2.DATAB
DATA_ADC[6] => N14_1.DATAB
DATA_ADC[6] => N13_3.DATAB
DATA_ADC[6] => N13_2.DATAB
DATA_ADC[6] => N13_1.DATAB
DATA_ADC[6] => N12_3.DATAB
DATA_ADC[6] => N12_2.DATAB
DATA_ADC[6] => N12_1.DATAB
DATA_ADC[6] => N11_3.DATAB
DATA_ADC[6] => N11_2.DATAB
DATA_ADC[6] => N11_1.DATAB
DATA_ADC[6] => N10_3.DATAB
DATA_ADC[6] => N10_2.DATAB
DATA_ADC[6] => N10_1.DATAB
DATA_ADC[6] => N9_3.DATAB
DATA_ADC[6] => N9_2.DATAB
DATA_ADC[6] => N9_1.DATAB
DATA_ADC[6] => N8_3.DATAB
DATA_ADC[6] => N8_2.DATAB
DATA_ADC[6] => N8_1.DATAB
DATA_ADC[6] => N7_3.DATAB
DATA_ADC[6] => N7_2.DATAB
DATA_ADC[6] => N7_1.DATAB
DATA_ADC[6] => N6_3.DATAB
DATA_ADC[6] => N6_2.DATAB
DATA_ADC[6] => N6_1.DATAB
DATA_ADC[6] => N5_3.DATAB
DATA_ADC[6] => N5_2.DATAB
DATA_ADC[6] => N5_1.DATAB
DATA_ADC[6] => N4_3.DATAB
DATA_ADC[6] => N4_2.DATAB
DATA_ADC[6] => N4_1.DATAB
DATA_ADC[6] => N3_3.DATAB
DATA_ADC[6] => N3_2.DATAB
DATA_ADC[6] => N3_1.DATAB
DATA_ADC[6] => N2_3.DATAB
DATA_ADC[6] => N2_2.DATAB
DATA_ADC[6] => N2_1.DATAB
DATA_ADC[6] => N1_3.DATAB
DATA_ADC[6] => N1_2.DATAB
DATA_ADC[6] => N1_1.DATAB
DATA_ADC[7] => Add3.IN33
DATA_ADC[7] => Add6.IN33
DATA_ADC[7] => Add9.IN33
DATA_ADC[7] => Add12.IN33
DATA_ADC[7] => Add15.IN33
DATA_ADC[7] => Add18.IN33
DATA_ADC[7] => Add21.IN33
DATA_ADC[7] => Add24.IN33
DATA_ADC[7] => Add27.IN33
DATA_ADC[7] => Add30.IN33
DATA_ADC[7] => Add33.IN33
DATA_ADC[7] => Add36.IN33
DATA_ADC[7] => Add39.IN33
DATA_ADC[7] => Add42.IN33
DATA_ADC[7] => Add45.IN33
DATA_ADC[7] => Add48.IN33
DATA_ADC[7] => Add51.IN33
DATA_ADC[7] => Add54.IN33
DATA_ADC[7] => Add57.IN33
DATA_ADC[7] => Add60.IN33
DATA_ADC[7] => Add63.IN33
DATA_ADC[7] => Add66.IN33
DATA_ADC[7] => Add69.IN33
DATA_ADC[7] => Add72.IN33
DATA_ADC[7] => N24_3.DATAB
DATA_ADC[7] => N24_2.DATAB
DATA_ADC[7] => N24_1.DATAB
DATA_ADC[7] => N23_3.DATAB
DATA_ADC[7] => N23_2.DATAB
DATA_ADC[7] => N23_1.DATAB
DATA_ADC[7] => N22_3.DATAB
DATA_ADC[7] => N22_2.DATAB
DATA_ADC[7] => N22_1.DATAB
DATA_ADC[7] => N21_3.DATAB
DATA_ADC[7] => N21_2.DATAB
DATA_ADC[7] => N21_1.DATAB
DATA_ADC[7] => N20_3.DATAB
DATA_ADC[7] => N20_2.DATAB
DATA_ADC[7] => N20_1.DATAB
DATA_ADC[7] => N19_3.DATAB
DATA_ADC[7] => N19_2.DATAB
DATA_ADC[7] => N19_1.DATAB
DATA_ADC[7] => N18_3.DATAB
DATA_ADC[7] => N18_2.DATAB
DATA_ADC[7] => N18_1.DATAB
DATA_ADC[7] => N17_3.DATAB
DATA_ADC[7] => N17_2.DATAB
DATA_ADC[7] => N17_1.DATAB
DATA_ADC[7] => N16_3.DATAB
DATA_ADC[7] => N16_2.DATAB
DATA_ADC[7] => N16_1.DATAB
DATA_ADC[7] => N15_3.DATAB
DATA_ADC[7] => N15_2.DATAB
DATA_ADC[7] => N15_1.DATAB
DATA_ADC[7] => N14_3.DATAB
DATA_ADC[7] => N14_2.DATAB
DATA_ADC[7] => N14_1.DATAB
DATA_ADC[7] => N13_3.DATAB
DATA_ADC[7] => N13_2.DATAB
DATA_ADC[7] => N13_1.DATAB
DATA_ADC[7] => N12_3.DATAB
DATA_ADC[7] => N12_2.DATAB
DATA_ADC[7] => N12_1.DATAB
DATA_ADC[7] => N11_3.DATAB
DATA_ADC[7] => N11_2.DATAB
DATA_ADC[7] => N11_1.DATAB
DATA_ADC[7] => N10_3.DATAB
DATA_ADC[7] => N10_2.DATAB
DATA_ADC[7] => N10_1.DATAB
DATA_ADC[7] => N9_3.DATAB
DATA_ADC[7] => N9_2.DATAB
DATA_ADC[7] => N9_1.DATAB
DATA_ADC[7] => N8_3.DATAB
DATA_ADC[7] => N8_2.DATAB
DATA_ADC[7] => N8_1.DATAB
DATA_ADC[7] => N7_3.DATAB
DATA_ADC[7] => N7_2.DATAB
DATA_ADC[7] => N7_1.DATAB
DATA_ADC[7] => N6_3.DATAB
DATA_ADC[7] => N6_2.DATAB
DATA_ADC[7] => N6_1.DATAB
DATA_ADC[7] => N5_3.DATAB
DATA_ADC[7] => N5_2.DATAB
DATA_ADC[7] => N5_1.DATAB
DATA_ADC[7] => N4_3.DATAB
DATA_ADC[7] => N4_2.DATAB
DATA_ADC[7] => N4_1.DATAB
DATA_ADC[7] => N3_3.DATAB
DATA_ADC[7] => N3_2.DATAB
DATA_ADC[7] => N3_1.DATAB
DATA_ADC[7] => N2_3.DATAB
DATA_ADC[7] => N2_2.DATAB
DATA_ADC[7] => N2_1.DATAB
DATA_ADC[7] => N1_3.DATAB
DATA_ADC[7] => N1_2.DATAB
DATA_ADC[7] => N1_1.DATAB
DATA_ADC[8] => Add3.IN32
DATA_ADC[8] => Add6.IN32
DATA_ADC[8] => Add9.IN32
DATA_ADC[8] => Add12.IN32
DATA_ADC[8] => Add15.IN32
DATA_ADC[8] => Add18.IN32
DATA_ADC[8] => Add21.IN32
DATA_ADC[8] => Add24.IN32
DATA_ADC[8] => Add27.IN32
DATA_ADC[8] => Add30.IN32
DATA_ADC[8] => Add33.IN32
DATA_ADC[8] => Add36.IN32
DATA_ADC[8] => Add39.IN32
DATA_ADC[8] => Add42.IN32
DATA_ADC[8] => Add45.IN32
DATA_ADC[8] => Add48.IN32
DATA_ADC[8] => Add51.IN32
DATA_ADC[8] => Add54.IN32
DATA_ADC[8] => Add57.IN32
DATA_ADC[8] => Add60.IN32
DATA_ADC[8] => Add63.IN32
DATA_ADC[8] => Add66.IN32
DATA_ADC[8] => Add69.IN32
DATA_ADC[8] => Add72.IN32
DATA_ADC[8] => N24_3.DATAB
DATA_ADC[8] => N24_2.DATAB
DATA_ADC[8] => N24_1.DATAB
DATA_ADC[8] => N23_3.DATAB
DATA_ADC[8] => N23_2.DATAB
DATA_ADC[8] => N23_1.DATAB
DATA_ADC[8] => N22_3.DATAB
DATA_ADC[8] => N22_2.DATAB
DATA_ADC[8] => N22_1.DATAB
DATA_ADC[8] => N21_3.DATAB
DATA_ADC[8] => N21_2.DATAB
DATA_ADC[8] => N21_1.DATAB
DATA_ADC[8] => N20_3.DATAB
DATA_ADC[8] => N20_2.DATAB
DATA_ADC[8] => N20_1.DATAB
DATA_ADC[8] => N19_3.DATAB
DATA_ADC[8] => N19_2.DATAB
DATA_ADC[8] => N19_1.DATAB
DATA_ADC[8] => N18_3.DATAB
DATA_ADC[8] => N18_2.DATAB
DATA_ADC[8] => N18_1.DATAB
DATA_ADC[8] => N17_3.DATAB
DATA_ADC[8] => N17_2.DATAB
DATA_ADC[8] => N17_1.DATAB
DATA_ADC[8] => N16_3.DATAB
DATA_ADC[8] => N16_2.DATAB
DATA_ADC[8] => N16_1.DATAB
DATA_ADC[8] => N15_3.DATAB
DATA_ADC[8] => N15_2.DATAB
DATA_ADC[8] => N15_1.DATAB
DATA_ADC[8] => N14_3.DATAB
DATA_ADC[8] => N14_2.DATAB
DATA_ADC[8] => N14_1.DATAB
DATA_ADC[8] => N13_3.DATAB
DATA_ADC[8] => N13_2.DATAB
DATA_ADC[8] => N13_1.DATAB
DATA_ADC[8] => N12_3.DATAB
DATA_ADC[8] => N12_2.DATAB
DATA_ADC[8] => N12_1.DATAB
DATA_ADC[8] => N11_3.DATAB
DATA_ADC[8] => N11_2.DATAB
DATA_ADC[8] => N11_1.DATAB
DATA_ADC[8] => N10_3.DATAB
DATA_ADC[8] => N10_2.DATAB
DATA_ADC[8] => N10_1.DATAB
DATA_ADC[8] => N9_3.DATAB
DATA_ADC[8] => N9_2.DATAB
DATA_ADC[8] => N9_1.DATAB
DATA_ADC[8] => N8_3.DATAB
DATA_ADC[8] => N8_2.DATAB
DATA_ADC[8] => N8_1.DATAB
DATA_ADC[8] => N7_3.DATAB
DATA_ADC[8] => N7_2.DATAB
DATA_ADC[8] => N7_1.DATAB
DATA_ADC[8] => N6_3.DATAB
DATA_ADC[8] => N6_2.DATAB
DATA_ADC[8] => N6_1.DATAB
DATA_ADC[8] => N5_3.DATAB
DATA_ADC[8] => N5_2.DATAB
DATA_ADC[8] => N5_1.DATAB
DATA_ADC[8] => N4_3.DATAB
DATA_ADC[8] => N4_2.DATAB
DATA_ADC[8] => N4_1.DATAB
DATA_ADC[8] => N3_3.DATAB
DATA_ADC[8] => N3_2.DATAB
DATA_ADC[8] => N3_1.DATAB
DATA_ADC[8] => N2_3.DATAB
DATA_ADC[8] => N2_2.DATAB
DATA_ADC[8] => N2_1.DATAB
DATA_ADC[8] => N1_3.DATAB
DATA_ADC[8] => N1_2.DATAB
DATA_ADC[8] => N1_1.DATAB
DATA_ADC[9] => Add3.IN31
DATA_ADC[9] => Add6.IN31
DATA_ADC[9] => Add9.IN31
DATA_ADC[9] => Add12.IN31
DATA_ADC[9] => Add15.IN31
DATA_ADC[9] => Add18.IN31
DATA_ADC[9] => Add21.IN31
DATA_ADC[9] => Add24.IN31
DATA_ADC[9] => Add27.IN31
DATA_ADC[9] => Add30.IN31
DATA_ADC[9] => Add33.IN31
DATA_ADC[9] => Add36.IN31
DATA_ADC[9] => Add39.IN31
DATA_ADC[9] => Add42.IN31
DATA_ADC[9] => Add45.IN31
DATA_ADC[9] => Add48.IN31
DATA_ADC[9] => Add51.IN31
DATA_ADC[9] => Add54.IN31
DATA_ADC[9] => Add57.IN31
DATA_ADC[9] => Add60.IN31
DATA_ADC[9] => Add63.IN31
DATA_ADC[9] => Add66.IN31
DATA_ADC[9] => Add69.IN31
DATA_ADC[9] => Add72.IN31
DATA_ADC[9] => N24_3.DATAB
DATA_ADC[9] => N24_2.DATAB
DATA_ADC[9] => N24_1.DATAB
DATA_ADC[9] => N23_3.DATAB
DATA_ADC[9] => N23_2.DATAB
DATA_ADC[9] => N23_1.DATAB
DATA_ADC[9] => N22_3.DATAB
DATA_ADC[9] => N22_2.DATAB
DATA_ADC[9] => N22_1.DATAB
DATA_ADC[9] => N21_3.DATAB
DATA_ADC[9] => N21_2.DATAB
DATA_ADC[9] => N21_1.DATAB
DATA_ADC[9] => N20_3.DATAB
DATA_ADC[9] => N20_2.DATAB
DATA_ADC[9] => N20_1.DATAB
DATA_ADC[9] => N19_3.DATAB
DATA_ADC[9] => N19_2.DATAB
DATA_ADC[9] => N19_1.DATAB
DATA_ADC[9] => N18_3.DATAB
DATA_ADC[9] => N18_2.DATAB
DATA_ADC[9] => N18_1.DATAB
DATA_ADC[9] => N17_3.DATAB
DATA_ADC[9] => N17_2.DATAB
DATA_ADC[9] => N17_1.DATAB
DATA_ADC[9] => N16_3.DATAB
DATA_ADC[9] => N16_2.DATAB
DATA_ADC[9] => N16_1.DATAB
DATA_ADC[9] => N15_3.DATAB
DATA_ADC[9] => N15_2.DATAB
DATA_ADC[9] => N15_1.DATAB
DATA_ADC[9] => N14_3.DATAB
DATA_ADC[9] => N14_2.DATAB
DATA_ADC[9] => N14_1.DATAB
DATA_ADC[9] => N13_3.DATAB
DATA_ADC[9] => N13_2.DATAB
DATA_ADC[9] => N13_1.DATAB
DATA_ADC[9] => N12_3.DATAB
DATA_ADC[9] => N12_2.DATAB
DATA_ADC[9] => N12_1.DATAB
DATA_ADC[9] => N11_3.DATAB
DATA_ADC[9] => N11_2.DATAB
DATA_ADC[9] => N11_1.DATAB
DATA_ADC[9] => N10_3.DATAB
DATA_ADC[9] => N10_2.DATAB
DATA_ADC[9] => N10_1.DATAB
DATA_ADC[9] => N9_3.DATAB
DATA_ADC[9] => N9_2.DATAB
DATA_ADC[9] => N9_1.DATAB
DATA_ADC[9] => N8_3.DATAB
DATA_ADC[9] => N8_2.DATAB
DATA_ADC[9] => N8_1.DATAB
DATA_ADC[9] => N7_3.DATAB
DATA_ADC[9] => N7_2.DATAB
DATA_ADC[9] => N7_1.DATAB
DATA_ADC[9] => N6_3.DATAB
DATA_ADC[9] => N6_2.DATAB
DATA_ADC[9] => N6_1.DATAB
DATA_ADC[9] => N5_3.DATAB
DATA_ADC[9] => N5_2.DATAB
DATA_ADC[9] => N5_1.DATAB
DATA_ADC[9] => N4_3.DATAB
DATA_ADC[9] => N4_2.DATAB
DATA_ADC[9] => N4_1.DATAB
DATA_ADC[9] => N3_3.DATAB
DATA_ADC[9] => N3_2.DATAB
DATA_ADC[9] => N3_1.DATAB
DATA_ADC[9] => N2_3.DATAB
DATA_ADC[9] => N2_2.DATAB
DATA_ADC[9] => N2_1.DATAB
DATA_ADC[9] => N1_3.DATAB
DATA_ADC[9] => N1_2.DATAB
DATA_ADC[9] => N1_1.DATAB
DATA_ADC[10] => Add3.IN30
DATA_ADC[10] => Add6.IN30
DATA_ADC[10] => Add9.IN30
DATA_ADC[10] => Add12.IN30
DATA_ADC[10] => Add15.IN30
DATA_ADC[10] => Add18.IN30
DATA_ADC[10] => Add21.IN30
DATA_ADC[10] => Add24.IN30
DATA_ADC[10] => Add27.IN30
DATA_ADC[10] => Add30.IN30
DATA_ADC[10] => Add33.IN30
DATA_ADC[10] => Add36.IN30
DATA_ADC[10] => Add39.IN30
DATA_ADC[10] => Add42.IN30
DATA_ADC[10] => Add45.IN30
DATA_ADC[10] => Add48.IN30
DATA_ADC[10] => Add51.IN30
DATA_ADC[10] => Add54.IN30
DATA_ADC[10] => Add57.IN30
DATA_ADC[10] => Add60.IN30
DATA_ADC[10] => Add63.IN30
DATA_ADC[10] => Add66.IN30
DATA_ADC[10] => Add69.IN30
DATA_ADC[10] => Add72.IN30
DATA_ADC[10] => N24_3.DATAB
DATA_ADC[10] => N24_2.DATAB
DATA_ADC[10] => N24_1.DATAB
DATA_ADC[10] => N23_3.DATAB
DATA_ADC[10] => N23_2.DATAB
DATA_ADC[10] => N23_1.DATAB
DATA_ADC[10] => N22_3.DATAB
DATA_ADC[10] => N22_2.DATAB
DATA_ADC[10] => N22_1.DATAB
DATA_ADC[10] => N21_3.DATAB
DATA_ADC[10] => N21_2.DATAB
DATA_ADC[10] => N21_1.DATAB
DATA_ADC[10] => N20_3.DATAB
DATA_ADC[10] => N20_2.DATAB
DATA_ADC[10] => N20_1.DATAB
DATA_ADC[10] => N19_3.DATAB
DATA_ADC[10] => N19_2.DATAB
DATA_ADC[10] => N19_1.DATAB
DATA_ADC[10] => N18_3.DATAB
DATA_ADC[10] => N18_2.DATAB
DATA_ADC[10] => N18_1.DATAB
DATA_ADC[10] => N17_3.DATAB
DATA_ADC[10] => N17_2.DATAB
DATA_ADC[10] => N17_1.DATAB
DATA_ADC[10] => N16_3.DATAB
DATA_ADC[10] => N16_2.DATAB
DATA_ADC[10] => N16_1.DATAB
DATA_ADC[10] => N15_3.DATAB
DATA_ADC[10] => N15_2.DATAB
DATA_ADC[10] => N15_1.DATAB
DATA_ADC[10] => N14_3.DATAB
DATA_ADC[10] => N14_2.DATAB
DATA_ADC[10] => N14_1.DATAB
DATA_ADC[10] => N13_3.DATAB
DATA_ADC[10] => N13_2.DATAB
DATA_ADC[10] => N13_1.DATAB
DATA_ADC[10] => N12_3.DATAB
DATA_ADC[10] => N12_2.DATAB
DATA_ADC[10] => N12_1.DATAB
DATA_ADC[10] => N11_3.DATAB
DATA_ADC[10] => N11_2.DATAB
DATA_ADC[10] => N11_1.DATAB
DATA_ADC[10] => N10_3.DATAB
DATA_ADC[10] => N10_2.DATAB
DATA_ADC[10] => N10_1.DATAB
DATA_ADC[10] => N9_3.DATAB
DATA_ADC[10] => N9_2.DATAB
DATA_ADC[10] => N9_1.DATAB
DATA_ADC[10] => N8_3.DATAB
DATA_ADC[10] => N8_2.DATAB
DATA_ADC[10] => N8_1.DATAB
DATA_ADC[10] => N7_3.DATAB
DATA_ADC[10] => N7_2.DATAB
DATA_ADC[10] => N7_1.DATAB
DATA_ADC[10] => N6_3.DATAB
DATA_ADC[10] => N6_2.DATAB
DATA_ADC[10] => N6_1.DATAB
DATA_ADC[10] => N5_3.DATAB
DATA_ADC[10] => N5_2.DATAB
DATA_ADC[10] => N5_1.DATAB
DATA_ADC[10] => N4_3.DATAB
DATA_ADC[10] => N4_2.DATAB
DATA_ADC[10] => N4_1.DATAB
DATA_ADC[10] => N3_3.DATAB
DATA_ADC[10] => N3_2.DATAB
DATA_ADC[10] => N3_1.DATAB
DATA_ADC[10] => N2_3.DATAB
DATA_ADC[10] => N2_2.DATAB
DATA_ADC[10] => N2_1.DATAB
DATA_ADC[10] => N1_3.DATAB
DATA_ADC[10] => N1_2.DATAB
DATA_ADC[10] => N1_1.DATAB
DATA_ADC[11] => Add3.IN29
DATA_ADC[11] => Add6.IN29
DATA_ADC[11] => Add9.IN29
DATA_ADC[11] => Add12.IN29
DATA_ADC[11] => Add15.IN29
DATA_ADC[11] => Add18.IN29
DATA_ADC[11] => Add21.IN29
DATA_ADC[11] => Add24.IN29
DATA_ADC[11] => Add27.IN29
DATA_ADC[11] => Add30.IN29
DATA_ADC[11] => Add33.IN29
DATA_ADC[11] => Add36.IN29
DATA_ADC[11] => Add39.IN29
DATA_ADC[11] => Add42.IN29
DATA_ADC[11] => Add45.IN29
DATA_ADC[11] => Add48.IN29
DATA_ADC[11] => Add51.IN29
DATA_ADC[11] => Add54.IN29
DATA_ADC[11] => Add57.IN29
DATA_ADC[11] => Add60.IN29
DATA_ADC[11] => Add63.IN29
DATA_ADC[11] => Add66.IN29
DATA_ADC[11] => Add69.IN29
DATA_ADC[11] => Add72.IN29
DATA_ADC[11] => N24_3.DATAB
DATA_ADC[11] => N24_2.DATAB
DATA_ADC[11] => N24_1.DATAB
DATA_ADC[11] => N23_3.DATAB
DATA_ADC[11] => N23_2.DATAB
DATA_ADC[11] => N23_1.DATAB
DATA_ADC[11] => N22_3.DATAB
DATA_ADC[11] => N22_2.DATAB
DATA_ADC[11] => N22_1.DATAB
DATA_ADC[11] => N21_3.DATAB
DATA_ADC[11] => N21_2.DATAB
DATA_ADC[11] => N21_1.DATAB
DATA_ADC[11] => N20_3.DATAB
DATA_ADC[11] => N20_2.DATAB
DATA_ADC[11] => N20_1.DATAB
DATA_ADC[11] => N19_3.DATAB
DATA_ADC[11] => N19_2.DATAB
DATA_ADC[11] => N19_1.DATAB
DATA_ADC[11] => N18_3.DATAB
DATA_ADC[11] => N18_2.DATAB
DATA_ADC[11] => N18_1.DATAB
DATA_ADC[11] => N17_3.DATAB
DATA_ADC[11] => N17_2.DATAB
DATA_ADC[11] => N17_1.DATAB
DATA_ADC[11] => N16_3.DATAB
DATA_ADC[11] => N16_2.DATAB
DATA_ADC[11] => N16_1.DATAB
DATA_ADC[11] => N15_3.DATAB
DATA_ADC[11] => N15_2.DATAB
DATA_ADC[11] => N15_1.DATAB
DATA_ADC[11] => N14_3.DATAB
DATA_ADC[11] => N14_2.DATAB
DATA_ADC[11] => N14_1.DATAB
DATA_ADC[11] => N13_3.DATAB
DATA_ADC[11] => N13_2.DATAB
DATA_ADC[11] => N13_1.DATAB
DATA_ADC[11] => N12_3.DATAB
DATA_ADC[11] => N12_2.DATAB
DATA_ADC[11] => N12_1.DATAB
DATA_ADC[11] => N11_3.DATAB
DATA_ADC[11] => N11_2.DATAB
DATA_ADC[11] => N11_1.DATAB
DATA_ADC[11] => N10_3.DATAB
DATA_ADC[11] => N10_2.DATAB
DATA_ADC[11] => N10_1.DATAB
DATA_ADC[11] => N9_3.DATAB
DATA_ADC[11] => N9_2.DATAB
DATA_ADC[11] => N9_1.DATAB
DATA_ADC[11] => N8_3.DATAB
DATA_ADC[11] => N8_2.DATAB
DATA_ADC[11] => N8_1.DATAB
DATA_ADC[11] => N7_3.DATAB
DATA_ADC[11] => N7_2.DATAB
DATA_ADC[11] => N7_1.DATAB
DATA_ADC[11] => N6_3.DATAB
DATA_ADC[11] => N6_2.DATAB
DATA_ADC[11] => N6_1.DATAB
DATA_ADC[11] => N5_3.DATAB
DATA_ADC[11] => N5_2.DATAB
DATA_ADC[11] => N5_1.DATAB
DATA_ADC[11] => N4_3.DATAB
DATA_ADC[11] => N4_2.DATAB
DATA_ADC[11] => N4_1.DATAB
DATA_ADC[11] => N3_3.DATAB
DATA_ADC[11] => N3_2.DATAB
DATA_ADC[11] => N3_1.DATAB
DATA_ADC[11] => N2_3.DATAB
DATA_ADC[11] => N2_2.DATAB
DATA_ADC[11] => N2_1.DATAB
DATA_ADC[11] => N1_3.DATAB
DATA_ADC[11] => N1_2.DATAB
DATA_ADC[11] => N1_1.DATAB
DATA_ADC[12] => Add3.IN28
DATA_ADC[12] => Add6.IN28
DATA_ADC[12] => Add9.IN28
DATA_ADC[12] => Add12.IN28
DATA_ADC[12] => Add15.IN28
DATA_ADC[12] => Add18.IN28
DATA_ADC[12] => Add21.IN28
DATA_ADC[12] => Add24.IN28
DATA_ADC[12] => Add27.IN28
DATA_ADC[12] => Add30.IN28
DATA_ADC[12] => Add33.IN28
DATA_ADC[12] => Add36.IN28
DATA_ADC[12] => Add39.IN28
DATA_ADC[12] => Add42.IN28
DATA_ADC[12] => Add45.IN28
DATA_ADC[12] => Add48.IN28
DATA_ADC[12] => Add51.IN28
DATA_ADC[12] => Add54.IN28
DATA_ADC[12] => Add57.IN28
DATA_ADC[12] => Add60.IN28
DATA_ADC[12] => Add63.IN28
DATA_ADC[12] => Add66.IN28
DATA_ADC[12] => Add69.IN28
DATA_ADC[12] => Add72.IN28
DATA_ADC[12] => N24_3.DATAB
DATA_ADC[12] => N24_2.DATAB
DATA_ADC[12] => N24_1.DATAB
DATA_ADC[12] => N23_3.DATAB
DATA_ADC[12] => N23_2.DATAB
DATA_ADC[12] => N23_1.DATAB
DATA_ADC[12] => N22_3.DATAB
DATA_ADC[12] => N22_2.DATAB
DATA_ADC[12] => N22_1.DATAB
DATA_ADC[12] => N21_3.DATAB
DATA_ADC[12] => N21_2.DATAB
DATA_ADC[12] => N21_1.DATAB
DATA_ADC[12] => N20_3.DATAB
DATA_ADC[12] => N20_2.DATAB
DATA_ADC[12] => N20_1.DATAB
DATA_ADC[12] => N19_3.DATAB
DATA_ADC[12] => N19_2.DATAB
DATA_ADC[12] => N19_1.DATAB
DATA_ADC[12] => N18_3.DATAB
DATA_ADC[12] => N18_2.DATAB
DATA_ADC[12] => N18_1.DATAB
DATA_ADC[12] => N17_3.DATAB
DATA_ADC[12] => N17_2.DATAB
DATA_ADC[12] => N17_1.DATAB
DATA_ADC[12] => N16_3.DATAB
DATA_ADC[12] => N16_2.DATAB
DATA_ADC[12] => N16_1.DATAB
DATA_ADC[12] => N15_3.DATAB
DATA_ADC[12] => N15_2.DATAB
DATA_ADC[12] => N15_1.DATAB
DATA_ADC[12] => N14_3.DATAB
DATA_ADC[12] => N14_2.DATAB
DATA_ADC[12] => N14_1.DATAB
DATA_ADC[12] => N13_3.DATAB
DATA_ADC[12] => N13_2.DATAB
DATA_ADC[12] => N13_1.DATAB
DATA_ADC[12] => N12_3.DATAB
DATA_ADC[12] => N12_2.DATAB
DATA_ADC[12] => N12_1.DATAB
DATA_ADC[12] => N11_3.DATAB
DATA_ADC[12] => N11_2.DATAB
DATA_ADC[12] => N11_1.DATAB
DATA_ADC[12] => N10_3.DATAB
DATA_ADC[12] => N10_2.DATAB
DATA_ADC[12] => N10_1.DATAB
DATA_ADC[12] => N9_3.DATAB
DATA_ADC[12] => N9_2.DATAB
DATA_ADC[12] => N9_1.DATAB
DATA_ADC[12] => N8_3.DATAB
DATA_ADC[12] => N8_2.DATAB
DATA_ADC[12] => N8_1.DATAB
DATA_ADC[12] => N7_3.DATAB
DATA_ADC[12] => N7_2.DATAB
DATA_ADC[12] => N7_1.DATAB
DATA_ADC[12] => N6_3.DATAB
DATA_ADC[12] => N6_2.DATAB
DATA_ADC[12] => N6_1.DATAB
DATA_ADC[12] => N5_3.DATAB
DATA_ADC[12] => N5_2.DATAB
DATA_ADC[12] => N5_1.DATAB
DATA_ADC[12] => N4_3.DATAB
DATA_ADC[12] => N4_2.DATAB
DATA_ADC[12] => N4_1.DATAB
DATA_ADC[12] => N3_3.DATAB
DATA_ADC[12] => N3_2.DATAB
DATA_ADC[12] => N3_1.DATAB
DATA_ADC[12] => N2_3.DATAB
DATA_ADC[12] => N2_2.DATAB
DATA_ADC[12] => N2_1.DATAB
DATA_ADC[12] => N1_3.DATAB
DATA_ADC[12] => N1_2.DATAB
DATA_ADC[12] => N1_1.DATAB
DATA_ADC[13] => Add66.IN7
DATA_ADC[13] => N22_3.DATAB
DATA_ADC[13] => N22_2.DATAB
DATA_ADC[13] => N22_1.DATAB
DATA_ADC[13] => Add63.IN27
DATA_ADC[13] => N21_3.DATAB
DATA_ADC[13] => N21_2.DATAB
DATA_ADC[13] => N21_1.DATAB
DATA_ADC[13] => Add60.IN27
DATA_ADC[13] => N20_3.DATAB
DATA_ADC[13] => N20_2.DATAB
DATA_ADC[13] => N20_1.DATAB
DATA_ADC[13] => Add57.IN27
DATA_ADC[13] => N19_3.DATAB
DATA_ADC[13] => N19_2.DATAB
DATA_ADC[13] => N19_1.DATAB
DATA_ADC[13] => Add54.IN27
DATA_ADC[13] => N18_3.DATAB
DATA_ADC[13] => N18_2.DATAB
DATA_ADC[13] => N18_1.DATAB
DATA_ADC[13] => Add51.IN27
DATA_ADC[13] => N17_3.DATAB
DATA_ADC[13] => N17_2.DATAB
DATA_ADC[13] => N17_1.DATAB
DATA_ADC[13] => Add48.IN27
DATA_ADC[13] => N16_3.DATAB
DATA_ADC[13] => N16_2.DATAB
DATA_ADC[13] => N16_1.DATAB
DATA_ADC[13] => Add45.IN27
DATA_ADC[13] => N15_3.DATAB
DATA_ADC[13] => N15_2.DATAB
DATA_ADC[13] => N15_1.DATAB
DATA_ADC[13] => Add42.IN27
DATA_ADC[13] => N14_3.DATAB
DATA_ADC[13] => N14_2.DATAB
DATA_ADC[13] => N14_1.DATAB
DATA_ADC[13] => Add39.IN27
DATA_ADC[13] => N13_3.DATAB
DATA_ADC[13] => N13_2.DATAB
DATA_ADC[13] => Add12.IN27
DATA_ADC[13] => N4_3.DATAB
DATA_ADC[13] => N13_1.DATAB
DATA_ADC[13] => Add36.IN27
DATA_ADC[13] => N4_2.DATAB
DATA_ADC[13] => N4_1.DATAB
DATA_ADC[13] => N12_3.DATAB
DATA_ADC[13] => N12_2.DATAB
DATA_ADC[13] => Add9.IN27
DATA_ADC[13] => N3_3.DATAB
DATA_ADC[13] => N12_1.DATAB
DATA_ADC[13] => Add33.IN27
DATA_ADC[13] => N3_2.DATAB
DATA_ADC[13] => N11_3.DATAB
DATA_ADC[13] => N3_1.DATAB
DATA_ADC[13] => N11_2.DATAB
DATA_ADC[13] => Add6.IN27
DATA_ADC[13] => N11_1.DATAB
DATA_ADC[13] => N2_3.DATAB
DATA_ADC[13] => Add30.IN27
DATA_ADC[13] => N2_2.DATAB
DATA_ADC[13] => N10_3.DATAB
DATA_ADC[13] => N2_1.DATAB
DATA_ADC[13] => N10_2.DATAB
DATA_ADC[13] => Add3.IN27
DATA_ADC[13] => N10_1.DATAB
DATA_ADC[13] => N1_3.DATAB
DATA_ADC[13] => Add27.IN27
DATA_ADC[13] => N9_3.DATAB
DATA_ADC[13] => N1_2.DATAB
DATA_ADC[13] => N1_1.DATAB
DATA_ADC[13] => N9_2.DATAB
DATA_ADC[13] => N9_1.DATAB
DATA_ADC[13] => Add24.IN27
DATA_ADC[13] => N8_3.DATAB
DATA_ADC[13] => N8_2.DATAB
DATA_ADC[13] => N8_1.DATAB
DATA_ADC[13] => Add21.IN27
DATA_ADC[13] => N7_3.DATAB
DATA_ADC[13] => N7_2.DATAB
DATA_ADC[13] => N7_1.DATAB
DATA_ADC[13] => Add18.IN27
DATA_ADC[13] => N6_3.DATAB
DATA_ADC[13] => N6_2.DATAB
DATA_ADC[13] => N6_1.DATAB
DATA_ADC[13] => Add15.IN27
DATA_ADC[13] => N5_3.DATAB
DATA_ADC[13] => N5_2.DATAB
DATA_ADC[13] => N5_1.DATAB
DATA_ADC[13] => N23_1.DATAB
DATA_ADC[13] => N23_2.DATAB
DATA_ADC[13] => N23_3.DATAB
DATA_ADC[13] => Add69.IN7
DATA_ADC[13] => N24_1.DATAB
DATA_ADC[13] => N24_2.DATAB
DATA_ADC[13] => N24_3.DATAB
DATA_ADC[13] => Add72.IN7
EOC_ADC => RD_ADC.DATAIN
CONVST_ADC <= CONVST_ADC_Reg.DB_MAX_OUTPUT_PORT_TYPE
RD_ADC <= EOC_ADC.DB_MAX_OUTPUT_PORT_TYPE
CS_ADC <= <GND>


|TOP|Clock_TOP:inst4
Clock_Board_BMQ => Counter_BMQ[0].CLK
Clock_Board_BMQ => Counter_BMQ[1].CLK
Clock_Board_BMQ => Counter_BMQ[2].CLK
Clock_Board_BMQ => Counter_BMQ[3].CLK
Clock_Board_BMQ => Counter_BMQ[4].CLK
Clock_Board_BMQ => Counter_BMQ[5].CLK
Clock_Board_BMQ => Counter_BMQ[6].CLK
Clock_Board_BMQ => Counter_BMQ[7].CLK
Clock_Board_BMQ => Counter_BMQ[8].CLK
Clock_Board_BMQ => Counter_BMQ[9].CLK
Clock_Board_BMQ => Counter_BMQ[10].CLK
Clock_Board_BMQ => Counter_BMQ[11].CLK
Clock_Board_BMQ => Counter_BMQ[12].CLK
Clock_Board_BMQ => Counter_BMQ[13].CLK
Clock_Board_BMQ => Counter_BMQ[14].CLK
Clock_Board_BMQ => Counter_BMQ[15].CLK
Clock_Board_BMQ => Counter_BMQ[16].CLK
Clock_Board_BMQ => Counter_BMQ[17].CLK
Clock_Board_BMQ => Counter_BMQ[18].CLK
Clock_Board_BMQ => Counter_BMQ[19].CLK
Clock_Board_BMQ => Counter_BMQ[20].CLK
Clock_Board_BMQ => Counter_BMQ[21].CLK
Clock_Board_BMQ => Counter_BMQ[22].CLK
Clock_Board_BMQ => Counter_BMQ[23].CLK
Clock_Board_BMQ => Counter_BMQ[24].CLK
Clock_Board_BMQ => Counter_BMQ[25].CLK
Clock_Board_BMQ => Counter_BMQ[26].CLK
Clock_Board_BMQ => Counter_BMQ[27].CLK
Clock_Board_BMQ => Counter_BMQ[28].CLK
Clock_Board_BMQ => Counter_BMQ[29].CLK
Clock_Board_BMQ => Counter_BMQ[30].CLK
Clock_Board_BMQ => Counter_BMQ[31].CLK
Clock_Board_BMQ => Clock_BMQ_Reg.CLK
Clock_Board_Dig => Clock_Digtal.DATAIN
Clock_BMQ <= Clock_BMQ_Reg.DB_MAX_OUTPUT_PORT_TYPE
Clock_Digtal <= Clock_Board_Dig.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Encoder_TOP:inst1
CLOCK_BMQ => CLOCK_BMQ.IN2
CS_Analog <= Encoder_Main:BMQ.CS_Analog
ID_Analog[0] <= Encoder_Main:BMQ.ID_Analog
ID_Analog[1] <= Encoder_Main:BMQ.ID_Analog
ID_Analog[2] <= Encoder_Main:BMQ.ID_Analog
ID_Analog[3] <= Encoder_Main:BMQ.ID_Analog
ID_Analog[4] <= Encoder_Main:BMQ.ID_Analog
ID_Analog[5] <= Encoder_Main:BMQ.ID_Analog
DataBus_Analog[0] => DataBus_Analog[0].IN1
DataBus_Analog[1] => DataBus_Analog[1].IN1
DataBus_Analog[2] => DataBus_Analog[2].IN1
DataBus_Analog[3] => DataBus_Analog[3].IN1
DataBus_Analog[4] => DataBus_Analog[4].IN1
DataBus_Analog[5] => DataBus_Analog[5].IN1
DataBus_Analog[6] => DataBus_Analog[6].IN1
DataBus_Analog[7] => DataBus_Analog[7].IN1
DataBus_Analog[8] => DataBus_Analog[8].IN1
DataBus_Analog[9] => DataBus_Analog[9].IN1
DataBus_Analog[10] => DataBus_Analog[10].IN1
DataBus_Analog[11] => DataBus_Analog[11].IN1
DataBus_Analog[12] => DataBus_Analog[12].IN1
DataBus_Analog[13] => DataBus_Analog[13].IN1
DataBus_Digtal[0] => DataBus_Digtal[0].IN1
DataBus_Digtal[1] => DataBus_Digtal[1].IN1
DataBus_Digtal[2] => DataBus_Digtal[2].IN1
DataBus_Digtal[3] => DataBus_Digtal[3].IN1
DataBus_Digtal[4] => DataBus_Digtal[4].IN1
DataBus_Digtal[5] => DataBus_Digtal[5].IN1
DataBus_Digtal[6] => DataBus_Digtal[6].IN1
DataBus_Digtal[7] => DataBus_Digtal[7].IN1
CS_Digtal[0] <= Encoder_Main:BMQ.CS_Digtal
CS_Digtal[1] <= Encoder_Main:BMQ.CS_Digtal
CS_Digtal[2] <= Encoder_Main:BMQ.CS_Digtal
CS_Digtal[3] <= Encoder_Main:BMQ.CS_Digtal
CS_Digtal[4] <= Encoder_Main:BMQ.CS_Digtal
CS_Digtal[5] <= Encoder_Main:BMQ.CS_Digtal
CS_Digtal[6] <= Encoder_Main:BMQ.CS_Digtal
CS_Digtal[7] <= Encoder_Main:BMQ.CS_Digtal
DataBus_Extern[0] => DataBus_Extern[0].IN1
DataBus_Extern[1] => DataBus_Extern[1].IN1
DataBus_Extern[2] => DataBus_Extern[2].IN1
DataBus_Extern[3] => DataBus_Extern[3].IN1
DataBus_Extern[4] => DataBus_Extern[4].IN1
DataBus_Extern[5] => DataBus_Extern[5].IN1
DataBus_Extern[6] => DataBus_Extern[6].IN1
DataBus_Extern[7] => DataBus_Extern[7].IN1
CS_Extern[0] <= Encoder_Main:BMQ.CS_Extern
CS_Extern[1] <= Encoder_Main:BMQ.CS_Extern
CS_Extern[2] <= Encoder_Main:BMQ.CS_Extern
CS_Extern[3] <= Encoder_Main:BMQ.CS_Extern
CS_Extern[4] <= Encoder_Main:BMQ.CS_Extern
CS_Extern[5] <= Encoder_Main:BMQ.CS_Extern
CS_Extern[6] <= Encoder_Main:BMQ.CS_Extern
CS_Extern[7] <= Encoder_Main:BMQ.CS_Extern
PCM <= Encoder_Main:BMQ.PCM


|TOP|Encoder_TOP:inst1|Encoder_Configer_Read:Configer_Inst
CLOCK_BMQ => CLOCK_BMQ.IN1
ID_Channel[0] => ID_Channel[0].IN1
ID_Channel[1] => ID_Channel[1].IN1
ID_Channel[2] => ID_Channel[2].IN1
ID_Channel[3] => ID_Channel[3].IN1
ID_Channel[4] => ID_Channel[4].IN1
ID_Channel[5] => ID_Channel[5].IN1
ID_Channel[6] => ID_Channel[6].IN1
Configer_Word[0] <= ROM_Encoder:Encoder_ROM.q
Configer_Word[1] <= ROM_Encoder:Encoder_ROM.q
Configer_Word[2] <= ROM_Encoder:Encoder_ROM.q
Configer_Word[3] <= ROM_Encoder:Encoder_ROM.q
Configer_Word[4] <= ROM_Encoder:Encoder_ROM.q
Configer_Word[5] <= ROM_Encoder:Encoder_ROM.q
Configer_Word[6] <= ROM_Encoder:Encoder_ROM.q
Configer_Word[7] <= ROM_Encoder:Encoder_ROM.q
Configer_Word[8] <= ROM_Encoder:Encoder_ROM.q
Configer_Word[9] <= ROM_Encoder:Encoder_ROM.q
Configer_Word[10] <= ROM_Encoder:Encoder_ROM.q
Configer_Word[11] <= ROM_Encoder:Encoder_ROM.q
Configer_Word[12] <= ROM_Encoder:Encoder_ROM.q
Configer_Word[13] <= ROM_Encoder:Encoder_ROM.q
Configer_Word[14] <= ROM_Encoder:Encoder_ROM.q
Configer_Word[15] <= ROM_Encoder:Encoder_ROM.q


|TOP|Encoder_TOP:inst1|Encoder_Configer_Read:Configer_Inst|ROM_Encoder:Encoder_ROM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|TOP|Encoder_TOP:inst1|Encoder_Configer_Read:Configer_Inst|ROM_Encoder:Encoder_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_o9a1:auto_generated.address_a[0]
address_a[1] => altsyncram_o9a1:auto_generated.address_a[1]
address_a[2] => altsyncram_o9a1:auto_generated.address_a[2]
address_a[3] => altsyncram_o9a1:auto_generated.address_a[3]
address_a[4] => altsyncram_o9a1:auto_generated.address_a[4]
address_a[5] => altsyncram_o9a1:auto_generated.address_a[5]
address_a[6] => altsyncram_o9a1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o9a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_o9a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_o9a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_o9a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_o9a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_o9a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_o9a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_o9a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_o9a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_o9a1:auto_generated.q_a[8]
q_a[9] <= altsyncram_o9a1:auto_generated.q_a[9]
q_a[10] <= altsyncram_o9a1:auto_generated.q_a[10]
q_a[11] <= altsyncram_o9a1:auto_generated.q_a[11]
q_a[12] <= altsyncram_o9a1:auto_generated.q_a[12]
q_a[13] <= altsyncram_o9a1:auto_generated.q_a[13]
q_a[14] <= altsyncram_o9a1:auto_generated.q_a[14]
q_a[15] <= altsyncram_o9a1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|Encoder_TOP:inst1|Encoder_Configer_Read:Configer_Inst|ROM_Encoder:Encoder_ROM|altsyncram:altsyncram_component|altsyncram_o9a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|TOP|Encoder_TOP:inst1|Encoder_Generate_Counter:CLOCK_Bits_Inst
CLOCK_BMQ => Counter_CLOCK[0].CLK
CLOCK_BMQ => Counter_CLOCK[1].CLK
CLOCK_BMQ => Counter_CLOCK[2].CLK
CLOCK_BMQ => Counter_CLOCK[3].CLK
CLOCK_BMQ => Counter_CLOCK[4].CLK
CLOCK_BMQ => Counter_CLOCK[5].CLK
CLOCK_BMQ => Counter_CLOCK[6].CLK
CLOCK_BMQ => Counter_CLOCK[7].CLK
CLOCK_BMQ => Counter_CLOCK[8].CLK
CLOCK_BMQ => Counter_CLOCK[9].CLK
CLOCK_BMQ => Counter_CLOCK[10].CLK
CLOCK_BMQ => Counter_CLOCK[11].CLK
CLOCK_BMQ => Counter_CLOCK[12].CLK
CLOCK_BMQ => Counter_CLOCK[13].CLK
CLOCK_BMQ => Counter_CLOCK[14].CLK
CLOCK_BMQ => Counter_CLOCK[15].CLK
CLOCK_BMQ => Counter_CLOCK[16].CLK
CLOCK_BMQ => Counter_CLOCK[17].CLK
CLOCK_BMQ => Counter_CLOCK[18].CLK
CLOCK_BMQ => Counter_CLOCK[19].CLK
CLOCK_BMQ => Counter_CLOCK[20].CLK
CLOCK_BMQ => Counter_CLOCK[21].CLK
CLOCK_BMQ => Counter_CLOCK[22].CLK
CLOCK_BMQ => Counter_CLOCK[23].CLK
CLOCK_BMQ => Counter_CLOCK[24].CLK
CLOCK_BMQ => Counter_CLOCK[25].CLK
CLOCK_BMQ => Counter_CLOCK[26].CLK
CLOCK_BMQ => Counter_CLOCK[27].CLK
CLOCK_BMQ => Counter_CLOCK[28].CLK
CLOCK_BMQ => Counter_CLOCK[29].CLK
CLOCK_BMQ => Counter_CLOCK[30].CLK
CLOCK_BMQ => Counter_CLOCK[31].CLK
CLOCK_Bit <= Counter_CLOCK[0].DB_MAX_OUTPUT_PORT_TYPE
Counter_Bits[0] <= Counter_CLOCK[1].DB_MAX_OUTPUT_PORT_TYPE
Counter_Bits[1] <= Counter_CLOCK[2].DB_MAX_OUTPUT_PORT_TYPE
Counter_Bits[2] <= Counter_CLOCK[3].DB_MAX_OUTPUT_PORT_TYPE
Counter_Channel[0] <= Counter_CLOCK[4].DB_MAX_OUTPUT_PORT_TYPE
Counter_Channel[1] <= Counter_CLOCK[5].DB_MAX_OUTPUT_PORT_TYPE
Counter_Channel[2] <= Counter_CLOCK[6].DB_MAX_OUTPUT_PORT_TYPE
Counter_Channel[3] <= Counter_CLOCK[7].DB_MAX_OUTPUT_PORT_TYPE
Counter_Channel[4] <= Counter_CLOCK[8].DB_MAX_OUTPUT_PORT_TYPE
Counter_Channel[5] <= Counter_CLOCK[9].DB_MAX_OUTPUT_PORT_TYPE
Counter_Channel[6] <= Counter_CLOCK[10].DB_MAX_OUTPUT_PORT_TYPE
Counter_Frame[0] <= Counter_CLOCK[11].DB_MAX_OUTPUT_PORT_TYPE
Counter_Frame[1] <= Counter_CLOCK[12].DB_MAX_OUTPUT_PORT_TYPE
Counter_Frame[2] <= Counter_CLOCK[13].DB_MAX_OUTPUT_PORT_TYPE
Counter_Frame[3] <= Counter_CLOCK[14].DB_MAX_OUTPUT_PORT_TYPE
Counter_Frame[4] <= Counter_CLOCK[15].DB_MAX_OUTPUT_PORT_TYPE
Counter_Frame[5] <= Counter_CLOCK[16].DB_MAX_OUTPUT_PORT_TYPE
Counter_Frame[6] <= Counter_CLOCK[17].DB_MAX_OUTPUT_PORT_TYPE
Counter_Frame[7] <= Counter_CLOCK[18].DB_MAX_OUTPUT_PORT_TYPE
Counter_Frame[8] <= Counter_CLOCK[19].DB_MAX_OUTPUT_PORT_TYPE
Counter_Frame[9] <= Counter_CLOCK[20].DB_MAX_OUTPUT_PORT_TYPE
Counter_Frame[10] <= Counter_CLOCK[21].DB_MAX_OUTPUT_PORT_TYPE
Counter_Frame[11] <= Counter_CLOCK[22].DB_MAX_OUTPUT_PORT_TYPE
Counter_Frame[12] <= Counter_CLOCK[23].DB_MAX_OUTPUT_PORT_TYPE
Counter_Frame[13] <= Counter_CLOCK[24].DB_MAX_OUTPUT_PORT_TYPE
Counter_Frame[14] <= Counter_CLOCK[25].DB_MAX_OUTPUT_PORT_TYPE
Counter_Frame[15] <= Counter_CLOCK[26].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Encoder_TOP:inst1|Encoder_Main:BMQ
CLOCK_Bit => Value_PCM_Reg[0].CLK
CLOCK_Bit => Value_PCM_Reg[1].CLK
CLOCK_Bit => Value_PCM_Reg[2].CLK
CLOCK_Bit => Value_PCM_Reg[3].CLK
CLOCK_Bit => Value_PCM_Reg[4].CLK
CLOCK_Bit => Value_PCM_Reg[5].CLK
CLOCK_Bit => Value_PCM_Reg[6].CLK
CLOCK_Bit => PCM_Reg.CLK
CLOCK_Bit => Value_Channel_Reg[0].CLK
CLOCK_Bit => Value_Channel_Reg[1].CLK
CLOCK_Bit => Value_Channel_Reg[2].CLK
CLOCK_Bit => Value_Channel_Reg[3].CLK
CLOCK_Bit => Value_Channel_Reg[4].CLK
CLOCK_Bit => Value_Channel_Reg[5].CLK
CLOCK_Bit => Value_Channel_Reg[6].CLK
CLOCK_Bit => Value_Channel_Reg[7].CLK
CLOCK_Bit => Value_Analog_Reg[0].CLK
CLOCK_Bit => Value_Analog_Reg[1].CLK
CLOCK_Bit => Value_Analog_Reg[2].CLK
CLOCK_Bit => Value_Analog_Reg[3].CLK
CLOCK_Bit => Value_Analog_Reg[4].CLK
CLOCK_Bit => Value_Analog_Reg[5].CLK
CLOCK_Bit => CS_Extern_Reg[0].CLK
CLOCK_Bit => CS_Extern_Reg[1].CLK
CLOCK_Bit => CS_Extern_Reg[2].CLK
CLOCK_Bit => CS_Extern_Reg[3].CLK
CLOCK_Bit => CS_Extern_Reg[4].CLK
CLOCK_Bit => CS_Extern_Reg[5].CLK
CLOCK_Bit => CS_Extern_Reg[6].CLK
CLOCK_Bit => CS_Extern_Reg[7].CLK
CLOCK_Bit => CS_Digtal_Reg[0].CLK
CLOCK_Bit => CS_Digtal_Reg[1].CLK
CLOCK_Bit => CS_Digtal_Reg[2].CLK
CLOCK_Bit => CS_Digtal_Reg[3].CLK
CLOCK_Bit => CS_Digtal_Reg[4].CLK
CLOCK_Bit => CS_Digtal_Reg[5].CLK
CLOCK_Bit => CS_Digtal_Reg[6].CLK
CLOCK_Bit => CS_Digtal_Reg[7].CLK
CLOCK_Bit => ID_Analog_Reg[0].CLK
CLOCK_Bit => ID_Analog_Reg[1].CLK
CLOCK_Bit => ID_Analog_Reg[2].CLK
CLOCK_Bit => ID_Analog_Reg[3].CLK
CLOCK_Bit => ID_Analog_Reg[4].CLK
CLOCK_Bit => ID_Analog_Reg[5].CLK
CLOCK_Bit => CS_Analog_Reg.CLK
CLOCK_Bit => Value_Analog[0].CLK
CLOCK_Bit => Value_Analog[1].CLK
CLOCK_Bit => Value_Analog[2].CLK
CLOCK_Bit => Value_Analog[3].CLK
CLOCK_Bit => Type_B_Channel[0].CLK
CLOCK_Bit => Type_B_Channel[1].CLK
CLOCK_Bit => Type_B_Channel[2].CLK
CLOCK_Bit => Type_B_Channel[3].CLK
CLOCK_Bit => Type_B_Channel[4].CLK
CLOCK_Bit => Type_B_Channel[5].CLK
CLOCK_Bit => Type_B_Channel[6].CLK
CLOCK_Bit => Type_B_Channel[7].CLK
CLOCK_Bit => Type_Channel[0].CLK
CLOCK_Bit => Type_Channel[1].CLK
CLOCK_Bit => Type_Channel[2].CLK
Counter_Bits[0] => Mux8.IN2
Counter_Bits[0] => Decoder0.IN2
Counter_Bits[0] => Equal0.IN0
Counter_Bits[0] => Equal1.IN2
Counter_Bits[0] => Equal6.IN2
Counter_Bits[1] => Mux8.IN1
Counter_Bits[1] => Decoder0.IN1
Counter_Bits[1] => Equal0.IN2
Counter_Bits[1] => Equal1.IN0
Counter_Bits[1] => Equal6.IN1
Counter_Bits[2] => Mux8.IN0
Counter_Bits[2] => Decoder0.IN0
Counter_Bits[2] => Equal0.IN1
Counter_Bits[2] => Equal1.IN1
Counter_Bits[2] => Equal6.IN0
Counter_Channel[0] => ~NO_FANOUT~
Counter_Channel[1] => ~NO_FANOUT~
Counter_Channel[2] => ~NO_FANOUT~
Counter_Channel[3] => ~NO_FANOUT~
Counter_Channel[4] => ~NO_FANOUT~
Counter_Channel[5] => ~NO_FANOUT~
Counter_Channel[6] => ~NO_FANOUT~
Counter_Frame[0] => Value_Channel_Reg.DATAB
Counter_Frame[1] => Value_Channel_Reg.DATAB
Counter_Frame[2] => Value_Channel_Reg.DATAB
Counter_Frame[3] => Value_Channel_Reg.DATAB
Counter_Frame[4] => Value_Channel_Reg.DATAB
Counter_Frame[5] => Value_Channel_Reg.DATAB
Counter_Frame[6] => Value_Channel_Reg.DATAB
Counter_Frame[7] => Value_Channel_Reg.DATAB
Counter_Frame[8] => Value_Channel_Reg.DATAB
Counter_Frame[9] => Value_Channel_Reg.DATAB
Counter_Frame[10] => Value_Channel_Reg.DATAB
Counter_Frame[11] => Value_Channel_Reg.DATAB
Counter_Frame[12] => Value_Channel_Reg.DATAB
Counter_Frame[13] => Value_Channel_Reg.DATAB
Counter_Frame[14] => Value_Channel_Reg.DATAB
Counter_Frame[15] => Value_Channel_Reg.DATAB
Configer_Word[0] => Value_Analog[0].DATAIN
Configer_Word[1] => Value_Analog[1].DATAIN
Configer_Word[2] => Value_Analog[2].DATAIN
Configer_Word[3] => Value_Analog[3].DATAIN
Configer_Word[4] => Type_B_Channel[0].DATAIN
Configer_Word[5] => Type_B_Channel[1].DATAIN
Configer_Word[6] => Type_B_Channel[2].DATAIN
Configer_Word[7] => Type_B_Channel[3].DATAIN
Configer_Word[8] => Type_B_Channel[4].DATAIN
Configer_Word[9] => Type_B_Channel[5].DATAIN
Configer_Word[10] => Type_B_Channel[6].DATAIN
Configer_Word[11] => Type_B_Channel[7].DATAIN
Configer_Word[12] => Type_Channel[0].DATAIN
Configer_Word[13] => Type_Channel[1].DATAIN
Configer_Word[14] => Type_Channel[2].DATAIN
Configer_Word[15] => ~NO_FANOUT~
CS_Analog <= CS_Analog_Reg.DB_MAX_OUTPUT_PORT_TYPE
ID_Analog[0] <= ID_Analog_Reg[0].DB_MAX_OUTPUT_PORT_TYPE
ID_Analog[1] <= ID_Analog_Reg[1].DB_MAX_OUTPUT_PORT_TYPE
ID_Analog[2] <= ID_Analog_Reg[2].DB_MAX_OUTPUT_PORT_TYPE
ID_Analog[3] <= ID_Analog_Reg[3].DB_MAX_OUTPUT_PORT_TYPE
ID_Analog[4] <= ID_Analog_Reg[4].DB_MAX_OUTPUT_PORT_TYPE
ID_Analog[5] <= ID_Analog_Reg[5].DB_MAX_OUTPUT_PORT_TYPE
DataBus_Analog[0] => Mux7.IN11
DataBus_Analog[0] => Mux7.IN12
DataBus_Analog[0] => Mux7.IN13
DataBus_Analog[0] => Mux7.IN14
DataBus_Analog[0] => Mux7.IN15
DataBus_Analog[0] => Value_Analog_Reg.DATAB
DataBus_Analog[1] => Mux6.IN11
DataBus_Analog[1] => Mux6.IN12
DataBus_Analog[1] => Mux6.IN13
DataBus_Analog[1] => Mux6.IN14
DataBus_Analog[1] => Mux6.IN15
DataBus_Analog[1] => Mux7.IN9
DataBus_Analog[1] => Mux7.IN10
DataBus_Analog[1] => Value_Analog_Reg.DATAB
DataBus_Analog[2] => Mux5.IN11
DataBus_Analog[2] => Mux5.IN12
DataBus_Analog[2] => Mux5.IN13
DataBus_Analog[2] => Mux5.IN14
DataBus_Analog[2] => Mux5.IN15
DataBus_Analog[2] => Mux6.IN9
DataBus_Analog[2] => Mux6.IN10
DataBus_Analog[2] => Mux7.IN7
DataBus_Analog[2] => Mux7.IN8
DataBus_Analog[2] => Value_Analog_Reg.DATAB
DataBus_Analog[3] => Mux4.IN11
DataBus_Analog[3] => Mux4.IN12
DataBus_Analog[3] => Mux4.IN13
DataBus_Analog[3] => Mux4.IN14
DataBus_Analog[3] => Mux4.IN15
DataBus_Analog[3] => Mux5.IN9
DataBus_Analog[3] => Mux5.IN10
DataBus_Analog[3] => Mux6.IN7
DataBus_Analog[3] => Mux6.IN8
DataBus_Analog[3] => Mux7.IN5
DataBus_Analog[3] => Mux7.IN6
DataBus_Analog[3] => Value_Analog_Reg.DATAB
DataBus_Analog[4] => Mux3.IN11
DataBus_Analog[4] => Mux3.IN12
DataBus_Analog[4] => Mux3.IN13
DataBus_Analog[4] => Mux3.IN14
DataBus_Analog[4] => Mux3.IN15
DataBus_Analog[4] => Mux4.IN9
DataBus_Analog[4] => Mux4.IN10
DataBus_Analog[4] => Mux5.IN7
DataBus_Analog[4] => Mux5.IN8
DataBus_Analog[4] => Mux6.IN5
DataBus_Analog[4] => Mux6.IN6
DataBus_Analog[4] => Mux7.IN3
DataBus_Analog[4] => Mux7.IN4
DataBus_Analog[4] => Value_Analog_Reg.DATAB
DataBus_Analog[5] => Mux2.IN11
DataBus_Analog[5] => Mux2.IN12
DataBus_Analog[5] => Mux2.IN13
DataBus_Analog[5] => Mux2.IN14
DataBus_Analog[5] => Mux2.IN15
DataBus_Analog[5] => Mux3.IN9
DataBus_Analog[5] => Mux3.IN10
DataBus_Analog[5] => Mux4.IN7
DataBus_Analog[5] => Mux4.IN8
DataBus_Analog[5] => Mux5.IN5
DataBus_Analog[5] => Mux5.IN6
DataBus_Analog[5] => Mux6.IN3
DataBus_Analog[5] => Mux6.IN4
DataBus_Analog[5] => Mux7.IN1
DataBus_Analog[5] => Mux7.IN2
DataBus_Analog[5] => Value_Analog_Reg.DATAB
DataBus_Analog[6] => Mux1.IN11
DataBus_Analog[6] => Mux1.IN12
DataBus_Analog[6] => Mux1.IN13
DataBus_Analog[6] => Mux1.IN14
DataBus_Analog[6] => Mux1.IN15
DataBus_Analog[6] => Mux2.IN9
DataBus_Analog[6] => Mux2.IN10
DataBus_Analog[6] => Mux3.IN7
DataBus_Analog[6] => Mux3.IN8
DataBus_Analog[6] => Mux4.IN5
DataBus_Analog[6] => Mux4.IN6
DataBus_Analog[6] => Mux5.IN3
DataBus_Analog[6] => Mux5.IN4
DataBus_Analog[6] => Mux6.IN1
DataBus_Analog[6] => Mux6.IN2
DataBus_Analog[6] => Mux7.IN0
DataBus_Analog[6] => Value_Channel_Reg.DATAB
DataBus_Analog[7] => Mux0.IN12
DataBus_Analog[7] => Mux0.IN13
DataBus_Analog[7] => Mux0.IN14
DataBus_Analog[7] => Mux0.IN15
DataBus_Analog[7] => Mux1.IN9
DataBus_Analog[7] => Mux1.IN10
DataBus_Analog[7] => Mux2.IN7
DataBus_Analog[7] => Mux2.IN8
DataBus_Analog[7] => Mux3.IN5
DataBus_Analog[7] => Mux3.IN6
DataBus_Analog[7] => Mux4.IN3
DataBus_Analog[7] => Mux4.IN4
DataBus_Analog[7] => Mux5.IN1
DataBus_Analog[7] => Mux5.IN2
DataBus_Analog[7] => Mux6.IN0
DataBus_Analog[7] => Value_Channel_Reg.DATAB
DataBus_Analog[8] => Mux0.IN11
DataBus_Analog[8] => Mux1.IN7
DataBus_Analog[8] => Mux1.IN8
DataBus_Analog[8] => Mux2.IN5
DataBus_Analog[8] => Mux2.IN6
DataBus_Analog[8] => Mux3.IN3
DataBus_Analog[8] => Mux3.IN4
DataBus_Analog[8] => Mux4.IN1
DataBus_Analog[8] => Mux4.IN2
DataBus_Analog[8] => Mux5.IN0
DataBus_Analog[8] => Value_Channel_Reg.DATAB
DataBus_Analog[9] => Mux0.IN10
DataBus_Analog[9] => Mux1.IN5
DataBus_Analog[9] => Mux1.IN6
DataBus_Analog[9] => Mux2.IN3
DataBus_Analog[9] => Mux2.IN4
DataBus_Analog[9] => Mux3.IN1
DataBus_Analog[9] => Mux3.IN2
DataBus_Analog[9] => Mux4.IN0
DataBus_Analog[9] => Value_Channel_Reg.DATAB
DataBus_Analog[10] => Mux0.IN9
DataBus_Analog[10] => Mux1.IN3
DataBus_Analog[10] => Mux1.IN4
DataBus_Analog[10] => Mux2.IN1
DataBus_Analog[10] => Mux2.IN2
DataBus_Analog[10] => Mux3.IN0
DataBus_Analog[10] => Value_Channel_Reg.DATAB
DataBus_Analog[11] => Mux0.IN8
DataBus_Analog[11] => Mux1.IN1
DataBus_Analog[11] => Mux1.IN2
DataBus_Analog[11] => Mux2.IN0
DataBus_Analog[11] => Value_Channel_Reg.DATAB
DataBus_Analog[12] => Mux0.IN7
DataBus_Analog[12] => Mux1.IN0
DataBus_Analog[12] => Value_Channel_Reg.DATAB
DataBus_Analog[13] => Mux0.IN0
DataBus_Analog[13] => Mux0.IN1
DataBus_Analog[13] => Mux0.IN2
DataBus_Analog[13] => Mux0.IN3
DataBus_Analog[13] => Mux0.IN4
DataBus_Analog[13] => Mux0.IN5
DataBus_Analog[13] => Mux0.IN6
DataBus_Analog[13] => Value_Channel_Reg.DATAB
DataBus_Digtal[0] => Value_Channel_Reg.DATAB
DataBus_Digtal[1] => Value_Channel_Reg.DATAB
DataBus_Digtal[2] => Value_Channel_Reg.DATAB
DataBus_Digtal[3] => Value_Channel_Reg.DATAB
DataBus_Digtal[4] => Value_Channel_Reg.DATAB
DataBus_Digtal[5] => Value_Channel_Reg.DATAB
DataBus_Digtal[6] => Value_Channel_Reg.DATAB
DataBus_Digtal[7] => Value_Channel_Reg.DATAB
CS_Digtal[0] <= CS_Digtal_Reg[0].DB_MAX_OUTPUT_PORT_TYPE
CS_Digtal[1] <= CS_Digtal_Reg[1].DB_MAX_OUTPUT_PORT_TYPE
CS_Digtal[2] <= CS_Digtal_Reg[2].DB_MAX_OUTPUT_PORT_TYPE
CS_Digtal[3] <= CS_Digtal_Reg[3].DB_MAX_OUTPUT_PORT_TYPE
CS_Digtal[4] <= CS_Digtal_Reg[4].DB_MAX_OUTPUT_PORT_TYPE
CS_Digtal[5] <= CS_Digtal_Reg[5].DB_MAX_OUTPUT_PORT_TYPE
CS_Digtal[6] <= CS_Digtal_Reg[6].DB_MAX_OUTPUT_PORT_TYPE
CS_Digtal[7] <= CS_Digtal_Reg[7].DB_MAX_OUTPUT_PORT_TYPE
DataBus_Extern[0] => Value_Channel_Reg.DATAB
DataBus_Extern[1] => Value_Channel_Reg.DATAB
DataBus_Extern[2] => Value_Channel_Reg.DATAB
DataBus_Extern[3] => Value_Channel_Reg.DATAB
DataBus_Extern[4] => Value_Channel_Reg.DATAB
DataBus_Extern[5] => Value_Channel_Reg.DATAB
DataBus_Extern[6] => Value_Channel_Reg.DATAB
DataBus_Extern[7] => Value_Channel_Reg.DATAB
CS_Extern[0] <= CS_Extern_Reg[0].DB_MAX_OUTPUT_PORT_TYPE
CS_Extern[1] <= CS_Extern_Reg[1].DB_MAX_OUTPUT_PORT_TYPE
CS_Extern[2] <= CS_Extern_Reg[2].DB_MAX_OUTPUT_PORT_TYPE
CS_Extern[3] <= CS_Extern_Reg[3].DB_MAX_OUTPUT_PORT_TYPE
CS_Extern[4] <= CS_Extern_Reg[4].DB_MAX_OUTPUT_PORT_TYPE
CS_Extern[5] <= CS_Extern_Reg[5].DB_MAX_OUTPUT_PORT_TYPE
CS_Extern[6] <= CS_Extern_Reg[6].DB_MAX_OUTPUT_PORT_TYPE
CS_Extern[7] <= CS_Extern_Reg[7].DB_MAX_OUTPUT_PORT_TYPE
PCM <= PCM_Reg.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Digtal_TOP_256Byte:inst2
Clock_29491200Hz => Clock_29491200Hz.IN3
CS_Digtal => CS_Digtal.IN1
Rx_Digtal => Rx_Digtal.IN1
Data_Digtal[0] <= Digtal_Main:RAM_RW.Out_Data
Data_Digtal[1] <= Digtal_Main:RAM_RW.Out_Data
Data_Digtal[2] <= Digtal_Main:RAM_RW.Out_Data
Data_Digtal[3] <= Digtal_Main:RAM_RW.Out_Data
Data_Digtal[4] <= Digtal_Main:RAM_RW.Out_Data
Data_Digtal[5] <= Digtal_Main:RAM_RW.Out_Data
Data_Digtal[6] <= Digtal_Main:RAM_RW.Out_Data
Data_Digtal[7] <= Digtal_Main:RAM_RW.Out_Data


|TOP|Digtal_TOP_256Byte:inst2|Digtal_Baud:Baud_16X
Clock => Counter[0].CLK
Clock => Counter[1].CLK
Clock => Counter[2].CLK
Clock => Counter[3].CLK
Clock => Counter[4].CLK
Clock => Counter[5].CLK
Clock => Counter[6].CLK
Clock => Counter[7].CLK
Clock => Counter[8].CLK
Clock => Counter[9].CLK
Clock => Counter[10].CLK
Clock => Counter[11].CLK
Clock => Counter[12].CLK
Clock => Counter[13].CLK
Clock => Counter[14].CLK
Clock => Counter[15].CLK
Clock => Counter[16].CLK
Clock => Counter[17].CLK
Clock => Counter[18].CLK
Clock => Counter[19].CLK
Clock => Counter[20].CLK
Clock => Counter[21].CLK
Clock => Counter[22].CLK
Clock => Counter[23].CLK
Clock => Counter[24].CLK
Clock => Counter[25].CLK
Clock => Counter[26].CLK
Clock => Counter[27].CLK
Clock => Counter[28].CLK
Clock => Counter[29].CLK
Clock => Counter[30].CLK
Clock => Counter[31].CLK
Baud16X <= Counter[0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Digtal_TOP_256Byte:inst2|Digtal_Rx:Receive_Inst
Baud16X => Digtal_DATA_Reg[0].CLK
Baud16X => Digtal_DATA_Reg[1].CLK
Baud16X => Digtal_DATA_Reg[2].CLK
Baud16X => Digtal_DATA_Reg[3].CLK
Baud16X => Digtal_DATA_Reg[4].CLK
Baud16X => Digtal_DATA_Reg[5].CLK
Baud16X => Digtal_DATA_Reg[6].CLK
Baud16X => Digtal_DATA_Reg[7].CLK
Baud16X => Data_Reg[0].CLK
Baud16X => Data_Reg[1].CLK
Baud16X => Data_Reg[2].CLK
Baud16X => Data_Reg[3].CLK
Baud16X => Data_Reg[4].CLK
Baud16X => Data_Reg[5].CLK
Baud16X => Data_Reg[6].CLK
Baud16X => Data_Reg[7].CLK
Baud16X => Receive_Complete.CLK
Baud16X => Counter_EN.CLK
Baud16X => Counter[0].CLK
Baud16X => Counter[1].CLK
Baud16X => Counter[2].CLK
Baud16X => Counter[3].CLK
Baud16X => Counter[4].CLK
Baud16X => Counter[5].CLK
Baud16X => Counter[6].CLK
Baud16X => Counter[7].CLK
Baud16X => StartBit_Detection[0].CLK
Baud16X => StartBit_Detection[1].CLK
Baud16X => StartBit_Detection[2].CLK
Baud16X => StartBit_Detection[3].CLK
Baud16X => StartBit_Detection[4].CLK
Baud16X => StartBit_Detection[5].CLK
Baud16X => StartBit_Detection[6].CLK
Baud16X => StartBit_Detection[7].CLK
Rx => Receive_Complete.OUTPUTSELECT
Rx => Digtal_DATA_Reg.OUTPUTSELECT
Rx => Digtal_DATA_Reg.OUTPUTSELECT
Rx => Digtal_DATA_Reg.OUTPUTSELECT
Rx => Digtal_DATA_Reg.OUTPUTSELECT
Rx => Digtal_DATA_Reg.OUTPUTSELECT
Rx => Digtal_DATA_Reg.OUTPUTSELECT
Rx => Digtal_DATA_Reg.OUTPUTSELECT
Rx => Digtal_DATA_Reg.OUTPUTSELECT
Rx => Data_Reg.DATAB
Rx => Data_Reg.DATAB
Rx => Data_Reg.DATAB
Rx => Data_Reg.DATAB
Rx => Data_Reg.DATAB
Rx => Data_Reg.DATAB
Rx => Data_Reg.DATAB
Rx => Data_Reg.DATAB
Rx => StartBit_Detection[0].DATAIN
RD <= Receive_Complete.DB_MAX_OUTPUT_PORT_TYPE
Data[0] <= Data[0].DB_MAX_OUTPUT_PORT_TYPE
Data[1] <= Data[1].DB_MAX_OUTPUT_PORT_TYPE
Data[2] <= Data[2].DB_MAX_OUTPUT_PORT_TYPE
Data[3] <= Data[3].DB_MAX_OUTPUT_PORT_TYPE
Data[4] <= Data[4].DB_MAX_OUTPUT_PORT_TYPE
Data[5] <= Data[5].DB_MAX_OUTPUT_PORT_TYPE
Data[6] <= Data[6].DB_MAX_OUTPUT_PORT_TYPE
Data[7] <= Data[7].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Digtal_TOP_256Byte:inst2|Digtal_Main:RAM_RW
CLOCK_Digtal => SenddStatus[0].CLK
CLOCK_Digtal => SenddStatus[1].CLK
CLOCK_Digtal => SenddStatus[2].CLK
CLOCK_Digtal => SenddStatus[3].CLK
CLOCK_Digtal => SenddStatus[4].CLK
CLOCK_Digtal => SenddStatus[5].CLK
CLOCK_Digtal => SenddStatus[6].CLK
CLOCK_Digtal => SenddStatus[7].CLK
CLOCK_Digtal => SenddStatus[8].CLK
CLOCK_Digtal => SenddStatus[9].CLK
CLOCK_Digtal => RAM_rden_Reg.CLK
CLOCK_Digtal => RAM_rdaddress_Reg[0].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[1].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[2].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[3].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[4].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[5].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[6].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[7].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[8].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[9].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[10].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[11].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[12].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[13].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[14].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[15].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[16].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[17].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[18].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[19].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[20].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[21].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[22].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[23].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[24].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[25].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[26].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[27].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[28].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[29].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[30].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[31].CLK
CLOCK_Digtal => CLK_Counter_R_EN.CLK
CLOCK_Digtal => OUTPUT_data_Reg[0].CLK
CLOCK_Digtal => OUTPUT_data_Reg[1].CLK
CLOCK_Digtal => OUTPUT_data_Reg[2].CLK
CLOCK_Digtal => OUTPUT_data_Reg[3].CLK
CLOCK_Digtal => OUTPUT_data_Reg[4].CLK
CLOCK_Digtal => OUTPUT_data_Reg[5].CLK
CLOCK_Digtal => OUTPUT_data_Reg[6].CLK
CLOCK_Digtal => OUTPUT_data_Reg[7].CLK
CLOCK_Digtal => RAM_wren_Reg.CLK
CLOCK_Digtal => RAM_wraddress_Reg[0].CLK
CLOCK_Digtal => RAM_wraddress_Reg[1].CLK
CLOCK_Digtal => RAM_wraddress_Reg[2].CLK
CLOCK_Digtal => RAM_wraddress_Reg[3].CLK
CLOCK_Digtal => RAM_wraddress_Reg[4].CLK
CLOCK_Digtal => RAM_wraddress_Reg[5].CLK
CLOCK_Digtal => RAM_wraddress_Reg[6].CLK
CLOCK_Digtal => RAM_wraddress_Reg[7].CLK
CLOCK_Digtal => RAM_wraddress_Reg[8].CLK
CLOCK_Digtal => RAM_wraddress_Reg[9].CLK
CLOCK_Digtal => RAM_wraddress_Reg[10].CLK
CLOCK_Digtal => RAM_wraddress_Reg[11].CLK
CLOCK_Digtal => RAM_wraddress_Reg[12].CLK
CLOCK_Digtal => RAM_wraddress_Reg[13].CLK
CLOCK_Digtal => RAM_wraddress_Reg[14].CLK
CLOCK_Digtal => RAM_wraddress_Reg[15].CLK
CLOCK_Digtal => RAM_wraddress_Reg[16].CLK
CLOCK_Digtal => RAM_wraddress_Reg[17].CLK
CLOCK_Digtal => RAM_wraddress_Reg[18].CLK
CLOCK_Digtal => RAM_wraddress_Reg[19].CLK
CLOCK_Digtal => RAM_wraddress_Reg[20].CLK
CLOCK_Digtal => RAM_wraddress_Reg[21].CLK
CLOCK_Digtal => RAM_wraddress_Reg[22].CLK
CLOCK_Digtal => RAM_wraddress_Reg[23].CLK
CLOCK_Digtal => RAM_wraddress_Reg[24].CLK
CLOCK_Digtal => RAM_wraddress_Reg[25].CLK
CLOCK_Digtal => RAM_wraddress_Reg[26].CLK
CLOCK_Digtal => RAM_wraddress_Reg[27].CLK
CLOCK_Digtal => RAM_wraddress_Reg[28].CLK
CLOCK_Digtal => RAM_wraddress_Reg[29].CLK
CLOCK_Digtal => RAM_wraddress_Reg[30].CLK
CLOCK_Digtal => RAM_wraddress_Reg[31].CLK
CLOCK_Digtal => CLK_Counter_W_EN.CLK
CLOCK_Digtal => CLK_Counter_R[0].CLK
CLOCK_Digtal => CLK_Counter_R[1].CLK
CLOCK_Digtal => CLK_Counter_R[2].CLK
CLOCK_Digtal => CLK_Counter_R[3].CLK
CLOCK_Digtal => CLK_Counter_R[4].CLK
CLOCK_Digtal => CLK_Counter_R[5].CLK
CLOCK_Digtal => CLK_Counter_R[6].CLK
CLOCK_Digtal => CLK_Counter_R[7].CLK
CLOCK_Digtal => CLK_Counter_W[0].CLK
CLOCK_Digtal => CLK_Counter_W[1].CLK
CLOCK_Digtal => CLK_Counter_W[2].CLK
CLOCK_Digtal => CLK_Counter_W[3].CLK
CLOCK_Digtal => CLK_Counter_W[4].CLK
CLOCK_Digtal => CLK_Counter_W[5].CLK
CLOCK_Digtal => CLK_Counter_W[6].CLK
CLOCK_Digtal => CLK_Counter_W[7].CLK
CLOCK_Digtal => Digtal_DATA_RD_Edge[0].CLK
CLOCK_Digtal => Digtal_DATA_RD_Edge[1].CLK
CLOCK_Digtal => Digtal_CS_Edge[0].CLK
CLOCK_Digtal => Digtal_CS_Edge[1].CLK
CS => Out_Data[0].OE
CS => Out_Data[1].OE
CS => Out_Data[2].OE
CS => Out_Data[3].OE
CS => Out_Data[4].OE
CS => Out_Data[5].OE
CS => Out_Data[6].OE
CS => Out_Data[7].OE
CS => Digtal_CS_Edge[0].DATAIN
Out_Data[0] <= Out_Data[0].DB_MAX_OUTPUT_PORT_TYPE
Out_Data[1] <= Out_Data[1].DB_MAX_OUTPUT_PORT_TYPE
Out_Data[2] <= Out_Data[2].DB_MAX_OUTPUT_PORT_TYPE
Out_Data[3] <= Out_Data[3].DB_MAX_OUTPUT_PORT_TYPE
Out_Data[4] <= Out_Data[4].DB_MAX_OUTPUT_PORT_TYPE
Out_Data[5] <= Out_Data[5].DB_MAX_OUTPUT_PORT_TYPE
Out_Data[6] <= Out_Data[6].DB_MAX_OUTPUT_PORT_TYPE
Out_Data[7] <= Out_Data[7].DB_MAX_OUTPUT_PORT_TYPE
RD => Digtal_DATA_RD_Edge[0].DATAIN
Rx_Data[0] => RAM_Data_In[0].DATAIN
Rx_Data[1] => RAM_Data_In[1].DATAIN
Rx_Data[2] => RAM_Data_In[2].DATAIN
Rx_Data[3] => RAM_Data_In[3].DATAIN
Rx_Data[4] => RAM_Data_In[4].DATAIN
Rx_Data[5] => RAM_Data_In[5].DATAIN
Rx_Data[6] => RAM_Data_In[6].DATAIN
Rx_Data[7] => RAM_Data_In[7].DATAIN
RAM_Data_In[0] <= Rx_Data[0].DB_MAX_OUTPUT_PORT_TYPE
RAM_Data_In[1] <= Rx_Data[1].DB_MAX_OUTPUT_PORT_TYPE
RAM_Data_In[2] <= Rx_Data[2].DB_MAX_OUTPUT_PORT_TYPE
RAM_Data_In[3] <= Rx_Data[3].DB_MAX_OUTPUT_PORT_TYPE
RAM_Data_In[4] <= Rx_Data[4].DB_MAX_OUTPUT_PORT_TYPE
RAM_Data_In[5] <= Rx_Data[5].DB_MAX_OUTPUT_PORT_TYPE
RAM_Data_In[6] <= Rx_Data[6].DB_MAX_OUTPUT_PORT_TYPE
RAM_Data_In[7] <= Rx_Data[7].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[0] <= RAM_rdaddress_Reg[0].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[1] <= RAM_rdaddress_Reg[1].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[2] <= RAM_rdaddress_Reg[2].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[3] <= RAM_rdaddress_Reg[3].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[4] <= RAM_rdaddress_Reg[4].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[5] <= RAM_rdaddress_Reg[5].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[6] <= RAM_rdaddress_Reg[6].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[7] <= RAM_rdaddress_Reg[7].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[8] <= RAM_rdaddress_Reg[8].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[9] <= RAM_rdaddress_Reg[9].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[10] <= RAM_rdaddress_Reg[10].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[11] <= RAM_rdaddress_Reg[11].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[12] <= RAM_rdaddress_Reg[12].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[13] <= RAM_rdaddress_Reg[13].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[14] <= RAM_rdaddress_Reg[14].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[15] <= RAM_rdaddress_Reg[15].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[16] <= RAM_rdaddress_Reg[16].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[17] <= RAM_rdaddress_Reg[17].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[18] <= RAM_rdaddress_Reg[18].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[19] <= RAM_rdaddress_Reg[19].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[20] <= RAM_rdaddress_Reg[20].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[21] <= RAM_rdaddress_Reg[21].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[22] <= RAM_rdaddress_Reg[22].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[23] <= RAM_rdaddress_Reg[23].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[24] <= RAM_rdaddress_Reg[24].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[25] <= RAM_rdaddress_Reg[25].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[26] <= RAM_rdaddress_Reg[26].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[27] <= RAM_rdaddress_Reg[27].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[28] <= RAM_rdaddress_Reg[28].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[29] <= RAM_rdaddress_Reg[29].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[30] <= RAM_rdaddress_Reg[30].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[0] <= RAM_wraddress_Reg[0].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[1] <= RAM_wraddress_Reg[1].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[2] <= RAM_wraddress_Reg[2].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[3] <= RAM_wraddress_Reg[3].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[4] <= RAM_wraddress_Reg[4].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[5] <= RAM_wraddress_Reg[5].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[6] <= RAM_wraddress_Reg[6].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[7] <= RAM_wraddress_Reg[7].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[8] <= RAM_wraddress_Reg[8].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[9] <= RAM_wraddress_Reg[9].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[10] <= RAM_wraddress_Reg[10].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[11] <= RAM_wraddress_Reg[11].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[12] <= RAM_wraddress_Reg[12].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[13] <= RAM_wraddress_Reg[13].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[14] <= RAM_wraddress_Reg[14].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[15] <= RAM_wraddress_Reg[15].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[16] <= RAM_wraddress_Reg[16].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[17] <= RAM_wraddress_Reg[17].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[18] <= RAM_wraddress_Reg[18].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[19] <= RAM_wraddress_Reg[19].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[20] <= RAM_wraddress_Reg[20].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[21] <= RAM_wraddress_Reg[21].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[22] <= RAM_wraddress_Reg[22].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[23] <= RAM_wraddress_Reg[23].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[24] <= RAM_wraddress_Reg[24].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[25] <= RAM_wraddress_Reg[25].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[26] <= RAM_wraddress_Reg[26].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[27] <= RAM_wraddress_Reg[27].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[28] <= RAM_wraddress_Reg[28].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[29] <= RAM_wraddress_Reg[29].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[30] <= RAM_wraddress_Reg[30].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDEN <= RAM_rden_Reg.DB_MAX_OUTPUT_PORT_TYPE
RAM_WREN <= RAM_wren_Reg.DB_MAX_OUTPUT_PORT_TYPE
RAM_Q[0] => OUTPUT_data_Reg.DATAB
RAM_Q[1] => OUTPUT_data_Reg.DATAB
RAM_Q[2] => OUTPUT_data_Reg.DATAB
RAM_Q[3] => OUTPUT_data_Reg.DATAB
RAM_Q[4] => OUTPUT_data_Reg.DATAB
RAM_Q[5] => OUTPUT_data_Reg.DATAB
RAM_Q[6] => OUTPUT_data_Reg.DATAB
RAM_Q[7] => OUTPUT_data_Reg.DATAB


|TOP|Digtal_TOP_256Byte:inst2|Buffer_256Byte:Buffer_Inst
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|TOP|Digtal_TOP_256Byte:inst2|Buffer_256Byte:Buffer_Inst|altsyncram:altsyncram_component
wren_a => altsyncram_qcq1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_qcq1:auto_generated.rden_b
data_a[0] => altsyncram_qcq1:auto_generated.data_a[0]
data_a[1] => altsyncram_qcq1:auto_generated.data_a[1]
data_a[2] => altsyncram_qcq1:auto_generated.data_a[2]
data_a[3] => altsyncram_qcq1:auto_generated.data_a[3]
data_a[4] => altsyncram_qcq1:auto_generated.data_a[4]
data_a[5] => altsyncram_qcq1:auto_generated.data_a[5]
data_a[6] => altsyncram_qcq1:auto_generated.data_a[6]
data_a[7] => altsyncram_qcq1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_qcq1:auto_generated.address_a[0]
address_a[1] => altsyncram_qcq1:auto_generated.address_a[1]
address_a[2] => altsyncram_qcq1:auto_generated.address_a[2]
address_a[3] => altsyncram_qcq1:auto_generated.address_a[3]
address_a[4] => altsyncram_qcq1:auto_generated.address_a[4]
address_a[5] => altsyncram_qcq1:auto_generated.address_a[5]
address_a[6] => altsyncram_qcq1:auto_generated.address_a[6]
address_a[7] => altsyncram_qcq1:auto_generated.address_a[7]
address_b[0] => altsyncram_qcq1:auto_generated.address_b[0]
address_b[1] => altsyncram_qcq1:auto_generated.address_b[1]
address_b[2] => altsyncram_qcq1:auto_generated.address_b[2]
address_b[3] => altsyncram_qcq1:auto_generated.address_b[3]
address_b[4] => altsyncram_qcq1:auto_generated.address_b[4]
address_b[5] => altsyncram_qcq1:auto_generated.address_b[5]
address_b[6] => altsyncram_qcq1:auto_generated.address_b[6]
address_b[7] => altsyncram_qcq1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qcq1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_qcq1:auto_generated.q_b[0]
q_b[1] <= altsyncram_qcq1:auto_generated.q_b[1]
q_b[2] <= altsyncram_qcq1:auto_generated.q_b[2]
q_b[3] <= altsyncram_qcq1:auto_generated.q_b[3]
q_b[4] <= altsyncram_qcq1:auto_generated.q_b[4]
q_b[5] <= altsyncram_qcq1:auto_generated.q_b[5]
q_b[6] <= altsyncram_qcq1:auto_generated.q_b[6]
q_b[7] <= altsyncram_qcq1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|Digtal_TOP_256Byte:inst2|Buffer_256Byte:Buffer_Inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|TOP|Digtal_TOP_512Byte:inst3
Clock_29491200Hz => Clock_29491200Hz.IN3
CS_Digtal => CS_Digtal.IN1
Rx_Digtal => Rx_Digtal.IN1
Data_Digtal[0] <= Digtal_Main:RAM_RW.Out_Data
Data_Digtal[1] <= Digtal_Main:RAM_RW.Out_Data
Data_Digtal[2] <= Digtal_Main:RAM_RW.Out_Data
Data_Digtal[3] <= Digtal_Main:RAM_RW.Out_Data
Data_Digtal[4] <= Digtal_Main:RAM_RW.Out_Data
Data_Digtal[5] <= Digtal_Main:RAM_RW.Out_Data
Data_Digtal[6] <= Digtal_Main:RAM_RW.Out_Data
Data_Digtal[7] <= Digtal_Main:RAM_RW.Out_Data


|TOP|Digtal_TOP_512Byte:inst3|Digtal_Baud:Baud_16X
Clock => Counter[0].CLK
Clock => Counter[1].CLK
Clock => Counter[2].CLK
Clock => Counter[3].CLK
Clock => Counter[4].CLK
Clock => Counter[5].CLK
Clock => Counter[6].CLK
Clock => Counter[7].CLK
Clock => Counter[8].CLK
Clock => Counter[9].CLK
Clock => Counter[10].CLK
Clock => Counter[11].CLK
Clock => Counter[12].CLK
Clock => Counter[13].CLK
Clock => Counter[14].CLK
Clock => Counter[15].CLK
Clock => Counter[16].CLK
Clock => Counter[17].CLK
Clock => Counter[18].CLK
Clock => Counter[19].CLK
Clock => Counter[20].CLK
Clock => Counter[21].CLK
Clock => Counter[22].CLK
Clock => Counter[23].CLK
Clock => Counter[24].CLK
Clock => Counter[25].CLK
Clock => Counter[26].CLK
Clock => Counter[27].CLK
Clock => Counter[28].CLK
Clock => Counter[29].CLK
Clock => Counter[30].CLK
Clock => Counter[31].CLK
Baud16X <= Counter[0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Digtal_TOP_512Byte:inst3|Digtal_Rx:Receive_Inst
Baud16X => Digtal_DATA_Reg[0].CLK
Baud16X => Digtal_DATA_Reg[1].CLK
Baud16X => Digtal_DATA_Reg[2].CLK
Baud16X => Digtal_DATA_Reg[3].CLK
Baud16X => Digtal_DATA_Reg[4].CLK
Baud16X => Digtal_DATA_Reg[5].CLK
Baud16X => Digtal_DATA_Reg[6].CLK
Baud16X => Digtal_DATA_Reg[7].CLK
Baud16X => Data_Reg[0].CLK
Baud16X => Data_Reg[1].CLK
Baud16X => Data_Reg[2].CLK
Baud16X => Data_Reg[3].CLK
Baud16X => Data_Reg[4].CLK
Baud16X => Data_Reg[5].CLK
Baud16X => Data_Reg[6].CLK
Baud16X => Data_Reg[7].CLK
Baud16X => Receive_Complete.CLK
Baud16X => Counter_EN.CLK
Baud16X => Counter[0].CLK
Baud16X => Counter[1].CLK
Baud16X => Counter[2].CLK
Baud16X => Counter[3].CLK
Baud16X => Counter[4].CLK
Baud16X => Counter[5].CLK
Baud16X => Counter[6].CLK
Baud16X => Counter[7].CLK
Baud16X => StartBit_Detection[0].CLK
Baud16X => StartBit_Detection[1].CLK
Baud16X => StartBit_Detection[2].CLK
Baud16X => StartBit_Detection[3].CLK
Baud16X => StartBit_Detection[4].CLK
Baud16X => StartBit_Detection[5].CLK
Baud16X => StartBit_Detection[6].CLK
Baud16X => StartBit_Detection[7].CLK
Rx => Receive_Complete.OUTPUTSELECT
Rx => Digtal_DATA_Reg.OUTPUTSELECT
Rx => Digtal_DATA_Reg.OUTPUTSELECT
Rx => Digtal_DATA_Reg.OUTPUTSELECT
Rx => Digtal_DATA_Reg.OUTPUTSELECT
Rx => Digtal_DATA_Reg.OUTPUTSELECT
Rx => Digtal_DATA_Reg.OUTPUTSELECT
Rx => Digtal_DATA_Reg.OUTPUTSELECT
Rx => Digtal_DATA_Reg.OUTPUTSELECT
Rx => Data_Reg.DATAB
Rx => Data_Reg.DATAB
Rx => Data_Reg.DATAB
Rx => Data_Reg.DATAB
Rx => Data_Reg.DATAB
Rx => Data_Reg.DATAB
Rx => Data_Reg.DATAB
Rx => Data_Reg.DATAB
Rx => StartBit_Detection[0].DATAIN
RD <= Receive_Complete.DB_MAX_OUTPUT_PORT_TYPE
Data[0] <= Data[0].DB_MAX_OUTPUT_PORT_TYPE
Data[1] <= Data[1].DB_MAX_OUTPUT_PORT_TYPE
Data[2] <= Data[2].DB_MAX_OUTPUT_PORT_TYPE
Data[3] <= Data[3].DB_MAX_OUTPUT_PORT_TYPE
Data[4] <= Data[4].DB_MAX_OUTPUT_PORT_TYPE
Data[5] <= Data[5].DB_MAX_OUTPUT_PORT_TYPE
Data[6] <= Data[6].DB_MAX_OUTPUT_PORT_TYPE
Data[7] <= Data[7].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Digtal_TOP_512Byte:inst3|Digtal_Main:RAM_RW
CLOCK_Digtal => SenddStatus[0].CLK
CLOCK_Digtal => SenddStatus[1].CLK
CLOCK_Digtal => SenddStatus[2].CLK
CLOCK_Digtal => SenddStatus[3].CLK
CLOCK_Digtal => SenddStatus[4].CLK
CLOCK_Digtal => SenddStatus[5].CLK
CLOCK_Digtal => SenddStatus[6].CLK
CLOCK_Digtal => SenddStatus[7].CLK
CLOCK_Digtal => SenddStatus[8].CLK
CLOCK_Digtal => SenddStatus[9].CLK
CLOCK_Digtal => RAM_rden_Reg.CLK
CLOCK_Digtal => RAM_rdaddress_Reg[0].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[1].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[2].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[3].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[4].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[5].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[6].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[7].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[8].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[9].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[10].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[11].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[12].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[13].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[14].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[15].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[16].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[17].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[18].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[19].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[20].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[21].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[22].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[23].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[24].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[25].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[26].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[27].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[28].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[29].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[30].CLK
CLOCK_Digtal => RAM_rdaddress_Reg[31].CLK
CLOCK_Digtal => CLK_Counter_R_EN.CLK
CLOCK_Digtal => OUTPUT_data_Reg[0].CLK
CLOCK_Digtal => OUTPUT_data_Reg[1].CLK
CLOCK_Digtal => OUTPUT_data_Reg[2].CLK
CLOCK_Digtal => OUTPUT_data_Reg[3].CLK
CLOCK_Digtal => OUTPUT_data_Reg[4].CLK
CLOCK_Digtal => OUTPUT_data_Reg[5].CLK
CLOCK_Digtal => OUTPUT_data_Reg[6].CLK
CLOCK_Digtal => OUTPUT_data_Reg[7].CLK
CLOCK_Digtal => RAM_wren_Reg.CLK
CLOCK_Digtal => RAM_wraddress_Reg[0].CLK
CLOCK_Digtal => RAM_wraddress_Reg[1].CLK
CLOCK_Digtal => RAM_wraddress_Reg[2].CLK
CLOCK_Digtal => RAM_wraddress_Reg[3].CLK
CLOCK_Digtal => RAM_wraddress_Reg[4].CLK
CLOCK_Digtal => RAM_wraddress_Reg[5].CLK
CLOCK_Digtal => RAM_wraddress_Reg[6].CLK
CLOCK_Digtal => RAM_wraddress_Reg[7].CLK
CLOCK_Digtal => RAM_wraddress_Reg[8].CLK
CLOCK_Digtal => RAM_wraddress_Reg[9].CLK
CLOCK_Digtal => RAM_wraddress_Reg[10].CLK
CLOCK_Digtal => RAM_wraddress_Reg[11].CLK
CLOCK_Digtal => RAM_wraddress_Reg[12].CLK
CLOCK_Digtal => RAM_wraddress_Reg[13].CLK
CLOCK_Digtal => RAM_wraddress_Reg[14].CLK
CLOCK_Digtal => RAM_wraddress_Reg[15].CLK
CLOCK_Digtal => RAM_wraddress_Reg[16].CLK
CLOCK_Digtal => RAM_wraddress_Reg[17].CLK
CLOCK_Digtal => RAM_wraddress_Reg[18].CLK
CLOCK_Digtal => RAM_wraddress_Reg[19].CLK
CLOCK_Digtal => RAM_wraddress_Reg[20].CLK
CLOCK_Digtal => RAM_wraddress_Reg[21].CLK
CLOCK_Digtal => RAM_wraddress_Reg[22].CLK
CLOCK_Digtal => RAM_wraddress_Reg[23].CLK
CLOCK_Digtal => RAM_wraddress_Reg[24].CLK
CLOCK_Digtal => RAM_wraddress_Reg[25].CLK
CLOCK_Digtal => RAM_wraddress_Reg[26].CLK
CLOCK_Digtal => RAM_wraddress_Reg[27].CLK
CLOCK_Digtal => RAM_wraddress_Reg[28].CLK
CLOCK_Digtal => RAM_wraddress_Reg[29].CLK
CLOCK_Digtal => RAM_wraddress_Reg[30].CLK
CLOCK_Digtal => RAM_wraddress_Reg[31].CLK
CLOCK_Digtal => CLK_Counter_W_EN.CLK
CLOCK_Digtal => CLK_Counter_R[0].CLK
CLOCK_Digtal => CLK_Counter_R[1].CLK
CLOCK_Digtal => CLK_Counter_R[2].CLK
CLOCK_Digtal => CLK_Counter_R[3].CLK
CLOCK_Digtal => CLK_Counter_R[4].CLK
CLOCK_Digtal => CLK_Counter_R[5].CLK
CLOCK_Digtal => CLK_Counter_R[6].CLK
CLOCK_Digtal => CLK_Counter_R[7].CLK
CLOCK_Digtal => CLK_Counter_W[0].CLK
CLOCK_Digtal => CLK_Counter_W[1].CLK
CLOCK_Digtal => CLK_Counter_W[2].CLK
CLOCK_Digtal => CLK_Counter_W[3].CLK
CLOCK_Digtal => CLK_Counter_W[4].CLK
CLOCK_Digtal => CLK_Counter_W[5].CLK
CLOCK_Digtal => CLK_Counter_W[6].CLK
CLOCK_Digtal => CLK_Counter_W[7].CLK
CLOCK_Digtal => Digtal_DATA_RD_Edge[0].CLK
CLOCK_Digtal => Digtal_DATA_RD_Edge[1].CLK
CLOCK_Digtal => Digtal_CS_Edge[0].CLK
CLOCK_Digtal => Digtal_CS_Edge[1].CLK
CS => Out_Data[0].OE
CS => Out_Data[1].OE
CS => Out_Data[2].OE
CS => Out_Data[3].OE
CS => Out_Data[4].OE
CS => Out_Data[5].OE
CS => Out_Data[6].OE
CS => Out_Data[7].OE
CS => Digtal_CS_Edge[0].DATAIN
Out_Data[0] <= Out_Data[0].DB_MAX_OUTPUT_PORT_TYPE
Out_Data[1] <= Out_Data[1].DB_MAX_OUTPUT_PORT_TYPE
Out_Data[2] <= Out_Data[2].DB_MAX_OUTPUT_PORT_TYPE
Out_Data[3] <= Out_Data[3].DB_MAX_OUTPUT_PORT_TYPE
Out_Data[4] <= Out_Data[4].DB_MAX_OUTPUT_PORT_TYPE
Out_Data[5] <= Out_Data[5].DB_MAX_OUTPUT_PORT_TYPE
Out_Data[6] <= Out_Data[6].DB_MAX_OUTPUT_PORT_TYPE
Out_Data[7] <= Out_Data[7].DB_MAX_OUTPUT_PORT_TYPE
RD => Digtal_DATA_RD_Edge[0].DATAIN
Rx_Data[0] => RAM_Data_In[0].DATAIN
Rx_Data[1] => RAM_Data_In[1].DATAIN
Rx_Data[2] => RAM_Data_In[2].DATAIN
Rx_Data[3] => RAM_Data_In[3].DATAIN
Rx_Data[4] => RAM_Data_In[4].DATAIN
Rx_Data[5] => RAM_Data_In[5].DATAIN
Rx_Data[6] => RAM_Data_In[6].DATAIN
Rx_Data[7] => RAM_Data_In[7].DATAIN
RAM_Data_In[0] <= Rx_Data[0].DB_MAX_OUTPUT_PORT_TYPE
RAM_Data_In[1] <= Rx_Data[1].DB_MAX_OUTPUT_PORT_TYPE
RAM_Data_In[2] <= Rx_Data[2].DB_MAX_OUTPUT_PORT_TYPE
RAM_Data_In[3] <= Rx_Data[3].DB_MAX_OUTPUT_PORT_TYPE
RAM_Data_In[4] <= Rx_Data[4].DB_MAX_OUTPUT_PORT_TYPE
RAM_Data_In[5] <= Rx_Data[5].DB_MAX_OUTPUT_PORT_TYPE
RAM_Data_In[6] <= Rx_Data[6].DB_MAX_OUTPUT_PORT_TYPE
RAM_Data_In[7] <= Rx_Data[7].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[0] <= RAM_rdaddress_Reg[0].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[1] <= RAM_rdaddress_Reg[1].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[2] <= RAM_rdaddress_Reg[2].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[3] <= RAM_rdaddress_Reg[3].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[4] <= RAM_rdaddress_Reg[4].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[5] <= RAM_rdaddress_Reg[5].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[6] <= RAM_rdaddress_Reg[6].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[7] <= RAM_rdaddress_Reg[7].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[8] <= RAM_rdaddress_Reg[8].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[9] <= RAM_rdaddress_Reg[9].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[10] <= RAM_rdaddress_Reg[10].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[11] <= RAM_rdaddress_Reg[11].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[12] <= RAM_rdaddress_Reg[12].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[13] <= RAM_rdaddress_Reg[13].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[14] <= RAM_rdaddress_Reg[14].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[15] <= RAM_rdaddress_Reg[15].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[16] <= RAM_rdaddress_Reg[16].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[17] <= RAM_rdaddress_Reg[17].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[18] <= RAM_rdaddress_Reg[18].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[19] <= RAM_rdaddress_Reg[19].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[20] <= RAM_rdaddress_Reg[20].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[21] <= RAM_rdaddress_Reg[21].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[22] <= RAM_rdaddress_Reg[22].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[23] <= RAM_rdaddress_Reg[23].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[24] <= RAM_rdaddress_Reg[24].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[25] <= RAM_rdaddress_Reg[25].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[26] <= RAM_rdaddress_Reg[26].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[27] <= RAM_rdaddress_Reg[27].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[28] <= RAM_rdaddress_Reg[28].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[29] <= RAM_rdaddress_Reg[29].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDADD[30] <= RAM_rdaddress_Reg[30].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[0] <= RAM_wraddress_Reg[0].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[1] <= RAM_wraddress_Reg[1].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[2] <= RAM_wraddress_Reg[2].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[3] <= RAM_wraddress_Reg[3].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[4] <= RAM_wraddress_Reg[4].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[5] <= RAM_wraddress_Reg[5].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[6] <= RAM_wraddress_Reg[6].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[7] <= RAM_wraddress_Reg[7].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[8] <= RAM_wraddress_Reg[8].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[9] <= RAM_wraddress_Reg[9].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[10] <= RAM_wraddress_Reg[10].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[11] <= RAM_wraddress_Reg[11].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[12] <= RAM_wraddress_Reg[12].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[13] <= RAM_wraddress_Reg[13].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[14] <= RAM_wraddress_Reg[14].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[15] <= RAM_wraddress_Reg[15].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[16] <= RAM_wraddress_Reg[16].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[17] <= RAM_wraddress_Reg[17].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[18] <= RAM_wraddress_Reg[18].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[19] <= RAM_wraddress_Reg[19].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[20] <= RAM_wraddress_Reg[20].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[21] <= RAM_wraddress_Reg[21].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[22] <= RAM_wraddress_Reg[22].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[23] <= RAM_wraddress_Reg[23].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[24] <= RAM_wraddress_Reg[24].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[25] <= RAM_wraddress_Reg[25].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[26] <= RAM_wraddress_Reg[26].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[27] <= RAM_wraddress_Reg[27].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[28] <= RAM_wraddress_Reg[28].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[29] <= RAM_wraddress_Reg[29].DB_MAX_OUTPUT_PORT_TYPE
RAM_WRADD[30] <= RAM_wraddress_Reg[30].DB_MAX_OUTPUT_PORT_TYPE
RAM_RDEN <= RAM_rden_Reg.DB_MAX_OUTPUT_PORT_TYPE
RAM_WREN <= RAM_wren_Reg.DB_MAX_OUTPUT_PORT_TYPE
RAM_Q[0] => OUTPUT_data_Reg.DATAB
RAM_Q[1] => OUTPUT_data_Reg.DATAB
RAM_Q[2] => OUTPUT_data_Reg.DATAB
RAM_Q[3] => OUTPUT_data_Reg.DATAB
RAM_Q[4] => OUTPUT_data_Reg.DATAB
RAM_Q[5] => OUTPUT_data_Reg.DATAB
RAM_Q[6] => OUTPUT_data_Reg.DATAB
RAM_Q[7] => OUTPUT_data_Reg.DATAB


|TOP|Digtal_TOP_512Byte:inst3|Buffer_512Byte:Buffer_Inst
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|TOP|Digtal_TOP_512Byte:inst3|Buffer_512Byte:Buffer_Inst|altsyncram:altsyncram_component
wren_a => altsyncram_icq1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_icq1:auto_generated.rden_b
data_a[0] => altsyncram_icq1:auto_generated.data_a[0]
data_a[1] => altsyncram_icq1:auto_generated.data_a[1]
data_a[2] => altsyncram_icq1:auto_generated.data_a[2]
data_a[3] => altsyncram_icq1:auto_generated.data_a[3]
data_a[4] => altsyncram_icq1:auto_generated.data_a[4]
data_a[5] => altsyncram_icq1:auto_generated.data_a[5]
data_a[6] => altsyncram_icq1:auto_generated.data_a[6]
data_a[7] => altsyncram_icq1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_icq1:auto_generated.address_a[0]
address_a[1] => altsyncram_icq1:auto_generated.address_a[1]
address_a[2] => altsyncram_icq1:auto_generated.address_a[2]
address_a[3] => altsyncram_icq1:auto_generated.address_a[3]
address_a[4] => altsyncram_icq1:auto_generated.address_a[4]
address_a[5] => altsyncram_icq1:auto_generated.address_a[5]
address_a[6] => altsyncram_icq1:auto_generated.address_a[6]
address_a[7] => altsyncram_icq1:auto_generated.address_a[7]
address_a[8] => altsyncram_icq1:auto_generated.address_a[8]
address_b[0] => altsyncram_icq1:auto_generated.address_b[0]
address_b[1] => altsyncram_icq1:auto_generated.address_b[1]
address_b[2] => altsyncram_icq1:auto_generated.address_b[2]
address_b[3] => altsyncram_icq1:auto_generated.address_b[3]
address_b[4] => altsyncram_icq1:auto_generated.address_b[4]
address_b[5] => altsyncram_icq1:auto_generated.address_b[5]
address_b[6] => altsyncram_icq1:auto_generated.address_b[6]
address_b[7] => altsyncram_icq1:auto_generated.address_b[7]
address_b[8] => altsyncram_icq1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_icq1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_icq1:auto_generated.q_b[0]
q_b[1] <= altsyncram_icq1:auto_generated.q_b[1]
q_b[2] <= altsyncram_icq1:auto_generated.q_b[2]
q_b[3] <= altsyncram_icq1:auto_generated.q_b[3]
q_b[4] <= altsyncram_icq1:auto_generated.q_b[4]
q_b[5] <= altsyncram_icq1:auto_generated.q_b[5]
q_b[6] <= altsyncram_icq1:auto_generated.q_b[6]
q_b[7] <= altsyncram_icq1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|Digtal_TOP_512Byte:inst3|Buffer_512Byte:Buffer_Inst|altsyncram:altsyncram_component|altsyncram_icq1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


