Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr 19 11:51:09 2023
| Host         : LAPTOP-CL8RC4GL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    69 |
|    Minimum number of control sets                        |    69 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   111 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    69 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    48 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              78 |           28 |
| Yes          | No                    | No                     |             300 |          134 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             903 |          420 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                                                         Enable Signal                                                                        |                                                                       Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~clk_IBUF_BUFG |                                                                                                                                                              |                                                                                                                                                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | riscv32imf/data_memory_unit/cache_controller_unit/cache_fsm/FSM_onehot_rstate[3]_i_1_n_0                                                                     | rst_debounce/rst0                                                                                                                                           |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | riscv32imf/FPU_unit/FSM_sequential_actual_state[3]_i_1_n_0                                                                                                   | riscv32imf/FPU_unit/fp_converter_unit/normalizer_integer2fp_module/SR[0]                                                                                    |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_arithmetic_unit_module/adder_unit/normalizer4significands_inputs_adder1/offset[4]_i_2__1_n_0                                          | riscv32imf/FPU_unit/fp_arithmetic_unit_module/adder_unit/normalizer4significands_inputs_adder1/offset[4]_i_1__1_n_0                                         |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_arithmetic_unit_module/sqrt_unit/normalizer4significands_inputs_sqrt_unit/offset[4]_i_2__7_n_0                                        | riscv32imf/FPU_unit/fp_arithmetic_unit_module/sqrt_unit/normalizer4significands_inputs_sqrt_unit/offset[4]_i_1__7_n_0                                       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_arithmetic_unit_module/excep_triv_checker_unit/normalizer4significands_inputs_checker1/offset[4]_i_2_n_0                              | riscv32imf/FPU_unit/fp_arithmetic_unit_module/excep_triv_checker_unit/normalizer4significands_inputs_checker1/offset[4]_i_1_n_0                             |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_arithmetic_unit_module/divisor_unit/significands_divisor_unit/normalizer4significands_inputs_divisor_4dividend/offset[4]_i_2__5_n_0   | riscv32imf/FPU_unit/fp_arithmetic_unit_module/divisor_unit/significands_divisor_unit/normalizer4significands_inputs_divisor_4dividend/offset[4]_i_1__5_n_0  |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_arithmetic_unit_module/excep_triv_checker_unit/normalizer4significands_inputs_checker2/offset[4]_i_2__0_n_0                           | riscv32imf/FPU_unit/fp_arithmetic_unit_module/excep_triv_checker_unit/normalizer4significands_inputs_checker2/offset[4]_i_1__0_n_0                          |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_arithmetic_unit_module/divisor_unit/significands_divisor_unit/normalizer4significands_inputs_divisor_4divisor/offset[4]_i_2__6_n_0    | riscv32imf/FPU_unit/fp_arithmetic_unit_module/divisor_unit/significands_divisor_unit/normalizer4significands_inputs_divisor_4divisor/offset[4]_i_1__6_n_0   |                2 |              5 |         2.50 |
| ~clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_arithmetic_unit_module/divisor_unit/significands_divisor_unit/counter_register/data_out[4]_i_1_n_0                                    |                                                                                                                                                             |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_arithmetic_unit_module/multiplier_unit/normalizer4significands_inputs_multiplier1/offset[4]_i_2__3_n_0                                | riscv32imf/FPU_unit/fp_arithmetic_unit_module/multiplier_unit/normalizer4significands_inputs_multiplier1/offset[4]_i_1__3_n_0                               |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_arithmetic_unit_module/adder_unit/normalizer4significands_inputs_adder2/offset[4]_i_2__2_n_0                                          | riscv32imf/FPU_unit/fp_arithmetic_unit_module/adder_unit/normalizer4significands_inputs_adder2/offset[4]_i_1__2_n_0                                         |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_arithmetic_unit_module/multiplier_unit/normalizer4significands_inputs_multiplier2/offset[4]_i_2__4_n_0                                | riscv32imf/FPU_unit/fp_arithmetic_unit_module/multiplier_unit/normalizer4significands_inputs_multiplier2/offset[4]_i_1__4_n_0                               |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG |                                                                                                                                                              | rst_debounce/rst0                                                                                                                                           |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_arithmetic_unit_module/sqrt_unit/significand_sqrt_unit/FSM_onehot_actual_state[5]_i_1_n_0                                             | riscv32imf/FPU_unit/fp_arithmetic_unit_module/divisor_unit/significands_divisor_unit/SR[0]                                                                  |                1 |              6 |         6.00 |
| ~clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_converter_unit/normalizer_integer2fp_module/register_out_unit/data_out[32]_i_1__1_n_0                                                 | riscv32imf/FPU_unit/fp_converter_unit/normalizer_integer2fp_module/register_out_unit/data_out[39]_i_1__0_n_0                                                |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG |                                                                                                                                                              | riscv32imf/FPU_unit/fp_arithmetic_unit_module/adder_unit/normalizer4significands_inputs_adder1/FSM_sequential_actual_state_reg[3]                           |                8 |              8 |         1.00 |
| ~clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_converter_unit/converter_register/data_out[39]_i_1_n_0                                                                                |                                                                                                                                                             |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_arithmetic_unit_module/divisor_unit/significands_divisor_unit/FSM_onehot_actual_state[9]_i_2_n_0                                      | riscv32imf/FPU_unit/fp_arithmetic_unit_module/divisor_unit/significands_divisor_unit/SR[0]                                                                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_converter_unit/FSM_onehot_actual_state[9]_i_2__0_n_0                                                                                  | riscv32imf/FPU_unit/fp_converter_unit/normalizer_integer2fp_module/SR[0]                                                                                    |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_arithmetic_unit_module/FSM_onehot_actual_state[12]_i_1_n_0                                                                            | riscv32imf/FPU_unit/fp_arithmetic_unit_module/divisor_unit/significands_divisor_unit/SR[0]                                                                  |                7 |             13 |         1.86 |
|  clk_IBUF_BUFG |                                                                                                                                                              | full_display_unit/counter[0]_i_1__2_n_0                                                                                                                     |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                                                                                                                                              | rst_debounce/clear                                                                                                                                          |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                                                                                                                                              | start_debounce/counter[0]_i_1__0_n_0                                                                                                                        |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                                                                                                                                              | resume_debounce/counter[0]_i_1__1_n_0                                                                                                                       |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | FSM_onehot_actual_state[15]_i_2_n_0                                                                                                                          | rst_debounce/SR[0]                                                                                                                                          |               11 |             16 |         1.45 |
| ~clk_IBUF_BUFG | first_input_half_reg/set_first_input_half                                                                                                                    |                                                                                                                                                             |                9 |             16 |         1.78 |
| ~clk_IBUF_BUFG | second_input_half_reg/set_second_input_half                                                                                                                  |                                                                                                                                                             |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_arithmetic_unit_module/multiplier_unit/normalizer4significands_inputs_multiplier1/E[0]                                                | riscv32imf/FPU_unit/fp_arithmetic_unit_register/SR[0]                                                                                                       |               11 |             24 |         2.18 |
|  clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_arithmetic_unit_module/multiplier_unit/normalizer4significands_inputs_multiplier2/E[0]                                                | riscv32imf/FPU_unit/fp_arithmetic_unit_module/multiplier_unit/normalizer4significands_inputs_multiplier2/SR[0]                                              |               12 |             24 |         2.00 |
|  clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_arithmetic_unit_module/divisor_unit/significands_divisor_unit/normalizer4significands_inputs_divisor_4dividend/man_out[26]_i_2__6_n_0 | riscv32imf/FPU_unit/fp_arithmetic_unit_register/ready_reg_1[0]                                                                                              |                7 |             24 |         3.43 |
|  clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_arithmetic_unit_module/divisor_unit/significands_divisor_unit/normalizer4significands_inputs_divisor_4divisor/man_out[26]_i_2__7_n_0  | riscv32imf/FPU_unit/fp_arithmetic_unit_module/divisor_unit/significands_divisor_unit/normalizer4significands_inputs_divisor_4divisor/man_out[26]_i_1__6_n_0 |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_arithmetic_unit_module/excep_triv_checker_unit/normalizer4significands_inputs_checker1/man_out[26]_i_2__0_n_0                         | riscv32imf/FPU_unit/fp_arithmetic_unit_register/ready_reg[0]                                                                                                |                7 |             24 |         3.43 |
|  clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_arithmetic_unit_module/excep_triv_checker_unit/normalizer4significands_inputs_checker2/man_out[26]_i_2__1_n_0                         | riscv32imf/FPU_unit/fp_arithmetic_unit_module/excep_triv_checker_unit/normalizer4significands_inputs_checker2/man_out[26]_i_1__0_n_0                        |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_arithmetic_unit_module/adder_unit/normalizer4significands_inputs_adder1/man_out[26]_i_2__2_n_0                                        | riscv32imf/FPU_unit/fp_arithmetic_unit_register/ready_reg_0[0]                                                                                              |               15 |             24 |         1.60 |
|  clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_arithmetic_unit_module/adder_unit/normalizer4significands_inputs_adder2/man_out[26]_i_2__3_n_0                                        | riscv32imf/FPU_unit/fp_arithmetic_unit_module/adder_unit/normalizer4significands_inputs_adder2/man_out[26]_i_1__2_n_0                                       |               18 |             24 |         1.33 |
|  clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_arithmetic_unit_module/sqrt_unit/normalizer4significands_inputs_sqrt_unit/E[0]                                                        | riscv32imf/FPU_unit/fp_arithmetic_unit_module/sqrt_unit/normalizer4significands_inputs_sqrt_unit/SR[0]                                                      |               11 |             24 |         2.18 |
| ~clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_arithmetic_unit_module/divisor_unit/significands_divisor_unit/quotient_register/data_out[26]_i_2_n_0                                  | riscv32imf/FPU_unit/fp_arithmetic_unit_module/divisor_unit/significands_divisor_unit/quotient_register/data_out[26]_i_1_n_0                                 |               12 |             26 |         2.17 |
| ~clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_arithmetic_unit_module/divisor_unit/significands_divisor_unit/divisor_register/set_divisor                                            |                                                                                                                                                             |                5 |             27 |         5.40 |
| ~clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_arithmetic_unit_module/divisor_unit/significands_divisor_unit/remainder_register/set_remainder                                        |                                                                                                                                                             |                7 |             29 |         4.14 |
|  clk_IBUF_BUFG |                                                                                                                                                              |                                                                                                                                                             |               22 |             31 |         1.41 |
|  clk_IBUF_BUFG | riscv32imf/PC_IF                                                                                                                                             |                                                                                                                                                             |               16 |             32 |         2.00 |
| ~clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_converter_unit/converter_register/data_out[39]_i_1_n_0                                                                                | riscv32imf/FPU_unit/fp_converter_unit/converter_register/data_out[31]_i_1__3_n_0                                                                            |               14 |             32 |         2.29 |
| ~clk_IBUF_BUFG | riscv32imf/FSM_onehot_actual_state_reg[1]                                                                                                                    | riscv32imf/FSM_onehot_actual_state_reg[0]                                                                                                                   |                9 |             32 |         3.56 |
| ~clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_arithmetic_unit_register/set_reg_arithmetic                                                                                           |                                                                                                                                                             |               15 |             32 |         2.13 |
| ~clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_arithmetic_unit_module/sqrt_unit/significand_sqrt_unit/temp_register/E[0]                                                             |                                                                                                                                                             |               20 |             33 |         1.65 |
| ~clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_converter_unit/normalizer_integer2fp_module/register_out_unit/data_out[32]_i_1__1_n_0                                                 |                                                                                                                                                             |               17 |             33 |         1.94 |
| ~clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_arithmetic_unit_module/res_register/set                                                                                               |                                                                                                                                                             |               10 |             33 |         3.30 |
| ~clk_IBUF_BUFG | riscv32imf/FPU_unit/fp_arithmetic_unit_module/normalizer_unit/register_out_unit/set                                                                          |                                                                                                                                                             |               21 |             36 |         1.71 |
|  clk_IBUF_BUFG | riscv32imf/prog_memory_unit/cache_controller_unit/cache_fsm/FSM_onehot_rstate_reg[1]_0                                                                       |                                                                                                                                                             |               19 |             76 |         4.00 |
|  clk_IBUF_BUFG | riscv32imf/prog_memory_unit/cache_controller_unit/cache_fsm/FSM_onehot_rstate_reg[1]_1                                                                       |                                                                                                                                                             |               19 |             76 |         4.00 |
|  clk_IBUF_BUFG | riscv32imf/prog_memory_unit/cache_controller_unit/cache_fsm/FSM_onehot_rstate_reg[1]_3                                                                       |                                                                                                                                                             |               19 |             76 |         4.00 |
|  clk_IBUF_BUFG | riscv32imf/prog_memory_unit/cache_controller_unit/cache_fsm/FSM_onehot_rstate_reg[1]_2                                                                       |                                                                                                                                                             |               19 |             76 |         4.00 |
|  clk_IBUF_BUFG | riscv32imf/data_memory_unit/cache_controller_unit/cache_fsm/FSM_onehot_rstate_reg[1]_3                                                                       |                                                                                                                                                             |               20 |             80 |         4.00 |
|  clk_IBUF_BUFG | riscv32imf/data_memory_unit/cache_controller_unit/cache_fsm/FSM_onehot_rstate_reg[1]_0                                                                       |                                                                                                                                                             |               20 |             80 |         4.00 |
|  clk_IBUF_BUFG | riscv32imf/data_memory_unit/cache_controller_unit/cache_fsm/FSM_onehot_rstate_reg[1]_2                                                                       |                                                                                                                                                             |               20 |             80 |         4.00 |
|  clk_IBUF_BUFG | riscv32imf/data_memory_unit/cache_controller_unit/cache_fsm/FSM_onehot_rstate_reg[1]_1                                                                       |                                                                                                                                                             |               20 |             80 |         4.00 |
| ~clk_IBUF_BUFG | riscv32imf/registers_files_unit/p_0_in__0                                                                                                                    |                                                                                                                                                             |               11 |             88 |         8.00 |
| ~clk_IBUF_BUFG | riscv32imf/registers_files_unit/p_0_in                                                                                                                       |                                                                                                                                                             |               17 |            132 |         7.76 |
|  clk_IBUF_BUFG | riscv32imf/set_regs                                                                                                                                          | riscv32imf/is_the_beginning                                                                                                                                 |              123 |            218 |         1.77 |
|  clk_IBUF_BUFG | riscv32imf/acces_to_mem_EX_i_2_n_0                                                                                                                           | riscv32imf/acces_to_mem_EX_i_1_n_0                                                                                                                          |              116 |            264 |         2.28 |
|  clk_IBUF_BUFG | riscv32imf/data_memory_unit/cache_controller_unit/cache_fsm/final_res_MEM_reg[12]_2                                                                          |                                                                                                                                                             |              128 |            512 |         4.00 |
|  clk_IBUF_BUFG | riscv32imf/data_memory_unit/cache_controller_unit/cache_fsm/final_res_MEM_reg[13]_0                                                                          |                                                                                                                                                             |              128 |            512 |         4.00 |
|  clk_IBUF_BUFG | riscv32imf/prog_memory_unit/cache_controller_unit/cache_fsm/PC_IF_reg[12]_1                                                                                  |                                                                                                                                                             |              128 |            512 |         4.00 |
|  clk_IBUF_BUFG | riscv32imf/prog_memory_unit/cache_controller_unit/cache_fsm/PC_IF_reg[12]_0                                                                                  |                                                                                                                                                             |              128 |            512 |         4.00 |
|  clk_IBUF_BUFG | riscv32imf/prog_memory_unit/cache_controller_unit/cache_fsm/PC_IF_reg[12]                                                                                    |                                                                                                                                                             |              128 |            512 |         4.00 |
|  clk_IBUF_BUFG | riscv32imf/prog_memory_unit/cache_controller_unit/cache_fsm/PC_IF_reg[13]                                                                                    |                                                                                                                                                             |              128 |            512 |         4.00 |
|  clk_IBUF_BUFG | riscv32imf/data_memory_unit/cache_controller_unit/cache_fsm/final_res_MEM_reg[12]_1                                                                          |                                                                                                                                                             |              128 |            512 |         4.00 |
|  clk_IBUF_BUFG | riscv32imf/data_memory_unit/cache_controller_unit/cache_fsm/final_res_MEM_reg[12]_0                                                                          |                                                                                                                                                             |              128 |            512 |         4.00 |
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


