library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity flip_flop is
    port( 
        clk : in std_logic;
        reset : in std_logic;
        wr_en : in std_logic;
        data_in : in std_logic;
        data_out : out std_logic
    );
end entity;

architecture a_flip_flop of flip_flop is
    signal registro: std_logic := '0';
begin
    process(clk,reset,wr_en) -- acionado se houver mudan√ßa em clk, rst ou wr_en
    begin
        if reset='1' then
            registro <= '0';
        elsif wr_en='1' then
            if rising_edge(clk) then
                registro <= data_in;
            end if;
        end if;
    end process;

    data_out <= registro; -- conexao direta, fora do processo
end architecture;