// Seed: 2953460755
module module_0;
  wire id_1;
  wire id_2;
  wire id_3;
  assign module_1.type_10 = 0;
  wire id_4;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1,
    input  wire  id_2,
    input  wire  id_3,
    input  wand  id_4
    , id_6
);
  logic id_7;
  always begin : LABEL_0
    id_1 <= 1'b0 < 1;
    id_0 <= 1;
    assert (1);
    id_0 = id_7;
    id_7 = 1;
    id_0 <= 1;
    id_6 <= 1 <-> 1;
  end
  module_0 modCall_1 ();
  wire id_8;
endmodule
