INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/moizc/Desktop/MY AWESOME PROJECTS/vivado/RealDigital/Major_Projects/ARITHMETIC_LOGIC_UNIT_PROJECT/ARITHMETIC_LOGIC_UNIT/ARITHMETIC_LOGIC_UNIT.sim/sim_1/impl/timing/xsim/ALU_TestBench_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ArithmeticLogicUnit8Bit
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-311] analyzing module PushButtonDebouncer
INFO: [VRFC 10-311] analyzing module PushButtonDebouncer_1
INFO: [VRFC 10-311] analyzing module PushButtonDebouncer_2
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module Register_0
INFO: [VRFC 10-311] analyzing module SevenSeg
INFO: [VRFC 10-311] analyzing module btnReg
INFO: [VRFC 10-311] analyzing module btnReg_3
INFO: [VRFC 10-311] analyzing module btnReg_4
INFO: [VRFC 10-311] analyzing module btnReg_5
INFO: [VRFC 10-311] analyzing module btnReg_6
INFO: [VRFC 10-311] analyzing module btnReg_7
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/moizc/Desktop/MY AWESOME PROJECTS/vivado/RealDigital/Major_Projects/ARITHMETIC_LOGIC_UNIT_PROJECT/ARITHMETIC_LOGIC_UNIT/ARITHMETIC_LOGIC_UNIT.srcs/sim_1/new/ALU_TestBench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TestBench
