{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522962836278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522962836278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 05 23:13:56 2018 " "Processing started: Thu Apr 05 23:13:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522962836278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522962836278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off full_alu -c full_alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off full_alu -c full_alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522962836278 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1522962838580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/marc/uni/pec/pec-2018/procesadormulticicle/unidad_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /marc/uni/pec/pec-2018/procesadormulticicle/unidad_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidad_control-Structure " "Found design unit 1: unidad_control-Structure" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/unidad_control.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522962839135 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidad_control " "Found entity 1: unidad_control" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/unidad_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522962839135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522962839135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/marc/uni/pec/pec-2018/procesadormulticicle/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /marc/uni/pec/pec-2018/procesadormulticicle/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-Structure " "Found design unit 1: regfile-Structure" {  } { { "../ProcesadorMulticicle/regfile.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/regfile.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522962839137 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../ProcesadorMulticicle/regfile.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/regfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522962839137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522962839137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/marc/uni/pec/pec-2018/procesadormulticicle/proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /marc/uni/pec/pec-2018/procesadormulticicle/proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc-Structure " "Found design unit 1: proc-Structure" {  } { { "../ProcesadorMulticicle/proc.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/proc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522962839141 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "../ProcesadorMulticicle/proc.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/proc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522962839141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522962839141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/marc/uni/pec/pec-2018/procesadormulticicle/multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /marc/uni/pec/pec-2018/procesadormulticicle/multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi-Structure " "Found design unit 1: multi-Structure" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/multi.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522962839145 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/multi.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522962839145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522962839145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/marc/uni/pec/pec-2018/procesadormulticicle/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /marc/uni/pec/pec-2018/procesadormulticicle/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Structure " "Found design unit 1: datapath-Structure" {  } { { "../ProcesadorMulticicle/datapath.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/datapath.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522962839152 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../ProcesadorMulticicle/datapath.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522962839152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522962839152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/marc/uni/pec/pec-2018/procesadormulticicle/control_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /marc/uni/pec/pec-2018/procesadormulticicle/control_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_l-Structure " "Found design unit 1: control_l-Structure" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/control_l.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522962839154 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_l " "Found entity 1: control_l" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/control_l.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522962839154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522962839154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/marc/uni/pec/pec-2018/procesadormulticiclememoria/sramcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /marc/uni/pec/pec-2018/procesadormulticiclememoria/sramcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAMController-comportament " "Found design unit 1: SRAMController-comportament" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522962839158 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAMController " "Found entity 1: SRAMController" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522962839158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522962839158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/marc/uni/pec/pec-2018/procesadormulticiclememoria/sisa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /marc/uni/pec/pec-2018/procesadormulticiclememoria/sisa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sisa-Structure " "Found design unit 1: sisa-Structure" {  } { { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/sisa.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522962839163 ""} { "Info" "ISGN_ENTITY_NAME" "1 sisa " "Found entity 1: sisa" {  } { { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/sisa.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522962839163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522962839163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/marc/uni/pec/pec-2018/procesadormulticiclememoria/package_utility.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /marc/uni/pec/pec-2018/procesadormulticiclememoria/package_utility.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 package_utility " "Found design unit 1: package_utility" {  } { { "../ProcesadorMulticicleMemoria/package_utility.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/package_utility.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522962839169 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 package_utility-body " "Found design unit 2: package_utility-body" {  } { { "../ProcesadorMulticicleMemoria/package_utility.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/package_utility.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522962839169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522962839169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/marc/uni/pec/pec-2018/procesadormulticiclememoria/package_timing.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /marc/uni/pec/pec-2018/procesadormulticiclememoria/package_timing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 package_timing " "Found design unit 1: package_timing" {  } { { "../ProcesadorMulticicleMemoria/package_timing.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/package_timing.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522962839172 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 package_timing-body " "Found design unit 2: package_timing-body" {  } { { "../ProcesadorMulticicleMemoria/package_timing.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/package_timing.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522962839172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522962839172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/marc/uni/pec/pec-2018/procesadormulticiclememoria/memorycontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /marc/uni/pec/pec-2018/procesadormulticiclememoria/memorycontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryController-comportament " "Found design unit 1: MemoryController-comportament" {  } { { "../ProcesadorMulticicleMemoria/MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522962839177 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryController " "Found entity 1: MemoryController" {  } { { "../ProcesadorMulticicleMemoria/MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522962839177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522962839177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/marc/uni/pec/pec-2018/procesadormulticiclememoria/async_64kx16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /marc/uni/pec/pec-2018/procesadormulticiclememoria/async_64kx16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 async_64Kx16-behave_arch " "Found design unit 1: async_64Kx16-behave_arch" {  } { { "../ProcesadorMulticicleMemoria/async_64Kx16.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/async_64Kx16.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522962839184 ""} { "Info" "ISGN_ENTITY_NAME" "1 async_64Kx16 " "Found entity 1: async_64Kx16" {  } { { "../ProcesadorMulticicleMemoria/async_64Kx16.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/async_64Kx16.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522962839184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522962839184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Structure " "Found design unit 1: alu-Structure" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleAlu/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522962839186 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleAlu/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522962839186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522962839186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sisa " "Elaborating entity \"sisa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1522962839231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:proc0 " "Elaborating entity \"proc\" for hierarchy \"proc:proc0\"" {  } { { "../ProcesadorMulticicleMemoria/sisa.vhd" "proc0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/sisa.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522962839236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidad_control proc:proc0\|unidad_control:unidad_control0 " "Elaborating entity \"unidad_control\" for hierarchy \"proc:proc0\|unidad_control:unidad_control0\"" {  } { { "../ProcesadorMulticicle/proc.vhd" "unidad_control0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/proc.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522962839239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_l proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0 " "Elaborating entity \"control_l\" for hierarchy \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\"" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "control_l0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/unidad_control.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522962839245 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed_reg control_l.vhd(155) " "Inferred latch for \"immed_reg\" at control_l.vhd(155)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/control_l.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839248 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] control_l.vhd(114) " "Inferred latch for \"op\[0\]\" at control_l.vhd(114)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/control_l.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839248 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] control_l.vhd(114) " "Inferred latch for \"op\[1\]\" at control_l.vhd(114)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/control_l.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839248 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[0\] control_l.vhd(106) " "Inferred latch for \"immed\[0\]\" at control_l.vhd(106)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/control_l.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839249 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[1\] control_l.vhd(106) " "Inferred latch for \"immed\[1\]\" at control_l.vhd(106)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/control_l.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839249 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[2\] control_l.vhd(106) " "Inferred latch for \"immed\[2\]\" at control_l.vhd(106)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/control_l.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839249 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[3\] control_l.vhd(106) " "Inferred latch for \"immed\[3\]\" at control_l.vhd(106)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/control_l.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839249 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[4\] control_l.vhd(106) " "Inferred latch for \"immed\[4\]\" at control_l.vhd(106)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/control_l.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839249 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[5\] control_l.vhd(106) " "Inferred latch for \"immed\[5\]\" at control_l.vhd(106)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/control_l.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839249 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[6\] control_l.vhd(106) " "Inferred latch for \"immed\[6\]\" at control_l.vhd(106)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/control_l.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839249 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[7\] control_l.vhd(106) " "Inferred latch for \"immed\[7\]\" at control_l.vhd(106)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/control_l.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839249 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[8\] control_l.vhd(106) " "Inferred latch for \"immed\[8\]\" at control_l.vhd(106)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/control_l.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839249 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[9\] control_l.vhd(106) " "Inferred latch for \"immed\[9\]\" at control_l.vhd(106)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/control_l.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839249 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[10\] control_l.vhd(106) " "Inferred latch for \"immed\[10\]\" at control_l.vhd(106)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/control_l.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839250 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[11\] control_l.vhd(106) " "Inferred latch for \"immed\[11\]\" at control_l.vhd(106)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/control_l.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839250 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[12\] control_l.vhd(106) " "Inferred latch for \"immed\[12\]\" at control_l.vhd(106)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/control_l.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839250 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[13\] control_l.vhd(106) " "Inferred latch for \"immed\[13\]\" at control_l.vhd(106)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/control_l.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839250 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[14\] control_l.vhd(106) " "Inferred latch for \"immed\[14\]\" at control_l.vhd(106)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/control_l.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839250 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[15\] control_l.vhd(106) " "Inferred latch for \"immed\[15\]\" at control_l.vhd(106)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/control_l.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839250 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi proc:proc0\|unidad_control:unidad_control0\|multi:multi0 " "Elaborating entity \"multi\" for hierarchy \"proc:proc0\|unidad_control:unidad_control0\|multi:multi0\"" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "multi0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/unidad_control.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522962839253 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "boot multi.vhd(30) " "VHDL Process Statement warning at multi.vhd(30): signal \"boot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/multi.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522962839256 "|sisa|proc:proc0|unidad_control:unidad_control0|multi:multi0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath proc:proc0\|datapath:datapath0 " "Elaborating entity \"datapath\" for hierarchy \"proc:proc0\|datapath:datapath0\"" {  } { { "../ProcesadorMulticicle/proc.vhd" "datapath0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/proc.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522962839259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu proc:proc0\|datapath:datapath0\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"proc:proc0\|datapath:datapath0\|alu:alu0\"" {  } { { "../ProcesadorMulticicle/datapath.vhd" "alu0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/datapath.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522962839261 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[0\] alu.vhd(53) " "Inferred latch for \"w\[0\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleAlu/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839267 "|sisa|proc:proc0|datapath:datapath0|alu:alu0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[1\] alu.vhd(53) " "Inferred latch for \"w\[1\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleAlu/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839267 "|sisa|proc:proc0|datapath:datapath0|alu:alu0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[2\] alu.vhd(53) " "Inferred latch for \"w\[2\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleAlu/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839267 "|sisa|proc:proc0|datapath:datapath0|alu:alu0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[3\] alu.vhd(53) " "Inferred latch for \"w\[3\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleAlu/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839268 "|sisa|proc:proc0|datapath:datapath0|alu:alu0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[4\] alu.vhd(53) " "Inferred latch for \"w\[4\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleAlu/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839268 "|sisa|proc:proc0|datapath:datapath0|alu:alu0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[5\] alu.vhd(53) " "Inferred latch for \"w\[5\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleAlu/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839268 "|sisa|proc:proc0|datapath:datapath0|alu:alu0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[6\] alu.vhd(53) " "Inferred latch for \"w\[6\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleAlu/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839268 "|sisa|proc:proc0|datapath:datapath0|alu:alu0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[7\] alu.vhd(53) " "Inferred latch for \"w\[7\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleAlu/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839268 "|sisa|proc:proc0|datapath:datapath0|alu:alu0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[8\] alu.vhd(53) " "Inferred latch for \"w\[8\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleAlu/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839268 "|sisa|proc:proc0|datapath:datapath0|alu:alu0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[9\] alu.vhd(53) " "Inferred latch for \"w\[9\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleAlu/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839269 "|sisa|proc:proc0|datapath:datapath0|alu:alu0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[10\] alu.vhd(53) " "Inferred latch for \"w\[10\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleAlu/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839269 "|sisa|proc:proc0|datapath:datapath0|alu:alu0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[11\] alu.vhd(53) " "Inferred latch for \"w\[11\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleAlu/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839269 "|sisa|proc:proc0|datapath:datapath0|alu:alu0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[12\] alu.vhd(53) " "Inferred latch for \"w\[12\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleAlu/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839269 "|sisa|proc:proc0|datapath:datapath0|alu:alu0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[13\] alu.vhd(53) " "Inferred latch for \"w\[13\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleAlu/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839269 "|sisa|proc:proc0|datapath:datapath0|alu:alu0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[14\] alu.vhd(53) " "Inferred latch for \"w\[14\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleAlu/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839269 "|sisa|proc:proc0|datapath:datapath0|alu:alu0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[15\] alu.vhd(53) " "Inferred latch for \"w\[15\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleAlu/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839270 "|sisa|proc:proc0|datapath:datapath0|alu:alu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile proc:proc0\|datapath:datapath0\|regfile:regfile0 " "Elaborating entity \"regfile\" for hierarchy \"proc:proc0\|datapath:datapath0\|regfile:regfile0\"" {  } { { "../ProcesadorMulticicle/datapath.vhd" "regfile0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/datapath.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522962839289 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrd regfile.vhd(26) " "VHDL Process Statement warning at regfile.vhd(26): signal \"wrd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicle/regfile.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/regfile.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522962839299 "|sisa|proc:proc0|datapath:datapath0|regfile:regfile0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryController MemoryController:mem_ctrl0 " "Elaborating entity \"MemoryController\" for hierarchy \"MemoryController:mem_ctrl0\"" {  } { { "../ProcesadorMulticicleMemoria/sisa.vhd" "mem_ctrl0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/sisa.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522962839302 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "instr_memory_limit MemoryController.vhd(48) " "VHDL Signal Declaration warning at MemoryController.vhd(48): used explicit default value for signal \"instr_memory_limit\" because signal was never assigned a value" {  } { { "../ProcesadorMulticicleMemoria/MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1522962839303 "|sisa|MemoryController:mem_ctrl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAMController MemoryController:mem_ctrl0\|SRAMController:controller0 " "Elaborating entity \"SRAMController\" for hierarchy \"MemoryController:mem_ctrl0\|SRAMController:controller0\"" {  } { { "../ProcesadorMulticicleMemoria/MemoryController.vhd" "controller0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522962839304 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WR SRAMController.vhd(58) " "VHDL Process Statement warning at SRAMController.vhd(58): signal \"WR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522962839306 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataToWrite SRAMController.vhd(62) " "VHDL Process Statement warning at SRAMController.vhd(62): signal \"dataToWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522962839306 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(68) " "VHDL Process Statement warning at SRAMController.vhd(68): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522962839307 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(69) " "VHDL Process Statement warning at SRAMController.vhd(69): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522962839307 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(70) " "VHDL Process Statement warning at SRAMController.vhd(70): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522962839307 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(80) " "VHDL Process Statement warning at SRAMController.vhd(80): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522962839307 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(81) " "VHDL Process Statement warning at SRAMController.vhd(81): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522962839307 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(82) " "VHDL Process Statement warning at SRAMController.vhd(82): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522962839307 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WR SRAMController.vhd(91) " "VHDL Process Statement warning at SRAMController.vhd(91): signal \"WR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522962839307 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(94) " "VHDL Process Statement warning at SRAMController.vhd(94): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522962839307 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(94) " "VHDL Process Statement warning at SRAMController.vhd(94): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522962839307 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SRAM_DQ SRAMController.vhd(95) " "VHDL Process Statement warning at SRAMController.vhd(95): signal \"SRAM_DQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522962839307 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(97) " "VHDL Process Statement warning at SRAMController.vhd(97): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522962839307 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(97) " "VHDL Process Statement warning at SRAMController.vhd(97): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522962839307 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_ext SRAMController.vhd(98) " "VHDL Process Statement warning at SRAMController.vhd(98): signal \"data_ext\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522962839307 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SRAM_DQ SRAMController.vhd(100) " "VHDL Process Statement warning at SRAMController.vhd(100): signal \"SRAM_DQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522962839307 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_OE_N SRAMController.vhd(44) " "VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable \"SRAM_OE_N\", which holds its previous value in one or more paths through the process" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522962839307 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_CE_N SRAMController.vhd(44) " "VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable \"SRAM_CE_N\", which holds its previous value in one or more paths through the process" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522962839307 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_WE_N SRAMController.vhd(44) " "VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable \"SRAM_WE_N\", which holds its previous value in one or more paths through the process" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522962839308 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_LB_N SRAMController.vhd(44) " "VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable \"SRAM_LB_N\", which holds its previous value in one or more paths through the process" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522962839308 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_UB_N SRAMController.vhd(44) " "VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable \"SRAM_UB_N\", which holds its previous value in one or more paths through the process" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522962839308 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_DQ SRAMController.vhd(44) " "VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable \"SRAM_DQ\", which holds its previous value in one or more paths through the process" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522962839308 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_ext SRAMController.vhd(44) " "VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable \"data_ext\", which holds its previous value in one or more paths through the process" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522962839308 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[0\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[0\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839308 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[1\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[1\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839308 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[2\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[2\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839308 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[3\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[3\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839308 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[4\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[4\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839308 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[5\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[5\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839308 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[6\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[6\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839308 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[7\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[7\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839308 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[8\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[8\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839308 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[9\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[9\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839308 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[10\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[10\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839308 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[11\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[11\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839309 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[12\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[12\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839309 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[13\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[13\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839309 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[14\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[14\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839309 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[15\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[15\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839309 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[0\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[0\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839309 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[1\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[1\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839309 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[2\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[2\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839309 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[3\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[3\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839309 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[4\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[4\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839309 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[5\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[5\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839309 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[6\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[6\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839309 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[7\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[7\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839309 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[8\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[8\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839309 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[9\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[9\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839309 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[10\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[10\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839309 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[11\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[11\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839309 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[12\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[12\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839309 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[13\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[13\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839310 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[14\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[14\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839310 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[15\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[15\]\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839310 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_UB_N SRAMController.vhd(44) " "Inferred latch for \"SRAM_UB_N\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839310 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_LB_N SRAMController.vhd(44) " "Inferred latch for \"SRAM_LB_N\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839310 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_WE_N SRAMController.vhd(44) " "Inferred latch for \"SRAM_WE_N\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839310 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_CE_N SRAMController.vhd(44) " "Inferred latch for \"SRAM_CE_N\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839310 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_OE_N SRAMController.vhd(44) " "Inferred latch for \"SRAM_OE_N\" at SRAMController.vhd(44)" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522962839310 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "proc:proc0\|datapath:datapath0\|regfile:regfile0\|regs " "RAM logic \"proc:proc0\|datapath:datapath0\|regfile:regfile0\|regs\" is uninferred due to inappropriate RAM size" {  } { { "../ProcesadorMulticicle/regfile.vhd" "regs" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/regfile.vhd" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1522962839538 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1522962839538 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1522962839849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|SRAM_OE_N " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|SRAM_OE_N has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:mem_ctrl0\|SRAMController:controller0\|state.RD_ST " "Ports D and ENA on the latch are fed by the same signal MemoryController:mem_ctrl0\|SRAMController:controller0\|state.RD_ST" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522962839920 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522962839920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|SRAM_WE_N " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|SRAM_WE_N has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:mem_ctrl0\|SRAMController:controller0\|state.WR_ST " "Ports D and ENA on the latch are fed by the same signal MemoryController:mem_ctrl0\|SRAMController:controller0\|state.WR_ST" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522962839920 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522962839920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[12\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/multi.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522962839920 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522962839920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[13\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/multi.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522962839920 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522962839920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[14\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/multi.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522962839920 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522962839920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[15\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/multi.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522962839921 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522962839921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[1\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|datapath:datapath0\|alu:alu0\|w\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|datapath:datapath0\|alu:alu0\|w\[0\]" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleAlu/alu.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522962839921 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522962839921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[0\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|datapath:datapath0\|alu:alu0\|w\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|datapath:datapath0\|alu:alu0\|w\[0\]" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleAlu/alu.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522962839921 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522962839921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[2\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|datapath:datapath0\|alu:alu0\|w\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|datapath:datapath0\|alu:alu0\|w\[0\]" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleAlu/alu.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522962839921 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522962839921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[3\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|datapath:datapath0\|alu:alu0\|w\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|datapath:datapath0\|alu:alu0\|w\[0\]" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleAlu/alu.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522962839921 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522962839921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[4\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|datapath:datapath0\|alu:alu0\|w\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|datapath:datapath0\|alu:alu0\|w\[0\]" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleAlu/alu.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522962839921 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522962839921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[5\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|datapath:datapath0\|alu:alu0\|w\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|datapath:datapath0\|alu:alu0\|w\[0\]" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleAlu/alu.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522962839922 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522962839922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[6\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|datapath:datapath0\|alu:alu0\|w\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|datapath:datapath0\|alu:alu0\|w\[0\]" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleAlu/alu.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522962839922 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522962839922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[7\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|datapath:datapath0\|alu:alu0\|w\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|datapath:datapath0\|alu:alu0\|w\[0\]" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleAlu/alu.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522962839922 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522962839922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[8\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/multi.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522962839922 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522962839922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[9\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/multi.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522962839922 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522962839922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[10\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/multi.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522962839922 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522962839922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[11\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/multi.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522962839923 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522962839923 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522962840024 "|sisa|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522962840024 "|sisa|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522962840024 "|sisa|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/sisa.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522962840024 "|sisa|SRAM_CE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1522962840024 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1522962840247 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1522962841233 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522962841233 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "432 " "Implemented 432 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1522962841346 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1522962841346 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1522962841346 ""} { "Info" "ICUT_CUT_TM_LCELLS" "391 " "Implemented 391 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1522962841346 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1522962841346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "566 " "Peak virtual memory: 566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522962841452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 05 23:14:01 2018 " "Processing ended: Thu Apr 05 23:14:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522962841452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522962841452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522962841452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522962841452 ""}
