
*** Running vivado
    with args -log Snake_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Snake_top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Snake_top.tcl -notrace
Command: synth_design -top Snake_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13544
WARNING: [Synth 8-2611] redeclaration of ansi port vga_clk is not allowed [D:/temp/project_snake/project_snake.srcs/sources_1/new/clk_unit.v:29]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1035.410 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Snake_top' [D:/temp/project_snake/project_snake.srcs/sources_1/new/Snake_top.v:24]
INFO: [Synth 8-6157] synthesizing module 'Game_init' [D:/temp/project_snake/project_snake.srcs/sources_1/new/Game_init.v:25]
	Parameter RESTART bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter PLAY bound to: 2'b10 
	Parameter DIE bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'Game_init' (1#1) [D:/temp/project_snake/project_snake.srcs/sources_1/new/Game_init.v:25]
INFO: [Synth 8-6157] synthesizing module 'Fruit_generate' [D:/temp/project_snake/project_snake.srcs/sources_1/new/Fruit_generate.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Fruit_generate' (2#1) [D:/temp/project_snake/project_snake.srcs/sources_1/new/Fruit_generate.v:24]
INFO: [Synth 8-6157] synthesizing module 'Snake_move' [D:/temp/project_snake/project_snake.srcs/sources_1/new/Snake_move.v:23]
	Parameter UP bound to: 2'b00 
	Parameter DOWN bound to: 2'b01 
	Parameter LEFT bound to: 2'b10 
	Parameter RIGHT bound to: 2'b11 
	Parameter NONE bound to: 2'b00 
	Parameter HEAD bound to: 2'b01 
	Parameter RESTART bound to: 2'b00 
	Parameter PLAY bound to: 2'b10 
WARNING: [Synth 8-567] referenced signal 'snake' should be on the sensitivity list [D:/temp/project_snake/project_snake.srcs/sources_1/new/Snake_move.v:89]
WARNING: [Synth 8-567] referenced signal 'die_flash' should be on the sensitivity list [D:/temp/project_snake/project_snake.srcs/sources_1/new/Snake_move.v:89]
INFO: [Synth 8-6155] done synthesizing module 'Snake_move' (3#1) [D:/temp/project_snake/project_snake.srcs/sources_1/new/Snake_move.v:23]
INFO: [Synth 8-6157] synthesizing module 'VGA_top' [D:/temp/project_snake/project_snake.srcs/sources_1/new/VGA_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_unit' [D:/temp/project_snake/project_snake.srcs/sources_1/new/clk_unit.v:24]
INFO: [Synth 8-6155] done synthesizing module 'clk_unit' (4#1) [D:/temp/project_snake/project_snake.srcs/sources_1/new/clk_unit.v:24]
INFO: [Synth 8-6157] synthesizing module 'VGA_show' [D:/temp/project_snake/project_snake.srcs/sources_1/new/VGA_show.v:23]
	Parameter NONE bound to: 2'b00 
	Parameter HEAD bound to: 2'b01 
	Parameter BODY bound to: 2'b10 
	Parameter HEAD_COLOR bound to: 12'b000011110000 
	Parameter BODY_COLOR bound to: 12'b000011111111 
INFO: [Synth 8-6155] done synthesizing module 'VGA_show' (5#1) [D:/temp/project_snake/project_snake.srcs/sources_1/new/VGA_show.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VGA_top' (6#1) [D:/temp/project_snake/project_snake.srcs/sources_1/new/VGA_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Key_relive' [D:/temp/project_snake/project_snake.srcs/sources_1/new/Key_relive.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Key_relive' (7#1) [D:/temp/project_snake/project_snake.srcs/sources_1/new/Key_relive.v:24]
INFO: [Synth 8-6157] synthesizing module 'Seven_segments' [D:/temp/project_snake/project_snake.srcs/sources_1/new/Seven_segments.v:24]
	Parameter RESTART bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'Seven_segments' (8#1) [D:/temp/project_snake/project_snake.srcs/sources_1/new/Seven_segments.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Snake_top' (9#1) [D:/temp/project_snake/project_snake.srcs/sources_1/new/Snake_top.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1072.848 ; gain = 37.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1072.848 ; gain = 37.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1072.848 ; gain = 37.438
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1072.848 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/temp/project_snake/project_snake.srcs/constrs_1/new/project_snake.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L8N_T1_AD14N_35' is not supported in the xdc constraint file. [D:/temp/project_snake/project_snake.srcs/constrs_1/new/project_snake.xdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L7N_T1_AD6N_35' is not supported in the xdc constraint file. [D:/temp/project_snake/project_snake.srcs/constrs_1/new/project_snake.xdc:4]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L1N_T0_AD4N_35' is not supported in the xdc constraint file. [D:/temp/project_snake/project_snake.srcs/constrs_1/new/project_snake.xdc:6]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L8P_T1_AD14P_35' is not supported in the xdc constraint file. [D:/temp/project_snake/project_snake.srcs/constrs_1/new/project_snake.xdc:8]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L1P_T0_AD4P_35' is not supported in the xdc constraint file. [D:/temp/project_snake/project_snake.srcs/constrs_1/new/project_snake.xdc:11]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L3N_T0_DQS_AD5N_35' is not supported in the xdc constraint file. [D:/temp/project_snake/project_snake.srcs/constrs_1/new/project_snake.xdc:13]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L2N_T0_AD12N_35' is not supported in the xdc constraint file. [D:/temp/project_snake/project_snake.srcs/constrs_1/new/project_snake.xdc:15]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L3P_T0_DQS_AD5P_35' is not supported in the xdc constraint file. [D:/temp/project_snake/project_snake.srcs/constrs_1/new/project_snake.xdc:17]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L2P_T0_AD12P_35' is not supported in the xdc constraint file. [D:/temp/project_snake/project_snake.srcs/constrs_1/new/project_snake.xdc:20]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L4N_T0_35' is not supported in the xdc constraint file. [D:/temp/project_snake/project_snake.srcs/constrs_1/new/project_snake.xdc:22]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L6N_T0_VREF_35' is not supported in the xdc constraint file. [D:/temp/project_snake/project_snake.srcs/constrs_1/new/project_snake.xdc:24]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L4P_T0_35' is not supported in the xdc constraint file. [D:/temp/project_snake/project_snake.srcs/constrs_1/new/project_snake.xdc:26]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L4P_T0_15' is not supported in the xdc constraint file. [D:/temp/project_snake/project_snake.srcs/constrs_1/new/project_snake.xdc:29]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L3N_T0_DQS_AD1N_15' is not supported in the xdc constraint file. [D:/temp/project_snake/project_snake.srcs/constrs_1/new/project_snake.xdc:31]
Finished Parsing XDC File [D:/temp/project_snake/project_snake.srcs/constrs_1/new/project_snake.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/temp/project_snake/project_snake.srcs/constrs_1/new/project_snake.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Snake_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Snake_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1185.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1185.988 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1185.988 ; gain = 150.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1185.988 ; gain = 150.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1185.988 ; gain = 150.578
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'game_status_reg' in module 'Game_init'
INFO: [Synth 8-802] inferred FSM for state register 'direct_r_reg' in module 'Snake_move'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   START |                               00 |                               01
                    PLAY |                               01 |                               10
                     DIE |                               10 |                               11
                 RESTART |                               11 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'game_status_reg' using encoding 'sequential' in module 'Game_init'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               11
                 iSTATE2 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE0 |                               11 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'direct_r_reg' using encoding 'sequential' in module 'Snake_move'
WARNING: [Synth 8-327] inferring latch for variable 'position_color_reg' [D:/temp/project_snake/project_snake.srcs/sources_1/new/Snake_move.v:93]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1185.988 ; gain = 150.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 33    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 10    
	   5 Input   16 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 36    
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 8     
	   6 Input    2 Bit        Muxes := 1     
	  13 Input    2 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 34    
	   3 Input    1 Bit        Muxes := 2     
	  11 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1185.988 ; gain = 150.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1185.988 ; gain = 150.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1229.227 ; gain = 193.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1239.258 ; gain = 203.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1239.258 ; gain = 203.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1239.258 ; gain = 203.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1239.258 ; gain = 203.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1239.258 ; gain = 203.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1239.258 ; gain = 203.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1239.258 ; gain = 203.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    34|
|3     |LUT1   |     8|
|4     |LUT2   |   272|
|5     |LUT3   |    51|
|6     |LUT4   |   120|
|7     |LUT5   |   127|
|8     |LUT6   |   257|
|9     |FDCE   |   402|
|10    |FDPE   |    20|
|11    |FDRE   |    23|
|12    |LD     |     1|
|13    |IBUF   |     6|
|14    |OBUF   |    26|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1239.258 ; gain = 203.848
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 1239.258 ; gain = 90.707
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1239.258 ; gain = 203.848
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1242.031 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1242.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 4 Warnings, 14 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1242.031 ; gain = 206.621
INFO: [Common 17-1381] The checkpoint 'D:/temp/project_snake/project_snake.runs/synth_1/Snake_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Snake_top_utilization_synth.rpt -pb Snake_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 27 23:02:42 2021...
