
---------- Begin Simulation Statistics ----------
host_inst_rate                                 225910                       # Simulator instruction rate (inst/s)
host_mem_usage                                 380384                       # Number of bytes of host memory used
host_seconds                                    88.53                       # Real time elapsed on the host
host_tick_rate                              255225951                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.022595                       # Number of seconds simulated
sim_ticks                                 22595402000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4691480                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 27378.727758                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 22242.507706                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4273132                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    11453836000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.089172                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               418348                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            282741                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   3016217500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028905                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135606                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 55972.211926                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 59056.510132                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2094802                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   10793457459                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.084295                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              192836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           120637                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   4263820975                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031561                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72199                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 30614.111757                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  38.066611                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           87055                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2665111499                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6979118                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 36400.320458                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 35033.028440                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6367934                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     22247293459                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.087573                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                611184                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             403378                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   7280038475                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029775                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207805                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996868                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.793008                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6979118                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 36400.320458                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 35033.028440                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6367934                       # number of overall hits
system.cpu.dcache.overall_miss_latency    22247293459                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.087573                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               611184                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            403378                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   7280038475                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029775                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207805                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167911                       # number of replacements
system.cpu.dcache.sampled_refs                 168935                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.793008                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6430783                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525069741000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72160                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13047925                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 69334.448161                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 68956.521739                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13047626                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       20731000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  299                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                68                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     15860000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             230                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        71500                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               56483.229437                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       286000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13047925                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 69334.448161                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 68956.521739                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13047626                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        20731000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000023                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   299                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 68                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     15860000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              230                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.206645                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            105.802105                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13047925                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 69334.448161                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 68956.521739                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13047626                       # number of overall hits
system.cpu.icache.overall_miss_latency       20731000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000023                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  299                       # number of overall misses
system.cpu.icache.overall_mshr_hits                68                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     15860000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    231                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                105.802105                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13047626                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 102462.825498                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     11337101790                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                110646                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     93503.370477                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 112842.288683                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        18790                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1359352000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.436210                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      14538                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    6647                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       890438500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.236768                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  7891                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135838                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       89328.766047                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  91413.832830                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         116753                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             1704839500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.140498                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        19085                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      6497                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        1150534500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.092654                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   12586                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38872                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    67482.120652                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 51642.171743                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          2623164994                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38872                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     2007434500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38872                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72160                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72160                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.405640                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169166                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        91133.792345                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   99671.485081                       # average overall mshr miss latency
system.l2.demand_hits                          135543                       # number of demand (read+write) hits
system.l2.demand_miss_latency              3064191500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.198757                       # miss rate for demand accesses
system.l2.demand_misses                         33623                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      13144                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         2040973000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.121047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    20477                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.379751                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.236709                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   6221.834157                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3878.236383                       # Average occupied blocks per context
system.l2.overall_accesses                     169166                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       91133.792345                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  102026.912060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         135543                       # number of overall hits
system.l2.overall_miss_latency             3064191500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.198757                       # miss rate for overall accesses
system.l2.overall_misses                        33623                       # number of overall misses
system.l2.overall_mshr_hits                     13144                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       13378074790                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.775114                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  131123                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.385473                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         42651                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       148417                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       287366                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           124230                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        14719                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         110634                       # number of replacements
system.l2.sampled_refs                         121677                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10100.070539                       # Cycle average of tags in use
system.l2.total_refs                           171034                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            46390                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 31577586                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1638250                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1716563                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        50971                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1725641                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1741230                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7568                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       215829                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     11790610                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.851357                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.873049                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      8863909     75.18%     75.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       734691      6.23%     81.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       574979      4.88%     86.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       484217      4.11%     90.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       397132      3.37%     93.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        86424      0.73%     94.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        80559      0.68%     95.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       352870      2.99%     98.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       215829      1.83%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     11790610                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        50864                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      6551161                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.361321                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.361321                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1360273                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          113                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7647                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     21181173                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6760031                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3613943                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1146860                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          456                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        56362                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4661532                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4475337                       # DTB hits
system.switch_cpus_1.dtb.data_misses           186195                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3461994                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3278267                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           183727                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199538                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197070                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2468                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1741230                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3043386                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7275502                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        40292                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             25615873                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        669110                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.127907                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3043514                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1645818                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.881691                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     12937470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.979975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.165471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        8705381     67.29%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         580392      4.49%     71.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          48050      0.37%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37599      0.29%     72.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         438201      3.39%     75.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43252      0.33%     76.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         512986      3.97%     80.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         793268      6.13%     86.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1778341     13.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     12937470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                675747                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1025564                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               72932                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.120345                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            5946884                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1335240                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7671054                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14076464                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.812514                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6232835                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.034029                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14275973                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        61751                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        622719                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      4836310                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       106406                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1844762                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     16733782                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      4611644                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       281472                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15251503                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          802                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           53                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1146860                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         9713                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       946068                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1569                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        64123                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1892417                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       548375                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        64123                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4840                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        56911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.734580                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.734580                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      7605618     48.96%     48.96% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         3871      0.02%     48.99% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     48.99% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       865325      5.57%     54.56% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3375      0.02%     54.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     54.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1018056      6.55%     61.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          670      0.00%     61.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4686321     30.17%     91.31% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1349660      8.69%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15532977                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        58190                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003746                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          771      1.32%      1.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          168      0.29%      1.61% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        43031     73.95%     75.56% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            8      0.01%     75.58% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     75.58% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        13606     23.38%     98.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          606      1.04%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     12937470                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.200619                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.847115                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      7757922     59.96%     59.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1526102     11.80%     71.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       705222      5.45%     77.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1050087      8.12%     85.33% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       898730      6.95%     92.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       249742      1.93%     94.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       655924      5.07%     99.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        82932      0.64%     99.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        10809      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     12937470                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.141022                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         16660850                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15532977                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      6581451                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        10126                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3287614                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3043416                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3043386                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              30                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       985064                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       997760                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      4836310                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1844762                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               13613217                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      1097790                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21051                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6850555                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       243257                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        10778                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     29220823                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     20692871                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     14400117                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3578085                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1146860                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       264179                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      7360654                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       461808                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  8476                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
