--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
cnc2_30GM.twx cnc2_30GM.ncd -o cnc2_30GM.twr cnc2_30GM.pcf -ucf cnc2_30GM.ucf

Design file:              cnc2_30GM.ncd
Physical constraint file: cnc2_30GM.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 314032644 paths analyzed, 11986 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.511ns.
--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_212 (SLICE_X17Y4.D3), 374724 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_212 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.420ns (Levels of Logic = 11)
  Clock Path Skew:      -0.056ns (0.664 - 0.720)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_212
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y50.AQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_4
    SLICE_X16Y39.D3      net (fanout=14)       2.679   DDA_Partition_1/m_DDATimeBase<4>
    SLICE_X16Y39.COUT    Topcyd                0.261   Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X16Y40.BMUX    Tcinb                 0.292   Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X12Y38.D2      net (fanout=1)        1.087   DDA_Partition_1/Controller/m_DDACountChkValue<9>
    SLICE_X12Y38.COUT    Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi3
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<3>
    SLICE_X12Y39.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y40.AMUX    Tcina                 0.212   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y32.B1      net (fanout=105)      2.124   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y32.COUT    Topcyb                0.375   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X18Y33.CMUX    Tcinc                 0.272   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X16Y30.B2      net (fanout=1)        0.955   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X16Y30.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y31.BMUX    Tcinb                 0.268   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X10Y2.B3       net (fanout=284)      2.850   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X10Y2.B        Tilo                  0.205   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<288>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn171
    SLICE_X17Y4.D3       net (fanout=16)       1.224   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<20>
    SLICE_X17Y4.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<212>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[7][23]_m_DataIn[23]_mux_9_OUT131
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_212
    -------------------------------------------------  ---------------------------
    Total                                     14.420ns (3.328ns logic, 11.092ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_212 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.407ns (Levels of Logic = 11)
  Clock Path Skew:      -0.056ns (0.664 - 0.720)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_212
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y50.AQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_4
    SLICE_X16Y39.D3      net (fanout=14)       2.679   DDA_Partition_1/m_DDATimeBase<4>
    SLICE_X16Y39.COUT    Topcyd                0.261   Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X16Y40.BMUX    Tcinb                 0.292   Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X12Y38.D2      net (fanout=1)        1.087   DDA_Partition_1/Controller/m_DDACountChkValue<9>
    SLICE_X12Y38.COUT    Topcyd                0.261   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<3>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<3>
    SLICE_X12Y39.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y40.AMUX    Tcina                 0.212   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y32.B1      net (fanout=105)      2.124   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y32.COUT    Topcyb                0.375   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X18Y33.CMUX    Tcinc                 0.272   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X16Y30.B2      net (fanout=1)        0.955   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X16Y30.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y31.BMUX    Tcinb                 0.268   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X10Y2.B3       net (fanout=284)      2.850   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X10Y2.B        Tilo                  0.205   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<288>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn171
    SLICE_X17Y4.D3       net (fanout=16)       1.224   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<20>
    SLICE_X17Y4.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<212>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[7][23]_m_DataIn[23]_mux_9_OUT131
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_212
    -------------------------------------------------  ---------------------------
    Total                                     14.407ns (3.315ns logic, 11.092ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_212 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.393ns (Levels of Logic = 11)
  Clock Path Skew:      -0.056ns (0.664 - 0.720)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_212
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y50.AQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_4
    SLICE_X16Y39.D3      net (fanout=14)       2.679   DDA_Partition_1/m_DDATimeBase<4>
    SLICE_X16Y39.COUT    Topcyd                0.261   Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X16Y40.COUT    Tbyp                  0.076   Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X16Y41.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X16Y41.BMUX    Tcinb                 0.292   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X12Y39.B1      net (fanout=1)        0.954   DDA_Partition_1/Controller/m_DDACountChkValue<13>
    SLICE_X12Y39.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y40.AMUX    Tcina                 0.212   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y32.B1      net (fanout=105)      2.124   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y32.COUT    Topcyb                0.375   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X18Y33.CMUX    Tcinc                 0.272   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X16Y30.B2      net (fanout=1)        0.955   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X16Y30.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y31.BMUX    Tcinb                 0.268   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X10Y2.B3       net (fanout=284)      2.850   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X10Y2.B        Tilo                  0.205   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<288>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn171
    SLICE_X17Y4.D3       net (fanout=16)       1.224   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<20>
    SLICE_X17Y4.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<212>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[7][23]_m_DataIn[23]_mux_9_OUT131
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_212
    -------------------------------------------------  ---------------------------
    Total                                     14.393ns (3.434ns logic, 10.959ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_170 (SLICE_X9Y5.D3), 375172 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_170 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.341ns (Levels of Logic = 11)
  Clock Path Skew:      -0.031ns (0.689 - 0.720)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_170
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y50.AQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_4
    SLICE_X16Y39.D3      net (fanout=14)       2.679   DDA_Partition_1/m_DDATimeBase<4>
    SLICE_X16Y39.COUT    Topcyd                0.261   Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X16Y40.BMUX    Tcinb                 0.292   Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X12Y38.D2      net (fanout=1)        1.087   DDA_Partition_1/Controller/m_DDACountChkValue<9>
    SLICE_X12Y38.COUT    Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi3
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<3>
    SLICE_X12Y39.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y40.AMUX    Tcina                 0.212   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y32.B1      net (fanout=105)      2.124   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y32.COUT    Topcyb                0.375   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X18Y33.CMUX    Tcinc                 0.272   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X16Y30.B2      net (fanout=1)        0.955   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X16Y30.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y31.BMUX    Tcinb                 0.268   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X6Y11.A3       net (fanout=284)      2.323   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X6Y11.A        Tilo                  0.205   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<148>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>2
    SLICE_X9Y5.D3        net (fanout=16)       1.672   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<2>
    SLICE_X9Y5.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<170>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[8][23]_m_DataIn[23]_mux_8_OUT171
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_170
    -------------------------------------------------  ---------------------------
    Total                                     14.341ns (3.328ns logic, 11.013ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_170 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.328ns (Levels of Logic = 11)
  Clock Path Skew:      -0.031ns (0.689 - 0.720)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_170
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y50.AQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_4
    SLICE_X16Y39.D3      net (fanout=14)       2.679   DDA_Partition_1/m_DDATimeBase<4>
    SLICE_X16Y39.COUT    Topcyd                0.261   Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X16Y40.BMUX    Tcinb                 0.292   Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X12Y38.D2      net (fanout=1)        1.087   DDA_Partition_1/Controller/m_DDACountChkValue<9>
    SLICE_X12Y38.COUT    Topcyd                0.261   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<3>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<3>
    SLICE_X12Y39.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y40.AMUX    Tcina                 0.212   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y32.B1      net (fanout=105)      2.124   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y32.COUT    Topcyb                0.375   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X18Y33.CMUX    Tcinc                 0.272   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X16Y30.B2      net (fanout=1)        0.955   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X16Y30.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y31.BMUX    Tcinb                 0.268   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X6Y11.A3       net (fanout=284)      2.323   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X6Y11.A        Tilo                  0.205   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<148>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>2
    SLICE_X9Y5.D3        net (fanout=16)       1.672   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<2>
    SLICE_X9Y5.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<170>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[8][23]_m_DataIn[23]_mux_8_OUT171
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_170
    -------------------------------------------------  ---------------------------
    Total                                     14.328ns (3.315ns logic, 11.013ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_170 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.314ns (Levels of Logic = 11)
  Clock Path Skew:      -0.031ns (0.689 - 0.720)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_170
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y50.AQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_4
    SLICE_X16Y39.D3      net (fanout=14)       2.679   DDA_Partition_1/m_DDATimeBase<4>
    SLICE_X16Y39.COUT    Topcyd                0.261   Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X16Y40.COUT    Tbyp                  0.076   Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X16Y41.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X16Y41.BMUX    Tcinb                 0.292   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X12Y39.B1      net (fanout=1)        0.954   DDA_Partition_1/Controller/m_DDACountChkValue<13>
    SLICE_X12Y39.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y40.AMUX    Tcina                 0.212   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y32.B1      net (fanout=105)      2.124   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y32.COUT    Topcyb                0.375   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X18Y33.CMUX    Tcinc                 0.272   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X16Y30.B2      net (fanout=1)        0.955   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X16Y30.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y31.BMUX    Tcinb                 0.268   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X6Y11.A3       net (fanout=284)      2.323   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X6Y11.A        Tilo                  0.205   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<148>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>2
    SLICE_X9Y5.D3        net (fanout=16)       1.672   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<2>
    SLICE_X9Y5.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<170>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[8][23]_m_DataIn[23]_mux_8_OUT171
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_170
    -------------------------------------------------  ---------------------------
    Total                                     14.314ns (3.434ns logic, 10.880ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_129 (SLICE_X12Y15.C4), 374667 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_129 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.298ns (Levels of Logic = 11)
  Clock Path Skew:      -0.051ns (0.669 - 0.720)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_129
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y50.AQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_4
    SLICE_X16Y39.D3      net (fanout=14)       2.679   DDA_Partition_1/m_DDATimeBase<4>
    SLICE_X16Y39.COUT    Topcyd                0.261   Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X16Y40.BMUX    Tcinb                 0.292   Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X12Y38.D2      net (fanout=1)        1.087   DDA_Partition_1/Controller/m_DDACountChkValue<9>
    SLICE_X12Y38.COUT    Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi3
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<3>
    SLICE_X12Y39.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y40.AMUX    Tcina                 0.212   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y32.B1      net (fanout=105)      2.124   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y32.COUT    Topcyb                0.375   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X18Y33.CMUX    Tcinc                 0.272   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X16Y30.B2      net (fanout=1)        0.955   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X16Y30.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y31.BMUX    Tcinb                 0.268   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X5Y11.B4       net (fanout=284)      2.538   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y11.B        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<102>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_1
    SLICE_X12Y15.C4      net (fanout=11)       1.393   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1
    SLICE_X12Y15.CLK     Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<130>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[10][23]_m_DataIn[23]_mux_6_OUT241
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_129
    -------------------------------------------------  ---------------------------
    Total                                     14.298ns (3.349ns logic, 10.949ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_129 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.285ns (Levels of Logic = 11)
  Clock Path Skew:      -0.051ns (0.669 - 0.720)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_129
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y50.AQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_4
    SLICE_X16Y39.D3      net (fanout=14)       2.679   DDA_Partition_1/m_DDATimeBase<4>
    SLICE_X16Y39.COUT    Topcyd                0.261   Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X16Y40.BMUX    Tcinb                 0.292   Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X12Y38.D2      net (fanout=1)        1.087   DDA_Partition_1/Controller/m_DDACountChkValue<9>
    SLICE_X12Y38.COUT    Topcyd                0.261   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<3>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<3>
    SLICE_X12Y39.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y40.AMUX    Tcina                 0.212   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y32.B1      net (fanout=105)      2.124   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y32.COUT    Topcyb                0.375   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X18Y33.CMUX    Tcinc                 0.272   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X16Y30.B2      net (fanout=1)        0.955   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X16Y30.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y31.BMUX    Tcinb                 0.268   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X5Y11.B4       net (fanout=284)      2.538   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y11.B        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<102>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_1
    SLICE_X12Y15.C4      net (fanout=11)       1.393   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1
    SLICE_X12Y15.CLK     Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<130>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[10][23]_m_DataIn[23]_mux_6_OUT241
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_129
    -------------------------------------------------  ---------------------------
    Total                                     14.285ns (3.336ns logic, 10.949ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_129 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.271ns (Levels of Logic = 11)
  Clock Path Skew:      -0.051ns (0.669 - 0.720)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_129
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y50.AQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_4
    SLICE_X16Y39.D3      net (fanout=14)       2.679   DDA_Partition_1/m_DDATimeBase<4>
    SLICE_X16Y39.COUT    Topcyd                0.261   Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X16Y40.COUT    Tbyp                  0.076   Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X16Y41.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X16Y41.BMUX    Tcinb                 0.292   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X12Y39.B1      net (fanout=1)        0.954   DDA_Partition_1/Controller/m_DDACountChkValue<13>
    SLICE_X12Y39.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y40.AMUX    Tcina                 0.212   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y32.B1      net (fanout=105)      2.124   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y32.COUT    Topcyb                0.375   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X18Y33.CMUX    Tcinc                 0.272   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X16Y30.B2      net (fanout=1)        0.955   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X16Y30.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y31.BMUX    Tcinb                 0.268   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X5Y11.B4       net (fanout=284)      2.538   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y11.B        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<102>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_1
    SLICE_X12Y15.C4      net (fanout=11)       1.393   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1
    SLICE_X12Y15.CLK     Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<130>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[10][23]_m_DataIn[23]_mux_6_OUT241
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_129
    -------------------------------------------------  ---------------------------
    Total                                     14.271ns (3.455ns logic, 10.816ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMA (SLICE_X16Y46.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_TailAddress_0 (FF)
  Destination:          DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.311ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.078 - 0.073)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_TailAddress_0 to DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.AQ      Tcko                  0.200   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_TailAddress_0
    SLICE_X16Y46.D1      net (fanout=50)       0.404   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_TailAddress<0>
    SLICE_X16Y46.CLK     Tah         (-Th)     0.293   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMD_O
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.311ns (-0.093ns logic, 0.404ns route)
                                                       (-29.9% logic, 129.9% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMB (SLICE_X16Y46.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_TailAddress_0 (FF)
  Destination:          DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.311ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.078 - 0.073)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_TailAddress_0 to DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.AQ      Tcko                  0.200   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_TailAddress_0
    SLICE_X16Y46.D1      net (fanout=50)       0.404   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_TailAddress<0>
    SLICE_X16Y46.CLK     Tah         (-Th)     0.293   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMD_O
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.311ns (-0.093ns logic, 0.404ns route)
                                                       (-29.9% logic, 129.9% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMC (SLICE_X16Y46.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_TailAddress_0 (FF)
  Destination:          DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.311ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.078 - 0.073)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_TailAddress_0 to DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.AQ      Tcko                  0.200   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_TailAddress_0
    SLICE_X16Y46.D1      net (fanout=50)       0.404   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_TailAddress<0>
    SLICE_X16Y46.CLK     Tah         (-Th)     0.293   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMD_O
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.311ns (-0.093ns logic, 0.404ns route)
                                                       (-29.9% logic, 129.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: g_clk_BUFGP/BUFG/I0
  Logical resource: g_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: g_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMA/CLK
  Location pin: SLICE_X0Y18.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMB/CLK
  Location pin: SLICE_X0Y18.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   14.511|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 314032644 paths, 0 nets, and 15377 connections

Design statistics:
   Minimum period:  14.511ns{1}   (Maximum frequency:  68.913MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 26 12:34:41 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 163 MB



