library ieee;
use ieee.std_logic_1164.all;

entity reg_a_tb is
end reg_a_tb;

architecture test of reg_a_tb is

    component reg_a
        port(
            reg_a_in : in std_logic_vector(7 downto 0);
            clk, reg_a_we,rst : in std_logic;
            reg_a_out : out std_logic_vector(7 downto 0));
    end component;

    signal reg_a_in, reg_a_out : std_logic_vector(7 downto 0);
    signal clk, reg_a_we, rst : std_logic;

    constant delay: time:= 10 ns;

begin

    uut: reg_a port map(
        reg_a_in => reg_a_in, clk=>clk, reg_a_we=> reg_a_we, rst=>rst, reg_a_out=> reg_a_out);

    process
    begin
        -- Con una se単al de clk y la we habilidata, pasamos el dato in a la salida
        rst <= '0';
        clk <= '1';
        reg_a_we <= '1';
        reg_a_in <= "10010001";
        wait for delay;
        assert reg_a_out = reg_a_in report "Error al escribir el dato" severity error;

        clk <= '0';
        wait for delay;

        -- Con otra se単al de clock, pero la we NO habilidata, la salida mantiene el dato, a pesar de tener uno nuevo de entrada
        clk <= '1';
        reg_a_we <= '0';
        reg_a_in <= "11111111";
        wait for delay;
        assert reg_a_out = "10010001" report "Error al mantener el dato" severity error;

        clk <= '0';
        wait for delay;

        -- Con una se単al de clk y la we habilidata, pasamos el dato in a la salida
        clk <= '1';
        reg_a_we <= '1';
        wait for delay;
        assert reg_a_out = reg_a_in report "Error al escribir el dato" severity error;

        -- Funcionalidad del reset asincronico, coloca la salida en 0 a pesar de no haber una se単al de clock
        rst <= '1';
        clk <= '0';
        reg_a_we <= '0';
        wait for delay;
        assert reg_a_out = "00000000" report "Error al realizar rst el dato" severity error;
        
        report "TestBench finalizado";
        wait;

    end process;
end test;