;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -8, <-20
	DJN -1, @-20
	SUB @121, 106
	MOV -8, <-20
	SUB 121, 101
	JMP @12, #0
	CMP #12, @1
	CMP 121, 101
	CMP @128, 106
	SUB 121, 101
	SUB <0, @0
	JMP @-1, @-320
	SUB <0, @0
	SUB @121, 106
	JMP @12, #200
	SUB 121, 100
	SUB 121, 100
	MOV @-800, @32
	JMP -207, @-120
	SUB <0, @0
	JMP @82, #200
	SUB <0, @0
	DAT <70, #70
	SUB 12, @10
	SUB -207, <-120
	SUB <20, @12
	SUB 121, 101
	ADD 30, 99
	ADD #70, <70
	SUB @-127, 100
	MOV 0, -32
	JMP -8, @-20
	CMP #12, @0
	CMP 0, -42
	MOV -8, <-20
	SLT #70, <70
	SUB @128, 106
	SUB @-121, 176
	ADD #70, <70
	CMP <20, @12
	SUB <20, @12
	SLT 12, @10
	SUB 121, 100
	SUB 121, 100
	SPL 0, <402
	DAT #-207, #-121
	SLT 121, 0
	SLT 121, 0
	CMP -207, <-120
