/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Mar 10 17:57:37 2015
 *                 Full Compile MD5 Checksum  cac1d82e0ea60ac191e5eb0deb00af85
 *                     (minus title and desc)
 *                 MD5 Checksum               e839fde353a1ae191e2e40126f6846c9
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15839
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_GFX_L2_H__
#define BCHP_GFX_L2_H__

/***************************************************************************
 *GFX_L2 - Graphics Level 2 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_GFX_L2_CPU_STATUS                   0x00453000 /* [RO] CPU interrupt Status Register */
#define BCHP_GFX_L2_CPU_SET                      0x00453004 /* [WO] CPU interrupt Set Register */
#define BCHP_GFX_L2_CPU_CLEAR                    0x00453008 /* [WO] CPU interrupt Clear Register */
#define BCHP_GFX_L2_CPU_MASK_STATUS              0x0045300c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_GFX_L2_CPU_MASK_SET                 0x00453010 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_GFX_L2_CPU_MASK_CLEAR               0x00453014 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_GFX_L2_PCI_STATUS                   0x00453018 /* [RO] PCI interrupt Status Register */
#define BCHP_GFX_L2_PCI_SET                      0x0045301c /* [WO] PCI interrupt Set Register */
#define BCHP_GFX_L2_PCI_CLEAR                    0x00453020 /* [WO] PCI interrupt Clear Register */
#define BCHP_GFX_L2_PCI_MASK_STATUS              0x00453024 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_GFX_L2_PCI_MASK_SET                 0x00453028 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_GFX_L2_PCI_MASK_CLEAR               0x0045302c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* GFX_L2 :: CPU_STATUS :: reserved0 [31:03] */
#define BCHP_GFX_L2_CPU_STATUS_reserved0_MASK                      0xfffffff8
#define BCHP_GFX_L2_CPU_STATUS_reserved0_SHIFT                     3

/* GFX_L2 :: CPU_STATUS :: GR_BRIDGE_INTR [02:02] */
#define BCHP_GFX_L2_CPU_STATUS_GR_BRIDGE_INTR_MASK                 0x00000004
#define BCHP_GFX_L2_CPU_STATUS_GR_BRIDGE_INTR_SHIFT                2
#define BCHP_GFX_L2_CPU_STATUS_GR_BRIDGE_INTR_DEFAULT              0x00000000

/* GFX_L2 :: CPU_STATUS :: V3D_INTR [01:01] */
#define BCHP_GFX_L2_CPU_STATUS_V3D_INTR_MASK                       0x00000002
#define BCHP_GFX_L2_CPU_STATUS_V3D_INTR_SHIFT                      1
#define BCHP_GFX_L2_CPU_STATUS_V3D_INTR_DEFAULT                    0x00000000

/* GFX_L2 :: CPU_STATUS :: M2MC_INTR [00:00] */
#define BCHP_GFX_L2_CPU_STATUS_M2MC_INTR_MASK                      0x00000001
#define BCHP_GFX_L2_CPU_STATUS_M2MC_INTR_SHIFT                     0
#define BCHP_GFX_L2_CPU_STATUS_M2MC_INTR_DEFAULT                   0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* GFX_L2 :: CPU_SET :: reserved0 [31:03] */
#define BCHP_GFX_L2_CPU_SET_reserved0_MASK                         0xfffffff8
#define BCHP_GFX_L2_CPU_SET_reserved0_SHIFT                        3

/* GFX_L2 :: CPU_SET :: GR_BRIDGE_INTR [02:02] */
#define BCHP_GFX_L2_CPU_SET_GR_BRIDGE_INTR_MASK                    0x00000004
#define BCHP_GFX_L2_CPU_SET_GR_BRIDGE_INTR_SHIFT                   2
#define BCHP_GFX_L2_CPU_SET_GR_BRIDGE_INTR_DEFAULT                 0x00000000

/* GFX_L2 :: CPU_SET :: V3D_INTR [01:01] */
#define BCHP_GFX_L2_CPU_SET_V3D_INTR_MASK                          0x00000002
#define BCHP_GFX_L2_CPU_SET_V3D_INTR_SHIFT                         1
#define BCHP_GFX_L2_CPU_SET_V3D_INTR_DEFAULT                       0x00000000

/* GFX_L2 :: CPU_SET :: M2MC_INTR [00:00] */
#define BCHP_GFX_L2_CPU_SET_M2MC_INTR_MASK                         0x00000001
#define BCHP_GFX_L2_CPU_SET_M2MC_INTR_SHIFT                        0
#define BCHP_GFX_L2_CPU_SET_M2MC_INTR_DEFAULT                      0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* GFX_L2 :: CPU_CLEAR :: reserved0 [31:03] */
#define BCHP_GFX_L2_CPU_CLEAR_reserved0_MASK                       0xfffffff8
#define BCHP_GFX_L2_CPU_CLEAR_reserved0_SHIFT                      3

/* GFX_L2 :: CPU_CLEAR :: GR_BRIDGE_INTR [02:02] */
#define BCHP_GFX_L2_CPU_CLEAR_GR_BRIDGE_INTR_MASK                  0x00000004
#define BCHP_GFX_L2_CPU_CLEAR_GR_BRIDGE_INTR_SHIFT                 2
#define BCHP_GFX_L2_CPU_CLEAR_GR_BRIDGE_INTR_DEFAULT               0x00000000

/* GFX_L2 :: CPU_CLEAR :: V3D_INTR [01:01] */
#define BCHP_GFX_L2_CPU_CLEAR_V3D_INTR_MASK                        0x00000002
#define BCHP_GFX_L2_CPU_CLEAR_V3D_INTR_SHIFT                       1
#define BCHP_GFX_L2_CPU_CLEAR_V3D_INTR_DEFAULT                     0x00000000

/* GFX_L2 :: CPU_CLEAR :: M2MC_INTR [00:00] */
#define BCHP_GFX_L2_CPU_CLEAR_M2MC_INTR_MASK                       0x00000001
#define BCHP_GFX_L2_CPU_CLEAR_M2MC_INTR_SHIFT                      0
#define BCHP_GFX_L2_CPU_CLEAR_M2MC_INTR_DEFAULT                    0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* GFX_L2 :: CPU_MASK_STATUS :: reserved0 [31:03] */
#define BCHP_GFX_L2_CPU_MASK_STATUS_reserved0_MASK                 0xfffffff8
#define BCHP_GFX_L2_CPU_MASK_STATUS_reserved0_SHIFT                3

/* GFX_L2 :: CPU_MASK_STATUS :: GR_BRIDGE_MASK [02:02] */
#define BCHP_GFX_L2_CPU_MASK_STATUS_GR_BRIDGE_MASK_MASK            0x00000004
#define BCHP_GFX_L2_CPU_MASK_STATUS_GR_BRIDGE_MASK_SHIFT           2
#define BCHP_GFX_L2_CPU_MASK_STATUS_GR_BRIDGE_MASK_DEFAULT         0x00000000

/* GFX_L2 :: CPU_MASK_STATUS :: V3D_MASK [01:01] */
#define BCHP_GFX_L2_CPU_MASK_STATUS_V3D_MASK_MASK                  0x00000002
#define BCHP_GFX_L2_CPU_MASK_STATUS_V3D_MASK_SHIFT                 1
#define BCHP_GFX_L2_CPU_MASK_STATUS_V3D_MASK_DEFAULT               0x00000000

/* GFX_L2 :: CPU_MASK_STATUS :: M2MC_MASK [00:00] */
#define BCHP_GFX_L2_CPU_MASK_STATUS_M2MC_MASK_MASK                 0x00000001
#define BCHP_GFX_L2_CPU_MASK_STATUS_M2MC_MASK_SHIFT                0
#define BCHP_GFX_L2_CPU_MASK_STATUS_M2MC_MASK_DEFAULT              0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* GFX_L2 :: CPU_MASK_SET :: reserved0 [31:03] */
#define BCHP_GFX_L2_CPU_MASK_SET_reserved0_MASK                    0xfffffff8
#define BCHP_GFX_L2_CPU_MASK_SET_reserved0_SHIFT                   3

/* GFX_L2 :: CPU_MASK_SET :: GR_BRIDGE_MASK [02:02] */
#define BCHP_GFX_L2_CPU_MASK_SET_GR_BRIDGE_MASK_MASK               0x00000004
#define BCHP_GFX_L2_CPU_MASK_SET_GR_BRIDGE_MASK_SHIFT              2
#define BCHP_GFX_L2_CPU_MASK_SET_GR_BRIDGE_MASK_DEFAULT            0x00000000

/* GFX_L2 :: CPU_MASK_SET :: V3D_MASK [01:01] */
#define BCHP_GFX_L2_CPU_MASK_SET_V3D_MASK_MASK                     0x00000002
#define BCHP_GFX_L2_CPU_MASK_SET_V3D_MASK_SHIFT                    1
#define BCHP_GFX_L2_CPU_MASK_SET_V3D_MASK_DEFAULT                  0x00000000

/* GFX_L2 :: CPU_MASK_SET :: M2MC_MASK [00:00] */
#define BCHP_GFX_L2_CPU_MASK_SET_M2MC_MASK_MASK                    0x00000001
#define BCHP_GFX_L2_CPU_MASK_SET_M2MC_MASK_SHIFT                   0
#define BCHP_GFX_L2_CPU_MASK_SET_M2MC_MASK_DEFAULT                 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* GFX_L2 :: CPU_MASK_CLEAR :: reserved0 [31:03] */
#define BCHP_GFX_L2_CPU_MASK_CLEAR_reserved0_MASK                  0xfffffff8
#define BCHP_GFX_L2_CPU_MASK_CLEAR_reserved0_SHIFT                 3

/* GFX_L2 :: CPU_MASK_CLEAR :: GR_BRIDGE_MASK [02:02] */
#define BCHP_GFX_L2_CPU_MASK_CLEAR_GR_BRIDGE_MASK_MASK             0x00000004
#define BCHP_GFX_L2_CPU_MASK_CLEAR_GR_BRIDGE_MASK_SHIFT            2
#define BCHP_GFX_L2_CPU_MASK_CLEAR_GR_BRIDGE_MASK_DEFAULT          0x00000000

/* GFX_L2 :: CPU_MASK_CLEAR :: V3D_MASK [01:01] */
#define BCHP_GFX_L2_CPU_MASK_CLEAR_V3D_MASK_MASK                   0x00000002
#define BCHP_GFX_L2_CPU_MASK_CLEAR_V3D_MASK_SHIFT                  1
#define BCHP_GFX_L2_CPU_MASK_CLEAR_V3D_MASK_DEFAULT                0x00000000

/* GFX_L2 :: CPU_MASK_CLEAR :: M2MC_MASK [00:00] */
#define BCHP_GFX_L2_CPU_MASK_CLEAR_M2MC_MASK_MASK                  0x00000001
#define BCHP_GFX_L2_CPU_MASK_CLEAR_M2MC_MASK_SHIFT                 0
#define BCHP_GFX_L2_CPU_MASK_CLEAR_M2MC_MASK_DEFAULT               0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* GFX_L2 :: PCI_STATUS :: reserved0 [31:03] */
#define BCHP_GFX_L2_PCI_STATUS_reserved0_MASK                      0xfffffff8
#define BCHP_GFX_L2_PCI_STATUS_reserved0_SHIFT                     3

/* GFX_L2 :: PCI_STATUS :: GR_BRIDGE_INTR [02:02] */
#define BCHP_GFX_L2_PCI_STATUS_GR_BRIDGE_INTR_MASK                 0x00000004
#define BCHP_GFX_L2_PCI_STATUS_GR_BRIDGE_INTR_SHIFT                2
#define BCHP_GFX_L2_PCI_STATUS_GR_BRIDGE_INTR_DEFAULT              0x00000000

/* GFX_L2 :: PCI_STATUS :: V3D_INTR [01:01] */
#define BCHP_GFX_L2_PCI_STATUS_V3D_INTR_MASK                       0x00000002
#define BCHP_GFX_L2_PCI_STATUS_V3D_INTR_SHIFT                      1
#define BCHP_GFX_L2_PCI_STATUS_V3D_INTR_DEFAULT                    0x00000000

/* GFX_L2 :: PCI_STATUS :: M2MC_INTR [00:00] */
#define BCHP_GFX_L2_PCI_STATUS_M2MC_INTR_MASK                      0x00000001
#define BCHP_GFX_L2_PCI_STATUS_M2MC_INTR_SHIFT                     0
#define BCHP_GFX_L2_PCI_STATUS_M2MC_INTR_DEFAULT                   0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* GFX_L2 :: PCI_SET :: reserved0 [31:03] */
#define BCHP_GFX_L2_PCI_SET_reserved0_MASK                         0xfffffff8
#define BCHP_GFX_L2_PCI_SET_reserved0_SHIFT                        3

/* GFX_L2 :: PCI_SET :: GR_BRIDGE_INTR [02:02] */
#define BCHP_GFX_L2_PCI_SET_GR_BRIDGE_INTR_MASK                    0x00000004
#define BCHP_GFX_L2_PCI_SET_GR_BRIDGE_INTR_SHIFT                   2
#define BCHP_GFX_L2_PCI_SET_GR_BRIDGE_INTR_DEFAULT                 0x00000000

/* GFX_L2 :: PCI_SET :: V3D_INTR [01:01] */
#define BCHP_GFX_L2_PCI_SET_V3D_INTR_MASK                          0x00000002
#define BCHP_GFX_L2_PCI_SET_V3D_INTR_SHIFT                         1
#define BCHP_GFX_L2_PCI_SET_V3D_INTR_DEFAULT                       0x00000000

/* GFX_L2 :: PCI_SET :: M2MC_INTR [00:00] */
#define BCHP_GFX_L2_PCI_SET_M2MC_INTR_MASK                         0x00000001
#define BCHP_GFX_L2_PCI_SET_M2MC_INTR_SHIFT                        0
#define BCHP_GFX_L2_PCI_SET_M2MC_INTR_DEFAULT                      0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* GFX_L2 :: PCI_CLEAR :: reserved0 [31:03] */
#define BCHP_GFX_L2_PCI_CLEAR_reserved0_MASK                       0xfffffff8
#define BCHP_GFX_L2_PCI_CLEAR_reserved0_SHIFT                      3

/* GFX_L2 :: PCI_CLEAR :: GR_BRIDGE_INTR [02:02] */
#define BCHP_GFX_L2_PCI_CLEAR_GR_BRIDGE_INTR_MASK                  0x00000004
#define BCHP_GFX_L2_PCI_CLEAR_GR_BRIDGE_INTR_SHIFT                 2
#define BCHP_GFX_L2_PCI_CLEAR_GR_BRIDGE_INTR_DEFAULT               0x00000000

/* GFX_L2 :: PCI_CLEAR :: V3D_INTR [01:01] */
#define BCHP_GFX_L2_PCI_CLEAR_V3D_INTR_MASK                        0x00000002
#define BCHP_GFX_L2_PCI_CLEAR_V3D_INTR_SHIFT                       1
#define BCHP_GFX_L2_PCI_CLEAR_V3D_INTR_DEFAULT                     0x00000000

/* GFX_L2 :: PCI_CLEAR :: M2MC_INTR [00:00] */
#define BCHP_GFX_L2_PCI_CLEAR_M2MC_INTR_MASK                       0x00000001
#define BCHP_GFX_L2_PCI_CLEAR_M2MC_INTR_SHIFT                      0
#define BCHP_GFX_L2_PCI_CLEAR_M2MC_INTR_DEFAULT                    0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* GFX_L2 :: PCI_MASK_STATUS :: reserved0 [31:03] */
#define BCHP_GFX_L2_PCI_MASK_STATUS_reserved0_MASK                 0xfffffff8
#define BCHP_GFX_L2_PCI_MASK_STATUS_reserved0_SHIFT                3

/* GFX_L2 :: PCI_MASK_STATUS :: GR_BRIDGE_MASK [02:02] */
#define BCHP_GFX_L2_PCI_MASK_STATUS_GR_BRIDGE_MASK_MASK            0x00000004
#define BCHP_GFX_L2_PCI_MASK_STATUS_GR_BRIDGE_MASK_SHIFT           2
#define BCHP_GFX_L2_PCI_MASK_STATUS_GR_BRIDGE_MASK_DEFAULT         0x00000000

/* GFX_L2 :: PCI_MASK_STATUS :: V3D_MASK [01:01] */
#define BCHP_GFX_L2_PCI_MASK_STATUS_V3D_MASK_MASK                  0x00000002
#define BCHP_GFX_L2_PCI_MASK_STATUS_V3D_MASK_SHIFT                 1
#define BCHP_GFX_L2_PCI_MASK_STATUS_V3D_MASK_DEFAULT               0x00000000

/* GFX_L2 :: PCI_MASK_STATUS :: M2MC_MASK [00:00] */
#define BCHP_GFX_L2_PCI_MASK_STATUS_M2MC_MASK_MASK                 0x00000001
#define BCHP_GFX_L2_PCI_MASK_STATUS_M2MC_MASK_SHIFT                0
#define BCHP_GFX_L2_PCI_MASK_STATUS_M2MC_MASK_DEFAULT              0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* GFX_L2 :: PCI_MASK_SET :: reserved0 [31:03] */
#define BCHP_GFX_L2_PCI_MASK_SET_reserved0_MASK                    0xfffffff8
#define BCHP_GFX_L2_PCI_MASK_SET_reserved0_SHIFT                   3

/* GFX_L2 :: PCI_MASK_SET :: GR_BRIDGE_MASK [02:02] */
#define BCHP_GFX_L2_PCI_MASK_SET_GR_BRIDGE_MASK_MASK               0x00000004
#define BCHP_GFX_L2_PCI_MASK_SET_GR_BRIDGE_MASK_SHIFT              2
#define BCHP_GFX_L2_PCI_MASK_SET_GR_BRIDGE_MASK_DEFAULT            0x00000000

/* GFX_L2 :: PCI_MASK_SET :: V3D_MASK [01:01] */
#define BCHP_GFX_L2_PCI_MASK_SET_V3D_MASK_MASK                     0x00000002
#define BCHP_GFX_L2_PCI_MASK_SET_V3D_MASK_SHIFT                    1
#define BCHP_GFX_L2_PCI_MASK_SET_V3D_MASK_DEFAULT                  0x00000000

/* GFX_L2 :: PCI_MASK_SET :: M2MC_MASK [00:00] */
#define BCHP_GFX_L2_PCI_MASK_SET_M2MC_MASK_MASK                    0x00000001
#define BCHP_GFX_L2_PCI_MASK_SET_M2MC_MASK_SHIFT                   0
#define BCHP_GFX_L2_PCI_MASK_SET_M2MC_MASK_DEFAULT                 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* GFX_L2 :: PCI_MASK_CLEAR :: reserved0 [31:03] */
#define BCHP_GFX_L2_PCI_MASK_CLEAR_reserved0_MASK                  0xfffffff8
#define BCHP_GFX_L2_PCI_MASK_CLEAR_reserved0_SHIFT                 3

/* GFX_L2 :: PCI_MASK_CLEAR :: GR_BRIDGE_MASK [02:02] */
#define BCHP_GFX_L2_PCI_MASK_CLEAR_GR_BRIDGE_MASK_MASK             0x00000004
#define BCHP_GFX_L2_PCI_MASK_CLEAR_GR_BRIDGE_MASK_SHIFT            2
#define BCHP_GFX_L2_PCI_MASK_CLEAR_GR_BRIDGE_MASK_DEFAULT          0x00000000

/* GFX_L2 :: PCI_MASK_CLEAR :: V3D_MASK [01:01] */
#define BCHP_GFX_L2_PCI_MASK_CLEAR_V3D_MASK_MASK                   0x00000002
#define BCHP_GFX_L2_PCI_MASK_CLEAR_V3D_MASK_SHIFT                  1
#define BCHP_GFX_L2_PCI_MASK_CLEAR_V3D_MASK_DEFAULT                0x00000000

/* GFX_L2 :: PCI_MASK_CLEAR :: M2MC_MASK [00:00] */
#define BCHP_GFX_L2_PCI_MASK_CLEAR_M2MC_MASK_MASK                  0x00000001
#define BCHP_GFX_L2_PCI_MASK_CLEAR_M2MC_MASK_SHIFT                 0
#define BCHP_GFX_L2_PCI_MASK_CLEAR_M2MC_MASK_DEFAULT               0x00000001

#endif /* #ifndef BCHP_GFX_L2_H__ */

/* End of File */
