{
  "Top": "thresholded_sobel_edge_detector",
  "RtlTop": "thresholded_sobel_edge_detector",
  "RtlPrefix": "",
  "RtlSubPrefix": "thresholded_sobel_edge_detector_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "img_inp": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<64>*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_inp_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_inp_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "img_out": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_uint<64>*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem2",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_out_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_out_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "rows": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "rows",
          "usage": "data",
          "direction": "in"
        }]
    },
    "cols": {
      "index": "3",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "cols",
          "usage": "data",
          "direction": "in"
        }]
    },
    "thresh": {
      "index": "4",
      "direction": "in",
      "srcType": "short",
      "srcSize": "16",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "thresh",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top thresholded_sobel_edge_detector -name thresholded_sobel_edge_detector",
      "set_directive_top thresholded_sobel_edge_detector -name thresholded_sobel_edge_detector"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "thresholded_sobel_edge_detector"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "929383"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "thresholded_sobel_edge_detector",
    "Version": "1.0",
    "DisplayName": "Thresholded_sobel_edge_detector",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_thresholded_sobel_edge_detector_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/..\/src\/thresholded_sobel_edge_detector\/thresholded_sobel_edge_detector.cpp"],
    "Vhdl": [
      "impl\/vhdl\/thresholded_sobel_edge_detector_add_0_0_720_1280_1_s.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_addrbound.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_addrbound_1.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_Array2xfMat_64_9_720_1280_1_s.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_Axi2AxiStream.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_Axi2Mat.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_Axi2Mat_Block_split26_proc.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_Axi2Mat_entry3.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_Axi2Mat_entry13.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_AxiStream2Axi.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_AxiStream2MatStream.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_control_s_axi.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_fifo_w4_d2_S.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_fifo_w4_d6_S.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_fifo_w8_d2_S.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_fifo_w16_d6_S.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_fifo_w18_d2_S.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_fifo_w20_d2_S.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_fifo_w21_d2_S.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_fifo_w24_d2_S.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_fifo_w32_d2_S_x.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_fifo_w32_d2_S_x0.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_fifo_w32_d2_S_x1.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_fifo_w32_d4_S.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_fifo_w32_d4_S_x.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_fifo_w32_d5_S.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_fifo_w32_d6_S.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_fifo_w32_d7_S.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_fifo_w64_d2_S.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_fifo_w64_d2_S_x.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_fifo_w64_d2_S_x0.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_fifo_w64_d4_S.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_fifo_w64_d4_S_x.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_fifo_w64_d7_S.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_gmem1_m_axi.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_gmem2_m_axi.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_last_blk_pxl_width.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_last_blk_pxl_width19.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_mac_muladd_8ns_13ns_22ns_22_4_1.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_mac_muladd_8ns_16ns_22ns_23_4_1.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_Mat2Axi.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_Mat2Axi_Block_split35_proc.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_Mat2Axi_entry22.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_Mat2AxiStream.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_MatStream2AxiStream.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_mul_21s_21s_21_1_1.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_mul_26s_26s_26_1_1.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_mul_32ns_32ns_64_2_1.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_mul_mul_8ns_15ns_22_4_1.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_mux_32_8_1_1.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_rgb2gray_9_0_720_1280_1_s.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_Sobel_0_3_0_0_720_1280_1_false_s.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_start_for_add_0_0_720_1280_1_U0.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_start_for_addrbound_1_U0.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_start_for_addrbound_U0.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_start_for_Axi2Mat_entry13_U0.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_start_for_AxiStream2MatStream_U0.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_start_for_Mat2AxiStream_U0.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_start_for_rgb2gray_9_0_720_1280_1_U0.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_start_for_Sobel_0_3_0_0_720_1280_1_false_U0.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_start_for_Threshold_0_0_720_1280_1_U0.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_start_for_xfMat2Array_64_0_720_1280_1_1_U0.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_Threshold_0_0_720_1280_1_s.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_xFGradientX3x3_0_0_s.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_xFGradientY3x3_0_0_s.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_xfMat2Array_64_0_720_1280_1_1_s.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_xFSobel3x3_1_1_0_0_s.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector_xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s_buf_V_0.vhd",
      "impl\/vhdl\/thresholded_sobel_edge_detector.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/thresholded_sobel_edge_detector_add_0_0_720_1280_1_s.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_addrbound.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_addrbound_1.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_Array2xfMat_64_9_720_1280_1_s.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_Axi2AxiStream.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_Axi2Mat.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_Axi2Mat_Block_split26_proc.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_Axi2Mat_entry3.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_Axi2Mat_entry13.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_AxiStream2Axi.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_AxiStream2MatStream.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_control_s_axi.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_fifo_w4_d2_S.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_fifo_w4_d6_S.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_fifo_w8_d2_S.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_fifo_w16_d6_S.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_fifo_w18_d2_S.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_fifo_w20_d2_S.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_fifo_w21_d2_S.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_fifo_w24_d2_S.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_fifo_w32_d2_S.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_fifo_w32_d2_S_x.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_fifo_w32_d2_S_x0.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_fifo_w32_d2_S_x1.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_fifo_w32_d4_S.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_fifo_w32_d4_S_x.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_fifo_w32_d5_S.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_fifo_w32_d6_S.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_fifo_w32_d7_S.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_fifo_w64_d2_S.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_fifo_w64_d2_S_x.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_fifo_w64_d2_S_x0.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_fifo_w64_d4_S.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_fifo_w64_d4_S_x.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_fifo_w64_d7_S.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_gmem1_m_axi.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_gmem2_m_axi.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_last_blk_pxl_width.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_last_blk_pxl_width19.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_mac_muladd_8ns_13ns_22ns_22_4_1.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_mac_muladd_8ns_16ns_22ns_23_4_1.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_Mat2Axi.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_Mat2Axi_Block_split35_proc.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_Mat2Axi_entry22.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_Mat2AxiStream.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_MatStream2AxiStream.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_mul_21s_21s_21_1_1.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_mul_26s_26s_26_1_1.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_mul_32ns_32ns_64_2_1.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_mul_mul_8ns_15ns_22_4_1.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_mux_32_8_1_1.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_rgb2gray_9_0_720_1280_1_s.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_Sobel_0_3_0_0_720_1280_1_false_s.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_start_for_add_0_0_720_1280_1_U0.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_start_for_addrbound_1_U0.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_start_for_addrbound_U0.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_start_for_Axi2Mat_entry13_U0.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_start_for_AxiStream2MatStream_U0.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_start_for_Mat2AxiStream_U0.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_start_for_rgb2gray_9_0_720_1280_1_U0.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_start_for_Sobel_0_3_0_0_720_1280_1_false_U0.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_start_for_Threshold_0_0_720_1280_1_U0.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_start_for_xfMat2Array_64_0_720_1280_1_1_U0.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_Threshold_0_0_720_1280_1_s.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_xFGradientX3x3_0_0_s.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_xFGradientY3x3_0_0_s.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_xfMat2Array_64_0_720_1280_1_1_s.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_xFSobel3x3_1_1_0_0_s.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s.v",
      "impl\/verilog\/thresholded_sobel_edge_detector_xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s_buf_V_0.v",
      "impl\/verilog\/thresholded_sobel_edge_detector.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/thresholded_sobel_edge_detector_v1_0\/data\/thresholded_sobel_edge_detector.mdd",
      "impl\/misc\/drivers\/thresholded_sobel_edge_detector_v1_0\/data\/thresholded_sobel_edge_detector.tcl",
      "impl\/misc\/drivers\/thresholded_sobel_edge_detector_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/thresholded_sobel_edge_detector_v1_0\/src\/xthresholded_sobel_edge_detector.c",
      "impl\/misc\/drivers\/thresholded_sobel_edge_detector_v1_0\/src\/xthresholded_sobel_edge_detector.h",
      "impl\/misc\/drivers\/thresholded_sobel_edge_detector_v1_0\/src\/xthresholded_sobel_edge_detector_hw.h",
      "impl\/misc\/drivers\/thresholded_sobel_edge_detector_v1_0\/src\/xthresholded_sobel_edge_detector_linux.c",
      "impl\/misc\/drivers\/thresholded_sobel_edge_detector_v1_0\/src\/xthresholded_sobel_edge_detector_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/thresholded_sobel_edge_detector.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/soc\/Documents\/canny-approximate-compute_git_new_ip\/IP\/vitis_hls_projects\/thresholded_sobel_edge_detector.vhlsprj\/thresholded_sobel_edge_detector\/solution1\/.debug\/thresholded_sobel_edge_detector.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem1:m_axi_gmem2",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "64",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "img_inp"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "64",
          "argName": "img_inp"
        }
      ]
    },
    "m_axi_gmem2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "64",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem2_",
      "paramPrefix": "C_M_AXI_GMEM2_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem2_ARADDR",
        "m_axi_gmem2_ARBURST",
        "m_axi_gmem2_ARCACHE",
        "m_axi_gmem2_ARID",
        "m_axi_gmem2_ARLEN",
        "m_axi_gmem2_ARLOCK",
        "m_axi_gmem2_ARPROT",
        "m_axi_gmem2_ARQOS",
        "m_axi_gmem2_ARREADY",
        "m_axi_gmem2_ARREGION",
        "m_axi_gmem2_ARSIZE",
        "m_axi_gmem2_ARUSER",
        "m_axi_gmem2_ARVALID",
        "m_axi_gmem2_AWADDR",
        "m_axi_gmem2_AWBURST",
        "m_axi_gmem2_AWCACHE",
        "m_axi_gmem2_AWID",
        "m_axi_gmem2_AWLEN",
        "m_axi_gmem2_AWLOCK",
        "m_axi_gmem2_AWPROT",
        "m_axi_gmem2_AWQOS",
        "m_axi_gmem2_AWREADY",
        "m_axi_gmem2_AWREGION",
        "m_axi_gmem2_AWSIZE",
        "m_axi_gmem2_AWUSER",
        "m_axi_gmem2_AWVALID",
        "m_axi_gmem2_BID",
        "m_axi_gmem2_BREADY",
        "m_axi_gmem2_BRESP",
        "m_axi_gmem2_BUSER",
        "m_axi_gmem2_BVALID",
        "m_axi_gmem2_RDATA",
        "m_axi_gmem2_RID",
        "m_axi_gmem2_RLAST",
        "m_axi_gmem2_RREADY",
        "m_axi_gmem2_RRESP",
        "m_axi_gmem2_RUSER",
        "m_axi_gmem2_RVALID",
        "m_axi_gmem2_WDATA",
        "m_axi_gmem2_WID",
        "m_axi_gmem2_WLAST",
        "m_axi_gmem2_WREADY",
        "m_axi_gmem2_WSTRB",
        "m_axi_gmem2_WUSER",
        "m_axi_gmem2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "img_out"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "64",
          "argName": "img_out"
        }
      ]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem2",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "img_inp_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of img_inp",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_inp",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of img_inp"
            }]
        },
        {
          "offset": "0x14",
          "name": "img_inp_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of img_inp",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_inp",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of img_inp"
            }]
        },
        {
          "offset": "0x1c",
          "name": "img_out_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of img_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_out",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of img_out"
            }]
        },
        {
          "offset": "0x20",
          "name": "img_out_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of img_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_out",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of img_out"
            }]
        },
        {
          "offset": "0x28",
          "name": "rows",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of rows",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rows",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of rows"
            }]
        },
        {
          "offset": "0x30",
          "name": "cols",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of cols",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "cols",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of cols"
            }]
        },
        {
          "offset": "0x38",
          "name": "thresh",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of thresh",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "thresh",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 15 to 0 of thresh"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "img_inp"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "64"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_WDATA": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_WSTRB": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_RDATA": {
      "dir": "in",
      "width": "64"
    },
    "m_axi_gmem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "thresholded_sobel_edge_detector",
      "Instances": [
        {
          "ModuleName": "Array2xfMat_64_9_720_1280_1_s",
          "InstanceName": "Array2xfMat_64_9_720_1280_1_U0",
          "Instances": [{
              "ModuleName": "Axi2Mat",
              "InstanceName": "grp_Axi2Mat_fu_80",
              "Instances": [
                {
                  "ModuleName": "AxiStream2MatStream",
                  "InstanceName": "AxiStream2MatStream_U0"
                },
                {
                  "ModuleName": "Axi2AxiStream",
                  "InstanceName": "Axi2AxiStream_U0"
                },
                {
                  "ModuleName": "addrbound",
                  "InstanceName": "addrbound_U0"
                },
                {
                  "ModuleName": "Axi2Mat_entry3",
                  "InstanceName": "Axi2Mat_entry3_U0"
                },
                {
                  "ModuleName": "Axi2Mat_entry13",
                  "InstanceName": "Axi2Mat_entry13_U0"
                },
                {
                  "ModuleName": "last_blk_pxl_width",
                  "InstanceName": "last_blk_pxl_width_U0"
                },
                {
                  "ModuleName": "Axi2Mat_Block_split26_proc",
                  "InstanceName": "Axi2Mat_Block_split26_proc_U0"
                }
              ]
            }]
        },
        {
          "ModuleName": "xfMat2Array_64_0_720_1280_1_1_s",
          "InstanceName": "xfMat2Array_64_0_720_1280_1_1_U0",
          "Instances": [{
              "ModuleName": "Mat2Axi",
              "InstanceName": "grp_Mat2Axi_fu_58",
              "Instances": [
                {
                  "ModuleName": "Mat2AxiStream",
                  "InstanceName": "Mat2AxiStream_U0",
                  "Instances": [
                    {
                      "ModuleName": "MatStream2AxiStream",
                      "InstanceName": "MatStream2AxiStream_U0"
                    },
                    {
                      "ModuleName": "last_blk_pxl_width19",
                      "InstanceName": "last_blk_pxl_width19_U0"
                    }
                  ]
                },
                {
                  "ModuleName": "AxiStream2Axi",
                  "InstanceName": "AxiStream2Axi_U0"
                },
                {
                  "ModuleName": "addrbound_1",
                  "InstanceName": "addrbound_1_U0"
                },
                {
                  "ModuleName": "Mat2Axi_entry22",
                  "InstanceName": "Mat2Axi_entry22_U0"
                },
                {
                  "ModuleName": "Mat2Axi_Block_split35_proc",
                  "InstanceName": "Mat2Axi_Block_split35_proc_U0"
                }
              ]
            }]
        },
        {
          "ModuleName": "Sobel_0_3_0_0_720_1280_1_false_s",
          "InstanceName": "Sobel_0_3_0_0_720_1280_1_false_U0",
          "Instances": [{
              "ModuleName": "xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s",
              "InstanceName": "grp_xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s_fu_44",
              "Instances": [
                {
                  "ModuleName": "xFSobel3x3_1_1_0_0_s",
                  "InstanceName": "grp_xFSobel3x3_1_1_0_0_s_fu_370",
                  "Instances": [
                    {
                      "ModuleName": "xFGradientX3x3_0_0_s",
                      "InstanceName": "grp_xFGradientX3x3_0_0_s_fu_72"
                    },
                    {
                      "ModuleName": "xFGradientY3x3_0_0_s",
                      "InstanceName": "grp_xFGradientY3x3_0_0_s_fu_88"
                    }
                  ]
                },
                {
                  "ModuleName": "xFGradientX3x3_0_0_s",
                  "InstanceName": "grp_xFGradientX3x3_0_0_s_fu_387"
                },
                {
                  "ModuleName": "xFGradientY3x3_0_0_s",
                  "InstanceName": "grp_xFGradientY3x3_0_0_s_fu_403"
                }
              ]
            }]
        },
        {
          "ModuleName": "rgb2gray_9_0_720_1280_1_s",
          "InstanceName": "rgb2gray_9_0_720_1280_1_U0"
        },
        {
          "ModuleName": "add_0_0_720_1280_1_s",
          "InstanceName": "add_0_0_720_1280_1_U0"
        },
        {
          "ModuleName": "Threshold_0_0_720_1280_1_s",
          "InstanceName": "Threshold_0_0_720_1280_1_U0"
        },
        {
          "ModuleName": "Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27",
          "InstanceName": "Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27_U0"
        }
      ]
    },
    "Info": {
      "Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Axi2Mat_entry3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Axi2Mat_entry13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "last_blk_pxl_width": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "addrbound": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Axi2Mat_Block_split26_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Axi2AxiStream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AxiStream2MatStream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Axi2Mat": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Array2xfMat_64_9_720_1280_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "rgb2gray_9_0_720_1280_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xFGradientX3x3_0_0_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xFGradientY3x3_0_0_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xFSobel3x3_1_1_0_0_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Sobel_0_3_0_0_720_1280_1_false_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "add_0_0_720_1280_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Threshold_0_0_720_1280_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mat2Axi_entry22": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "addrbound_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mat2Axi_Block_split35_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "last_blk_pxl_width19": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "MatStream2AxiStream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mat2AxiStream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AxiStream2Axi": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mat2Axi": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xfMat2Array_64_0_720_1280_1_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "thresholded_sobel_edge_detector": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "137",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Axi2Mat_entry3": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "47",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Axi2Mat_entry13": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.268"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "74",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "last_blk_pxl_width": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "29",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "addrbound": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "2",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.268"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "99",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "185",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Axi2Mat_Block_split26_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "22",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "20",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Axi2AxiStream": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "86406",
          "LatencyWorst": "345610",
          "PipelineIIMin": "1",
          "PipelineIIMax": "345610",
          "PipelineII": "1 ~ 345610",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "MMIterInLoop1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "345601",
            "Latency": "2 ~ 345601",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "161",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "198",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AxiStream2MatStream": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "460807",
          "LatencyWorst": "921607",
          "PipelineIIMin": "8",
          "PipelineIIMax": "921607",
          "PipelineII": "8 ~ 921607",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "MMIterInLoopRow",
            "TripCount": "",
            "LatencyMin": "4",
            "LatencyMax": "921603",
            "Latency": "4 ~ 921603",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "1148",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "2870",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Axi2Mat": {
        "Latency": {
          "LatencyBest": "16",
          "LatencyAvg": "460815",
          "LatencyWorst": "921615",
          "PipelineIIMin": "9",
          "PipelineIIMax": "921608",
          "PipelineII": "9 ~ 921608",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "2630",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "4281",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "8",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Array2xfMat_64_9_720_1280_1_s": {
        "Latency": {
          "LatencyBest": "17",
          "LatencyAvg": "460816",
          "LatencyWorst": "921616",
          "PipelineIIMin": "17",
          "PipelineIIMax": "921616",
          "PipelineII": "17 ~ 921616",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "2765",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "4391",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "8",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "rgb2gray_9_0_720_1280_1_s": {
        "Latency": {
          "LatencyBest": "927361",
          "LatencyAvg": "927361",
          "LatencyWorst": "927361",
          "PipelineII": "927361",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.784"
        },
        "Loops": [{
            "Name": "rowloop",
            "TripCount": "720",
            "Latency": "927360",
            "PipelineII": "",
            "PipelineDepth": "1288",
            "Loops": [{
                "Name": "columnloop",
                "TripCount": "1280",
                "Latency": "1285",
                "PipelineII": "1",
                "PipelineDepth": "7"
              }]
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "175",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "213",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xFGradientX3x3_0_0_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.135"
        },
        "Area": {
          "FF": "36",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "94",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xFGradientY3x3_0_0_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.135"
        },
        "Area": {
          "FF": "36",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "94",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xFSobel3x3_1_1_0_0_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.135"
        },
        "Area": {
          "FF": "89",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "206",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s": {
        "Latency": {
          "LatencyBest": "929363",
          "LatencyAvg": "929363",
          "LatencyWorst": "929363",
          "PipelineII": "929363",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.888"
        },
        "Loops": [
          {
            "Name": "Clear_Row_Loop",
            "TripCount": "1280",
            "Latency": "1280",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "Row_Loop",
            "TripCount": "720",
            "Latency": "928080",
            "PipelineII": "",
            "PipelineDepth": "1289",
            "Loops": [{
                "Name": "Col_Loop",
                "TripCount": "1280",
                "Latency": "1284",
                "PipelineII": "1",
                "PipelineDepth": "6"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "FF": "555",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1131",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Sobel_0_3_0_0_720_1280_1_false_s": {
        "Latency": {
          "LatencyBest": "929364",
          "LatencyAvg": "929364",
          "LatencyWorst": "929364",
          "PipelineII": "929364",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.888"
        },
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "FF": "591",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1201",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "add_0_0_720_1280_1_s": {
        "Latency": {
          "LatencyBest": "924481",
          "LatencyAvg": "924481",
          "LatencyWorst": "924481",
          "PipelineII": "924481",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.797"
        },
        "Loops": [{
            "Name": "rowLoop",
            "TripCount": "720",
            "Latency": "924480",
            "PipelineII": "",
            "PipelineDepth": "1284",
            "Loops": [{
                "Name": "colLoop",
                "TripCount": "1280",
                "Latency": "1281",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "92",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "227",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Threshold_0_0_720_1280_1_s": {
        "Latency": {
          "LatencyBest": "924481",
          "LatencyAvg": "924481",
          "LatencyWorst": "924481",
          "PipelineII": "924481",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.185"
        },
        "Loops": [{
            "Name": "rowLoop",
            "TripCount": "720",
            "Latency": "924480",
            "PipelineII": "",
            "PipelineDepth": "1284",
            "Loops": [{
                "Name": "colLoop",
                "TripCount": "1280",
                "Latency": "1281",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "93",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "203",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Mat2Axi_entry22": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "65",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "addrbound_1": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "2",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.280"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "85",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "105",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Mat2Axi_Block_split35_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "20",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "20",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "last_blk_pxl_width19": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.268"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "MatStream2AxiStream": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "230405",
          "LatencyWorst": "921605",
          "PipelineIIMin": "6",
          "PipelineIIMax": "921605",
          "PipelineII": "6 ~ 921605",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "MMIterOutRow_MMIterOutCol",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "921601",
            "Latency": "2 ~ 921601",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "587",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1273",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Mat2AxiStream": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "230406",
          "LatencyWorst": "921606",
          "PipelineIIMin": "7",
          "PipelineIIMax": "921606",
          "PipelineII": "7 ~ 921606",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.268"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "887",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1535",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AxiStream2Axi": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "28805",
          "LatencyWorst": "115208",
          "PipelineIIMin": "1",
          "PipelineIIMax": "115208",
          "PipelineII": "1 ~ 115208",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "MMIterOutLoop2",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "115201",
            "Latency": "2 ~ 115201",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "158",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "196",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Mat2Axi": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "230407",
          "LatencyWorst": "921607",
          "PipelineIIMin": "7",
          "PipelineIIMax": "921606",
          "PipelineII": "7 ~ 921606",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "1945",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "2469",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xfMat2Array_64_0_720_1280_1_1_s": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "230408",
          "LatencyWorst": "921608",
          "PipelineIIMin": "9",
          "PipelineIIMax": "921608",
          "PipelineII": "9 ~ 921608",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "2079",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "2561",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "thresholded_sobel_edge_detector": {
        "Latency": {
          "LatencyBest": "929383",
          "LatencyAvg": "929383",
          "LatencyWorst": "929383",
          "PipelineII": "929365",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "11",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "3",
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "9285",
          "AVAIL_FF": "106400",
          "UTIL_FF": "8",
          "LUT": "12373",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "23",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-02-26 05:31:53 PST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2.2"
  }
}
