                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.5.0 #9253 (Apr  4 2022) (Linux)
                              4 ; This file was generated Mon Apr  4 14:10:37 2022
                              5 ;--------------------------------------------------------
                              6 	.cs08
                              7 	.module _divulonglong
                              8 	.optsdcc -ms08
                              9 	
                             10 	.area HOME    (CODE)
                             11 	.area GSINIT0 (CODE)
                             12 	.area GSINIT  (CODE)
                             13 	.area GSFINAL (CODE)
                             14 	.area CSEG    (CODE)
                             15 	.area XINIT   (CODE)
                             16 	.area CONST   (CODE)
                             17 	.area DSEG    (PAG)
                             18 	.area OSEG    (PAG, OVR)
                             19 	.area XSEG
                             20 	.area XISEG
                             21 ;--------------------------------------------------------
                             22 ; Public variables in this module
                             23 ;--------------------------------------------------------
                             24 	.globl __divulonglong_PARM_2
                             25 	.globl __divulonglong_PARM_1
                             26 	.globl __divulonglong
                             27 ;--------------------------------------------------------
                             28 ; ram data
                             29 ;--------------------------------------------------------
                             30 	.area DSEG    (PAG)
                             31 ;--------------------------------------------------------
                             32 ; overlayable items in ram 
                             33 ;--------------------------------------------------------
                             34 ;--------------------------------------------------------
                             35 ; absolute ram data
                             36 ;--------------------------------------------------------
                             37 	.area IABS    (ABS)
                             38 	.area IABS    (ABS)
                             39 ;--------------------------------------------------------
                             40 ; absolute external ram data
                             41 ;--------------------------------------------------------
                             42 	.area XABS    (ABS)
                             43 ;--------------------------------------------------------
                             44 ; external initialized ram data
                             45 ;--------------------------------------------------------
                             46 	.area XISEG
                             47 ;--------------------------------------------------------
                             48 ; extended address mode data
                             49 ;--------------------------------------------------------
                             50 	.area XSEG
   0000                      51 __divulonglong_PARM_1:
   0000                      52 	.ds 8
   0008                      53 __divulonglong_PARM_2:
   0008                      54 	.ds 8
   0010                      55 __divulonglong_reste_1_2:
   0010                      56 	.ds 8
   0018                      57 __divulonglong_count_1_2:
   0018                      58 	.ds 1
                             59 ;--------------------------------------------------------
                             60 ; global & static initialisations
                             61 ;--------------------------------------------------------
                             62 	.area HOME    (CODE)
                             63 	.area GSINIT  (CODE)
                             64 	.area GSFINAL (CODE)
                             65 	.area GSINIT  (CODE)
                             66 ;--------------------------------------------------------
                             67 ; Home
                             68 ;--------------------------------------------------------
                             69 	.area HOME    (CODE)
                             70 	.area HOME    (CODE)
                             71 ;--------------------------------------------------------
                             72 ; code
                             73 ;--------------------------------------------------------
                             74 	.area CSEG    (CODE)
                             75 ;------------------------------------------------------------
                             76 ;Allocation info for local variables in function '_divulonglong'
                             77 ;------------------------------------------------------------
                             78 ;x                         Allocated with name '__divulonglong_PARM_1'
                             79 ;y                         Allocated with name '__divulonglong_PARM_2'
                             80 ;reste                     Allocated with name '__divulonglong_reste_1_2'
                             81 ;count                     Allocated with name '__divulonglong_count_1_2'
                             82 ;c                         Allocated to registers a 
                             83 ;------------------------------------------------------------
                             84 ;../_divulonglong.c:39: _divulonglong (unsigned long long x, unsigned long long y)
                             85 ;	-----------------------------------------
                             86 ;	 function _divulonglong
                             87 ;	-----------------------------------------
                             88 ;	Register assignment is optimal.
                             89 ;	Stack space usage: 0 bytes.
   0000                      90 __divulonglong:
                             91 ;../_divulonglong.c:41: unsigned long long reste = 0L;
   0000 8C            [ 1]   92 	clrh
   0001 5F            [ 1]   93 	clrx
   0002 96r00r10      [ 5]   94 	sthx	__divulonglong_reste_1_2
   0005 96r00r12      [ 5]   95 	sthx	(__divulonglong_reste_1_2 + 2)
   0008 96r00r14      [ 5]   96 	sthx	(__divulonglong_reste_1_2 + 4)
   000B 96r00r16      [ 5]   97 	sthx	(__divulonglong_reste_1_2 + 6)
                             98 ;../_divulonglong.c:42: unsigned char count = 64;
   000E A6 40         [ 2]   99 	lda	#0x40
   0010 C7r00r18      [ 4]  100 	sta	__divulonglong_count_1_2
                            101 ;../_divulonglong.c:45: do
   0013                     102 00105$:
                            103 ;../_divulonglong.c:48: c = MSB_SET(x);
   0013 C6r00r00      [ 4]  104 	lda	__divulonglong_PARM_1
   0016 49            [ 1]  105 	rola
   0017 4F            [ 1]  106 	clra
   0018 49            [ 1]  107 	rola
                            108 ;../_divulonglong.c:49: x <<= 1;
   0019 32r00r00      [ 5]  109 	ldhx	__divulonglong_PARM_1
   001C 96r00r00      [ 5]  110 	sthx	__rlulonglong_PARM_1
   001F 32r00r02      [ 5]  111 	ldhx	(__divulonglong_PARM_1 + 2)
   0022 96r00r02      [ 5]  112 	sthx	(__rlulonglong_PARM_1 + 2)
   0025 32r00r04      [ 5]  113 	ldhx	(__divulonglong_PARM_1 + 4)
   0028 96r00r04      [ 5]  114 	sthx	(__rlulonglong_PARM_1 + 4)
   002B 32r00r06      [ 5]  115 	ldhx	(__divulonglong_PARM_1 + 6)
   002E 96r00r06      [ 5]  116 	sthx	(__rlulonglong_PARM_1 + 6)
   0031 AE 01         [ 2]  117 	ldx	#0x01
   0033 CFr00r00      [ 4]  118 	stx	__rlulonglong_PARM_2
   0036 87            [ 2]  119 	psha
   0037 CDr00r00      [ 6]  120 	jsr	__rlulonglong
   003A C7r00r07      [ 4]  121 	sta	(__divulonglong_PARM_1 + 7)
   003D CFr00r06      [ 4]  122 	stx	(__divulonglong_PARM_1 + 6)
   0040 B6*00         [ 3]  123 	lda	*___SDCC_hc08_ret2
   0042 C7r00r05      [ 4]  124 	sta	(__divulonglong_PARM_1 + 5)
   0045 B6*00         [ 3]  125 	lda	*___SDCC_hc08_ret3
   0047 C7r00r04      [ 4]  126 	sta	(__divulonglong_PARM_1 + 4)
   004A B6*00         [ 3]  127 	lda	*___SDCC_hc08_ret4
   004C C7r00r03      [ 4]  128 	sta	(__divulonglong_PARM_1 + 3)
   004F B6*00         [ 3]  129 	lda	*___SDCC_hc08_ret5
   0051 C7r00r02      [ 4]  130 	sta	(__divulonglong_PARM_1 + 2)
   0054 B6*00         [ 3]  131 	lda	*___SDCC_hc08_ret6
   0056 C7r00r01      [ 4]  132 	sta	(__divulonglong_PARM_1 + 1)
   0059 B6*00         [ 3]  133 	lda	*___SDCC_hc08_ret7
   005B C7r00r00      [ 4]  134 	sta	__divulonglong_PARM_1
   005E 86            [ 3]  135 	pula
                            136 ;../_divulonglong.c:50: reste <<= 1;
   005F 32r00r10      [ 5]  137 	ldhx	__divulonglong_reste_1_2
   0062 96r00r00      [ 5]  138 	sthx	__rlulonglong_PARM_1
   0065 32r00r12      [ 5]  139 	ldhx	(__divulonglong_reste_1_2 + 2)
   0068 96r00r02      [ 5]  140 	sthx	(__rlulonglong_PARM_1 + 2)
   006B 32r00r14      [ 5]  141 	ldhx	(__divulonglong_reste_1_2 + 4)
   006E 96r00r04      [ 5]  142 	sthx	(__rlulonglong_PARM_1 + 4)
   0071 32r00r16      [ 5]  143 	ldhx	(__divulonglong_reste_1_2 + 6)
   0074 96r00r06      [ 5]  144 	sthx	(__rlulonglong_PARM_1 + 6)
   0077 AE 01         [ 2]  145 	ldx	#0x01
   0079 CFr00r00      [ 4]  146 	stx	__rlulonglong_PARM_2
   007C 87            [ 2]  147 	psha
   007D CDr00r00      [ 6]  148 	jsr	__rlulonglong
   0080 C7r00r17      [ 4]  149 	sta	(__divulonglong_reste_1_2 + 7)
   0083 CFr00r16      [ 4]  150 	stx	(__divulonglong_reste_1_2 + 6)
   0086 B6*00         [ 3]  151 	lda	*___SDCC_hc08_ret2
   0088 C7r00r15      [ 4]  152 	sta	(__divulonglong_reste_1_2 + 5)
   008B B6*00         [ 3]  153 	lda	*___SDCC_hc08_ret3
   008D C7r00r14      [ 4]  154 	sta	(__divulonglong_reste_1_2 + 4)
   0090 B6*00         [ 3]  155 	lda	*___SDCC_hc08_ret4
   0092 C7r00r13      [ 4]  156 	sta	(__divulonglong_reste_1_2 + 3)
   0095 B6*00         [ 3]  157 	lda	*___SDCC_hc08_ret5
   0097 C7r00r12      [ 4]  158 	sta	(__divulonglong_reste_1_2 + 2)
   009A B6*00         [ 3]  159 	lda	*___SDCC_hc08_ret6
   009C C7r00r11      [ 4]  160 	sta	(__divulonglong_reste_1_2 + 1)
   009F B6*00         [ 3]  161 	lda	*___SDCC_hc08_ret7
   00A1 C7r00r10      [ 4]  162 	sta	__divulonglong_reste_1_2
   00A4 86            [ 3]  163 	pula
                            164 ;../_divulonglong.c:51: if (c)
   00A5 4D            [ 1]  165 	tsta
   00A6 27 08         [ 3]  166 	beq	00102$
                            167 ;../_divulonglong.c:52: reste |= 1L;
   00A8 C6r00r17      [ 4]  168 	lda	(__divulonglong_reste_1_2 + 7)
   00AB AA 01         [ 2]  169 	ora	#0x01
   00AD C7r00r17      [ 4]  170 	sta	(__divulonglong_reste_1_2 + 7)
   00B0                     171 00102$:
                            172 ;../_divulonglong.c:54: if (reste >= y)
   00B0 C6r00r17      [ 4]  173 	lda	(__divulonglong_reste_1_2 + 7)
   00B3 C0r00r0F      [ 4]  174 	sub	(__divulonglong_PARM_2 + 7)
   00B6 C6r00r16      [ 4]  175 	lda	(__divulonglong_reste_1_2 + 6)
   00B9 C2r00r0E      [ 4]  176 	sbc	(__divulonglong_PARM_2 + 6)
   00BC C6r00r15      [ 4]  177 	lda	(__divulonglong_reste_1_2 + 5)
   00BF C2r00r0D      [ 4]  178 	sbc	(__divulonglong_PARM_2 + 5)
   00C2 C6r00r14      [ 4]  179 	lda	(__divulonglong_reste_1_2 + 4)
   00C5 C2r00r0C      [ 4]  180 	sbc	(__divulonglong_PARM_2 + 4)
   00C8 C6r00r13      [ 4]  181 	lda	(__divulonglong_reste_1_2 + 3)
   00CB C2r00r0B      [ 4]  182 	sbc	(__divulonglong_PARM_2 + 3)
   00CE C6r00r12      [ 4]  183 	lda	(__divulonglong_reste_1_2 + 2)
   00D1 C2r00r0A      [ 4]  184 	sbc	(__divulonglong_PARM_2 + 2)
   00D4 C6r00r11      [ 4]  185 	lda	(__divulonglong_reste_1_2 + 1)
   00D7 C2r00r09      [ 4]  186 	sbc	(__divulonglong_PARM_2 + 1)
   00DA C6r00r10      [ 4]  187 	lda	__divulonglong_reste_1_2
   00DD C2r00r08      [ 4]  188 	sbc	__divulonglong_PARM_2
   00E0 25 41         [ 3]  189 	bcs	00106$
                            190 ;../_divulonglong.c:56: reste -= y;
   00E2 45r00r10      [ 3]  191 	ldhx	#__divulonglong_reste_1_2
   00E5 E6 07         [ 3]  192 	lda	7,x
   00E7 C0r00r0F      [ 4]  193 	sub	(__divulonglong_PARM_2 + 7)
   00EA E7 07         [ 3]  194 	sta	7,x
   00EC E6 06         [ 3]  195 	lda	6,x
   00EE C2r00r0E      [ 4]  196 	sbc	(__divulonglong_PARM_2 + 6)
   00F1 E7 06         [ 3]  197 	sta	6,x
   00F3 E6 05         [ 3]  198 	lda	5,x
   00F5 C2r00r0D      [ 4]  199 	sbc	(__divulonglong_PARM_2 + 5)
   00F8 E7 05         [ 3]  200 	sta	5,x
   00FA E6 04         [ 3]  201 	lda	4,x
   00FC C2r00r0C      [ 4]  202 	sbc	(__divulonglong_PARM_2 + 4)
   00FF E7 04         [ 3]  203 	sta	4,x
   0101 E6 03         [ 3]  204 	lda	3,x
   0103 C2r00r0B      [ 4]  205 	sbc	(__divulonglong_PARM_2 + 3)
   0106 E7 03         [ 3]  206 	sta	3,x
   0108 E6 02         [ 3]  207 	lda	2,x
   010A C2r00r0A      [ 4]  208 	sbc	(__divulonglong_PARM_2 + 2)
   010D E7 02         [ 3]  209 	sta	2,x
   010F E6 01         [ 3]  210 	lda	1,x
   0111 C2r00r09      [ 4]  211 	sbc	(__divulonglong_PARM_2 + 1)
   0114 E7 01         [ 3]  212 	sta	1,x
   0116 F6            [ 3]  213 	lda	,x
   0117 C2r00r08      [ 4]  214 	sbc	__divulonglong_PARM_2
   011A F7            [ 2]  215 	sta	,x
                            216 ;../_divulonglong.c:58: x |= 1L;
   011B C6r00r07      [ 4]  217 	lda	(__divulonglong_PARM_1 + 7)
   011E AA 01         [ 2]  218 	ora	#0x01
   0120 C7r00r07      [ 4]  219 	sta	(__divulonglong_PARM_1 + 7)
   0123                     220 00106$:
                            221 ;../_divulonglong.c:61: while (--count);
   0123 C6r00r18      [ 4]  222 	lda	__divulonglong_count_1_2
   0126 A0 01         [ 2]  223 	sub	#0x01
   0128 C7r00r18      [ 4]  224 	sta	__divulonglong_count_1_2
   012B 4D            [ 1]  225 	tsta
   012C 27 03         [ 3]  226 	beq	00128$
   012E CCr00r13      [ 4]  227 	jmp	00105$
   0131                     228 00128$:
                            229 ;../_divulonglong.c:62: return x;
   0131 C6r00r00      [ 4]  230 	lda	__divulonglong_PARM_1
   0134 B7*00         [ 3]  231 	sta	*___SDCC_hc08_ret7
   0136 C6r00r01      [ 4]  232 	lda	(__divulonglong_PARM_1 + 1)
   0139 B7*00         [ 3]  233 	sta	*___SDCC_hc08_ret6
   013B C6r00r02      [ 4]  234 	lda	(__divulonglong_PARM_1 + 2)
   013E B7*00         [ 3]  235 	sta	*___SDCC_hc08_ret5
   0140 C6r00r03      [ 4]  236 	lda	(__divulonglong_PARM_1 + 3)
   0143 B7*00         [ 3]  237 	sta	*___SDCC_hc08_ret4
   0145 C6r00r04      [ 4]  238 	lda	(__divulonglong_PARM_1 + 4)
   0148 B7*00         [ 3]  239 	sta	*___SDCC_hc08_ret3
   014A C6r00r05      [ 4]  240 	lda	(__divulonglong_PARM_1 + 5)
   014D B7*00         [ 3]  241 	sta	*___SDCC_hc08_ret2
   014F CEr00r06      [ 4]  242 	ldx	(__divulonglong_PARM_1 + 6)
   0152 C6r00r07      [ 4]  243 	lda	(__divulonglong_PARM_1 + 7)
   0155 81            [ 6]  244 	rts
                            245 	.area CSEG    (CODE)
                            246 	.area CONST   (CODE)
                            247 	.area XINIT   (CODE)
                            248 	.area CABS    (ABS,CODE)
