Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o H:/Projects/EEE8004/Tutorial/counter_tbv_isim_beh.exe -prj H:/Projects/EEE8004/Tutorial/counter_tbv_beh.prj work.counter_tbv 
ISim P.68d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "H:/Projects/EEE8004/Tutorial/counter.vhd" into library work
Parsing VHDL file "H:/Projects/EEE8004/Tutorial/counter_tbv.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 122816 KB
Fuse CPU Usage: 295 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity counter [counter_default]
Compiling architecture behavior of entity counter_tbv
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable H:/Projects/EEE8004/Tutorial/counter_tbv_isim_beh.exe
Fuse Memory Usage: 161520 KB
Fuse CPU Usage: 608 ms
