../../../../../bench/verilog/regression/wb/bfm/mpsoc_msi_wb_bfm_master.v
../../../../../bench/verilog/regression/wb/bfm/mpsoc_msi_wb_bfm_memory.v
../../../../../bench/verilog/regression/wb/bfm/mpsoc_msi_wb_bfm_slave.v
../../../../../bench/verilog/regression/wb/bfm/mpsoc_msi_wb_bfm_transactor.v
../../../../../bench/verilog/regression/wb/vlog_tap_generator.v
../../../../../bench/verilog/regression/wb/vlog_tb_utils.v
../../../../../bench/verilog/regression/wb/wb_spram_tb.v

../../../../../rtl/verilog/wb/core/mpsoc_wb_ram_generic.v
../../../../../rtl/verilog/wb/core/mpsoc_wb_spram.v
