#Build: Synplify Pro J-2015.03M-3, Build 048R, May 14 2015
#install: C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3
#OS: Windows 8 6.2
#Hostname: SCOTT-PC

#Implementation: synthesis

Synopsys HDL Compiler, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys Verilog Compiler, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\umr_capim.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_pipes.svh"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\smartgen\CLK_1MHZ\CLK_1MHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\clock_div_1MHZ_100KHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\clock_div_1MHZ_10HZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\reset_pulse.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\test_harness_geiger_stack.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\timestamp.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\component\work\geiger_integration\geiger_integration.v"
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module geiger_integration
@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v":2810:7:2810:9|Synthesizing module PLL

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v":260:7:260:12|Synthesizing module PLLINT

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v":1229:7:1229:9|Synthesizing module GND

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v":2051:7:2051:9|Synthesizing module VCC

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\smartgen\CLK_1MHZ\CLK_1MHZ.v":5:7:5:14|Synthesizing module CLK_1MHZ

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\clock_div_1MHZ_10HZ.v":13:7:13:25|Synthesizing module clock_div_1MHZ_10HZ

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\clock_div_1MHZ_100KHZ.v":13:7:13:27|Synthesizing module clock_div_1MHZ_100KHZ

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":13:7:13:24|Synthesizing module geig_data_handling

@W: CL265 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":47:0:47:5|Pruning bit 1 of shift_reg[1:0] -- not in use ...

@W: CL113 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Feedback mux created for signal ID_GEIG[7:0].
@W: CL250 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|All reachable assignments to ID_GEIG[7] assign 0, register removed by optimization
@W: CL251 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|All reachable assignments to ID_GEIG[6] assign 1, register removed by optimization
@W: CL250 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|All reachable assignments to ID_GEIG[5:3] assign 0, register removed by optimization
@W: CL251 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|All reachable assignments to ID_GEIG[2:0] assign 1, register removed by optimization
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[3] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[4] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[5] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[7] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[48] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[50] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[52] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[54] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[56] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[58] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[60] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[62] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[64] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[66] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[68] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[70] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[72] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[74] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[76] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[78] to a constant 0
@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 78 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 76 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 74 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 72 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 70 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 68 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 66 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 64 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 62 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 60 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 58 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 56 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 54 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 52 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 50 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 48 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 7 of G_DATA_STACK[79:0] 

@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Pruning register bits 5 to 3 of G_DATA_STACK[79:0] 

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\reset_pulse.v":21:7:21:17|Synthesizing module reset_pulse

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\test_harness_geiger_stack.v":16:7:16:31|Synthesizing module test_harness_geiger_stack

@W: CL169 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Pruning register counter[2:0] 

@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Feedback mux created for signal data_prev[79:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Feedback mux created for signal data_buffer[79:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\timestamp.v":13:7:13:15|Synthesizing module timestamp

@W: CS142 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\timestamp.v":13:33:13:41|Range of port TIMESTAMP in port declaration and body are different.
@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\component\work\geiger_integration\geiger_integration.v":9:7:9:24|Synthesizing module geiger_integration

@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v":24:0:24:5|Pruning register bits 2 to 1 of G_DATA_STACK[2:0] 


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Mar 04 12:08:03 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Mar 04 12:08:05 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Fri Mar 04 12:08:05 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\synwork\geiger_integration_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Mar 04 12:08:06 2016

###########################################################]
Pre-mapping Report

Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@L: C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration_scck.rpt 
Printing clock  summary report in "C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 111MB)



@S |Clock Summary
*****************

Start                                            Requested     Requested     Clock        Clock              
Clock                                            Frequency     Period        Type         Group              
-------------------------------------------------------------------------------------------------------------
CLK_1MHZ|GLA_inferred_clock                      100.0 MHz     10.000        inferred     Inferred_clkgroup_2
clock_div_1MHZ_10HZ|clk_out_inferred_clock       100.0 MHz     10.000        inferred     Inferred_clkgroup_0
clock_div_1MHZ_100KHZ|clk_out_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1
=============================================================================================================

@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":24:0:24:5|Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock which controls 92 sequential elements including geig_data_handling_0.min_counter[9:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":47:0:47:5|Found inferred clock clock_div_1MHZ_100KHZ|clk_out_inferred_clock which controls 17 sequential elements including geig_data_handling_0.geig_counts[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\clock_div_1mhz_10hz.v":22:0:22:5|Found inferred clock CLK_1MHZ|GLA_inferred_clock which controls 205 sequential elements including clock_div_1MHZ_10HZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 111MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Mar 04 12:08:08 2016

###########################################################]
Map & Optimize Report

Synopsys Microsemi Technology Mapper, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[79],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[77]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[77],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[75]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[75],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[73]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[73],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[71]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[71],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[69]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[69],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[67]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[67],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[65]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[65],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[63]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[63],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[61]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[61],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[59]

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)

@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\clock_div_1mhz_10hz.v":31:19:31:28|Found 17-bit incrementor, 'un5_counter[16:0]'
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\clock_div_1mhz_100khz.v":30:19:30:28|Found 17-bit incrementor, 'un5_counter[16:0]'
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":47:0:47:5|Found counter in view:work.geig_data_handling(verilog) inst geig_counts[15:0]
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":33:20:33:33|Found 10-bit incrementor, 'un2_min_counter[9:0]'
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_prev[78] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_prev[76] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_prev[74] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_prev[72] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_prev[70] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_prev[68] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_prev[66] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_prev[64] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_prev[62] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_prev[60] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_prev[58] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_prev[56] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_prev[54] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_prev[52] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_prev[50] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_prev[48] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_prev[7] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_prev[5] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_prev[4] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_prev[3] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_buffer[78] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_buffer[76] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_buffer[74] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_buffer[72] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_buffer[70] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_buffer[68] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_buffer[66] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_buffer[64] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_buffer[62] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_buffer[60] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_buffer[58] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_buffer[56] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_buffer[54] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_buffer[52] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_buffer[50] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v":41:0:41:5|Register bit data_buffer[48] is always 0, optimizing ...
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\timestamp.v":19:0:19:5|Found counter in view:work.timestamp(verilog) inst TIMESTAMP[23:0]

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 113MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 114MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 114MB peak: 114MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 114MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 114MB peak: 114MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 114MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                        Fanout, notes                   
----------------------------------------------------------------------------------
reset_pulse_0.RESET / Y                           198 : 137 asynchronous set/reset
geig_data_handling_0.G_DATA_STACK_1[0] / Q        49                              
test_harness_geiger_stack_0.un1_counter12 / Y     64                              
test_harness_geiger_stack_0.set / Q               70                              
geig_data_handling_0.m8 / Y                       41                              
==================================================================================

@N: FP130 |Promoting Net clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT on CLKINT  clock_div_1MHZ_10HZ_0.clk_out_inferred_clock 
@N: FP130 |Promoting Net clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT on CLKINT  clock_div_1MHZ_100KHZ_0.clk_out_inferred_clock 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 114MB)

Replicating Combinational Instance geig_data_handling_0.m8, fanout 41 segments 2
Replicating Sequential Instance test_harness_geiger_stack_0.set, fanout 70 segments 3
Replicating Combinational Instance test_harness_geiger_stack_0.un1_counter12, fanout 64 segments 3
Replicating Sequential Instance geig_data_handling_0.G_DATA_STACK_1[0], fanout 49 segments 3
Replicating Combinational Instance reset_pulse_0.RESET, fanout 204 segments 9

Added 0 Buffers
Added 15 Cells via replication
	Added 4 Sequential Cells via replication
	Added 11 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 114MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 265 clock pin(s) of sequential element(s)
0 instances converted, 265 sequential instances remain driven by gated/generated clocks

====================================================================================================================== Gated/Generated Clocks ======================================================================================================================
Clock Tree ID     Driving Element                     Drive Element Type     Fanout     Sample Instance                               Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_1MHZ_0.Core                     PLL                    171        test_harness_geiger_stack_0.data_prev[79]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       clock_div_1MHZ_10HZ_0.clk_out       DFN1P0                 77         timestamp_0.TIMESTAMP[23]                     No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0003       clock_div_1MHZ_100KHZ_0.clk_out     DFN1P0                 17         geig_data_handling_0.geig_counts[15]          No generated or derived clock directive on output of sequential instance                                                      
====================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 114MB)

Writing Analyst data base C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\synwork\geiger_integration_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 114MB)

Writing EDIF Netlist and constraint files
J-2015.03M-3

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 114MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 114MB)

@W: MT420 |Found inferred clock clock_div_1MHZ_100KHZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_100KHZ_0.clk_out"

@W: MT420 |Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_10HZ_0.clk_out"

@W: MT420 |Found inferred clock CLK_1MHZ|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CLK_1MHZ_0.GLA"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri Mar 04 12:08:12 2016
#


Top view:               geiger_integration
Library name:           pa3l
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.14, P = 1.26, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        pa3l
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -2.148

                                                 Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                   Frequency     Frequency     Period        Period        Slack      Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------------
CLK_1MHZ|GLA_inferred_clock                      100.0 MHz     95.2 MHz      10.000        10.504        -0.504     inferred     Inferred_clkgroup_2
clock_div_1MHZ_10HZ|clk_out_inferred_clock       100.0 MHz     82.3 MHz      10.000        12.149        -2.148     inferred     Inferred_clkgroup_0
clock_div_1MHZ_100KHZ|clk_out_inferred_clock     100.0 MHz     83.0 MHz      10.000        12.049        -2.049     inferred     Inferred_clkgroup_1
====================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                      Ending                                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ|clk_out_inferred_clock    clock_div_1MHZ_10HZ|clk_out_inferred_clock    |  10.000      -2.149  |  No paths    -      |  No paths    -      |  No paths    -    
clock_div_1MHZ_10HZ|clk_out_inferred_clock    clock_div_1MHZ_100KHZ|clk_out_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
clock_div_1MHZ_10HZ|clk_out_inferred_clock    CLK_1MHZ|GLA_inferred_clock                   |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
clock_div_1MHZ_100KHZ|clk_out_inferred_clock  clock_div_1MHZ_10HZ|clk_out_inferred_clock    |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
clock_div_1MHZ_100KHZ|clk_out_inferred_clock  clock_div_1MHZ_100KHZ|clk_out_inferred_clock  |  10.000      -2.049  |  No paths    -      |  No paths    -      |  No paths    -    
CLK_1MHZ|GLA_inferred_clock                   CLK_1MHZ|GLA_inferred_clock                   |  10.000      -0.504  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK_1MHZ|GLA_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                             Arrival           
Instance                                      Reference                       Type       Pin     Net               Time        Slack 
                                              Clock                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------
test_harness_geiger_stack_0.data_prev[75]     CLK_1MHZ|GLA_inferred_clock     DFN1E1     Q       data_prev[75]     0.797       -0.504
test_harness_geiger_stack_0.data_prev[57]     CLK_1MHZ|GLA_inferred_clock     DFN1E1     Q       data_prev[57]     0.797       -0.341
test_harness_geiger_stack_0.data_prev[77]     CLK_1MHZ|GLA_inferred_clock     DFN1E1     Q       data_prev[77]     0.797       -0.341
test_harness_geiger_stack_0.data_prev[33]     CLK_1MHZ|GLA_inferred_clock     DFN1E1     Q       data_prev[33]     0.797       -0.305
test_harness_geiger_stack_0.data_prev[46]     CLK_1MHZ|GLA_inferred_clock     DFN1E1     Q       data_prev[46]     0.797       -0.305
test_harness_geiger_stack_0.data_prev[1]      CLK_1MHZ|GLA_inferred_clock     DFN1E1     Q       data_prev[1]      0.797       -0.275
test_harness_geiger_stack_0.data_prev[61]     CLK_1MHZ|GLA_inferred_clock     DFN1E1     Q       data_prev[61]     0.797       -0.183
test_harness_geiger_stack_0.data_prev[40]     CLK_1MHZ|GLA_inferred_clock     DFN1E1     Q       data_prev[40]     0.797       -0.155
test_harness_geiger_stack_0.data_prev[42]     CLK_1MHZ|GLA_inferred_clock     DFN1E1     Q       data_prev[42]     0.797       -0.155
test_harness_geiger_stack_0.data_prev[2]      CLK_1MHZ|GLA_inferred_clock     DFN1E1     Q       data_prev[2]      0.797       -0.125
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                                               Required           
Instance                                        Reference                       Type       Pin     Net                 Time         Slack 
                                                Clock                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------
test_harness_geiger_stack_0.data_buffer[10]     CLK_1MHZ|GLA_inferred_clock     DFN1E0     E       un1_counter12_0     9.342        -0.504
test_harness_geiger_stack_0.data_buffer[11]     CLK_1MHZ|GLA_inferred_clock     DFN1E0     E       un1_counter12_0     9.342        -0.504
test_harness_geiger_stack_0.data_buffer[12]     CLK_1MHZ|GLA_inferred_clock     DFN1E0     E       un1_counter12_0     9.342        -0.504
test_harness_geiger_stack_0.data_buffer[13]     CLK_1MHZ|GLA_inferred_clock     DFN1E0     E       un1_counter12_0     9.342        -0.504
test_harness_geiger_stack_0.data_buffer[14]     CLK_1MHZ|GLA_inferred_clock     DFN1E0     E       un1_counter12_0     9.342        -0.504
test_harness_geiger_stack_0.data_buffer[15]     CLK_1MHZ|GLA_inferred_clock     DFN1E0     E       un1_counter12_0     9.342        -0.504
test_harness_geiger_stack_0.data_buffer[16]     CLK_1MHZ|GLA_inferred_clock     DFN1E0     E       un1_counter12_0     9.342        -0.504
test_harness_geiger_stack_0.data_buffer[17]     CLK_1MHZ|GLA_inferred_clock     DFN1E0     E       un1_counter12_0     9.342        -0.504
test_harness_geiger_stack_0.data_buffer[18]     CLK_1MHZ|GLA_inferred_clock     DFN1E0     E       un1_counter12_0     9.342        -0.504
test_harness_geiger_stack_0.data_buffer[19]     CLK_1MHZ|GLA_inferred_clock     DFN1E0     E       un1_counter12_0     9.342        -0.504
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.846
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.504

    Number of logic level(s):                7
    Starting point:                          test_harness_geiger_stack_0.data_prev[75] / Q
    Ending point:                            test_harness_geiger_stack_0.data_buffer[10] / E
    The start point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
test_harness_geiger_stack_0.data_prev[75]              DFN1E1     Q        Out     0.797     0.797       -         
data_prev[75]                                          Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNI83DA[1]       ZOR3I      B        In      -         1.030       -         
test_harness_geiger_stack_0.data_prev_RNI83DA[1]       ZOR3I      Y        Out     1.015     2.045       -         
set_2_9                                                Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIJ9QK[1]       OR2        B        In      -         2.278       -         
test_harness_geiger_stack_0.data_prev_RNIJ9QK[1]       OR2        Y        Out     0.556     2.835       -         
set_2_34                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNI4GIB1[0]      OR3        C        In      -         3.068       -         
test_harness_geiger_stack_0.data_prev_RNI4GIB1[0]      OR3        Y        Out     0.739     3.807       -         
set_2_47                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIPNPS2[0]      OR3        C        In      -         4.040       -         
test_harness_geiger_stack_0.data_prev_RNIPNPS2[0]      OR3        Y        Out     0.739     4.779       -         
set_2_53                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIA2S36[13]     OR3        C        In      -         5.012       -         
test_harness_geiger_stack_0.data_prev_RNIA2S36[13]     OR3        Y        Out     0.739     5.750       -         
set_2_57                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.set_0_RNIU6MFB             OR2        B        In      -         5.984       -         
test_harness_geiger_stack_0.set_0_RNIU6MFB             OR2        Y        Out     0.556     6.540       -         
set_2                                                  Net        -        -       1.032     -           6         
test_harness_geiger_stack_0.set_0_RNICDNUB             OR2B       A        In      -         7.572       -         
test_harness_geiger_stack_0.set_0_RNICDNUB             OR2B       Y        Out     0.528     8.100       -         
un1_counter12_0                                        Net        -        -       1.746     -           22        
test_harness_geiger_stack_0.data_buffer[10]            DFN1E0     E        In      -         9.846       -         
===================================================================================================================
Total path delay (propagation time + setup) of 10.504 is 6.327(60.2%) logic and 4.177(39.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.846
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.504

    Number of logic level(s):                7
    Starting point:                          test_harness_geiger_stack_0.data_prev[75] / Q
    Ending point:                            test_harness_geiger_stack_0.data_buffer[32] / E
    The start point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
test_harness_geiger_stack_0.data_prev[75]              DFN1E1     Q        Out     0.797     0.797       -         
data_prev[75]                                          Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNI83DA[1]       ZOR3I      B        In      -         1.030       -         
test_harness_geiger_stack_0.data_prev_RNI83DA[1]       ZOR3I      Y        Out     1.015     2.045       -         
set_2_9                                                Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIJ9QK[1]       OR2        B        In      -         2.278       -         
test_harness_geiger_stack_0.data_prev_RNIJ9QK[1]       OR2        Y        Out     0.556     2.835       -         
set_2_34                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNI4GIB1[0]      OR3        C        In      -         3.068       -         
test_harness_geiger_stack_0.data_prev_RNI4GIB1[0]      OR3        Y        Out     0.739     3.807       -         
set_2_47                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIPNPS2[0]      OR3        C        In      -         4.040       -         
test_harness_geiger_stack_0.data_prev_RNIPNPS2[0]      OR3        Y        Out     0.739     4.779       -         
set_2_53                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIA2S36[13]     OR3        C        In      -         5.012       -         
test_harness_geiger_stack_0.data_prev_RNIA2S36[13]     OR3        Y        Out     0.739     5.750       -         
set_2_57                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.set_0_RNIU6MFB             OR2        B        In      -         5.984       -         
test_harness_geiger_stack_0.set_0_RNIU6MFB             OR2        Y        Out     0.556     6.540       -         
set_2                                                  Net        -        -       1.032     -           6         
test_harness_geiger_stack_0.set_0_RNICDNUB_0           OR2B       A        In      -         7.572       -         
test_harness_geiger_stack_0.set_0_RNICDNUB_0           OR2B       Y        Out     0.528     8.100       -         
un1_counter12_1                                        Net        -        -       1.746     -           22        
test_harness_geiger_stack_0.data_buffer[32]            DFN1E0     E        In      -         9.846       -         
===================================================================================================================
Total path delay (propagation time + setup) of 10.504 is 6.327(60.2%) logic and 4.177(39.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.846
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.504

    Number of logic level(s):                7
    Starting point:                          test_harness_geiger_stack_0.data_prev[75] / Q
    Ending point:                            test_harness_geiger_stack_0.data_buffer[31] / E
    The start point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
test_harness_geiger_stack_0.data_prev[75]              DFN1E1     Q        Out     0.797     0.797       -         
data_prev[75]                                          Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNI83DA[1]       ZOR3I      B        In      -         1.030       -         
test_harness_geiger_stack_0.data_prev_RNI83DA[1]       ZOR3I      Y        Out     1.015     2.045       -         
set_2_9                                                Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIJ9QK[1]       OR2        B        In      -         2.278       -         
test_harness_geiger_stack_0.data_prev_RNIJ9QK[1]       OR2        Y        Out     0.556     2.835       -         
set_2_34                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNI4GIB1[0]      OR3        C        In      -         3.068       -         
test_harness_geiger_stack_0.data_prev_RNI4GIB1[0]      OR3        Y        Out     0.739     3.807       -         
set_2_47                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIPNPS2[0]      OR3        C        In      -         4.040       -         
test_harness_geiger_stack_0.data_prev_RNIPNPS2[0]      OR3        Y        Out     0.739     4.779       -         
set_2_53                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIA2S36[13]     OR3        C        In      -         5.012       -         
test_harness_geiger_stack_0.data_prev_RNIA2S36[13]     OR3        Y        Out     0.739     5.750       -         
set_2_57                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.set_0_RNIU6MFB             OR2        B        In      -         5.984       -         
test_harness_geiger_stack_0.set_0_RNIU6MFB             OR2        Y        Out     0.556     6.540       -         
set_2                                                  Net        -        -       1.032     -           6         
test_harness_geiger_stack_0.set_0_RNICDNUB             OR2B       A        In      -         7.572       -         
test_harness_geiger_stack_0.set_0_RNICDNUB             OR2B       Y        Out     0.528     8.100       -         
un1_counter12_0                                        Net        -        -       1.746     -           22        
test_harness_geiger_stack_0.data_buffer[31]            DFN1E0     E        In      -         9.846       -         
===================================================================================================================
Total path delay (propagation time + setup) of 10.504 is 6.327(60.2%) logic and 4.177(39.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.846
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.504

    Number of logic level(s):                7
    Starting point:                          test_harness_geiger_stack_0.data_prev[75] / Q
    Ending point:                            test_harness_geiger_stack_0.data_buffer[30] / E
    The start point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
test_harness_geiger_stack_0.data_prev[75]              DFN1E1     Q        Out     0.797     0.797       -         
data_prev[75]                                          Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNI83DA[1]       ZOR3I      B        In      -         1.030       -         
test_harness_geiger_stack_0.data_prev_RNI83DA[1]       ZOR3I      Y        Out     1.015     2.045       -         
set_2_9                                                Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIJ9QK[1]       OR2        B        In      -         2.278       -         
test_harness_geiger_stack_0.data_prev_RNIJ9QK[1]       OR2        Y        Out     0.556     2.835       -         
set_2_34                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNI4GIB1[0]      OR3        C        In      -         3.068       -         
test_harness_geiger_stack_0.data_prev_RNI4GIB1[0]      OR3        Y        Out     0.739     3.807       -         
set_2_47                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIPNPS2[0]      OR3        C        In      -         4.040       -         
test_harness_geiger_stack_0.data_prev_RNIPNPS2[0]      OR3        Y        Out     0.739     4.779       -         
set_2_53                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIA2S36[13]     OR3        C        In      -         5.012       -         
test_harness_geiger_stack_0.data_prev_RNIA2S36[13]     OR3        Y        Out     0.739     5.750       -         
set_2_57                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.set_0_RNIU6MFB             OR2        B        In      -         5.984       -         
test_harness_geiger_stack_0.set_0_RNIU6MFB             OR2        Y        Out     0.556     6.540       -         
set_2                                                  Net        -        -       1.032     -           6         
test_harness_geiger_stack_0.set_0_RNICDNUB             OR2B       A        In      -         7.572       -         
test_harness_geiger_stack_0.set_0_RNICDNUB             OR2B       Y        Out     0.528     8.100       -         
un1_counter12_0                                        Net        -        -       1.746     -           22        
test_harness_geiger_stack_0.data_buffer[30]            DFN1E0     E        In      -         9.846       -         
===================================================================================================================
Total path delay (propagation time + setup) of 10.504 is 6.327(60.2%) logic and 4.177(39.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.846
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.504

    Number of logic level(s):                7
    Starting point:                          test_harness_geiger_stack_0.data_prev[75] / Q
    Ending point:                            test_harness_geiger_stack_0.data_buffer[29] / E
    The start point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
test_harness_geiger_stack_0.data_prev[75]              DFN1E1     Q        Out     0.797     0.797       -         
data_prev[75]                                          Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNI83DA[1]       ZOR3I      B        In      -         1.030       -         
test_harness_geiger_stack_0.data_prev_RNI83DA[1]       ZOR3I      Y        Out     1.015     2.045       -         
set_2_9                                                Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIJ9QK[1]       OR2        B        In      -         2.278       -         
test_harness_geiger_stack_0.data_prev_RNIJ9QK[1]       OR2        Y        Out     0.556     2.835       -         
set_2_34                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNI4GIB1[0]      OR3        C        In      -         3.068       -         
test_harness_geiger_stack_0.data_prev_RNI4GIB1[0]      OR3        Y        Out     0.739     3.807       -         
set_2_47                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIPNPS2[0]      OR3        C        In      -         4.040       -         
test_harness_geiger_stack_0.data_prev_RNIPNPS2[0]      OR3        Y        Out     0.739     4.779       -         
set_2_53                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIA2S36[13]     OR3        C        In      -         5.012       -         
test_harness_geiger_stack_0.data_prev_RNIA2S36[13]     OR3        Y        Out     0.739     5.750       -         
set_2_57                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.set_0_RNIU6MFB             OR2        B        In      -         5.984       -         
test_harness_geiger_stack_0.set_0_RNIU6MFB             OR2        Y        Out     0.556     6.540       -         
set_2                                                  Net        -        -       1.032     -           6         
test_harness_geiger_stack_0.set_0_RNICDNUB             OR2B       A        In      -         7.572       -         
test_harness_geiger_stack_0.set_0_RNICDNUB             OR2B       Y        Out     0.528     8.100       -         
un1_counter12_0                                        Net        -        -       1.746     -           22        
test_harness_geiger_stack_0.data_buffer[29]            DFN1E0     E        In      -         9.846       -         
===================================================================================================================
Total path delay (propagation time + setup) of 10.504 is 6.327(60.2%) logic and 4.177(39.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_div_1MHZ_10HZ|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                                                        Arrival           
Instance                      Reference                                      Type       Pin     Net                           Time        Slack 
                              Clock                                                                                                             
------------------------------------------------------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[0]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[0]      0.797       -2.148
timestamp_0.TIMESTAMP[1]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[1]      0.797       -1.925
timestamp_0.TIMESTAMP[2]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[2]      0.797       -1.843
timestamp_0.TIMESTAMP[8]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[8]      0.797       -1.125
timestamp_0.TIMESTAMP[5]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[5]      0.797       -1.056
timestamp_0.TIMESTAMP[10]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[10]     0.797       -1.003
timestamp_0.TIMESTAMP[9]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[9]      0.628       -0.881
timestamp_0.TIMESTAMP[3]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[3]      0.797       -0.685
timestamp_0.TIMESTAMP[13]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[13]     0.797       -0.675
timestamp_0.TIMESTAMP[4]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[4]      0.797       -0.603
================================================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                            Required           
Instance                      Reference                                      Type       Pin     Net               Time         Slack 
                              Clock                                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[22]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n22     9.417        -2.148
timestamp_0.TIMESTAMP[21]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n21     9.417        -1.628
timestamp_0.TIMESTAMP[20]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n20     9.417        -0.792
timestamp_0.TIMESTAMP[13]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n13     9.417        -0.597
timestamp_0.TIMESTAMP[19]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n19     9.417        -0.377
timestamp_0.TIMESTAMP[12]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n12     9.417        -0.076
timestamp_0.TIMESTAMP[18]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n18     9.417        0.144 
timestamp_0.TIMESTAMP[11]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n11     9.417        0.760 
timestamp_0.TIMESTAMP[17]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n17     9.417        0.864 
timestamp_0.TIMESTAMP[10]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n10     9.417        1.175 
=====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.149

    Number of logic level(s):                8
    Starting point:                          timestamp_0.TIMESTAMP[0] / Q
    Ending point:                            timestamp_0.TIMESTAMP[22] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                              Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[0]          DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[0]          Net        -        -       0.927     -           5         
timestamp_0.TIMESTAMP_c2          NOR3C      B        In      -         1.724       -         
timestamp_0.TIMESTAMP_c2          NOR3C      Y        Out     0.656     2.380       -         
TIMESTAMP_c2                      Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_c4          NOR3C      B        In      -         2.965       -         
timestamp_0.TIMESTAMP_c4          NOR3C      Y        Out     0.656     3.621       -         
TIMESTAMP_c4                      Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_m6_0_a2     NOR3C      C        In      -         4.479       -         
timestamp_0.TIMESTAMP_m6_0_a2     NOR3C      Y        Out     0.694     5.173       -         
TIMESTAMP_c13                     Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_c15         NOR3C      B        In      -         6.031       -         
timestamp_0.TIMESTAMP_c15         NOR3C      Y        Out     0.656     6.687       -         
TIMESTAMP_c15                     Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_c17         NOR3C      B        In      -         7.271       -         
timestamp_0.TIMESTAMP_c17         NOR3C      Y        Out     0.656     7.927       -         
TIMESTAMP_c17                     Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_c19         NOR3C      B        In      -         8.512       -         
timestamp_0.TIMESTAMP_c19         NOR3C      Y        Out     0.656     9.168       -         
TIMESTAMP_c19                     Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_c20         NOR2B      A        In      -         9.448       -         
timestamp_0.TIMESTAMP_c20         NOR2B      Y        Out     0.556     10.004      -         
TIMESTAMP_c20                     Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_n22         AX1C       B        In      -         10.284      -         
timestamp_0.TIMESTAMP_n22         AX1C       Y        Out     1.049     11.333      -         
TIMESTAMP_n22                     Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[22]         DFN1C0     D        In      -         11.566      -         
==============================================================================================
Total path delay (propagation time + setup) of 12.149 is 6.959(57.3%) logic and 5.190(42.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.342
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.925

    Number of logic level(s):                8
    Starting point:                          timestamp_0.TIMESTAMP[1] / Q
    Ending point:                            timestamp_0.TIMESTAMP[22] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                              Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[1]          DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[1]          Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_c2          NOR3C      A        In      -         1.655       -         
timestamp_0.TIMESTAMP_c2          NOR3C      Y        Out     0.502     2.157       -         
TIMESTAMP_c2                      Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_c4          NOR3C      B        In      -         2.742       -         
timestamp_0.TIMESTAMP_c4          NOR3C      Y        Out     0.656     3.398       -         
TIMESTAMP_c4                      Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_m6_0_a2     NOR3C      C        In      -         4.256       -         
timestamp_0.TIMESTAMP_m6_0_a2     NOR3C      Y        Out     0.694     4.949       -         
TIMESTAMP_c13                     Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_c15         NOR3C      B        In      -         5.807       -         
timestamp_0.TIMESTAMP_c15         NOR3C      Y        Out     0.656     6.463       -         
TIMESTAMP_c15                     Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_c17         NOR3C      B        In      -         7.048       -         
timestamp_0.TIMESTAMP_c17         NOR3C      Y        Out     0.656     7.704       -         
TIMESTAMP_c17                     Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_c19         NOR3C      B        In      -         8.289       -         
timestamp_0.TIMESTAMP_c19         NOR3C      Y        Out     0.656     8.945       -         
TIMESTAMP_c19                     Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_c20         NOR2B      A        In      -         9.224       -         
timestamp_0.TIMESTAMP_c20         NOR2B      Y        Out     0.556     9.781       -         
TIMESTAMP_c20                     Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_n22         AX1C       B        In      -         10.060      -         
timestamp_0.TIMESTAMP_n22         AX1C       Y        Out     1.049     11.109      -         
TIMESTAMP_n22                     Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[22]         DFN1C0     D        In      -         11.342      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.925 is 6.805(57.1%) logic and 5.121(42.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.261
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.843

    Number of logic level(s):                8
    Starting point:                          timestamp_0.TIMESTAMP[2] / Q
    Ending point:                            timestamp_0.TIMESTAMP[22] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                              Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[2]          DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[2]          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_c2          NOR3C      C        In      -         1.382       -         
timestamp_0.TIMESTAMP_c2          NOR3C      Y        Out     0.694     2.075       -         
TIMESTAMP_c2                      Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_c4          NOR3C      B        In      -         2.660       -         
timestamp_0.TIMESTAMP_c4          NOR3C      Y        Out     0.656     3.316       -         
TIMESTAMP_c4                      Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_m6_0_a2     NOR3C      C        In      -         4.174       -         
timestamp_0.TIMESTAMP_m6_0_a2     NOR3C      Y        Out     0.694     4.867       -         
TIMESTAMP_c13                     Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_c15         NOR3C      B        In      -         5.726       -         
timestamp_0.TIMESTAMP_c15         NOR3C      Y        Out     0.656     6.382       -         
TIMESTAMP_c15                     Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_c17         NOR3C      B        In      -         6.966       -         
timestamp_0.TIMESTAMP_c17         NOR3C      Y        Out     0.656     7.622       -         
TIMESTAMP_c17                     Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_c19         NOR3C      B        In      -         8.207       -         
timestamp_0.TIMESTAMP_c19         NOR3C      Y        Out     0.656     8.863       -         
TIMESTAMP_c19                     Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_c20         NOR2B      A        In      -         9.143       -         
timestamp_0.TIMESTAMP_c20         NOR2B      Y        Out     0.556     9.699       -         
TIMESTAMP_c20                     Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_n22         AX1C       B        In      -         9.979       -         
timestamp_0.TIMESTAMP_n22         AX1C       Y        Out     1.049     11.028      -         
TIMESTAMP_n22                     Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[22]         DFN1C0     D        In      -         11.261      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.843 is 6.996(59.1%) logic and 4.847(40.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.045
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.628

    Number of logic level(s):                8
    Starting point:                          timestamp_0.TIMESTAMP[0] / Q
    Ending point:                            timestamp_0.TIMESTAMP[21] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                              Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[0]          DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[0]          Net        -        -       0.927     -           5         
timestamp_0.TIMESTAMP_c2          NOR3C      B        In      -         1.724       -         
timestamp_0.TIMESTAMP_c2          NOR3C      Y        Out     0.656     2.380       -         
TIMESTAMP_c2                      Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_c4          NOR3C      B        In      -         2.965       -         
timestamp_0.TIMESTAMP_c4          NOR3C      Y        Out     0.656     3.621       -         
TIMESTAMP_c4                      Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_m6_0_a2     NOR3C      C        In      -         4.479       -         
timestamp_0.TIMESTAMP_m6_0_a2     NOR3C      Y        Out     0.694     5.173       -         
TIMESTAMP_c13                     Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_c15         NOR3C      B        In      -         6.031       -         
timestamp_0.TIMESTAMP_c15         NOR3C      Y        Out     0.656     6.687       -         
TIMESTAMP_c15                     Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_c17         NOR3C      B        In      -         7.271       -         
timestamp_0.TIMESTAMP_c17         NOR3C      Y        Out     0.656     7.927       -         
TIMESTAMP_c17                     Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_c19         NOR3C      B        In      -         8.512       -         
timestamp_0.TIMESTAMP_c19         NOR3C      Y        Out     0.656     9.168       -         
TIMESTAMP_c19                     Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_c20         NOR2B      A        In      -         9.448       -         
timestamp_0.TIMESTAMP_c20         NOR2B      Y        Out     0.556     10.004      -         
TIMESTAMP_c20                     Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_n21         XOR2       A        In      -         10.284      -         
timestamp_0.TIMESTAMP_n21         XOR2       Y        Out     0.528     10.812      -         
TIMESTAMP_n21                     Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[21]         DFN1C0     D        In      -         11.045      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.628 is 6.438(55.4%) logic and 5.190(44.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.822
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.404

    Number of logic level(s):                8
    Starting point:                          timestamp_0.TIMESTAMP[1] / Q
    Ending point:                            timestamp_0.TIMESTAMP[21] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                              Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[1]          DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[1]          Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_c2          NOR3C      A        In      -         1.655       -         
timestamp_0.TIMESTAMP_c2          NOR3C      Y        Out     0.502     2.157       -         
TIMESTAMP_c2                      Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_c4          NOR3C      B        In      -         2.742       -         
timestamp_0.TIMESTAMP_c4          NOR3C      Y        Out     0.656     3.398       -         
TIMESTAMP_c4                      Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_m6_0_a2     NOR3C      C        In      -         4.256       -         
timestamp_0.TIMESTAMP_m6_0_a2     NOR3C      Y        Out     0.694     4.949       -         
TIMESTAMP_c13                     Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_c15         NOR3C      B        In      -         5.807       -         
timestamp_0.TIMESTAMP_c15         NOR3C      Y        Out     0.656     6.463       -         
TIMESTAMP_c15                     Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_c17         NOR3C      B        In      -         7.048       -         
timestamp_0.TIMESTAMP_c17         NOR3C      Y        Out     0.656     7.704       -         
TIMESTAMP_c17                     Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_c19         NOR3C      B        In      -         8.289       -         
timestamp_0.TIMESTAMP_c19         NOR3C      Y        Out     0.656     8.945       -         
TIMESTAMP_c19                     Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_c20         NOR2B      A        In      -         9.224       -         
timestamp_0.TIMESTAMP_c20         NOR2B      Y        Out     0.556     9.781       -         
TIMESTAMP_c20                     Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_n21         XOR2       A        In      -         10.060      -         
timestamp_0.TIMESTAMP_n21         XOR2       Y        Out     0.528     10.589      -         
TIMESTAMP_n21                     Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[21]         DFN1C0     D        In      -         10.822      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.404 is 6.284(55.1%) logic and 5.121(44.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_div_1MHZ_100KHZ|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                                                                 Arrival           
Instance                                Reference                                        Type         Pin     Net                Time        Slack 
                                        Clock                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[0]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[0]     0.797       -2.049
geig_data_handling_0.geig_counts[1]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[1]     0.797       -1.825
geig_data_handling_0.geig_counts[2]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[2]     0.797       -1.744
geig_data_handling_0.geig_counts[4]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[4]     0.797       -1.293
geig_data_handling_0.geig_counts[5]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[5]     0.797       -1.141
geig_data_handling_0.geig_counts[3]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[3]     0.797       -0.381
geig_data_handling_0.geig_counts[6]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[6]     0.797       0.622 
geig_data_handling_0.geig_counts[7]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[7]     0.797       1.458 
geig_data_handling_0.geig_counts[8]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[8]     0.797       2.294 
geig_data_handling_0.geig_counts[9]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[9]     0.797       3.130 
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                  Required           
Instance                                 Reference                                        Type         Pin     Net                 Time         Slack 
                                         Clock                                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[14]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n14     9.417        -2.049
geig_data_handling_0.geig_counts[15]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n15     9.417        -1.637
geig_data_handling_0.geig_counts[13]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n13     9.417        -1.259
geig_data_handling_0.geig_counts[12]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n12     9.417        -0.118
geig_data_handling_0.geig_counts[11]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n11     9.417        -0.072
geig_data_handling_0.geig_counts[10]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n10     9.417        0.718 
geig_data_handling_0.geig_counts[9]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n9      9.417        1.859 
geig_data_handling_0.geig_counts[8]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n8      9.417        2.695 
geig_data_handling_0.geig_counts[7]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n7      9.417        3.531 
geig_data_handling_0.geig_counts[4]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n4      9.417        4.105 
======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.466
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.049

    Number of logic level(s):                10
    Starting point:                          geig_data_handling_0.geig_counts[0] / Q
    Ending point:                            geig_data_handling_0.geig_counts[14] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[0]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[0]                                    Net          -        -       0.927     -           5         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        B        In      -         1.724       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.656     2.380       -         
geig_counts_c2                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNIDVCU[3]       NOR3C        B        In      -         3.239       -         
geig_data_handling_0.geig_counts_RNIDVCU[3]       NOR3C        Y        Out     0.656     3.894       -         
geig_counts_c5                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        A        In      -         4.174       -         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        Y        Out     0.556     4.731       -         
geig_counts_c6                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        A        In      -         5.010       -         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        Y        Out     0.556     5.567       -         
geig_counts_c7                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        A        In      -         5.846       -         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        Y        Out     0.556     6.403       -         
geig_counts_c8                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        A        In      -         6.683       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.556     7.239       -         
geig_counts_c9                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         7.824       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     8.380       -         
geig_counts_c11                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        A        In      -         8.660       -         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        Y        Out     0.556     9.216       -         
geig_counts_c12                                   Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNO_0[14]        NOR2B        A        In      -         9.801       -         
geig_data_handling_0.geig_counts_RNO_0[14]        NOR2B        Y        Out     0.556     10.357      -         
geig_counts_c13                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts_RNO[14]          XA1B         B        In      -         10.590      -         
geig_data_handling_0.geig_counts_RNO[14]          XA1B         Y        Out     0.643     11.233      -         
geig_counts_n14                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[14]              DFN1E1C0     D        In      -         11.466      -         
================================================================================================================
Total path delay (propagation time + setup) of 12.049 is 7.229(60.0%) logic and 4.819(40.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.243
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.825

    Number of logic level(s):                10
    Starting point:                          geig_data_handling_0.geig_counts[1] / Q
    Ending point:                            geig_data_handling_0.geig_counts[14] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[1]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[1]                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        A        In      -         1.655       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.502     2.157       -         
geig_counts_c2                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNIDVCU[3]       NOR3C        B        In      -         3.015       -         
geig_data_handling_0.geig_counts_RNIDVCU[3]       NOR3C        Y        Out     0.656     3.671       -         
geig_counts_c5                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        A        In      -         3.951       -         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        Y        Out     0.556     4.507       -         
geig_counts_c6                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        A        In      -         4.787       -         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        Y        Out     0.556     5.343       -         
geig_counts_c7                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        A        In      -         5.623       -         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        Y        Out     0.556     6.179       -         
geig_counts_c8                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        A        In      -         6.459       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.556     7.016       -         
geig_counts_c9                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         7.600       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     8.156       -         
geig_counts_c11                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        A        In      -         8.436       -         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        Y        Out     0.556     8.993       -         
geig_counts_c12                                   Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNO_0[14]        NOR2B        A        In      -         9.577       -         
geig_data_handling_0.geig_counts_RNO_0[14]        NOR2B        Y        Out     0.556     10.134      -         
geig_counts_c13                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts_RNO[14]          XA1B         B        In      -         10.367      -         
geig_data_handling_0.geig_counts_RNO[14]          XA1B         Y        Out     0.643     11.010      -         
geig_counts_n14                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[14]              DFN1E1C0     D        In      -         11.243      -         
================================================================================================================
Total path delay (propagation time + setup) of 11.825 is 7.075(59.8%) logic and 4.750(40.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.161
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.744

    Number of logic level(s):                10
    Starting point:                          geig_data_handling_0.geig_counts[2] / Q
    Ending point:                            geig_data_handling_0.geig_counts[14] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[2]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[2]                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        C        In      -         1.382       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.694     2.075       -         
geig_counts_c2                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNIDVCU[3]       NOR3C        B        In      -         2.933       -         
geig_data_handling_0.geig_counts_RNIDVCU[3]       NOR3C        Y        Out     0.656     3.589       -         
geig_counts_c5                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        A        In      -         3.869       -         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        Y        Out     0.556     4.425       -         
geig_counts_c6                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        A        In      -         4.705       -         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        Y        Out     0.556     5.261       -         
geig_counts_c7                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        A        In      -         5.541       -         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        Y        Out     0.556     6.098       -         
geig_counts_c8                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        A        In      -         6.377       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.556     6.934       -         
geig_counts_c9                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         7.518       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     8.075       -         
geig_counts_c11                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        A        In      -         8.354       -         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        Y        Out     0.556     8.911       -         
geig_counts_c12                                   Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNO_0[14]        NOR2B        A        In      -         9.495       -         
geig_data_handling_0.geig_counts_RNO_0[14]        NOR2B        Y        Out     0.556     10.052      -         
geig_counts_c13                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts_RNO[14]          XA1B         B        In      -         10.285      -         
geig_data_handling_0.geig_counts_RNO[14]          XA1B         Y        Out     0.643     10.928      -         
geig_counts_n14                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[14]              DFN1E1C0     D        In      -         11.161      -         
================================================================================================================
Total path delay (propagation time + setup) of 11.744 is 7.267(61.9%) logic and 4.477(38.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.054
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.637

    Number of logic level(s):                9
    Starting point:                          geig_data_handling_0.geig_counts[0] / Q
    Ending point:                            geig_data_handling_0.geig_counts[15] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[0]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[0]                                    Net          -        -       0.927     -           5         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        B        In      -         1.724       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.656     2.380       -         
geig_counts_c2                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNIDVCU[3]       NOR3C        B        In      -         3.239       -         
geig_data_handling_0.geig_counts_RNIDVCU[3]       NOR3C        Y        Out     0.656     3.894       -         
geig_counts_c5                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        A        In      -         4.174       -         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        Y        Out     0.556     4.731       -         
geig_counts_c6                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        A        In      -         5.010       -         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        Y        Out     0.556     5.567       -         
geig_counts_c7                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        A        In      -         5.846       -         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        Y        Out     0.556     6.403       -         
geig_counts_c8                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        A        In      -         6.683       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.556     7.239       -         
geig_counts_c9                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         7.824       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     8.380       -         
geig_counts_c11                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        A        In      -         8.660       -         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        Y        Out     0.556     9.216       -         
geig_counts_c12                                   Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNO[15]          AX1C         A        In      -         9.801       -         
geig_data_handling_0.geig_counts_RNO[15]          AX1C         Y        Out     1.021     10.821      -         
geig_counts_n15                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[15]              DFN1E1C0     D        In      -         11.054      -         
================================================================================================================
Total path delay (propagation time + setup) of 11.637 is 7.051(60.6%) logic and 4.586(39.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.831
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.414

    Number of logic level(s):                9
    Starting point:                          geig_data_handling_0.geig_counts[1] / Q
    Ending point:                            geig_data_handling_0.geig_counts[15] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[1]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[1]                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        A        In      -         1.655       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.502     2.157       -         
geig_counts_c2                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNIDVCU[3]       NOR3C        B        In      -         3.015       -         
geig_data_handling_0.geig_counts_RNIDVCU[3]       NOR3C        Y        Out     0.656     3.671       -         
geig_counts_c5                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        A        In      -         3.951       -         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        Y        Out     0.556     4.507       -         
geig_counts_c6                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        A        In      -         4.787       -         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        Y        Out     0.556     5.343       -         
geig_counts_c7                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        A        In      -         5.623       -         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        Y        Out     0.556     6.179       -         
geig_counts_c8                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        A        In      -         6.459       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.556     7.016       -         
geig_counts_c9                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         7.600       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     8.156       -         
geig_counts_c11                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        A        In      -         8.436       -         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        Y        Out     0.556     8.993       -         
geig_counts_c12                                   Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNO[15]          AX1C         A        In      -         9.577       -         
geig_data_handling_0.geig_counts_RNO[15]          AX1C         Y        Out     1.021     10.598      -         
geig_counts_n15                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[15]              DFN1E1C0     D        In      -         10.831      -         
================================================================================================================
Total path delay (propagation time + setup) of 11.414 is 6.897(60.4%) logic and 4.517(39.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 114MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 114MB)

--------------------------------------------------------------------------------
Target Part: A3PE3000L_FBGA484_STD
Report for cell geiger_integration.verilog
  Core Cell usage:
              cell count     area count*area
              AND2    10      1.0       10.0
              AND3    44      1.0       44.0
              AO1B     1      1.0        1.0
             AOI1B     8      1.0        8.0
              AX1C    15      1.0       15.0
            CLKINT     2      0.0        0.0
               GND     8      0.0        0.0
               INV     4      1.0        4.0
               MX2    52      1.0       52.0
              NOR2     8      1.0        8.0
             NOR2A    20      1.0       20.0
             NOR2B    37      1.0       37.0
             NOR3A     5      1.0        5.0
             NOR3B     1      1.0        1.0
             NOR3C    25      1.0       25.0
               OR2    15      1.0       15.0
              OR2B     3      1.0        3.0
               OR3    17      1.0       17.0
               PLL     1      0.0        0.0
            PLLINT     1      0.0        0.0
               VCC     8      0.0        0.0
              XA1B    11      1.0       11.0
               XO1    13      1.0       13.0
              XOR2    84      1.0       84.0
             ZOR3I     9      1.0        9.0


            DFN1C0    72      1.0       72.0
            DFN1E0    64      1.0       64.0
            DFN1E1    60      1.0       60.0
          DFN1E1C0    64      1.0       64.0
            DFN1P0     5      1.0        5.0
                   -----          ----------
             TOTAL   667               647.0


  IO Cell usage:
              cell count
             INBUF     3
            OUTBUF     8
                   -----
             TOTAL    11


Core Cells         : 647 of 75264 (1%)
IO Cells           : 11

  RAM/ROM Usage Summary
Block Rams : 0 of 112 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 50MB peak: 114MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Fri Mar 04 12:08:12 2016

###########################################################]
