
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17388 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 743.789 ; gain = 176.703
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/wdc_zedboard_top.v:6]
	Parameter FW_VNUM bound to: 16'b0000000000000110 
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33335]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33335]
INFO: [Synth 8-6157] synthesizing module 'DIG0_MMCM' [C:/Users/atfie/watchman-ne1/wdc_zedboard/wdc_zedboard/wdc_zedboard.runs/synth_1/.Xil/Vivado-2444-LAPTOP-GBOUD091/realtime/DIG0_MMCM_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'DIG0_MMCM' (2#1) [C:/Users/atfie/watchman-ne1/wdc_zedboard/wdc_zedboard/wdc_zedboard.runs/synth_1/.Xil/Vivado-2444-LAPTOP-GBOUD091/realtime/DIG0_MMCM_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'LCLK_MMCM' [C:/Users/atfie/watchman-ne1/wdc_zedboard/wdc_zedboard/wdc_zedboard.runs/synth_1/.Xil/Vivado-2444-LAPTOP-GBOUD091/realtime/LCLK_MMCM_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LCLK_MMCM' (3#1) [C:/Users/atfie/watchman-ne1/wdc_zedboard/wdc_zedboard/wdc_zedboard.runs/synth_1/.Xil/Vivado-2444-LAPTOP-GBOUD091/realtime/LCLK_MMCM_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46012]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (4#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46012]
INFO: [Synth 8-6157] synthesizing module 'cuppa' [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/cuppa/cuppa.v:7]
INFO: [Synth 8-6157] synthesizing module 'ft232r_proc_buffered' [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/ft232r_proc_buffered/ft232r_proc_buffered.v:9]
INFO: [Synth 8-6157] synthesizing module 'ft232r_hs' [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/ft232r_hs/ft232r_hs.v:17]
	Parameter P_CLK_FREQ_HZ bound to: 125000000 - type: integer 
	Parameter P_BAUD_RATE bound to: 3000000 - type: integer 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs232_ser' [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/rs232_ser/rs232_ser.v:17]
	Parameter P_CLK_FREQ_HZ bound to: 125000000 - type: integer 
	Parameter P_BAUD_RATE bound to: 3000000 - type: integer 
	Parameter S_IDLE bound to: 2'b00 
	Parameter S_START bound to: 2'b01 
	Parameter S_SHIFT bound to: 2'b10 
	Parameter S_STOP bound to: 2'b11 
	Parameter LAUNCH_CNT_MAX bound to: 41 - type: integer 
	Parameter NBITS_LAUNCH_CNT bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/rs232_ser/rs232_ser.v:78]
INFO: [Synth 8-6155] done synthesizing module 'rs232_ser' (5#1) [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/rs232_ser/rs232_ser.v:17]
INFO: [Synth 8-6157] synthesizing module 'posedge_detector' [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/posedge_detector/posedge_detector.v:5]
INFO: [Synth 8-6155] done synthesizing module 'posedge_detector' (6#1) [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/posedge_detector/posedge_detector.v:5]
INFO: [Synth 8-6157] synthesizing module 'rs232_des' [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/rs232_des/rs232_des.v:16]
	Parameter P_CLK_FREQ_HZ bound to: 125000000 - type: integer 
	Parameter P_BAUD_RATE bound to: 3000000 - type: integer 
	Parameter S_IDLE bound to: 2'b00 
	Parameter S_START bound to: 2'b01 
	Parameter S_SHIFT bound to: 2'b10 
	Parameter S_STOP bound to: 2'b11 
	Parameter START_LATCH_CNT_MAX bound to: 20 - type: integer 
	Parameter SHIFT_LATCH_CNT_MAX bound to: 41 - type: integer 
	Parameter STOP_LATCH_CNT_MAX bound to: 41 - type: integer 
	Parameter NBITS_LATCH_CNT bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sync' [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/sync/sync.v:5]
	Parameter P_DEFVAL bound to: 1'b0 
	Parameter P_NFF bound to: 2 - type: integer 
	Parameter NFF bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/sync/sync.v:22]
INFO: [Synth 8-6155] done synthesizing module 'sync' (7#1) [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/sync/sync.v:5]
INFO: [Synth 8-6157] synthesizing module 'negedge_detector' [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/negedge_detector/negedge_detector.v:5]
INFO: [Synth 8-6155] done synthesizing module 'negedge_detector' (8#1) [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/negedge_detector/negedge_detector.v:5]
INFO: [Synth 8-226] default block is never used [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/rs232_des/rs232_des.v:78]
INFO: [Synth 8-6155] done synthesizing module 'rs232_des' (9#1) [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/rs232_des/rs232_des.v:16]
INFO: [Synth 8-6155] done synthesizing module 'ft232r_hs' (10#1) [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/ft232r_hs/ft232r_hs.v:17]
INFO: [Synth 8-6157] synthesizing module 'uart_proc_hs' [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/uart_proc_hs/uart_proc_hs.v:16]
	Parameter P_TIMEOUT_CNT_MAX bound to: 125000000 - type: integer 
	Parameter L_HDR1 bound to: 8'b10001111 
	Parameter L_HDR0 bound to: 8'b11000111 
	Parameter L_SINGLE bound to: 8'b00000000 
	Parameter L_BURST bound to: 8'b10000000 
	Parameter L_WR bound to: 8'b00000001 
	Parameter L_RD bound to: 8'b00000010 
	Parameter L_ERR_CRC_WR bound to: 1 - type: integer 
	Parameter S_HDR1 bound to: 0 - type: integer 
	Parameter S_HDR0 bound to: 1 - type: integer 
	Parameter S_PID1 bound to: 2 - type: integer 
	Parameter S_PID0 bound to: 3 - type: integer 
	Parameter S_LEN1 bound to: 4 - type: integer 
	Parameter S_LEN0 bound to: 5 - type: integer 
	Parameter S_ADR1 bound to: 6 - type: integer 
	Parameter S_ADR0 bound to: 7 - type: integer 
	Parameter S_WR_DATA0 bound to: 8 - type: integer 
	Parameter S_WR_DATA1 bound to: 9 - type: integer 
	Parameter S_WR_WAIT bound to: 10 - type: integer 
	Parameter S_WR_CRC1 bound to: 11 - type: integer 
	Parameter S_WR_CRC0 bound to: 12 - type: integer 
	Parameter S_BWR_RDREQ bound to: 13 - type: integer 
	Parameter S_BWR_WAIT_0 bound to: 14 - type: integer 
	Parameter S_SWR_HS bound to: 15 - type: integer 
	Parameter S_BWR_HS bound to: 16 - type: integer 
	Parameter S_RD_HS bound to: 17 - type: integer 
	Parameter S_RD_DATA1 bound to: 18 - type: integer 
	Parameter S_RD_DATA0 bound to: 19 - type: integer 
	Parameter S_RD_WAIT bound to: 20 - type: integer 
	Parameter S_RD_CRC1 bound to: 21 - type: integer 
	Parameter S_RD_CRC0 bound to: 22 - type: integer 
	Parameter S_BWR_BUF_CLR bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'crc' [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/crc16_8b_parallel/crc16_8b_parallel.v:14]
INFO: [Synth 8-6155] done synthesizing module 'crc' (11#1) [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/crc16_8b_parallel/crc16_8b_parallel.v:14]
INFO: [Synth 8-6157] synthesizing module 'err_mngr' [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/err_mngr/err_mngr.v:11]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_HANDSHAKE bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/err_mngr/err_mngr.v:55]
INFO: [Synth 8-6155] done synthesizing module 'err_mngr' (12#1) [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/err_mngr/err_mngr.v:11]
WARNING: [Synth 8-6014] Unused sequential element n_burst_reg was removed.  [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/uart_proc_hs/uart_proc_hs.v:222]
WARNING: [Synth 8-6014] Unused sequential element err_reg was removed.  [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/uart_proc_hs/uart_proc_hs.v:223]
INFO: [Synth 8-6155] done synthesizing module 'uart_proc_hs' (13#1) [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/uart_proc_hs/uart_proc_hs.v:16]
INFO: [Synth 8-6157] synthesizing module 'FIFO_2048_32' [C:/Users/atfie/watchman-ne1/wdc_zedboard/wdc_zedboard/wdc_zedboard.runs/synth_1/.Xil/Vivado-2444-LAPTOP-GBOUD091/realtime/FIFO_2048_32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_2048_32' (14#1) [C:/Users/atfie/watchman-ne1/wdc_zedboard/wdc_zedboard/wdc_zedboard.runs/synth_1/.Xil/Vivado-2444-LAPTOP-GBOUD091/realtime/FIFO_2048_32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ft232r_proc_buffered' (15#1) [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/ft232r_proc_buffered/ft232r_proc_buffered.v:9]
INFO: [Synth 8-6157] synthesizing module 'crs_master' [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/crs_master/crs_master.v:12]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_BWR_BUF_EMPTY bound to: 1 - type: integer 
	Parameter S_BWR_WAIT_0 bound to: 2 - type: integer 
	Parameter S_BWR_WRITE bound to: 3 - type: integer 
	Parameter S_ACK bound to: 4 - type: integer 
	Parameter S_RD_WAIT bound to: 5 - type: integer 
	Parameter L_RD_WAIT_CNT_MAX bound to: 0 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'i_buf_wr_data_reg' and it is trimmed from '32' to '28' bits. [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/crs_master/crs_master.v:133]
INFO: [Synth 8-6155] done synthesizing module 'crs_master' (16#1) [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/crs_master/crs_master.v:12]
INFO: [Synth 8-6157] synthesizing module 'task_reg' [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/task_reg/task_reg.v:12]
	Parameter P_TASK_ADR bound to: 12'b101111111110 
INFO: [Synth 8-6155] done synthesizing module 'task_reg' (17#1) [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/task_reg/task_reg.v:12]
INFO: [Synth 8-6157] synthesizing module 'task_reg__parameterized0' [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/task_reg/task_reg.v:12]
	Parameter P_TASK_ADR bound to: 12'b101111101110 
INFO: [Synth 8-6155] done synthesizing module 'task_reg__parameterized0' (17#1) [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/task_reg/task_reg.v:12]
INFO: [Synth 8-6157] synthesizing module 'SCRATCH_DPRAM' [C:/Users/atfie/watchman-ne1/wdc_zedboard/wdc_zedboard/wdc_zedboard.runs/synth_1/.Xil/Vivado-2444-LAPTOP-GBOUD091/realtime/SCRATCH_DPRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'SCRATCH_DPRAM' (18#1) [C:/Users/atfie/watchman-ne1/wdc_zedboard/wdc_zedboard/wdc_zedboard.runs/synth_1/.Xil/Vivado-2444-LAPTOP-GBOUD091/realtime/SCRATCH_DPRAM_stub.v:6]
WARNING: [Synth 8-3848] Net debug_err_ack in module/entity cuppa does not have driver. [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/cuppa/cuppa.v:48]
INFO: [Synth 8-6155] done synthesizing module 'cuppa' (19#1) [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/cuppa/cuppa.v:7]
INFO: [Synth 8-6157] synthesizing module 'spi_master' [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/spi_master/spi_master.v:14]
	Parameter P_RD_DATA_WIDTH bound to: 24 - type: integer 
	Parameter P_WR_DATA_WIDTH bound to: 24 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_VALID_MAX_CNT_CHECK bound to: 1 - type: integer 
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter S_ACK bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'iter_integer_linear_calc' [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/iter_integer_linear_cal/iter_integer_linear_calc.v:19]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_CALC bound to: 1 - type: integer 
WARNING: [Synth 8-5788] Register i_m_0_reg in module iter_integer_linear_calc is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/iter_integer_linear_cal/iter_integer_linear_calc.v:57]
WARNING: [Synth 8-5788] Register i_x_0_reg in module iter_integer_linear_calc is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/iter_integer_linear_cal/iter_integer_linear_calc.v:57]
INFO: [Synth 8-6155] done synthesizing module 'iter_integer_linear_calc' (20#1) [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/iter_integer_linear_cal/iter_integer_linear_calc.v:19]
INFO: [Synth 8-6157] synthesizing module 'serial_ck' [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/serial_ck/serial_ck.v:11]
	Parameter P_Y_INIT bound to: 0 - type: integer 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
WARNING: [Synth 8-5788] Register y_reg in module serial_ck is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/serial_ck/serial_ck.v:57]
WARNING: [Synth 8-5788] Register i_cnt_0_1_reg in module serial_ck is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/serial_ck/serial_ck.v:67]
WARNING: [Synth 8-5788] Register i_cnt_1_2_reg in module serial_ck is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/serial_ck/serial_ck.v:68]
WARNING: [Synth 8-5788] Register i_cnt_2_1_reg in module serial_ck is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/serial_ck/serial_ck.v:69]
INFO: [Synth 8-6155] done synthesizing module 'serial_ck' (21#1) [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/serial_ck/serial_ck.v:11]
INFO: [Synth 8-6157] synthesizing module 'serial_rx' [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/serial_rx/serial_rx.v:12]
	Parameter P_Y_INIT bound to: 0 - type: integer 
	Parameter P_DATA_WIDTH bound to: 24 - type: integer 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/serial_rx/serial_rx.v:58]
WARNING: [Synth 8-5788] Register i_cnt_0_reg in module serial_rx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/serial_rx/serial_rx.v:63]
WARNING: [Synth 8-5788] Register i_cnt_1_reg in module serial_rx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/serial_rx/serial_rx.v:64]
INFO: [Synth 8-6155] done synthesizing module 'serial_rx' (22#1) [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/serial_rx/serial_rx.v:12]
INFO: [Synth 8-6157] synthesizing module 'serial_tx' [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/serial_tx/serial_tx.v:12]
	Parameter P_Y_INIT bound to: 0 - type: integer 
	Parameter P_DATA_WIDTH bound to: 24 - type: integer 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/serial_tx/serial_tx.v:61]
INFO: [Synth 8-6155] done synthesizing module 'serial_tx' (23#1) [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/serial_tx/serial_tx.v:12]
INFO: [Synth 8-226] default block is never used [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/spi_master/spi_master.v:204]
INFO: [Synth 8-6155] done synthesizing module 'spi_master' (24#1) [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/spi_master/spi_master.v:14]
INFO: [Synth 8-6157] synthesizing module 'spi_master__parameterized0' [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/spi_master/spi_master.v:14]
	Parameter P_RD_DATA_WIDTH bound to: 8 - type: integer 
	Parameter P_WR_DATA_WIDTH bound to: 16 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_VALID_MAX_CNT_CHECK bound to: 1 - type: integer 
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter S_ACK bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'serial_rx__parameterized0' [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/serial_rx/serial_rx.v:12]
	Parameter P_Y_INIT bound to: 0 - type: integer 
	Parameter P_DATA_WIDTH bound to: 8 - type: integer 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/serial_rx/serial_rx.v:58]
WARNING: [Synth 8-5788] Register i_cnt_0_reg in module serial_rx__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/serial_rx/serial_rx.v:63]
WARNING: [Synth 8-5788] Register i_cnt_1_reg in module serial_rx__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/serial_rx/serial_rx.v:64]
INFO: [Synth 8-6155] done synthesizing module 'serial_rx__parameterized0' (24#1) [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/serial_rx/serial_rx.v:12]
INFO: [Synth 8-6157] synthesizing module 'serial_tx__parameterized0' [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/serial_tx/serial_tx.v:12]
	Parameter P_Y_INIT bound to: 0 - type: integer 
	Parameter P_DATA_WIDTH bound to: 16 - type: integer 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/serial_tx/serial_tx.v:61]
INFO: [Synth 8-6155] done synthesizing module 'serial_tx__parameterized0' (24#1) [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/serial_tx/serial_tx.v:12]
INFO: [Synth 8-226] default block is never used [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/spi_master/spi_master.v:204]
INFO: [Synth 8-6155] done synthesizing module 'spi_master__parameterized0' (24#1) [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/spi_master/spi_master.v:14]
WARNING: [Synth 8-3848] Net LD4 in module/entity top does not have driver. [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/wdc_zedboard_top.v:33]
WARNING: [Synth 8-3848] Net LD5 in module/entity top does not have driver. [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/wdc_zedboard_top.v:34]
WARNING: [Synth 8-3848] Net LD6 in module/entity top does not have driver. [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/wdc_zedboard_top.v:35]
WARNING: [Synth 8-3848] Net LD7 in module/entity top does not have driver. [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/wdc_zedboard_top.v:36]
INFO: [Synth 8-6155] done synthesizing module 'top' (25#1) [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/wdc_zedboard_top.v:6]
WARNING: [Synth 8-3917] design top has port DIG_RESET driven by constant 0
WARNING: [Synth 8-3917] design top has port DIG_OE driven by constant 1
WARNING: [Synth 8-3331] design crs_master has unconnected port a0_buf_wr_data[31]
WARNING: [Synth 8-3331] design crs_master has unconnected port a0_buf_wr_data[30]
WARNING: [Synth 8-3331] design crs_master has unconnected port a0_buf_wr_data[29]
WARNING: [Synth 8-3331] design crs_master has unconnected port a0_buf_wr_data[28]
WARNING: [Synth 8-3331] design crs_master has unconnected port a1_buf_wr_data[31]
WARNING: [Synth 8-3331] design crs_master has unconnected port a1_buf_wr_data[30]
WARNING: [Synth 8-3331] design crs_master has unconnected port a1_buf_wr_data[29]
WARNING: [Synth 8-3331] design crs_master has unconnected port a1_buf_wr_data[28]
WARNING: [Synth 8-3331] design crs_master has unconnected port a2_buf_wr_data[31]
WARNING: [Synth 8-3331] design crs_master has unconnected port a2_buf_wr_data[30]
WARNING: [Synth 8-3331] design crs_master has unconnected port a2_buf_wr_data[29]
WARNING: [Synth 8-3331] design crs_master has unconnected port a2_buf_wr_data[28]
WARNING: [Synth 8-3331] design crs_master has unconnected port a3_buf_wr_data[31]
WARNING: [Synth 8-3331] design crs_master has unconnected port a3_buf_wr_data[30]
WARNING: [Synth 8-3331] design crs_master has unconnected port a3_buf_wr_data[29]
WARNING: [Synth 8-3331] design crs_master has unconnected port a3_buf_wr_data[28]
WARNING: [Synth 8-3331] design top has unconnected port LD4
WARNING: [Synth 8-3331] design top has unconnected port LD5
WARNING: [Synth 8-3331] design top has unconnected port LD6
WARNING: [Synth 8-3331] design top has unconnected port LD7
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 812.227 ; gain = 245.141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 812.227 ; gain = 245.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 812.227 ; gain = 245.141
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/atfie/watchman-ne1/wdc_zedboard/wdc_zedboard/wdc_zedboard.srcs/sources_1/ip/LCLK_MMCM/LCLK_MMCM/LCLK_MMCM_in_context.xdc] for cell 'lclk_mmcm_0'
Finished Parsing XDC File [c:/Users/atfie/watchman-ne1/wdc_zedboard/wdc_zedboard/wdc_zedboard.srcs/sources_1/ip/LCLK_MMCM/LCLK_MMCM/LCLK_MMCM_in_context.xdc] for cell 'lclk_mmcm_0'
Parsing XDC File [c:/Users/atfie/watchman-ne1/wdc_zedboard/wdc_zedboard/wdc_zedboard.srcs/sources_1/ip/SCRATCH_DPRAM/SCRATCH_DPRAM/SCRATCH_DPRAM_in_context.xdc] for cell 'CUPPA_0/PG_DPRAM'
Finished Parsing XDC File [c:/Users/atfie/watchman-ne1/wdc_zedboard/wdc_zedboard/wdc_zedboard.srcs/sources_1/ip/SCRATCH_DPRAM/SCRATCH_DPRAM/SCRATCH_DPRAM_in_context.xdc] for cell 'CUPPA_0/PG_DPRAM'
Parsing XDC File [c:/Users/atfie/watchman-ne1/wdc_zedboard/wdc_zedboard/wdc_zedboard.srcs/sources_1/ip/FIFO_2048_32/FIFO_2048_32/FIFO_2048_32_in_context.xdc] for cell 'CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0'
Finished Parsing XDC File [c:/Users/atfie/watchman-ne1/wdc_zedboard/wdc_zedboard/wdc_zedboard.srcs/sources_1/ip/FIFO_2048_32/FIFO_2048_32/FIFO_2048_32_in_context.xdc] for cell 'CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0'
Parsing XDC File [c:/Users/atfie/watchman-ne1/wdc_zedboard/wdc_zedboard/wdc_zedboard.srcs/sources_1/ip/DIG0_MMCM/DIG0_MMCM/DIG0_MMCM_in_context.xdc] for cell 'dig0_mmcm_0'
Finished Parsing XDC File [c:/Users/atfie/watchman-ne1/wdc_zedboard/wdc_zedboard/wdc_zedboard.srcs/sources_1/ip/DIG0_MMCM/DIG0_MMCM/DIG0_MMCM_in_context.xdc] for cell 'dig0_mmcm_0'
Parsing XDC File [C:/Users/atfie/watchman-ne1/wdc_zedboard/wdc_zedboard/wdc_zedboard.srcs/constrs_1/new/pin_assign.xdc]
Finished Parsing XDC File [C:/Users/atfie/watchman-ne1/wdc_zedboard/wdc_zedboard/wdc_zedboard.srcs/constrs_1/new/pin_assign.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/atfie/watchman-ne1/wdc_zedboard/wdc_zedboard/wdc_zedboard.srcs/constrs_1/new/pin_assign.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/manual_io_constr.xdc]
Finished Parsing XDC File [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/manual_io_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/manual_io_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 963.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IBUFGDS => IBUFDS: 2 instances
  OBUFDS => OBUFDS: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 963.125 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'CUPPA_0/PG_DPRAM' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 966.148 ; gain = 399.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 966.148 ; gain = 399.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for GCLK. (constraint file  c:/Users/atfie/watchman-ne1/wdc_zedboard/wdc_zedboard/wdc_zedboard.srcs/sources_1/ip/LCLK_MMCM/LCLK_MMCM/LCLK_MMCM_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for GCLK. (constraint file  c:/Users/atfie/watchman-ne1/wdc_zedboard/wdc_zedboard/wdc_zedboard.srcs/sources_1/ip/LCLK_MMCM/LCLK_MMCM/LCLK_MMCM_in_context.xdc, line 7).
Applied set_property DONT_TOUCH = true for lclk_mmcm_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CUPPA_0/PG_DPRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dig0_mmcm_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 966.148 ; gain = 399.063
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rs232_ser'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rs232_des'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'ft232r_hs'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'uart_proc_hs'
INFO: [Synth 8-5546] ROM "logic_rd_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "logic_wr_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_rsp_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'y_ack_reg' into 'i_ack_reg' [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/crs_master/crs_master.v:276]
INFO: [Synth 8-802] inferred FSM for state register 'i_index_reg' in module 'crs_master'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'crs_master'
INFO: [Synth 8-5546] ROM "dac_spi_wr_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'serial_ck'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/serial_rx/serial_rx.v:58]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/serial_tx/serial_tx.v:61]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'spi_master'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/serial_rx/serial_rx.v:58]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/atfie/watchman-ne1/wdc_zedboard/hdl/serial_tx/serial_tx.v:61]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'spi_master__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                 S_START |                               01 |                               01
                 S_SHIFT |                               10 |                               10
                  S_STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rs232_ser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                 S_START |                               01 |                               01
                 S_SHIFT |                               10 |                               10
                  S_STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rs232_des'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'ft232r_hs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_HDR1 |                            00000 |                            00000
                  S_HDR0 |                            00001 |                            00001
                  S_PID1 |                            00010 |                            00010
                  S_PID0 |                            00011 |                            00011
                  S_LEN1 |                            00100 |                            00100
                  S_LEN0 |                            00101 |                            00101
                  S_ADR1 |                            00110 |                            00110
                  S_ADR0 |                            00111 |                            00111
                 S_RD_HS |                            01000 |                            10001
              S_RD_DATA1 |                            01001 |                            10010
              S_RD_DATA0 |                            01010 |                            10011
               S_RD_WAIT |                            01011 |                            10100
               S_RD_CRC1 |                            01100 |                            10101
               S_RD_CRC0 |                            01101 |                            10110
              S_WR_DATA1 |                            01110 |                            01001
              S_WR_DATA0 |                            01111 |                            01000
               S_WR_WAIT |                            10000 |                            01010
               S_WR_CRC1 |                            10001 |                            01011
               S_WR_CRC0 |                            10010 |                            01100
           S_BWR_BUF_CLR |                            10011 |                            10111
             S_BWR_RDREQ |                            10100 |                            01101
            S_BWR_WAIT_0 |                            10101 |                            01110
                S_BWR_HS |                            10110 |                            10000
                S_SWR_HS |                            10111 |                            01111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'uart_proc_hs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_index_reg' using encoding 'sequential' in module 'crs_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
         S_BWR_BUF_EMPTY |                              001 |                              001
            S_BWR_WAIT_0 |                              010 |                              010
             S_BWR_WRITE |                              011 |                              011
               S_RD_WAIT |                              100 |                              101
                   S_ACK |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'crs_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                              001 |                               00
                      S1 |                              010 |                               01
                      S2 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'serial_ck'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
   S_VALID_MAX_CNT_CHECK |                               01 |                               01
                 S_COUNT |                               10 |                               10
                   S_ACK |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'spi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
   S_VALID_MAX_CNT_CHECK |                               01 |                               01
                 S_COUNT |                               10 |                               10
                   S_ACK |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'spi_master__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 966.148 ; gain = 399.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 32    
	   3 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 40    
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 14    
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 60    
+---Muxes : 
	  24 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 28    
	   3 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 2     
	   4 Input     28 Bit        Muxes := 1     
	   8 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 4     
	  24 Input     16 Bit        Muxes := 6     
	   4 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 38    
	  11 Input     16 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	  24 Input     12 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  24 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 9     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   4 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 165   
	   4 Input      1 Bit        Muxes := 39    
	   3 Input      1 Bit        Muxes := 18    
	  24 Input      1 Bit        Muxes := 18    
	   6 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rs232_ser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module posedge_detector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module negedge_detector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rs232_des 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module ft232r_hs 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module crc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module err_mngr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module uart_proc_hs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	  24 Input     32 Bit        Muxes := 1     
	  24 Input     16 Bit        Muxes := 6     
	   3 Input     12 Bit        Muxes := 1     
	  24 Input     12 Bit        Muxes := 2     
	  24 Input      8 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 9     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 18    
Module crs_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     28 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 17    
	   6 Input      1 Bit        Muxes := 9     
Module task_reg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 32    
Module task_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 32    
Module cuppa 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     24 Bit        Muxes := 1     
	  11 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module iter_integer_linear_calc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module serial_ck 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 6     
Module serial_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serial_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
Module spi_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
Module serial_rx__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serial_tx__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
Module spi_master__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top has port DIG_RESET driven by constant 0
WARNING: [Synth 8-3917] design top has port DIG_OE driven by constant 1
WARNING: [Synth 8-3331] design crs_master has unconnected port a0_buf_wr_data[31]
WARNING: [Synth 8-3331] design crs_master has unconnected port a0_buf_wr_data[30]
WARNING: [Synth 8-3331] design crs_master has unconnected port a0_buf_wr_data[29]
WARNING: [Synth 8-3331] design crs_master has unconnected port a0_buf_wr_data[28]
WARNING: [Synth 8-3331] design crs_master has unconnected port a1_buf_wr_data[31]
WARNING: [Synth 8-3331] design crs_master has unconnected port a1_buf_wr_data[30]
WARNING: [Synth 8-3331] design crs_master has unconnected port a1_buf_wr_data[29]
WARNING: [Synth 8-3331] design crs_master has unconnected port a1_buf_wr_data[28]
WARNING: [Synth 8-3331] design crs_master has unconnected port a2_buf_wr_data[31]
WARNING: [Synth 8-3331] design crs_master has unconnected port a2_buf_wr_data[30]
WARNING: [Synth 8-3331] design crs_master has unconnected port a2_buf_wr_data[29]
WARNING: [Synth 8-3331] design crs_master has unconnected port a2_buf_wr_data[28]
WARNING: [Synth 8-3331] design crs_master has unconnected port a3_buf_wr_data[31]
WARNING: [Synth 8-3331] design crs_master has unconnected port a3_buf_wr_data[30]
WARNING: [Synth 8-3331] design crs_master has unconnected port a3_buf_wr_data[29]
WARNING: [Synth 8-3331] design crs_master has unconnected port a3_buf_wr_data[28]
WARNING: [Synth 8-3331] design top has unconnected port LD4
WARNING: [Synth 8-3331] design top has unconnected port LD5
WARNING: [Synth 8-3331] design top has unconnected port LD6
WARNING: [Synth 8-3331] design top has unconnected port LD7
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[0]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[1]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[2]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_SCLK_0/i_x_0_reg[0]' (FDE) to 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_SCLK_0/i_x_0_reg[1]' (FDE) to 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_SCLK_0/i_x_0_reg[2]' (FDE) to 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MISO_0/i_x_0_reg[0]' (FDE) to 'DIG_SPI/IILC_MISO_0/i_m_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MISO_0/i_x_0_reg[1]' (FDE) to 'DIG_SPI/IILC_MISO_0/i_m_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MISO_0/i_x_0_reg[2]' (FDE) to 'DIG_SPI/IILC_MISO_0/i_m_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[1]' (FDE) to 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[2]' (FDE) to 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MISO_0/i_m_0_reg[0]' (FDE) to 'DIG_SPI/IILC_MISO_0/i_m_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MISO_0/i_m_0_reg[1]' (FDE) to 'DIG_SPI/IILC_MISO_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MISO_0/i_m_0_reg[2]' (FDE) to 'DIG_SPI/IILC_MISO_0/i_m_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[0]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[1]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[2]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/SERIAL_RX_0/i_cnt_0_reg[1]' (FDE) to 'DIG_SPI/SERIAL_RX_0/i_cnt_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/SERIAL_RX_0/i_cnt_0_reg[2]' (FDE) to 'DIG_SPI/SERIAL_RX_0/i_cnt_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[3]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[4]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[5]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[6]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[7]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[8]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[9]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[10]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[11]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[12]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[13]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[14]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[15]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[16]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[17]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[18]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[19]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[20]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[21]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[22]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[23]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[24]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[25]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[26]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[27]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[28]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[29]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[30]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_x_0_reg[31]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[3]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[4]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[5]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[6]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[7]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[7]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[8]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[8]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[9]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[9]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[10]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[10]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[11]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[11]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[12]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[12]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[13]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[13]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[14]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[14]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[15]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[15]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[16]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[16]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[17]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[17]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[18]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[18]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[19]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[19]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[20]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[20]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[21]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[21]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[22]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[22]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[23]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[23]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[24]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[24]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[25]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[25]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[26]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[26]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[27]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[27]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[28]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[28]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[29]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[29]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[30]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[30]' (FDE) to 'DIG_SPI/IILC_MOSI_0/i_m_0_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIG_SPI/\IILC_MOSI_0/i_m_0_reg[31] )
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_SCLK_0/i_x_0_reg[3]' (FDE) to 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_SCLK_0/i_x_0_reg[4]' (FDE) to 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_SCLK_0/i_x_0_reg[5]' (FDE) to 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_SCLK_0/i_x_0_reg[6]' (FDE) to 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_SCLK_0/i_x_0_reg[7]' (FDE) to 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_SCLK_0/i_x_0_reg[8]' (FDE) to 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_SCLK_0/i_x_0_reg[9]' (FDE) to 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_SCLK_0/i_x_0_reg[10]' (FDE) to 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_SCLK_0/i_x_0_reg[11]' (FDE) to 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_SCLK_0/i_x_0_reg[12]' (FDE) to 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_SCLK_0/i_x_0_reg[13]' (FDE) to 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_SCLK_0/i_x_0_reg[14]' (FDE) to 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_SCLK_0/i_x_0_reg[15]' (FDE) to 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_SCLK_0/i_x_0_reg[16]' (FDE) to 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_SCLK_0/i_x_0_reg[17]' (FDE) to 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_SCLK_0/i_x_0_reg[18]' (FDE) to 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_SCLK_0/i_x_0_reg[19]' (FDE) to 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_SCLK_0/i_x_0_reg[20]' (FDE) to 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_SCLK_0/i_x_0_reg[21]' (FDE) to 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_SCLK_0/i_x_0_reg[22]' (FDE) to 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_SCLK_0/i_x_0_reg[23]' (FDE) to 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_SCLK_0/i_x_0_reg[24]' (FDE) to 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_SCLK_0/i_x_0_reg[25]' (FDE) to 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_SCLK_0/i_x_0_reg[26]' (FDE) to 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIG_SPI/IILC_SCLK_0/i_x_0_reg[27]' (FDE) to 'DIG_SPI/IILC_SCLK_0/i_m_0_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIG_SPI/\IILC_SCLK_0/i_m_0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIG_SPI/\IILC_MISO_0/i_m_0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIG_SPI/\SERIAL_RX_0/i_cnt_0_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DIG_SPI/\SERIAL_TX_0/i_cnt_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DAC_SPI/SERIAL_TX_0/\i_cnt_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIG_SPI/\SERIAL_TX_0/i_cnt_0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIG_SPI/\SERIAL_CK_0/i_cnt_0_1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DAC_SPI/SERIAL_TX_0/\i_cnt_0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DAC_SPI/SERIAL_CK_0/\i_cnt_0_1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DAC_SPI/is_rd_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIG_SPI/\IILC_SCLK_0/i_m_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DAC_SPI/IILC_MOSI_0/\i_m_0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DAC_SPI/IILC_SCLK_0/\i_m_0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DAC_SPI/IILC_MISO_0/\i_m_0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIG_SPI/\IILC_MOSI_0/y_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIG_SPI/\IILC_SCLK_0/y_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DAC_SPI/IILC_SCLK_0/\y_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DAC_SPI/IILC_MISO_0/\y_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DAC_SPI/IILC_MOSI_0/\y_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 966.148 ; gain = 399.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+-----------------+---------------+----------------+
|Module Name          | RTL Object      | Depth x Width | Implemented As | 
+---------------------+-----------------+---------------+----------------+
|ft232r_proc_buffered | UART_PROC_HS_0/ | 32x5          | LUT            | 
+---------------------+-----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'lclk_mmcm_0/clk_125MHz' to pin 'lclk_mmcm_0/bbstub_clk_125MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lclk_mmcm_0/clk_200MHz' to pin 'lclk_mmcm_0/bbstub_clk_200MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lclk_mmcm_0/clk_250MHz' to pin 'lclk_mmcm_0/bbstub_clk_250MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lclk_mmcm_0/clk_250MHz_180' to pin 'lclk_mmcm_0/bbstub_clk_250MHz_180/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dig0_mmcm_0/clk_122_88_MHz' to pin 'dig0_mmcm_0/bbstub_clk_122_88_MHz/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'dig0_mmcm_0/clk_in1' to 'IBUFGDS_DIG0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dig0_mmcm_0/clk_245_76_MHz' to pin 'dig0_mmcm_0/bbstub_clk_245_76_MHz/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'dig0_mmcm_0/clk_in1' to 'IBUFGDS_DIG0/O'
INFO: [Synth 8-5819] Moved 7 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 966.148 ; gain = 399.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 985.672 ; gain = 418.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 986.699 ; gain = 419.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 987.535 ; gain = 420.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 987.535 ; gain = 420.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 987.535 ; gain = 420.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 987.535 ; gain = 420.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 987.535 ; gain = 420.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 987.535 ; gain = 420.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DIG0_MMCM     |         1|
|2     |LCLK_MMCM     |         1|
|3     |SCRATCH_DPRAM |         1|
|4     |FIFO_2048_32  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |DIG0_MMCM     |     1|
|2     |FIFO_2048_32  |     1|
|3     |LCLK_MMCM     |     1|
|4     |SCRATCH_DPRAM |     1|
|5     |CARRY4        |   358|
|6     |LUT1          |    49|
|7     |LUT2          |   731|
|8     |LUT3          |   358|
|9     |LUT4          |   592|
|10    |LUT5          |   191|
|11    |LUT6          |   294|
|12    |MUXF7         |     4|
|13    |FDCE          |   568|
|14    |FDPE          |     3|
|15    |FDRE          |   750|
|16    |FDSE          |   121|
|17    |IBUF          |     3|
|18    |IBUFGDS       |     2|
|19    |OBUF          |    15|
|20    |OBUFDS        |     2|
|21    |OBUFT         |     5|
+------+--------------+------+

Report Instance Areas: 
+------+---------------------+---------------------------+------+
|      |Instance             |Module                     |Cells |
+------+---------------------+---------------------------+------+
|1     |top                  |                           |  4120|
|2     |  CUPPA_0            |cuppa                      |   911|
|3     |    CRSM_0           |crs_master                 |   214|
|4     |      NEDGE_0        |negedge_detector_9         |     7|
|5     |    DAC_SPI_TASK_0   |task_reg                   |    37|
|6     |    DIG_SPI_TASK     |task_reg__parameterized0   |    37|
|7     |    UART_DEBUG_0     |ft232r_proc_buffered       |   548|
|8     |      FT232R_HS_0    |ft232r_hs                  |   128|
|9     |        NEDGE_0      |negedge_detector_7         |     3|
|10    |        PEDGE_0      |posedge_detector           |     1|
|11    |        RS232_DES_0  |rs232_des                  |    70|
|12    |          NEDGE0     |negedge_detector_8         |     1|
|13    |          SYNC0      |sync                       |     7|
|14    |        RS232_SER_0  |rs232_ser                  |    51|
|15    |      UART_PROC_HS_0 |uart_proc_hs               |   386|
|16    |        CRC16_8B_P_0 |crc                        |    63|
|17    |        NEDGE_0      |negedge_detector           |     1|
|18    |        NEDGE_1      |negedge_detector_6         |     2|
|19    |  DAC_SPI            |spi_master                 |  1494|
|20    |    IILC_MISO_0      |iter_integer_linear_calc_2 |   285|
|21    |    IILC_MOSI_0      |iter_integer_linear_calc_3 |   305|
|22    |    IILC_SCLK_0      |iter_integer_linear_calc_4 |   281|
|23    |    SERIAL_CK_0      |serial_ck_5                |   317|
|24    |    SERIAL_TX_0      |serial_tx                  |   163|
|25    |  DIG_SPI            |spi_master__parameterized0 |  1678|
|26    |    IILC_MISO_0      |iter_integer_linear_calc   |   318|
|27    |    IILC_MOSI_0      |iter_integer_linear_calc_0 |   263|
|28    |    IILC_SCLK_0      |iter_integer_linear_calc_1 |   278|
|29    |    SERIAL_CK_0      |serial_ck                  |   317|
|30    |    SERIAL_RX_0      |serial_rx__parameterized0  |   212|
|31    |    SERIAL_TX_0      |serial_tx__parameterized0  |   161|
+------+---------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 987.535 ; gain = 420.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 987.535 ; gain = 266.527
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 987.535 ; gain = 420.449
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 366 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 999.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IBUFGDS => IBUFDS: 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
240 Infos, 64 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 999.613 ; gain = 698.324
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 999.613 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/atfie/watchman-ne1/wdc_zedboard/wdc_zedboard/wdc_zedboard.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct  5 16:59:33 2020...
