ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on May 04, 2022 at 08:35:41 CST
ncverilog
	-f filelist.f
		../rtl/testfixture.sv
		../rtl/core.sv
		../rtl/u_ifu.sv
		../rtl/u_dec.sv
		../rtl/u_rf.sv
		../rtl/u_hz.sv
		../rtl/u_exe.sv
		../rtl/u_br_adr.sv
		../rtl/u_lsu.sv
		../rtl/u_alu.sv
	+nc64bit
	+access+r
Recompiling... reason: file '../rtl/u_ifu.sv' is newer than expected.
	expected: Wed May  4 08:32:37 2022
	actual:   Wed May  4 08:35:39 2022
file: ../rtl/u_ifu.sv
	module worklib.u_ifu:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.testfixture:sv <0x527d0cbb>
			streams:  54, words: 125379
		worklib.u_ifu:sv <0x20458daa>
			streams:  13, words:  4269
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 10      10
		Registers:              242     242
		Scalar wires:            86       -
		Vectored wires:          86       -
		Always blocks:           29      29
		Initial blocks:          10      10
		Parallel blocks:          3       3
		Cont. assignments:        1       1
		Pseudo assignments:     110     110
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.testfixture:sv
Loading snapshot worklib.testfixture:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
cyc 14831,pc 00000730,ins 02030313,ifu[vld 1 ins 00000317],[JAL0 JALR0 B0 LD0 ST0 hibf000 hf000 hs0000]
cyc 14832,pc 00000734,ins 00030367,ifu[vld 1 ins 02030313],[JAL0 JALR0 B0 LD0 ST0 hibf000 hf000 hs0000]
cyc 14833,pc 00000738,ins 0012e293,ifu[vld 1 ins 00030367],[JAL0 JALR0 B0 LD0 ST0 hibf000 hf000 hs0000]
cyc 14834,pc 0000073c,ins 00430367,ifu[vld 1 ins 0012e293],[JAL0 JALR1 B0 LD0 ST0 hibf010 hf110 hs0000]
cyc 14835,pc 00000748,ins 0042e293,ifu[vld 0 ins 00000000],[JAL0 JALR0 B0 LD0 ST0 hibf100 hf010 hs0000]
cyc 14836,pc 0000074c,ins 00430367,ifu[vld 0 ins 0042e293],[JAL0 JALR0 B0 LD0 ST0 hibf101 hf011 hs1100]
cyc 14837,pc 0000074c,ins 0012e293,ifu[vld 0 ins 0042e293],[JAL0 JALR0 B0 LD0 ST0 hibf101 hf011 hs1100]
cyc 14838,pc 0000074c,ins 0012e293,ifu[vld 0 ins 0042e293],[JAL0 JALR0 B0 LD0 ST0 hibf101 hf011 hs1100]
cyc 14839,pc 0000074c,ins 0012e293,ifu[vld 0 ins 0042e293],[JAL0 JALR0 B0 LD0 ST0 hibf100 hf010 hs0000]
cyc 14840,pc 00000750,ins 0012e293,ifu[vld 1 ins 0012e293],[JAL0 JALR0 B0 LD0 ST0 hibf001 hf001 hs1100]
cyc 14841,pc 00000750,ins 00430367,ifu[vld 1 ins 0012e293],[JAL0 JALR0 B0 LD0 ST0 hibf001 hf001 hs1100]
cyc 14842,pc 00000750,ins 00430367,ifu[vld 1 ins 0012e293],[JAL0 JALR0 B0 LD0 ST0 hibf001 hf001 hs1100]
cyc 14843,pc 00000750,ins 00430367,ifu[vld 1 ins 0012e293],[JAL0 JALR0 B0 LD0 ST0 hibf000 hf000 hs0000]
cyc 14844,pc 00000754,ins 00430367,ifu[vld 1 ins 00430367],[JAL0 JALR0 B0 LD0 ST0 hibf000 hf000 hs0000]
cyc 14845,pc 00000758,ins 0082e293,ifu[vld 1 ins 00430367],[JAL0 JALR1 B0 LD0 ST0 hibf011 hf111 hs1100]
cyc 14846,pc 00000738,ins 00000317,ifu[vld 0 ins 00000000],[JAL0 JALR0 B0 LD0 ST0 hibf101 hf011 hs1100]
cyc 14847,pc 00000738,ins 00430367,ifu[vld 0 ins 00000000],[JAL0 JALR0 B0 LD0 ST0 hibf100 hf010 hs0000]
cyc 14848,pc 0000073c,ins 00430367,ifu[vld 0 ins 00430367],[JAL0 JALR0 B0 LD0 ST0 hibf101 hf011 hs1100]
cyc 14849,pc 0000073c,ins 0042e293,ifu[vld 0 ins 00430367],[JAL0 JALR0 B0 LD0 ST0 hibf101 hf011 hs1100]
cyc 14850,pc 0000073c,ins 0042e293,ifu[vld 0 ins 00430367],[JAL0 JALR0 B0 LD0 ST0 hibf101 hf011 hs1100]
The dog is coming, shutdown
Simulation complete via $finish(1) at time 300 US + 0
../rtl/testfixture.sv:586   $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on May 04, 2022 at 08:35:42 CST  (total: 00:00:01)
