{"Source Block": ["serv/rtl/serv_csr.v@55:65@HdlIdDef", "\t\t   ((i_cnt[4:2] == 3'd7) & i_cnt_r[3]) ? mcause31 //[31]\n\t\t   : 1'b0;\n\n   assign o_csr_in = csr_in;\n\n   reg \t\tmtip_r;\n\n   always @(posedge i_clk) begin\n      if (i_mstatus_en & (i_cnt[4:2] == 3'd0) & i_cnt_r[3])\n\tmstatus_mie <= csr_in;\n\n"], "Clone Blocks": [["serv/rtl/serv_csr.v@53:63", "\n   assign mcause = (i_cnt[4:2] == 3'd0) ? mcause3_0[0] : //[3:0]\n\t\t   ((i_cnt[4:2] == 3'd7) & i_cnt_r[3]) ? mcause31 //[31]\n\t\t   : 1'b0;\n\n   assign o_csr_in = csr_in;\n\n   reg \t\tmtip_r;\n\n   always @(posedge i_clk) begin\n      if (i_mstatus_en & (i_cnt[4:2] == 3'd0) & i_cnt_r[3])\n"]], "Diff Content": {"Delete": [[60, "   reg \t\tmtip_r;\n"]], "Add": [[60, "   assign o_new_irq = !timer_irq_r & timer_irq;\n"]]}}