Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sat Apr  6 22:44:22 2019
| Host             : LAPTOP-JMOIQ3QC running 64-bit major release  (build 9200)
| Command          : report_power -file Voice_Scope_TOP_power_routed.rpt -pb Voice_Scope_TOP_power_summary_routed.pb -rpx Voice_Scope_TOP_power_routed.rpx
| Design           : Voice_Scope_TOP
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.330        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.258        |
| Device Static (W)        | 0.073        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 83.3         |
| Junction Temperature (C) | 26.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.008 |        5 |       --- |             --- |
| Slice Logic              |     0.029 |     8922 |       --- |             --- |
|   LUT as Logic           |     0.024 |     4172 |     20800 |           20.06 |
|   LUT as Distributed RAM |     0.003 |     1960 |      9600 |           20.42 |
|   CARRY4                 |     0.002 |      791 |      8150 |            9.71 |
|   Register               |    <0.001 |      893 |     41600 |            2.15 |
|   F7/F8 Muxes            |    <0.001 |      152 |     32600 |            0.47 |
|   Others                 |     0.000 |      144 |       --- |             --- |
|   BUFG                   |     0.000 |        3 |        32 |            9.38 |
| Signals                  |     0.042 |     7341 |       --- |             --- |
| Block RAM                |     0.029 |        7 |        50 |           14.00 |
| MMCM                     |     0.123 |        1 |         5 |           20.00 |
| DSPs                     |     0.022 |       30 |        90 |           33.33 |
| I/O                      |     0.003 |       60 |       106 |           56.60 |
| Static Power             |     0.073 |          |           |                 |
| Total                    |     0.330 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.140 |       0.129 |      0.010 |
| Vccaux    |       1.800 |     0.081 |       0.068 |      0.013 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.002 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+---------------------------------+-----------------+
| Clock              | Domain                          | Constraint (ns) |
+--------------------+---------------------------------+-----------------+
| clk_out1_clk_wiz_0 | VGA_CLK_108M/clk_out1_clk_wiz_0 |             9.3 |
| clkfbout_clk_wiz_0 | VGA_CLK_108M/clkfbout_clk_wiz_0 |            10.0 |
| sys_clk_pin        | CLK                             |            10.0 |
+--------------------+---------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| Voice_Scope_TOP                                |     0.258 |
|   VGA_CLK_108M                                 |     0.124 |
|   bg                                           |    <0.001 |
|     sl                                         |     0.000 |
|       dff1                                     |     0.000 |
|       dff2                                     |     0.000 |
|     sr                                         |    <0.001 |
|       dff1                                     |    <0.001 |
|       dff2                                     |     0.000 |
|   cg                                           |    <0.001 |
|     nolabel_line47                             |    <0.001 |
|       dff1                                     |    <0.001 |
|       dff2                                     |     0.000 |
|   cl10                                         |    <0.001 |
|   cl20                                         |    <0.001 |
|   cl20k                                        |    <0.001 |
|   cl50                                         |    <0.001 |
|   clx                                          |    <0.001 |
|     nolabel_line32                             |    <0.001 |
|       sd                                       |     0.000 |
|         dff1                                   |     0.000 |
|         dff2                                   |     0.000 |
|       su                                       |     0.000 |
|         dff1                                   |     0.000 |
|         dff2                                   |     0.000 |
|   disp                                         |     0.035 |
|     VGA_CONTROL                                |     0.030 |
|   fa2                                          |     0.002 |
|   fa3                                          |    <0.001 |
|   nolabel_line101                              |     0.041 |
|     t1                                         |     0.003 |
|       FontRom                                  |     0.002 |
|     t10                                        |    <0.001 |
|     t11                                        |     0.005 |
|       FontRom                                  |     0.004 |
|     t12                                        |     0.002 |
|       FontRom                                  |     0.002 |
|     t13                                        |    <0.001 |
|     t14                                        |     0.002 |
|       FontRom                                  |     0.002 |
|     t15                                        |    <0.001 |
|     t16                                        |     0.002 |
|       FontRom                                  |     0.002 |
|     t17                                        |    <0.001 |
|     t18                                        |     0.002 |
|       FontRom                                  |     0.002 |
|     t19                                        |    <0.001 |
|     t2                                         |    <0.001 |
|     t20                                        |     0.002 |
|       FontRom                                  |     0.002 |
|     t21                                        |     0.003 |
|       FontRom                                  |     0.002 |
|     t22                                        |    <0.001 |
|     t23                                        |    <0.001 |
|     t24                                        |    <0.001 |
|     t25                                        |     0.002 |
|       FontRom                                  |     0.002 |
|     t26                                        |     0.001 |
|     t27                                        |     0.003 |
|       FontRom                                  |     0.003 |
|     t3                                         |     0.002 |
|       FontRom                                  |     0.002 |
|     t4                                         |    <0.001 |
|     t5                                         |     0.002 |
|       FontRom                                  |     0.002 |
|     t6                                         |     0.001 |
|     t7                                         |     0.003 |
|       FontRom                                  |     0.002 |
|     t8                                         |    <0.001 |
|     t9                                         |     0.002 |
|       FontRom                                  |     0.002 |
|   twgen                                        |    <0.001 |
|   wv                                           |     0.048 |
|     Sample_Memory_Average_reg_r1_0_63_0_2      |    <0.001 |
|     Sample_Memory_Average_reg_r1_0_63_3_5      |    <0.001 |
|     Sample_Memory_Average_reg_r1_0_63_6_8      |    <0.001 |
|     Sample_Memory_Average_reg_r1_0_63_9_9      |    <0.001 |
|     Sample_Memory_Average_reg_r1_1024_1087_0_2 |    <0.001 |
|     Sample_Memory_Average_reg_r1_1024_1087_3_5 |    <0.001 |
|     Sample_Memory_Average_reg_r1_1024_1087_6_8 |    <0.001 |
|     Sample_Memory_Average_reg_r1_1024_1087_9_9 |    <0.001 |
|     Sample_Memory_Average_reg_r1_1088_1151_0_2 |    <0.001 |
|     Sample_Memory_Average_reg_r1_1088_1151_3_5 |    <0.001 |
|     Sample_Memory_Average_reg_r1_1088_1151_6_8 |    <0.001 |
|     Sample_Memory_Average_reg_r1_1088_1151_9_9 |    <0.001 |
|     Sample_Memory_Average_reg_r1_1152_1215_0_2 |    <0.001 |
|     Sample_Memory_Average_reg_r1_1152_1215_3_5 |    <0.001 |
|     Sample_Memory_Average_reg_r1_1152_1215_6_8 |    <0.001 |
|     Sample_Memory_Average_reg_r1_1152_1215_9_9 |    <0.001 |
|     Sample_Memory_Average_reg_r1_1216_1279_0_2 |    <0.001 |
|     Sample_Memory_Average_reg_r1_1216_1279_3_5 |    <0.001 |
|     Sample_Memory_Average_reg_r1_1216_1279_6_8 |    <0.001 |
|     Sample_Memory_Average_reg_r1_1216_1279_9_9 |    <0.001 |
|     Sample_Memory_Average_reg_r1_128_191_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r1_128_191_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r1_128_191_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r1_128_191_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r1_192_255_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r1_192_255_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r1_192_255_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r1_192_255_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r1_256_319_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r1_256_319_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r1_256_319_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r1_256_319_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r1_320_383_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r1_320_383_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r1_320_383_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r1_320_383_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r1_384_447_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r1_384_447_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r1_384_447_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r1_384_447_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r1_448_511_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r1_448_511_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r1_448_511_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r1_448_511_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r1_512_575_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r1_512_575_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r1_512_575_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r1_512_575_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r1_576_639_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r1_576_639_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r1_576_639_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r1_576_639_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r1_640_703_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r1_640_703_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r1_640_703_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r1_640_703_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r1_64_127_0_2    |    <0.001 |
|     Sample_Memory_Average_reg_r1_64_127_3_5    |    <0.001 |
|     Sample_Memory_Average_reg_r1_64_127_6_8    |    <0.001 |
|     Sample_Memory_Average_reg_r1_64_127_9_9    |    <0.001 |
|     Sample_Memory_Average_reg_r1_704_767_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r1_704_767_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r1_704_767_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r1_704_767_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r1_768_831_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r1_768_831_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r1_768_831_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r1_768_831_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r1_832_895_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r1_832_895_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r1_832_895_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r1_832_895_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r1_896_959_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r1_896_959_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r1_896_959_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r1_896_959_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r1_960_1023_0_2  |    <0.001 |
|     Sample_Memory_Average_reg_r1_960_1023_3_5  |    <0.001 |
|     Sample_Memory_Average_reg_r1_960_1023_6_8  |    <0.001 |
|     Sample_Memory_Average_reg_r1_960_1023_9_9  |    <0.001 |
|     Sample_Memory_Average_reg_r2_0_63_0_2      |    <0.001 |
|     Sample_Memory_Average_reg_r2_0_63_3_5      |    <0.001 |
|     Sample_Memory_Average_reg_r2_0_63_6_8      |    <0.001 |
|     Sample_Memory_Average_reg_r2_0_63_9_9      |    <0.001 |
|     Sample_Memory_Average_reg_r2_1024_1087_0_2 |    <0.001 |
|     Sample_Memory_Average_reg_r2_1024_1087_3_5 |    <0.001 |
|     Sample_Memory_Average_reg_r2_1024_1087_6_8 |    <0.001 |
|     Sample_Memory_Average_reg_r2_1024_1087_9_9 |    <0.001 |
|     Sample_Memory_Average_reg_r2_1088_1151_0_2 |    <0.001 |
|     Sample_Memory_Average_reg_r2_1088_1151_3_5 |    <0.001 |
|     Sample_Memory_Average_reg_r2_1088_1151_6_8 |    <0.001 |
|     Sample_Memory_Average_reg_r2_1088_1151_9_9 |    <0.001 |
|     Sample_Memory_Average_reg_r2_1152_1215_0_2 |    <0.001 |
|     Sample_Memory_Average_reg_r2_1152_1215_3_5 |    <0.001 |
|     Sample_Memory_Average_reg_r2_1152_1215_6_8 |    <0.001 |
|     Sample_Memory_Average_reg_r2_1152_1215_9_9 |    <0.001 |
|     Sample_Memory_Average_reg_r2_1216_1279_0_2 |    <0.001 |
|     Sample_Memory_Average_reg_r2_1216_1279_3_5 |    <0.001 |
|     Sample_Memory_Average_reg_r2_1216_1279_6_8 |    <0.001 |
|     Sample_Memory_Average_reg_r2_1216_1279_9_9 |    <0.001 |
|     Sample_Memory_Average_reg_r2_128_191_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r2_128_191_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r2_128_191_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r2_128_191_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r2_192_255_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r2_192_255_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r2_192_255_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r2_192_255_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r2_256_319_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r2_256_319_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r2_256_319_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r2_256_319_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r2_320_383_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r2_320_383_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r2_320_383_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r2_320_383_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r2_384_447_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r2_384_447_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r2_384_447_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r2_384_447_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r2_448_511_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r2_448_511_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r2_448_511_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r2_448_511_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r2_512_575_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r2_512_575_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r2_512_575_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r2_512_575_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r2_576_639_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r2_576_639_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r2_576_639_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r2_576_639_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r2_640_703_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r2_640_703_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r2_640_703_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r2_640_703_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r2_64_127_0_2    |    <0.001 |
|     Sample_Memory_Average_reg_r2_64_127_3_5    |    <0.001 |
|     Sample_Memory_Average_reg_r2_64_127_6_8    |    <0.001 |
|     Sample_Memory_Average_reg_r2_64_127_9_9    |    <0.001 |
|     Sample_Memory_Average_reg_r2_704_767_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r2_704_767_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r2_704_767_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r2_704_767_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r2_768_831_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r2_768_831_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r2_768_831_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r2_768_831_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r2_832_895_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r2_832_895_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r2_832_895_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r2_832_895_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r2_896_959_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r2_896_959_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r2_896_959_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r2_896_959_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r2_960_1023_0_2  |    <0.001 |
|     Sample_Memory_Average_reg_r2_960_1023_3_5  |    <0.001 |
|     Sample_Memory_Average_reg_r2_960_1023_6_8  |    <0.001 |
|     Sample_Memory_Average_reg_r2_960_1023_9_9  |    <0.001 |
|     Sample_Memory_Average_reg_r3_0_63_0_2      |    <0.001 |
|     Sample_Memory_Average_reg_r3_0_63_3_5      |    <0.001 |
|     Sample_Memory_Average_reg_r3_0_63_6_8      |    <0.001 |
|     Sample_Memory_Average_reg_r3_0_63_9_9      |    <0.001 |
|     Sample_Memory_Average_reg_r3_1024_1087_0_2 |    <0.001 |
|     Sample_Memory_Average_reg_r3_1024_1087_3_5 |    <0.001 |
|     Sample_Memory_Average_reg_r3_1024_1087_6_8 |    <0.001 |
|     Sample_Memory_Average_reg_r3_1024_1087_9_9 |    <0.001 |
|     Sample_Memory_Average_reg_r3_1088_1151_0_2 |    <0.001 |
|     Sample_Memory_Average_reg_r3_1088_1151_3_5 |    <0.001 |
|     Sample_Memory_Average_reg_r3_1088_1151_6_8 |    <0.001 |
|     Sample_Memory_Average_reg_r3_1088_1151_9_9 |    <0.001 |
|     Sample_Memory_Average_reg_r3_1152_1215_0_2 |    <0.001 |
|     Sample_Memory_Average_reg_r3_1152_1215_3_5 |    <0.001 |
|     Sample_Memory_Average_reg_r3_1152_1215_6_8 |    <0.001 |
|     Sample_Memory_Average_reg_r3_1152_1215_9_9 |    <0.001 |
|     Sample_Memory_Average_reg_r3_1216_1279_0_2 |    <0.001 |
|     Sample_Memory_Average_reg_r3_1216_1279_3_5 |    <0.001 |
|     Sample_Memory_Average_reg_r3_1216_1279_6_8 |    <0.001 |
|     Sample_Memory_Average_reg_r3_1216_1279_9_9 |    <0.001 |
|     Sample_Memory_Average_reg_r3_128_191_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r3_128_191_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r3_128_191_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r3_128_191_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r3_192_255_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r3_192_255_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r3_192_255_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r3_192_255_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r3_256_319_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r3_256_319_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r3_256_319_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r3_256_319_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r3_320_383_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r3_320_383_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r3_320_383_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r3_320_383_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r3_384_447_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r3_384_447_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r3_384_447_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r3_384_447_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r3_448_511_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r3_448_511_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r3_448_511_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r3_448_511_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r3_512_575_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r3_512_575_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r3_512_575_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r3_512_575_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r3_576_639_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r3_576_639_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r3_576_639_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r3_576_639_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r3_640_703_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r3_640_703_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r3_640_703_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r3_640_703_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r3_64_127_0_2    |    <0.001 |
|     Sample_Memory_Average_reg_r3_64_127_3_5    |    <0.001 |
|     Sample_Memory_Average_reg_r3_64_127_6_8    |    <0.001 |
|     Sample_Memory_Average_reg_r3_64_127_9_9    |    <0.001 |
|     Sample_Memory_Average_reg_r3_704_767_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r3_704_767_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r3_704_767_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r3_704_767_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r3_768_831_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r3_768_831_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r3_768_831_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r3_768_831_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r3_832_895_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r3_832_895_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r3_832_895_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r3_832_895_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r3_896_959_0_2   |    <0.001 |
|     Sample_Memory_Average_reg_r3_896_959_3_5   |    <0.001 |
|     Sample_Memory_Average_reg_r3_896_959_6_8   |    <0.001 |
|     Sample_Memory_Average_reg_r3_896_959_9_9   |    <0.001 |
|     Sample_Memory_Average_reg_r3_960_1023_0_2  |    <0.001 |
|     Sample_Memory_Average_reg_r3_960_1023_3_5  |    <0.001 |
|     Sample_Memory_Average_reg_r3_960_1023_6_8  |    <0.001 |
|     Sample_Memory_Average_reg_r3_960_1023_9_9  |    <0.001 |
|     Sample_Memory_Slow_reg_r1_0_63_0_2         |    <0.001 |
|     Sample_Memory_Slow_reg_r1_0_63_3_5         |    <0.001 |
|     Sample_Memory_Slow_reg_r1_0_63_6_8         |    <0.001 |
|     Sample_Memory_Slow_reg_r1_0_63_9_9         |    <0.001 |
|     Sample_Memory_Slow_reg_r1_1024_1087_0_2    |    <0.001 |
|     Sample_Memory_Slow_reg_r1_1024_1087_3_5    |    <0.001 |
|     Sample_Memory_Slow_reg_r1_1024_1087_6_8    |    <0.001 |
|     Sample_Memory_Slow_reg_r1_1024_1087_9_9    |    <0.001 |
|     Sample_Memory_Slow_reg_r1_1088_1151_0_2    |    <0.001 |
|     Sample_Memory_Slow_reg_r1_1088_1151_3_5    |    <0.001 |
|     Sample_Memory_Slow_reg_r1_1088_1151_6_8    |    <0.001 |
|     Sample_Memory_Slow_reg_r1_1088_1151_9_9    |    <0.001 |
|     Sample_Memory_Slow_reg_r1_1152_1215_0_2    |    <0.001 |
|     Sample_Memory_Slow_reg_r1_1152_1215_3_5    |    <0.001 |
|     Sample_Memory_Slow_reg_r1_1152_1215_6_8    |    <0.001 |
|     Sample_Memory_Slow_reg_r1_1152_1215_9_9    |    <0.001 |
|     Sample_Memory_Slow_reg_r1_1216_1279_0_2    |    <0.001 |
|     Sample_Memory_Slow_reg_r1_1216_1279_3_5    |    <0.001 |
|     Sample_Memory_Slow_reg_r1_1216_1279_6_8    |    <0.001 |
|     Sample_Memory_Slow_reg_r1_1216_1279_9_9    |    <0.001 |
|     Sample_Memory_Slow_reg_r1_128_191_0_2      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_128_191_3_5      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_128_191_6_8      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_128_191_9_9      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_192_255_0_2      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_192_255_3_5      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_192_255_6_8      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_192_255_9_9      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_256_319_0_2      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_256_319_3_5      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_256_319_6_8      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_256_319_9_9      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_320_383_0_2      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_320_383_3_5      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_320_383_6_8      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_320_383_9_9      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_384_447_0_2      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_384_447_3_5      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_384_447_6_8      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_384_447_9_9      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_448_511_0_2      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_448_511_3_5      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_448_511_6_8      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_448_511_9_9      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_512_575_0_2      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_512_575_3_5      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_512_575_6_8      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_512_575_9_9      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_576_639_0_2      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_576_639_3_5      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_576_639_6_8      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_576_639_9_9      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_640_703_0_2      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_640_703_3_5      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_640_703_6_8      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_640_703_9_9      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_64_127_0_2       |    <0.001 |
|     Sample_Memory_Slow_reg_r1_64_127_3_5       |    <0.001 |
|     Sample_Memory_Slow_reg_r1_64_127_6_8       |    <0.001 |
|     Sample_Memory_Slow_reg_r1_64_127_9_9       |    <0.001 |
|     Sample_Memory_Slow_reg_r1_704_767_0_2      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_704_767_3_5      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_704_767_6_8      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_704_767_9_9      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_768_831_0_2      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_768_831_3_5      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_768_831_6_8      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_768_831_9_9      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_832_895_0_2      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_832_895_3_5      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_832_895_6_8      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_832_895_9_9      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_896_959_0_2      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_896_959_3_5      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_896_959_6_8      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_896_959_9_9      |    <0.001 |
|     Sample_Memory_Slow_reg_r1_960_1023_0_2     |    <0.001 |
|     Sample_Memory_Slow_reg_r1_960_1023_3_5     |    <0.001 |
|     Sample_Memory_Slow_reg_r1_960_1023_6_8     |    <0.001 |
|     Sample_Memory_Slow_reg_r1_960_1023_9_9     |    <0.001 |
|     Sample_Memory_Slow_reg_r2_0_63_0_2         |    <0.001 |
|     Sample_Memory_Slow_reg_r2_0_63_3_5         |    <0.001 |
|     Sample_Memory_Slow_reg_r2_0_63_6_8         |    <0.001 |
|     Sample_Memory_Slow_reg_r2_0_63_9_9         |    <0.001 |
|     Sample_Memory_Slow_reg_r2_1024_1087_0_2    |    <0.001 |
|     Sample_Memory_Slow_reg_r2_1024_1087_3_5    |    <0.001 |
|     Sample_Memory_Slow_reg_r2_1024_1087_6_8    |    <0.001 |
|     Sample_Memory_Slow_reg_r2_1024_1087_9_9    |    <0.001 |
|     Sample_Memory_Slow_reg_r2_1088_1151_0_2    |    <0.001 |
|     Sample_Memory_Slow_reg_r2_1088_1151_3_5    |    <0.001 |
|     Sample_Memory_Slow_reg_r2_1088_1151_6_8    |    <0.001 |
|     Sample_Memory_Slow_reg_r2_1088_1151_9_9    |    <0.001 |
|     Sample_Memory_Slow_reg_r2_1152_1215_0_2    |    <0.001 |
|     Sample_Memory_Slow_reg_r2_1152_1215_3_5    |    <0.001 |
|     Sample_Memory_Slow_reg_r2_1152_1215_6_8    |    <0.001 |
|     Sample_Memory_Slow_reg_r2_1152_1215_9_9    |    <0.001 |
|     Sample_Memory_Slow_reg_r2_1216_1279_0_2    |    <0.001 |
|     Sample_Memory_Slow_reg_r2_1216_1279_3_5    |    <0.001 |
|     Sample_Memory_Slow_reg_r2_1216_1279_6_8    |    <0.001 |
|     Sample_Memory_Slow_reg_r2_1216_1279_9_9    |    <0.001 |
|     Sample_Memory_Slow_reg_r2_128_191_0_2      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_128_191_3_5      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_128_191_6_8      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_128_191_9_9      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_192_255_0_2      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_192_255_3_5      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_192_255_6_8      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_192_255_9_9      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_256_319_0_2      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_256_319_3_5      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_256_319_6_8      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_256_319_9_9      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_320_383_0_2      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_320_383_3_5      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_320_383_6_8      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_320_383_9_9      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_384_447_0_2      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_384_447_3_5      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_384_447_6_8      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_384_447_9_9      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_448_511_0_2      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_448_511_3_5      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_448_511_6_8      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_448_511_9_9      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_512_575_0_2      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_512_575_3_5      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_512_575_6_8      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_512_575_9_9      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_576_639_0_2      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_576_639_3_5      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_576_639_6_8      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_576_639_9_9      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_640_703_0_2      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_640_703_3_5      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_640_703_6_8      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_640_703_9_9      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_64_127_0_2       |    <0.001 |
|     Sample_Memory_Slow_reg_r2_64_127_3_5       |    <0.001 |
|     Sample_Memory_Slow_reg_r2_64_127_6_8       |    <0.001 |
|     Sample_Memory_Slow_reg_r2_64_127_9_9       |    <0.001 |
|     Sample_Memory_Slow_reg_r2_704_767_0_2      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_704_767_3_5      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_704_767_6_8      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_704_767_9_9      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_768_831_0_2      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_768_831_3_5      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_768_831_6_8      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_768_831_9_9      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_832_895_0_2      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_832_895_3_5      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_832_895_6_8      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_832_895_9_9      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_896_959_0_2      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_896_959_3_5      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_896_959_6_8      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_896_959_9_9      |    <0.001 |
|     Sample_Memory_Slow_reg_r2_960_1023_0_2     |    <0.001 |
|     Sample_Memory_Slow_reg_r2_960_1023_3_5     |    <0.001 |
|     Sample_Memory_Slow_reg_r2_960_1023_6_8     |    <0.001 |
|     Sample_Memory_Slow_reg_r2_960_1023_9_9     |    <0.001 |
|     Sample_Memory_reg_r1_0_63_0_2              |    <0.001 |
|     Sample_Memory_reg_r1_0_63_3_5              |    <0.001 |
|     Sample_Memory_reg_r1_0_63_6_8              |    <0.001 |
|     Sample_Memory_reg_r1_0_63_9_9              |    <0.001 |
|     Sample_Memory_reg_r1_1024_1087_0_2         |    <0.001 |
|     Sample_Memory_reg_r1_1024_1087_3_5         |    <0.001 |
|     Sample_Memory_reg_r1_1024_1087_6_8         |    <0.001 |
|     Sample_Memory_reg_r1_1024_1087_9_9         |    <0.001 |
|     Sample_Memory_reg_r1_1088_1151_0_2         |    <0.001 |
|     Sample_Memory_reg_r1_1088_1151_3_5         |    <0.001 |
|     Sample_Memory_reg_r1_1088_1151_6_8         |    <0.001 |
|     Sample_Memory_reg_r1_1088_1151_9_9         |    <0.001 |
|     Sample_Memory_reg_r1_1152_1215_0_2         |    <0.001 |
|     Sample_Memory_reg_r1_1152_1215_3_5         |    <0.001 |
|     Sample_Memory_reg_r1_1152_1215_6_8         |    <0.001 |
|     Sample_Memory_reg_r1_1152_1215_9_9         |    <0.001 |
|     Sample_Memory_reg_r1_1216_1279_0_2         |    <0.001 |
|     Sample_Memory_reg_r1_1216_1279_3_5         |    <0.001 |
|     Sample_Memory_reg_r1_1216_1279_6_8         |    <0.001 |
|     Sample_Memory_reg_r1_1216_1279_9_9         |    <0.001 |
|     Sample_Memory_reg_r1_128_191_0_2           |    <0.001 |
|     Sample_Memory_reg_r1_128_191_3_5           |    <0.001 |
|     Sample_Memory_reg_r1_128_191_6_8           |    <0.001 |
|     Sample_Memory_reg_r1_128_191_9_9           |    <0.001 |
|     Sample_Memory_reg_r1_192_255_0_2           |    <0.001 |
|     Sample_Memory_reg_r1_192_255_3_5           |    <0.001 |
|     Sample_Memory_reg_r1_192_255_6_8           |    <0.001 |
|     Sample_Memory_reg_r1_192_255_9_9           |    <0.001 |
|     Sample_Memory_reg_r1_256_319_0_2           |    <0.001 |
|     Sample_Memory_reg_r1_256_319_3_5           |    <0.001 |
|     Sample_Memory_reg_r1_256_319_6_8           |    <0.001 |
|     Sample_Memory_reg_r1_256_319_9_9           |    <0.001 |
|     Sample_Memory_reg_r1_320_383_0_2           |    <0.001 |
|     Sample_Memory_reg_r1_320_383_3_5           |    <0.001 |
|     Sample_Memory_reg_r1_320_383_6_8           |    <0.001 |
|     Sample_Memory_reg_r1_320_383_9_9           |    <0.001 |
|     Sample_Memory_reg_r1_384_447_0_2           |    <0.001 |
|     Sample_Memory_reg_r1_384_447_3_5           |    <0.001 |
|     Sample_Memory_reg_r1_384_447_6_8           |    <0.001 |
|     Sample_Memory_reg_r1_384_447_9_9           |    <0.001 |
|     Sample_Memory_reg_r1_448_511_0_2           |    <0.001 |
|     Sample_Memory_reg_r1_448_511_3_5           |    <0.001 |
|     Sample_Memory_reg_r1_448_511_6_8           |    <0.001 |
|     Sample_Memory_reg_r1_448_511_9_9           |    <0.001 |
|     Sample_Memory_reg_r1_512_575_0_2           |    <0.001 |
|     Sample_Memory_reg_r1_512_575_3_5           |    <0.001 |
|     Sample_Memory_reg_r1_512_575_6_8           |    <0.001 |
|     Sample_Memory_reg_r1_512_575_9_9           |    <0.001 |
|     Sample_Memory_reg_r1_576_639_0_2           |    <0.001 |
|     Sample_Memory_reg_r1_576_639_3_5           |    <0.001 |
|     Sample_Memory_reg_r1_576_639_6_8           |    <0.001 |
|     Sample_Memory_reg_r1_576_639_9_9           |    <0.001 |
|     Sample_Memory_reg_r1_640_703_0_2           |    <0.001 |
|     Sample_Memory_reg_r1_640_703_3_5           |    <0.001 |
|     Sample_Memory_reg_r1_640_703_6_8           |    <0.001 |
|     Sample_Memory_reg_r1_640_703_9_9           |    <0.001 |
|     Sample_Memory_reg_r1_64_127_0_2            |    <0.001 |
|     Sample_Memory_reg_r1_64_127_3_5            |    <0.001 |
|     Sample_Memory_reg_r1_64_127_6_8            |    <0.001 |
|     Sample_Memory_reg_r1_64_127_9_9            |    <0.001 |
|     Sample_Memory_reg_r1_704_767_0_2           |    <0.001 |
|     Sample_Memory_reg_r1_704_767_3_5           |    <0.001 |
|     Sample_Memory_reg_r1_704_767_6_8           |    <0.001 |
|     Sample_Memory_reg_r1_704_767_9_9           |    <0.001 |
|     Sample_Memory_reg_r1_768_831_0_2           |    <0.001 |
|     Sample_Memory_reg_r1_768_831_3_5           |    <0.001 |
|     Sample_Memory_reg_r1_768_831_6_8           |    <0.001 |
|     Sample_Memory_reg_r1_768_831_9_9           |    <0.001 |
|     Sample_Memory_reg_r1_832_895_0_2           |    <0.001 |
|     Sample_Memory_reg_r1_832_895_3_5           |    <0.001 |
|     Sample_Memory_reg_r1_832_895_6_8           |    <0.001 |
|     Sample_Memory_reg_r1_832_895_9_9           |    <0.001 |
|     Sample_Memory_reg_r1_896_959_0_2           |    <0.001 |
|     Sample_Memory_reg_r1_896_959_3_5           |    <0.001 |
|     Sample_Memory_reg_r1_896_959_6_8           |    <0.001 |
|     Sample_Memory_reg_r1_896_959_9_9           |    <0.001 |
|     Sample_Memory_reg_r1_960_1023_0_2          |    <0.001 |
|     Sample_Memory_reg_r1_960_1023_3_5          |    <0.001 |
|     Sample_Memory_reg_r1_960_1023_6_8          |    <0.001 |
|     Sample_Memory_reg_r1_960_1023_9_9          |    <0.001 |
|     Sample_Memory_reg_r2_0_63_0_2              |    <0.001 |
|     Sample_Memory_reg_r2_0_63_3_5              |    <0.001 |
|     Sample_Memory_reg_r2_0_63_6_8              |    <0.001 |
|     Sample_Memory_reg_r2_0_63_9_9              |    <0.001 |
|     Sample_Memory_reg_r2_1024_1087_0_2         |    <0.001 |
|     Sample_Memory_reg_r2_1024_1087_3_5         |    <0.001 |
|     Sample_Memory_reg_r2_1024_1087_6_8         |    <0.001 |
|     Sample_Memory_reg_r2_1024_1087_9_9         |    <0.001 |
|     Sample_Memory_reg_r2_1088_1151_0_2         |    <0.001 |
|     Sample_Memory_reg_r2_1088_1151_3_5         |    <0.001 |
|     Sample_Memory_reg_r2_1088_1151_6_8         |    <0.001 |
|     Sample_Memory_reg_r2_1088_1151_9_9         |    <0.001 |
|     Sample_Memory_reg_r2_1152_1215_0_2         |    <0.001 |
|     Sample_Memory_reg_r2_1152_1215_3_5         |    <0.001 |
|     Sample_Memory_reg_r2_1152_1215_6_8         |    <0.001 |
|     Sample_Memory_reg_r2_1152_1215_9_9         |    <0.001 |
|     Sample_Memory_reg_r2_1216_1279_0_2         |    <0.001 |
|     Sample_Memory_reg_r2_1216_1279_3_5         |    <0.001 |
|     Sample_Memory_reg_r2_1216_1279_6_8         |    <0.001 |
|     Sample_Memory_reg_r2_1216_1279_9_9         |    <0.001 |
|     Sample_Memory_reg_r2_128_191_0_2           |    <0.001 |
|     Sample_Memory_reg_r2_128_191_3_5           |    <0.001 |
|     Sample_Memory_reg_r2_128_191_6_8           |    <0.001 |
|     Sample_Memory_reg_r2_128_191_9_9           |    <0.001 |
|     Sample_Memory_reg_r2_192_255_0_2           |    <0.001 |
|     Sample_Memory_reg_r2_192_255_3_5           |    <0.001 |
|     Sample_Memory_reg_r2_192_255_6_8           |    <0.001 |
|     Sample_Memory_reg_r2_192_255_9_9           |    <0.001 |
|     Sample_Memory_reg_r2_256_319_0_2           |    <0.001 |
|     Sample_Memory_reg_r2_256_319_3_5           |    <0.001 |
|     Sample_Memory_reg_r2_256_319_6_8           |    <0.001 |
|     Sample_Memory_reg_r2_256_319_9_9           |    <0.001 |
|     Sample_Memory_reg_r2_320_383_0_2           |    <0.001 |
|     Sample_Memory_reg_r2_320_383_3_5           |    <0.001 |
|     Sample_Memory_reg_r2_320_383_6_8           |    <0.001 |
|     Sample_Memory_reg_r2_320_383_9_9           |    <0.001 |
|     Sample_Memory_reg_r2_384_447_0_2           |    <0.001 |
|     Sample_Memory_reg_r2_384_447_3_5           |    <0.001 |
|     Sample_Memory_reg_r2_384_447_6_8           |    <0.001 |
|     Sample_Memory_reg_r2_384_447_9_9           |    <0.001 |
|     Sample_Memory_reg_r2_448_511_0_2           |    <0.001 |
|     Sample_Memory_reg_r2_448_511_3_5           |    <0.001 |
|     Sample_Memory_reg_r2_448_511_6_8           |    <0.001 |
|     Sample_Memory_reg_r2_448_511_9_9           |    <0.001 |
|     Sample_Memory_reg_r2_512_575_0_2           |    <0.001 |
|     Sample_Memory_reg_r2_512_575_3_5           |    <0.001 |
|     Sample_Memory_reg_r2_512_575_6_8           |    <0.001 |
|     Sample_Memory_reg_r2_512_575_9_9           |    <0.001 |
|     Sample_Memory_reg_r2_576_639_0_2           |    <0.001 |
|     Sample_Memory_reg_r2_576_639_3_5           |    <0.001 |
|     Sample_Memory_reg_r2_576_639_6_8           |    <0.001 |
|     Sample_Memory_reg_r2_576_639_9_9           |    <0.001 |
|     Sample_Memory_reg_r2_640_703_0_2           |    <0.001 |
|     Sample_Memory_reg_r2_640_703_3_5           |    <0.001 |
|     Sample_Memory_reg_r2_640_703_6_8           |    <0.001 |
|     Sample_Memory_reg_r2_640_703_9_9           |    <0.001 |
|     Sample_Memory_reg_r2_64_127_0_2            |    <0.001 |
|     Sample_Memory_reg_r2_64_127_3_5            |    <0.001 |
|     Sample_Memory_reg_r2_64_127_6_8            |    <0.001 |
|     Sample_Memory_reg_r2_64_127_9_9            |    <0.001 |
|     Sample_Memory_reg_r2_704_767_0_2           |    <0.001 |
|     Sample_Memory_reg_r2_704_767_3_5           |    <0.001 |
|     Sample_Memory_reg_r2_704_767_6_8           |    <0.001 |
|     Sample_Memory_reg_r2_704_767_9_9           |    <0.001 |
|     Sample_Memory_reg_r2_768_831_0_2           |    <0.001 |
|     Sample_Memory_reg_r2_768_831_3_5           |    <0.001 |
|     Sample_Memory_reg_r2_768_831_6_8           |    <0.001 |
|     Sample_Memory_reg_r2_768_831_9_9           |    <0.001 |
|     Sample_Memory_reg_r2_832_895_0_2           |    <0.001 |
|     Sample_Memory_reg_r2_832_895_3_5           |    <0.001 |
|     Sample_Memory_reg_r2_832_895_6_8           |    <0.001 |
|     Sample_Memory_reg_r2_832_895_9_9           |    <0.001 |
|     Sample_Memory_reg_r2_896_959_0_2           |    <0.001 |
|     Sample_Memory_reg_r2_896_959_3_5           |    <0.001 |
|     Sample_Memory_reg_r2_896_959_6_8           |    <0.001 |
|     Sample_Memory_reg_r2_896_959_9_9           |    <0.001 |
|     Sample_Memory_reg_r2_960_1023_0_2          |    <0.001 |
|     Sample_Memory_reg_r2_960_1023_3_5          |    <0.001 |
|     Sample_Memory_reg_r2_960_1023_6_8          |    <0.001 |
|     Sample_Memory_reg_r2_960_1023_9_9          |    <0.001 |
|     sp1                                        |    <0.001 |
|       dff1                                     |     0.000 |
|       dff2                                     |    <0.001 |
|     sp2                                        |    <0.001 |
|       dff1                                     |    <0.001 |
|       dff2                                     |    <0.001 |
+------------------------------------------------+-----------+


