vcover report psqwg_tb.ucdb -details -annotate -all
# Questa Intel Starter FPGA Edition-64 vcover 2021.2 Coverage Utility 2021.04 Apr 14 2021
# Start time: 14:47:06 on Jun 16,2023
# vcover report psqwg_tb.ucdb -details -annotate -all 
# Coverage Report by instance with details
# 
# =================================================================================
# === Instance: /psqwg_tb/uut/counter_m_inst
# === Design Unit: work.counter_m
# =================================================================================
# Branch Coverage:
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Branches                         2         2         0   100.00%
# 
# ================================Branch Details================================
# 
# Branch Coverage for instance /psqwg_tb/uut/counter_m_inst
# 
#     Line         Item                      Count     Source 
#     ----         ----                      -----     ------ 
#   File psqwg.v
# ------------------------------------IF Branch------------------------------------
#     80                                        16     Count coming in to IF
#     80              1                          5       if (rst)
# 
#     82              1                         11       else
# 
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# 
# Expression Coverage:
#     Enabled Coverage              Bins   Covered    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Expressions                      1         1         0   100.00%
# 
# ================================Expression Details================================
# 
# Expression Coverage for instance /psqwg_tb/uut/counter_m_inst --
# 
#   File psqwg.v
# ----------------Focused Expression View-----------------
# Line       86 Item    1  (current_state == ((ticks_num * 5) - 1))
# Expression totals: 1 of 1 input term covered = 100.00%
# 
#                                 Input Term   Covered  Reason for no coverage   Hint
#                                -----------  --------  -----------------------  --------------
#   (current_state == ((ticks_num * 5) - 1))         Y
# 
#      Rows:       Hits  FEC Target                                  Non-masking condition(s)      
#  ---------  ---------  --------------------                        -------------------------     
#   Row   1:          1  (current_state == ((ticks_num * 5) - 1))_0  -                             
#   Row   2:          1  (current_state == ((ticks_num * 5) - 1))_1  -                             
# 
# 
# Statement Coverage:
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Statements                       5         5         0   100.00%
# 
# ================================Statement Details================================
# 
# Statement Coverage for instance /psqwg_tb/uut/counter_m_inst --
# 
#     Line         Item                      Count     Source 
#     ----         ----                      -----     ------ 
#   File psqwg.v
#     64                                               module counter_m
# 
#     65                                               #(
# 
#     66                                                 parameter TICKS_MLTPLR = 5,
# 
#     67                                                 parameter COUNTER_BITS = 7,
# 
#     68                                                 parameter TICKS_BITS = 4
# 
#     69                                               )
# 
#     70                                               (
# 
#     71                                                 input  wire clk, rst,
# 
#     72                                                 input  wire [TICKS_BITS-1:0] ticks_num,
# 
#     73                                                 output wire max_tick
# 
#     74                                               );
# 
#     75                                               
# 
#     76                                               wire [COUNTER_BITS-1:0] next_state;
# 
#     77                                               reg  [COUNTER_BITS-1:0] current_state;
# 
#     78                                               
# 
#     79              1                         16     always @(posedge clk)
# 
#     80                                                 if (rst)
# 
#     81              1                          5         current_state <= 0;
# 
#     82                                                 else
# 
#     83              1                         11         current_state <= next_state;
# 
#     84                                               
# 
#     85              1                         14     assign next_state = current_state + 1;
# 
#     86              1                         15     assign max_tick = (current_state == ticks_num * TICKS_MLTPLR - 1) ? 1'b1 : 1'b0;
# 
# 
# Toggle Coverage:
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Toggles                         42        18        24    42.85%
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for instance /psqwg_tb/uut/counter_m_inst --
# 
#                                               Node      1H->0L      0L->1H  "Coverage"
#                                               ---------------------------------------
#                                                clk           1           1      100.00 
#                                 current_state[6-3]           0           0        0.00 
#                                 current_state[2-0]           1           1      100.00 
#                                           max_tick           1           1      100.00 
#                                    next_state[0-2]           1           1      100.00 
#                                    next_state[3-6]           0           0        0.00 
#                                                rst           1           1      100.00 
#                                     ticks_num[0-3]           0           0        0.00 
# 
# Total Node Count     =         21 
# Toggled Node Count   =          9 
# Untoggled Node Count =         12 
# 
# Toggle Coverage      =      42.85% (18 of 42 bins)
# 
# =================================================================================
# === Instance: /psqwg_tb/uut/counter_n_inst
# === Design Unit: work.counter_n
# =================================================================================
# Branch Coverage:
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Branches                         2         2         0   100.00%
# 
# ================================Branch Details================================
# 
# Branch Coverage for instance /psqwg_tb/uut/counter_n_inst
# 
#     Line         Item                      Count     Source 
#     ----         ----                      -----     ------ 
#   File psqwg.v
# ------------------------------------IF Branch------------------------------------
#     106                                       17     Count coming in to IF
#     106             1                          6       if (rst)
# 
#     108             1                         11       else
# 
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# 
# Expression Coverage:
#     Enabled Coverage              Bins   Covered    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Expressions                      1         1         0   100.00%
# 
# ================================Expression Details================================
# 
# Expression Coverage for instance /psqwg_tb/uut/counter_n_inst --
# 
#   File psqwg.v
# ----------------Focused Expression View-----------------
# Line       112 Item    1  (current_state == ((ticks_num * 5) - 1))
# Expression totals: 1 of 1 input term covered = 100.00%
# 
#                                 Input Term   Covered  Reason for no coverage   Hint
#                                -----------  --------  -----------------------  --------------
#   (current_state == ((ticks_num * 5) - 1))         Y
# 
#      Rows:       Hits  FEC Target                                  Non-masking condition(s)      
#  ---------  ---------  --------------------                        -------------------------     
#   Row   1:          1  (current_state == ((ticks_num * 5) - 1))_0  -                             
#   Row   2:          1  (current_state == ((ticks_num * 5) - 1))_1  -                             
# 
# 
# Statement Coverage:
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Statements                       5         5         0   100.00%
# 
# ================================Statement Details================================
# 
# Statement Coverage for instance /psqwg_tb/uut/counter_n_inst --
# 
#     Line         Item                      Count     Source 
#     ----         ----                      -----     ------ 
#   File psqwg.v
#     90                                               module counter_n
# 
#     91                                               #(
# 
#     92                                                 parameter TICKS_MLTPLR = 5,
# 
#     93                                                 parameter COUNTER_BITS = 7,
# 
#     94                                                 parameter TICKS_BITS = 4
# 
#     95                                               )
# 
#     96                                               (
# 
#     97                                                 input  wire clk, rst,
# 
#     98                                                 input  wire [TICKS_BITS-1:0] ticks_num,
# 
#     99                                                 output wire max_tick
# 
#     100                                              );
# 
#     101                                              
# 
#     102                                              wire [COUNTER_BITS-1:0] next_state;
# 
#     103                                              reg  [COUNTER_BITS-1:0] current_state;
# 
#     104                                              
# 
#     105             1                         17     always @(posedge clk)
# 
#     106                                                if (rst)
# 
#     107             1                          6         current_state <= 0;
# 
#     108                                                else
# 
#     109             1                         11         current_state <= next_state;
# 
#     110                                              
# 
#     111             1                         14     assign next_state = current_state + 1;
# 
#     112             1                         15     assign max_tick = (current_state == ticks_num * TICKS_MLTPLR - 1) ? 1'b1 : 1'b0;
# 
# 
# Toggle Coverage:
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Toggles                         42        18        24    42.85%
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for instance /psqwg_tb/uut/counter_n_inst --
# 
#                                               Node      1H->0L      0L->1H  "Coverage"
#                                               ---------------------------------------
#                                                clk           1           1      100.00 
#                                 current_state[6-3]           0           0        0.00 
#                                 current_state[2-0]           1           1      100.00 
#                                           max_tick           1           1      100.00 
#                                    next_state[0-2]           1           1      100.00 
#                                    next_state[3-6]           0           0        0.00 
#                                                rst           1           1      100.00 
#                                     ticks_num[0-3]           0           0        0.00 
# 
# Total Node Count     =         21 
# Toggled Node Count   =          9 
# Untoggled Node Count =         12 
# 
# Toggle Coverage      =      42.85% (18 of 42 bins)
# 
# =================================================================================
# === Instance: /psqwg_tb/uut
# === Design Unit: work.psqwg
# =================================================================================
# Branch Coverage:
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Branches                        16        14         2    87.50%
# 
# ================================Branch Details================================
# 
# Branch Coverage for instance /psqwg_tb/uut
# 
#     Line         Item                      Count     Source 
#     ----         ----                      -----     ------ 
#   File psqwg.v
# ------------------------------------IF Branch------------------------------------
#     32                                        12     Count coming in to IF
#     32              1                          3       if (rst)
# 
#     34              1                          9       else
# 
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------CASE Branch------------------------------------
#     40                                        13     Count coming in to CASE
#     41              1                          4         S0: begin
# 
#     46              1                          4         S1: begin
# 
#     51              1                          4         S2: begin
# 
#                                                1     All False Count
# Branch totals: 4 hits of 4 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     42                                         4     Count coming in to IF
#     42              1                          2           next_state = en ? S1 : S0;
# 
#     42              2                          2           next_state = en ? S1 : S0;
# 
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     49                                         4     Count coming in to IF
#     49              1                          4           next_state = en ? (max_tick_m ? S2 : S1) : S0;
# 
#     49              4                    ***0***           next_state = en ? (max_tick_m ? S2 : S1) : S0;
# 
# Branch totals: 1 hit of 2 branches = 50.00%
# 
# ------------------------------------IF Branch------------------------------------
#     49                                         4     Count coming in to IF
#     49              2                          2           next_state = en ? (max_tick_m ? S2 : S1) : S0;
# 
#     49              3                          2           next_state = en ? (max_tick_m ? S2 : S1) : S0;
# 
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     54                                         4     Count coming in to IF
#     54              1                          4           next_state = en ? (max_tick_n ? S1 : S2) : S0;
# 
#     54              4                    ***0***           next_state = en ? (max_tick_n ? S1 : S2) : S0;
# 
# Branch totals: 1 hit of 2 branches = 50.00%
# 
# ------------------------------------IF Branch------------------------------------
#     54                                         4     Count coming in to IF
#     54              2                          2           next_state = en ? (max_tick_n ? S1 : S2) : S0;
# 
#     54              3                          2           next_state = en ? (max_tick_n ? S1 : S2) : S0;
# 
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# 
# Expression Coverage:
#     Enabled Coverage              Bins   Covered    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Expressions                      1         1         0   100.00%
# 
# ================================Expression Details================================
# 
# Expression Coverage for instance /psqwg_tb/uut --
# 
#   File psqwg.v
# ----------------Focused Expression View-----------------
# Line       60 Item    1  (current_state == 1)
# Expression totals: 1 of 1 input term covered = 100.00%
# 
#             Input Term   Covered  Reason for no coverage   Hint
#            -----------  --------  -----------------------  --------------
#   (current_state == 1)         Y
# 
#      Rows:       Hits  FEC Target              Non-masking condition(s)      
#  ---------  ---------  --------------------    -------------------------     
#   Row   1:          1  (current_state == 1)_0  -                             
#   Row   2:          1  (current_state == 1)_1  -                             
# 
# 
# FSM Coverage:
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     FSM States                       3         3         0   100.00%
#     FSM Transitions                  5         4         1    80.00%
# 
# ================================FSM Details================================
# 
# FSM Coverage for instance /psqwg_tb/uut --
# 
# FSM_ID: current_state
#     Current State Object : current_state
#     ----------------------
#     State Value MapInfo :
#     ---------------------
# Line          State Name               Value
# ----          ----------               -----
#   41                  S0                   0
#   46                  S1                   1
#   51                  S2                   2
#     Covered States :
#     ----------------
#                    State           Hit_count
#                    -----           ---------
#                       S0                   4          
#                       S1                   4          
#                       S2                   4          
#     Covered Transitions :
#     ---------------------
# Line            Trans_ID           Hit_count          Transition          
# ----            --------           ---------          ----------          
#   42                   0                   1          S0 -> S1                      
#   49                   2                   2          S1 -> S2                      
#   54                   3                   1          S2 -> S0                      
#   54                   4                   1          S2 -> S1                      
#     Uncovered Transitions :
#     -----------------------
# Line            Trans_ID          Transition          
# ----            --------          ----------          
#   49                   1          S1 -> S0            
# 
# 
#     Summary                       Bins      Hits    Misses  Coverage
#     -------                       ----      ----    ------  --------
#         FSM States                   3         3         0   100.00%
#         FSM Transitions              5         4         1    80.00%
# Statement Coverage:
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Statements                      14        14         0   100.00%
# 
# ================================Statement Details================================
# 
# Statement Coverage for instance /psqwg_tb/uut --
# 
#     Line         Item                      Count     Source 
#     ----         ----                      -----     ------ 
#   File psqwg.v
#     1                                                module psqwg
# 
#     2                                                #(
# 
#     3                                                  parameter T = 20,
# 
#     4                                                  parameter M_BITS = 4,
# 
#     5                                                  parameter N_BITS = 4,
# 
#     6                                                  parameter COUNTER_BITS = 7
# 
#     7                                                )
# 
#     8                                                (
# 
#     9                                                  input wire clk, rst, en,
# 
#     10                                                 input  wire [M_BITS-1:0] m,
# 
#     11                                                 input  wire [N_BITS-1:0] n,
# 
#     12                                                 output wire sq_wave
# 
#     13                                               );
# 
#     14                                               
# 
#     15                                               localparam TICKS_MLTPLR = 100 / T;
# 
#     16                                               
# 
#     17                                               reg [1:0] next_state;
# 
#     18                                               reg [1:0] current_state;
# 
#     19                                               
# 
#     20                                               reg rst_m, rst_n;
# 
#     21                                               wire max_tick_m, max_tick_n;
# 
#     22                                               
# 
#     23                                               counter_m #(.TICKS_MLTPLR(TICKS_MLTPLR), .COUNTER_BITS(COUNTER_BITS), .TICKS_BITS(M_BITS)) counter_m_inst (.clk(clk), .rst(rst_m), .ticks_num(m), .max_tick(max_tick_m));
# 
#     24                                               counter_n #(.TICKS_MLTPLR(TICKS_MLTPLR), .COUNTER_BITS(COUNTER_BITS), .TICKS_BITS(N_BITS)) counter_n_inst (.clk(clk), .rst(rst_n), .ticks_num(n), .max_tick(max_tick_n));
# 
#     25                                               
# 
#     26                                               parameter S0 = 2'b00;
# 
#     27                                               parameter S1 = 2'b01;
# 
#     28                                               parameter S2 = 2'b10;
# 
#     29                                               
# 
#     30                                               // current state
# 
#     31              1                         12     always @(posedge clk)
# 
#     32                                                 if (rst)
# 
#     33              1                          3         current_state <= S0;
# 
#     34                                                 else
# 
#     35              1                          9         current_state <= next_state;
# 
#     36                                               
# 
#     37                                               // next state
# 
#     38              1                         13     always @*
# 
#     39                                               begin
# 
#     40                                                 case(current_state)
# 
#     41                                                   S0: begin
# 
#     42              1                          4           next_state = en ? S1 : S0;
# 
#     43              1                          4           rst_m = 1'b1;
# 
#     44              1                          4           rst_n = 1'b1;
# 
#     45                                                   end
# 
#     46                                                   S1: begin
# 
#     47              1                          4           rst_n = 1'b1;
# 
#     48              1                          4           rst_m = 1'b0;
# 
#     49              1                          4           next_state = en ? (max_tick_m ? S2 : S1) : S0;
# 
#     50                                                   end
# 
#     51                                                   S2: begin
# 
#     52              1                          4           rst_n = 1'b0;
# 
#     53              1                          4           rst_m = 1'b1;
# 
#     54              1                          4           next_state = en ? (max_tick_n ? S1 : S2) : S0;
# 
#     55                                                   end
# 
#     56                                                 endcase
# 
#     57                                               end
# 
#     58                                               
# 
#     59                                               //output logic
# 
#     60              1                          7     assign sq_wave = (current_state == S1) ? 1'b1 : 1'b0;
# 
# 
# Toggle Coverage:
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Toggles                         40        24        16    60.00%
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for instance /psqwg_tb/uut --
# 
#                                               Node      1H->0L      0L->1H  "Coverage"
#                                               ---------------------------------------
#                                                clk           1           1      100.00 
#                                 current_state[1-0]           1           1      100.00 
#                                                 en           1           1      100.00 
#                                             m[0-3]           0           0        0.00 
#                                         max_tick_m           1           1      100.00 
#                                         max_tick_n           1           1      100.00 
#                                             n[0-3]           0           0        0.00 
#                                    next_state[1-0]           1           1      100.00 
#                                                rst           1           1      100.00 
#                                              rst_m           1           1      100.00 
#                                              rst_n           1           1      100.00 
#                                            sq_wave           1           1      100.00 
# 
# Total Node Count     =         20 
# Toggled Node Count   =         12 
# Untoggled Node Count =          8 
# 
# Toggle Coverage      =      60.00% (24 of 40 bins)
# 
# =================================================================================
# === Instance: /psqwg_tb
# === Design Unit: work.psqwg_tb
# =================================================================================
# Statement Coverage:
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Statements                      21        21         0   100.00%
# 
# ================================Statement Details================================
# 
# Statement Coverage for instance /psqwg_tb --
# 
#     Line         Item                      Count     Source 
#     ----         ----                      -----     ------ 
#   File psqwg_tb.v
#     2                                                module psqwg_tb();
# 
#     3                                                
# 
#     4                                                localparam T = 20;
# 
#     5                                                
# 
#     6                                                reg clk_tb, rst_tb, en_tb;
# 
#     7                                                reg [3:0] m_tb;
# 
#     8                                                reg [3:0] n_tb;
# 
#     9                                                wire sq_wave_tb;
# 
#     10                                               
# 
#     11                                               psqwg uut(.clk(clk_tb), .rst(rst_tb), .m(m_tb), .n(n_tb), .sq_wave(sq_wave_tb), .en(en_tb));
# 
#     12                                               
# 
#     13                                               always
# 
#     14                                               begin
# 
#     15              1                         29       clk_tb = 1'b1;
# 
#     16              1                         29       #(T/2);
# 
#     17              1                         29       clk_tb = 1'b0;
# 
#     18              1                         29       #(T/2);
# 
#     19                                               end
# 
#     20                                               
# 
#     21                                               initial
# 
#     22                                               begin
# 
#     23              1                          1       rst_tb = 1'b1;
# 
#     24              1                          1       en_tb = 1'b0;
# 
#     25              1                          1       @(negedge clk_tb);
# 
#     26              1                          1       rst_tb = 1'b0;
# 
#     27              1                          1       en_tb = 1'b1;
# 
#     28              1                          1       m_tb = 4'b0001;
# 
#     29              1                          1       n_tb = 4'b0001;
# 
#     30              1                         20       repeat (20) @(negedge clk_tb);
# 
#     30              2                         20     
#     31              1                          1       rst_tb = 1'b1;
# 
#     32              1                          3       repeat (3) @(negedge clk_tb);
# 
#     32              2                          3     
#     33              1                          1       rst_tb = 1'b0;
# 
#     34              1                          1       en_tb = 1'b0;
# 
#     35              1                          5       repeat (5) @(negedge clk_tb);
# 
#     35              2                          5     
#     36              1                          1       $stop;
# 
# 
# Toggle Coverage:
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Toggles                         24         8        16    33.33%
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for instance /psqwg_tb --
# 
#                                               Node      1H->0L      0L->1H  "Coverage"
#                                               ---------------------------------------
#                                             clk_tb           1           1      100.00 
#                                              en_tb           1           1      100.00 
#                                          m_tb[3-0]           0           0        0.00 
#                                          n_tb[3-0]           0           0        0.00 
#                                             rst_tb           1           1      100.00 
#                                         sq_wave_tb           1           1      100.00 
# 
# Total Node Count     =         12 
# Toggled Node Count   =          4 
# Untoggled Node Count =          8 
# 
# Toggle Coverage      =      33.33% (8 of 24 bins)
# 
# 
# Total Coverage By Instance (filtered view): 86.25%
# 
# End time: 14:47:06 on Jun 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0


