|bank
WR_EN => D2R[80].OUTPUTSELECT
WR_EN => D2R[79].OUTPUTSELECT
WR_EN => D2R[78].OUTPUTSELECT
WR_EN => D2R[77].OUTPUTSELECT
WR_EN => D2R[76].OUTPUTSELECT
WR_EN => D2R[75].OUTPUTSELECT
WR_EN => D2R[74].OUTPUTSELECT
WR_EN => D2R[73].OUTPUTSELECT
WR_EN => D2R[72].OUTPUTSELECT
WR_EN => D2R[71].OUTPUTSELECT
WR_EN => D2R[70].OUTPUTSELECT
WR_EN => D2R[69].OUTPUTSELECT
WR_EN => D2R[68].OUTPUTSELECT
WR_EN => D2R[67].OUTPUTSELECT
WR_EN => D2R[66].OUTPUTSELECT
WR_EN => D2R[65].OUTPUTSELECT
WR_EN => D2R[64].OUTPUTSELECT
WR_EN => D2R[63].OUTPUTSELECT
WR_EN => D2R[62].OUTPUTSELECT
WR_EN => D2R[61].OUTPUTSELECT
WR_EN => D2R[60].OUTPUTSELECT
WR_EN => D2R[59].OUTPUTSELECT
WR_EN => D2R[58].OUTPUTSELECT
WR_EN => D2R[57].OUTPUTSELECT
WR_EN => D2R[56].OUTPUTSELECT
WR_EN => D2R[55].OUTPUTSELECT
WR_EN => D2R[54].OUTPUTSELECT
WR_EN => D2R[53].OUTPUTSELECT
WR_EN => D2R[52].OUTPUTSELECT
WR_EN => D2R[51].OUTPUTSELECT
WR_EN => D2R[50].OUTPUTSELECT
WR_EN => D2R[49].OUTPUTSELECT
WR_EN => D2R[48].OUTPUTSELECT
WR_EN => D2R[47].OUTPUTSELECT
WR_EN => D2R[46].OUTPUTSELECT
WR_EN => D2R[45].OUTPUTSELECT
WR_EN => D2R[44].OUTPUTSELECT
WR_EN => D2R[43].OUTPUTSELECT
WR_EN => D2R[42].OUTPUTSELECT
WR_EN => D2R[41].OUTPUTSELECT
WR_EN => D2R[40].OUTPUTSELECT
WR_EN => D2R[39].OUTPUTSELECT
WR_EN => D2R[38].OUTPUTSELECT
WR_EN => D2R[37].OUTPUTSELECT
WR_EN => D2R[36].OUTPUTSELECT
WR_EN => D2R[35].OUTPUTSELECT
WR_EN => D2R[34].OUTPUTSELECT
WR_EN => D2R[33].OUTPUTSELECT
WR_EN => D2R[32].OUTPUTSELECT
WR_EN => D2R[31].OUTPUTSELECT
WR_EN => D2R[30].OUTPUTSELECT
WR_EN => D2R[29].OUTPUTSELECT
WR_EN => D2R[28].OUTPUTSELECT
WR_EN => D2R[27].OUTPUTSELECT
WR_EN => D2R[26].OUTPUTSELECT
WR_EN => D2R[25].OUTPUTSELECT
WR_EN => D2R[24].OUTPUTSELECT
WR_EN => D2R[23].OUTPUTSELECT
WR_EN => D2R[22].OUTPUTSELECT
WR_EN => D2R[21].OUTPUTSELECT
WR_EN => D2R[20].OUTPUTSELECT
WR_EN => D2R[19].OUTPUTSELECT
WR_EN => D2R[18].OUTPUTSELECT
WR_EN => D2R[17].OUTPUTSELECT
WR_EN => D2R[16].OUTPUTSELECT
WR_EN => D2R[15].OUTPUTSELECT
WR_EN => D2R[14].OUTPUTSELECT
WR_EN => D2R[13].OUTPUTSELECT
WR_EN => D2R[12].OUTPUTSELECT
WR_EN => D2R[11].OUTPUTSELECT
WR_EN => D2R[10].OUTPUTSELECT
WR_EN => D2R[9].OUTPUTSELECT
WR_EN => D2R[8].OUTPUTSELECT
WR_EN => D2R[7].OUTPUTSELECT
WR_EN => D2R[6].OUTPUTSELECT
WR_EN => D2R[5].OUTPUTSELECT
WR_EN => D2R[4].OUTPUTSELECT
WR_EN => D2R[3].OUTPUTSELECT
WR_EN => D2R[2].OUTPUTSELECT
WR_EN => D2R[1].OUTPUTSELECT
WR_EN => D2R[0].OUTPUTSELECT
RD_EN => PLAYER_OUT.OE
RD_EN => DATA_OUT1[0].OE
RD_EN => DATA_OUT1[1].OE
RD_EN => DATA_OUT1[2].OE
RD_EN => DATA_OUT1[3].OE
gl_clear => ~NO_FANOUT~
clear => reg:Registers:0:regs.clear
clear => reg:Registers:1:regs.clear
clear => reg:Registers:2:regs.clear
clear => reg:Registers:3:regs.clear
clear => reg:Registers:4:regs.clear
clear => reg:Registers:5:regs.clear
clear => reg:Registers:6:regs.clear
clear => reg:Registers:7:regs.clear
clear => reg:Registers:8:regs.clear
clear => reg:Registers:9:regs.clear
clear => reg:Registers:10:regs.clear
clear => reg:Registers:11:regs.clear
clear => reg:Registers:12:regs.clear
clear => reg:Registers:13:regs.clear
clear => reg:Registers:14:regs.clear
clear => reg:Registers:15:regs.clear
clear => reg:Registers:16:regs.clear
clear => reg:Registers:17:regs.clear
clear => reg:Registers:18:regs.clear
clear => reg:Registers:19:regs.clear
clear => reg:Registers:20:regs.clear
clear => reg:Registers:21:regs.clear
clear => reg:Registers:22:regs.clear
clear => reg:Registers:23:regs.clear
clear => reg:Registers:24:regs.clear
clear => reg:Registers:25:regs.clear
clear => reg:Registers:26:regs.clear
clear => reg:Registers:27:regs.clear
clear => reg:Registers:28:regs.clear
clear => reg:Registers:29:regs.clear
clear => reg:Registers:30:regs.clear
clear => reg:Registers:31:regs.clear
clear => reg:Registers:32:regs.clear
clear => reg:Registers:33:regs.clear
clear => reg:Registers:34:regs.clear
clear => reg:Registers:35:regs.clear
clear => reg:Registers:36:regs.clear
clear => reg:Registers:37:regs.clear
clear => reg:Registers:38:regs.clear
clear => reg:Registers:39:regs.clear
clear => reg:Registers:40:regs.clear
clear => reg:Registers:41:regs.clear
clear => reg:Registers:42:regs.clear
clear => reg:Registers:43:regs.clear
clear => reg:Registers:44:regs.clear
clear => reg:Registers:45:regs.clear
clear => reg:Registers:46:regs.clear
clear => reg:Registers:47:regs.clear
clear => reg:Registers:48:regs.clear
clear => reg:Registers:49:regs.clear
clear => reg:Registers:50:regs.clear
clear => reg:Registers:51:regs.clear
clear => reg:Registers:52:regs.clear
clear => reg:Registers:53:regs.clear
clear => reg:Registers:54:regs.clear
clear => reg:Registers:55:regs.clear
clear => reg:Registers:56:regs.clear
clear => reg:Registers:57:regs.clear
clear => reg:Registers:58:regs.clear
clear => reg:Registers:59:regs.clear
clear => reg:Registers:60:regs.clear
clear => reg:Registers:61:regs.clear
clear => reg:Registers:62:regs.clear
clear => reg:Registers:63:regs.clear
clear => reg:Registers:64:regs.clear
clear => reg:Registers:65:regs.clear
clear => reg:Registers:66:regs.clear
clear => reg:Registers:67:regs.clear
clear => reg:Registers:68:regs.clear
clear => reg:Registers:69:regs.clear
clear => reg:Registers:70:regs.clear
clear => reg:Registers:71:regs.clear
clear => reg:Registers:72:regs.clear
clear => reg:Registers:73:regs.clear
clear => reg:Registers:74:regs.clear
clear => reg:Registers:75:regs.clear
clear => reg:Registers:76:regs.clear
clear => reg:Registers:77:regs.clear
clear => reg:Registers:78:regs.clear
clear => reg:Registers:79:regs.clear
clear => reg:Registers:80:regs.clear
clock => reg:Registers:0:regs.clk
clock => reg:Registers:1:regs.clk
clock => reg:Registers:2:regs.clk
clock => reg:Registers:3:regs.clk
clock => reg:Registers:4:regs.clk
clock => reg:Registers:5:regs.clk
clock => reg:Registers:6:regs.clk
clock => reg:Registers:7:regs.clk
clock => reg:Registers:8:regs.clk
clock => reg:Registers:9:regs.clk
clock => reg:Registers:10:regs.clk
clock => reg:Registers:11:regs.clk
clock => reg:Registers:12:regs.clk
clock => reg:Registers:13:regs.clk
clock => reg:Registers:14:regs.clk
clock => reg:Registers:15:regs.clk
clock => reg:Registers:16:regs.clk
clock => reg:Registers:17:regs.clk
clock => reg:Registers:18:regs.clk
clock => reg:Registers:19:regs.clk
clock => reg:Registers:20:regs.clk
clock => reg:Registers:21:regs.clk
clock => reg:Registers:22:regs.clk
clock => reg:Registers:23:regs.clk
clock => reg:Registers:24:regs.clk
clock => reg:Registers:25:regs.clk
clock => reg:Registers:26:regs.clk
clock => reg:Registers:27:regs.clk
clock => reg:Registers:28:regs.clk
clock => reg:Registers:29:regs.clk
clock => reg:Registers:30:regs.clk
clock => reg:Registers:31:regs.clk
clock => reg:Registers:32:regs.clk
clock => reg:Registers:33:regs.clk
clock => reg:Registers:34:regs.clk
clock => reg:Registers:35:regs.clk
clock => reg:Registers:36:regs.clk
clock => reg:Registers:37:regs.clk
clock => reg:Registers:38:regs.clk
clock => reg:Registers:39:regs.clk
clock => reg:Registers:40:regs.clk
clock => reg:Registers:41:regs.clk
clock => reg:Registers:42:regs.clk
clock => reg:Registers:43:regs.clk
clock => reg:Registers:44:regs.clk
clock => reg:Registers:45:regs.clk
clock => reg:Registers:46:regs.clk
clock => reg:Registers:47:regs.clk
clock => reg:Registers:48:regs.clk
clock => reg:Registers:49:regs.clk
clock => reg:Registers:50:regs.clk
clock => reg:Registers:51:regs.clk
clock => reg:Registers:52:regs.clk
clock => reg:Registers:53:regs.clk
clock => reg:Registers:54:regs.clk
clock => reg:Registers:55:regs.clk
clock => reg:Registers:56:regs.clk
clock => reg:Registers:57:regs.clk
clock => reg:Registers:58:regs.clk
clock => reg:Registers:59:regs.clk
clock => reg:Registers:60:regs.clk
clock => reg:Registers:61:regs.clk
clock => reg:Registers:62:regs.clk
clock => reg:Registers:63:regs.clk
clock => reg:Registers:64:regs.clk
clock => reg:Registers:65:regs.clk
clock => reg:Registers:66:regs.clk
clock => reg:Registers:67:regs.clk
clock => reg:Registers:68:regs.clk
clock => reg:Registers:69:regs.clk
clock => reg:Registers:70:regs.clk
clock => reg:Registers:71:regs.clk
clock => reg:Registers:72:regs.clk
clock => reg:Registers:73:regs.clk
clock => reg:Registers:74:regs.clk
clock => reg:Registers:75:regs.clk
clock => reg:Registers:76:regs.clk
clock => reg:Registers:77:regs.clk
clock => reg:Registers:78:regs.clk
clock => reg:Registers:79:regs.clk
clock => reg:Registers:80:regs.clk
WR_ADDR[0] => Decoder0.IN6
WR_ADDR[1] => Decoder0.IN5
WR_ADDR[2] => Decoder0.IN4
WR_ADDR[3] => Decoder0.IN3
WR_ADDR[4] => Decoder0.IN2
WR_ADDR[5] => Decoder0.IN1
WR_ADDR[6] => Decoder0.IN0
RD_ADDR1[0] => Mux0.IN53
RD_ADDR1[0] => Mux1.IN53
RD_ADDR1[0] => Mux2.IN53
RD_ADDR1[0] => Mux3.IN53
RD_ADDR1[0] => Mux4.IN53
RD_ADDR1[1] => Mux0.IN52
RD_ADDR1[1] => Mux1.IN52
RD_ADDR1[1] => Mux2.IN52
RD_ADDR1[1] => Mux3.IN52
RD_ADDR1[1] => Mux4.IN52
RD_ADDR1[2] => Mux0.IN51
RD_ADDR1[2] => Mux1.IN51
RD_ADDR1[2] => Mux2.IN51
RD_ADDR1[2] => Mux3.IN51
RD_ADDR1[2] => Mux4.IN51
RD_ADDR1[3] => Mux0.IN50
RD_ADDR1[3] => Mux1.IN50
RD_ADDR1[3] => Mux2.IN50
RD_ADDR1[3] => Mux3.IN50
RD_ADDR1[3] => Mux4.IN50
RD_ADDR1[4] => Mux0.IN49
RD_ADDR1[4] => Mux1.IN49
RD_ADDR1[4] => Mux2.IN49
RD_ADDR1[4] => Mux3.IN49
RD_ADDR1[4] => Mux4.IN49
RD_ADDR1[5] => Mux0.IN48
RD_ADDR1[5] => Mux1.IN48
RD_ADDR1[5] => Mux2.IN48
RD_ADDR1[5] => Mux3.IN48
RD_ADDR1[5] => Mux4.IN48
RD_ADDR1[6] => Mux0.IN47
RD_ADDR1[6] => Mux1.IN47
RD_ADDR1[6] => Mux2.IN47
RD_ADDR1[6] => Mux3.IN47
RD_ADDR1[6] => Mux4.IN47
DATA_IN[0] => reg:Registers:0:regs.data_in[0]
DATA_IN[0] => reg:Registers:1:regs.data_in[0]
DATA_IN[0] => reg:Registers:2:regs.data_in[0]
DATA_IN[0] => reg:Registers:3:regs.data_in[0]
DATA_IN[0] => reg:Registers:4:regs.data_in[0]
DATA_IN[0] => reg:Registers:5:regs.data_in[0]
DATA_IN[0] => reg:Registers:6:regs.data_in[0]
DATA_IN[0] => reg:Registers:7:regs.data_in[0]
DATA_IN[0] => reg:Registers:8:regs.data_in[0]
DATA_IN[0] => reg:Registers:9:regs.data_in[0]
DATA_IN[0] => reg:Registers:10:regs.data_in[0]
DATA_IN[0] => reg:Registers:11:regs.data_in[0]
DATA_IN[0] => reg:Registers:12:regs.data_in[0]
DATA_IN[0] => reg:Registers:13:regs.data_in[0]
DATA_IN[0] => reg:Registers:14:regs.data_in[0]
DATA_IN[0] => reg:Registers:15:regs.data_in[0]
DATA_IN[0] => reg:Registers:16:regs.data_in[0]
DATA_IN[0] => reg:Registers:17:regs.data_in[0]
DATA_IN[0] => reg:Registers:18:regs.data_in[0]
DATA_IN[0] => reg:Registers:19:regs.data_in[0]
DATA_IN[0] => reg:Registers:20:regs.data_in[0]
DATA_IN[0] => reg:Registers:21:regs.data_in[0]
DATA_IN[0] => reg:Registers:22:regs.data_in[0]
DATA_IN[0] => reg:Registers:23:regs.data_in[0]
DATA_IN[0] => reg:Registers:24:regs.data_in[0]
DATA_IN[0] => reg:Registers:25:regs.data_in[0]
DATA_IN[0] => reg:Registers:26:regs.data_in[0]
DATA_IN[0] => reg:Registers:27:regs.data_in[0]
DATA_IN[0] => reg:Registers:28:regs.data_in[0]
DATA_IN[0] => reg:Registers:29:regs.data_in[0]
DATA_IN[0] => reg:Registers:30:regs.data_in[0]
DATA_IN[0] => reg:Registers:31:regs.data_in[0]
DATA_IN[0] => reg:Registers:32:regs.data_in[0]
DATA_IN[0] => reg:Registers:33:regs.data_in[0]
DATA_IN[0] => reg:Registers:34:regs.data_in[0]
DATA_IN[0] => reg:Registers:35:regs.data_in[0]
DATA_IN[0] => reg:Registers:36:regs.data_in[0]
DATA_IN[0] => reg:Registers:37:regs.data_in[0]
DATA_IN[0] => reg:Registers:38:regs.data_in[0]
DATA_IN[0] => reg:Registers:39:regs.data_in[0]
DATA_IN[0] => reg:Registers:40:regs.data_in[0]
DATA_IN[0] => reg:Registers:41:regs.data_in[0]
DATA_IN[0] => reg:Registers:42:regs.data_in[0]
DATA_IN[0] => reg:Registers:43:regs.data_in[0]
DATA_IN[0] => reg:Registers:44:regs.data_in[0]
DATA_IN[0] => reg:Registers:45:regs.data_in[0]
DATA_IN[0] => reg:Registers:46:regs.data_in[0]
DATA_IN[0] => reg:Registers:47:regs.data_in[0]
DATA_IN[0] => reg:Registers:48:regs.data_in[0]
DATA_IN[0] => reg:Registers:49:regs.data_in[0]
DATA_IN[0] => reg:Registers:50:regs.data_in[0]
DATA_IN[0] => reg:Registers:51:regs.data_in[0]
DATA_IN[0] => reg:Registers:52:regs.data_in[0]
DATA_IN[0] => reg:Registers:53:regs.data_in[0]
DATA_IN[0] => reg:Registers:54:regs.data_in[0]
DATA_IN[0] => reg:Registers:55:regs.data_in[0]
DATA_IN[0] => reg:Registers:56:regs.data_in[0]
DATA_IN[0] => reg:Registers:57:regs.data_in[0]
DATA_IN[0] => reg:Registers:58:regs.data_in[0]
DATA_IN[0] => reg:Registers:59:regs.data_in[0]
DATA_IN[0] => reg:Registers:60:regs.data_in[0]
DATA_IN[0] => reg:Registers:61:regs.data_in[0]
DATA_IN[0] => reg:Registers:62:regs.data_in[0]
DATA_IN[0] => reg:Registers:63:regs.data_in[0]
DATA_IN[0] => reg:Registers:64:regs.data_in[0]
DATA_IN[0] => reg:Registers:65:regs.data_in[0]
DATA_IN[0] => reg:Registers:66:regs.data_in[0]
DATA_IN[0] => reg:Registers:67:regs.data_in[0]
DATA_IN[0] => reg:Registers:68:regs.data_in[0]
DATA_IN[0] => reg:Registers:69:regs.data_in[0]
DATA_IN[0] => reg:Registers:70:regs.data_in[0]
DATA_IN[0] => reg:Registers:71:regs.data_in[0]
DATA_IN[0] => reg:Registers:72:regs.data_in[0]
DATA_IN[0] => reg:Registers:73:regs.data_in[0]
DATA_IN[0] => reg:Registers:74:regs.data_in[0]
DATA_IN[0] => reg:Registers:75:regs.data_in[0]
DATA_IN[0] => reg:Registers:76:regs.data_in[0]
DATA_IN[0] => reg:Registers:77:regs.data_in[0]
DATA_IN[0] => reg:Registers:78:regs.data_in[0]
DATA_IN[0] => reg:Registers:79:regs.data_in[0]
DATA_IN[0] => reg:Registers:80:regs.data_in[0]
DATA_IN[1] => reg:Registers:0:regs.data_in[1]
DATA_IN[1] => reg:Registers:1:regs.data_in[1]
DATA_IN[1] => reg:Registers:2:regs.data_in[1]
DATA_IN[1] => reg:Registers:3:regs.data_in[1]
DATA_IN[1] => reg:Registers:4:regs.data_in[1]
DATA_IN[1] => reg:Registers:5:regs.data_in[1]
DATA_IN[1] => reg:Registers:6:regs.data_in[1]
DATA_IN[1] => reg:Registers:7:regs.data_in[1]
DATA_IN[1] => reg:Registers:8:regs.data_in[1]
DATA_IN[1] => reg:Registers:9:regs.data_in[1]
DATA_IN[1] => reg:Registers:10:regs.data_in[1]
DATA_IN[1] => reg:Registers:11:regs.data_in[1]
DATA_IN[1] => reg:Registers:12:regs.data_in[1]
DATA_IN[1] => reg:Registers:13:regs.data_in[1]
DATA_IN[1] => reg:Registers:14:regs.data_in[1]
DATA_IN[1] => reg:Registers:15:regs.data_in[1]
DATA_IN[1] => reg:Registers:16:regs.data_in[1]
DATA_IN[1] => reg:Registers:17:regs.data_in[1]
DATA_IN[1] => reg:Registers:18:regs.data_in[1]
DATA_IN[1] => reg:Registers:19:regs.data_in[1]
DATA_IN[1] => reg:Registers:20:regs.data_in[1]
DATA_IN[1] => reg:Registers:21:regs.data_in[1]
DATA_IN[1] => reg:Registers:22:regs.data_in[1]
DATA_IN[1] => reg:Registers:23:regs.data_in[1]
DATA_IN[1] => reg:Registers:24:regs.data_in[1]
DATA_IN[1] => reg:Registers:25:regs.data_in[1]
DATA_IN[1] => reg:Registers:26:regs.data_in[1]
DATA_IN[1] => reg:Registers:27:regs.data_in[1]
DATA_IN[1] => reg:Registers:28:regs.data_in[1]
DATA_IN[1] => reg:Registers:29:regs.data_in[1]
DATA_IN[1] => reg:Registers:30:regs.data_in[1]
DATA_IN[1] => reg:Registers:31:regs.data_in[1]
DATA_IN[1] => reg:Registers:32:regs.data_in[1]
DATA_IN[1] => reg:Registers:33:regs.data_in[1]
DATA_IN[1] => reg:Registers:34:regs.data_in[1]
DATA_IN[1] => reg:Registers:35:regs.data_in[1]
DATA_IN[1] => reg:Registers:36:regs.data_in[1]
DATA_IN[1] => reg:Registers:37:regs.data_in[1]
DATA_IN[1] => reg:Registers:38:regs.data_in[1]
DATA_IN[1] => reg:Registers:39:regs.data_in[1]
DATA_IN[1] => reg:Registers:40:regs.data_in[1]
DATA_IN[1] => reg:Registers:41:regs.data_in[1]
DATA_IN[1] => reg:Registers:42:regs.data_in[1]
DATA_IN[1] => reg:Registers:43:regs.data_in[1]
DATA_IN[1] => reg:Registers:44:regs.data_in[1]
DATA_IN[1] => reg:Registers:45:regs.data_in[1]
DATA_IN[1] => reg:Registers:46:regs.data_in[1]
DATA_IN[1] => reg:Registers:47:regs.data_in[1]
DATA_IN[1] => reg:Registers:48:regs.data_in[1]
DATA_IN[1] => reg:Registers:49:regs.data_in[1]
DATA_IN[1] => reg:Registers:50:regs.data_in[1]
DATA_IN[1] => reg:Registers:51:regs.data_in[1]
DATA_IN[1] => reg:Registers:52:regs.data_in[1]
DATA_IN[1] => reg:Registers:53:regs.data_in[1]
DATA_IN[1] => reg:Registers:54:regs.data_in[1]
DATA_IN[1] => reg:Registers:55:regs.data_in[1]
DATA_IN[1] => reg:Registers:56:regs.data_in[1]
DATA_IN[1] => reg:Registers:57:regs.data_in[1]
DATA_IN[1] => reg:Registers:58:regs.data_in[1]
DATA_IN[1] => reg:Registers:59:regs.data_in[1]
DATA_IN[1] => reg:Registers:60:regs.data_in[1]
DATA_IN[1] => reg:Registers:61:regs.data_in[1]
DATA_IN[1] => reg:Registers:62:regs.data_in[1]
DATA_IN[1] => reg:Registers:63:regs.data_in[1]
DATA_IN[1] => reg:Registers:64:regs.data_in[1]
DATA_IN[1] => reg:Registers:65:regs.data_in[1]
DATA_IN[1] => reg:Registers:66:regs.data_in[1]
DATA_IN[1] => reg:Registers:67:regs.data_in[1]
DATA_IN[1] => reg:Registers:68:regs.data_in[1]
DATA_IN[1] => reg:Registers:69:regs.data_in[1]
DATA_IN[1] => reg:Registers:70:regs.data_in[1]
DATA_IN[1] => reg:Registers:71:regs.data_in[1]
DATA_IN[1] => reg:Registers:72:regs.data_in[1]
DATA_IN[1] => reg:Registers:73:regs.data_in[1]
DATA_IN[1] => reg:Registers:74:regs.data_in[1]
DATA_IN[1] => reg:Registers:75:regs.data_in[1]
DATA_IN[1] => reg:Registers:76:regs.data_in[1]
DATA_IN[1] => reg:Registers:77:regs.data_in[1]
DATA_IN[1] => reg:Registers:78:regs.data_in[1]
DATA_IN[1] => reg:Registers:79:regs.data_in[1]
DATA_IN[1] => reg:Registers:80:regs.data_in[1]
DATA_IN[2] => reg:Registers:0:regs.data_in[2]
DATA_IN[2] => reg:Registers:1:regs.data_in[2]
DATA_IN[2] => reg:Registers:2:regs.data_in[2]
DATA_IN[2] => reg:Registers:3:regs.data_in[2]
DATA_IN[2] => reg:Registers:4:regs.data_in[2]
DATA_IN[2] => reg:Registers:5:regs.data_in[2]
DATA_IN[2] => reg:Registers:6:regs.data_in[2]
DATA_IN[2] => reg:Registers:7:regs.data_in[2]
DATA_IN[2] => reg:Registers:8:regs.data_in[2]
DATA_IN[2] => reg:Registers:9:regs.data_in[2]
DATA_IN[2] => reg:Registers:10:regs.data_in[2]
DATA_IN[2] => reg:Registers:11:regs.data_in[2]
DATA_IN[2] => reg:Registers:12:regs.data_in[2]
DATA_IN[2] => reg:Registers:13:regs.data_in[2]
DATA_IN[2] => reg:Registers:14:regs.data_in[2]
DATA_IN[2] => reg:Registers:15:regs.data_in[2]
DATA_IN[2] => reg:Registers:16:regs.data_in[2]
DATA_IN[2] => reg:Registers:17:regs.data_in[2]
DATA_IN[2] => reg:Registers:18:regs.data_in[2]
DATA_IN[2] => reg:Registers:19:regs.data_in[2]
DATA_IN[2] => reg:Registers:20:regs.data_in[2]
DATA_IN[2] => reg:Registers:21:regs.data_in[2]
DATA_IN[2] => reg:Registers:22:regs.data_in[2]
DATA_IN[2] => reg:Registers:23:regs.data_in[2]
DATA_IN[2] => reg:Registers:24:regs.data_in[2]
DATA_IN[2] => reg:Registers:25:regs.data_in[2]
DATA_IN[2] => reg:Registers:26:regs.data_in[2]
DATA_IN[2] => reg:Registers:27:regs.data_in[2]
DATA_IN[2] => reg:Registers:28:regs.data_in[2]
DATA_IN[2] => reg:Registers:29:regs.data_in[2]
DATA_IN[2] => reg:Registers:30:regs.data_in[2]
DATA_IN[2] => reg:Registers:31:regs.data_in[2]
DATA_IN[2] => reg:Registers:32:regs.data_in[2]
DATA_IN[2] => reg:Registers:33:regs.data_in[2]
DATA_IN[2] => reg:Registers:34:regs.data_in[2]
DATA_IN[2] => reg:Registers:35:regs.data_in[2]
DATA_IN[2] => reg:Registers:36:regs.data_in[2]
DATA_IN[2] => reg:Registers:37:regs.data_in[2]
DATA_IN[2] => reg:Registers:38:regs.data_in[2]
DATA_IN[2] => reg:Registers:39:regs.data_in[2]
DATA_IN[2] => reg:Registers:40:regs.data_in[2]
DATA_IN[2] => reg:Registers:41:regs.data_in[2]
DATA_IN[2] => reg:Registers:42:regs.data_in[2]
DATA_IN[2] => reg:Registers:43:regs.data_in[2]
DATA_IN[2] => reg:Registers:44:regs.data_in[2]
DATA_IN[2] => reg:Registers:45:regs.data_in[2]
DATA_IN[2] => reg:Registers:46:regs.data_in[2]
DATA_IN[2] => reg:Registers:47:regs.data_in[2]
DATA_IN[2] => reg:Registers:48:regs.data_in[2]
DATA_IN[2] => reg:Registers:49:regs.data_in[2]
DATA_IN[2] => reg:Registers:50:regs.data_in[2]
DATA_IN[2] => reg:Registers:51:regs.data_in[2]
DATA_IN[2] => reg:Registers:52:regs.data_in[2]
DATA_IN[2] => reg:Registers:53:regs.data_in[2]
DATA_IN[2] => reg:Registers:54:regs.data_in[2]
DATA_IN[2] => reg:Registers:55:regs.data_in[2]
DATA_IN[2] => reg:Registers:56:regs.data_in[2]
DATA_IN[2] => reg:Registers:57:regs.data_in[2]
DATA_IN[2] => reg:Registers:58:regs.data_in[2]
DATA_IN[2] => reg:Registers:59:regs.data_in[2]
DATA_IN[2] => reg:Registers:60:regs.data_in[2]
DATA_IN[2] => reg:Registers:61:regs.data_in[2]
DATA_IN[2] => reg:Registers:62:regs.data_in[2]
DATA_IN[2] => reg:Registers:63:regs.data_in[2]
DATA_IN[2] => reg:Registers:64:regs.data_in[2]
DATA_IN[2] => reg:Registers:65:regs.data_in[2]
DATA_IN[2] => reg:Registers:66:regs.data_in[2]
DATA_IN[2] => reg:Registers:67:regs.data_in[2]
DATA_IN[2] => reg:Registers:68:regs.data_in[2]
DATA_IN[2] => reg:Registers:69:regs.data_in[2]
DATA_IN[2] => reg:Registers:70:regs.data_in[2]
DATA_IN[2] => reg:Registers:71:regs.data_in[2]
DATA_IN[2] => reg:Registers:72:regs.data_in[2]
DATA_IN[2] => reg:Registers:73:regs.data_in[2]
DATA_IN[2] => reg:Registers:74:regs.data_in[2]
DATA_IN[2] => reg:Registers:75:regs.data_in[2]
DATA_IN[2] => reg:Registers:76:regs.data_in[2]
DATA_IN[2] => reg:Registers:77:regs.data_in[2]
DATA_IN[2] => reg:Registers:78:regs.data_in[2]
DATA_IN[2] => reg:Registers:79:regs.data_in[2]
DATA_IN[2] => reg:Registers:80:regs.data_in[2]
DATA_IN[3] => reg:Registers:0:regs.data_in[3]
DATA_IN[3] => reg:Registers:1:regs.data_in[3]
DATA_IN[3] => reg:Registers:2:regs.data_in[3]
DATA_IN[3] => reg:Registers:3:regs.data_in[3]
DATA_IN[3] => reg:Registers:4:regs.data_in[3]
DATA_IN[3] => reg:Registers:5:regs.data_in[3]
DATA_IN[3] => reg:Registers:6:regs.data_in[3]
DATA_IN[3] => reg:Registers:7:regs.data_in[3]
DATA_IN[3] => reg:Registers:8:regs.data_in[3]
DATA_IN[3] => reg:Registers:9:regs.data_in[3]
DATA_IN[3] => reg:Registers:10:regs.data_in[3]
DATA_IN[3] => reg:Registers:11:regs.data_in[3]
DATA_IN[3] => reg:Registers:12:regs.data_in[3]
DATA_IN[3] => reg:Registers:13:regs.data_in[3]
DATA_IN[3] => reg:Registers:14:regs.data_in[3]
DATA_IN[3] => reg:Registers:15:regs.data_in[3]
DATA_IN[3] => reg:Registers:16:regs.data_in[3]
DATA_IN[3] => reg:Registers:17:regs.data_in[3]
DATA_IN[3] => reg:Registers:18:regs.data_in[3]
DATA_IN[3] => reg:Registers:19:regs.data_in[3]
DATA_IN[3] => reg:Registers:20:regs.data_in[3]
DATA_IN[3] => reg:Registers:21:regs.data_in[3]
DATA_IN[3] => reg:Registers:22:regs.data_in[3]
DATA_IN[3] => reg:Registers:23:regs.data_in[3]
DATA_IN[3] => reg:Registers:24:regs.data_in[3]
DATA_IN[3] => reg:Registers:25:regs.data_in[3]
DATA_IN[3] => reg:Registers:26:regs.data_in[3]
DATA_IN[3] => reg:Registers:27:regs.data_in[3]
DATA_IN[3] => reg:Registers:28:regs.data_in[3]
DATA_IN[3] => reg:Registers:29:regs.data_in[3]
DATA_IN[3] => reg:Registers:30:regs.data_in[3]
DATA_IN[3] => reg:Registers:31:regs.data_in[3]
DATA_IN[3] => reg:Registers:32:regs.data_in[3]
DATA_IN[3] => reg:Registers:33:regs.data_in[3]
DATA_IN[3] => reg:Registers:34:regs.data_in[3]
DATA_IN[3] => reg:Registers:35:regs.data_in[3]
DATA_IN[3] => reg:Registers:36:regs.data_in[3]
DATA_IN[3] => reg:Registers:37:regs.data_in[3]
DATA_IN[3] => reg:Registers:38:regs.data_in[3]
DATA_IN[3] => reg:Registers:39:regs.data_in[3]
DATA_IN[3] => reg:Registers:40:regs.data_in[3]
DATA_IN[3] => reg:Registers:41:regs.data_in[3]
DATA_IN[3] => reg:Registers:42:regs.data_in[3]
DATA_IN[3] => reg:Registers:43:regs.data_in[3]
DATA_IN[3] => reg:Registers:44:regs.data_in[3]
DATA_IN[3] => reg:Registers:45:regs.data_in[3]
DATA_IN[3] => reg:Registers:46:regs.data_in[3]
DATA_IN[3] => reg:Registers:47:regs.data_in[3]
DATA_IN[3] => reg:Registers:48:regs.data_in[3]
DATA_IN[3] => reg:Registers:49:regs.data_in[3]
DATA_IN[3] => reg:Registers:50:regs.data_in[3]
DATA_IN[3] => reg:Registers:51:regs.data_in[3]
DATA_IN[3] => reg:Registers:52:regs.data_in[3]
DATA_IN[3] => reg:Registers:53:regs.data_in[3]
DATA_IN[3] => reg:Registers:54:regs.data_in[3]
DATA_IN[3] => reg:Registers:55:regs.data_in[3]
DATA_IN[3] => reg:Registers:56:regs.data_in[3]
DATA_IN[3] => reg:Registers:57:regs.data_in[3]
DATA_IN[3] => reg:Registers:58:regs.data_in[3]
DATA_IN[3] => reg:Registers:59:regs.data_in[3]
DATA_IN[3] => reg:Registers:60:regs.data_in[3]
DATA_IN[3] => reg:Registers:61:regs.data_in[3]
DATA_IN[3] => reg:Registers:62:regs.data_in[3]
DATA_IN[3] => reg:Registers:63:regs.data_in[3]
DATA_IN[3] => reg:Registers:64:regs.data_in[3]
DATA_IN[3] => reg:Registers:65:regs.data_in[3]
DATA_IN[3] => reg:Registers:66:regs.data_in[3]
DATA_IN[3] => reg:Registers:67:regs.data_in[3]
DATA_IN[3] => reg:Registers:68:regs.data_in[3]
DATA_IN[3] => reg:Registers:69:regs.data_in[3]
DATA_IN[3] => reg:Registers:70:regs.data_in[3]
DATA_IN[3] => reg:Registers:71:regs.data_in[3]
DATA_IN[3] => reg:Registers:72:regs.data_in[3]
DATA_IN[3] => reg:Registers:73:regs.data_in[3]
DATA_IN[3] => reg:Registers:74:regs.data_in[3]
DATA_IN[3] => reg:Registers:75:regs.data_in[3]
DATA_IN[3] => reg:Registers:76:regs.data_in[3]
DATA_IN[3] => reg:Registers:77:regs.data_in[3]
DATA_IN[3] => reg:Registers:78:regs.data_in[3]
DATA_IN[3] => reg:Registers:79:regs.data_in[3]
DATA_IN[3] => reg:Registers:80:regs.data_in[3]
Player_in => reg:Registers:0:regs.player_in
Player_in => reg:Registers:1:regs.player_in
Player_in => reg:Registers:2:regs.player_in
Player_in => reg:Registers:3:regs.player_in
Player_in => reg:Registers:4:regs.player_in
Player_in => reg:Registers:5:regs.player_in
Player_in => reg:Registers:6:regs.player_in
Player_in => reg:Registers:7:regs.player_in
Player_in => reg:Registers:8:regs.player_in
Player_in => reg:Registers:9:regs.player_in
Player_in => reg:Registers:10:regs.player_in
Player_in => reg:Registers:11:regs.player_in
Player_in => reg:Registers:12:regs.player_in
Player_in => reg:Registers:13:regs.player_in
Player_in => reg:Registers:14:regs.player_in
Player_in => reg:Registers:15:regs.player_in
Player_in => reg:Registers:16:regs.player_in
Player_in => reg:Registers:17:regs.player_in
Player_in => reg:Registers:18:regs.player_in
Player_in => reg:Registers:19:regs.player_in
Player_in => reg:Registers:20:regs.player_in
Player_in => reg:Registers:21:regs.player_in
Player_in => reg:Registers:22:regs.player_in
Player_in => reg:Registers:23:regs.player_in
Player_in => reg:Registers:24:regs.player_in
Player_in => reg:Registers:25:regs.player_in
Player_in => reg:Registers:26:regs.player_in
Player_in => reg:Registers:27:regs.player_in
Player_in => reg:Registers:28:regs.player_in
Player_in => reg:Registers:29:regs.player_in
Player_in => reg:Registers:30:regs.player_in
Player_in => reg:Registers:31:regs.player_in
Player_in => reg:Registers:32:regs.player_in
Player_in => reg:Registers:33:regs.player_in
Player_in => reg:Registers:34:regs.player_in
Player_in => reg:Registers:35:regs.player_in
Player_in => reg:Registers:36:regs.player_in
Player_in => reg:Registers:37:regs.player_in
Player_in => reg:Registers:38:regs.player_in
Player_in => reg:Registers:39:regs.player_in
Player_in => reg:Registers:40:regs.player_in
Player_in => reg:Registers:41:regs.player_in
Player_in => reg:Registers:42:regs.player_in
Player_in => reg:Registers:43:regs.player_in
Player_in => reg:Registers:44:regs.player_in
Player_in => reg:Registers:45:regs.player_in
Player_in => reg:Registers:46:regs.player_in
Player_in => reg:Registers:47:regs.player_in
Player_in => reg:Registers:48:regs.player_in
Player_in => reg:Registers:49:regs.player_in
Player_in => reg:Registers:50:regs.player_in
Player_in => reg:Registers:51:regs.player_in
Player_in => reg:Registers:52:regs.player_in
Player_in => reg:Registers:53:regs.player_in
Player_in => reg:Registers:54:regs.player_in
Player_in => reg:Registers:55:regs.player_in
Player_in => reg:Registers:56:regs.player_in
Player_in => reg:Registers:57:regs.player_in
Player_in => reg:Registers:58:regs.player_in
Player_in => reg:Registers:59:regs.player_in
Player_in => reg:Registers:60:regs.player_in
Player_in => reg:Registers:61:regs.player_in
Player_in => reg:Registers:62:regs.player_in
Player_in => reg:Registers:63:regs.player_in
Player_in => reg:Registers:64:regs.player_in
Player_in => reg:Registers:65:regs.player_in
Player_in => reg:Registers:66:regs.player_in
Player_in => reg:Registers:67:regs.player_in
Player_in => reg:Registers:68:regs.player_in
Player_in => reg:Registers:69:regs.player_in
Player_in => reg:Registers:70:regs.player_in
Player_in => reg:Registers:71:regs.player_in
Player_in => reg:Registers:72:regs.player_in
Player_in => reg:Registers:73:regs.player_in
Player_in => reg:Registers:74:regs.player_in
Player_in => reg:Registers:75:regs.player_in
Player_in => reg:Registers:76:regs.player_in
Player_in => reg:Registers:77:regs.player_in
Player_in => reg:Registers:78:regs.player_in
Player_in => reg:Registers:79:regs.player_in
Player_in => reg:Registers:80:regs.player_in
DATA_OUT1[0] <= DATA_OUT1[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT1[1] <= DATA_OUT1[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT1[2] <= DATA_OUT1[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT1[3] <= DATA_OUT1[3].DB_MAX_OUTPUT_PORT_TYPE
PLAYER_OUT <= PLAYER_OUT.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:0:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:1:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:2:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:3:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:4:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:5:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:6:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:7:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:8:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:9:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:10:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:11:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:12:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:13:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:14:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:15:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:16:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:17:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:18:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:19:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:20:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:21:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:22:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:23:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:24:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:25:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:26:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:27:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:28:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:29:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:30:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:31:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:32:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:33:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:34:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:35:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:36:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:37:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:38:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:39:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:40:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:41:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:42:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:43:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:44:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:45:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:46:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:47:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:48:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:49:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:50:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:51:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:52:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:53:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:54:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:55:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:56:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:57:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:58:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:59:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:60:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:61:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:62:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:63:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:64:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:65:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:66:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:67:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:68:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:69:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:70:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:71:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:72:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:73:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:74:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:75:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:76:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:77:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:78:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:79:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bank|reg:\Registers:80:regs
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => player_out.OUTPUTSELECT
load => data_out[3]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[0]~reg0.ENA
load => player_out~reg0.ENA
clear => player_out~reg0.ALOAD
clear => data_out[0]~reg0.ALOAD
clear => data_out[1]~reg0.ALOAD
clear => data_out[2]~reg0.ALOAD
clear => data_out[3]~reg0.ALOAD
clk => player_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
player_in => player_out~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_out <= player_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


