// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_8_5_3_0_4u_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_data_V_TDATA,
        data_V_data_V_TVALID,
        data_V_data_V_TREADY,
        res_V_data_0_V_din,
        res_V_data_0_V_full_n,
        res_V_data_0_V_write,
        res_V_data_1_V_din,
        res_V_data_1_V_full_n,
        res_V_data_1_V_write,
        res_V_data_2_V_din,
        res_V_data_2_V_full_n,
        res_V_data_2_V_write,
        res_V_data_3_V_din,
        res_V_data_3_V_full_n,
        res_V_data_3_V_write
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_state3 = 16'd4;
parameter    ap_ST_fsm_state4 = 16'd8;
parameter    ap_ST_fsm_state5 = 16'd16;
parameter    ap_ST_fsm_state6 = 16'd32;
parameter    ap_ST_fsm_state7 = 16'd64;
parameter    ap_ST_fsm_state8 = 16'd128;
parameter    ap_ST_fsm_state9 = 16'd256;
parameter    ap_ST_fsm_state10 = 16'd512;
parameter    ap_ST_fsm_state11 = 16'd1024;
parameter    ap_ST_fsm_state12 = 16'd2048;
parameter    ap_ST_fsm_state13 = 16'd4096;
parameter    ap_ST_fsm_state14 = 16'd8192;
parameter    ap_ST_fsm_state15 = 16'd16384;
parameter    ap_ST_fsm_state16 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_data_V_TDATA;
input   data_V_data_V_TVALID;
output   data_V_data_V_TREADY;
output  [15:0] res_V_data_0_V_din;
input   res_V_data_0_V_full_n;
output   res_V_data_0_V_write;
output  [15:0] res_V_data_1_V_din;
input   res_V_data_1_V_full_n;
output   res_V_data_1_V_write;
output  [15:0] res_V_data_2_V_din;
input   res_V_data_2_V_full_n;
output   res_V_data_2_V_write;
output  [15:0] res_V_data_3_V_din;
input   res_V_data_3_V_full_n;
output   res_V_data_3_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_data_V_TREADY;
reg res_V_data_0_V_write;
reg res_V_data_1_V_write;
reg res_V_data_2_V_write;
reg res_V_data_3_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [31:0] pX_1;
reg   [31:0] sX_1;
reg   [31:0] pY_1;
reg   [31:0] sY_1;
reg   [15:0] kernel_data_V_1170;
reg   [15:0] kernel_data_V_5;
reg   [15:0] kernel_data_V_9;
reg   [15:0] kernel_data_V_13;
reg   [15:0] kernel_data_V_2;
reg   [15:0] kernel_data_V_6;
reg   [15:0] kernel_data_V_10;
reg   [15:0] kernel_data_V_14;
reg   [15:0] kernel_data_V_3;
reg   [15:0] kernel_data_V_7;
reg   [15:0] kernel_data_V_11;
reg   [15:0] kernel_data_V_15;
reg    line_buffer_Array_V_0_0_ce0;
reg    line_buffer_Array_V_0_0_we0;
wire   [15:0] line_buffer_Array_V_0_0_q0;
reg    line_buffer_Array_V_1169_0_ce0;
reg    line_buffer_Array_V_1169_0_we0;
wire   [15:0] line_buffer_Array_V_1169_0_q0;
reg    line_buffer_Array_V_2_0_ce0;
reg    line_buffer_Array_V_2_0_we0;
wire   [15:0] line_buffer_Array_V_2_0_q0;
reg    data_V_data_V_TDATA_blk_n;
wire    ap_CS_fsm_state9;
reg    res_V_data_0_V_blk_n;
wire    ap_CS_fsm_state15;
reg   [0:0] icmp_ln79_reg_2406;
reg   [0:0] and_ln289_2_reg_2460;
reg    res_V_data_1_V_blk_n;
reg    res_V_data_2_V_blk_n;
reg    res_V_data_3_V_blk_n;
wire   [15:0] grp_fu_804_p4;
reg   [15:0] reg_870;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state12;
wire   [15:0] grp_fu_814_p4;
reg   [15:0] reg_874;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state13;
wire   [15:0] grp_fu_824_p4;
reg   [15:0] reg_878;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state11;
reg   [15:0] reg_882;
reg   [14:0] reg_886;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln79_fu_890_p2;
wire    ap_CS_fsm_state2;
wire   [9:0] add_ln79_fu_896_p2;
reg   [9:0] add_ln79_reg_2410;
reg  signed [15:0] kernel_data_V_1170_load_reg_2415;
reg  signed [15:0] kernel_data_V_2_load_reg_2423;
reg   [31:0] sX_1_load_reg_2428;
wire   [0:0] icmp_ln289_fu_920_p2;
reg   [0:0] icmp_ln289_reg_2433;
reg   [31:0] sY_1_load_reg_2438;
wire   [0:0] icmp_ln289_1_fu_930_p2;
reg   [0:0] icmp_ln289_1_reg_2443;
reg   [31:0] pY_1_load_reg_2448;
reg   [31:0] pX_1_load_reg_2454;
wire   [0:0] and_ln289_2_fu_968_p2;
wire  signed [23:0] sext_ln1118_437_fu_980_p1;
reg  signed [23:0] sext_ln1118_437_reg_2464;
wire   [15:0] add_ln703_fu_986_p2;
reg   [15:0] add_ln703_reg_2469;
wire   [15:0] grp_fu_844_p2;
reg   [15:0] add_ln703_447_reg_2474;
reg   [14:0] trunc_ln708_436_reg_2479;
wire  signed [23:0] sext_ln1118_438_fu_1016_p1;
reg  signed [23:0] sext_ln1118_438_reg_2484;
reg   [15:0] trunc_ln708_437_reg_2490;
wire   [15:0] grp_fu_834_p4;
reg   [15:0] trunc_ln708_438_reg_2495;
reg  signed [15:0] kernel_data_V_5_load_reg_2500;
reg  signed [15:0] kernel_data_V_6_load_reg_2508;
reg   [14:0] trunc_ln708_449_reg_2517;
wire   [15:0] add_ln703_463_fu_1056_p2;
reg   [15:0] add_ln703_463_reg_2522;
reg  signed [15:0] kernel_data_V_9_load_reg_2527;
reg  signed [15:0] kernel_data_V_7_load_reg_2532;
wire  signed [23:0] sext_ln1118_463_fu_1086_p1;
reg  signed [23:0] sext_ln1118_463_reg_2539;
reg   [15:0] add_ln703_434_reg_2545;
wire   [15:0] add_ln703_450_fu_1091_p2;
reg   [15:0] add_ln703_450_reg_2550;
reg   [8:0] trunc_ln708_456_reg_2555;
reg   [14:0] trunc_ln708_462_reg_2560;
wire  signed [23:0] sext_ln1118_464_fu_1164_p1;
reg  signed [23:0] sext_ln1118_464_reg_2565;
reg   [14:0] trunc_ln708_465_reg_2571;
reg   [15:0] trunc_ln708_466_reg_2576;
wire   [15:0] add_ln703_465_fu_1207_p2;
reg   [15:0] add_ln703_465_reg_2581;
reg  signed [15:0] kernel_data_V_11_load_reg_2586;
reg   [13:0] trunc_ln708_471_reg_2594;
wire   [15:0] add_ln703_482_fu_1242_p2;
reg   [15:0] add_ln703_482_reg_2599;
reg   [15:0] trunc_ln708_478_reg_2604;
reg   [15:0] trunc_ln708_480_reg_2609;
wire   [15:0] add_ln703_467_fu_1260_p2;
reg   [15:0] add_ln703_467_reg_2614;
reg  signed [15:0] tmp_data_0_V_reg_2619;
reg  signed [15:0] DataOut_V_1_reg_2626;
reg   [15:0] DataOut_V_2_reg_2633;
reg  signed [15:0] kernel_data_V_15_load_reg_2642;
reg   [7:0] trunc_ln708_445_reg_2649;
reg   [13:0] trunc_ln708_447_reg_2654;
reg   [14:0] trunc_ln708_481_reg_2659;
reg   [13:0] trunc_ln708_482_reg_2664;
reg   [15:0] trunc_ln708_483_reg_2669;
wire  signed [23:0] sext_ln1118_487_fu_1514_p1;
reg  signed [23:0] sext_ln1118_487_reg_2674;
wire   [15:0] add_ln703_438_fu_1519_p2;
reg   [15:0] add_ln703_438_reg_2679;
wire   [15:0] add_ln703_492_fu_1555_p2;
reg   [15:0] add_ln703_492_reg_2684;
reg   [14:0] trunc_ln708_432_reg_2689;
wire  signed [23:0] sext_ln1118_475_fu_1809_p1;
reg  signed [23:0] sext_ln1118_475_reg_2694;
reg   [14:0] trunc_ln708_488_reg_2699;
wire   [15:0] add_ln703_435_fu_1942_p2;
reg   [15:0] add_ln703_435_reg_2704;
wire   [15:0] add_ln703_440_fu_1954_p2;
reg   [15:0] add_ln703_440_reg_2709;
wire   [15:0] add_ln703_444_fu_1981_p2;
reg   [15:0] add_ln703_444_reg_2714;
wire   [15:0] add_ln703_454_fu_1987_p2;
reg   [15:0] add_ln703_454_reg_2719;
wire   [14:0] add_ln703_459_fu_2003_p2;
reg   [14:0] add_ln703_459_reg_2724;
wire   [15:0] add_ln703_469_fu_2020_p2;
reg   [15:0] add_ln703_469_reg_2729;
wire   [15:0] add_ln703_470_fu_2025_p2;
reg   [15:0] add_ln703_470_reg_2734;
wire   [15:0] add_ln703_476_fu_2052_p2;
reg   [15:0] add_ln703_476_reg_2739;
reg  signed [15:0] DataOut_V_reg_2744;
wire   [15:0] add_ln703_460_fu_2098_p2;
reg   [15:0] add_ln703_460_reg_2750;
wire   [15:0] add_ln703_483_fu_2104_p2;
reg   [15:0] add_ln703_483_reg_2755;
wire   [15:0] add_ln703_486_fu_2109_p2;
reg   [15:0] add_ln703_486_reg_2760;
wire   [15:0] add_ln703_456_fu_2136_p2;
reg   [15:0] add_ln703_456_reg_2765;
wire   [15:0] add_ln703_479_fu_2141_p2;
reg   [15:0] add_ln703_479_reg_2770;
wire   [15:0] add_ln703_488_fu_2153_p2;
reg   [15:0] add_ln703_488_reg_2775;
reg   [15:0] trunc_ln708_452_reg_2780;
wire   [15:0] add_ln703_437_fu_2219_p2;
reg   [15:0] add_ln703_437_reg_2785;
wire   [15:0] add_ln703_449_fu_2230_p2;
reg   [15:0] add_ln703_449_reg_2790;
wire   [15:0] add_ln703_451_fu_2235_p2;
reg   [15:0] add_ln703_451_reg_2795;
wire   [15:0] tmp_data_2_V_fu_2256_p2;
reg   [15:0] tmp_data_2_V_reg_2800;
wire   [15:0] tmp_data_0_V_148_fu_2265_p2;
reg   [15:0] tmp_data_0_V_148_reg_2805;
wire    ap_CS_fsm_state14;
wire   [15:0] tmp_data_1_V_fu_2283_p2;
reg   [15:0] tmp_data_1_V_reg_2810;
wire   [15:0] add_ln703_485_fu_2303_p2;
reg   [15:0] add_ln703_485_reg_2815;
reg   [9:0] indvar_flatten_reg_350;
reg    ap_block_state1;
wire    io_acc_block_signal_op380;
reg    ap_predicate_op380_write_state15;
reg    ap_block_state15;
wire   [31:0] select_ln323_fu_2386_p3;
reg   [31:0] ap_phi_mux_storemerge_i_i_phi_fu_364_p4;
wire   [0:0] icmp_ln313_fu_2319_p2;
wire   [0:0] icmp_ln317_fu_2365_p2;
wire   [31:0] add_ln326_fu_2324_p2;
wire   [31:0] select_ln328_fu_2340_p3;
wire   [31:0] add_ln321_fu_2370_p2;
reg  signed [15:0] grp_fu_371_p0;
wire  signed [23:0] sext_ln708_1_fu_1036_p1;
wire  signed [23:0] sext_ln1118_454_fu_1080_p1;
wire  signed [23:0] sext_ln1118_468_fu_1227_p1;
wire  signed [23:0] sext_ln1118_478_fu_1252_p1;
wire  signed [23:0] sext_ln1118_479_fu_1445_p1;
wire  signed [22:0] sext_ln1118_486_fu_1862_p1;
wire  signed [23:0] sext_ln1118_490_fu_2083_p1;
wire  signed [22:0] sext_ln1118_439_fu_2118_p1;
wire  signed [23:0] sext_ln1118_457_fu_2200_p1;
reg  signed [9:0] grp_fu_371_p1;
reg  signed [15:0] grp_fu_372_p0;
wire  signed [23:0] sext_ln1118_fu_974_p1;
wire  signed [23:0] sext_ln1118_446_fu_1076_p1;
wire  signed [22:0] sext_ln1118_462_fu_1160_p1;
wire  signed [22:0] sext_ln1118_481_fu_1455_p1;
wire  signed [23:0] sext_ln1118_440_fu_2122_p1;
reg  signed [10:0] grp_fu_372_p1;
reg  signed [15:0] grp_fu_373_p0;
wire  signed [22:0] sext_ln1118_447_fu_1041_p1;
wire  signed [21:0] sext_ln1118_467_fu_1222_p1;
reg  signed [9:0] grp_fu_373_p1;
reg  signed [15:0] grp_fu_374_p0;
wire  signed [22:0] sext_ln1118_436_fu_1002_p1;
wire  signed [21:0] sext_ln1118_480_fu_1450_p1;
reg  signed [9:0] grp_fu_374_p1;
wire   [23:0] grp_fu_372_p2;
wire   [23:0] grp_fu_374_p2;
wire   [23:0] grp_fu_371_p2;
wire   [23:0] grp_fu_373_p2;
wire   [22:0] grp_fu_850_p1;
wire   [22:0] grp_fu_860_p1;
wire   [0:0] icmp_ln289_2_fu_940_p2;
wire   [0:0] icmp_ln289_3_fu_950_p2;
wire   [0:0] and_ln289_1_fu_962_p2;
wire   [0:0] and_ln289_fu_956_p2;
wire  signed [15:0] sext_ln1118_fu_974_p0;
wire  signed [15:0] sext_ln1118_437_fu_980_p0;
wire   [22:0] trunc_ln708_436_fu_1006_p1;
wire  signed [15:0] sext_ln1118_438_fu_1016_p0;
wire  signed [15:0] sext_ln708_1_fu_1036_p0;
wire  signed [15:0] sext_ln1118_447_fu_1041_p0;
wire   [22:0] trunc_ln708_449_fu_1046_p1;
wire  signed [15:0] sext_ln1118_454_fu_1080_p0;
wire  signed [15:0] sext_ln1118_463_fu_1086_p0;
wire   [18:0] shl_ln1118_11_fu_1117_p3;
wire  signed [23:0] sext_ln1118_455_fu_1124_p1;
wire   [23:0] shl_ln1118_10_fu_1110_p3;
wire   [23:0] add_ln1118_2_fu_1128_p2;
wire  signed [16:0] sext_ln1118_453_fu_1107_p1;
wire   [16:0] sub_ln1118_4_fu_1144_p2;
wire  signed [15:0] sext_ln1118_464_fu_1164_p0;
wire  signed [15:0] sext_ln1118_465_fu_1169_p0;
wire  signed [15:0] shl_ln1118_15_fu_1173_p1;
wire   [21:0] shl_ln1118_15_fu_1173_p3;
wire  signed [22:0] sext_ln1118_465_fu_1169_p1;
wire  signed [22:0] sext_ln1118_466_fu_1181_p1;
wire   [22:0] add_ln1118_4_fu_1185_p2;
wire   [15:0] trunc_ln708_455_fu_1134_p4;
wire   [15:0] add_ln703_464_fu_1201_p2;
wire  signed [15:0] sext_ln1118_467_fu_1222_p0;
wire  signed [15:0] sext_ln1118_468_fu_1227_p0;
wire   [21:0] trunc_ln708_471_fu_1232_p1;
wire  signed [15:0] sext_ln1118_478_fu_1252_p0;
wire   [20:0] shl_ln1118_4_fu_1333_p3;
wire   [17:0] shl_ln1118_5_fu_1344_p3;
wire  signed [21:0] sext_ln1118_443_fu_1351_p1;
wire  signed [21:0] sext_ln1118_442_fu_1340_p1;
wire   [21:0] add_ln1118_1_fu_1355_p2;
wire   [16:0] shl_ln1118_6_fu_1371_p3;
wire  signed [21:0] sext_ln1118_444_fu_1378_p1;
wire   [21:0] sub_ln1118_1_fu_1382_p2;
wire   [13:0] trunc_ln708_448_fu_1388_p4;
wire   [17:0] shl_ln1118_18_fu_1408_p3;
wire  signed [18:0] sext_ln1118_473_fu_1415_p1;
wire   [18:0] sub_ln1118_7_fu_1419_p2;
wire  signed [18:0] sext_ln1118_469_fu_1405_p1;
wire   [18:0] sub_ln1118_8_fu_1425_p2;
wire   [10:0] trunc_ln708_472_fu_1431_p4;
wire  signed [15:0] sext_ln1118_479_fu_1445_p0;
wire  signed [15:0] sext_ln1118_480_fu_1450_p0;
wire  signed [15:0] sext_ln1118_481_fu_1455_p0;
wire   [21:0] trunc_ln708_482_fu_1460_p1;
wire  signed [15:0] shl_ln1118_21_fu_1470_p1;
wire   [20:0] shl_ln1118_21_fu_1470_p3;
wire  signed [15:0] shl_ln1118_22_fu_1482_p1;
wire   [17:0] shl_ln1118_22_fu_1482_p3;
wire  signed [21:0] sext_ln1118_483_fu_1478_p1;
wire  signed [21:0] sext_ln1118_484_fu_1490_p1;
wire   [21:0] sub_ln1118_9_fu_1494_p2;
wire   [13:0] trunc_ln708_484_fu_1500_p4;
wire  signed [15:0] sext_ln1118_487_fu_1514_p0;
wire  signed [14:0] sext_ln1118_485_fu_1510_p1;
wire  signed [14:0] sext_ln1118_445_fu_1398_p1;
wire   [14:0] add_ln703_489_fu_1525_p2;
wire  signed [9:0] sext_ln1118_456_fu_1402_p1;
wire   [9:0] add_ln703_490_fu_1535_p2;
wire  signed [11:0] sext_ln1118_474_fu_1441_p1;
wire  signed [11:0] sext_ln703_17_fu_1541_p1;
wire   [11:0] add_ln703_491_fu_1545_p2;
wire  signed [15:0] sext_ln703_16_fu_1531_p1;
wire  signed [15:0] sext_ln703_18_fu_1551_p1;
wire   [20:0] shl_ln_fu_1561_p3;
wire   [18:0] shl_ln1118_1_fu_1572_p3;
wire  signed [21:0] sext_ln1118_433_fu_1579_p1;
wire  signed [21:0] sext_ln1118_432_fu_1568_p1;
wire   [21:0] add_ln1118_fu_1583_p2;
wire   [13:0] trunc_ln708_431_fu_1589_p4;
wire   [21:0] shl_ln1118_2_fu_1603_p3;
wire   [17:0] shl_ln1118_3_fu_1614_p3;
wire  signed [22:0] sext_ln1118_434_fu_1610_p1;
wire  signed [22:0] sext_ln1118_435_fu_1621_p1;
wire   [22:0] sub_ln1118_fu_1625_p2;
wire   [19:0] shl_ln1118_7_fu_1650_p3;
wire   [16:0] shl_ln1118_8_fu_1661_p3;
wire  signed [20:0] sext_ln1118_448_fu_1657_p1;
wire  signed [20:0] sext_ln1118_449_fu_1668_p1;
wire   [20:0] sub_ln1118_2_fu_1672_p2;
wire   [12:0] trunc_ln708_450_fu_1678_p4;
wire   [21:0] shl_ln1118_12_fu_1692_p3;
wire  signed [16:0] shl_ln1118_13_fu_1703_p3;
wire  signed [22:0] sext_ln1118_458_fu_1699_p1;
wire  signed [22:0] sext_ln1118_460_fu_1714_p1;
wire   [22:0] sub_ln1118_5_fu_1718_p2;
wire   [14:0] trunc_ln708_457_fu_1724_p4;
wire   [22:0] shl_ln1118_14_fu_1738_p3;
wire  signed [23:0] sext_ln1118_459_fu_1710_p1;
wire  signed [23:0] sext_ln1118_461_fu_1745_p1;
wire   [23:0] add_ln1118_3_fu_1749_p2;
wire   [22:0] shl_ln1118_16_fu_1768_p3;
wire   [16:0] shl_ln1118_17_fu_1779_p3;
wire  signed [23:0] sext_ln1118_470_fu_1775_p1;
wire  signed [23:0] sext_ln1118_471_fu_1786_p1;
wire   [23:0] sub_ln1118_6_fu_1790_p2;
wire   [21:0] shl_ln1118_19_fu_1814_p3;
wire   [19:0] shl_ln1118_20_fu_1825_p3;
wire  signed [22:0] sext_ln1118_477_fu_1832_p1;
wire  signed [22:0] sext_ln1118_476_fu_1821_p1;
wire   [22:0] add_ln1118_5_fu_1836_p2;
wire   [14:0] trunc_ln708_475_fu_1842_p4;
wire   [21:0] shl_ln1118_23_fu_1866_p3;
wire   [16:0] shl_ln1118_24_fu_1877_p3;
wire  signed [22:0] sext_ln1118_489_fu_1884_p1;
wire  signed [22:0] sext_ln1118_488_fu_1873_p1;
wire   [22:0] sub_ln1118_10_fu_1888_p2;
wire   [22:0] shl_ln1118_25_fu_1904_p3;
wire   [17:0] shl_ln1118_26_fu_1915_p3;
wire  signed [23:0] sext_ln1118_492_fu_1922_p1;
wire  signed [23:0] sext_ln1118_491_fu_1911_p1;
wire   [23:0] add_ln1118_6_fu_1926_p2;
wire  signed [15:0] sext_ln708_6_fu_1647_p1;
wire   [15:0] trunc_ln708_489_fu_1932_p4;
wire   [15:0] add_ln703_439_fu_1948_p2;
wire  signed [15:0] sext_ln708_9_fu_1765_p1;
wire  signed [15:0] sext_ln708_7_fu_1734_p1;
wire  signed [9:0] sext_ln1118_441_fu_1641_p1;
wire   [9:0] add_ln703_442_fu_1965_p2;
wire  signed [15:0] sext_ln708_11_fu_1856_p1;
wire  signed [15:0] sext_ln703_fu_1971_p1;
wire   [15:0] add_ln703_441_fu_1959_p2;
wire   [15:0] add_ln703_443_fu_1975_p2;
wire   [15:0] trunc_ln708_470_fu_1796_p4;
wire  signed [13:0] sext_ln1118_450_fu_1688_p1;
wire   [13:0] add_ln703_458_fu_1993_p2;
wire  signed [14:0] sext_ln1118_482_fu_1859_p1;
wire  signed [14:0] sext_ln703_13_fu_1999_p1;
wire   [15:0] trunc_ln708_459_fu_1755_p4;
wire   [15:0] add_ln703_466_fu_2009_p2;
wire   [15:0] add_ln703_468_fu_2015_p2;
wire  signed [15:0] sext_ln708_fu_1599_p1;
wire  signed [15:0] sext_ln708_10_fu_1852_p1;
wire  signed [14:0] sext_ln1118_472_fu_1806_p1;
wire   [14:0] add_ln703_474_fu_2036_p2;
wire  signed [15:0] sext_ln708_5_fu_1644_p1;
wire  signed [15:0] sext_ln703_15_fu_2042_p1;
wire   [15:0] add_ln703_473_fu_2030_p2;
wire   [15:0] add_ln703_475_fu_2046_p2;
wire  signed [15:0] sext_ln708_12_fu_2079_p1;
wire  signed [15:0] sext_ln708_8_fu_2076_p1;
wire   [15:0] add_ln703_457_fu_2089_p2;
wire  signed [15:0] sext_ln703_14_fu_2095_p1;
wire  signed [15:0] sext_ln708_2_fu_2073_p1;
wire   [15:0] add_ln703_455_fu_2131_p2;
wire  signed [15:0] sext_ln708_13_fu_2128_p1;
wire  signed [15:0] sext_ln708_3_fu_2115_p1;
wire   [15:0] add_ln703_487_fu_2147_p2;
wire   [22:0] shl_ln1118_9_fu_2162_p3;
wire   [18:0] shl_ln1118_s_fu_2173_p3;
wire  signed [23:0] sext_ln1118_451_fu_2169_p1;
wire  signed [23:0] sext_ln1118_452_fu_2180_p1;
wire   [23:0] sub_ln1118_3_fu_2184_p2;
wire   [15:0] add_ln703_432_fu_2205_p2;
wire   [15:0] add_ln703_433_fu_2210_p2;
wire   [15:0] add_ln703_436_fu_2215_p2;
wire   [15:0] add_ln703_448_fu_2225_p2;
wire  signed [15:0] sext_ln708_4_fu_2158_p1;
wire   [15:0] add_ln703_471_fu_2240_p2;
wire   [15:0] add_ln703_472_fu_2246_p2;
wire   [15:0] add_ln703_477_fu_2251_p2;
wire   [15:0] add_ln703_445_fu_2261_p2;
wire   [15:0] add_ln703_452_fu_2270_p2;
wire   [15:0] add_ln703_453_fu_2274_p2;
wire   [15:0] add_ln703_461_fu_2279_p2;
wire   [15:0] add_ln703_480_fu_2289_p2;
wire   [15:0] add_ln703_481_fu_2294_p2;
wire   [15:0] add_ln703_484_fu_2299_p2;
wire   [15:0] add_ln703_493_fu_2309_p2;
wire   [31:0] add_ln328_fu_2335_p2;
wire   [31:0] add_ln323_fu_2381_p2;
wire    ap_CS_fsm_state16;
reg   [15:0] ap_NS_fsm;
wire    regslice_both_data_V_data_V_U_apdone_blk;
wire   [15:0] data_V_data_V_TDATA_int;
wire    data_V_data_V_TVALID_int;
reg    data_V_data_V_TREADY_int;
wire    regslice_both_data_V_data_V_U_ack_in;
reg    ap_condition_1445;
reg    ap_condition_398;
reg    ap_condition_418;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 16'd1;
#0 pX_1 = 32'd0;
#0 sX_1 = 32'd0;
#0 pY_1 = 32'd0;
#0 sY_1 = 32'd0;
#0 kernel_data_V_1170 = 16'd0;
#0 kernel_data_V_5 = 16'd0;
#0 kernel_data_V_9 = 16'd0;
#0 kernel_data_V_13 = 16'd0;
#0 kernel_data_V_2 = 16'd0;
#0 kernel_data_V_6 = 16'd0;
#0 kernel_data_V_10 = 16'd0;
#0 kernel_data_V_14 = 16'd0;
#0 kernel_data_V_3 = 16'd0;
#0 kernel_data_V_7 = 16'd0;
#0 kernel_data_V_11 = 16'd0;
#0 kernel_data_V_15 = 16'd0;
end

conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_8_5_3_0_4u_config2_s_line_buffbkb #(
    .DataWidth( 16 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
line_buffer_Array_V_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd27),
    .ce0(line_buffer_Array_V_0_0_ce0),
    .we0(line_buffer_Array_V_0_0_we0),
    .d0(data_V_data_V_TDATA_int),
    .q0(line_buffer_Array_V_0_0_q0)
);

conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_8_5_3_0_4u_config2_s_line_buffbkb #(
    .DataWidth( 16 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
line_buffer_Array_V_1169_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd27),
    .ce0(line_buffer_Array_V_1169_0_ce0),
    .we0(line_buffer_Array_V_1169_0_we0),
    .d0(line_buffer_Array_V_0_0_q0),
    .q0(line_buffer_Array_V_1169_0_q0)
);

conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_8_5_3_0_4u_config2_s_line_buffbkb #(
    .DataWidth( 16 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
line_buffer_Array_V_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd27),
    .ce0(line_buffer_Array_V_2_0_ce0),
    .we0(line_buffer_Array_V_2_0_we0),
    .d0(DataOut_V_2_reg_2633),
    .q0(line_buffer_Array_V_2_0_q0)
);

regslice_both #(
    .DataWidth( 16 ))
regslice_both_data_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(data_V_data_V_TDATA),
    .vld_in(data_V_data_V_TVALID),
    .ack_in(regslice_both_data_V_data_V_U_ack_in),
    .data_out(data_V_data_V_TDATA_int),
    .vld_out(data_V_data_V_TVALID_int),
    .ack_out(data_V_data_V_TREADY_int),
    .apdone_blk(regslice_both_data_V_data_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op380 == 1'b0) & (ap_predicate_op380_write_state15 == 1'b1)) & (1'b1 == ap_CS_fsm_state15) & (icmp_ln79_reg_2406 == 1'd0))) begin
        indvar_flatten_reg_350 <= add_ln79_reg_2410;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_350 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_398)) begin
        if ((icmp_ln313_fu_2319_p2 == 1'd1)) begin
            pX_1 <= 32'd0;
        end else if ((icmp_ln313_fu_2319_p2 == 1'd0)) begin
            pX_1 <= add_ln326_fu_2324_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_418)) begin
        if ((icmp_ln317_fu_2365_p2 == 1'd1)) begin
            pY_1 <= 32'd0;
        end else if ((icmp_ln317_fu_2365_p2 == 1'd0)) begin
            pY_1 <= add_ln321_fu_2370_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_398)) begin
        if ((icmp_ln313_fu_2319_p2 == 1'd1)) begin
            sX_1 <= 32'd0;
        end else if ((icmp_ln313_fu_2319_p2 == 1'd0)) begin
            sX_1 <= select_ln328_fu_2340_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (data_V_data_V_TVALID_int == 1'b1))) begin
        DataOut_V_1_reg_2626 <= line_buffer_Array_V_0_0_q0;
        DataOut_V_2_reg_2633 <= line_buffer_Array_V_1169_0_q0;
        kernel_data_V_11 <= line_buffer_Array_V_0_0_q0;
        kernel_data_V_13 <= kernel_data_V_14;
        kernel_data_V_14 <= kernel_data_V_15;
        kernel_data_V_15 <= data_V_data_V_TDATA_int;
        kernel_data_V_15_load_reg_2642 <= kernel_data_V_15;
        kernel_data_V_7 <= line_buffer_Array_V_1169_0_q0;
        tmp_data_0_V_reg_2619 <= data_V_data_V_TDATA_int;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        DataOut_V_reg_2744 <= line_buffer_Array_V_2_0_q0;
        kernel_data_V_3 <= line_buffer_Array_V_2_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (1'd1 == and_ln289_2_reg_2460))) begin
        add_ln703_434_reg_2545 <= grp_fu_844_p2;
        add_ln703_450_reg_2550 <= add_ln703_450_fu_1091_p2;
        sext_ln1118_463_reg_2539 <= sext_ln1118_463_fu_1086_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (1'd1 == and_ln289_2_reg_2460))) begin
        add_ln703_435_reg_2704 <= add_ln703_435_fu_1942_p2;
        add_ln703_440_reg_2709 <= add_ln703_440_fu_1954_p2;
        add_ln703_444_reg_2714 <= add_ln703_444_fu_1981_p2;
        add_ln703_454_reg_2719 <= add_ln703_454_fu_1987_p2;
        add_ln703_459_reg_2724 <= add_ln703_459_fu_2003_p2;
        add_ln703_469_reg_2729 <= add_ln703_469_fu_2020_p2;
        add_ln703_470_reg_2734 <= add_ln703_470_fu_2025_p2;
        add_ln703_476_reg_2739 <= add_ln703_476_fu_2052_p2;
        sext_ln1118_475_reg_2694 <= sext_ln1118_475_fu_1809_p1;
        trunc_ln708_432_reg_2689 <= {{sub_ln1118_fu_1625_p2[22:8]}};
        trunc_ln708_488_reg_2699 <= {{sub_ln1118_10_fu_1888_p2[22:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (1'd1 == and_ln289_2_reg_2460) & (icmp_ln79_reg_2406 == 1'd0))) begin
        add_ln703_437_reg_2785 <= add_ln703_437_fu_2219_p2;
        add_ln703_449_reg_2790 <= add_ln703_449_fu_2230_p2;
        add_ln703_451_reg_2795 <= add_ln703_451_fu_2235_p2;
        tmp_data_2_V_reg_2800 <= tmp_data_2_V_fu_2256_p2;
        trunc_ln708_452_reg_2780 <= {{sub_ln1118_3_fu_2184_p2[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (data_V_data_V_TVALID_int == 1'b1) & (1'd1 == and_ln289_2_reg_2460))) begin
        add_ln703_438_reg_2679 <= add_ln703_438_fu_1519_p2;
        add_ln703_492_reg_2684 <= add_ln703_492_fu_1555_p2;
        sext_ln1118_487_reg_2674 <= sext_ln1118_487_fu_1514_p1;
        trunc_ln708_445_reg_2649 <= {{kernel_data_V_5_load_reg_2500[15:8]}};
        trunc_ln708_447_reg_2654 <= {{add_ln1118_1_fu_1355_p2[21:8]}};
        trunc_ln708_481_reg_2659 <= {{grp_fu_850_p1[22:8]}};
        trunc_ln708_482_reg_2664 <= {{trunc_ln708_482_fu_1460_p1[21:8]}};
        trunc_ln708_483_reg_2669 <= {{grp_fu_371_p2[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln289_2_fu_968_p2) & (icmp_ln79_fu_890_p2 == 1'd0))) begin
        add_ln703_447_reg_2474 <= grp_fu_844_p2;
        add_ln703_reg_2469 <= add_ln703_fu_986_p2;
        sext_ln1118_437_reg_2464 <= sext_ln1118_437_fu_980_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (1'd1 == and_ln289_2_reg_2460) & (icmp_ln79_reg_2406 == 1'd0))) begin
        add_ln703_456_reg_2765 <= add_ln703_456_fu_2136_p2;
        add_ln703_479_reg_2770 <= add_ln703_479_fu_2141_p2;
        add_ln703_488_reg_2775 <= add_ln703_488_fu_2153_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (1'd1 == and_ln289_2_reg_2460))) begin
        add_ln703_460_reg_2750 <= add_ln703_460_fu_2098_p2;
        add_ln703_483_reg_2755 <= add_ln703_483_fu_2104_p2;
        add_ln703_486_reg_2760 <= add_ln703_486_fu_2109_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln289_2_reg_2460))) begin
        add_ln703_463_reg_2522 <= add_ln703_463_fu_1056_p2;
        trunc_ln708_449_reg_2517 <= {{trunc_ln708_449_fu_1046_p1[22:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'd1 == and_ln289_2_reg_2460))) begin
        add_ln703_465_reg_2581 <= add_ln703_465_fu_1207_p2;
        sext_ln1118_464_reg_2565 <= sext_ln1118_464_fu_1164_p1;
        trunc_ln708_456_reg_2555 <= {{sub_ln1118_4_fu_1144_p2[16:8]}};
        trunc_ln708_462_reg_2560 <= {{grp_fu_850_p1[22:8]}};
        trunc_ln708_465_reg_2571 <= {{add_ln1118_4_fu_1185_p2[22:8]}};
        trunc_ln708_466_reg_2576 <= {{grp_fu_373_p2[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (1'd1 == and_ln289_2_reg_2460))) begin
        add_ln703_467_reg_2614 <= add_ln703_467_fu_1260_p2;
        trunc_ln708_478_reg_2604 <= {{grp_fu_374_p2[23:8]}};
        trunc_ln708_480_reg_2609 <= {{grp_fu_373_p2[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln289_2_reg_2460))) begin
        add_ln703_482_reg_2599 <= add_ln703_482_fu_1242_p2;
        trunc_ln708_471_reg_2594 <= {{trunc_ln708_471_fu_1232_p1[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (1'd1 == and_ln289_2_reg_2460) & (icmp_ln79_reg_2406 == 1'd0))) begin
        add_ln703_485_reg_2815 <= add_ln703_485_fu_2303_p2;
        tmp_data_0_V_148_reg_2805 <= tmp_data_0_V_148_fu_2265_p2;
        tmp_data_1_V_reg_2810 <= tmp_data_1_V_fu_2283_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln79_reg_2410 <= add_ln79_fu_896_p2;
        icmp_ln79_reg_2406 <= icmp_ln79_fu_890_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln79_fu_890_p2 == 1'd0))) begin
        and_ln289_2_reg_2460 <= and_ln289_2_fu_968_p2;
        icmp_ln289_1_reg_2443 <= icmp_ln289_1_fu_930_p2;
        icmp_ln289_reg_2433 <= icmp_ln289_fu_920_p2;
        kernel_data_V_1170 <= kernel_data_V_2;
        kernel_data_V_1170_load_reg_2415 <= kernel_data_V_1170;
        kernel_data_V_2_load_reg_2423 <= kernel_data_V_2;
        pX_1_load_reg_2454 <= pX_1;
        pY_1_load_reg_2448 <= pY_1;
        sX_1_load_reg_2428 <= sX_1;
        sY_1_load_reg_2438 <= sY_1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        kernel_data_V_10 <= kernel_data_V_11;
        kernel_data_V_11_load_reg_2586 <= kernel_data_V_11;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        kernel_data_V_2 <= kernel_data_V_3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        kernel_data_V_5 <= kernel_data_V_6;
        kernel_data_V_5_load_reg_2500 <= kernel_data_V_5;
        kernel_data_V_6_load_reg_2508 <= kernel_data_V_6;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        kernel_data_V_6 <= kernel_data_V_7;
        kernel_data_V_7_load_reg_2532 <= kernel_data_V_7;
        kernel_data_V_9_load_reg_2527 <= kernel_data_V_9;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        kernel_data_V_9 <= kernel_data_V_10;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state8) & (1'd1 == and_ln289_2_reg_2460)) | ((1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln289_2_reg_2460)) | ((1'b1 == ap_CS_fsm_state5) & (1'd1 == and_ln289_2_reg_2460)) | ((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln289_2_reg_2460)) | ((1'b1 == ap_CS_fsm_state12) & (1'd1 == and_ln289_2_reg_2460) & (icmp_ln79_reg_2406 == 1'd0)))) begin
        reg_870 <= {{grp_fu_372_p2[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln289_2_reg_2460)) | ((1'b1 == ap_CS_fsm_state13) & (1'd1 == and_ln289_2_reg_2460) & (icmp_ln79_reg_2406 == 1'd0)) | ((1'b1 == ap_CS_fsm_state12) & (1'd1 == and_ln289_2_reg_2460) & (icmp_ln79_reg_2406 == 1'd0)))) begin
        reg_874 <= {{grp_fu_374_p2[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state11) & (1'd1 == and_ln289_2_reg_2460)) | ((1'b1 == ap_CS_fsm_state6) & (1'd1 == and_ln289_2_reg_2460)) | ((1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln289_2_reg_2460)) | ((1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln289_2_reg_2460)))) begin
        reg_878 <= {{grp_fu_371_p2[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state11) & (1'd1 == and_ln289_2_reg_2460)) | ((1'b1 == ap_CS_fsm_state6) & (1'd1 == and_ln289_2_reg_2460)))) begin
        reg_882 <= {{grp_fu_374_p2[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state10) & (1'd1 == and_ln289_2_reg_2460)) | ((1'b1 == ap_CS_fsm_state12) & (1'd1 == and_ln289_2_reg_2460) & (icmp_ln79_reg_2406 == 1'd0)))) begin
        reg_886 <= {{grp_fu_860_p1[22:8]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op380 == 1'b0) & (ap_predicate_op380_write_state15 == 1'b1)) & (1'b1 == ap_CS_fsm_state15) & (icmp_ln313_fu_2319_p2 == 1'd1) & (icmp_ln79_reg_2406 == 1'd0))) begin
        sY_1 <= ap_phi_mux_storemerge_i_i_phi_fu_364_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln289_2_reg_2460))) begin
        sext_ln1118_438_reg_2484 <= sext_ln1118_438_fu_1016_p1;
        trunc_ln708_436_reg_2479 <= {{trunc_ln708_436_fu_1006_p1[22:8]}};
        trunc_ln708_437_reg_2490 <= {{grp_fu_371_p2[23:8]}};
        trunc_ln708_438_reg_2495 <= {{grp_fu_373_p2[23:8]}};
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1445)) begin
        if ((icmp_ln317_fu_2365_p2 == 1'd1)) begin
            ap_phi_mux_storemerge_i_i_phi_fu_364_p4 = 32'd0;
        end else if ((icmp_ln317_fu_2365_p2 == 1'd0)) begin
            ap_phi_mux_storemerge_i_i_phi_fu_364_p4 = select_ln323_fu_2386_p3;
        end else begin
            ap_phi_mux_storemerge_i_i_phi_fu_364_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_storemerge_i_i_phi_fu_364_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        data_V_data_V_TDATA_blk_n = data_V_data_V_TVALID_int;
    end else begin
        data_V_data_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((data_V_data_V_TVALID == 1'b1) & (regslice_both_data_V_data_V_U_ack_in == 1'b1))) begin
        data_V_data_V_TREADY = 1'b1;
    end else begin
        data_V_data_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (data_V_data_V_TVALID_int == 1'b1))) begin
        data_V_data_V_TREADY_int = 1'b1;
    end else begin
        data_V_data_V_TREADY_int = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_371_p0 = sext_ln1118_457_fu_2200_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_371_p0 = sext_ln1118_439_fu_2118_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_371_p0 = sext_ln1118_490_fu_2083_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_371_p0 = sext_ln1118_486_fu_1862_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_371_p0 = sext_ln1118_479_fu_1445_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_371_p0 = sext_ln1118_478_fu_1252_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_371_p0 = sext_ln1118_468_fu_1227_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_371_p0 = sext_ln1118_463_reg_2539;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_371_p0 = sext_ln1118_454_fu_1080_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_371_p0 = sext_ln708_1_fu_1036_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_371_p0 = sext_ln1118_438_fu_1016_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_371_p0 = sext_ln1118_437_fu_980_p1;
    end else begin
        grp_fu_371_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_371_p1 = 24'd81;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_371_p1 = 23'd59;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_371_p1 = 24'd16776975;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_371_p1 = 23'd8388557;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_371_p1 = 24'd16776833;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_371_p1 = 24'd16776842;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_371_p1 = 24'd75;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_371_p1 = 24'd91;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_371_p1 = 24'd247;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_371_p1 = 24'd16777044;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_371_p1 = 24'd99;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_371_p1 = 24'd196;
    end else begin
        grp_fu_371_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_372_p0 = sext_ln1118_440_fu_2122_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_372_p0 = sext_ln1118_475_reg_2694;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_372_p0 = sext_ln1118_475_fu_1809_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_372_p0 = sext_ln1118_481_fu_1455_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_372_p0 = sext_ln1118_478_fu_1252_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_372_p0 = sext_ln1118_464_reg_2565;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_372_p0 = sext_ln1118_462_fu_1160_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_372_p0 = sext_ln1118_446_fu_1076_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_372_p0 = sext_ln1118_438_reg_2484;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_372_p0 = sext_ln1118_437_reg_2464;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_372_p0 = sext_ln1118_fu_974_p1;
    end else begin
        grp_fu_372_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_372_p1 = 24'd16777054;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_372_p1 = 24'd16776990;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_372_p1 = 24'd102;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_372_p1 = 23'd49;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_372_p1 = 24'd16777052;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_372_p1 = 24'd16777075;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_372_p1 = 23'd42;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_372_p1 = 24'd261;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_372_p1 = 24'd146;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_372_p1 = 24'd221;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_372_p1 = 24'd103;
    end else begin
        grp_fu_372_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_373_p0 = sext_ln1118_440_fu_2122_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_373_p0 = sext_ln1118_490_fu_2083_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_373_p0 = sext_ln1118_487_reg_2674;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_373_p0 = sext_ln1118_487_fu_1514_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_373_p0 = sext_ln1118_478_fu_1252_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_373_p0 = sext_ln1118_467_fu_1222_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_373_p0 = sext_ln1118_464_fu_1164_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_373_p0 = sext_ln1118_463_fu_1086_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_373_p0 = sext_ln1118_447_fu_1041_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_373_p0 = sext_ln1118_438_fu_1016_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_373_p0 = sext_ln1118_437_fu_980_p1;
    end else begin
        grp_fu_373_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_373_p1 = 24'd16777131;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_373_p1 = 24'd16776841;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_373_p1 = 24'd16776825;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_373_p1 = 24'd105;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_373_p1 = 24'd148;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_373_p1 = 22'd4194278;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_373_p1 = 24'd249;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_373_p1 = 24'd16777031;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_373_p1 = 23'd46;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_373_p1 = 24'd16777098;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_373_p1 = 24'd16776993;
    end else begin
        grp_fu_373_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_374_p0 = sext_ln1118_457_fu_2200_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_374_p0 = sext_ln1118_440_fu_2122_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_374_p0 = sext_ln1118_490_fu_2083_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_374_p0 = sext_ln1118_475_fu_1809_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_374_p0 = sext_ln1118_480_fu_1450_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_374_p0 = sext_ln1118_478_fu_1252_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_374_p0 = sext_ln1118_464_reg_2565;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_374_p0 = sext_ln1118_463_reg_2539;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_374_p0 = sext_ln1118_454_fu_1080_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_374_p0 = sext_ln1118_438_reg_2484;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_374_p0 = sext_ln1118_436_fu_1002_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_374_p0 = sext_ln1118_fu_974_p1;
    end else begin
        grp_fu_374_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_374_p1 = 24'd16777071;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_374_p1 = 24'd189;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_374_p1 = 24'd16776994;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_374_p1 = 24'd16777130;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_374_p1 = 22'd19;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_374_p1 = 24'd135;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_374_p1 = 24'd110;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_374_p1 = 24'd16776878;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_374_p1 = 24'd121;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_374_p1 = 24'd86;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_374_p1 = 23'd52;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_374_p1 = 24'd16776993;
    end else begin
        grp_fu_374_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (data_V_data_V_TVALID_int == 1'b1))) begin
        line_buffer_Array_V_0_0_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (data_V_data_V_TVALID_int == 1'b1))) begin
        line_buffer_Array_V_0_0_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (data_V_data_V_TVALID_int == 1'b1))) begin
        line_buffer_Array_V_1169_0_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1169_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (data_V_data_V_TVALID_int == 1'b1))) begin
        line_buffer_Array_V_1169_0_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1169_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        line_buffer_Array_V_2_0_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        line_buffer_Array_V_2_0_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) & (1'd1 == and_ln289_2_reg_2460) & (icmp_ln79_reg_2406 == 1'd0))) begin
        res_V_data_0_V_blk_n = res_V_data_0_V_full_n;
    end else begin
        res_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op380 == 1'b0) & (ap_predicate_op380_write_state15 == 1'b1)) & (ap_predicate_op380_write_state15 == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_0_V_write = 1'b1;
    end else begin
        res_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) & (1'd1 == and_ln289_2_reg_2460) & (icmp_ln79_reg_2406 == 1'd0))) begin
        res_V_data_1_V_blk_n = res_V_data_1_V_full_n;
    end else begin
        res_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op380 == 1'b0) & (ap_predicate_op380_write_state15 == 1'b1)) & (ap_predicate_op380_write_state15 == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_1_V_write = 1'b1;
    end else begin
        res_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) & (1'd1 == and_ln289_2_reg_2460) & (icmp_ln79_reg_2406 == 1'd0))) begin
        res_V_data_2_V_blk_n = res_V_data_2_V_full_n;
    end else begin
        res_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op380 == 1'b0) & (ap_predicate_op380_write_state15 == 1'b1)) & (ap_predicate_op380_write_state15 == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_2_V_write = 1'b1;
    end else begin
        res_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) & (1'd1 == and_ln289_2_reg_2460) & (icmp_ln79_reg_2406 == 1'd0))) begin
        res_V_data_3_V_blk_n = res_V_data_3_V_full_n;
    end else begin
        res_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op380 == 1'b0) & (ap_predicate_op380_write_state15 == 1'b1)) & (ap_predicate_op380_write_state15 == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_3_V_write = 1'b1;
    end else begin
        res_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln79_fu_890_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (data_V_data_V_TVALID_int == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if ((~((io_acc_block_signal_op380 == 1'b0) & (ap_predicate_op380_write_state15 == 1'b1)) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1118_1_fu_1355_p2 = ($signed(sext_ln1118_443_fu_1351_p1) + $signed(sext_ln1118_442_fu_1340_p1));

assign add_ln1118_2_fu_1128_p2 = ($signed(sext_ln1118_455_fu_1124_p1) + $signed(shl_ln1118_10_fu_1110_p3));

assign add_ln1118_3_fu_1749_p2 = ($signed(sext_ln1118_459_fu_1710_p1) + $signed(sext_ln1118_461_fu_1745_p1));

assign add_ln1118_4_fu_1185_p2 = ($signed(sext_ln1118_465_fu_1169_p1) + $signed(sext_ln1118_466_fu_1181_p1));

assign add_ln1118_5_fu_1836_p2 = ($signed(sext_ln1118_477_fu_1832_p1) + $signed(sext_ln1118_476_fu_1821_p1));

assign add_ln1118_6_fu_1926_p2 = ($signed(sext_ln1118_492_fu_1922_p1) + $signed(sext_ln1118_491_fu_1911_p1));

assign add_ln1118_fu_1583_p2 = ($signed(sext_ln1118_433_fu_1579_p1) + $signed(sext_ln1118_432_fu_1568_p1));

assign add_ln321_fu_2370_p2 = (pY_1_load_reg_2448 + 32'd1);

assign add_ln323_fu_2381_p2 = (sY_1_load_reg_2438 + 32'd1);

assign add_ln326_fu_2324_p2 = (pX_1_load_reg_2454 + 32'd1);

assign add_ln328_fu_2335_p2 = (sX_1_load_reg_2428 + 32'd1);

assign add_ln703_432_fu_2205_p2 = (reg_870 + trunc_ln708_437_reg_2490);

assign add_ln703_433_fu_2210_p2 = (add_ln703_reg_2469 + add_ln703_432_fu_2205_p2);

assign add_ln703_435_fu_1942_p2 = (grp_fu_804_p4 + reg_878);

assign add_ln703_436_fu_2215_p2 = (add_ln703_434_reg_2545 + add_ln703_435_reg_2704);

assign add_ln703_437_fu_2219_p2 = (add_ln703_433_fu_2210_p2 + add_ln703_436_fu_2215_p2);

assign add_ln703_438_fu_1519_p2 = (grp_fu_834_p4 + reg_870);

assign add_ln703_439_fu_1948_p2 = ($signed(sext_ln708_6_fu_1647_p1) + $signed(trunc_ln708_489_fu_1932_p4));

assign add_ln703_440_fu_1954_p2 = (add_ln703_438_reg_2679 + add_ln703_439_fu_1948_p2);

assign add_ln703_441_fu_1959_p2 = ($signed(sext_ln708_9_fu_1765_p1) + $signed(sext_ln708_7_fu_1734_p1));

assign add_ln703_442_fu_1965_p2 = ($signed(sext_ln1118_441_fu_1641_p1) + $signed(10'd884));

assign add_ln703_443_fu_1975_p2 = ($signed(sext_ln708_11_fu_1856_p1) + $signed(sext_ln703_fu_1971_p1));

assign add_ln703_444_fu_1981_p2 = (add_ln703_441_fu_1959_p2 + add_ln703_443_fu_1975_p2);

assign add_ln703_445_fu_2261_p2 = (add_ln703_440_reg_2709 + add_ln703_444_reg_2714);

assign add_ln703_448_fu_2225_p2 = (reg_874 + trunc_ln708_438_reg_2495);

assign add_ln703_449_fu_2230_p2 = (add_ln703_447_reg_2474 + add_ln703_448_fu_2225_p2);

assign add_ln703_450_fu_1091_p2 = (grp_fu_824_p4 + reg_878);

assign add_ln703_451_fu_2235_p2 = (trunc_ln708_466_reg_2576 + grp_fu_824_p4);

assign add_ln703_452_fu_2270_p2 = (add_ln703_450_reg_2550 + add_ln703_451_reg_2795);

assign add_ln703_453_fu_2274_p2 = (add_ln703_449_reg_2790 + add_ln703_452_fu_2270_p2);

assign add_ln703_454_fu_1987_p2 = (grp_fu_814_p4 + trunc_ln708_470_fu_1796_p4);

assign add_ln703_455_fu_2131_p2 = (reg_882 + trunc_ln708_478_reg_2604);

assign add_ln703_456_fu_2136_p2 = (add_ln703_454_reg_2719 + add_ln703_455_fu_2131_p2);

assign add_ln703_457_fu_2089_p2 = ($signed(sext_ln708_12_fu_2079_p1) + $signed(sext_ln708_8_fu_2076_p1));

assign add_ln703_458_fu_1993_p2 = ($signed(sext_ln1118_450_fu_1688_p1) + $signed(14'd16297));

assign add_ln703_459_fu_2003_p2 = ($signed(sext_ln1118_482_fu_1859_p1) + $signed(sext_ln703_13_fu_1999_p1));

assign add_ln703_460_fu_2098_p2 = ($signed(add_ln703_457_fu_2089_p2) + $signed(sext_ln703_14_fu_2095_p1));

assign add_ln703_461_fu_2279_p2 = (add_ln703_456_reg_2765 + add_ln703_460_reg_2750);

assign add_ln703_463_fu_1056_p2 = (grp_fu_804_p4 + reg_870);

assign add_ln703_464_fu_1201_p2 = (trunc_ln708_455_fu_1134_p4 + reg_870);

assign add_ln703_465_fu_1207_p2 = (add_ln703_463_reg_2522 + add_ln703_464_fu_1201_p2);

assign add_ln703_466_fu_2009_p2 = (reg_882 + trunc_ln708_459_fu_1755_p4);

assign add_ln703_467_fu_1260_p2 = (grp_fu_824_p4 + reg_870);

assign add_ln703_468_fu_2015_p2 = (add_ln703_466_fu_2009_p2 + add_ln703_467_reg_2614);

assign add_ln703_469_fu_2020_p2 = (add_ln703_465_reg_2581 + add_ln703_468_fu_2015_p2);

assign add_ln703_470_fu_2025_p2 = (grp_fu_834_p4 + trunc_ln708_483_reg_2669);

assign add_ln703_471_fu_2240_p2 = ($signed(sext_ln708_4_fu_2158_p1) + $signed(reg_878));

assign add_ln703_472_fu_2246_p2 = (add_ln703_470_reg_2734 + add_ln703_471_fu_2240_p2);

assign add_ln703_473_fu_2030_p2 = ($signed(sext_ln708_fu_1599_p1) + $signed(sext_ln708_10_fu_1852_p1));

assign add_ln703_474_fu_2036_p2 = ($signed(sext_ln1118_472_fu_1806_p1) + $signed(15'd30));

assign add_ln703_475_fu_2046_p2 = ($signed(sext_ln708_5_fu_1644_p1) + $signed(sext_ln703_15_fu_2042_p1));

assign add_ln703_476_fu_2052_p2 = (add_ln703_473_fu_2030_p2 + add_ln703_475_fu_2046_p2);

assign add_ln703_477_fu_2251_p2 = (add_ln703_472_fu_2246_p2 + add_ln703_476_reg_2739);

assign add_ln703_479_fu_2141_p2 = (grp_fu_834_p4 + reg_874);

assign add_ln703_480_fu_2289_p2 = (reg_874 + trunc_ln708_452_reg_2780);

assign add_ln703_481_fu_2294_p2 = (add_ln703_479_reg_2770 + add_ln703_480_fu_2289_p2);

assign add_ln703_482_fu_1242_p2 = (grp_fu_814_p4 + reg_878);

assign add_ln703_483_fu_2104_p2 = (trunc_ln708_480_reg_2609 + grp_fu_804_p4);

assign add_ln703_484_fu_2299_p2 = (add_ln703_482_reg_2599 + add_ln703_483_reg_2755);

assign add_ln703_485_fu_2303_p2 = (add_ln703_481_fu_2294_p2 + add_ln703_484_fu_2299_p2);

assign add_ln703_486_fu_2109_p2 = ($signed(sext_ln708_2_fu_2073_p1) + $signed(grp_fu_834_p4));

assign add_ln703_487_fu_2147_p2 = ($signed(sext_ln708_13_fu_2128_p1) + $signed(sext_ln708_3_fu_2115_p1));

assign add_ln703_488_fu_2153_p2 = (add_ln703_486_reg_2760 + add_ln703_487_fu_2147_p2);

assign add_ln703_489_fu_1525_p2 = ($signed(sext_ln1118_485_fu_1510_p1) + $signed(sext_ln1118_445_fu_1398_p1));

assign add_ln703_490_fu_1535_p2 = ($signed(sext_ln1118_456_fu_1402_p1) + $signed(10'd33));

assign add_ln703_491_fu_1545_p2 = ($signed(sext_ln1118_474_fu_1441_p1) + $signed(sext_ln703_17_fu_1541_p1));

assign add_ln703_492_fu_1555_p2 = ($signed(sext_ln703_16_fu_1531_p1) + $signed(sext_ln703_18_fu_1551_p1));

assign add_ln703_493_fu_2309_p2 = (add_ln703_488_reg_2775 + add_ln703_492_reg_2684);

assign add_ln703_fu_986_p2 = (grp_fu_824_p4 + grp_fu_804_p4);

assign add_ln79_fu_896_p2 = (indvar_flatten_reg_350 + 10'd1);

assign and_ln289_1_fu_962_p2 = (icmp_ln289_3_fu_950_p2 & icmp_ln289_2_fu_940_p2);

assign and_ln289_2_fu_968_p2 = (and_ln289_fu_956_p2 & and_ln289_1_fu_962_p2);

assign and_ln289_fu_956_p2 = (icmp_ln289_fu_920_p2 & icmp_ln289_1_fu_930_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state15 = ((io_acc_block_signal_op380 == 1'b0) & (ap_predicate_op380_write_state15 == 1'b1));
end

always @ (*) begin
    ap_condition_1445 = ((1'b1 == ap_CS_fsm_state15) & (icmp_ln313_fu_2319_p2 == 1'd1) & (icmp_ln79_reg_2406 == 1'd0));
end

always @ (*) begin
    ap_condition_398 = (~((io_acc_block_signal_op380 == 1'b0) & (ap_predicate_op380_write_state15 == 1'b1)) & (1'b1 == ap_CS_fsm_state15) & (icmp_ln79_reg_2406 == 1'd0));
end

always @ (*) begin
    ap_condition_418 = (~((io_acc_block_signal_op380 == 1'b0) & (ap_predicate_op380_write_state15 == 1'b1)) & (1'b1 == ap_CS_fsm_state15) & (icmp_ln313_fu_2319_p2 == 1'd1) & (icmp_ln79_reg_2406 == 1'd0));
end

always @ (*) begin
    ap_predicate_op380_write_state15 = ((1'd1 == and_ln289_2_reg_2460) & (icmp_ln79_reg_2406 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign grp_fu_371_p2 = ($signed(grp_fu_371_p0) * $signed(grp_fu_371_p1));

assign grp_fu_372_p2 = ($signed(grp_fu_372_p0) * $signed(grp_fu_372_p1));

assign grp_fu_373_p2 = ($signed(grp_fu_373_p0) * $signed(grp_fu_373_p1));

assign grp_fu_374_p2 = ($signed(grp_fu_374_p0) * $signed(grp_fu_374_p1));

assign grp_fu_804_p4 = {{grp_fu_372_p2[23:8]}};

assign grp_fu_814_p4 = {{grp_fu_374_p2[23:8]}};

assign grp_fu_824_p4 = {{grp_fu_371_p2[23:8]}};

assign grp_fu_834_p4 = {{grp_fu_373_p2[23:8]}};

assign grp_fu_844_p2 = (grp_fu_834_p4 + grp_fu_814_p4);

assign grp_fu_850_p1 = grp_fu_372_p2;

assign grp_fu_860_p1 = grp_fu_371_p2;

assign icmp_ln289_1_fu_930_p2 = ((sY_1 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln289_2_fu_940_p2 = (($signed(pY_1) > $signed(32'd2)) ? 1'b1 : 1'b0);

assign icmp_ln289_3_fu_950_p2 = (($signed(pX_1) > $signed(32'd2)) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_920_p2 = ((sX_1 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln313_fu_2319_p2 = ((pX_1_load_reg_2454 == 32'd27) ? 1'b1 : 1'b0);

assign icmp_ln317_fu_2365_p2 = ((pY_1_load_reg_2448 == 32'd27) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_890_p2 = ((indvar_flatten_reg_350 == 10'd784) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op380 = (res_V_data_3_V_full_n & res_V_data_2_V_full_n & res_V_data_1_V_full_n & res_V_data_0_V_full_n);

assign res_V_data_0_V_din = tmp_data_0_V_148_reg_2805;

assign res_V_data_1_V_din = tmp_data_1_V_reg_2810;

assign res_V_data_2_V_din = tmp_data_2_V_reg_2800;

assign res_V_data_3_V_din = (add_ln703_485_reg_2815 + add_ln703_493_fu_2309_p2);

assign select_ln323_fu_2386_p3 = ((icmp_ln289_1_reg_2443[0:0] === 1'b1) ? 32'd3 : add_ln323_fu_2381_p2);

assign select_ln328_fu_2340_p3 = ((icmp_ln289_reg_2433[0:0] === 1'b1) ? 32'd3 : add_ln328_fu_2335_p2);

assign sext_ln1118_432_fu_1568_p1 = $signed(shl_ln_fu_1561_p3);

assign sext_ln1118_433_fu_1579_p1 = $signed(shl_ln1118_1_fu_1572_p3);

assign sext_ln1118_434_fu_1610_p1 = $signed(shl_ln1118_2_fu_1603_p3);

assign sext_ln1118_435_fu_1621_p1 = $signed(shl_ln1118_3_fu_1614_p3);

assign sext_ln1118_436_fu_1002_p1 = kernel_data_V_2_load_reg_2423;

assign sext_ln1118_437_fu_980_p0 = kernel_data_V_2;

assign sext_ln1118_437_fu_980_p1 = sext_ln1118_437_fu_980_p0;

assign sext_ln1118_438_fu_1016_p0 = kernel_data_V_3;

assign sext_ln1118_438_fu_1016_p1 = sext_ln1118_438_fu_1016_p0;

assign sext_ln1118_439_fu_2118_p1 = DataOut_V_reg_2744;

assign sext_ln1118_440_fu_2122_p1 = DataOut_V_reg_2744;

assign sext_ln1118_441_fu_1641_p1 = $signed(trunc_ln708_445_reg_2649);

assign sext_ln1118_442_fu_1340_p1 = $signed(shl_ln1118_4_fu_1333_p3);

assign sext_ln1118_443_fu_1351_p1 = $signed(shl_ln1118_5_fu_1344_p3);

assign sext_ln1118_444_fu_1378_p1 = $signed(shl_ln1118_6_fu_1371_p3);

assign sext_ln1118_445_fu_1398_p1 = $signed(trunc_ln708_448_fu_1388_p4);

assign sext_ln1118_446_fu_1076_p1 = kernel_data_V_6_load_reg_2508;

assign sext_ln1118_447_fu_1041_p0 = kernel_data_V_6;

assign sext_ln1118_447_fu_1041_p1 = sext_ln1118_447_fu_1041_p0;

assign sext_ln1118_448_fu_1657_p1 = $signed(shl_ln1118_7_fu_1650_p3);

assign sext_ln1118_449_fu_1668_p1 = $signed(shl_ln1118_8_fu_1661_p3);

assign sext_ln1118_450_fu_1688_p1 = $signed(trunc_ln708_450_fu_1678_p4);

assign sext_ln1118_451_fu_2169_p1 = $signed(shl_ln1118_9_fu_2162_p3);

assign sext_ln1118_452_fu_2180_p1 = $signed(shl_ln1118_s_fu_2173_p3);

assign sext_ln1118_453_fu_1107_p1 = kernel_data_V_7_load_reg_2532;

assign sext_ln1118_454_fu_1080_p0 = kernel_data_V_7;

assign sext_ln1118_454_fu_1080_p1 = sext_ln1118_454_fu_1080_p0;

assign sext_ln1118_455_fu_1124_p1 = $signed(shl_ln1118_11_fu_1117_p3);

assign sext_ln1118_456_fu_1402_p1 = $signed(trunc_ln708_456_reg_2555);

assign sext_ln1118_457_fu_2200_p1 = $signed(DataOut_V_2_reg_2633);

assign sext_ln1118_458_fu_1699_p1 = $signed(shl_ln1118_12_fu_1692_p3);

assign sext_ln1118_459_fu_1710_p1 = shl_ln1118_13_fu_1703_p3;

assign sext_ln1118_460_fu_1714_p1 = shl_ln1118_13_fu_1703_p3;

assign sext_ln1118_461_fu_1745_p1 = $signed(shl_ln1118_14_fu_1738_p3);

assign sext_ln1118_462_fu_1160_p1 = kernel_data_V_9_load_reg_2527;

assign sext_ln1118_463_fu_1086_p0 = kernel_data_V_9;

assign sext_ln1118_463_fu_1086_p1 = sext_ln1118_463_fu_1086_p0;

assign sext_ln1118_464_fu_1164_p0 = kernel_data_V_10;

assign sext_ln1118_464_fu_1164_p1 = sext_ln1118_464_fu_1164_p0;

assign sext_ln1118_465_fu_1169_p0 = kernel_data_V_10;

assign sext_ln1118_465_fu_1169_p1 = sext_ln1118_465_fu_1169_p0;

assign sext_ln1118_466_fu_1181_p1 = $signed(shl_ln1118_15_fu_1173_p3);

assign sext_ln1118_467_fu_1222_p0 = kernel_data_V_11;

assign sext_ln1118_467_fu_1222_p1 = sext_ln1118_467_fu_1222_p0;

assign sext_ln1118_468_fu_1227_p0 = kernel_data_V_11;

assign sext_ln1118_468_fu_1227_p1 = sext_ln1118_468_fu_1227_p0;

assign sext_ln1118_469_fu_1405_p1 = kernel_data_V_11_load_reg_2586;

assign sext_ln1118_470_fu_1775_p1 = $signed(shl_ln1118_16_fu_1768_p3);

assign sext_ln1118_471_fu_1786_p1 = $signed(shl_ln1118_17_fu_1779_p3);

assign sext_ln1118_472_fu_1806_p1 = $signed(trunc_ln708_471_reg_2594);

assign sext_ln1118_473_fu_1415_p1 = $signed(shl_ln1118_18_fu_1408_p3);

assign sext_ln1118_474_fu_1441_p1 = $signed(trunc_ln708_472_fu_1431_p4);

assign sext_ln1118_475_fu_1809_p1 = DataOut_V_1_reg_2626;

assign sext_ln1118_476_fu_1821_p1 = $signed(shl_ln1118_19_fu_1814_p3);

assign sext_ln1118_477_fu_1832_p1 = $signed(shl_ln1118_20_fu_1825_p3);

assign sext_ln1118_478_fu_1252_p0 = kernel_data_V_13;

assign sext_ln1118_478_fu_1252_p1 = sext_ln1118_478_fu_1252_p0;

assign sext_ln1118_479_fu_1445_p0 = kernel_data_V_14;

assign sext_ln1118_479_fu_1445_p1 = sext_ln1118_479_fu_1445_p0;

assign sext_ln1118_480_fu_1450_p0 = kernel_data_V_14;

assign sext_ln1118_480_fu_1450_p1 = sext_ln1118_480_fu_1450_p0;

assign sext_ln1118_481_fu_1455_p0 = kernel_data_V_14;

assign sext_ln1118_481_fu_1455_p1 = sext_ln1118_481_fu_1455_p0;

assign sext_ln1118_482_fu_1859_p1 = $signed(trunc_ln708_482_reg_2664);

assign sext_ln1118_483_fu_1478_p1 = $signed(shl_ln1118_21_fu_1470_p3);

assign sext_ln1118_484_fu_1490_p1 = $signed(shl_ln1118_22_fu_1482_p3);

assign sext_ln1118_485_fu_1510_p1 = $signed(trunc_ln708_484_fu_1500_p4);

assign sext_ln1118_486_fu_1862_p1 = kernel_data_V_15_load_reg_2642;

assign sext_ln1118_487_fu_1514_p0 = kernel_data_V_15;

assign sext_ln1118_487_fu_1514_p1 = sext_ln1118_487_fu_1514_p0;

assign sext_ln1118_488_fu_1873_p1 = $signed(shl_ln1118_23_fu_1866_p3);

assign sext_ln1118_489_fu_1884_p1 = $signed(shl_ln1118_24_fu_1877_p3);

assign sext_ln1118_490_fu_2083_p1 = tmp_data_0_V_reg_2619;

assign sext_ln1118_491_fu_1911_p1 = $signed(shl_ln1118_25_fu_1904_p3);

assign sext_ln1118_492_fu_1922_p1 = $signed(shl_ln1118_26_fu_1915_p3);

assign sext_ln1118_fu_974_p0 = kernel_data_V_1170;

assign sext_ln1118_fu_974_p1 = sext_ln1118_fu_974_p0;

assign sext_ln703_13_fu_1999_p1 = $signed(add_ln703_458_fu_1993_p2);

assign sext_ln703_14_fu_2095_p1 = $signed(add_ln703_459_reg_2724);

assign sext_ln703_15_fu_2042_p1 = $signed(add_ln703_474_fu_2036_p2);

assign sext_ln703_16_fu_1531_p1 = $signed(add_ln703_489_fu_1525_p2);

assign sext_ln703_17_fu_1541_p1 = $signed(add_ln703_490_fu_1535_p2);

assign sext_ln703_18_fu_1551_p1 = $signed(add_ln703_491_fu_1545_p2);

assign sext_ln703_fu_1971_p1 = $signed(add_ln703_442_fu_1965_p2);

assign sext_ln708_10_fu_1852_p1 = $signed(trunc_ln708_475_fu_1842_p4);

assign sext_ln708_11_fu_1856_p1 = $signed(trunc_ln708_481_reg_2659);

assign sext_ln708_12_fu_2079_p1 = $signed(reg_886);

assign sext_ln708_13_fu_2128_p1 = $signed(trunc_ln708_488_reg_2699);

assign sext_ln708_1_fu_1036_p0 = kernel_data_V_5;

assign sext_ln708_1_fu_1036_p1 = sext_ln708_1_fu_1036_p0;

assign sext_ln708_2_fu_2073_p1 = $signed(trunc_ln708_432_reg_2689);

assign sext_ln708_3_fu_2115_p1 = $signed(trunc_ln708_436_reg_2479);

assign sext_ln708_4_fu_2158_p1 = $signed(reg_886);

assign sext_ln708_5_fu_1644_p1 = $signed(trunc_ln708_447_reg_2654);

assign sext_ln708_6_fu_1647_p1 = $signed(trunc_ln708_449_reg_2517);

assign sext_ln708_7_fu_1734_p1 = $signed(trunc_ln708_457_fu_1724_p4);

assign sext_ln708_8_fu_2076_p1 = $signed(trunc_ln708_462_reg_2560);

assign sext_ln708_9_fu_1765_p1 = $signed(trunc_ln708_465_reg_2571);

assign sext_ln708_fu_1599_p1 = $signed(trunc_ln708_431_fu_1589_p4);

assign shl_ln1118_10_fu_1110_p3 = {{kernel_data_V_7_load_reg_2532}, {8'd0}};

assign shl_ln1118_11_fu_1117_p3 = {{kernel_data_V_7_load_reg_2532}, {3'd0}};

assign shl_ln1118_12_fu_1692_p3 = {{DataOut_V_2_reg_2633}, {6'd0}};

assign shl_ln1118_13_fu_1703_p3 = {{DataOut_V_2_reg_2633}, {1'd0}};

assign shl_ln1118_14_fu_1738_p3 = {{DataOut_V_2_reg_2633}, {7'd0}};

assign shl_ln1118_15_fu_1173_p1 = kernel_data_V_10;

assign shl_ln1118_15_fu_1173_p3 = {{shl_ln1118_15_fu_1173_p1}, {6'd0}};

assign shl_ln1118_16_fu_1768_p3 = {{kernel_data_V_11_load_reg_2586}, {7'd0}};

assign shl_ln1118_17_fu_1779_p3 = {{kernel_data_V_11_load_reg_2586}, {1'd0}};

assign shl_ln1118_18_fu_1408_p3 = {{kernel_data_V_11_load_reg_2586}, {2'd0}};

assign shl_ln1118_19_fu_1814_p3 = {{DataOut_V_1_reg_2626}, {6'd0}};

assign shl_ln1118_1_fu_1572_p3 = {{kernel_data_V_1170_load_reg_2415}, {3'd0}};

assign shl_ln1118_20_fu_1825_p3 = {{DataOut_V_1_reg_2626}, {4'd0}};

assign shl_ln1118_21_fu_1470_p1 = kernel_data_V_14;

assign shl_ln1118_21_fu_1470_p3 = {{shl_ln1118_21_fu_1470_p1}, {5'd0}};

assign shl_ln1118_22_fu_1482_p1 = kernel_data_V_14;

assign shl_ln1118_22_fu_1482_p3 = {{shl_ln1118_22_fu_1482_p1}, {2'd0}};

assign shl_ln1118_23_fu_1866_p3 = {{kernel_data_V_15_load_reg_2642}, {6'd0}};

assign shl_ln1118_24_fu_1877_p3 = {{kernel_data_V_15_load_reg_2642}, {1'd0}};

assign shl_ln1118_25_fu_1904_p3 = {{tmp_data_0_V_reg_2619}, {7'd0}};

assign shl_ln1118_26_fu_1915_p3 = {{tmp_data_0_V_reg_2619}, {2'd0}};

assign shl_ln1118_2_fu_1603_p3 = {{kernel_data_V_1170_load_reg_2415}, {6'd0}};

assign shl_ln1118_3_fu_1614_p3 = {{kernel_data_V_1170_load_reg_2415}, {2'd0}};

assign shl_ln1118_4_fu_1333_p3 = {{kernel_data_V_5_load_reg_2500}, {5'd0}};

assign shl_ln1118_5_fu_1344_p3 = {{kernel_data_V_5_load_reg_2500}, {2'd0}};

assign shl_ln1118_6_fu_1371_p3 = {{kernel_data_V_5_load_reg_2500}, {1'd0}};

assign shl_ln1118_7_fu_1650_p3 = {{kernel_data_V_6_load_reg_2508}, {4'd0}};

assign shl_ln1118_8_fu_1661_p3 = {{kernel_data_V_6_load_reg_2508}, {1'd0}};

assign shl_ln1118_9_fu_2162_p3 = {{kernel_data_V_6_load_reg_2508}, {7'd0}};

assign shl_ln1118_s_fu_2173_p3 = {{kernel_data_V_6_load_reg_2508}, {3'd0}};

assign shl_ln_fu_1561_p3 = {{kernel_data_V_1170_load_reg_2415}, {5'd0}};

assign start_out = real_start;

assign sub_ln1118_10_fu_1888_p2 = ($signed(sext_ln1118_489_fu_1884_p1) - $signed(sext_ln1118_488_fu_1873_p1));

assign sub_ln1118_1_fu_1382_p2 = ($signed(sext_ln1118_442_fu_1340_p1) - $signed(sext_ln1118_444_fu_1378_p1));

assign sub_ln1118_2_fu_1672_p2 = ($signed(sext_ln1118_448_fu_1657_p1) - $signed(sext_ln1118_449_fu_1668_p1));

assign sub_ln1118_3_fu_2184_p2 = ($signed(sext_ln1118_451_fu_2169_p1) - $signed(sext_ln1118_452_fu_2180_p1));

assign sub_ln1118_4_fu_1144_p2 = ($signed(17'd0) - $signed(sext_ln1118_453_fu_1107_p1));

assign sub_ln1118_5_fu_1718_p2 = ($signed(sext_ln1118_458_fu_1699_p1) - $signed(sext_ln1118_460_fu_1714_p1));

assign sub_ln1118_6_fu_1790_p2 = ($signed(sext_ln1118_470_fu_1775_p1) - $signed(sext_ln1118_471_fu_1786_p1));

assign sub_ln1118_7_fu_1419_p2 = ($signed(19'd0) - $signed(sext_ln1118_473_fu_1415_p1));

assign sub_ln1118_8_fu_1425_p2 = ($signed(sub_ln1118_7_fu_1419_p2) - $signed(sext_ln1118_469_fu_1405_p1));

assign sub_ln1118_9_fu_1494_p2 = ($signed(sext_ln1118_483_fu_1478_p1) - $signed(sext_ln1118_484_fu_1490_p1));

assign sub_ln1118_fu_1625_p2 = ($signed(sext_ln1118_434_fu_1610_p1) - $signed(sext_ln1118_435_fu_1621_p1));

assign tmp_data_0_V_148_fu_2265_p2 = (add_ln703_437_reg_2785 + add_ln703_445_fu_2261_p2);

assign tmp_data_1_V_fu_2283_p2 = (add_ln703_453_fu_2274_p2 + add_ln703_461_fu_2279_p2);

assign tmp_data_2_V_fu_2256_p2 = (add_ln703_469_reg_2729 + add_ln703_477_fu_2251_p2);

assign trunc_ln708_431_fu_1589_p4 = {{add_ln1118_fu_1583_p2[21:8]}};

assign trunc_ln708_436_fu_1006_p1 = grp_fu_374_p2;

assign trunc_ln708_448_fu_1388_p4 = {{sub_ln1118_1_fu_1382_p2[21:8]}};

assign trunc_ln708_449_fu_1046_p1 = grp_fu_373_p2;

assign trunc_ln708_450_fu_1678_p4 = {{sub_ln1118_2_fu_1672_p2[20:8]}};

assign trunc_ln708_455_fu_1134_p4 = {{add_ln1118_2_fu_1128_p2[23:8]}};

assign trunc_ln708_457_fu_1724_p4 = {{sub_ln1118_5_fu_1718_p2[22:8]}};

assign trunc_ln708_459_fu_1755_p4 = {{add_ln1118_3_fu_1749_p2[23:8]}};

assign trunc_ln708_470_fu_1796_p4 = {{sub_ln1118_6_fu_1790_p2[23:8]}};

assign trunc_ln708_471_fu_1232_p1 = grp_fu_373_p2;

assign trunc_ln708_472_fu_1431_p4 = {{sub_ln1118_8_fu_1425_p2[18:8]}};

assign trunc_ln708_475_fu_1842_p4 = {{add_ln1118_5_fu_1836_p2[22:8]}};

assign trunc_ln708_482_fu_1460_p1 = grp_fu_374_p2;

assign trunc_ln708_484_fu_1500_p4 = {{sub_ln1118_9_fu_1494_p2[21:8]}};

assign trunc_ln708_489_fu_1932_p4 = {{add_ln1118_6_fu_1926_p2[23:8]}};

endmodule //conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_8_5_3_0_4u_config2_s
