INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CVLSI/lab3/lab3/lab3.srcs/sources_1/imports/hdl/demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CVLSI/lab3/lab3/lab3.srcs/sources_1/imports/hdl/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CVLSI/lab3/lab3/lab3.srcs/sources_1/imports/hdl/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CVLSI/lab3/lab3/lab3.srcs/sources_1/imports/hdl/router.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'demux' [D:/CVLSI/lab3/lab3/lab3.srcs/sources_1/imports/hdl/demux.v:1]
INFO: [VRFC 10-311] analyzing module fifo
WARNING: [VRFC 10-3609] overwriting previous definition of module 'fifo' [D:/CVLSI/lab3/lab3/lab3.srcs/sources_1/imports/hdl/fifo.v:1]
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'memory' [D:/CVLSI/lab3/lab3/lab3.srcs/sources_1/imports/hdl/memory.v:1]
INFO: [VRFC 10-311] analyzing module router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CVLSI/lab3/lab3/lab3.srcs/sources_1/imports/lab3/env/svbt_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CVLSI/lab3/lab3/lab3.srcs/sources_1/imports/lab3/env/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CVLSI/lab3/lab3/lab3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
