Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Nov  7 15:23:02 2020
| Host         : DESKTOP-5MCECV2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bft_timing_summary_routed.rpt -pb bft_timing_summary_routed.pb -rpx bft_timing_summary_routed.rpx -warn_on_violation
| Design       : bft
| Device       : 7k70t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (35)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.438        0.000                      0                 7557        0.061        0.000                      0                 7557        2.100        0.000                       0                  1436  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
bftClk  {0.000 2.500}        5.000           200.000         
wbClk   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
bftClk              1.438        0.000                      0                 5961        0.108        0.000                      0                 5961        2.100        0.000                       0                   731  
wbClk               6.072        0.000                      0                 1595        0.061        0.000                      0                 1595        4.600        0.000                       0                   705  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
wbClk         bftClk              1.490        0.000                      0                  336        0.087        0.000                      0                  336  
bftClk        wbClk               2.199        0.000                      0                   17        0.070        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  bftClk
  To Clock:  bftClk

Setup :            0  Failing Endpoints,  Worst Slack        1.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arnd1/transformLoop[1].ct/xOutReg_reg/C[23]
                            (rising edge-triggered cell DSP48E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - bftClk rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 1.800ns (53.845%)  route 1.543ns (46.155%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 8.862 - 5.000 ) 
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.749     0.749 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.650    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.743 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.426     4.169    ingressLoop[1].ingressFifo/buffer_fifo/clk
    RAMB36_X0Y6          RAMB36E1                                     r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      1.800     5.969 r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[15]
                         net (fo=66, routed)          1.543     7.512    arnd1/transformLoop[1].ct/xOutStepReg_reg_0[15]
    DSP48_X0Y11          DSP48E1                                      r  arnd1/transformLoop[1].ct/xOutReg_reg/C[23]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.674     5.674 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.787     7.461    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.544 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.318     8.862    arnd1/transformLoop[1].ct/clk
    DSP48_X0Y11          DSP48E1                                      r  arnd1/transformLoop[1].ct/xOutReg_reg/CLK
                         clock pessimism              0.287     9.149    
                         clock uncertainty           -0.035     9.114    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_C[23])
                                                     -0.164     8.950    arnd1/transformLoop[1].ct/xOutReg_reg
  -------------------------------------------------------------------
                         required time                          8.950    
                         arrival time                          -7.512    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arnd1/transformLoop[1].ct/xOutReg_reg/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - bftClk rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 1.800ns (53.845%)  route 1.543ns (46.155%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 8.862 - 5.000 ) 
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.749     0.749 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.650    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.743 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.426     4.169    ingressLoop[1].ingressFifo/buffer_fifo/clk
    RAMB36_X0Y6          RAMB36E1                                     r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      1.800     5.969 r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[15]
                         net (fo=66, routed)          1.543     7.512    arnd1/transformLoop[1].ct/xOutStepReg_reg_0[15]
    DSP48_X0Y11          DSP48E1                                      r  arnd1/transformLoop[1].ct/xOutReg_reg/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.674     5.674 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.787     7.461    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.544 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.318     8.862    arnd1/transformLoop[1].ct/clk
    DSP48_X0Y11          DSP48E1                                      r  arnd1/transformLoop[1].ct/xOutReg_reg/CLK
                         clock pessimism              0.287     9.149    
                         clock uncertainty           -0.035     9.114    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -0.164     8.950    arnd1/transformLoop[1].ct/xOutReg_reg
  -------------------------------------------------------------------
                         required time                          8.950    
                         arrival time                          -7.512    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arnd1/transformLoop[2].ct/xOutReg_reg/C[23]
                            (rising edge-triggered cell DSP48E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - bftClk rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 1.800ns (56.123%)  route 1.407ns (43.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.872ns = ( 8.872 - 5.000 ) 
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.749     0.749 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.650    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.743 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.435     4.178    ingressLoop[2].ingressFifo/buffer_fifo/clk
    RAMB36_X0Y8          RAMB36E1                                     r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      1.800     5.978 r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[15]
                         net (fo=66, routed)          1.407     7.385    arnd1/transformLoop[2].ct/xOutStepReg_reg_0[15]
    DSP48_X0Y16          DSP48E1                                      r  arnd1/transformLoop[2].ct/xOutReg_reg/C[23]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.674     5.674 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.787     7.461    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.544 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.328     8.872    arnd1/transformLoop[2].ct/clk
    DSP48_X0Y16          DSP48E1                                      r  arnd1/transformLoop[2].ct/xOutReg_reg/CLK
                         clock pessimism              0.287     9.159    
                         clock uncertainty           -0.035     9.124    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_C[23])
                                                     -0.164     8.960    arnd1/transformLoop[2].ct/xOutReg_reg
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arnd1/transformLoop[2].ct/xOutReg_reg/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - bftClk rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 1.800ns (56.123%)  route 1.407ns (43.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.872ns = ( 8.872 - 5.000 ) 
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.749     0.749 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.650    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.743 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.435     4.178    ingressLoop[2].ingressFifo/buffer_fifo/clk
    RAMB36_X0Y8          RAMB36E1                                     r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      1.800     5.978 r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[15]
                         net (fo=66, routed)          1.407     7.385    arnd1/transformLoop[2].ct/xOutStepReg_reg_0[15]
    DSP48_X0Y16          DSP48E1                                      r  arnd1/transformLoop[2].ct/xOutReg_reg/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.674     5.674 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.787     7.461    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.544 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.328     8.872    arnd1/transformLoop[2].ct/clk
    DSP48_X0Y16          DSP48E1                                      r  arnd1/transformLoop[2].ct/xOutReg_reg/CLK
                         clock pessimism              0.287     9.159    
                         clock uncertainty           -0.035     9.124    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -0.164     8.960    arnd1/transformLoop[2].ct/xOutReg_reg
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arnd1/transformLoop[7].ct/xOutReg_reg/C[23]
                            (rising edge-triggered cell DSP48E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - bftClk rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 1.800ns (56.123%)  route 1.407ns (43.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 8.699 - 5.000 ) 
    Source Clock Delay      (SCD):    4.003ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.749     0.749 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.650    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.743 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.260     4.003    ingressLoop[7].ingressFifo/buffer_fifo/clk
    RAMB36_X0Y12         RAMB36E1                                     r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      1.800     5.803 r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[15]
                         net (fo=66, routed)          1.407     7.210    arnd1/transformLoop[7].ct/xOutStepReg_reg_0[15]
    DSP48_X0Y24          DSP48E1                                      r  arnd1/transformLoop[7].ct/xOutReg_reg/C[23]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.674     5.674 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.787     7.461    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.544 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.155     8.699    arnd1/transformLoop[7].ct/clk
    DSP48_X0Y24          DSP48E1                                      r  arnd1/transformLoop[7].ct/xOutReg_reg/CLK
                         clock pessimism              0.285     8.984    
                         clock uncertainty           -0.035     8.949    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_C[23])
                                                     -0.164     8.785    arnd1/transformLoop[7].ct/xOutReg_reg
  -------------------------------------------------------------------
                         required time                          8.785    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arnd1/transformLoop[7].ct/xOutReg_reg/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - bftClk rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 1.800ns (56.123%)  route 1.407ns (43.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 8.699 - 5.000 ) 
    Source Clock Delay      (SCD):    4.003ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.749     0.749 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.650    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.743 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.260     4.003    ingressLoop[7].ingressFifo/buffer_fifo/clk
    RAMB36_X0Y12         RAMB36E1                                     r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      1.800     5.803 r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[15]
                         net (fo=66, routed)          1.407     7.210    arnd1/transformLoop[7].ct/xOutStepReg_reg_0[15]
    DSP48_X0Y24          DSP48E1                                      r  arnd1/transformLoop[7].ct/xOutReg_reg/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.674     5.674 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.787     7.461    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.544 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.155     8.699    arnd1/transformLoop[7].ct/clk
    DSP48_X0Y24          DSP48E1                                      r  arnd1/transformLoop[7].ct/xOutReg_reg/CLK
                         clock pessimism              0.285     8.984    
                         clock uncertainty           -0.035     8.949    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -0.164     8.785    arnd1/transformLoop[7].ct/xOutReg_reg
  -------------------------------------------------------------------
                         required time                          8.785    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arnd1/transformLoop[7].ct/xOutStepReg_reg/C[23]
                            (rising edge-triggered cell DSP48E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - bftClk rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 1.800ns (56.123%)  route 1.407ns (43.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 8.699 - 5.000 ) 
    Source Clock Delay      (SCD):    4.003ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.749     0.749 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.650    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.743 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.260     4.003    ingressLoop[7].ingressFifo/buffer_fifo/clk
    RAMB36_X0Y12         RAMB36E1                                     r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      1.800     5.803 r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[15]
                         net (fo=66, routed)          1.407     7.210    arnd1/transformLoop[7].ct/xOutStepReg_reg_0[15]
    DSP48_X0Y25          DSP48E1                                      r  arnd1/transformLoop[7].ct/xOutStepReg_reg/C[23]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.674     5.674 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.787     7.461    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.544 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.155     8.699    arnd1/transformLoop[7].ct/clk
    DSP48_X0Y25          DSP48E1                                      r  arnd1/transformLoop[7].ct/xOutStepReg_reg/CLK
                         clock pessimism              0.285     8.984    
                         clock uncertainty           -0.035     8.949    
    DSP48_X0Y25          DSP48E1 (Setup_dsp48e1_CLK_C[23])
                                                     -0.164     8.785    arnd1/transformLoop[7].ct/xOutStepReg_reg
  -------------------------------------------------------------------
                         required time                          8.785    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arnd1/transformLoop[7].ct/xOutStepReg_reg/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - bftClk rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 1.800ns (56.123%)  route 1.407ns (43.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 8.699 - 5.000 ) 
    Source Clock Delay      (SCD):    4.003ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.749     0.749 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.650    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.743 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.260     4.003    ingressLoop[7].ingressFifo/buffer_fifo/clk
    RAMB36_X0Y12         RAMB36E1                                     r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      1.800     5.803 r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[15]
                         net (fo=66, routed)          1.407     7.210    arnd1/transformLoop[7].ct/xOutStepReg_reg_0[15]
    DSP48_X0Y25          DSP48E1                                      r  arnd1/transformLoop[7].ct/xOutStepReg_reg/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.674     5.674 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.787     7.461    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.544 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.155     8.699    arnd1/transformLoop[7].ct/clk
    DSP48_X0Y25          DSP48E1                                      r  arnd1/transformLoop[7].ct/xOutStepReg_reg/CLK
                         clock pessimism              0.285     8.984    
                         clock uncertainty           -0.035     8.949    
    DSP48_X0Y25          DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -0.164     8.785    arnd1/transformLoop[7].ct/xOutStepReg_reg
  -------------------------------------------------------------------
                         required time                          8.785    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arnd1/transformLoop[2].ct/xOutStepReg_reg/C[23]
                            (rising edge-triggered cell DSP48E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - bftClk rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 1.800ns (56.123%)  route 1.407ns (43.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.873ns = ( 8.873 - 5.000 ) 
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.749     0.749 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.650    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.743 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.435     4.178    ingressLoop[2].ingressFifo/buffer_fifo/clk
    RAMB36_X0Y8          RAMB36E1                                     r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      1.800     5.978 r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[15]
                         net (fo=66, routed)          1.407     7.385    arnd1/transformLoop[2].ct/xOutStepReg_reg_0[15]
    DSP48_X0Y17          DSP48E1                                      r  arnd1/transformLoop[2].ct/xOutStepReg_reg/C[23]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.674     5.674 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.787     7.461    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.544 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.329     8.873    arnd1/transformLoop[2].ct/clk
    DSP48_X0Y17          DSP48E1                                      r  arnd1/transformLoop[2].ct/xOutStepReg_reg/CLK
                         clock pessimism              0.287     9.160    
                         clock uncertainty           -0.035     9.125    
    DSP48_X0Y17          DSP48E1 (Setup_dsp48e1_CLK_C[23])
                                                     -0.164     8.961    arnd1/transformLoop[2].ct/xOutStepReg_reg
  -------------------------------------------------------------------
                         required time                          8.961    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arnd1/transformLoop[2].ct/xOutStepReg_reg/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - bftClk rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 1.800ns (56.123%)  route 1.407ns (43.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.873ns = ( 8.873 - 5.000 ) 
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.749     0.749 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.650    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.743 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.435     4.178    ingressLoop[2].ingressFifo/buffer_fifo/clk
    RAMB36_X0Y8          RAMB36E1                                     r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      1.800     5.978 r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[15]
                         net (fo=66, routed)          1.407     7.385    arnd1/transformLoop[2].ct/xOutStepReg_reg_0[15]
    DSP48_X0Y17          DSP48E1                                      r  arnd1/transformLoop[2].ct/xOutStepReg_reg/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.674     5.674 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.787     7.461    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.544 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.329     8.873    arnd1/transformLoop[2].ct/clk
    DSP48_X0Y17          DSP48E1                                      r  arnd1/transformLoop[2].ct/xOutStepReg_reg/CLK
                         clock pessimism              0.287     9.160    
                         clock uncertainty           -0.035     9.125    
    DSP48_X0Y17          DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -0.164     8.961    arnd1/transformLoop[2].ct/xOutStepReg_reg
  -------------------------------------------------------------------
                         required time                          8.961    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                  1.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 egressLoop[3].egressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[3].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.091     0.091 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.954    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.980 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.594     1.574    egressLoop[3].egressFifo/buffer_fifo/clk
    SLICE_X23Y17         FDPE                                         r  egressLoop[3].egressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y17         FDPE (Prop_fdpe_C_Q)         0.100     1.674 r  egressLoop[3].egressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[1]/Q
                         net (fo=1, routed)           0.055     1.729    egressLoop[3].egressFifo/buffer_fifo/infer_fifo.two_wr_addr[1]
    SLICE_X23Y17         FDCE                                         r  egressLoop[3].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.267    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.297 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.813     2.110    egressLoop[3].egressFifo/buffer_fifo/clk
    SLICE_X23Y17         FDCE                                         r  egressLoop[3].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[1]/C
                         clock pessimism             -0.536     1.574    
    SLICE_X23Y17         FDCE (Hold_fdce_C_D)         0.047     1.621    egressLoop[3].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.091     0.091 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.954    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.980 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.604     1.584    ingressLoop[6].ingressFifo/buffer_fifo/clk
    SLICE_X9Y48          FDCE                                         r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.100     1.684 r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[1]/Q
                         net (fo=2, routed)           0.055     1.739    ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr[1]
    SLICE_X9Y48          FDCE                                         r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.267    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.297 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.824     2.121    ingressLoop[6].ingressFifo/buffer_fifo/clk
    SLICE_X9Y48          FDCE                                         r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]/C
                         clock pessimism             -0.537     1.584    
    SLICE_X9Y48          FDCE (Hold_fdce_C_D)         0.047     1.631    ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[4].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.091     0.091 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.954    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.980 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.586     1.566    egressLoop[4].egressFifo/buffer_fifo/clk
    SLICE_X41Y13         FDPE                                         r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDPE (Prop_fdpe_C_Q)         0.100     1.666 r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[1]/Q
                         net (fo=1, routed)           0.055     1.721    egressLoop[4].egressFifo/buffer_fifo/infer_fifo.two_wr_addr[1]
    SLICE_X41Y13         FDCE                                         r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.267    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.297 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.806     2.103    egressLoop[4].egressFifo/buffer_fifo/clk
    SLICE_X41Y13         FDCE                                         r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[1]/C
                         clock pessimism             -0.537     1.566    
    SLICE_X41Y13         FDCE (Hold_fdce_C_D)         0.044     1.610    egressLoop[4].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 egressLoop[6].egressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[6].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.091     0.091 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.954    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.980 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.587     1.567    egressLoop[6].egressFifo/buffer_fifo/clk
    SLICE_X28Y19         FDPE                                         r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDPE (Prop_fdpe_C_Q)         0.100     1.667 r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[1]/Q
                         net (fo=1, routed)           0.060     1.728    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.two_wr_addr[1]
    SLICE_X28Y19         FDCE                                         r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.267    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.297 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.806     2.103    egressLoop[6].egressFifo/buffer_fifo/clk
    SLICE_X28Y19         FDCE                                         r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[1]/C
                         clock pessimism             -0.536     1.567    
    SLICE_X28Y19         FDCE (Hold_fdce_C_D)         0.047     1.614    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 egressLoop[6].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[6].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.091     0.091 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.954    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.980 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.585     1.565    egressLoop[6].egressFifo/buffer_fifo/clk
    SLICE_X29Y21         FDCE                                         r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDCE (Prop_fdce_C_Q)         0.100     1.665 r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[2]/Q
                         net (fo=2, routed)           0.062     1.728    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.next_wr_addr[2]
    SLICE_X29Y21         FDCE                                         r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.267    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.297 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.804     2.101    egressLoop[6].egressFifo/buffer_fifo/clk
    SLICE_X29Y21         FDCE                                         r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[2]/C
                         clock pessimism             -0.536     1.565    
    SLICE_X29Y21         FDCE (Hold_fdce_C_D)         0.049     1.614    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 egressLoop[6].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[6].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.091     0.091 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.954    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.980 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.588     1.568    egressLoop[6].egressFifo/buffer_fifo/clk
    SLICE_X27Y20         FDCE                                         r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y20         FDCE (Prop_fdce_C_Q)         0.100     1.668 r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[4]/Q
                         net (fo=2, routed)           0.062     1.731    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.next_wr_addr[4]
    SLICE_X27Y20         FDCE                                         r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.267    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.297 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.806     2.103    egressLoop[6].egressFifo/buffer_fifo/clk
    SLICE_X27Y20         FDCE                                         r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[4]/C
                         clock pessimism             -0.535     1.568    
    SLICE_X27Y20         FDCE (Hold_fdce_C_D)         0.049     1.617    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.615%)  route 0.062ns (38.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.091     0.091 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.954    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.980 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.595     1.575    ingressLoop[1].ingressFifo/buffer_fifo/clk
    SLICE_X11Y30         FDCE                                         r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.100     1.675 r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[4]/Q
                         net (fo=2, routed)           0.062     1.738    ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr[4]
    SLICE_X11Y30         FDCE                                         r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.267    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.297 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.813     2.110    ingressLoop[1].ingressFifo/buffer_fifo/clk
    SLICE_X11Y30         FDCE                                         r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[4]/C
                         clock pessimism             -0.535     1.575    
    SLICE_X11Y30         FDCE (Hold_fdce_C_D)         0.047     1.622    ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.091     0.091 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.954    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.980 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.596     1.576    ingressLoop[1].ingressFifo/buffer_fifo/clk
    SLICE_X11Y31         FDPE                                         r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDPE (Prop_fdpe_C_Q)         0.100     1.676 r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[0]/Q
                         net (fo=2, routed)           0.062     1.739    ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr[0]
    SLICE_X11Y31         FDCE                                         r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.267    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.297 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.814     2.111    ingressLoop[1].ingressFifo/buffer_fifo/clk
    SLICE_X11Y31         FDCE                                         r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]/C
                         clock pessimism             -0.535     1.576    
    SLICE_X11Y31         FDCE (Hold_fdce_C_D)         0.047     1.623    ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 egressLoop[6].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[6].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.091     0.091 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.954    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.980 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.585     1.565    egressLoop[6].egressFifo/buffer_fifo/clk
    SLICE_X29Y21         FDPE                                         r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDPE (Prop_fdpe_C_Q)         0.100     1.665 r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[0]/Q
                         net (fo=2, routed)           0.062     1.728    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.next_wr_addr[0]
    SLICE_X29Y21         FDCE                                         r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.267    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.297 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.804     2.101    egressLoop[6].egressFifo/buffer_fifo/clk
    SLICE_X29Y21         FDCE                                         r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[0]/C
                         clock pessimism             -0.536     1.565    
    SLICE_X29Y21         FDCE (Hold_fdce_C_D)         0.047     1.612    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 arnd4/transformLoop[3].ct/xOutStepReg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.135ns (32.491%)  route 0.281ns (67.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.091     0.091 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.954    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.980 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.658     1.638    arnd4/transformLoop[3].ct/clk
    DSP48_X1Y2           DSP48E1                                      r  arnd4/transformLoop[3].ct/xOutStepReg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.107     1.745 r  arnd4/transformLoop[3].ct/xOutStepReg_reg/P[26]
                         net (fo=1, routed)           0.176     1.921    arnd4/transformLoop[3].ct/xOutStepReg_reg_n_79
    SLICE_X20Y6          LUT2 (Prop_lut2_I0_O)        0.028     1.949 r  arnd4/transformLoop[3].ct/infer_fifo.block_ram_performance.fifo_ram_reg_i_7__0/O
                         net (fo=1, routed)           0.104     2.054    egressLoop[5].egressFifo/buffer_fifo/din[26]
    RAMB36_X1Y1          RAMB36E1                                     r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.267    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.297 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.850     2.147    egressLoop[5].egressFifo/buffer_fifo/clk
    RAMB36_X1Y1          RAMB36E1                                     r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKARDCLK
                         clock pessimism             -0.505     1.642    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.296     1.938    egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bftClk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { bftClk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.634         5.000       2.366      DSP48_X0Y5    arnd1/transformLoop[0].ct/xOutReg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.634         5.000       2.366      DSP48_X1Y20   arnd1/transformLoop[5].ct/xOutReg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.634         5.000       2.366      DSP48_X0Y14   arnd2/ct2/xOutReg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.634         5.000       2.366      DSP48_X1Y16   arnd2/ct7/xOutReg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.634         5.000       2.366      DSP48_X0Y8    arnd3/transformLoop[2].ct0/xOutReg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.634         5.000       2.366      DSP48_X1Y2    arnd4/transformLoop[3].ct/xOutStepReg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.634         5.000       2.366      DSP48_X0Y17   arnd1/transformLoop[2].ct/xOutStepReg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.634         5.000       2.366      DSP48_X0Y25   arnd1/transformLoop[7].ct/xOutStepReg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.634         5.000       2.366      DSP48_X1Y19   arnd2/ct4/xOutStepReg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.634         5.000       2.366      DSP48_X2Y18   arnd3/transformLoop[0].ct1/xOutStepReg_reg/CLK
Low Pulse Width   Fast    FDCE/C       n/a            0.400         2.500       2.100      SLICE_X21Y13  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[2]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         2.500       2.100      SLICE_X21Y13  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[4]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         2.500       2.100      SLICE_X28Y19  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         2.500       2.100      SLICE_X27Y20  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[4]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         2.500       2.100      SLICE_X27Y20  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         2.500       2.100      SLICE_X27Y20  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[4]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         2.500       2.100      SLICE_X27Y20  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[9]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         2.500       2.100      SLICE_X28Y13  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[4]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         2.500       2.100      SLICE_X28Y14  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[6]/C
Low Pulse Width   Fast    FDPE/C       n/a            0.400         2.500       2.100      SLICE_X28Y13  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         2.500       2.150      SLICE_X27Y17  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         2.500       2.150      SLICE_X29Y14  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[4]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         2.500       2.150      SLICE_X29Y14  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[5]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         2.500       2.150      SLICE_X29Y14  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[6]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         2.500       2.150      SLICE_X27Y14  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[7]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         2.500       2.150      SLICE_X29Y14  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[9]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         2.500       2.150      SLICE_X28Y14  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[5]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         2.500       2.150      SLICE_X28Y14  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[6]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         2.500       2.150      SLICE_X28Y14  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[9]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         2.500       2.150      SLICE_X27Y15  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  wbClk
  To Clock:  wbClk

Setup :            0  Failing Endpoints,  Worst Slack        6.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.072ns  (required time - arrival time)
  Source:                 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wbClk rise@10.000ns - wbClk rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.886ns (49.963%)  route 1.889ns (50.037%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 13.812 - 10.000 ) 
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.764     0.764 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.665    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.758 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.420     4.178    egressLoop[4].egressFifo/buffer_fifo/rd_clk
    RAMB36_X2Y2          RAMB36E1                                     r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[27])
                                                      1.800     5.978 r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[27]
                         net (fo=1, routed)           1.028     7.006    egressLoop[3].egressFifo/buffer_fifo/wbOutputData_reg[31]_1[27]
    SLICE_X26Y14         LUT6 (Prop_lut6_I5_O)        0.043     7.049 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[27]_i_2/O
                         net (fo=1, routed)           0.861     7.910    egressLoop[3].egressFifo/buffer_fifo/wbOutputData[27]_i_2_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I0_O)        0.043     7.953 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[27]_i_1/O
                         net (fo=1, routed)           0.000     7.953    egressLoop[3].egressFifo_n_5
    SLICE_X24Y23         FDRE                                         r  wbOutputData_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    V20                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.689    10.689 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.787    12.476    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.559 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.253    13.812    wbClk_IBUF_BUFG
    SLICE_X24Y23         FDRE                                         r  wbOutputData_reg[27]/C
                         clock pessimism              0.214    14.026    
                         clock uncertainty           -0.035    13.991    
    SLICE_X24Y23         FDRE (Setup_fdre_C_D)        0.034    14.025    wbOutputData_reg[27]
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                          -7.953    
  -------------------------------------------------------------------
                         slack                                  6.072    

Slack (MET) :             6.119ns  (required time - arrival time)
  Source:                 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wbClk rise@10.000ns - wbClk rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 1.886ns (50.575%)  route 1.843ns (49.425%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 13.813 - 10.000 ) 
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.764     0.764 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.665    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.758 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.420     4.178    egressLoop[4].egressFifo/buffer_fifo/rd_clk
    RAMB36_X2Y2          RAMB36E1                                     r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      1.800     5.978 r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[14]
                         net (fo=1, routed)           0.939     6.917    egressLoop[3].egressFifo/buffer_fifo/wbOutputData_reg[31]_1[14]
    SLICE_X24Y12         LUT6 (Prop_lut6_I5_O)        0.043     6.960 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[14]_i_2/O
                         net (fo=1, routed)           0.905     7.864    egressLoop[3].egressFifo/buffer_fifo/wbOutputData[14]_i_2_n_0
    SLICE_X24Y22         LUT6 (Prop_lut6_I0_O)        0.043     7.907 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[14]_i_1/O
                         net (fo=1, routed)           0.000     7.907    egressLoop[3].egressFifo_n_18
    SLICE_X24Y22         FDRE                                         r  wbOutputData_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    V20                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.689    10.689 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.787    12.476    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.559 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.254    13.813    wbClk_IBUF_BUFG
    SLICE_X24Y22         FDRE                                         r  wbOutputData_reg[14]/C
                         clock pessimism              0.214    14.027    
                         clock uncertainty           -0.035    13.992    
    SLICE_X24Y22         FDRE (Setup_fdre_C_D)        0.034    14.026    wbOutputData_reg[14]
  -------------------------------------------------------------------
                         required time                         14.026    
                         arrival time                          -7.907    
  -------------------------------------------------------------------
                         slack                                  6.119    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wbClk rise@10.000ns - wbClk rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 1.886ns (51.040%)  route 1.809ns (48.960%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 13.812 - 10.000 ) 
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.764     0.764 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.665    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.758 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.420     4.178    egressLoop[4].egressFifo/buffer_fifo/rd_clk
    RAMB36_X2Y2          RAMB36E1                                     r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      1.800     5.978 r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[5]
                         net (fo=1, routed)           0.965     6.943    egressLoop[3].egressFifo/buffer_fifo/wbOutputData_reg[31]_1[5]
    SLICE_X25Y13         LUT6 (Prop_lut6_I5_O)        0.043     6.986 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[5]_i_2/O
                         net (fo=1, routed)           0.844     7.830    egressLoop[3].egressFifo/buffer_fifo/wbOutputData[5]_i_2_n_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I0_O)        0.043     7.873 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[5]_i_1/O
                         net (fo=1, routed)           0.000     7.873    egressLoop[3].egressFifo_n_27
    SLICE_X25Y23         FDRE                                         r  wbOutputData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    V20                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.689    10.689 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.787    12.476    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.559 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.253    13.812    wbClk_IBUF_BUFG
    SLICE_X25Y23         FDRE                                         r  wbOutputData_reg[5]/C
                         clock pessimism              0.214    14.026    
                         clock uncertainty           -0.035    13.991    
    SLICE_X25Y23         FDRE (Setup_fdre_C_D)        0.034    14.025    wbOutputData_reg[5]
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wbClk rise@10.000ns - wbClk rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 1.886ns (51.444%)  route 1.780ns (48.556%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 13.811 - 10.000 ) 
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.764     0.764 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.665    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.758 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.420     4.178    egressLoop[4].egressFifo/buffer_fifo/rd_clk
    RAMB36_X2Y2          RAMB36E1                                     r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      1.800     5.978 r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[11]
                         net (fo=1, routed)           0.846     6.824    egressLoop[3].egressFifo/buffer_fifo/wbOutputData_reg[31]_1[11]
    SLICE_X26Y14         LUT6 (Prop_lut6_I5_O)        0.043     6.867 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[11]_i_2/O
                         net (fo=1, routed)           0.934     7.801    egressLoop[3].egressFifo/buffer_fifo/wbOutputData[11]_i_2_n_0
    SLICE_X24Y24         LUT6 (Prop_lut6_I0_O)        0.043     7.844 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[11]_i_1/O
                         net (fo=1, routed)           0.000     7.844    egressLoop[3].egressFifo_n_21
    SLICE_X24Y24         FDRE                                         r  wbOutputData_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    V20                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.689    10.689 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.787    12.476    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.559 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.252    13.811    wbClk_IBUF_BUFG
    SLICE_X24Y24         FDRE                                         r  wbOutputData_reg[11]/C
                         clock pessimism              0.214    14.025    
                         clock uncertainty           -0.035    13.990    
    SLICE_X24Y24         FDRE (Setup_fdre_C_D)        0.034    14.024    wbOutputData_reg[11]
  -------------------------------------------------------------------
                         required time                         14.024    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wbClk rise@10.000ns - wbClk rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 1.886ns (52.003%)  route 1.741ns (47.997%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.814ns = ( 13.814 - 10.000 ) 
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.764     0.764 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.665    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.758 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.420     4.178    egressLoop[4].egressFifo/buffer_fifo/rd_clk
    RAMB36_X2Y2          RAMB36E1                                     r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      1.800     5.978 r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[24]
                         net (fo=1, routed)           0.947     6.925    egressLoop[3].egressFifo/buffer_fifo/wbOutputData_reg[31]_1[24]
    SLICE_X24Y11         LUT6 (Prop_lut6_I5_O)        0.043     6.968 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[24]_i_2/O
                         net (fo=1, routed)           0.794     7.762    egressLoop[3].egressFifo/buffer_fifo/wbOutputData[24]_i_2_n_0
    SLICE_X24Y21         LUT6 (Prop_lut6_I0_O)        0.043     7.805 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[24]_i_1/O
                         net (fo=1, routed)           0.000     7.805    egressLoop[3].egressFifo_n_8
    SLICE_X24Y21         FDRE                                         r  wbOutputData_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    V20                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.689    10.689 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.787    12.476    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.559 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.255    13.814    wbClk_IBUF_BUFG
    SLICE_X24Y21         FDRE                                         r  wbOutputData_reg[24]/C
                         clock pessimism              0.214    14.028    
                         clock uncertainty           -0.035    13.993    
    SLICE_X24Y21         FDRE (Setup_fdre_C_D)        0.033    14.026    wbOutputData_reg[24]
  -------------------------------------------------------------------
                         required time                         14.026    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wbClk rise@10.000ns - wbClk rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 1.886ns (52.217%)  route 1.726ns (47.783%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.814ns = ( 13.814 - 10.000 ) 
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.764     0.764 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.665    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.758 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.420     4.178    egressLoop[4].egressFifo/buffer_fifo/rd_clk
    RAMB36_X2Y2          RAMB36E1                                     r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[26])
                                                      1.800     5.978 r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[26]
                         net (fo=1, routed)           1.053     7.031    egressLoop[3].egressFifo/buffer_fifo/wbOutputData_reg[31]_1[26]
    SLICE_X24Y11         LUT6 (Prop_lut6_I5_O)        0.043     7.074 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[26]_i_2/O
                         net (fo=1, routed)           0.673     7.747    egressLoop[3].egressFifo/buffer_fifo/wbOutputData[26]_i_2_n_0
    SLICE_X25Y21         LUT6 (Prop_lut6_I0_O)        0.043     7.790 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[26]_i_1/O
                         net (fo=1, routed)           0.000     7.790    egressLoop[3].egressFifo_n_6
    SLICE_X25Y21         FDRE                                         r  wbOutputData_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    V20                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.689    10.689 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.787    12.476    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.559 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.255    13.814    wbClk_IBUF_BUFG
    SLICE_X25Y21         FDRE                                         r  wbOutputData_reg[26]/C
                         clock pessimism              0.214    14.028    
                         clock uncertainty           -0.035    13.993    
    SLICE_X25Y21         FDRE (Setup_fdre_C_D)        0.034    14.027    wbOutputData_reg[26]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.238ns  (required time - arrival time)
  Source:                 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wbClk rise@10.000ns - wbClk rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 1.886ns (52.255%)  route 1.723ns (47.745%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 13.812 - 10.000 ) 
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.764     0.764 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.665    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.758 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.420     4.178    egressLoop[4].egressFifo/buffer_fifo/rd_clk
    RAMB36_X2Y2          RAMB36E1                                     r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      1.800     5.978 r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[21]
                         net (fo=1, routed)           1.052     7.030    egressLoop[3].egressFifo/buffer_fifo/wbOutputData_reg[31]_1[21]
    SLICE_X25Y13         LUT6 (Prop_lut6_I5_O)        0.043     7.073 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[21]_i_2/O
                         net (fo=1, routed)           0.672     7.744    egressLoop[3].egressFifo/buffer_fifo/wbOutputData[21]_i_2_n_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I0_O)        0.043     7.787 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[21]_i_1/O
                         net (fo=1, routed)           0.000     7.787    egressLoop[3].egressFifo_n_11
    SLICE_X25Y23         FDRE                                         r  wbOutputData_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    V20                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.689    10.689 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.787    12.476    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.559 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.253    13.812    wbClk_IBUF_BUFG
    SLICE_X25Y23         FDRE                                         r  wbOutputData_reg[21]/C
                         clock pessimism              0.214    14.026    
                         clock uncertainty           -0.035    13.991    
    SLICE_X25Y23         FDRE (Setup_fdre_C_D)        0.034    14.025    wbOutputData_reg[21]
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                  6.238    

Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wbClk rise@10.000ns - wbClk rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 1.886ns (52.496%)  route 1.707ns (47.504%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.814ns = ( 13.814 - 10.000 ) 
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.764     0.764 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.665    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.758 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.420     4.178    egressLoop[4].egressFifo/buffer_fifo/rd_clk
    RAMB36_X2Y2          RAMB36E1                                     r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      1.800     5.978 r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[16]
                         net (fo=1, routed)           1.056     7.033    egressLoop[3].egressFifo/buffer_fifo/wbOutputData_reg[31]_1[16]
    SLICE_X25Y10         LUT6 (Prop_lut6_I5_O)        0.043     7.076 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[16]_i_2/O
                         net (fo=1, routed)           0.651     7.728    egressLoop[3].egressFifo/buffer_fifo/wbOutputData[16]_i_2_n_0
    SLICE_X25Y21         LUT6 (Prop_lut6_I0_O)        0.043     7.771 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[16]_i_1/O
                         net (fo=1, routed)           0.000     7.771    egressLoop[3].egressFifo_n_16
    SLICE_X25Y21         FDRE                                         r  wbOutputData_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    V20                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.689    10.689 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.787    12.476    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.559 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.255    13.814    wbClk_IBUF_BUFG
    SLICE_X25Y21         FDRE                                         r  wbOutputData_reg[16]/C
                         clock pessimism              0.214    14.028    
                         clock uncertainty           -0.035    13.993    
    SLICE_X25Y21         FDRE (Setup_fdre_C_D)        0.033    14.026    wbOutputData_reg[16]
  -------------------------------------------------------------------
                         required time                         14.026    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                  6.255    

Slack (MET) :             6.262ns  (required time - arrival time)
  Source:                 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wbClk rise@10.000ns - wbClk rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 1.886ns (52.638%)  route 1.697ns (47.361%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 13.811 - 10.000 ) 
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.764     0.764 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.665    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.758 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.420     4.178    egressLoop[4].egressFifo/buffer_fifo/rd_clk
    RAMB36_X2Y2          RAMB36E1                                     r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[29])
                                                      1.800     5.978 r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[29]
                         net (fo=1, routed)           0.762     6.740    egressLoop[3].egressFifo/buffer_fifo/wbOutputData_reg[31]_1[29]
    SLICE_X26Y14         LUT6 (Prop_lut6_I5_O)        0.043     6.783 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[29]_i_2/O
                         net (fo=1, routed)           0.935     7.718    egressLoop[3].egressFifo/buffer_fifo/wbOutputData[29]_i_2_n_0
    SLICE_X25Y24         LUT6 (Prop_lut6_I0_O)        0.043     7.761 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[29]_i_1/O
                         net (fo=1, routed)           0.000     7.761    egressLoop[3].egressFifo_n_3
    SLICE_X25Y24         FDRE                                         r  wbOutputData_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    V20                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.689    10.689 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.787    12.476    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.559 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.252    13.811    wbClk_IBUF_BUFG
    SLICE_X25Y24         FDRE                                         r  wbOutputData_reg[29]/C
                         clock pessimism              0.214    14.025    
                         clock uncertainty           -0.035    13.990    
    SLICE_X25Y24         FDRE (Setup_fdre_C_D)        0.033    14.023    wbOutputData_reg[29]
  -------------------------------------------------------------------
                         required time                         14.023    
                         arrival time                          -7.761    
  -------------------------------------------------------------------
                         slack                                  6.262    

Slack (MET) :             6.266ns  (required time - arrival time)
  Source:                 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wbClk rise@10.000ns - wbClk rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 1.886ns (52.671%)  route 1.695ns (47.329%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 13.813 - 10.000 ) 
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.764     0.764 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.665    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.758 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.420     4.178    egressLoop[4].egressFifo/buffer_fifo/rd_clk
    RAMB36_X2Y2          RAMB36E1                                     r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      1.800     5.978 r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[17]
                         net (fo=1, routed)           1.014     6.992    egressLoop[3].egressFifo/buffer_fifo/wbOutputData_reg[31]_1[17]
    SLICE_X24Y12         LUT6 (Prop_lut6_I5_O)        0.043     7.035 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[17]_i_2/O
                         net (fo=1, routed)           0.680     7.716    egressLoop[3].egressFifo/buffer_fifo/wbOutputData[17]_i_2_n_0
    SLICE_X24Y22         LUT6 (Prop_lut6_I0_O)        0.043     7.759 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[17]_i_1/O
                         net (fo=1, routed)           0.000     7.759    egressLoop[3].egressFifo_n_15
    SLICE_X24Y22         FDRE                                         r  wbOutputData_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    V20                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.689    10.689 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.787    12.476    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.559 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.254    13.813    wbClk_IBUF_BUFG
    SLICE_X24Y22         FDRE                                         r  wbOutputData_reg[17]/C
                         clock pessimism              0.214    14.027    
                         clock uncertainty           -0.035    13.992    
    SLICE_X24Y22         FDRE (Setup_fdre_C_D)        0.033    14.025    wbOutputData_reg[17]
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                  6.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.933%)  route 0.164ns (62.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.969    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.995 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.601     1.596    ingressLoop[5].ingressFifo/buffer_fifo/rd_clk
    SLICE_X23Y49         FDPE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDPE (Prop_fdpe_C_Q)         0.100     1.696 r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[0]/Q
                         net (fo=8, routed)           0.164     1.860    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_wr_addr[0]
    SLICE_X22Y50         FDPE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.282    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.312 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.749     2.061    ingressLoop[5].ingressFifo/buffer_fifo/rd_clk
    SLICE_X22Y50         FDPE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[0]/C
                         clock pessimism             -0.325     1.736    
    SLICE_X22Y50         FDPE (Hold_fdpe_C_D)         0.063     1.799    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.091ns (37.799%)  route 0.150ns (62.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.969    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.995 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.601     1.596    ingressLoop[5].ingressFifo/buffer_fifo/rd_clk
    SLICE_X23Y49         FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.091     1.687 r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[2]/Q
                         net (fo=2, routed)           0.150     1.837    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.next_wr_addr[2]
    SLICE_X22Y51         FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.282    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.312 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.749     2.061    ingressLoop[5].ingressFifo/buffer_fifo/rd_clk
    SLICE_X22Y51         FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[2]/C
                         clock pessimism             -0.325     1.736    
    SLICE_X22Y51         FDCE (Hold_fdce_C_D)         0.004     1.740    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 egressLoop[5].egressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            egressLoop[5].egressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.073%)  route 0.075ns (36.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.969    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.995 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.596     1.591    egressLoop[5].egressFifo/buffer_fifo/rd_clk
    SLICE_X23Y13         FDCE                                         r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDCE (Prop_fdce_C_Q)         0.100     1.691 r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[3]/Q
                         net (fo=6, routed)           0.075     1.766    egressLoop[5].egressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg__0[3]
    SLICE_X22Y13         LUT6 (Prop_lut6_I0_O)        0.028     1.794 r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.rd_addr_tmp[5]_i_1__12/O
                         net (fo=1, routed)           0.000     1.794    egressLoop[5].egressFifo/buffer_fifo/p_0_in__25[5]
    SLICE_X22Y13         FDCE                                         r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.282    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.312 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.816     2.128    egressLoop[5].egressFifo/buffer_fifo/rd_clk
    SLICE_X22Y13         FDCE                                         r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[5]/C
                         clock pessimism             -0.526     1.602    
    SLICE_X22Y13         FDCE (Hold_fdce_C_D)         0.087     1.689    egressLoop[5].egressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.100ns (28.299%)  route 0.253ns (71.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.969    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.995 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.594     1.589    ingressLoop[1].ingressFifo/buffer_fifo/rd_clk
    SLICE_X11Y29         FDCE                                         r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.100     1.689 r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[3]/Q
                         net (fo=3, routed)           0.253     1.943    ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.wr_addr[3]
    RAMB36_X0Y6          RAMB36E1                                     r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.282    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.312 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.846     2.158    ingressLoop[1].ingressFifo/buffer_fifo/rd_clk
    RAMB36_X0Y6          RAMB36E1                                     r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKARDCLK
                         clock pessimism             -0.505     1.653    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.836    ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 egressLoop[6].egressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            egressLoop[6].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.969    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.995 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.585     1.580    egressLoop[6].egressFifo/buffer_fifo/rd_clk
    SLICE_X30Y21         FDPE                                         r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDPE (Prop_fdpe_C_Q)         0.100     1.680 r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[1]/Q
                         net (fo=1, routed)           0.056     1.736    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.two_rd_addr[1]
    SLICE_X30Y21         FDCE                                         r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.282    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.312 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.804     2.116    egressLoop[6].egressFifo/buffer_fifo/rd_clk
    SLICE_X30Y21         FDCE                                         r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[1]/C
                         clock pessimism             -0.536     1.580    
    SLICE_X30Y21         FDCE (Hold_fdce_C_D)         0.044     1.624    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.969    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.995 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.586     1.581    egressLoop[2].egressFifo/buffer_fifo/rd_clk
    SLICE_X40Y14         FDPE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDPE (Prop_fdpe_C_Q)         0.100     1.681 r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[1]/Q
                         net (fo=1, routed)           0.056     1.737    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.two_rd_addr[1]
    SLICE_X40Y14         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.282    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.312 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.806     2.118    egressLoop[2].egressFifo/buffer_fifo/rd_clk
    SLICE_X40Y14         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[1]/C
                         clock pessimism             -0.537     1.581    
    SLICE_X40Y14         FDCE (Hold_fdce_C_D)         0.044     1.625    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.615%)  route 0.062ns (38.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.969    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.995 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.601     1.596    ingressLoop[5].ingressFifo/buffer_fifo/rd_clk
    SLICE_X23Y49         FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.100     1.696 r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[4]/Q
                         net (fo=2, routed)           0.062     1.759    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.next_wr_addr[4]
    SLICE_X23Y49         FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.282    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.312 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.822     2.134    ingressLoop[5].ingressFifo/buffer_fifo/rd_clk
    SLICE_X23Y49         FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[4]/C
                         clock pessimism             -0.538     1.596    
    SLICE_X23Y49         FDCE (Hold_fdce_C_D)         0.049     1.645    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.969    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.995 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.597     1.592    ingressLoop[3].ingressFifo/buffer_fifo/rd_clk
    SLICE_X21Y35         FDCE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDCE (Prop_fdce_C_Q)         0.100     1.692 r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[6]/Q
                         net (fo=2, routed)           0.062     1.755    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.next_wr_addr[6]
    SLICE_X21Y35         FDCE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.282    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.312 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.816     2.128    ingressLoop[3].ingressFifo/buffer_fifo/rd_clk
    SLICE_X21Y35         FDCE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[6]/C
                         clock pessimism             -0.536     1.592    
    SLICE_X21Y35         FDCE (Hold_fdce_C_D)         0.049     1.641    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.104%)  route 0.193ns (65.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.969    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.995 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.601     1.596    ingressLoop[5].ingressFifo/buffer_fifo/rd_clk
    SLICE_X23Y49         FDPE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDPE (Prop_fdpe_C_Q)         0.100     1.696 r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[1]/Q
                         net (fo=1, routed)           0.193     1.890    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_wr_addr[1]
    SLICE_X22Y51         FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.282    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.312 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.749     2.061    ingressLoop[5].ingressFifo/buffer_fifo/rd_clk
    SLICE_X22Y51         FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[1]/C
                         clock pessimism             -0.325     1.736    
    SLICE_X22Y51         FDCE (Hold_fdce_C_D)         0.037     1.773    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.661%)  route 0.062ns (38.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.969    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.995 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.602     1.597    ingressLoop[2].ingressFifo/buffer_fifo/rd_clk
    SLICE_X11Y40         FDCE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.100     1.697 r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[3]/Q
                         net (fo=2, routed)           0.062     1.759    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.next_wr_addr[3]
    SLICE_X11Y40         FDCE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.282    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.312 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.822     2.134    ingressLoop[2].ingressFifo/buffer_fifo/rd_clk
    SLICE_X11Y40         FDCE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[3]/C
                         clock pessimism             -0.537     1.597    
    SLICE_X11Y40         FDCE (Hold_fdce_C_D)         0.044     1.641    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wbClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wbClk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X1Y3   egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X2Y3   egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X2Y4   egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X1Y2   egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X2Y2   egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X1Y1   egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X1Y4   egressLoop[6].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X1Y5   egressLoop[7].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X0Y4   ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X0Y6   ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X28Y15  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[6]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X26Y17  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X26Y16  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X26Y16  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X26Y16  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X28Y17  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X28Y16  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X28Y16  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[9]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X28Y17  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X26Y17  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X22Y12  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X22Y12  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X22Y12  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X22Y12  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X22Y12  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X22Y12  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X23Y37  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X21Y37  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X21Y37  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X22Y37  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  wbClk
  To Clock:  bftClk

Setup :            0  Failing Endpoints,  Worst Slack        1.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 ingressFifoWrEn_reg/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - wbClk rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.310ns (11.348%)  route 2.422ns (88.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.834ns = ( 8.834 - 5.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.764     0.764 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.665    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.758 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.396     4.154    wbClk_IBUF_BUFG
    SLICE_X20Y33         FDRE                                         r  ingressFifoWrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.259     4.413 r  ingressFifoWrEn_reg/Q
                         net (fo=24, routed)          1.848     6.261    ingressLoop[0].ingressFifo/buffer_fifo/ingressFifoWrEn
    SLICE_X8Y23          LUT3 (Prop_lut3_I2_O)        0.051     6.312 r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg_i_2/O
                         net (fo=1, routed)           0.574     6.886    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg_i_2_n_0
    RAMB36_X0Y4          RAMB36E1                                     r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.674     5.674 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.787     7.461    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.544 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.290     8.834    ingressLoop[0].ingressFifo/buffer_fifo/clk
    RAMB36_X0Y4          RAMB36E1                                     r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                         clock pessimism              0.000     8.834    
                         clock uncertainty           -0.035     8.799    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.423     8.376    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -6.886    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 ingressFifoWrEn_reg/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - wbClk rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.310ns (11.719%)  route 2.335ns (88.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 8.844 - 5.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.764     0.764 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.665    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.758 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.396     4.154    wbClk_IBUF_BUFG
    SLICE_X20Y33         FDRE                                         r  ingressFifoWrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.259     4.413 r  ingressFifoWrEn_reg/Q
                         net (fo=24, routed)          1.842     6.256    ingressLoop[2].ingressFifo/buffer_fifo/ingressFifoWrEn
    SLICE_X8Y42          LUT3 (Prop_lut3_I2_O)        0.051     6.307 r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg_i_2__1/O
                         net (fo=1, routed)           0.493     6.800    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg_i_2__1_n_0
    RAMB36_X0Y8          RAMB36E1                                     r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.674     5.674 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.787     7.461    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.544 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.300     8.844    ingressLoop[2].ingressFifo/buffer_fifo/clk
    RAMB36_X0Y8          RAMB36E1                                     r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                         clock pessimism              0.000     8.844    
                         clock uncertainty           -0.035     8.809    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.423     8.386    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg
  -------------------------------------------------------------------
                         required time                          8.386    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.692ns  (required time - arrival time)
  Source:                 ingressFifoWrEn_reg/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - wbClk rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.313ns (13.265%)  route 2.047ns (86.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.663ns = ( 8.663 - 5.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.764     0.764 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.665    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.758 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.396     4.154    wbClk_IBUF_BUFG
    SLICE_X20Y33         FDRE                                         r  ingressFifoWrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.259     4.413 r  ingressFifoWrEn_reg/Q
                         net (fo=24, routed)          1.562     5.976    ingressLoop[4].ingressFifo/buffer_fifo/ingressFifoWrEn
    SLICE_X41Y49         LUT3 (Prop_lut3_I2_O)        0.054     6.030 r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg_i_2__3/O
                         net (fo=1, routed)           0.484     6.514    ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg_i_2__3_n_0
    RAMB36_X2Y10         RAMB36E1                                     r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.674     5.674 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.787     7.461    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.544 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.119     8.663    ingressLoop[4].ingressFifo/buffer_fifo/clk
    RAMB36_X2Y10         RAMB36E1                                     r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                         clock pessimism              0.000     8.663    
                         clock uncertainty           -0.035     8.628    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.422     8.206    ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg
  -------------------------------------------------------------------
                         required time                          8.206    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 ingressFifoWrEn_reg/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - wbClk rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.302ns (11.089%)  route 2.421ns (88.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 8.812 - 5.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.764     0.764 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.665    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.758 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.396     4.154    wbClk_IBUF_BUFG
    SLICE_X20Y33         FDRE                                         r  ingressFifoWrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.259     4.413 r  ingressFifoWrEn_reg/Q
                         net (fo=24, routed)          1.842     6.256    ingressLoop[2].ingressFifo/buffer_fifo/ingressFifoWrEn
    SLICE_X8Y42          LUT2 (Prop_lut2_I0_O)        0.043     6.299 r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1__1/O
                         net (fo=39, routed)          0.579     6.878    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1__1_n_0
    SLICE_X9Y38          FDCE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.674     5.674 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.787     7.461    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.544 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.268     8.812    ingressLoop[2].ingressFifo/buffer_fifo/clk
    SLICE_X9Y38          FDCE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[5]/C
                         clock pessimism              0.000     8.812    
                         clock uncertainty           -0.035     8.777    
    SLICE_X9Y38          FDCE (Setup_fdce_C_CE)      -0.201     8.576    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -6.878    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 ingressFifoWrEn_reg/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - wbClk rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.302ns (11.089%)  route 2.421ns (88.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 8.812 - 5.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.764     0.764 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.665    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.758 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.396     4.154    wbClk_IBUF_BUFG
    SLICE_X20Y33         FDRE                                         r  ingressFifoWrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.259     4.413 r  ingressFifoWrEn_reg/Q
                         net (fo=24, routed)          1.842     6.256    ingressLoop[2].ingressFifo/buffer_fifo/ingressFifoWrEn
    SLICE_X8Y42          LUT2 (Prop_lut2_I0_O)        0.043     6.299 r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1__1/O
                         net (fo=39, routed)          0.579     6.878    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1__1_n_0
    SLICE_X9Y38          FDCE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.674     5.674 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.787     7.461    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.544 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.268     8.812    ingressLoop[2].ingressFifo/buffer_fifo/clk
    SLICE_X9Y38          FDCE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[6]/C
                         clock pessimism              0.000     8.812    
                         clock uncertainty           -0.035     8.777    
    SLICE_X9Y38          FDCE (Setup_fdce_C_CE)      -0.201     8.576    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -6.878    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 ingressFifoWrEn_reg/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - wbClk rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.302ns (11.001%)  route 2.443ns (88.999%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 8.812 - 5.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.764     0.764 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.665    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.758 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.396     4.154    wbClk_IBUF_BUFG
    SLICE_X20Y33         FDRE                                         r  ingressFifoWrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.259     4.413 r  ingressFifoWrEn_reg/Q
                         net (fo=24, routed)          1.842     6.256    ingressLoop[2].ingressFifo/buffer_fifo/ingressFifoWrEn
    SLICE_X8Y42          LUT2 (Prop_lut2_I0_O)        0.043     6.299 r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1__1/O
                         net (fo=39, routed)          0.601     6.900    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1__1_n_0
    SLICE_X8Y38          FDCE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.674     5.674 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.787     7.461    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.544 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.268     8.812    ingressLoop[2].ingressFifo/buffer_fifo/clk
    SLICE_X8Y38          FDCE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[5]/C
                         clock pessimism              0.000     8.812    
                         clock uncertainty           -0.035     8.777    
    SLICE_X8Y38          FDCE (Setup_fdce_C_CE)      -0.178     8.599    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.599    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 ingressFifoWrEn_reg/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - wbClk rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.302ns (11.001%)  route 2.443ns (88.999%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 8.812 - 5.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.764     0.764 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.665    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.758 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.396     4.154    wbClk_IBUF_BUFG
    SLICE_X20Y33         FDRE                                         r  ingressFifoWrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.259     4.413 r  ingressFifoWrEn_reg/Q
                         net (fo=24, routed)          1.842     6.256    ingressLoop[2].ingressFifo/buffer_fifo/ingressFifoWrEn
    SLICE_X8Y42          LUT2 (Prop_lut2_I0_O)        0.043     6.299 r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1__1/O
                         net (fo=39, routed)          0.601     6.900    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1__1_n_0
    SLICE_X8Y38          FDCE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.674     5.674 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.787     7.461    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.544 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.268     8.812    ingressLoop[2].ingressFifo/buffer_fifo/clk
    SLICE_X8Y38          FDCE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[6]/C
                         clock pessimism              0.000     8.812    
                         clock uncertainty           -0.035     8.777    
    SLICE_X8Y38          FDCE (Setup_fdce_C_CE)      -0.178     8.599    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.599    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 ingressFifoWrEn_reg/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - wbClk rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.302ns (11.001%)  route 2.443ns (88.999%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 8.812 - 5.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.764     0.764 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.665    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.758 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.396     4.154    wbClk_IBUF_BUFG
    SLICE_X20Y33         FDRE                                         r  ingressFifoWrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.259     4.413 r  ingressFifoWrEn_reg/Q
                         net (fo=24, routed)          1.842     6.256    ingressLoop[2].ingressFifo/buffer_fifo/ingressFifoWrEn
    SLICE_X8Y42          LUT2 (Prop_lut2_I0_O)        0.043     6.299 r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1__1/O
                         net (fo=39, routed)          0.601     6.900    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1__1_n_0
    SLICE_X8Y38          FDCE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.674     5.674 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.787     7.461    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.544 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.268     8.812    ingressLoop[2].ingressFifo/buffer_fifo/clk
    SLICE_X8Y38          FDCE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[5]/C
                         clock pessimism              0.000     8.812    
                         clock uncertainty           -0.035     8.777    
    SLICE_X8Y38          FDCE (Setup_fdce_C_CE)      -0.178     8.599    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.599    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 ingressFifoWrEn_reg/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - wbClk rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.302ns (11.001%)  route 2.443ns (88.999%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 8.812 - 5.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.764     0.764 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.665    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.758 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.396     4.154    wbClk_IBUF_BUFG
    SLICE_X20Y33         FDRE                                         r  ingressFifoWrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.259     4.413 r  ingressFifoWrEn_reg/Q
                         net (fo=24, routed)          1.842     6.256    ingressLoop[2].ingressFifo/buffer_fifo/ingressFifoWrEn
    SLICE_X8Y42          LUT2 (Prop_lut2_I0_O)        0.043     6.299 r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1__1/O
                         net (fo=39, routed)          0.601     6.900    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1__1_n_0
    SLICE_X8Y38          FDCE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.674     5.674 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.787     7.461    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.544 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.268     8.812    ingressLoop[2].ingressFifo/buffer_fifo/clk
    SLICE_X8Y38          FDCE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[6]/C
                         clock pessimism              0.000     8.812    
                         clock uncertainty           -0.035     8.777    
    SLICE_X8Y38          FDCE (Setup_fdce_C_CE)      -0.178     8.599    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.599    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.777ns  (required time - arrival time)
  Source:                 ingressFifoWrEn_reg/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - wbClk rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.302ns (11.445%)  route 2.337ns (88.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 8.806 - 5.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.764     0.764 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.665    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.758 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.396     4.154    wbClk_IBUF_BUFG
    SLICE_X20Y33         FDRE                                         r  ingressFifoWrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.259     4.413 r  ingressFifoWrEn_reg/Q
                         net (fo=24, routed)          1.848     6.261    ingressLoop[0].ingressFifo/buffer_fifo/ingressFifoWrEn
    SLICE_X8Y23          LUT2 (Prop_lut2_I0_O)        0.043     6.304 r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1/O
                         net (fo=39, routed)          0.489     6.793    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1_n_0
    SLICE_X9Y20          FDCE                                         r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.674     5.674 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.787     7.461    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.544 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.262     8.806    ingressLoop[0].ingressFifo/buffer_fifo/clk
    SLICE_X9Y20          FDCE                                         r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]/C
                         clock pessimism              0.000     8.806    
                         clock uncertainty           -0.035     8.771    
    SLICE_X9Y20          FDCE (Setup_fdce_C_CE)      -0.201     8.570    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.570    
                         arrival time                          -6.793    
  -------------------------------------------------------------------
                         slack                                  1.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ingressFifoWrEn_reg/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.146ns (19.740%)  route 0.594ns (80.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.969    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.995 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.596     1.591    wbClk_IBUF_BUFG
    SLICE_X20Y33         FDRE                                         r  ingressFifoWrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.118     1.709 r  ingressFifoWrEn_reg/Q
                         net (fo=24, routed)          0.594     2.303    ingressLoop[6].ingressFifo/buffer_fifo/ingressFifoWrEn
    SLICE_X8Y47          LUT4 (Prop_lut4_I1_O)        0.028     2.331 r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.empty_reg_i_1__5/O
                         net (fo=1, routed)           0.000     2.331    ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg0
    SLICE_X8Y47          FDPE                                         r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.267    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.297 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.824     2.121    ingressLoop[6].ingressFifo/buffer_fifo/clk
    SLICE_X8Y47          FDPE                                         r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/C
                         clock pessimism              0.000     2.121    
                         clock uncertainty            0.035     2.157    
    SLICE_X8Y47          FDPE (Hold_fdpe_C_D)         0.087     2.244    ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            egressLoop[0].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.292ns (38.993%)  route 0.457ns (61.007%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.969    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.995 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.582     1.577    egressLoop[0].egressFifo/buffer_fifo/rd_clk
    SLICE_X42Y19         FDCE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.107     1.684 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[8]/Q
                         net (fo=3, routed)           0.234     1.919    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr[8]
    SLICE_X43Y21         LUT6 (Prop_lut6_I2_O)        0.072     1.991 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_2__7/O
                         net (fo=1, routed)           0.000     1.991    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_2__7_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     2.076 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry/CO[3]
                         net (fo=1, routed)           0.222     2.298    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2
    SLICE_X41Y21         LUT4 (Prop_lut4_I0_O)        0.028     2.326 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.full_reg_i_1__7/O
                         net (fo=1, routed)           0.000     2.326    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X41Y21         FDCE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.267    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.297 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.799     2.096    egressLoop[0].egressFifo/buffer_fifo/clk
    SLICE_X41Y21         FDCE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
                         clock pessimism              0.000     2.096    
                         clock uncertainty            0.035     2.132    
    SLICE_X41Y21         FDCE (Hold_fdce_C_D)         0.060     2.192    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.full_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.240ns (31.909%)  route 0.512ns (68.091%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.969    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.995 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.596     1.591    ingressLoop[3].ingressFifo/buffer_fifo/rd_clk
    SLICE_X23Y35         FDCE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDCE (Prop_fdce_C_Q)         0.100     1.691 r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[9]/Q
                         net (fo=3, routed)           0.177     1.868    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.wr_addr[9]
    SLICE_X23Y35         LUT2 (Prop_lut2_I0_O)        0.028     1.896 r  ingressLoop[3].ingressFifo/buffer_fifo/i__carry_i_1__11/O
                         net (fo=1, routed)           0.000     1.896    ingressLoop[3].ingressFifo/buffer_fifo/i__carry_i_1__11_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     1.980 r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.336     2.315    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg20_out
    SLICE_X24Y36         LUT4 (Prop_lut4_I0_O)        0.028     2.343 r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.empty_reg_i_1__2/O
                         net (fo=1, routed)           0.000     2.343    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg0
    SLICE_X24Y36         FDPE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.267    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.297 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.812     2.109    ingressLoop[3].ingressFifo/buffer_fifo/clk
    SLICE_X24Y36         FDPE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/C
                         clock pessimism              0.000     2.109    
                         clock uncertainty            0.035     2.145    
    SLICE_X24Y36         FDPE (Hold_fdpe_C_D)         0.060     2.205    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.278ns (36.778%)  route 0.478ns (63.223%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.969    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.995 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.551     1.546    ingressLoop[7].ingressFifo/buffer_fifo/rd_clk
    SLICE_X8Y55          FDCE                                         r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDCE (Prop_fdce_C_Q)         0.107     1.653 r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[6]/Q
                         net (fo=3, routed)           0.229     1.882    ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.wr_addr[6]
    SLICE_X10Y56         LUT6 (Prop_lut6_I1_O)        0.064     1.946 r  ingressLoop[7].ingressFifo/buffer_fifo/i__carry_i_2__6/O
                         net (fo=1, routed)           0.000     1.946    ingressLoop[7].ingressFifo/buffer_fifo/i__carry_i_2__6_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079     2.025 r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.249     2.274    ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg20_out
    SLICE_X11Y56         LUT4 (Prop_lut4_I0_O)        0.028     2.302 r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.empty_reg_i_1__6/O
                         net (fo=1, routed)           0.000     2.302    ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg0
    SLICE_X11Y56         FDPE                                         r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.267    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.297 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.751     2.048    ingressLoop[7].ingressFifo/buffer_fifo/clk
    SLICE_X11Y56         FDPE                                         r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/C
                         clock pessimism              0.000     2.048    
                         clock uncertainty            0.035     2.084    
    SLICE_X11Y56         FDPE (Hold_fdpe_C_D)         0.060     2.144    ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 egressLoop[7].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            egressLoop[7].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.270ns (34.900%)  route 0.504ns (65.100%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.969    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.995 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.587     1.582    egressLoop[7].egressFifo/buffer_fifo/rd_clk
    SLICE_X24Y28         FDCE                                         r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDCE (Prop_fdce_C_Q)         0.100     1.682 r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[5]/Q
                         net (fo=3, routed)           0.182     1.864    egressLoop[7].egressFifo/buffer_fifo/infer_fifo.rd_addr[5]
    SLICE_X25Y28         LUT6 (Prop_lut6_I2_O)        0.028     1.892 r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_3__14/O
                         net (fo=1, routed)           0.000     1.892    egressLoop[7].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_3__14_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     2.006 r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry/CO[3]
                         net (fo=1, routed)           0.322     2.328    egressLoop[7].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2
    SLICE_X29Y27         LUT4 (Prop_lut4_I0_O)        0.028     2.356 r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.full_reg_i_1__14/O
                         net (fo=1, routed)           0.000     2.356    egressLoop[7].egressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X29Y27         FDCE                                         r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.267    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.297 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.803     2.100    egressLoop[7].egressFifo/buffer_fifo/clk
    SLICE_X29Y27         FDCE                                         r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
                         clock pessimism              0.000     2.100    
                         clock uncertainty            0.035     2.136    
    SLICE_X29Y27         FDCE (Hold_fdce_C_D)         0.060     2.196    egressLoop[7].egressFifo/buffer_fifo/infer_fifo.full_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            egressLoop[2].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.262ns (32.648%)  route 0.540ns (67.352%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.969    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.995 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.586     1.581    egressLoop[2].egressFifo/buffer_fifo/rd_clk
    SLICE_X41Y15         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDCE (Prop_fdce_C_Q)         0.091     1.672 r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[6]/Q
                         net (fo=3, routed)           0.167     1.839    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr[6]
    SLICE_X42Y15         LUT6 (Prop_lut6_I1_O)        0.064     1.903 r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_2__9/O
                         net (fo=1, routed)           0.000     1.903    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_2__9_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079     1.982 r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry/CO[3]
                         net (fo=1, routed)           0.374     2.356    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2
    SLICE_X42Y17         LUT4 (Prop_lut4_I0_O)        0.028     2.384 r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.full_reg_i_1__9/O
                         net (fo=1, routed)           0.000     2.384    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X42Y17         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.267    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.297 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.803     2.100    egressLoop[2].egressFifo/buffer_fifo/clk
    SLICE_X42Y17         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
                         clock pessimism              0.000     2.100    
                         clock uncertainty            0.035     2.136    
    SLICE_X42Y17         FDCE (Hold_fdce_C_D)         0.087     2.223    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.full_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.233ns (27.750%)  route 0.607ns (72.250%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.969    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.995 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.539     1.534    ingressLoop[4].ingressFifo/buffer_fifo/rd_clk
    SLICE_X41Y52         FDCE                                         r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.100     1.634 r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[9]/Q
                         net (fo=3, routed)           0.263     1.897    ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.wr_addr[9]
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.028     1.925 r  ingressLoop[4].ingressFifo/buffer_fifo/i__carry_i_1__10/O
                         net (fo=1, routed)           0.000     1.925    ingressLoop[4].ingressFifo/buffer_fifo/i__carry_i_1__10_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     2.002 r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.344     2.346    ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg20_out
    SLICE_X41Y49         LUT4 (Prop_lut4_I0_O)        0.028     2.374 r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.empty_reg_i_1__3/O
                         net (fo=1, routed)           0.000     2.374    ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg0
    SLICE_X41Y49         FDPE                                         r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.267    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.297 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.812     2.109    ingressLoop[4].ingressFifo/buffer_fifo/clk
    SLICE_X41Y49         FDPE                                         r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/C
                         clock pessimism              0.000     2.109    
                         clock uncertainty            0.035     2.145    
    SLICE_X41Y49         FDPE (Hold_fdpe_C_D)         0.060     2.205    ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.268ns (33.126%)  route 0.541ns (66.874%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.969    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.995 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.594     1.589    ingressLoop[0].ingressFifo/buffer_fifo/rd_clk
    SLICE_X11Y20         FDCE                                         r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDCE (Prop_fdce_C_Q)         0.091     1.680 r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[7]/Q
                         net (fo=3, routed)           0.191     1.871    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.wr_addr[7]
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.064     1.935 r  ingressLoop[0].ingressFifo/buffer_fifo/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.935    ingressLoop[0].ingressFifo/buffer_fifo/i__carry_i_2_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     2.020 r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.350     2.370    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg20_out
    SLICE_X8Y23          LUT4 (Prop_lut4_I0_O)        0.028     2.398 r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_i_1/O
                         net (fo=1, routed)           0.000     2.398    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg0
    SLICE_X8Y23          FDPE                                         r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.267    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.297 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.808     2.105    ingressLoop[0].ingressFifo/buffer_fifo/clk
    SLICE_X8Y23          FDPE                                         r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/C
                         clock pessimism              0.000     2.105    
                         clock uncertainty            0.035     2.141    
    SLICE_X8Y23          FDPE (Hold_fdpe_C_D)         0.087     2.228    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            egressLoop[4].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.270ns (34.244%)  route 0.518ns (65.756%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.969    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.995 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.588     1.583    egressLoop[4].egressFifo/buffer_fifo/rd_clk
    SLICE_X40Y10         FDCE                                         r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDCE (Prop_fdce_C_Q)         0.100     1.683 r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[3]/Q
                         net (fo=3, routed)           0.278     1.961    egressLoop[4].egressFifo/buffer_fifo/infer_fifo.rd_addr[3]
    SLICE_X40Y11         LUT6 (Prop_lut6_I1_O)        0.028     1.989 r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_3__11/O
                         net (fo=1, routed)           0.000     1.989    egressLoop[4].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_3__11_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     2.103 r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry/CO[3]
                         net (fo=1, routed)           0.240     2.344    egressLoop[4].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2
    SLICE_X39Y11         LUT4 (Prop_lut4_I0_O)        0.028     2.372 r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.full_reg_i_1__11/O
                         net (fo=1, routed)           0.000     2.372    egressLoop[4].egressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X39Y11         FDCE                                         r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.267    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.297 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.808     2.105    egressLoop[4].egressFifo/buffer_fifo/clk
    SLICE_X39Y11         FDCE                                         r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
                         clock pessimism              0.000     2.105    
                         clock uncertainty            0.035     2.141    
    SLICE_X39Y11         FDCE (Hold_fdce_C_D)         0.060     2.201    egressLoop[4].egressFifo/buffer_fifo/infer_fifo.full_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 egressLoop[1].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            egressLoop[1].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.270ns (34.149%)  route 0.521ns (65.851%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.969    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.995 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.593     1.588    egressLoop[1].egressFifo/buffer_fifo/rd_clk
    SLICE_X26Y14         FDCE                                         r  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14         FDCE (Prop_fdce_C_Q)         0.100     1.688 r  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]/Q
                         net (fo=3, routed)           0.229     1.918    egressLoop[1].egressFifo/buffer_fifo/infer_fifo.rd_addr[2]
    SLICE_X25Y15         LUT6 (Prop_lut6_I2_O)        0.028     1.946 r  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_4__8/O
                         net (fo=1, routed)           0.000     1.946    egressLoop[1].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_4__8_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     2.060 r  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry/CO[3]
                         net (fo=2, routed)           0.291     2.351    egressLoop[1].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2
    SLICE_X27Y17         LUT4 (Prop_lut4_I2_O)        0.028     2.379 r  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.full_reg_i_1__8/O
                         net (fo=1, routed)           0.000     2.379    egressLoop[1].egressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X27Y17         FDCE                                         r  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.267    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.297 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.809     2.106    egressLoop[1].egressFifo/buffer_fifo/clk
    SLICE_X27Y17         FDCE                                         r  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
                         clock pessimism              0.000     2.106    
                         clock uncertainty            0.035     2.142    
    SLICE_X27Y17         FDCE (Hold_fdce_C_D)         0.060     2.202    egressLoop[1].egressFifo/buffer_fifo/infer_fifo.full_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.177    





---------------------------------------------------------------------------------------------------
From Clock:  bftClk
  To Clock:  wbClk

Setup :            0  Failing Endpoints,  Worst Slack        2.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wbClk rise@10.000ns - bftClk rise@5.000ns)
  Data Path Delay:        2.341ns  (logic 0.568ns (24.265%)  route 1.773ns (75.735%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 13.658 - 10.000 ) 
    Source Clock Delay      (SCD):    4.147ns = ( 9.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.749     5.749 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     7.650    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.743 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.404     9.147    ingressLoop[5].ingressFifo/buffer_fifo/clk
    SLICE_X23Y48         FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDCE (Prop_fdce_C_Q)         0.223     9.370 r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]/Q
                         net (fo=3, routed)           1.001    10.371    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr[2]
    SLICE_X23Y50         LUT6 (Prop_lut6_I2_O)        0.043    10.414 r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_4__4/O
                         net (fo=1, routed)           0.000    10.414    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_4__4_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.673 r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry/CO[3]
                         net (fo=2, routed)           0.772    11.445    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2
    SLICE_X22Y52         LUT4 (Prop_lut4_I2_O)        0.043    11.488 r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.full_reg_i_1__0/O
                         net (fo=1, routed)           0.000    11.488    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X22Y52         FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    V20                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.689    10.689 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.787    12.476    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.559 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.099    13.658    ingressLoop[5].ingressFifo/buffer_fifo/rd_clk
    SLICE_X22Y52         FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
                         clock pessimism              0.000    13.658    
                         clock uncertainty           -0.035    13.623    
    SLICE_X22Y52         FDCE (Setup_fdce_C_D)        0.064    13.687    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg
  -------------------------------------------------------------------
                         required time                         13.687    
                         arrival time                         -11.488    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.215ns  (required time - arrival time)
  Source:                 egressLoop[6].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[6].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wbClk rise@10.000ns - bftClk rise@5.000ns)
  Data Path Delay:        2.467ns  (logic 0.576ns (23.350%)  route 1.891ns (76.650%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 13.813 - 10.000 ) 
    Source Clock Delay      (SCD):    4.130ns = ( 9.130 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.749     5.749 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     7.650    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.743 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.387     9.130    egressLoop[6].egressFifo/buffer_fifo/clk
    SLICE_X29Y20         FDCE                                         r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDCE (Prop_fdce_C_Q)         0.223     9.353 r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.103    10.456    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.wr_addr[5]
    SLICE_X27Y21         LUT6 (Prop_lut6_I3_O)        0.043    10.499 r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_3__13/O
                         net (fo=1, routed)           0.000    10.499    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_3__13_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.766 r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry/CO[3]
                         net (fo=2, routed)           0.788    11.554    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2
    SLICE_X26Y22         LUT4 (Prop_lut4_I2_O)        0.043    11.597 r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.empty_reg_i_1__13/O
                         net (fo=1, routed)           0.000    11.597    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg0
    SLICE_X26Y22         FDPE                                         r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    V20                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.689    10.689 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.787    12.476    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.559 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.254    13.813    egressLoop[6].egressFifo/buffer_fifo/rd_clk
    SLICE_X26Y22         FDPE                                         r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/C
                         clock pessimism              0.000    13.813    
                         clock uncertainty           -0.035    13.778    
    SLICE_X26Y22         FDPE (Setup_fdpe_C_D)        0.034    13.812    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg
  -------------------------------------------------------------------
                         required time                         13.812    
                         arrival time                         -11.597    
  -------------------------------------------------------------------
                         slack                                  2.215    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wbClk rise@10.000ns - bftClk rise@5.000ns)
  Data Path Delay:        2.428ns  (logic 0.601ns (24.749%)  route 1.827ns (75.251%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.661ns = ( 13.661 - 10.000 ) 
    Source Clock Delay      (SCD):    3.978ns = ( 8.978 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.749     5.749 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     7.650    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.743 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.235     8.978    ingressLoop[7].ingressFifo/buffer_fifo/clk
    SLICE_X10Y55         FDCE                                         r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDCE (Prop_fdce_C_Q)         0.259     9.237 r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[3]/Q
                         net (fo=3, routed)           0.999    10.236    ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr[3]
    SLICE_X8Y56          LUT6 (Prop_lut6_I1_O)        0.043    10.279 r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_3__6/O
                         net (fo=1, routed)           0.000    10.279    ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_3__6_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.535 r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry/CO[3]
                         net (fo=2, routed)           0.829    11.364    ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2
    SLICE_X9Y53          LUT4 (Prop_lut4_I2_O)        0.043    11.407 r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.full_reg_i_1__2/O
                         net (fo=1, routed)           0.000    11.407    ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X9Y53          FDCE                                         r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    V20                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.689    10.689 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.787    12.476    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.559 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.102    13.661    ingressLoop[7].ingressFifo/buffer_fifo/rd_clk
    SLICE_X9Y53          FDCE                                         r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
                         clock pessimism              0.000    13.661    
                         clock uncertainty           -0.035    13.626    
    SLICE_X9Y53          FDCE (Setup_fdce_C_D)        0.034    13.660    ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg
  -------------------------------------------------------------------
                         required time                         13.660    
                         arrival time                         -11.407    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 egressLoop[3].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[3].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wbClk rise@10.000ns - bftClk rise@5.000ns)
  Data Path Delay:        2.399ns  (logic 0.604ns (25.176%)  route 1.795ns (74.824%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.821ns = ( 13.821 - 10.000 ) 
    Source Clock Delay      (SCD):    4.138ns = ( 9.138 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.749     5.749 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     7.650    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.743 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.395     9.138    egressLoop[3].egressFifo/buffer_fifo/clk
    SLICE_X22Y16         FDCE                                         r  egressLoop[3].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDCE (Prop_fdce_C_Q)         0.259     9.397 r  egressLoop[3].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[0]/Q
                         net (fo=3, routed)           1.130    10.528    egressLoop[3].egressFifo/buffer_fifo/infer_fifo.wr_addr[0]
    SLICE_X24Y14         LUT6 (Prop_lut6_I0_O)        0.043    10.571 r  egressLoop[3].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_4__10/O
                         net (fo=1, routed)           0.000    10.571    egressLoop[3].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_4__10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.830 r  egressLoop[3].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry/CO[3]
                         net (fo=2, routed)           0.665    11.494    egressLoop[3].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.043    11.537 r  egressLoop[3].egressFifo/buffer_fifo/infer_fifo.empty_reg_i_1__10/O
                         net (fo=1, routed)           0.000    11.537    egressLoop[3].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg0
    SLICE_X25Y14         FDPE                                         r  egressLoop[3].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    V20                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.689    10.689 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.787    12.476    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.559 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.262    13.821    egressLoop[3].egressFifo/buffer_fifo/rd_clk
    SLICE_X25Y14         FDPE                                         r  egressLoop[3].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/C
                         clock pessimism              0.000    13.821    
                         clock uncertainty           -0.035    13.786    
    SLICE_X25Y14         FDPE (Setup_fdpe_C_D)        0.034    13.820    egressLoop[3].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg
  -------------------------------------------------------------------
                         required time                         13.820    
                         arrival time                         -11.537    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wbClk rise@10.000ns - bftClk rise@5.000ns)
  Data Path Delay:        2.381ns  (logic 0.525ns (22.047%)  route 1.856ns (77.953%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 13.829 - 10.000 ) 
    Source Clock Delay      (SCD):    4.148ns = ( 9.148 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.749     5.749 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     7.650    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.743 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.405     9.148    ingressLoop[2].ingressFifo/buffer_fifo/clk
    SLICE_X10Y41         FDCE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.259     9.407 r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[9]/Q
                         net (fo=3, routed)           1.209    10.616    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr[9]
    SLICE_X8Y40          LUT2 (Prop_lut2_I0_O)        0.043    10.659 r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_1__12/O
                         net (fo=1, routed)           0.000    10.659    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_1__12_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    10.839 r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry/CO[3]
                         net (fo=2, routed)           0.647    11.487    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2
    SLICE_X9Y41          LUT4 (Prop_lut4_I2_O)        0.043    11.530 r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.full_reg_i_1__4/O
                         net (fo=1, routed)           0.000    11.530    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X9Y41          FDCE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    V20                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.689    10.689 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.787    12.476    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.559 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.270    13.829    ingressLoop[2].ingressFifo/buffer_fifo/rd_clk
    SLICE_X9Y41          FDCE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
                         clock pessimism              0.000    13.829    
                         clock uncertainty           -0.035    13.794    
    SLICE_X9Y41          FDCE (Setup_fdce_C_D)        0.034    13.828    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg
  -------------------------------------------------------------------
                         required time                         13.828    
                         arrival time                         -11.530    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 egressLoop[5].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[5].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wbClk rise@10.000ns - bftClk rise@5.000ns)
  Data Path Delay:        2.344ns  (logic 0.632ns (26.963%)  route 1.712ns (73.037%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.822ns = ( 13.822 - 10.000 ) 
    Source Clock Delay      (SCD):    4.144ns = ( 9.144 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.749     5.749 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     7.650    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.743 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.401     9.144    egressLoop[5].egressFifo/buffer_fifo/clk
    SLICE_X21Y11         FDCE                                         r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y11         FDCE (Prop_fdce_C_Q)         0.204     9.348 r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[0]/Q
                         net (fo=3, routed)           0.914    10.263    egressLoop[5].egressFifo/buffer_fifo/infer_fifo.wr_addr[0]
    SLICE_X23Y9          LUT6 (Prop_lut6_I0_O)        0.126    10.389 r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_4__12/O
                         net (fo=1, routed)           0.000    10.389    egressLoop[5].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_4__12_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.648 r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry/CO[3]
                         net (fo=2, routed)           0.798    11.445    egressLoop[5].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2
    SLICE_X25Y11         LUT4 (Prop_lut4_I2_O)        0.043    11.488 r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.empty_reg_i_1__12/O
                         net (fo=1, routed)           0.000    11.488    egressLoop[5].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg0
    SLICE_X25Y11         FDPE                                         r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    V20                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.689    10.689 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.787    12.476    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.559 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.263    13.822    egressLoop[5].egressFifo/buffer_fifo/rd_clk
    SLICE_X25Y11         FDPE                                         r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/C
                         clock pessimism              0.000    13.822    
                         clock uncertainty           -0.035    13.787    
    SLICE_X25Y11         FDPE (Setup_fdpe_C_D)        0.034    13.821    egressLoop[5].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg
  -------------------------------------------------------------------
                         required time                         13.821    
                         arrival time                         -11.488    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wbClk rise@10.000ns - bftClk rise@5.000ns)
  Data Path Delay:        2.318ns  (logic 0.568ns (24.502%)  route 1.750ns (75.498%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.645ns = ( 13.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.962ns = ( 8.962 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.749     5.749 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     7.650    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.743 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.219     8.962    ingressLoop[4].ingressFifo/buffer_fifo/clk
    SLICE_X43Y52         FDCE                                         r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDCE (Prop_fdce_C_Q)         0.223     9.185 r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]/Q
                         net (fo=3, routed)           1.117    10.302    ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr[2]
    SLICE_X43Y51         LUT6 (Prop_lut6_I2_O)        0.043    10.345 r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_4__3/O
                         net (fo=1, routed)           0.000    10.345    ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_4__3_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.604 r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry/CO[3]
                         net (fo=2, routed)           0.633    11.237    ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2
    SLICE_X40Y52         LUT4 (Prop_lut4_I2_O)        0.043    11.280 r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.full_reg_i_1__5/O
                         net (fo=1, routed)           0.000    11.280    ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X40Y52         FDCE                                         r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    V20                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.689    10.689 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.787    12.476    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.559 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.086    13.645    ingressLoop[4].ingressFifo/buffer_fifo/rd_clk
    SLICE_X40Y52         FDCE                                         r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
                         clock pessimism              0.000    13.645    
                         clock uncertainty           -0.035    13.610    
    SLICE_X40Y52         FDCE (Setup_fdce_C_D)        0.034    13.644    ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg
  -------------------------------------------------------------------
                         required time                         13.644    
                         arrival time                         -11.280    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.396ns  (required time - arrival time)
  Source:                 ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wbClk rise@10.000ns - bftClk rise@5.000ns)
  Data Path Delay:        2.289ns  (logic 0.540ns (23.591%)  route 1.749ns (76.409%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.825ns = ( 13.825 - 10.000 ) 
    Source Clock Delay      (SCD):    4.139ns = ( 9.139 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.749     5.749 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     7.650    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.743 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.396     9.139    ingressLoop[3].ingressFifo/buffer_fifo/clk
    SLICE_X22Y34         FDCE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDCE (Prop_fdce_C_Q)         0.259     9.398 r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[6]/Q
                         net (fo=3, routed)           1.140    10.538    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr[6]
    SLICE_X24Y35         LUT6 (Prop_lut6_I1_O)        0.043    10.581 r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_2__2/O
                         net (fo=1, routed)           0.000    10.581    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_2__2_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    10.776 r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry/CO[3]
                         net (fo=2, routed)           0.609    11.385    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2
    SLICE_X23Y37         LUT4 (Prop_lut4_I2_O)        0.043    11.428 r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.full_reg_i_1__1/O
                         net (fo=1, routed)           0.000    11.428    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X23Y37         FDCE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    V20                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.689    10.689 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.787    12.476    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.559 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.266    13.825    ingressLoop[3].ingressFifo/buffer_fifo/rd_clk
    SLICE_X23Y37         FDCE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
                         clock pessimism              0.000    13.825    
                         clock uncertainty           -0.035    13.790    
    SLICE_X23Y37         FDCE (Setup_fdce_C_D)        0.034    13.824    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg
  -------------------------------------------------------------------
                         required time                         13.824    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                  2.396    

Slack (MET) :             2.400ns  (required time - arrival time)
  Source:                 egressLoop[7].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[7].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wbClk rise@10.000ns - bftClk rise@5.000ns)
  Data Path Delay:        2.283ns  (logic 0.567ns (24.837%)  route 1.716ns (75.163%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 13.812 - 10.000 ) 
    Source Clock Delay      (SCD):    4.128ns = ( 9.128 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.749     5.749 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     7.650    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.743 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.385     9.128    egressLoop[7].egressFifo/buffer_fifo/clk
    SLICE_X24Y27         FDCE                                         r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDCE (Prop_fdce_C_Q)         0.204     9.332 r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[6]/Q
                         net (fo=3, routed)           1.007    10.339    egressLoop[7].egressFifo/buffer_fifo/infer_fifo.wr_addr[6]
    SLICE_X26Y27         LUT6 (Prop_lut6_I0_O)        0.125    10.464 r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_2__14/O
                         net (fo=1, routed)           0.000    10.464    egressLoop[7].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_2__14_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    10.659 r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry/CO[3]
                         net (fo=2, routed)           0.709    11.368    egressLoop[7].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2
    SLICE_X26Y26         LUT4 (Prop_lut4_I2_O)        0.043    11.411 r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.empty_reg_i_1__14/O
                         net (fo=1, routed)           0.000    11.411    egressLoop[7].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg0
    SLICE_X26Y26         FDPE                                         r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    V20                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.689    10.689 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.787    12.476    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.559 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.253    13.812    egressLoop[7].egressFifo/buffer_fifo/rd_clk
    SLICE_X26Y26         FDPE                                         r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/C
                         clock pessimism              0.000    13.812    
                         clock uncertainty           -0.035    13.777    
    SLICE_X26Y26         FDPE (Setup_fdpe_C_D)        0.034    13.811    egressLoop[7].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg
  -------------------------------------------------------------------
                         required time                         13.811    
                         arrival time                         -11.411    
  -------------------------------------------------------------------
                         slack                                  2.400    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wbClk rise@10.000ns - bftClk rise@5.000ns)
  Data Path Delay:        2.307ns  (logic 0.661ns (28.646%)  route 1.646ns (71.354%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.818ns = ( 13.818 - 10.000 ) 
    Source Clock Delay      (SCD):    4.135ns = ( 9.135 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.749     5.749 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     7.650    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.743 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.392     9.135    ingressLoop[0].ingressFifo/buffer_fifo/clk
    SLICE_X8Y21          FDCE                                         r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDCE (Prop_fdce_C_Q)         0.236     9.371 r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[3]/Q
                         net (fo=3, routed)           0.811    10.183    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.rd_addr[3]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.126    10.309 r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.309    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_3_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.565 r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry/CO[3]
                         net (fo=2, routed)           0.835    11.400    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2
    SLICE_X10Y23         LUT4 (Prop_lut4_I2_O)        0.043    11.443 r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.full_reg_i_1__3/O
                         net (fo=1, routed)           0.000    11.443    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X10Y23         FDCE                                         r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    V20                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.689    10.689 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.787    12.476    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.559 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.259    13.818    ingressLoop[0].ingressFifo/buffer_fifo/rd_clk
    SLICE_X10Y23         FDCE                                         r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
                         clock pessimism              0.000    13.818    
                         clock uncertainty           -0.035    13.783    
    SLICE_X10Y23         FDCE (Setup_fdce_C_D)        0.064    13.847    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg
  -------------------------------------------------------------------
                         required time                         13.847    
                         arrival time                         -11.443    
  -------------------------------------------------------------------
                         slack                                  2.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 egressLoop[1].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            error_reg/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.128ns (17.925%)  route 0.586ns (82.075%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.091     0.091 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.954    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.980 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.591     1.571    egressLoop[1].egressFifo/buffer_fifo/clk
    SLICE_X27Y17         FDCE                                         r  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDCE (Prop_fdce_C_Q)         0.100     1.671 r  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/Q
                         net (fo=4, routed)           0.586     2.258    egressLoop[1].egressFifo/buffer_fifo/infer_fifo.full_reg
    SLICE_X27Y18         LUT5 (Prop_lut5_I0_O)        0.028     2.286 r  egressLoop[1].egressFifo/buffer_fifo/error_i_1/O
                         net (fo=1, routed)           0.000     2.286    egressLoop[1].egressFifo_n_0
    SLICE_X27Y18         FDRE                                         r  error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.282    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.312 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.808     2.120    wbClk_IBUF_BUFG
    SLICE_X27Y18         FDRE                                         r  error_reg/C
                         clock pessimism              0.000     2.120    
                         clock uncertainty            0.035     2.156    
    SLICE_X27Y18         FDRE (Hold_fdre_C_D)         0.060     2.216    error_reg
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 egressLoop[1].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[1].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.270ns (36.756%)  route 0.465ns (63.244%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.091     0.091 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.954    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.980 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.593     1.573    egressLoop[1].egressFifo/buffer_fifo/clk
    SLICE_X27Y14         FDCE                                         r  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y14         FDCE (Prop_fdce_C_Q)         0.100     1.673 r  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[5]/Q
                         net (fo=3, routed)           0.183     1.857    egressLoop[1].egressFifo/buffer_fifo/infer_fifo.wr_addr[5]
    SLICE_X25Y15         LUT6 (Prop_lut6_I3_O)        0.028     1.885 r  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_3__8/O
                         net (fo=1, routed)           0.000     1.885    egressLoop[1].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_3__8_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     1.999 r  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry/CO[3]
                         net (fo=2, routed)           0.281     2.280    egressLoop[1].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2
    SLICE_X27Y16         LUT4 (Prop_lut4_I2_O)        0.028     2.308 r  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.empty_reg_i_1__8/O
                         net (fo=1, routed)           0.000     2.308    egressLoop[1].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg0
    SLICE_X27Y16         FDPE                                         r  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.282    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.312 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.810     2.122    egressLoop[1].egressFifo/buffer_fifo/rd_clk
    SLICE_X27Y16         FDPE                                         r  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/C
                         clock pessimism              0.000     2.122    
                         clock uncertainty            0.035     2.158    
    SLICE_X27Y16         FDPE (Hold_fdpe_C_D)         0.060     2.218    egressLoop[1].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.289ns (35.913%)  route 0.516ns (64.087%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.091     0.091 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.954    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.980 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.596     1.576    ingressLoop[1].ingressFifo/buffer_fifo/clk
    SLICE_X11Y31         FDCE                                         r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.091     1.667 r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]/Q
                         net (fo=3, routed)           0.224     1.892    ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr[0]
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.064     1.956 r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.956    ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_4__0_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     2.062 r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry/CO[3]
                         net (fo=1, routed)           0.292     2.353    ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2
    SLICE_X10Y32         LUT4 (Prop_lut4_I0_O)        0.028     2.381 r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.full_reg_i_1/O
                         net (fo=1, routed)           0.000     2.381    ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X10Y32         FDCE                                         r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.282    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.312 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.815     2.127    ingressLoop[1].ingressFifo/buffer_fifo/rd_clk
    SLICE_X10Y32         FDCE                                         r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
                         clock pessimism              0.000     2.127    
                         clock uncertainty            0.035     2.163    
    SLICE_X10Y32         FDCE (Hold_fdce_C_D)         0.087     2.250    ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[2].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.241ns (30.218%)  route 0.557ns (69.782%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.091     0.091 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.954    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.980 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.586     1.566    egressLoop[2].egressFifo/buffer_fifo/clk
    SLICE_X43Y14         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDCE (Prop_fdce_C_Q)         0.100     1.666 r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[8]/Q
                         net (fo=3, routed)           0.276     1.943    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr[8]
    SLICE_X41Y14         LUT6 (Prop_lut6_I2_O)        0.028     1.971 r  egressLoop[2].egressFifo/buffer_fifo/i__carry_i_2__9/O
                         net (fo=1, routed)           0.000     1.971    egressLoop[2].egressFifo/buffer_fifo/i__carry_i_2__9_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     2.056 r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.280     2.336    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg20_out
    SLICE_X41Y17         LUT4 (Prop_lut4_I0_O)        0.028     2.364 r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.empty_reg_i_1__9/O
                         net (fo=1, routed)           0.000     2.364    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg0
    SLICE_X41Y17         FDPE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.282    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.312 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.803     2.115    egressLoop[2].egressFifo/buffer_fifo/rd_clk
    SLICE_X41Y17         FDPE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/C
                         clock pessimism              0.000     2.115    
                         clock uncertainty            0.035     2.151    
    SLICE_X41Y17         FDPE (Hold_fdpe_C_D)         0.060     2.211    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.253ns (31.512%)  route 0.550ns (68.488%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.091     0.091 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.954    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.980 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.596     1.576    ingressLoop[3].ingressFifo/buffer_fifo/clk
    SLICE_X22Y34         FDCE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDCE (Prop_fdce_C_Q)         0.118     1.694 r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[8]/Q
                         net (fo=3, routed)           0.225     1.919    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr[8]
    SLICE_X22Y35         LUT6 (Prop_lut6_I2_O)        0.028     1.947 r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_2__2/O
                         net (fo=1, routed)           0.000     1.947    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_2__2_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079     2.026 r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry/CO[3]
                         net (fo=1, routed)           0.325     2.351    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2
    SLICE_X23Y37         LUT4 (Prop_lut4_I0_O)        0.028     2.379 r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.full_reg_i_1__1/O
                         net (fo=1, routed)           0.000     2.379    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X23Y37         FDCE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.282    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.312 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.817     2.129    ingressLoop[3].ingressFifo/buffer_fifo/rd_clk
    SLICE_X23Y37         FDCE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
                         clock pessimism              0.000     2.129    
                         clock uncertainty            0.035     2.165    
    SLICE_X23Y37         FDCE (Hold_fdce_C_D)         0.060     2.225    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 egressLoop[5].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[5].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.270ns (33.764%)  route 0.530ns (66.236%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.091     0.091 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.954    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.980 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.598     1.578    egressLoop[5].egressFifo/buffer_fifo/clk
    SLICE_X23Y10         FDCE                                         r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDCE (Prop_fdce_C_Q)         0.100     1.678 r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[5]/Q
                         net (fo=3, routed)           0.160     1.838    egressLoop[5].egressFifo/buffer_fifo/infer_fifo.wr_addr[5]
    SLICE_X23Y11         LUT6 (Prop_lut6_I2_O)        0.028     1.866 r  egressLoop[5].egressFifo/buffer_fifo/i__carry_i_3__12/O
                         net (fo=1, routed)           0.000     1.866    egressLoop[5].egressFifo/buffer_fifo/i__carry_i_3__12_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     1.980 r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.370     2.350    egressLoop[5].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg20_out
    SLICE_X25Y11         LUT4 (Prop_lut4_I0_O)        0.028     2.378 r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.empty_reg_i_1__12/O
                         net (fo=1, routed)           0.000     2.378    egressLoop[5].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg0
    SLICE_X25Y11         FDPE                                         r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.282    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.312 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.815     2.127    egressLoop[5].egressFifo/buffer_fifo/rd_clk
    SLICE_X25Y11         FDPE                                         r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/C
                         clock pessimism              0.000     2.127    
                         clock uncertainty            0.035     2.163    
    SLICE_X25Y11         FDPE (Hold_fdpe_C_D)         0.060     2.223    egressLoop[5].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.284ns (36.670%)  route 0.490ns (63.330%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.091     0.091 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.954    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.980 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.604     1.584    ingressLoop[6].ingressFifo/buffer_fifo/clk
    SLICE_X10Y49         FDCE                                         r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDCE (Prop_fdce_C_Q)         0.107     1.691 r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[6]/Q
                         net (fo=3, routed)           0.219     1.910    ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr[6]
    SLICE_X9Y50          LUT6 (Prop_lut6_I1_O)        0.064     1.974 r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_2__5/O
                         net (fo=1, routed)           0.000     1.974    ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_2__5_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     2.059 r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry/CO[3]
                         net (fo=1, routed)           0.272     2.331    ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2
    SLICE_X8Y51          LUT4 (Prop_lut4_I0_O)        0.028     2.359 r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.full_reg_i_1__6/O
                         net (fo=1, routed)           0.000     2.359    ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X8Y51          FDCE                                         r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.282    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.312 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.752     2.064    ingressLoop[6].ingressFifo/buffer_fifo/rd_clk
    SLICE_X8Y51          FDCE                                         r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
                         clock pessimism              0.000     2.064    
                         clock uncertainty            0.035     2.100    
    SLICE_X8Y51          FDCE (Hold_fdce_C_D)         0.087     2.187    ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 egressLoop[6].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[6].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.240ns (29.271%)  route 0.580ns (70.729%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.091     0.091 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.954    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.980 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.586     1.566    egressLoop[6].egressFifo/buffer_fifo/clk
    SLICE_X28Y20         FDCE                                         r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.100     1.666 r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[9]/Q
                         net (fo=3, routed)           0.329     1.995    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.wr_addr[9]
    SLICE_X27Y22         LUT2 (Prop_lut2_I0_O)        0.028     2.023 r  egressLoop[6].egressFifo/buffer_fifo/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.023    egressLoop[6].egressFifo/buffer_fifo/i__carry_i_1__0_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     2.107 r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.251     2.358    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg20_out
    SLICE_X26Y22         LUT4 (Prop_lut4_I0_O)        0.028     2.386 r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.empty_reg_i_1__13/O
                         net (fo=1, routed)           0.000     2.386    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg0
    SLICE_X26Y22         FDPE                                         r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.282    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.312 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.804     2.116    egressLoop[6].egressFifo/buffer_fifo/rd_clk
    SLICE_X26Y22         FDPE                                         r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/C
                         clock pessimism              0.000     2.116    
                         clock uncertainty            0.035     2.152    
    SLICE_X26Y22         FDPE (Hold_fdpe_C_D)         0.060     2.212    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.270ns (33.082%)  route 0.546ns (66.918%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.091     0.091 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.954    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.980 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.539     1.519    ingressLoop[4].ingressFifo/buffer_fifo/clk
    SLICE_X43Y52         FDCE                                         r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDCE (Prop_fdce_C_Q)         0.100     1.619 r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]/Q
                         net (fo=3, routed)           0.264     1.883    ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr[0]
    SLICE_X41Y51         LUT6 (Prop_lut6_I1_O)        0.028     1.911 r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.911    ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_4__3_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     2.025 r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry/CO[3]
                         net (fo=1, routed)           0.283     2.308    ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2
    SLICE_X40Y52         LUT4 (Prop_lut4_I0_O)        0.028     2.336 r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.full_reg_i_1__5/O
                         net (fo=1, routed)           0.000     2.336    ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X40Y52         FDCE                                         r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.282    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.312 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.740     2.052    ingressLoop[4].ingressFifo/buffer_fifo/rd_clk
    SLICE_X40Y52         FDCE                                         r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
                         clock pessimism              0.000     2.052    
                         clock uncertainty            0.035     2.088    
    SLICE_X40Y52         FDCE (Hold_fdce_C_D)         0.060     2.148    ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 egressLoop[7].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[7].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.240ns (28.575%)  route 0.600ns (71.425%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.091     0.091 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.954    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.980 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.585     1.565    egressLoop[7].egressFifo/buffer_fifo/clk
    SLICE_X25Y26         FDCE                                         r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y26         FDCE (Prop_fdce_C_Q)         0.100     1.665 r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[9]/Q
                         net (fo=3, routed)           0.270     1.935    egressLoop[7].egressFifo/buffer_fifo/infer_fifo.wr_addr[9]
    SLICE_X27Y27         LUT2 (Prop_lut2_I0_O)        0.028     1.963 r  egressLoop[7].egressFifo/buffer_fifo/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.963    egressLoop[7].egressFifo/buffer_fifo/i__carry_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     2.047 r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.330     2.377    egressLoop[7].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg20_out
    SLICE_X26Y26         LUT4 (Prop_lut4_I0_O)        0.028     2.405 r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.empty_reg_i_1__14/O
                         net (fo=1, routed)           0.000     2.405    egressLoop[7].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg0
    SLICE_X26Y26         FDPE                                         r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.282    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.312 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.802     2.114    egressLoop[7].egressFifo/buffer_fifo/rd_clk
    SLICE_X26Y26         FDPE                                         r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/C
                         clock pessimism              0.000     2.114    
                         clock uncertainty            0.035     2.150    
    SLICE_X26Y26         FDPE (Hold_fdpe_C_D)         0.060     2.210    egressLoop[7].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.196    





