# Reading pref.tcl
# do projeto1_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work gate_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {projeto1.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:43 on Jul 01,2023
# vcom -reportprogress 300 -93 -work work projeto1.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Compiling entity d7seg
# -- Compiling architecture structure of d7seg
# End time: 17:33:43 on Jul 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# End time: 17:33:38 on Jul 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.d7seg
# vsim work.d7seg 
# Start time: 17:33:50 on Jul 01,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.d7seg(structure)
# Loading work.hard_block(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
add wave -position insertpoint  \
sim:/d7seg/SEG0 \
sim:/d7seg/BIT0 \
sim:/d7seg/BIT1 \
sim:/d7seg/BIT2 \
sim:/d7seg/BIT3 \
sim:/d7seg/SEG1 \
sim:/d7seg/SEG2 \
sim:/d7seg/SEG3 \
sim:/d7seg/SEG4 \
sim:/d7seg/SEG5 \
sim:/d7seg/SEG6 \
sim:/d7seg/DIG1
force -freeze sim:/d7seg/BIT1 0 0
force -freeze sim:/d7seg/BIT2 0 0
force -freeze sim:/d7seg/BIT3 0 0
force -freeze sim:/d7seg/BIT0 0 0
run
run
run
force -freeze sim:/d7seg/BIT0 1 0
run
# End time: 17:37:34 on Jul 01,2023, Elapsed time: 0:03:44
# Errors: 0, Warnings: 0
