{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510696651337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510696651349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 15:57:31 2017 " "Processing started: Tue Nov 14 15:57:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510696651349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510696651349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_top_level -c VGA_top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_top_level -c VGA_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510696651349 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510696652290 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510696652291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file backrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 backROM-SYN " "Found design unit 1: backROM-SYN" {  } { { "backROM.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/backROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696665031 ""} { "Info" "ISGN_ENTITY_NAME" "1 backROM " "Found entity 1: backROM" {  } { { "backROM.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/backROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696665031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510696665031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tankbrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tankbrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tankBROM-SYN " "Found design unit 1: tankBROM-SYN" {  } { { "tankBROM.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/tankBROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696665134 ""} { "Info" "ISGN_ENTITY_NAME" "1 tankBROM " "Found entity 1: tankBROM" {  } { { "tankBROM.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/tankBROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696665134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510696665134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tankarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tankarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tankAROM-SYN " "Found design unit 1: tankAROM-SYN" {  } { { "tankAROM.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/tankAROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696665155 ""} { "Info" "ISGN_ENTITY_NAME" "1 tankAROM " "Found entity 1: tankAROM" {  } { { "tankAROM.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/tankAROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696665155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510696665155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file tank_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_pack " "Found design unit 1: tank_pack" {  } { { "../tank_pack.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/tank_pack.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696665161 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tank_pack-body " "Found design unit 2: tank_pack-body" {  } { { "../tank_pack.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/tank_pack.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696665161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510696665161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_top_level-structural " "Found design unit 1: VGA_top_level-structural" {  } { { "VGA_top_level.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/VGA_top_level.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696665168 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_top_level " "Found entity 1: VGA_top_level" {  } { { "VGA_top_level.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/VGA_top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696665168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510696665168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colorrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file colorrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colorrom-SYN " "Found design unit 1: colorrom-SYN" {  } { { "colorROM.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/colorROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696665185 ""} { "Info" "ISGN_ENTITY_NAME" "1 colorROM " "Found entity 1: colorROM" {  } { { "colorROM.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/colorROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696665185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510696665185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixelgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixelgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelGenerator-behavioral " "Found design unit 1: pixelGenerator-behavioral" {  } { { "pixelGenerator.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/pixelGenerator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696665189 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelGenerator " "Found entity 1: pixelGenerator" {  } { { "pixelGenerator.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/pixelGenerator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696665189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510696665189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-behavioral " "Found design unit 1: VGA_SYNC-behavioral" {  } { { "vga_sync.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/vga_sync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696665194 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696665194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510696665194 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_top_level " "Elaborating entity \"VGA_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510696665386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelGenerator pixelGenerator:videoGen " "Elaborating entity \"pixelGenerator\" for hierarchy \"pixelGenerator:videoGen\"" {  } { { "VGA_top_level.vhd" "videoGen" { Text "D:/github/EECS355FinalProject/VGA/VGA_top_level.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510696665411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tankAROM pixelGenerator:videoGen\|tankAROM:colorsA " "Elaborating entity \"tankAROM\" for hierarchy \"pixelGenerator:videoGen\|tankAROM:colorsA\"" {  } { { "pixelGenerator.vhd" "colorsA" { Text "D:/github/EECS355FinalProject/VGA/pixelGenerator.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510696665469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pixelGenerator:videoGen\|tankAROM:colorsA\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pixelGenerator:videoGen\|tankAROM:colorsA\|altsyncram:altsyncram_component\"" {  } { { "tankAROM.vhd" "altsyncram_component" { Text "D:/github/EECS355FinalProject/VGA/tankAROM.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510696665754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pixelGenerator:videoGen\|tankAROM:colorsA\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pixelGenerator:videoGen\|tankAROM:colorsA\|altsyncram:altsyncram_component\"" {  } { { "tankAROM.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/tankAROM.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510696665774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pixelGenerator:videoGen\|tankAROM:colorsA\|altsyncram:altsyncram_component " "Instantiated megafunction \"pixelGenerator:videoGen\|tankAROM:colorsA\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696665774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696665774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tankROM.mif " "Parameter \"init_file\" = \"tankROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696665774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696665774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696665774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696665774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10079 " "Parameter \"numwords_a\" = \"10079\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696665774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696665774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696665774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696665774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696665774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696665774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696665774 ""}  } { { "tankAROM.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/tankAROM.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1510696665774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o881.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o881.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o881 " "Found entity 1: altsyncram_o881" {  } { { "db/altsyncram_o881.tdf" "" { Text "D:/github/EECS355FinalProject/VGA/db/altsyncram_o881.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696665846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510696665846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o881 pixelGenerator:videoGen\|tankAROM:colorsA\|altsyncram:altsyncram_component\|altsyncram_o881:auto_generated " "Elaborating entity \"altsyncram_o881\" for hierarchy \"pixelGenerator:videoGen\|tankAROM:colorsA\|altsyncram:altsyncram_component\|altsyncram_o881:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510696665847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "D:/github/EECS355FinalProject/VGA/db/decode_c8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696665910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510696665910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a pixelGenerator:videoGen\|tankAROM:colorsA\|altsyncram:altsyncram_component\|altsyncram_o881:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"pixelGenerator:videoGen\|tankAROM:colorsA\|altsyncram:altsyncram_component\|altsyncram_o881:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_o881.tdf" "rden_decode" { Text "D:/github/EECS355FinalProject/VGA/db/altsyncram_o881.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510696665910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hob " "Found entity 1: mux_hob" {  } { { "db/mux_hob.tdf" "" { Text "D:/github/EECS355FinalProject/VGA/db/mux_hob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696665961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510696665961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hob pixelGenerator:videoGen\|tankAROM:colorsA\|altsyncram:altsyncram_component\|altsyncram_o881:auto_generated\|mux_hob:mux2 " "Elaborating entity \"mux_hob\" for hierarchy \"pixelGenerator:videoGen\|tankAROM:colorsA\|altsyncram:altsyncram_component\|altsyncram_o881:auto_generated\|mux_hob:mux2\"" {  } { { "db/altsyncram_o881.tdf" "mux2" { Text "D:/github/EECS355FinalProject/VGA/db/altsyncram_o881.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510696665962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tankBROM pixelGenerator:videoGen\|tankBROM:colorsB " "Elaborating entity \"tankBROM\" for hierarchy \"pixelGenerator:videoGen\|tankBROM:colorsB\"" {  } { { "pixelGenerator.vhd" "colorsB" { Text "D:/github/EECS355FinalProject/VGA/pixelGenerator.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510696665968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pixelGenerator:videoGen\|tankBROM:colorsB\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pixelGenerator:videoGen\|tankBROM:colorsB\|altsyncram:altsyncram_component\"" {  } { { "tankBROM.vhd" "altsyncram_component" { Text "D:/github/EECS355FinalProject/VGA/tankBROM.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510696666004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pixelGenerator:videoGen\|tankBROM:colorsB\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pixelGenerator:videoGen\|tankBROM:colorsB\|altsyncram:altsyncram_component\"" {  } { { "tankBROM.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/tankBROM.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510696666017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pixelGenerator:videoGen\|tankBROM:colorsB\|altsyncram:altsyncram_component " "Instantiated megafunction \"pixelGenerator:videoGen\|tankBROM:colorsB\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tankROM2.mif " "Parameter \"init_file\" = \"tankROM2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10079 " "Parameter \"numwords_a\" = \"10079\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666017 ""}  } { { "tankBROM.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/tankBROM.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1510696666017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ba81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ba81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ba81 " "Found entity 1: altsyncram_ba81" {  } { { "db/altsyncram_ba81.tdf" "" { Text "D:/github/EECS355FinalProject/VGA/db/altsyncram_ba81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696666075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510696666075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ba81 pixelGenerator:videoGen\|tankBROM:colorsB\|altsyncram:altsyncram_component\|altsyncram_ba81:auto_generated " "Elaborating entity \"altsyncram_ba81\" for hierarchy \"pixelGenerator:videoGen\|tankBROM:colorsB\|altsyncram:altsyncram_component\|altsyncram_ba81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510696666075 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bulletuprom.vhd 2 1 " "Using design file bulletuprom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BulletUpROM-SYN " "Found design unit 1: BulletUpROM-SYN" {  } { { "bulletuprom.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/bulletuprom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696666105 ""} { "Info" "ISGN_ENTITY_NAME" "1 BulletUpROM " "Found entity 1: BulletUpROM" {  } { { "bulletuprom.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/bulletuprom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696666105 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1510696666105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BulletUpROM pixelGenerator:videoGen\|BulletUpROM:colorsC " "Elaborating entity \"BulletUpROM\" for hierarchy \"pixelGenerator:videoGen\|BulletUpROM:colorsC\"" {  } { { "pixelGenerator.vhd" "colorsC" { Text "D:/github/EECS355FinalProject/VGA/pixelGenerator.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510696666106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pixelGenerator:videoGen\|BulletUpROM:colorsC\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pixelGenerator:videoGen\|BulletUpROM:colorsC\|altsyncram:altsyncram_component\"" {  } { { "bulletuprom.vhd" "altsyncram_component" { Text "D:/github/EECS355FinalProject/VGA/bulletuprom.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510696666117 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pixelGenerator:videoGen\|BulletUpROM:colorsC\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pixelGenerator:videoGen\|BulletUpROM:colorsC\|altsyncram:altsyncram_component\"" {  } { { "bulletuprom.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/bulletuprom.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510696666123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pixelGenerator:videoGen\|BulletUpROM:colorsC\|altsyncram:altsyncram_component " "Instantiated megafunction \"pixelGenerator:videoGen\|BulletUpROM:colorsC\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file BulletUpROM.mif " "Parameter \"init_file\" = \"BulletUpROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 399 " "Parameter \"numwords_a\" = \"399\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666123 ""}  } { { "bulletuprom.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/bulletuprom.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1510696666123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fi81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fi81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fi81 " "Found entity 1: altsyncram_fi81" {  } { { "db/altsyncram_fi81.tdf" "" { Text "D:/github/EECS355FinalProject/VGA/db/altsyncram_fi81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696666180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510696666180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fi81 pixelGenerator:videoGen\|BulletUpROM:colorsC\|altsyncram:altsyncram_component\|altsyncram_fi81:auto_generated " "Elaborating entity \"altsyncram_fi81\" for hierarchy \"pixelGenerator:videoGen\|BulletUpROM:colorsC\|altsyncram:altsyncram_component\|altsyncram_fi81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510696666180 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bulletdownrom.vhd 2 1 " "Using design file bulletdownrom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BulletDownROM-SYN " "Found design unit 1: BulletDownROM-SYN" {  } { { "bulletdownrom.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/bulletdownrom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696666203 ""} { "Info" "ISGN_ENTITY_NAME" "1 BulletDownROM " "Found entity 1: BulletDownROM" {  } { { "bulletdownrom.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/bulletdownrom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696666203 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1510696666203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BulletDownROM pixelGenerator:videoGen\|BulletDownROM:colorsD " "Elaborating entity \"BulletDownROM\" for hierarchy \"pixelGenerator:videoGen\|BulletDownROM:colorsD\"" {  } { { "pixelGenerator.vhd" "colorsD" { Text "D:/github/EECS355FinalProject/VGA/pixelGenerator.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510696666204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pixelGenerator:videoGen\|BulletDownROM:colorsD\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pixelGenerator:videoGen\|BulletDownROM:colorsD\|altsyncram:altsyncram_component\"" {  } { { "bulletdownrom.vhd" "altsyncram_component" { Text "D:/github/EECS355FinalProject/VGA/bulletdownrom.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510696666215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pixelGenerator:videoGen\|BulletDownROM:colorsD\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pixelGenerator:videoGen\|BulletDownROM:colorsD\|altsyncram:altsyncram_component\"" {  } { { "bulletdownrom.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/bulletdownrom.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510696666223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pixelGenerator:videoGen\|BulletDownROM:colorsD\|altsyncram:altsyncram_component " "Instantiated megafunction \"pixelGenerator:videoGen\|BulletDownROM:colorsD\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file BulletDownROM.mif " "Parameter \"init_file\" = \"BulletDownROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 399 " "Parameter \"numwords_a\" = \"399\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666223 ""}  } { { "bulletdownrom.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/bulletdownrom.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1510696666223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2p81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2p81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2p81 " "Found entity 1: altsyncram_2p81" {  } { { "db/altsyncram_2p81.tdf" "" { Text "D:/github/EECS355FinalProject/VGA/db/altsyncram_2p81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696666285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510696666285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2p81 pixelGenerator:videoGen\|BulletDownROM:colorsD\|altsyncram:altsyncram_component\|altsyncram_2p81:auto_generated " "Elaborating entity \"altsyncram_2p81\" for hierarchy \"pixelGenerator:videoGen\|BulletDownROM:colorsD\|altsyncram:altsyncram_component\|altsyncram_2p81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510696666286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "backROM pixelGenerator:videoGen\|backROM:colorsF " "Elaborating entity \"backROM\" for hierarchy \"pixelGenerator:videoGen\|backROM:colorsF\"" {  } { { "pixelGenerator.vhd" "colorsF" { Text "D:/github/EECS355FinalProject/VGA/pixelGenerator.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510696666292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pixelGenerator:videoGen\|backROM:colorsF\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pixelGenerator:videoGen\|backROM:colorsF\|altsyncram:altsyncram_component\"" {  } { { "backROM.vhd" "altsyncram_component" { Text "D:/github/EECS355FinalProject/VGA/backROM.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510696666302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pixelGenerator:videoGen\|backROM:colorsF\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pixelGenerator:videoGen\|backROM:colorsF\|altsyncram:altsyncram_component\"" {  } { { "backROM.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/backROM.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510696666309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pixelGenerator:videoGen\|backROM:colorsF\|altsyncram:altsyncram_component " "Instantiated megafunction \"pixelGenerator:videoGen\|backROM:colorsF\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file backROM.mif " "Parameter \"init_file\" = \"backROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65535 " "Parameter \"numwords_a\" = \"65535\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696666309 ""}  } { { "backROM.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/backROM.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1510696666309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4881.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4881.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4881 " "Found entity 1: altsyncram_4881" {  } { { "db/altsyncram_4881.tdf" "" { Text "D:/github/EECS355FinalProject/VGA/db/altsyncram_4881.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696666410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510696666410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4881 pixelGenerator:videoGen\|backROM:colorsF\|altsyncram:altsyncram_component\|altsyncram_4881:auto_generated " "Elaborating entity \"altsyncram_4881\" for hierarchy \"pixelGenerator:videoGen\|backROM:colorsF\|altsyncram:altsyncram_component\|altsyncram_4881:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510696666410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "D:/github/EECS355FinalProject/VGA/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696666471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510696666471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a pixelGenerator:videoGen\|backROM:colorsF\|altsyncram:altsyncram_component\|altsyncram_4881:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"pixelGenerator:videoGen\|backROM:colorsF\|altsyncram:altsyncram_component\|altsyncram_4881:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_4881.tdf" "rden_decode" { Text "D:/github/EECS355FinalProject/VGA/db/altsyncram_4881.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510696666471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pob " "Found entity 1: mux_pob" {  } { { "db/mux_pob.tdf" "" { Text "D:/github/EECS355FinalProject/VGA/db/mux_pob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696666542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510696666542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pob pixelGenerator:videoGen\|backROM:colorsF\|altsyncram:altsyncram_component\|altsyncram_4881:auto_generated\|mux_pob:mux2 " "Elaborating entity \"mux_pob\" for hierarchy \"pixelGenerator:videoGen\|backROM:colorsF\|altsyncram:altsyncram_component\|altsyncram_4881:auto_generated\|mux_pob:mux2\"" {  } { { "db/altsyncram_4881.tdf" "mux2" { Text "D:/github/EECS355FinalProject/VGA/db/altsyncram_4881.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510696666543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:videoSync " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:videoSync\"" {  } { { "VGA_top_level.vhd" "videoSync" { Text "D:/github/EECS355FinalProject/VGA/VGA_top_level.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510696666560 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pixelGenerator:videoGen\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pixelGenerator:videoGen\|Mod1\"" {  } { { "pixelGenerator.vhd" "Mod1" { Text "D:/github/EECS355FinalProject/VGA/pixelGenerator.vhd" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1510696667670 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pixelGenerator:videoGen\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pixelGenerator:videoGen\|Mod0\"" {  } { { "pixelGenerator.vhd" "Mod0" { Text "D:/github/EECS355FinalProject/VGA/pixelGenerator.vhd" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1510696667670 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1510696667670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pixelGenerator:videoGen\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"pixelGenerator:videoGen\|lpm_divide:Mod1\"" {  } { { "pixelGenerator.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/pixelGenerator.vhd" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510696667736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pixelGenerator:videoGen\|lpm_divide:Mod1 " "Instantiated megafunction \"pixelGenerator:videoGen\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696667736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 31 " "Parameter \"LPM_WIDTHD\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696667736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696667736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696667736 ""}  } { { "pixelGenerator.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/pixelGenerator.vhd" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1510696667736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_icm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_icm " "Found entity 1: lpm_divide_icm" {  } { { "db/lpm_divide_icm.tdf" "" { Text "D:/github/EECS355FinalProject/VGA/db/lpm_divide_icm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696667783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510696667783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "D:/github/EECS355FinalProject/VGA/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696667803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510696667803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/github/EECS355FinalProject/VGA/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696667906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510696667906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/github/EECS355FinalProject/VGA/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696668001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510696668001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/github/EECS355FinalProject/VGA/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510696668059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510696668059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pixelGenerator:videoGen\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"pixelGenerator:videoGen\|lpm_divide:Mod0\"" {  } { { "pixelGenerator.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/pixelGenerator.vhd" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510696668094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pixelGenerator:videoGen\|lpm_divide:Mod0 " "Instantiated megafunction \"pixelGenerator:videoGen\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696668095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 31 " "Parameter \"LPM_WIDTHD\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696668095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696668095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510696668095 ""}  } { { "pixelGenerator.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/pixelGenerator.vhd" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1510696668095 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1510696669257 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1510696670417 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510696670417 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET_N " "No output dependent on input pin \"RESET_N\"" {  } { { "VGA_top_level.vhd" "" { Text "D:/github/EECS355FinalProject/VGA/VGA_top_level.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510696670803 "|VGA_top_level|RESET_N"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1510696670803 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1146 " "Implemented 1146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1510696670804 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1510696670804 ""} { "Info" "ICUT_CUT_TM_LCELLS" "780 " "Implemented 780 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1510696670804 ""} { "Info" "ICUT_CUT_TM_RAMS" "336 " "Implemented 336 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1510696670804 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1510696670804 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "763 " "Peak virtual memory: 763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510696670850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 14 15:57:50 2017 " "Processing ended: Tue Nov 14 15:57:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510696670850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510696670850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510696670850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510696670850 ""}
