5 18 1fd81 5 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (real5.7.vcd) 2 -o (real5.7.cdd) 2 -v (real5.7.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 real5.7.v 8 31 1 
2 1 12 12 12 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 10 1070004 1 0 0 0 1 17 0 1 0 1 1 0
1 b 2 10 1070007 1 0 0 0 1 17 0 1 0 1 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 real5.7.v 12 20 1 
2 2 13 13 13 50008 1 0 21004 0 0 1 16 0 0
2 3 13 13 13 10001 0 1 1410 0 0 1 1 a
2 4 13 13 13 10008 1 37 16 2 3
2 5 14 14 14 50008 1 0 21004 0 0 1 16 0 0
2 6 14 14 14 10001 0 1 1410 0 0 1 1 b
2 7 14 14 14 10008 1 37 16 5 6
2 8 15 15 15 20002 1 0 1008 0 0 32 48 5 0
2 9 15 15 15 10002 2 2c 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 16 16 16 f0013 1 0 1004 0 0 64 20 1 10.23
2 11 16 16 16 6000a 1 0 1004 0 0 64 20 1 10.24
2 12 16 16 16 50014 1 14 201008 10 11 1 18 0 1 0 1 0 0
2 13 16 16 16 10001 0 1 1410 0 0 1 1 a
2 14 16 16 16 10014 1 37 1a 12 13
2 15 17 17 17 f0013 1 0 1004 0 0 64 20 1 10.24
2 16 17 17 17 6000a 1 0 1004 0 0 64 20 1 10.24
2 17 17 17 17 50014 1 14 201008 15 16 1 18 0 1 0 1 0 0
2 18 17 17 17 10001 0 1 1410 0 0 1 1 b
2 19 17 17 17 10014 1 37 1a 17 18
2 20 18 18 18 20002 1 0 1008 0 0 32 48 5 0
2 21 18 18 18 10002 2 2c 900a 20 0 32 18 0 ffffffff 0 0 0 0
2 22 19 19 19 f0013 1 0 1004 0 0 64 20 1 10.24
2 23 19 19 19 6000a 1 0 1004 0 0 64 20 1 10.23
2 24 19 19 19 50014 1 14 201004 22 23 1 18 0 1 1 0 0 0
2 25 19 19 19 10001 0 1 1410 0 0 1 1 a
2 26 19 19 19 10014 1 37 16 24 25
4 4 11 7 7 4
4 7 0 9 9 4
4 9 0 14 0 4
4 14 0 19 19 4
4 19 0 21 21 4
4 21 0 26 0 4
4 26 0 0 0 4
3 1 main.u$1 "main.u$1" 0 real5.7.v 22 29 1 
