#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000214cf1f8d90 .scope module, "tb_analog2pwm" "tb_analog2pwm" 2 4;
 .timescale -9 -12;
v00000214cf207890_0 .net "analog0", 3 0, v00000214cf207750_0;  1 drivers
v00000214cf25d560_0 .var "clk", 0 0;
v00000214cf25df60_0 .var "divider", 3 0;
v00000214cf25da60_0 .net "low_freq_clk", 0 0, v00000214cf20c560_0;  1 drivers
v00000214cf25d060_0 .net "out_clk0", 0 0, v00000214cef5d910_0;  1 drivers
v00000214cf25dce0_0 .var "reset", 0 0;
S_00000214cf20c330 .scope module, "lfc" "low_freq_counter" 2 14, 3 1 0, S_00000214cf1f8d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "divider";
    .port_info 2 /OUTPUT 1 "out_clk";
v00000214cf1f8f20_0 .net "clk", 0 0, v00000214cf25d560_0;  1 drivers
v00000214cf1d30a0_0 .var "counter", 7 0;
v00000214cf20c4c0_0 .net "divider", 3 0, v00000214cf25df60_0;  1 drivers
v00000214cf20c560_0 .var "out_clk", 0 0;
E_00000214cf1f6f40 .event posedge, v00000214cf1f8f20_0;
S_00000214cf20c600 .scope module, "uut" "analog2pwm_module" 2 27, 4 1 0, S_00000214cf1f8d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "analog";
    .port_info 2 /OUTPUT 1 "out_clk";
v00000214cef5d730_0 .net "analog", 3 0, v00000214cf207750_0;  alias, 1 drivers
v00000214cef5d7d0_0 .net "clk", 0 0, v00000214cf25d560_0;  alias, 1 drivers
v00000214cef5d870_0 .var "counter", 3 0;
v00000214cef5d910_0 .var "out_clk", 0 0;
S_00000214cef5d9b0 .scope module, "wg" "waveform_generator" 2 20, 5 1 0, S_00000214cf1f8d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 4 "sin_output";
P_00000214cf1f7ac0 .param/l "PHASE_WIDTH" 1 5 14, +C4<00000000000000000000000000001000>;
v00000214cef5db40_0 .net "clk", 0 0, v00000214cf20c560_0;  alias, 1 drivers
v00000214cf207610_0 .var "phase_counter", 7 0;
v00000214cf2076b0_0 .net "reset", 0 0, v00000214cf25dce0_0;  1 drivers
v00000214cf207750_0 .var "sin_output", 3 0;
v00000214cf2077f0 .array "sin_table", 255 0, 3 0;
E_00000214cf1f7a00 .event posedge, v00000214cf2076b0_0, v00000214cf20c560_0;
    .scope S_00000214cf20c330;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000214cf1d30a0_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_00000214cf20c330;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000214cf20c560_0, 0;
    %end;
    .thread T_1;
    .scope S_00000214cf20c330;
T_2 ;
    %wait E_00000214cf1f6f40;
    %load/vec4 v00000214cf1d30a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000214cf1d30a0_0, 0;
    %load/vec4 v00000214cf1d30a0_0;
    %pad/u 32;
    %load/vec4 v00000214cf20c4c0_0;
    %pad/u 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v00000214cf20c560_0;
    %inv;
    %store/vec4 v00000214cf20c560_0, 0, 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000214cef5d9b0;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000214cf207610_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_00000214cef5d9b0;
T_4 ;
    %vpi_call 5 10 "$readmemh", "sin_table.mem", v00000214cf2077f0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000214cef5d9b0;
T_5 ;
    %wait E_00000214cf1f7a00;
    %load/vec4 v00000214cf2076b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000214cf207750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000214cf207610_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000214cf207610_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000214cf2077f0, 4;
    %assign/vec4 v00000214cf207750_0, 0;
    %load/vec4 v00000214cf207610_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000214cf207610_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000214cf20c600;
T_6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000214cef5d870_0, 0, 4;
    %end;
    .thread T_6;
    .scope S_00000214cf20c600;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000214cef5d910_0, 0;
    %end;
    .thread T_7;
    .scope S_00000214cf20c600;
T_8 ;
    %wait E_00000214cf1f6f40;
    %load/vec4 v00000214cef5d870_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000214cef5d870_0, 0;
    %load/vec4 v00000214cef5d730_0;
    %load/vec4 v00000214cef5d870_0;
    %cmp/u;
    %jmp/0xz  T_8.0, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000214cef5d910_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000214cef5d910_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000214cf1f8d90;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000214cf25dce0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000214cf25df60_0, 0, 4;
    %end;
    .thread T_9;
    .scope S_00000214cf1f8d90;
T_10 ;
    %vpi_call 2 37 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000214cf1f8d90 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000214cf25d560_0, 0, 1;
T_10.0 ;
    %delay 5000, 0;
    %load/vec4 v00000214cf25d560_0;
    %inv;
    %store/vec4 v00000214cf25d560_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_00000214cf1f8d90;
T_11 ;
    %delay 500000000, 0;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "pwm_sin_wave.v";
    "low_freq_counter_module.sv";
    "analog2pwm_module.sv";
    "sin_signal_module.sv";
