static struct stm32_adc_priv *to_stm32_adc_priv(struct stm32_adc_common *com)\r\n{\r\nreturn container_of(com, struct stm32_adc_priv, common);\r\n}\r\nstatic int stm32f4_adc_clk_sel(struct platform_device *pdev,\r\nstruct stm32_adc_priv *priv)\r\n{\r\nunsigned long rate;\r\nu32 val;\r\nint i;\r\nrate = clk_get_rate(priv->aclk);\r\nfor (i = 0; i < ARRAY_SIZE(stm32f4_pclk_div); i++) {\r\nif ((rate / stm32f4_pclk_div[i]) <= STM32F4_ADC_MAX_CLK_RATE)\r\nbreak;\r\n}\r\nif (i >= ARRAY_SIZE(stm32f4_pclk_div))\r\nreturn -EINVAL;\r\nval = readl_relaxed(priv->common.base + STM32F4_ADC_CCR);\r\nval &= ~STM32F4_ADC_ADCPRE_MASK;\r\nval |= i << STM32F4_ADC_ADCPRE_SHIFT;\r\nwritel_relaxed(val, priv->common.base + STM32F4_ADC_CCR);\r\ndev_dbg(&pdev->dev, "Using analog clock source at %ld kHz\n",\r\nrate / (stm32f4_pclk_div[i] * 1000));\r\nreturn 0;\r\n}\r\nstatic void stm32_adc_irq_handler(struct irq_desc *desc)\r\n{\r\nstruct stm32_adc_priv *priv = irq_desc_get_handler_data(desc);\r\nstruct irq_chip *chip = irq_desc_get_chip(desc);\r\nu32 status;\r\nchained_irq_enter(chip, desc);\r\nstatus = readl_relaxed(priv->common.base + STM32F4_ADC_CSR);\r\nif (status & STM32F4_EOC1)\r\ngeneric_handle_irq(irq_find_mapping(priv->domain, 0));\r\nif (status & STM32F4_EOC2)\r\ngeneric_handle_irq(irq_find_mapping(priv->domain, 1));\r\nif (status & STM32F4_EOC3)\r\ngeneric_handle_irq(irq_find_mapping(priv->domain, 2));\r\nchained_irq_exit(chip, desc);\r\n}\r\nstatic int stm32_adc_domain_map(struct irq_domain *d, unsigned int irq,\r\nirq_hw_number_t hwirq)\r\n{\r\nirq_set_chip_data(irq, d->host_data);\r\nirq_set_chip_and_handler(irq, &dummy_irq_chip, handle_level_irq);\r\nreturn 0;\r\n}\r\nstatic void stm32_adc_domain_unmap(struct irq_domain *d, unsigned int irq)\r\n{\r\nirq_set_chip_and_handler(irq, NULL, NULL);\r\nirq_set_chip_data(irq, NULL);\r\n}\r\nstatic int stm32_adc_irq_probe(struct platform_device *pdev,\r\nstruct stm32_adc_priv *priv)\r\n{\r\nstruct device_node *np = pdev->dev.of_node;\r\npriv->irq = platform_get_irq(pdev, 0);\r\nif (priv->irq < 0) {\r\ndev_err(&pdev->dev, "failed to get irq\n");\r\nreturn priv->irq;\r\n}\r\npriv->domain = irq_domain_add_simple(np, STM32_ADC_MAX_ADCS, 0,\r\n&stm32_adc_domain_ops,\r\npriv);\r\nif (!priv->domain) {\r\ndev_err(&pdev->dev, "Failed to add irq domain\n");\r\nreturn -ENOMEM;\r\n}\r\nirq_set_chained_handler(priv->irq, stm32_adc_irq_handler);\r\nirq_set_handler_data(priv->irq, priv);\r\nreturn 0;\r\n}\r\nstatic void stm32_adc_irq_remove(struct platform_device *pdev,\r\nstruct stm32_adc_priv *priv)\r\n{\r\nint hwirq;\r\nfor (hwirq = 0; hwirq < STM32_ADC_MAX_ADCS; hwirq++)\r\nirq_dispose_mapping(irq_find_mapping(priv->domain, hwirq));\r\nirq_domain_remove(priv->domain);\r\nirq_set_chained_handler(priv->irq, NULL);\r\n}\r\nstatic int stm32_adc_probe(struct platform_device *pdev)\r\n{\r\nstruct stm32_adc_priv *priv;\r\nstruct device_node *np = pdev->dev.of_node;\r\nstruct resource *res;\r\nint ret;\r\nif (!pdev->dev.of_node)\r\nreturn -ENODEV;\r\npriv = devm_kzalloc(&pdev->dev, sizeof(*priv), GFP_KERNEL);\r\nif (!priv)\r\nreturn -ENOMEM;\r\nres = platform_get_resource(pdev, IORESOURCE_MEM, 0);\r\npriv->common.base = devm_ioremap_resource(&pdev->dev, res);\r\nif (IS_ERR(priv->common.base))\r\nreturn PTR_ERR(priv->common.base);\r\npriv->common.phys_base = res->start;\r\npriv->vref = devm_regulator_get(&pdev->dev, "vref");\r\nif (IS_ERR(priv->vref)) {\r\nret = PTR_ERR(priv->vref);\r\ndev_err(&pdev->dev, "vref get failed, %d\n", ret);\r\nreturn ret;\r\n}\r\nret = regulator_enable(priv->vref);\r\nif (ret < 0) {\r\ndev_err(&pdev->dev, "vref enable failed\n");\r\nreturn ret;\r\n}\r\nret = regulator_get_voltage(priv->vref);\r\nif (ret < 0) {\r\ndev_err(&pdev->dev, "vref get voltage failed, %d\n", ret);\r\ngoto err_regulator_disable;\r\n}\r\npriv->common.vref_mv = ret / 1000;\r\ndev_dbg(&pdev->dev, "vref+=%dmV\n", priv->common.vref_mv);\r\npriv->aclk = devm_clk_get(&pdev->dev, "adc");\r\nif (IS_ERR(priv->aclk)) {\r\nret = PTR_ERR(priv->aclk);\r\ndev_err(&pdev->dev, "Can't get 'adc' clock\n");\r\ngoto err_regulator_disable;\r\n}\r\nret = clk_prepare_enable(priv->aclk);\r\nif (ret < 0) {\r\ndev_err(&pdev->dev, "adc clk enable failed\n");\r\ngoto err_regulator_disable;\r\n}\r\nret = stm32f4_adc_clk_sel(pdev, priv);\r\nif (ret < 0) {\r\ndev_err(&pdev->dev, "adc clk selection failed\n");\r\ngoto err_clk_disable;\r\n}\r\nret = stm32_adc_irq_probe(pdev, priv);\r\nif (ret < 0)\r\ngoto err_clk_disable;\r\nplatform_set_drvdata(pdev, &priv->common);\r\nret = of_platform_populate(np, NULL, NULL, &pdev->dev);\r\nif (ret < 0) {\r\ndev_err(&pdev->dev, "failed to populate DT children\n");\r\ngoto err_irq_remove;\r\n}\r\nreturn 0;\r\nerr_irq_remove:\r\nstm32_adc_irq_remove(pdev, priv);\r\nerr_clk_disable:\r\nclk_disable_unprepare(priv->aclk);\r\nerr_regulator_disable:\r\nregulator_disable(priv->vref);\r\nreturn ret;\r\n}\r\nstatic int stm32_adc_remove(struct platform_device *pdev)\r\n{\r\nstruct stm32_adc_common *common = platform_get_drvdata(pdev);\r\nstruct stm32_adc_priv *priv = to_stm32_adc_priv(common);\r\nof_platform_depopulate(&pdev->dev);\r\nstm32_adc_irq_remove(pdev, priv);\r\nclk_disable_unprepare(priv->aclk);\r\nregulator_disable(priv->vref);\r\nreturn 0;\r\n}
