#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x235bbd0 .scope module, "finalTest" "finalTest" 2 4;
 .timescale -9 -12;
v0x23dede0_0 .var "begintest", 0 0;
v0x23deea0_0 .var "clk", 0 0;
v0x23def40_0 .net "cs", 0 0, v0x23de740_0;  1 drivers
v0x23defe0_0 .net "dutpassed", 0 0, v0x23de7e0_0;  1 drivers
v0x23df0b0_0 .net "endtest", 0 0, v0x23de880_0;  1 drivers
v0x23df150_0 .net "miso_pin", 0 0, L_0x23df6d0;  1 drivers
v0x23df240_0 .net "mosi_pin", 0 0, v0x23dea10_0;  1 drivers
o0x7ff3a505aee8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x23df2e0_0 .net "sRegOutP", 3 0, o0x7ff3a505aee8;  0 drivers
v0x23df3d0_0 .net "sclk", 0 0, v0x23deba0_0;  1 drivers
E_0x2384120 .event posedge, v0x23de880_0;
S_0x2355e30 .scope module, "dut" "spiMemory" 2 17, 3 14 0, S_0x235bbd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "sclk_pin"
    .port_info 2 /INPUT 1 "cs_pin"
    .port_info 3 /OUTPUT 1 "miso_pin"
    .port_info 4 /INPUT 1 "mosi_pin"
    .port_info 5 /OUTPUT 4 "leds"
v0x23dccf0_0 .net "ADDR_WE", 0 0, v0x23dba00_0;  1 drivers
v0x23dce00_0 .net "DM_WE", 0 0, v0x23dbbc0_0;  1 drivers
v0x23dcf10_0 .net "MISO_BUFF", 0 0, v0x23dbcc0_0;  1 drivers
v0x23dcfb0_0 .net "Q", 0 0, v0x23d9490_0;  1 drivers
v0x23dd080_0 .net "SR_WE", 0 0, v0x23dbf90_0;  1 drivers
o0x7ff3a505aeb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x23dd1c0_0 name=_s4
v0x23dd260_0 .net "address", 6 0, L_0x23df630;  1 drivers
v0x23dd300_0 .net "clk", 0 0, v0x23deea0_0;  1 drivers
v0x23dd3a0_0 .net "condCS", 0 0, v0x23d8a80_0;  1 drivers
v0x23dd4d0_0 .net "condMOSI", 0 0, v0x23d6dc0_0;  1 drivers
v0x23dd5c0_0 .net "condSCLK", 0 0, v0x23d7920_0;  1 drivers
v0x23dd660_0 .net "cs_pin", 0 0, v0x23de740_0;  alias, 1 drivers
v0x23dd700_0 .net "dataOut", 7 0, v0x23d9e60_0;  1 drivers
v0x23dd7f0_0 .net "leds", 3 0, o0x7ff3a505aee8;  alias, 0 drivers
v0x23dd890_0 .net "miso_pin", 0 0, L_0x23df6d0;  alias, 1 drivers
v0x23dd930_0 .net "mosi_pin", 0 0, v0x23dea10_0;  alias, 1 drivers
v0x23dd9d0_0 .net "negCS", 0 0, v0x23d8bf0_0;  1 drivers
v0x23ddb80_0 .net "negMOSI", 0 0, v0x23d6f70_0;  1 drivers
v0x23ddc20_0 .net "negSCLK", 0 0, v0x23d7a80_0;  1 drivers
v0x23ddcc0_0 .net "posCS", 0 0, v0x23d8dc0_0;  1 drivers
v0x23ddd60_0 .net "posMOSI", 0 0, v0x23d7140_0;  1 drivers
v0x23dde30_0 .net "posSCLK", 0 0, v0x23d7c50_0;  1 drivers
v0x23dded0_0 .net "sRegOutP", 7 0, v0x23dc750_0;  1 drivers
v0x23ddf70_0 .net "sclk_pin", 0 0, v0x23deba0_0;  alias, 1 drivers
v0x23de040_0 .net "serialout", 0 0, v0x23dcaf0_0;  1 drivers
L_0x23df500 .part v0x23dc750_0, 0, 1;
L_0x23df630 .part v0x23d8340_0, 0, 7;
L_0x23df6d0 .functor MUXZ 1, o0x7ff3a505aeb8, v0x23d9490_0, v0x23dbcc0_0, C4<>;
S_0x2354370 .scope module, "MOSIcond" "inputconditioner" 3 36, 4 8 0, S_0x2355e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x2387730 .param/l "counterwidth" 0 4 17, +C4<00000000000000000000000000000011>;
P_0x2387770 .param/l "waittime" 0 4 18, +C4<00000000000000000000000000000011>;
v0x23aec10_0 .net "clk", 0 0, v0x23deea0_0;  alias, 1 drivers
v0x23d6dc0_0 .var "conditioned", 0 0;
v0x23d6e80_0 .var "counter", 2 0;
v0x23d6f70_0 .var "negativeedge", 0 0;
v0x23d7030_0 .net "noisysignal", 0 0, v0x23dea10_0;  alias, 1 drivers
v0x23d7140_0 .var "positiveedge", 0 0;
v0x23d7200_0 .var "synchronizer0", 0 0;
v0x23d72c0_0 .var "synchronizer1", 0 0;
E_0x239fa20 .event posedge, v0x23aec10_0;
S_0x23d7420 .scope module, "SCLKcond" "inputconditioner" 3 37, 4 8 0, S_0x2355e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x23d7610 .param/l "counterwidth" 0 4 17, +C4<00000000000000000000000000000011>;
P_0x23d7650 .param/l "waittime" 0 4 18, +C4<00000000000000000000000000000011>;
v0x23d7880_0 .net "clk", 0 0, v0x23deea0_0;  alias, 1 drivers
v0x23d7920_0 .var "conditioned", 0 0;
v0x23d79c0_0 .var "counter", 2 0;
v0x23d7a80_0 .var "negativeedge", 0 0;
v0x23d7b40_0 .net "noisysignal", 0 0, v0x23deba0_0;  alias, 1 drivers
v0x23d7c50_0 .var "positiveedge", 0 0;
v0x23d7d10_0 .var "synchronizer0", 0 0;
v0x23d7dd0_0 .var "synchronizer1", 0 0;
S_0x23d7f30 .scope module, "addrlatch0" "addrlatch" 3 43, 5 2 0, S_0x2355e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "D"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 8 "Q"
v0x23d81a0_0 .net "CE", 0 0, v0x23dba00_0;  alias, 1 drivers
v0x23d8260_0 .net "D", 7 0, v0x23dc750_0;  alias, 1 drivers
v0x23d8340_0 .var "Q", 7 0;
v0x23d8430_0 .net "clk", 0 0, v0x23deea0_0;  alias, 1 drivers
S_0x23d85a0 .scope module, "butt0cond" "inputconditioner" 3 35, 4 8 0, S_0x2355e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x23d8770 .param/l "counterwidth" 0 4 17, +C4<00000000000000000000000000000011>;
P_0x23d87b0 .param/l "waittime" 0 4 18, +C4<00000000000000000000000000000011>;
v0x23d89e0_0 .net "clk", 0 0, v0x23deea0_0;  alias, 1 drivers
v0x23d8a80_0 .var "conditioned", 0 0;
v0x23d8b20_0 .var "counter", 2 0;
v0x23d8bf0_0 .var "negativeedge", 0 0;
v0x23d8cb0_0 .net "noisysignal", 0 0, v0x23de740_0;  alias, 1 drivers
v0x23d8dc0_0 .var "positiveedge", 0 0;
v0x23d8e80_0 .var "synchronizer0", 0 0;
v0x23d8f40_0 .var "synchronizer1", 0 0;
S_0x23d90a0 .scope module, "dff0" "dff" 3 49, 6 1 0, S_0x2355e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "Q"
v0x23d9330_0 .net "CE", 0 0, v0x23d7a80_0;  alias, 1 drivers
v0x23d93f0_0 .net "D", 0 0, v0x23dcaf0_0;  alias, 1 drivers
v0x23d9490_0 .var "Q", 0 0;
v0x23d9560_0 .net "clk", 0 0, v0x23deea0_0;  alias, 1 drivers
S_0x23d9740 .scope module, "dm0" "datamemory" 3 41, 7 8 0, S_0x2355e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 8 "dataOut"
    .port_info 2 /INPUT 7 "address"
    .port_info 3 /INPUT 1 "writeEnable"
    .port_info 4 /INPUT 8 "dataIn"
P_0x23d98c0 .param/l "addresswidth" 0 7 10, +C4<00000000000000000000000000000111>;
P_0x23d9900 .param/l "depth" 0 7 11, +C4<00000000000000000000000010000000>;
P_0x23d9940 .param/l "width" 0 7 12, +C4<00000000000000000000000000001000>;
v0x23d9ba0_0 .net "address", 6 0, L_0x23df630;  alias, 1 drivers
v0x23d9ca0_0 .net "clk", 0 0, v0x23deea0_0;  alias, 1 drivers
v0x23d9d60_0 .net "dataIn", 7 0, v0x23dc750_0;  alias, 1 drivers
v0x23d9e60_0 .var "dataOut", 7 0;
v0x23d9f00 .array "memory", 0 127, 7 0;
v0x23da010_0 .net "writeEnable", 0 0, v0x23dbbc0_0;  alias, 1 drivers
S_0x23da170 .scope module, "fsm0" "fsm" 3 39, 8 5 0, S_0x2355e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sclk"
    .port_info 1 /INPUT 1 "cs"
    .port_info 2 /INPUT 1 "sout"
    .port_info 3 /OUTPUT 1 "miso_buff"
    .port_info 4 /OUTPUT 1 "dm_we"
    .port_info 5 /OUTPUT 1 "addr_we"
    .port_info 6 /OUTPUT 1 "sr_we"
P_0x23da340 .param/l "DATA_DM" 0 8 33, +C4<00000000000000000000000000010100>;
P_0x23da380 .param/l "DATA_MASTER_0" 0 8 24, +C4<00000000000000000000000000001010>;
P_0x23da3c0 .param/l "DATA_MASTER_1" 0 8 25, +C4<00000000000000000000000000001011>;
P_0x23da400 .param/l "DATA_MASTER_2" 0 8 26, +C4<00000000000000000000000000001100>;
P_0x23da440 .param/l "DATA_MASTER_3" 0 8 27, +C4<00000000000000000000000000001101>;
P_0x23da480 .param/l "DATA_MASTER_4" 0 8 28, +C4<00000000000000000000000000001110>;
P_0x23da4c0 .param/l "DATA_MASTER_5" 0 8 29, +C4<00000000000000000000000000001111>;
P_0x23da500 .param/l "DATA_MASTER_6" 0 8 30, +C4<00000000000000000000000000010000>;
P_0x23da540 .param/l "DATA_MASTER_7" 0 8 31, +C4<00000000000000000000000000010001>;
P_0x23da580 .param/l "GETTING_ADDR_0" 0 8 16, +C4<00000000000000000000000000000001>;
P_0x23da5c0 .param/l "GETTING_ADDR_1" 0 8 17, +C4<00000000000000000000000000000010>;
P_0x23da600 .param/l "GETTING_ADDR_2" 0 8 18, +C4<00000000000000000000000000000011>;
P_0x23da640 .param/l "GETTING_ADDR_3" 0 8 19, +C4<00000000000000000000000000000100>;
P_0x23da680 .param/l "GETTING_ADDR_4" 0 8 20, +C4<00000000000000000000000000000101>;
P_0x23da6c0 .param/l "GETTING_ADDR_5" 0 8 21, +C4<00000000000000000000000000000110>;
P_0x23da700 .param/l "GETTING_ADDR_6" 0 8 22, +C4<00000000000000000000000000000111>;
P_0x23da740 .param/l "GOT_ADDR" 0 8 23, +C4<00000000000000000000000000001000>;
P_0x23da780 .param/l "IDLE" 0 8 15, +C4<00000000000000000000000000000000>;
P_0x23da7c0 .param/l "SAVE_TO_DM" 0 8 32, +C4<00000000000000000000000000010010>;
P_0x23da800 .param/l "SAVE_TO_MASTER_0" 0 8 34, +C4<00000000000000000000000000010101>;
P_0x23da840 .param/l "SAVE_TO_MASTER_1" 0 8 35, +C4<00000000000000000000000000010110>;
P_0x23da880 .param/l "SAVE_TO_MASTER_2" 0 8 36, +C4<00000000000000000000000000010111>;
P_0x23da8c0 .param/l "SAVE_TO_MASTER_3" 0 8 37, +C4<00000000000000000000000000011000>;
P_0x23da900 .param/l "SAVE_TO_MASTER_4" 0 8 38, +C4<00000000000000000000000000011001>;
P_0x23da940 .param/l "SAVE_TO_MASTER_5" 0 8 39, +C4<00000000000000000000000000011010>;
P_0x23da980 .param/l "SAVE_TO_MASTER_6" 0 8 40, +C4<00000000000000000000000000011011>;
P_0x23da9c0 .param/l "SAVE_TO_MASTER_7" 0 8 41, +C4<00000000000000000000000000011100>;
v0x23dba00_0 .var "addr_we", 0 0;
v0x23dbaf0_0 .net "cs", 0 0, v0x23d8a80_0;  alias, 1 drivers
v0x23dbbc0_0 .var "dm_we", 0 0;
v0x23dbcc0_0 .var "miso_buff", 0 0;
v0x23dbd60_0 .var "next_state", 0 0;
v0x23dbe50_0 .net "sclk", 0 0, v0x23d7c50_0;  alias, 1 drivers
v0x23dbef0_0 .net "sout", 0 0, L_0x23df500;  1 drivers
v0x23dbf90_0 .var "sr_we", 0 0;
v0x23dc030_0 .var "state", 0 0;
E_0x23db920 .event posedge, v0x23d7c50_0;
E_0x23db9a0 .event edge, v0x23dbef0_0;
S_0x23dc280 .scope module, "register" "shiftregister" 3 47, 9 8 0, S_0x2355e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "peripheralClkEdge"
    .port_info 2 /INPUT 1 "parallelLoad"
    .port_info 3 /INPUT 8 "parallelDataIn"
    .port_info 4 /INPUT 1 "serialDataIn"
    .port_info 5 /OUTPUT 8 "parallelDataOut"
    .port_info 6 /OUTPUT 1 "serialDataOut"
P_0x23dc400 .param/l "width" 0 9 9, +C4<00000000000000000000000000001000>;
v0x23dc610_0 .net "clk", 0 0, v0x23deea0_0;  alias, 1 drivers
v0x23dc6b0_0 .net "parallelDataIn", 7 0, v0x23d9e60_0;  alias, 1 drivers
v0x23dc750_0 .var "parallelDataOut", 7 0;
v0x23dc870_0 .net "parallelLoad", 0 0, v0x23dbf90_0;  alias, 1 drivers
v0x23dc910_0 .net "peripheralClkEdge", 0 0, v0x23d7c50_0;  alias, 1 drivers
v0x23dca50_0 .net "serialDataIn", 0 0, v0x23d6dc0_0;  alias, 1 drivers
v0x23dcaf0_0 .var "serialDataOut", 0 0;
v0x23dcb90_0 .var "shiftregistermem", 7 0;
S_0x23de150 .scope module, "tester" "testbench" 2 25, 2 60 0, S_0x235bbd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "begintest"
    .port_info 1 /OUTPUT 1 "endtest"
    .port_info 2 /OUTPUT 1 "dutpassed"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 1 "miso_pin"
    .port_info 5 /OUTPUT 1 "mosi_pin"
    .port_info 6 /OUTPUT 1 "sclk"
    .port_info 7 /OUTPUT 1 "cs"
    .port_info 8 /OUTPUT 4 "sRegOutP"
v0x23de490_0 .net "begintest", 0 0, v0x23dede0_0;  1 drivers
v0x23de570_0 .net "clk", 0 0, v0x23deea0_0;  alias, 1 drivers
v0x23de740_0 .var "cs", 0 0;
v0x23de7e0_0 .var "dutpassed", 0 0;
v0x23de880_0 .var "endtest", 0 0;
v0x23de970_0 .net "miso_pin", 0 0, L_0x23df6d0;  alias, 1 drivers
v0x23dea10_0 .var "mosi_pin", 0 0;
v0x23deb00_0 .net "sRegOutP", 3 0, o0x7ff3a505aee8;  alias, 0 drivers
v0x23deba0_0 .var "sclk", 0 0;
E_0x23ae560 .event posedge, v0x23de490_0;
    .scope S_0x23d85a0;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x23d8b20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23d8e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23d8f40_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x23d85a0;
T_1 ;
    %wait E_0x239fa20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23d8dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23d8bf0_0, 0;
    %load/vec4 v0x23d8a80_0;
    %load/vec4 v0x23d8f40_0;
    %cmp/e;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x23d8b20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x23d8b20_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x23d8b20_0, 0;
    %load/vec4 v0x23d8a80_0;
    %nor/r;
    %load/vec4 v0x23d8f40_0;
    %and;
    %assign/vec4 v0x23d8dc0_0, 0;
    %load/vec4 v0x23d8a80_0;
    %load/vec4 v0x23d8f40_0;
    %nor/r;
    %and;
    %assign/vec4 v0x23d8bf0_0, 0;
    %load/vec4 v0x23d8f40_0;
    %assign/vec4 v0x23d8a80_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x23d8b20_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x23d8b20_0, 0;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0x23d8cb0_0;
    %assign/vec4 v0x23d8e80_0, 0;
    %load/vec4 v0x23d8e80_0;
    %assign/vec4 v0x23d8f40_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x2354370;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x23d6e80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23d7200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23d72c0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x2354370;
T_3 ;
    %wait E_0x239fa20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23d7140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23d6f70_0, 0;
    %load/vec4 v0x23d6dc0_0;
    %load/vec4 v0x23d72c0_0;
    %cmp/e;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x23d6e80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x23d6e80_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x23d6e80_0, 0;
    %load/vec4 v0x23d6dc0_0;
    %nor/r;
    %load/vec4 v0x23d72c0_0;
    %and;
    %assign/vec4 v0x23d7140_0, 0;
    %load/vec4 v0x23d6dc0_0;
    %load/vec4 v0x23d72c0_0;
    %nor/r;
    %and;
    %assign/vec4 v0x23d6f70_0, 0;
    %load/vec4 v0x23d72c0_0;
    %assign/vec4 v0x23d6dc0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x23d6e80_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x23d6e80_0, 0;
T_3.3 ;
T_3.1 ;
    %load/vec4 v0x23d7030_0;
    %assign/vec4 v0x23d7200_0, 0;
    %load/vec4 v0x23d7200_0;
    %assign/vec4 v0x23d72c0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x23d7420;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x23d79c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23d7d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23d7dd0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x23d7420;
T_5 ;
    %wait E_0x239fa20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23d7c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23d7a80_0, 0;
    %load/vec4 v0x23d7920_0;
    %load/vec4 v0x23d7dd0_0;
    %cmp/e;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x23d79c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x23d79c0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x23d79c0_0, 0;
    %load/vec4 v0x23d7920_0;
    %nor/r;
    %load/vec4 v0x23d7dd0_0;
    %and;
    %assign/vec4 v0x23d7c50_0, 0;
    %load/vec4 v0x23d7920_0;
    %load/vec4 v0x23d7dd0_0;
    %nor/r;
    %and;
    %assign/vec4 v0x23d7a80_0, 0;
    %load/vec4 v0x23d7dd0_0;
    %assign/vec4 v0x23d7920_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x23d79c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x23d79c0_0, 0;
T_5.3 ;
T_5.1 ;
    %load/vec4 v0x23d7b40_0;
    %assign/vec4 v0x23d7d10_0, 0;
    %load/vec4 v0x23d7d10_0;
    %assign/vec4 v0x23d7dd0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x23da170;
T_6 ;
    %wait E_0x23db9a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23dbd60_0, 0, 1;
    %load/vec4 v0x23dc030_0;
    %pad/u 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_6.26, 6;
    %jmp T_6.27;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dbd60_0, 0, 1;
    %jmp T_6.27;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23dbd60_0, 0, 1;
    %jmp T_6.27;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dbd60_0, 0, 1;
    %jmp T_6.27;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23dbd60_0, 0, 1;
    %jmp T_6.27;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dbd60_0, 0, 1;
    %jmp T_6.27;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23dbd60_0, 0, 1;
    %jmp T_6.27;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dbd60_0, 0, 1;
    %jmp T_6.27;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23dbd60_0, 0, 1;
    %jmp T_6.27;
T_6.8 ;
    %load/vec4 v0x23dbef0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.28, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23dbd60_0, 0, 1;
    %jmp T_6.29;
T_6.28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23dbd60_0, 0, 1;
T_6.29 ;
    %jmp T_6.27;
T_6.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dbd60_0, 0, 1;
    %jmp T_6.27;
T_6.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23dbd60_0, 0, 1;
    %jmp T_6.27;
T_6.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dbd60_0, 0, 1;
    %jmp T_6.27;
T_6.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23dbd60_0, 0, 1;
    %jmp T_6.27;
T_6.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dbd60_0, 0, 1;
    %jmp T_6.27;
T_6.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23dbd60_0, 0, 1;
    %jmp T_6.27;
T_6.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dbd60_0, 0, 1;
    %jmp T_6.27;
T_6.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23dbd60_0, 0, 1;
    %jmp T_6.27;
T_6.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23dbd60_0, 0, 1;
    %jmp T_6.27;
T_6.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dbd60_0, 0, 1;
    %jmp T_6.27;
T_6.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23dbd60_0, 0, 1;
    %jmp T_6.27;
T_6.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dbd60_0, 0, 1;
    %jmp T_6.27;
T_6.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23dbd60_0, 0, 1;
    %jmp T_6.27;
T_6.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dbd60_0, 0, 1;
    %jmp T_6.27;
T_6.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23dbd60_0, 0, 1;
    %jmp T_6.27;
T_6.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dbd60_0, 0, 1;
    %jmp T_6.27;
T_6.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23dbd60_0, 0, 1;
    %jmp T_6.27;
T_6.26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23dbd60_0, 0, 1;
    %jmp T_6.27;
T_6.27 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x23da170;
T_7 ;
    %wait E_0x23db920;
    %load/vec4 v0x23dbaf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dc030_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x23dbd60_0;
    %assign/vec4 v0x23dc030_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x23da170;
T_8 ;
    %wait E_0x23db920;
    %load/vec4 v0x23dbaf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbf90_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x23dc030_0;
    %pad/u 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_8.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_8.28, 6;
    %jmp T_8.29;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbf90_0, 0;
    %jmp T_8.29;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbf90_0, 0;
    %jmp T_8.29;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbf90_0, 0;
    %jmp T_8.29;
T_8.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbf90_0, 0;
    %jmp T_8.29;
T_8.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbf90_0, 0;
    %jmp T_8.29;
T_8.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbf90_0, 0;
    %jmp T_8.29;
T_8.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbf90_0, 0;
    %jmp T_8.29;
T_8.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbf90_0, 0;
    %jmp T_8.29;
T_8.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbf90_0, 0;
    %jmp T_8.29;
T_8.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbf90_0, 0;
    %jmp T_8.29;
T_8.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbf90_0, 0;
    %jmp T_8.29;
T_8.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbf90_0, 0;
    %jmp T_8.29;
T_8.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbf90_0, 0;
    %jmp T_8.29;
T_8.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbf90_0, 0;
    %jmp T_8.29;
T_8.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbf90_0, 0;
    %jmp T_8.29;
T_8.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbf90_0, 0;
    %jmp T_8.29;
T_8.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbbc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23dba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbf90_0, 0;
    %jmp T_8.29;
T_8.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23dbbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbf90_0, 0;
    %jmp T_8.29;
T_8.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dba00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23dbf90_0, 0;
    %jmp T_8.29;
T_8.21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23dbcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbf90_0, 0;
    %jmp T_8.29;
T_8.22 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23dbcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbf90_0, 0;
    %jmp T_8.29;
T_8.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23dbcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbf90_0, 0;
    %jmp T_8.29;
T_8.24 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23dbcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbf90_0, 0;
    %jmp T_8.29;
T_8.25 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23dbcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbf90_0, 0;
    %jmp T_8.29;
T_8.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23dbcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbf90_0, 0;
    %jmp T_8.29;
T_8.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23dbcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbf90_0, 0;
    %jmp T_8.29;
T_8.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23dbcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23dbf90_0, 0;
    %jmp T_8.29;
T_8.29 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x23d9740;
T_9 ;
    %wait E_0x239fa20;
    %load/vec4 v0x23da010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x23d9d60_0;
    %load/vec4 v0x23d9ba0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x23d9f00, 0, 4;
T_9.0 ;
    %load/vec4 v0x23d9ba0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x23d9f00, 4;
    %assign/vec4 v0x23d9e60_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x23d7f30;
T_10 ;
    %wait E_0x239fa20;
    %load/vec4 v0x23d81a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x23d8260_0;
    %assign/vec4 v0x23d8340_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x23dc280;
T_11 ;
    %wait E_0x239fa20;
    %load/vec4 v0x23dc870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x23dc6b0_0;
    %assign/vec4 v0x23dcb90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x23dc910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x23dc750_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x23dca50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x23dcb90_0, 0;
T_11.2 ;
T_11.1 ;
    %load/vec4 v0x23dcb90_0;
    %assign/vec4 v0x23dc750_0, 0;
    %load/vec4 v0x23dcb90_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x23dcaf0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x23d90a0;
T_12 ;
    %wait E_0x239fa20;
    %load/vec4 v0x23d9330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x23d93f0_0;
    %assign/vec4 v0x23d9490_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x23de150;
T_13 ;
    %end;
    .thread T_13;
    .scope S_0x23de150;
T_14 ;
    %wait E_0x23ae560;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23de880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23de7e0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23de740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23dea10_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dea10_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23dea10_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dea10_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23dea10_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dea10_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23dea10_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23de740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dea10_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23dea10_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dea10_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23dea10_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dea10_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23dea10_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dea10_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23dea10_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dea10_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23dea10_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dea10_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dea10_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23dea10_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dea10_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23dea10_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dea10_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dea10_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deba0_0, 0, 1;
    %delay 100000, 0;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23de880_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x235bbd0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23deea0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x235bbd0;
T_16 ;
    %delay 10000, 0;
    %load/vec4 v0x23deea0_0;
    %nor/r;
    %store/vec4 v0x23deea0_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x235bbd0;
T_17 ;
    %vpi_call 2 42 "$dumpfile", "finalrunner.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23dede0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dede0_0, 0, 1;
    %delay 50000000, 0;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x235bbd0;
T_18 ;
    %wait E_0x2384120;
    %vpi_call 2 53 "$display", "DUT passed?: %b", v0x23defe0_0 {0 0 0};
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "spimemory.t.v";
    "./spimemory.v";
    "./inputconditioner.v";
    "./addrlatch.v";
    "./dff.v";
    "./datamemory.v";
    "./fsm.v";
    "./shiftregister.v";
