Flow report for verilog-alu-qupj
Wed Nov 27 22:23:52 2019
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Flow Summary                                                                    ;
+-----------------------------------+---------------------------------------------+
; Flow Status                       ; Successful - Wed Nov 27 22:23:52 2019       ;
; Quartus II 64-Bit Version         ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                     ; verilog-alu-qupj                            ;
; Top-level Entity Name             ; verilog-alu-qupj-block                      ;
; Family                            ; Arria II GZ                                 ;
; Logic utilization                 ; < 1 %                                       ;
;     Combinational ALUTs           ; 63 / 179,200 ( < 1 % )                      ;
;     Memory ALUTs                  ; 0 / 89,600 ( 0 % )                          ;
;     Dedicated logic registers     ; 0 / 179,200 ( 0 % )                         ;
; Total registers                   ; 0                                           ;
; Total pins                        ; 100 / 634 ( 16 % )                          ;
; Total virtual pins                ; 0                                           ;
; Total block memory bits           ; 0 / 11,381,760 ( 0 % )                      ;
; DSP block 18-bit elements         ; 0 / 800 ( 0 % )                             ;
; Total GXB Receiver Channel PCS    ; 0 / 16 ( 0 % )                              ;
; Total GXB Receiver Channel PMA    ; 0 / 16 ( 0 % )                              ;
; Total GXB Transmitter Channel PCS ; 0 / 16 ( 0 % )                              ;
; Total GXB Transmitter Channel PMA ; 0 / 16 ( 0 % )                              ;
; Total PLLs                        ; 0 / 6 ( 0 % )                               ;
; Total DLLs                        ; 0 / 4 ( 0 % )                               ;
; Device                            ; EP2AGZ225FF35I3                             ;
; Timing Models                     ; Final                                       ;
+-----------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 11/27/2019 22:23:13 ;
; Main task         ; Compilation         ;
; Revision Name     ; verilog-alu-qupj    ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                          ;
+-------------------------------------+------------------------+------------------+------------------------+----------------+
; Assignment Name                     ; Value                  ; Default Value    ; Entity Name            ; Section Id     ;
+-------------------------------------+------------------------+------------------+------------------------+----------------+
; COMPILER_SIGNATURE_ID               ; 0.157486099326458      ; --               ; --                     ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                   ; --               ; --                     ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL) ; <None>           ; --                     ; --             ;
; PARTITION_COLOR                     ; 16764057               ; --               ; verilog-alu-qupj-block ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING  ; --               ; verilog-alu-qupj-block ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                 ; --               ; verilog-alu-qupj-block ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files           ; --               ; --                     ; --             ;
; TOP_LEVEL_ENTITY                    ; verilog-alu-qupj-block ; verilog-alu-qupj ; --                     ; --             ;
+-------------------------------------+------------------------+------------------+------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:10     ; 1.0                     ; 1019 MB             ; 00:00:21                           ;
; Fitter                    ; 00:00:18     ; 1.2                     ; 1633 MB             ; 00:00:23                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 874 MB              ; 00:00:00                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 1122 MB             ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1163 MB             ; 00:00:01                           ;
; Total                     ; 00:00:32     ; --                      ; --                  ; 00:00:48                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                         ;
+---------------------------+------------------+------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+---------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis      ; archlinux        ; Arch Linux ; Arch Linux ; x86_64         ;
; Fitter                    ; archlinux        ; Arch Linux ; Arch Linux ; x86_64         ;
; Assembler                 ; archlinux        ; Arch Linux ; Arch Linux ; x86_64         ;
; TimeQuest Timing Analyzer ; archlinux        ; Arch Linux ; Arch Linux ; x86_64         ;
; EDA Netlist Writer        ; archlinux        ; Arch Linux ; Arch Linux ; x86_64         ;
+---------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off verilog-alu-qupj -c verilog-alu-qupj
quartus_fit --read_settings_files=off --write_settings_files=off verilog-alu-qupj -c verilog-alu-qupj
quartus_asm --read_settings_files=off --write_settings_files=off verilog-alu-qupj -c verilog-alu-qupj
quartus_sta verilog-alu-qupj -c verilog-alu-qupj
quartus_eda --read_settings_files=off --write_settings_files=off verilog-alu-qupj -c verilog-alu-qupj



