#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep 13 00:12:13 2020
# Process ID: 21860
# Current directory: C:/Users/hp/Desktop/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23436 C:\Users\hp\Desktop\project_1\project_1.xpr
# Log file: C:/Users/hp/Desktop/project_1/vivado.log
# Journal file: C:/Users/hp/Desktop/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hp/Desktop/project_1/project_1.xpr
update_compile_order -fileset sources_1
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 1}
add_wave {{/cpu_tb/cpu/ALUOut}} 
restart
run 1 us
current_wave_config {Untitled 1}
add_wave {{/cpu_tb/cpu/ALU_in_1}} 
current_wave_config {Untitled 1}
add_wave {{/cpu_tb/cpu/ALU_in_2}} 
restart
run 1 us
current_wave_config {Untitled 1}
add_wave {{/cpu_tb/cpu/ID_EX_Rs}} 
current_wave_config {Untitled 1}
add_wave {{/cpu_tb/cpu/EX_MEM_Rd}} 
current_wave_config {Untitled 1}
add_wave {{/cpu_tb/cpu/MEM_WB_Rd}} 
current_wave_config {Untitled 1}
add_wave {{/cpu_tb/cpu/EXforwardA}} 
restart
run 1 us
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 5}
add_wave {{/cpu_tb/cpu/MEMforward}} 
current_wave_config {Untitled 5}
add_wave {{/cpu_tb/cpu/data_memory/RAM_data[0]}} 
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 10}
add_wave {{/cpu_tb/cpu/data_memory/RAM_data[0]}} 
current_wave_config {Untitled 10}
add_wave {{/cpu_tb/cpu/MEMforward}} 
restart
run 1 us
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 11}
add_wave {{/cpu_tb/cpu/MEMforward}} 
current_wave_config {Untitled 11}
add_wave {{/cpu_tb/cpu/data_memory/RAM_data[0]}} 
restart
run 1 us
current_wave_config {Untitled 11}
add_wave {{/cpu_tb/cpu/rf/RF_data[8]}} 
restart
run 1 us
current_wave_config {Untitled 11}
add_wave {{/cpu_tb/cpu/ALUOut}} 
restart
run 1 us
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 13}
add_wave {{/cpu_tb/cpu/rf/RF_data[10]}} 
current_wave_config {Untitled 13}
add_wave {{/cpu_tb/cpu/rf/RF_data[8]}} 
current_wave_config {Untitled 13}
add_wave {{/cpu_tb/cpu/data_memory/RAM_data[0]}} 
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 14}
add_wave {{/cpu_tb/cpu/rf/RF_data[8]}} 
current_wave_config {Untitled 14}
add_wave {{/cpu_tb/cpu/rf/RF_data[10]}} 
current_wave_config {Untitled 14}
add_wave {{/cpu_tb/cpu/rf/RF_data[11]}} 
current_wave_config {Untitled 14}
add_wave {{/cpu_tb/cpu/data_memory/RAM_data[0]}} 
current_wave_config {Untitled 14}
add_wave {{/cpu_tb/cpu/Stall}} 
restart
run 1 us
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 15}
add_wave {{/cpu_tb/cpu/Stall}} 
restart
run 1 us
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 17}
add_wave {{/cpu_tb/cpu/Stall}} 
restart
run 1 us
current_wave_config {Untitled 17}
add_wave {{/cpu_tb/cpu/rf/RF_data[11]}} 
current_wave_config {Untitled 17}
add_wave {{/cpu_tb/cpu/ALU_in_1}} 
current_wave_config {Untitled 17}
add_wave {{/cpu_tb/cpu/ALU_in_2}} 
restart
run 1 us
current_wave_config {Untitled 17}
add_wave {{/cpu_tb/cpu/EXforwardA}} 
current_wave_config {Untitled 17}
add_wave {{/cpu_tb/cpu/EXforwardB}} 
restart
run 1 us
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 18}
add_wave {{/cpu_tb/cpu/ALU_in_1}} 
current_wave_config {Untitled 18}
add_wave {{/cpu_tb/cpu/ALU_in_2}} 
current_wave_config {Untitled 18}
add_wave {{/cpu_tb/cpu/MEMforward}} 
current_wave_config {Untitled 18}
add_wave {{/cpu_tb/cpu/WBforward}} 
restart
run 1 us
current_wave_config {Untitled 18}
add_wave {{/cpu_tb/cpu/EXforwardA}} 
current_wave_config {Untitled 18}
add_wave {{/cpu_tb/cpu/EXforwardB}} 
restart
run 1 us
current_wave_config {Untitled 18}
add_wave {{/cpu_tb/cpu/ID_EX_MemRead}} 
current_wave_config {Untitled 18}
add_wave {{/cpu_tb/cpu/EX_MEM_MemRead}} 
restart
run 1 us
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 19}
add_wave {{/cpu_tb/cpu/Stall}} 
restart
run 1 us
close_sim
launch_simulation
source cpu_tb.tcl
close_sim
