<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `liftof-rb/src/registers.rs`."><title>registers.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-46f98efaafac5295.ttf.woff2,FiraSans-Regular-018c141bf0843ffd.woff2,FiraSans-Medium-8f9a781e4970d388.woff2,SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2,SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../static.files/rustdoc-c5d6553a23f1e5a6.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="liftof_rb" data-themes="" data-resource-suffix="" data-rustdoc-version="1.81.0 (eeb90cda1 2024-09-04)" data-channel="1.81.0" data-search-js="search-d234aafac6c221dd.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../static.files/storage-118b08c4c78b968e.js"></script><script defer src="../../static.files/src-script-e66d777a5a92e9b2.js"></script><script defer src="../../src-files.js"></script><script defer src="../../static.files/main-d2fab2bf619172d3.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-df360f571f6edeae.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="example-wrap"><div data-nosnippet><pre class="src-line-numbers"><a href="#1" id="1">1</a>
<a href="#2" id="2">2</a>
<a href="#3" id="3">3</a>
<a href="#4" id="4">4</a>
<a href="#5" id="5">5</a>
<a href="#6" id="6">6</a>
<a href="#7" id="7">7</a>
<a href="#8" id="8">8</a>
<a href="#9" id="9">9</a>
<a href="#10" id="10">10</a>
<a href="#11" id="11">11</a>
<a href="#12" id="12">12</a>
<a href="#13" id="13">13</a>
<a href="#14" id="14">14</a>
<a href="#15" id="15">15</a>
<a href="#16" id="16">16</a>
<a href="#17" id="17">17</a>
<a href="#18" id="18">18</a>
<a href="#19" id="19">19</a>
<a href="#20" id="20">20</a>
<a href="#21" id="21">21</a>
<a href="#22" id="22">22</a>
<a href="#23" id="23">23</a>
<a href="#24" id="24">24</a>
<a href="#25" id="25">25</a>
<a href="#26" id="26">26</a>
<a href="#27" id="27">27</a>
<a href="#28" id="28">28</a>
<a href="#29" id="29">29</a>
<a href="#30" id="30">30</a>
<a href="#31" id="31">31</a>
<a href="#32" id="32">32</a>
<a href="#33" id="33">33</a>
<a href="#34" id="34">34</a>
<a href="#35" id="35">35</a>
<a href="#36" id="36">36</a>
<a href="#37" id="37">37</a>
<a href="#38" id="38">38</a>
<a href="#39" id="39">39</a>
<a href="#40" id="40">40</a>
<a href="#41" id="41">41</a>
<a href="#42" id="42">42</a>
<a href="#43" id="43">43</a>
<a href="#44" id="44">44</a>
<a href="#45" id="45">45</a>
<a href="#46" id="46">46</a>
<a href="#47" id="47">47</a>
<a href="#48" id="48">48</a>
<a href="#49" id="49">49</a>
<a href="#50" id="50">50</a>
<a href="#51" id="51">51</a>
<a href="#52" id="52">52</a>
<a href="#53" id="53">53</a>
<a href="#54" id="54">54</a>
<a href="#55" id="55">55</a>
<a href="#56" id="56">56</a>
<a href="#57" id="57">57</a>
<a href="#58" id="58">58</a>
<a href="#59" id="59">59</a>
<a href="#60" id="60">60</a>
<a href="#61" id="61">61</a>
<a href="#62" id="62">62</a>
<a href="#63" id="63">63</a>
<a href="#64" id="64">64</a>
<a href="#65" id="65">65</a>
<a href="#66" id="66">66</a>
<a href="#67" id="67">67</a>
<a href="#68" id="68">68</a>
<a href="#69" id="69">69</a>
<a href="#70" id="70">70</a>
<a href="#71" id="71">71</a>
<a href="#72" id="72">72</a>
<a href="#73" id="73">73</a>
<a href="#74" id="74">74</a>
<a href="#75" id="75">75</a>
<a href="#76" id="76">76</a>
<a href="#77" id="77">77</a>
<a href="#78" id="78">78</a>
<a href="#79" id="79">79</a>
<a href="#80" id="80">80</a>
<a href="#81" id="81">81</a>
<a href="#82" id="82">82</a>
<a href="#83" id="83">83</a>
<a href="#84" id="84">84</a>
<a href="#85" id="85">85</a>
<a href="#86" id="86">86</a>
<a href="#87" id="87">87</a>
<a href="#88" id="88">88</a>
<a href="#89" id="89">89</a>
<a href="#90" id="90">90</a>
<a href="#91" id="91">91</a>
<a href="#92" id="92">92</a>
<a href="#93" id="93">93</a>
<a href="#94" id="94">94</a>
<a href="#95" id="95">95</a>
<a href="#96" id="96">96</a>
<a href="#97" id="97">97</a>
<a href="#98" id="98">98</a>
<a href="#99" id="99">99</a>
<a href="#100" id="100">100</a>
<a href="#101" id="101">101</a>
<a href="#102" id="102">102</a>
</pre></div><pre class="rust"><code><span class="doccomment">//! Registers of the DRS4 are accessed through
//! the sytem ram (Addr8). It is a 32bit system, 
//! so the address format is u32.
//! _ a note here _ : Each register is 32bit. This means for 
//! the Addr8 (8 refers to bits) a register occupies 4 bytes, 
//! so a new register will be the previous register + 4.
//! If the register is the same as another, then the register
//! holds different fields for the different bits in the register.
//!
//! [For the latest version of the registers, please refer to]([https://gitlab.com/ucla-gaps-tof/firmware/-/blob/develop/regmap/rb_address_table.org)

</span><span class="comment">//========== DRS4 Registers =============
//
//=======================================

</span><span class="kw">pub const </span>ROI_MODE         : u32 =   <span class="number">0x40</span>;    <span class="comment">//00x1  Set to 1 to enable Region of Interest Readout
</span><span class="kw">pub const </span>BUSY             : u32 =   <span class="number">0x40</span>;    <span class="comment">//1 DRS is busy
</span><span class="kw">pub const </span>ADC_LATENCY      : u32 =   <span class="number">0x40</span>;    <span class="comment">//[9:4] rw  0x9 Latency from first sr clock to when ADC data should be valid
</span><span class="kw">pub const </span>SAMPLE_COUNT     : u32 =   <span class="number">0x40</span>;    <span class="comment">//[21:12]   rw  0x3FF   Number of samples to read out (0 to 1023)
</span><span class="kw">pub const </span>EN_SPIKE_REMOVAL : u32 =   <span class="number">0x40</span>;    <span class="comment">//22    rw  0x1 set 1 to enable spike removal

</span><span class="kw">pub const </span>FORCE_TRIG       : u32 =   <span class="number">0x100</span>;   <span class="comment">// Write 1 to set forced trigger mode

</span><span class="kw">pub const </span>DRS_CONFIGURE    : u32 = <span class="number">0x50</span>;    <span class="comment">// Write 1 to configure the DRS. Should be done before data taking
</span><span class="kw">pub const </span>DRS_START        : u32 = <span class="number">0x48</span>; <span class="comment">// Write 1 to take the state machine out of idle mode
</span><span class="kw">pub const </span>DRS_REINIT       : u32 = <span class="number">0x4c</span>; <span class="comment">// Write 1 to reinitialize DRS state machine (restores to idle state) 

</span><span class="kw">pub const </span>DMA_CLEAR : u32 = <span class="number">0x6c</span>; <span class="comment">// [0] Write 1 to clear the DMA memory (write zeroes)

</span><span class="kw">pub const </span>DRS_RESET : u32 = <span class="number">0x54</span>; <span class="comment">// WRite 1 to completely reset the DRS state machine logic
</span><span class="kw">pub const </span>DAQ_RESET : u32 = <span class="number">0x58</span>; <span class="comment">// Write 1 to completely reset the DAQ state machine logic
</span><span class="kw">pub const </span>DMA_RESET : u32 = <span class="number">0x5c</span>; <span class="comment">// Write 1 to completely reset the DMA state machine logic

// channel mask is 8 bit, the register contains also 
// the channel 9 auto bit mask
</span><span class="kw">pub const </span>READOUT_MASK : u32 = <span class="number">0x44</span>; <span class="comment">// [8:0] 8 bit mask, set a bit to 1 to enable readout of that channel.
                                 // 9th is auto-read if any channel is enabled and AUTO_9TH_CHANNEL set to 1

</span><span class="kw">pub const </span>TRIGGER_ENABLE : u32 = <span class="number">0x11c</span>;  <span class="comment">// Write 0 to stop all triggers, 1 to enable triggering

</span><span class="kw">pub const </span>WRITE_EVENTFRAGMENT : u32 = <span class="number">0xc4</span>;
<span class="kw">pub const </span>TRIG_GEN_RATE       : u32 = <span class="number">0x164</span>;

<span class="comment">// this is at bit 1, where WRITE_EVENTFRAGMENT technically
// is only at bit 0. Have 2 seperate addresses to not 
// be confusing in th control functions.
</span><span class="kw">pub const </span>DAQ_BUSY            : u32 = <span class="number">0xc4</span>;

<span class="comment">//=================DMA==================================
// (direct memory access)
//======================================================

</span><span class="doccomment">/// RAM management - there are two regions in memory, mapped
/// to /dev/uio1 and /dev/uio2 which hold the blob data, 
/// denoted as ram buffers a and b
</span><span class="kw">pub const </span>RAM_A_OCC_RST    :u32 =  <span class="number">0x400</span>;<span class="comment">//[0] Sets RAM buffer a counter to 0
</span><span class="kw">pub const </span>RAM_B_OCC_RST    :u32 =  <span class="number">0x404</span>;<span class="comment">//[0] Sets RAM buffer b counter to 0
</span><span class="kw">pub const </span>RAM_A_OCCUPANCY  :u32 =  <span class="number">0x408</span>;<span class="comment">//[31:0] RAM buffer a occupancy
</span><span class="kw">pub const </span>RAM_B_OCCUPANCY  :u32 =  <span class="number">0x40c</span>;<span class="comment">//[31:0] RAM buffer b occupancy
</span><span class="kw">pub const </span>DMA_POINTER      :u32 =  <span class="number">0x410</span>;<span class="comment">//[31:0] DMA controller pointer
</span><span class="kw">pub const </span>TOGGLE_RAM       :u32 =  <span class="number">0x414</span>;<span class="comment">//[0] Write 1 to switch the dma buffer to the other half

</span><span class="doccomment">/// DRS trigger
</span><span class="kw">pub const </span>MT_TRIGGER_MODE            : u32 = <span class="number">0x114</span>; <span class="comment">//1 to use the MT as the source of the trigger


</span><span class="doccomment">/// DRS counters

</span><span class="kw">pub const </span>CNT_SEM_CORRECTION         : u32 = <span class="number">0x140</span>; <span class="comment">//[15:0] Number of Single Event Errors corrected by the scrubber
</span><span class="kw">pub const </span>CNT_SEM_UNCORRECTABLE      : u32 = <span class="number">0x144</span>; <span class="comment">//[19:16] Number of Critical Single Event Errors (uncorrectable by scrubber)
</span><span class="kw">pub const </span>CNT_READOUTS_COMPLETED     : u32 = <span class="number">0x148</span>; <span class="comment">// [31:0] Number of readouts completed since reset
</span><span class="kw">pub const </span>CNT_DMA_READOUTS_COMPLETED : u32 = <span class="number">0x14c</span>; <span class="comment">//[31:0] Number of readouts completed since reset
</span><span class="kw">pub const </span>CNT_LOST_EVENT             : u32 = <span class="number">0x150</span>; <span class="comment">//[31:16] Number of trigger lost due to deadtime
</span><span class="kw">pub const </span>CNT_EVENT                  : u32 = <span class="number">0x154</span>; <span class="comment">//[31:0] Number of triggers received
</span><span class="kw">pub const </span>TRIGGER_RATE               : u32 = <span class="number">0x158</span>; <span class="comment">//[31:0] Rate of triggers in Hz
</span><span class="kw">pub const </span>LOST_TRIGGER_RATE          : u32 = <span class="number">0x15c</span>; <span class="comment">//[31:0]Rate of lost triggers in Hz  
</span><span class="kw">pub const </span>CNT_RESET                  : u32 = <span class="number">0x160</span>; <span class="comment">//[0]Reset the counters

</span><span class="doccomment">/// Device DNA (identifier)
/// it is split in 2 32-bit words, since the whole 
/// thing is 64 bit
</span><span class="kw">pub const </span>DNA_LSBS : u32 = <span class="number">0x80</span>;    <span class="comment">//[31:0]    Device DNA [31:0]
</span><span class="kw">pub const </span>DNA_MSBS : u32 = <span class="number">0x84</span>;    <span class="comment">//[24:0]    Device DNA [56:32]

// FPGA
</span><span class="kw">pub const </span>BOARD_ID : u32 = <span class="number">0xa8</span>;    <span class="comment">//[7:0]	    Board ID Number

// SOFT RESET
</span><span class="kw">pub const </span>SOFT_RESET : u32 = <span class="number">0x70</span>;
<span class="kw">pub const </span>SOFT_RESET_DONE : u32 = <span class="number">0x74</span>;

<span class="comment">// MT EVENT REGISTERS
</span><span class="kw">pub const </span>MT_EVENT_CNT : u32 = <span class="number">0x120</span>;
<span class="kw">pub const </span>MT_TRIG_RATE : u32 = <span class="number">0x124</span>;
<span class="kw">pub const </span>MT_LINK_ID   : u32 = <span class="number">0x104</span>;


<span class="comment">// RB DEADTIME
//
//
</span><span class="doccomment">///DRS_DEADTIME 	0x1e 	0x78 	[15:0] 	r 		Measured last deadtime of the DRS in clock cycles
</span><span class="kw">pub const </span>DRS_DEADTIME : u32 = <span class="number">0x78</span>;
</code></pre></div></section></main></body></html>