/* fase counter */
module fase_counter(clk, rst, past_fase, out_fase);
	input clk, rst;
	input [3:0] past_fase;
	output [3:0] out_fase;
	
	reg [3:0] tmp_out_fase;
	always @(posedge clk or posedge rst)
		if (rst) begin
			out_fase = 4'b0000;
		end else 
		case (past_fase) begin
			4'b0000	:	begin
				tmp_out_fase = 4'b0001;
			end
		end
	endcase
	end
	assign out_fase = tmp_out_fase;
endmodule