$date
	Sat Sep 26 01:01:32 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module demux_1_2_tb $end
$var wire 16 ! y [15:0] $end
$var wire 16 " x [15:0] $end
$var reg 16 # i [15:0] $end
$var reg 1 $ sel $end
$var reg 16 % z [15:0] $end
$scope module demux_1_2 $end
$var wire 16 & i [15:0] $end
$var wire 1 $ sel $end
$var wire 16 ' y [15:0] $end
$var wire 16 ( x [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 (
b0 '
b11 &
b0 %
0$
b11 #
b11 "
b0 !
$end
#5
b0 "
b0 (
b11 !
b11 '
1$
b1 %
#10
b10 %
