# A 64-bit 5 stage pipelined VLIW architecutre is designed and a Verilog HDL model is prepared for the same. This is done in the artial fulfillemnt of the course Computer Architecture.
