# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: D:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/constrs/nuclei-config.xdc

# XDC: D:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/constrs/nuclei-master.xdc

# IP: d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/reset_sys/reset_sys.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==reset_sys || ORIG_REF_NAME==reset_sys} -quiet] -quiet

# IP: d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/mmcm/mmcm.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==mmcm || ORIG_REF_NAME==mmcm} -quiet] -quiet

# XDC: d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/reset_sys/reset_sys_board.xdc
set_property DONT_TOUCH TRUE [get_cells [split [join [get_cells -hier -filter {REF_NAME==reset_sys || ORIG_REF_NAME==reset_sys} -quiet] {/U0 } ]/U0 ] -quiet] -quiet

# XDC: d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/reset_sys/reset_sys.xdc
#dup# set_property DONT_TOUCH TRUE [get_cells [split [join [get_cells -hier -filter {REF_NAME==reset_sys || ORIG_REF_NAME==reset_sys} -quiet] {/U0 } ]/U0 ] -quiet] -quiet

# XDC: d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/mmcm/mmcm_board.xdc
set_property DONT_TOUCH TRUE [get_cells [split [join [get_cells -hier -filter {REF_NAME==mmcm || ORIG_REF_NAME==mmcm} -quiet] {/inst } ]/inst ] -quiet] -quiet

# XDC: d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/mmcm/mmcm.xdc
#dup# set_property DONT_TOUCH TRUE [get_cells [split [join [get_cells -hier -filter {REF_NAME==mmcm || ORIG_REF_NAME==mmcm} -quiet] {/inst } ]/inst ] -quiet] -quiet

# XDC: d:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/mmcm/mmcm_ooc.xdc
