BUFFER_IMPLEMENTATION=RAM
CDS_MODE=UNUSED
COMMON_RX_TX_PLL=OFF
clk_src_is_pll=off
DATA_RATE="200.0 Mbps"
DESERIALIZATION_FACTOR=8
ENABLE_CLOCK_PIN_MODE=UNUSED
ENABLE_DPA_CALIBRATION=ON
ENABLE_DPA_MODE=OFF
ENABLE_SOFT_CDR_MODE=OFF
IMPLEMENT_IN_LES=OFF
INCLOCK_BOOST=0
INCLOCK_DATA_ALIGNMENT=UNUSED
INCLOCK_PERIOD=40000
INCLOCK_PHASE_SHIFT=0
INPUT_DATA_RATE=200
INTENDED_DEVICE_FAMILY="Cyclone V"
LPM_HINT=UNUSED
LPM_TYPE=altlvds_rx
NUMBER_OF_CHANNELS=1
OUTCLOCK_RESOURCE=AUTO
PLL_OPERATION_MODE=NORMAL
PORT_RX_CHANNEL_DATA_ALIGN=PORT_UNUSED
PORT_RX_DATA_ALIGN=PORT_UNUSED
REFCLK_FREQUENCY="25.000000 MHz"
REGISTERED_OUTPUT=ON
RX_ALIGN_DATA_REG=RISING_EDGE
SIM_DPA_OUTPUT_CLOCK_PHASE_SHIFT=0
USE_CORECLOCK_INPUT=OFF
USE_EXTERNAL_PLL=OFF
X_ON_BITSLIP=ON
DEVICE_FAMILY="Cyclone V"
CBX_AUTO_BLACKBOX=ALL
rx_in
rx_inclock
rx_out
rx_outclock
