# 8-bit Up/Down Counter ASIC Design

A complete ASIC design project implementing an 8-bit synchronous up/down counter using standard cell methodology.

## ðŸ“Š Key Results

| Metric | Value |
|--------|-------|
| **Technology** | SAED 90nm (not included) |
| **Frequency** | 1.43 GHz (synthesis) / 910 MHz (verified) |
| **Setup Slack** | +0.05 ns |
| **Hold Slack** | +0.07 ns |
| **Area** | 693 ÂµmÂ² |
| **Cell Count** | 56 cells |
| **DRC/LVS** | Clean âœ… |

## ðŸ—ï¸ Project Structure

```
counter8bit/
â”œâ”€â”€ rtl/                    # Verilog RTL source
â”‚   â””â”€â”€ counter_8bit.v
â”œâ”€â”€ sdc/                    # Timing constraints
â”‚   â””â”€â”€ counter_8bit.sdc
â”œâ”€â”€ dc/                     # Design Compiler
â”‚   â”œâ”€â”€ scripts/
â”‚   â””â”€â”€ reports/
â”œâ”€â”€ pt/                     # PrimeTime
â”‚   â”œâ”€â”€ scripts/
â”‚   â””â”€â”€ reports/
â”œâ”€â”€ icc/                    # IC Compiler
â”‚   â”œâ”€â”€ scripts/
â”‚   â””â”€â”€ reports/
â””â”€â”€ sim/                    # Simulation
    â”œâ”€â”€ counter_8bit_tb.v       # RTL testbench
    â”œâ”€â”€ counter_8bit_gate_tb.v  # Gate-level testbench
    â””â”€â”€ run_*.sh
```

## ðŸ”§ Design Flow

```
RTL â†’ Design Compiler â†’ PrimeTime (ECO) â†’ IC Compiler â†’ Signoff
```

1. **Synthesis (DC):** RTL to gate-level netlist @ 1.43 GHz
2. **Timing Analysis (PT):** ECO fix with 8Ã— NBUFFX2 buffer insertion
3. **Place & Route (ICC):** Floorplan, CTS, Routing
4. **Verification:** DRC/LVS clean, gate-level simulation

## âš™ï¸ Tools Required

- Synopsys Design Compiler
- Synopsys PrimeTime
- Synopsys IC Compiler
- Synopsys VCS (simulation)
- SAED 90nm Standard Cell Library (not included)

## ðŸ“‹ Prerequisites

> âš ï¸ **Note:** This project uses SAED 90nm technology library which is **not included** due to licensing restrictions. You need to obtain the library separately from Synopsys.

Required library files:
- `saed90nm_min.db`, `saed90nm_typ.db`, `saed90nm_max.db`
- `saed90nm.v` (Verilog models)
- TLU+ files for RC extraction
- Milkyway reference library

## ðŸš€ How to Run

```bash
# 1. Synthesis
cd dc && dc_shell -f scripts/counter_dc_script.tcl

# 2. Timing Analysis & ECO
cd pt && pt_shell -f scripts/counter_pt_script.tcl

# 3. Place & Route
cd icc && icc_shell -f scripts/counter_icc_script.tcl

# 4. Simulation
cd sim && ./run_vcs.sh        # RTL sim
cd sim && ./run_gate_vcs.sh   # Gate-level sim
```

## ðŸ“ˆ Verification Results

| Test Level | Clock | Tests | Status |
|------------|-------|-------|--------|
| RTL | 1.43 GHz | 10/10 | âœ… PASS |
| Gate-Level | 910 MHz | 5/5 | âœ… PASS |

## ðŸ“ License

RTL code and scripts are provided for educational purposes.

> **Important:** Technology library files (SAED 90nm) are proprietary to Synopsys and are NOT included in this repository.

## ðŸ‘¤ Author

ASIC Training Project - December 2025
