// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2023 Edgeble AI Technologies Pvt. Ltd.
 *
 * DT-overlay for the Edgeble Neu6B-IO CAM4-IMX415.
 */

/ {
	dvdd_1v1_cam4: dvdd-1v1-cam4-regulator {
		compatible = "regulator-fixed";
		regulator-name = "dvdd_1v1_cam4";
		enable-active-high;
		gpio = <&gpio1 RK_PB1 GPIO_ACTIVE_HIGH>;
		pinctrl-names = "default";
		pinctrl-0 = <&pwdn_gpio_cam4>;
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <1100000>;
		regulator-max-microvolt = <1100000>;
		vin-supply = <&vcc5v0_sys>;
	};

	dovdd_1v8_cam4: dovdd-1v8-cam4-regulator {
		compatible = "regulator-fixed";
		regulator-name = "dovdd_1v8_cam4";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		vin-supply = <&dvdd_1v1_cam4>;
	};

	avdd_2v9_cam4: avdd-2v9-cam4-regulator {
		compatible = "regulator-fixed";
		regulator-name = "avdd_2v9_cam4";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <2900000>;
		regulator-max-microvolt = <2900000>;
		vin-supply = <&dovdd_1v8_cam4>;
	};
};

&pinctrl {
	cam {
		pwdn_gpio_cam4: pwdn-gpio-cam4 {
			rockchip,pins = <1 RK_PB1 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};
};

&i2c5 {
	pinctrl-names = "default";
	pinctrl-0 = <&i2c5m4_xfer>;
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";

	imx415_4: imx415@1a {
		compatible = "sony,imx415";
		reg = <0x1a>;
		clocks = <&cru CLK_MIPI_CAMARAOUT_M4>;
		clock-names = "xvclk";
		pinctrl-names = "default";
		pinctrl-0 = <&mipim0_camera4_clk>;
		power-domains = <&power RK3588_PD_VI>;
		reset-gpios = <&gpio4 RK_PC4 GPIO_ACTIVE_LOW>;
		avdd-supply = <&avdd_2v9_cam4>;
		dovdd-supply = <&dovdd_1v8_cam4>;
		dvdd-supply = <&dvdd_1v1_cam4>;
		rockchip,camera-module-index = <4>;
		rockchip,camera-module-facing = "back";
		rockchip,camera-module-name = "EDGEBLE-CAM4K-A00";
		rockchip,camera-module-lens-name = "DEFAULT";
		port {
			imx415_5_out0: endpoint {
				remote-endpoint = <&mipidphy4_in_ucam0>;
				data-lanes = <1 2>;
			};
		};
	};
};

&csi2_dphy1_hw {
	status = "okay";
};

&csi2_dphy4 {
	status = "okay";

	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <0>;

			mipidphy4_in_ucam0: endpoint@1 {
				reg = <1>;
				remote-endpoint = <&imx415_5_out0>;
				data-lanes = <1 2>;
			};
		};

		port@1 {
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;

			csidphy4_out: endpoint@0 {
				reg = <0>;
				remote-endpoint = <&mipi4_csi2_input>;
			};
		};
	};
};

&mipi4_csi2 {
	status = "okay";

	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <0>;

			mipi4_csi2_input: endpoint@1 {
				reg = <1>;
				remote-endpoint = <&csidphy4_out>;
			};
		};

		port@1 {
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;

			mipi4_csi2_output: endpoint@0 {
				reg = <0>;
				remote-endpoint = <&cif_mipi4_in0>;
			};
		};
	};
};

&rkcif {
	status = "okay";
};

&rkcif_mipi_lvds4 {
	status = "okay";

	port {
		cif_mipi4_in0: endpoint {
			remote-endpoint = <&mipi4_csi2_output>;
		};
	};
};

&rkcif_mipi_lvds4_sditf {
	status = "okay";

	port {
		mipi_lvds4_sditf: endpoint {
			remote-endpoint = <&isp0_vir2>;
		};
	};
};

&rkcif_mmu {
	status = "okay";
};

&rkisp0 {
	status = "okay";
};

&isp0_mmu {
	status = "okay";
};

&rkisp0_vir2 {
	status = "okay";

	port {
		#address-cells = <1>;
		#size-cells = <0>;

		isp0_vir2: endpoint@0 {
			reg = <0>;
			remote-endpoint = <&mipi_lvds4_sditf>;
		};
	};
};
