// Seed: 2494051448
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd37
) (
    input tri0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri _id_3
);
  logic [-1 : id_3] id_5;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 (
    input tri1 id_0,
    output wand id_1,
    input supply0 id_2,
    input wor id_3,
    input uwire id_4,
    output wor id_5,
    output wor id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
endmodule
