<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › ata › sata_sil24.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>sata_sil24.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * sata_sil24.c - Driver for Silicon Image 3124/3132 SATA-2 controllers</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2005  Tejun Heo</span>
<span class="cm"> *</span>
<span class="cm"> * Based on preview driver from Silicon Image.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of the GNU General Public License as published by the</span>
<span class="cm"> * Free Software Foundation; either version 2, or (at your option) any</span>
<span class="cm"> * later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but</span>
<span class="cm"> * WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span>
<span class="cm"> * General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/gfp.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/blkdev.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;scsi/scsi_host.h&gt;</span>
<span class="cp">#include &lt;scsi/scsi_cmnd.h&gt;</span>
<span class="cp">#include &lt;linux/libata.h&gt;</span>

<span class="cp">#define DRV_NAME	&quot;sata_sil24&quot;</span>
<span class="cp">#define DRV_VERSION	&quot;1.1&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * Port request block (PRB) 32 bytes</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">sil24_prb</span> <span class="p">{</span>
	<span class="n">__le16</span>	<span class="n">ctrl</span><span class="p">;</span>
	<span class="n">__le16</span>	<span class="n">prot</span><span class="p">;</span>
	<span class="n">__le32</span>	<span class="n">rx_cnt</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">fis</span><span class="p">[</span><span class="mi">6</span> <span class="o">*</span> <span class="mi">4</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Scatter gather entry (SGE) 16 bytes</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">sil24_sge</span> <span class="p">{</span>
	<span class="n">__le64</span>	<span class="n">addr</span><span class="p">;</span>
	<span class="n">__le32</span>	<span class="n">cnt</span><span class="p">;</span>
	<span class="n">__le32</span>	<span class="n">flags</span><span class="p">;</span>
<span class="p">};</span>


<span class="k">enum</span> <span class="p">{</span>
	<span class="n">SIL24_HOST_BAR</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">SIL24_PORT_BAR</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>

	<span class="cm">/* sil24 fetches in chunks of 64bytes.  The first block</span>
<span class="cm">	 * contains the PRB and two SGEs.  From the second block, it&#39;s</span>
<span class="cm">	 * consisted of four SGEs and called SGT.  Calculate the</span>
<span class="cm">	 * number of SGTs that fit into one page.</span>
<span class="cm">	 */</span>
	<span class="n">SIL24_PRB_SZ</span>		<span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">sil24_prb</span><span class="p">)</span>
				  <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">sil24_sge</span><span class="p">),</span>
	<span class="n">SIL24_MAX_SGT</span>		<span class="o">=</span> <span class="p">(</span><span class="n">PAGE_SIZE</span> <span class="o">-</span> <span class="n">SIL24_PRB_SZ</span><span class="p">)</span>
				  <span class="o">/</span> <span class="p">(</span><span class="mi">4</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">sil24_sge</span><span class="p">)),</span>

	<span class="cm">/* This will give us one unused SGEs for ATA.  This extra SGE</span>
<span class="cm">	 * will be used to store CDB for ATAPI devices.</span>
<span class="cm">	 */</span>
	<span class="n">SIL24_MAX_SGE</span>		<span class="o">=</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">SIL24_MAX_SGT</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span>

	<span class="cm">/*</span>
<span class="cm">	 * Global controller registers (128 bytes @ BAR0)</span>
<span class="cm">	 */</span>
		<span class="cm">/* 32 bit regs */</span>
	<span class="n">HOST_SLOT_STAT</span>		<span class="o">=</span> <span class="mh">0x00</span><span class="p">,</span> <span class="cm">/* 32 bit slot stat * 4 */</span>
	<span class="n">HOST_CTRL</span>		<span class="o">=</span> <span class="mh">0x40</span><span class="p">,</span>
	<span class="n">HOST_IRQ_STAT</span>		<span class="o">=</span> <span class="mh">0x44</span><span class="p">,</span>
	<span class="n">HOST_PHY_CFG</span>		<span class="o">=</span> <span class="mh">0x48</span><span class="p">,</span>
	<span class="n">HOST_BIST_CTRL</span>		<span class="o">=</span> <span class="mh">0x50</span><span class="p">,</span>
	<span class="n">HOST_BIST_PTRN</span>		<span class="o">=</span> <span class="mh">0x54</span><span class="p">,</span>
	<span class="n">HOST_BIST_STAT</span>		<span class="o">=</span> <span class="mh">0x58</span><span class="p">,</span>
	<span class="n">HOST_MEM_BIST_STAT</span>	<span class="o">=</span> <span class="mh">0x5c</span><span class="p">,</span>
	<span class="n">HOST_FLASH_CMD</span>		<span class="o">=</span> <span class="mh">0x70</span><span class="p">,</span>
		<span class="cm">/* 8 bit regs */</span>
	<span class="n">HOST_FLASH_DATA</span>		<span class="o">=</span> <span class="mh">0x74</span><span class="p">,</span>
	<span class="n">HOST_TRANSITION_DETECT</span>	<span class="o">=</span> <span class="mh">0x75</span><span class="p">,</span>
	<span class="n">HOST_GPIO_CTRL</span>		<span class="o">=</span> <span class="mh">0x76</span><span class="p">,</span>
	<span class="n">HOST_I2C_ADDR</span>		<span class="o">=</span> <span class="mh">0x78</span><span class="p">,</span> <span class="cm">/* 32 bit */</span>
	<span class="n">HOST_I2C_DATA</span>		<span class="o">=</span> <span class="mh">0x7c</span><span class="p">,</span>
	<span class="n">HOST_I2C_XFER_CNT</span>	<span class="o">=</span> <span class="mh">0x7e</span><span class="p">,</span>
	<span class="n">HOST_I2C_CTRL</span>		<span class="o">=</span> <span class="mh">0x7f</span><span class="p">,</span>

	<span class="cm">/* HOST_SLOT_STAT bits */</span>
	<span class="n">HOST_SSTAT_ATTN</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">),</span>

	<span class="cm">/* HOST_CTRL bits */</span>
	<span class="n">HOST_CTRL_M66EN</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">),</span> <span class="cm">/* M66EN PCI bus signal */</span>
	<span class="n">HOST_CTRL_TRDY</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">),</span> <span class="cm">/* latched PCI TRDY */</span>
	<span class="n">HOST_CTRL_STOP</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">),</span> <span class="cm">/* latched PCI STOP */</span>
	<span class="n">HOST_CTRL_DEVSEL</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">19</span><span class="p">),</span> <span class="cm">/* latched PCI DEVSEL */</span>
	<span class="n">HOST_CTRL_REQ64</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">),</span> <span class="cm">/* latched PCI REQ64 */</span>
	<span class="n">HOST_CTRL_GLOBAL_RST</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">),</span> <span class="cm">/* global reset */</span>

	<span class="cm">/*</span>
<span class="cm">	 * Port registers</span>
<span class="cm">	 * (8192 bytes @ +0x0000, +0x2000, +0x4000 and +0x6000 @ BAR2)</span>
<span class="cm">	 */</span>
	<span class="n">PORT_REGS_SIZE</span>		<span class="o">=</span> <span class="mh">0x2000</span><span class="p">,</span>

	<span class="n">PORT_LRAM</span>		<span class="o">=</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="cm">/* 31 LRAM slots and PMP regs */</span>
	<span class="n">PORT_LRAM_SLOT_SZ</span>	<span class="o">=</span> <span class="mh">0x0080</span><span class="p">,</span> <span class="cm">/* 32 bytes PRB + 2 SGE, ACT... */</span>

	<span class="n">PORT_PMP</span>		<span class="o">=</span> <span class="mh">0x0f80</span><span class="p">,</span> <span class="cm">/* 8 bytes PMP * 16 (128 bytes) */</span>
	<span class="n">PORT_PMP_STATUS</span>		<span class="o">=</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="cm">/* port device status offset */</span>
	<span class="n">PORT_PMP_QACTIVE</span>	<span class="o">=</span> <span class="mh">0x0004</span><span class="p">,</span> <span class="cm">/* port device QActive offset */</span>
	<span class="n">PORT_PMP_SIZE</span>		<span class="o">=</span> <span class="mh">0x0008</span><span class="p">,</span> <span class="cm">/* 8 bytes per PMP */</span>

		<span class="cm">/* 32 bit regs */</span>
	<span class="n">PORT_CTRL_STAT</span>		<span class="o">=</span> <span class="mh">0x1000</span><span class="p">,</span> <span class="cm">/* write: ctrl-set, read: stat */</span>
	<span class="n">PORT_CTRL_CLR</span>		<span class="o">=</span> <span class="mh">0x1004</span><span class="p">,</span> <span class="cm">/* write: ctrl-clear */</span>
	<span class="n">PORT_IRQ_STAT</span>		<span class="o">=</span> <span class="mh">0x1008</span><span class="p">,</span> <span class="cm">/* high: status, low: interrupt */</span>
	<span class="n">PORT_IRQ_ENABLE_SET</span>	<span class="o">=</span> <span class="mh">0x1010</span><span class="p">,</span> <span class="cm">/* write: enable-set */</span>
	<span class="n">PORT_IRQ_ENABLE_CLR</span>	<span class="o">=</span> <span class="mh">0x1014</span><span class="p">,</span> <span class="cm">/* write: enable-clear */</span>
	<span class="n">PORT_ACTIVATE_UPPER_ADDR</span><span class="o">=</span> <span class="mh">0x101c</span><span class="p">,</span>
	<span class="n">PORT_EXEC_FIFO</span>		<span class="o">=</span> <span class="mh">0x1020</span><span class="p">,</span> <span class="cm">/* command execution fifo */</span>
	<span class="n">PORT_CMD_ERR</span>		<span class="o">=</span> <span class="mh">0x1024</span><span class="p">,</span> <span class="cm">/* command error number */</span>
	<span class="n">PORT_FIS_CFG</span>		<span class="o">=</span> <span class="mh">0x1028</span><span class="p">,</span>
	<span class="n">PORT_FIFO_THRES</span>		<span class="o">=</span> <span class="mh">0x102c</span><span class="p">,</span>
		<span class="cm">/* 16 bit regs */</span>
	<span class="n">PORT_DECODE_ERR_CNT</span>	<span class="o">=</span> <span class="mh">0x1040</span><span class="p">,</span>
	<span class="n">PORT_DECODE_ERR_THRESH</span>	<span class="o">=</span> <span class="mh">0x1042</span><span class="p">,</span>
	<span class="n">PORT_CRC_ERR_CNT</span>	<span class="o">=</span> <span class="mh">0x1044</span><span class="p">,</span>
	<span class="n">PORT_CRC_ERR_THRESH</span>	<span class="o">=</span> <span class="mh">0x1046</span><span class="p">,</span>
	<span class="n">PORT_HSHK_ERR_CNT</span>	<span class="o">=</span> <span class="mh">0x1048</span><span class="p">,</span>
	<span class="n">PORT_HSHK_ERR_THRESH</span>	<span class="o">=</span> <span class="mh">0x104a</span><span class="p">,</span>
		<span class="cm">/* 32 bit regs */</span>
	<span class="n">PORT_PHY_CFG</span>		<span class="o">=</span> <span class="mh">0x1050</span><span class="p">,</span>
	<span class="n">PORT_SLOT_STAT</span>		<span class="o">=</span> <span class="mh">0x1800</span><span class="p">,</span>
	<span class="n">PORT_CMD_ACTIVATE</span>	<span class="o">=</span> <span class="mh">0x1c00</span><span class="p">,</span> <span class="cm">/* 64 bit cmd activate * 31 (248 bytes) */</span>
	<span class="n">PORT_CONTEXT</span>		<span class="o">=</span> <span class="mh">0x1e04</span><span class="p">,</span>
	<span class="n">PORT_EXEC_DIAG</span>		<span class="o">=</span> <span class="mh">0x1e00</span><span class="p">,</span> <span class="cm">/* 32bit exec diag * 16 (64 bytes, 0-10 used on 3124) */</span>
	<span class="n">PORT_PSD_DIAG</span>		<span class="o">=</span> <span class="mh">0x1e40</span><span class="p">,</span> <span class="cm">/* 32bit psd diag * 16 (64 bytes, 0-8 used on 3124) */</span>
	<span class="n">PORT_SCONTROL</span>		<span class="o">=</span> <span class="mh">0x1f00</span><span class="p">,</span>
	<span class="n">PORT_SSTATUS</span>		<span class="o">=</span> <span class="mh">0x1f04</span><span class="p">,</span>
	<span class="n">PORT_SERROR</span>		<span class="o">=</span> <span class="mh">0x1f08</span><span class="p">,</span>
	<span class="n">PORT_SACTIVE</span>		<span class="o">=</span> <span class="mh">0x1f0c</span><span class="p">,</span>

	<span class="cm">/* PORT_CTRL_STAT bits */</span>
	<span class="n">PORT_CS_PORT_RST</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* port reset */</span>
	<span class="n">PORT_CS_DEV_RST</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* device reset */</span>
	<span class="n">PORT_CS_INIT</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* port initialize */</span>
	<span class="n">PORT_CS_IRQ_WOC</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span> <span class="cm">/* interrupt write one to clear */</span>
	<span class="n">PORT_CS_CDB16</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">),</span> <span class="cm">/* 0=12b cdb, 1=16b cdb */</span>
	<span class="n">PORT_CS_PMP_RESUME</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">),</span> <span class="cm">/* PMP resume */</span>
	<span class="n">PORT_CS_32BIT_ACTV</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">),</span> <span class="cm">/* 32-bit activation */</span>
	<span class="n">PORT_CS_PMP_EN</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">13</span><span class="p">),</span> <span class="cm">/* port multiplier enable */</span>
	<span class="n">PORT_CS_RDY</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">),</span> <span class="cm">/* port ready to accept commands */</span>

	<span class="cm">/* PORT_IRQ_STAT/ENABLE_SET/CLR */</span>
	<span class="cm">/* bits[11:0] are masked */</span>
	<span class="n">PORT_IRQ_COMPLETE</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* command(s) completed */</span>
	<span class="n">PORT_IRQ_ERROR</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* command execution error */</span>
	<span class="n">PORT_IRQ_PORTRDY_CHG</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* port ready change */</span>
	<span class="n">PORT_IRQ_PWR_CHG</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span> <span class="cm">/* power management change */</span>
	<span class="n">PORT_IRQ_PHYRDY_CHG</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span> <span class="cm">/* PHY ready change */</span>
	<span class="n">PORT_IRQ_COMWAKE</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">),</span> <span class="cm">/* COMWAKE received */</span>
	<span class="n">PORT_IRQ_UNK_FIS</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">),</span> <span class="cm">/* unknown FIS received */</span>
	<span class="n">PORT_IRQ_DEV_XCHG</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">),</span> <span class="cm">/* device exchanged */</span>
	<span class="n">PORT_IRQ_8B10B</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span> <span class="cm">/* 8b/10b decode error threshold */</span>
	<span class="n">PORT_IRQ_CRC</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">),</span> <span class="cm">/* CRC error threshold */</span>
	<span class="n">PORT_IRQ_HANDSHAKE</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">),</span> <span class="cm">/* handshake error threshold */</span>
	<span class="n">PORT_IRQ_SDB_NOTIFY</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">),</span> <span class="cm">/* SDB notify received */</span>

	<span class="n">DEF_PORT_IRQ</span>		<span class="o">=</span> <span class="n">PORT_IRQ_COMPLETE</span> <span class="o">|</span> <span class="n">PORT_IRQ_ERROR</span> <span class="o">|</span>
				  <span class="n">PORT_IRQ_PHYRDY_CHG</span> <span class="o">|</span> <span class="n">PORT_IRQ_DEV_XCHG</span> <span class="o">|</span>
				  <span class="n">PORT_IRQ_UNK_FIS</span> <span class="o">|</span> <span class="n">PORT_IRQ_SDB_NOTIFY</span><span class="p">,</span>

	<span class="cm">/* bits[27:16] are unmasked (raw) */</span>
	<span class="n">PORT_IRQ_RAW_SHIFT</span>	<span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
	<span class="n">PORT_IRQ_MASKED_MASK</span>	<span class="o">=</span> <span class="mh">0x7ff</span><span class="p">,</span>
	<span class="n">PORT_IRQ_RAW_MASK</span>	<span class="o">=</span> <span class="p">(</span><span class="mh">0x7ff</span> <span class="o">&lt;&lt;</span> <span class="n">PORT_IRQ_RAW_SHIFT</span><span class="p">),</span>

	<span class="cm">/* ENABLE_SET/CLR specific, intr steering - 2 bit field */</span>
	<span class="n">PORT_IRQ_STEER_SHIFT</span>	<span class="o">=</span> <span class="mi">30</span><span class="p">,</span>
	<span class="n">PORT_IRQ_STEER_MASK</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="n">PORT_IRQ_STEER_SHIFT</span><span class="p">),</span>

	<span class="cm">/* PORT_CMD_ERR constants */</span>
	<span class="n">PORT_CERR_DEV</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="cm">/* Error bit in D2H Register FIS */</span>
	<span class="n">PORT_CERR_SDB</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="cm">/* Error bit in SDB FIS */</span>
	<span class="n">PORT_CERR_DATA</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="cm">/* Error in data FIS not detected by dev */</span>
	<span class="n">PORT_CERR_SEND</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* Initial cmd FIS transmission failure */</span>
	<span class="n">PORT_CERR_INCONSISTENT</span>	<span class="o">=</span> <span class="mi">5</span><span class="p">,</span> <span class="cm">/* Protocol mismatch */</span>
	<span class="n">PORT_CERR_DIRECTION</span>	<span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="cm">/* Data direction mismatch */</span>
	<span class="n">PORT_CERR_UNDERRUN</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">,</span> <span class="cm">/* Ran out of SGEs while writing */</span>
	<span class="n">PORT_CERR_OVERRUN</span>	<span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* Ran out of SGEs while reading */</span>
	<span class="n">PORT_CERR_PKT_PROT</span>	<span class="o">=</span> <span class="mi">11</span><span class="p">,</span> <span class="cm">/* DIR invalid in 1st PIO setup of ATAPI */</span>
	<span class="n">PORT_CERR_SGT_BOUNDARY</span>	<span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="cm">/* PLD ecode 00 - SGT not on qword boundary */</span>
	<span class="n">PORT_CERR_SGT_TGTABRT</span>	<span class="o">=</span> <span class="mi">17</span><span class="p">,</span> <span class="cm">/* PLD ecode 01 - target abort */</span>
	<span class="n">PORT_CERR_SGT_MSTABRT</span>	<span class="o">=</span> <span class="mi">18</span><span class="p">,</span> <span class="cm">/* PLD ecode 10 - master abort */</span>
	<span class="n">PORT_CERR_SGT_PCIPERR</span>	<span class="o">=</span> <span class="mi">19</span><span class="p">,</span> <span class="cm">/* PLD ecode 11 - PCI parity err while fetching SGT */</span>
	<span class="n">PORT_CERR_CMD_BOUNDARY</span>	<span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="cm">/* ctrl[15:13] 001 - PRB not on qword boundary */</span>
	<span class="n">PORT_CERR_CMD_TGTABRT</span>	<span class="o">=</span> <span class="mi">25</span><span class="p">,</span> <span class="cm">/* ctrl[15:13] 010 - target abort */</span>
	<span class="n">PORT_CERR_CMD_MSTABRT</span>	<span class="o">=</span> <span class="mi">26</span><span class="p">,</span> <span class="cm">/* ctrl[15:13] 100 - master abort */</span>
	<span class="n">PORT_CERR_CMD_PCIPERR</span>	<span class="o">=</span> <span class="mi">27</span><span class="p">,</span> <span class="cm">/* ctrl[15:13] 110 - PCI parity err while fetching PRB */</span>
	<span class="n">PORT_CERR_XFR_UNDEF</span>	<span class="o">=</span> <span class="mi">32</span><span class="p">,</span> <span class="cm">/* PSD ecode 00 - undefined */</span>
	<span class="n">PORT_CERR_XFR_TGTABRT</span>	<span class="o">=</span> <span class="mi">33</span><span class="p">,</span> <span class="cm">/* PSD ecode 01 - target abort */</span>
	<span class="n">PORT_CERR_XFR_MSTABRT</span>	<span class="o">=</span> <span class="mi">34</span><span class="p">,</span> <span class="cm">/* PSD ecode 10 - master abort */</span>
	<span class="n">PORT_CERR_XFR_PCIPERR</span>	<span class="o">=</span> <span class="mi">35</span><span class="p">,</span> <span class="cm">/* PSD ecode 11 - PCI prity err during transfer */</span>
	<span class="n">PORT_CERR_SENDSERVICE</span>	<span class="o">=</span> <span class="mi">36</span><span class="p">,</span> <span class="cm">/* FIS received while sending service */</span>

	<span class="cm">/* bits of PRB control field */</span>
	<span class="n">PRB_CTRL_PROTOCOL</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* override def. ATA protocol */</span>
	<span class="n">PRB_CTRL_PACKET_READ</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span> <span class="cm">/* PACKET cmd read */</span>
	<span class="n">PRB_CTRL_PACKET_WRITE</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">),</span> <span class="cm">/* PACKET cmd write */</span>
	<span class="n">PRB_CTRL_NIEN</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">),</span> <span class="cm">/* Mask completion irq */</span>
	<span class="n">PRB_CTRL_SRST</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">),</span> <span class="cm">/* Soft reset request (ign BSY?) */</span>

	<span class="cm">/* PRB protocol field */</span>
	<span class="n">PRB_PROT_PACKET</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">PRB_PROT_TCQ</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">PRB_PROT_NCQ</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
	<span class="n">PRB_PROT_READ</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>
	<span class="n">PRB_PROT_WRITE</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">PRB_PROT_TRANSPARENT</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">),</span>

	<span class="cm">/*</span>
<span class="cm">	 * Other constants</span>
<span class="cm">	 */</span>
	<span class="n">SGE_TRM</span>			<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">),</span> <span class="cm">/* Last SGE in chain */</span>
	<span class="n">SGE_LNK</span>			<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">),</span> <span class="cm">/* linked list</span>
<span class="cm">						Points to SGT, not SGE */</span>
	<span class="n">SGE_DRD</span>			<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">29</span><span class="p">),</span> <span class="cm">/* discard data read (/dev/null)</span>
<span class="cm">						data address ignored */</span>

	<span class="n">SIL24_MAX_CMDS</span>		<span class="o">=</span> <span class="mi">31</span><span class="p">,</span>

	<span class="cm">/* board id */</span>
	<span class="n">BID_SIL3124</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">BID_SIL3132</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">BID_SIL3131</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>

	<span class="cm">/* host flags */</span>
	<span class="n">SIL24_COMMON_FLAGS</span>	<span class="o">=</span> <span class="n">ATA_FLAG_SATA</span> <span class="o">|</span> <span class="n">ATA_FLAG_PIO_DMA</span> <span class="o">|</span>
				  <span class="n">ATA_FLAG_NCQ</span> <span class="o">|</span> <span class="n">ATA_FLAG_ACPI_SATA</span> <span class="o">|</span>
				  <span class="n">ATA_FLAG_AN</span> <span class="o">|</span> <span class="n">ATA_FLAG_PMP</span><span class="p">,</span>
	<span class="n">SIL24_FLAG_PCIX_IRQ_WOC</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">),</span> <span class="cm">/* IRQ loss errata on PCI-X */</span>

	<span class="n">IRQ_STAT_4PORTS</span>		<span class="o">=</span> <span class="mh">0xf</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">sil24_ata_block</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">sil24_prb</span> <span class="n">prb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sil24_sge</span> <span class="n">sge</span><span class="p">[</span><span class="n">SIL24_MAX_SGE</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">sil24_atapi_block</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">sil24_prb</span> <span class="n">prb</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cdb</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">sil24_sge</span> <span class="n">sge</span><span class="p">[</span><span class="n">SIL24_MAX_SGE</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">sil24_cmd_block</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">sil24_ata_block</span> <span class="n">ata</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sil24_atapi_block</span> <span class="n">atapi</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">sil24_cerr_info</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">err_mask</span><span class="p">,</span> <span class="n">action</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">desc</span><span class="p">;</span>
<span class="p">}</span> <span class="n">sil24_cerr_db</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span>			<span class="o">=</span> <span class="p">{</span> <span class="n">AC_ERR_DEV</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
				    <span class="s">&quot;device error&quot;</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PORT_CERR_DEV</span><span class="p">]</span>		<span class="o">=</span> <span class="p">{</span> <span class="n">AC_ERR_DEV</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
				    <span class="s">&quot;device error via D2H FIS&quot;</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PORT_CERR_SDB</span><span class="p">]</span>		<span class="o">=</span> <span class="p">{</span> <span class="n">AC_ERR_DEV</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
				    <span class="s">&quot;device error via SDB FIS&quot;</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PORT_CERR_DATA</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span> <span class="n">AC_ERR_ATA_BUS</span><span class="p">,</span> <span class="n">ATA_EH_RESET</span><span class="p">,</span>
				    <span class="s">&quot;error in data FIS&quot;</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PORT_CERR_SEND</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span> <span class="n">AC_ERR_ATA_BUS</span><span class="p">,</span> <span class="n">ATA_EH_RESET</span><span class="p">,</span>
				    <span class="s">&quot;failed to transmit command FIS&quot;</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PORT_CERR_INCONSISTENT</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">AC_ERR_HSM</span><span class="p">,</span> <span class="n">ATA_EH_RESET</span><span class="p">,</span>
				     <span class="s">&quot;protocol mismatch&quot;</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PORT_CERR_DIRECTION</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span> <span class="n">AC_ERR_HSM</span><span class="p">,</span> <span class="n">ATA_EH_RESET</span><span class="p">,</span>
				    <span class="s">&quot;data directon mismatch&quot;</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PORT_CERR_UNDERRUN</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span> <span class="n">AC_ERR_HSM</span><span class="p">,</span> <span class="n">ATA_EH_RESET</span><span class="p">,</span>
				    <span class="s">&quot;ran out of SGEs while writing&quot;</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PORT_CERR_OVERRUN</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span> <span class="n">AC_ERR_HSM</span><span class="p">,</span> <span class="n">ATA_EH_RESET</span><span class="p">,</span>
				    <span class="s">&quot;ran out of SGEs while reading&quot;</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PORT_CERR_PKT_PROT</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span> <span class="n">AC_ERR_HSM</span><span class="p">,</span> <span class="n">ATA_EH_RESET</span><span class="p">,</span>
				    <span class="s">&quot;invalid data directon for ATAPI CDB&quot;</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PORT_CERR_SGT_BOUNDARY</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">AC_ERR_SYSTEM</span><span class="p">,</span> <span class="n">ATA_EH_RESET</span><span class="p">,</span>
				     <span class="s">&quot;SGT not on qword boundary&quot;</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PORT_CERR_SGT_TGTABRT</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span> <span class="n">AC_ERR_HOST_BUS</span><span class="p">,</span> <span class="n">ATA_EH_RESET</span><span class="p">,</span>
				    <span class="s">&quot;PCI target abort while fetching SGT&quot;</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PORT_CERR_SGT_MSTABRT</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span> <span class="n">AC_ERR_HOST_BUS</span><span class="p">,</span> <span class="n">ATA_EH_RESET</span><span class="p">,</span>
				    <span class="s">&quot;PCI master abort while fetching SGT&quot;</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PORT_CERR_SGT_PCIPERR</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span> <span class="n">AC_ERR_HOST_BUS</span><span class="p">,</span> <span class="n">ATA_EH_RESET</span><span class="p">,</span>
				    <span class="s">&quot;PCI parity error while fetching SGT&quot;</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PORT_CERR_CMD_BOUNDARY</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">AC_ERR_SYSTEM</span><span class="p">,</span> <span class="n">ATA_EH_RESET</span><span class="p">,</span>
				     <span class="s">&quot;PRB not on qword boundary&quot;</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PORT_CERR_CMD_TGTABRT</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span> <span class="n">AC_ERR_HOST_BUS</span><span class="p">,</span> <span class="n">ATA_EH_RESET</span><span class="p">,</span>
				    <span class="s">&quot;PCI target abort while fetching PRB&quot;</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PORT_CERR_CMD_MSTABRT</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span> <span class="n">AC_ERR_HOST_BUS</span><span class="p">,</span> <span class="n">ATA_EH_RESET</span><span class="p">,</span>
				    <span class="s">&quot;PCI master abort while fetching PRB&quot;</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PORT_CERR_CMD_PCIPERR</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span> <span class="n">AC_ERR_HOST_BUS</span><span class="p">,</span> <span class="n">ATA_EH_RESET</span><span class="p">,</span>
				    <span class="s">&quot;PCI parity error while fetching PRB&quot;</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PORT_CERR_XFR_UNDEF</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span> <span class="n">AC_ERR_HOST_BUS</span><span class="p">,</span> <span class="n">ATA_EH_RESET</span><span class="p">,</span>
				    <span class="s">&quot;undefined error while transferring data&quot;</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PORT_CERR_XFR_TGTABRT</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span> <span class="n">AC_ERR_HOST_BUS</span><span class="p">,</span> <span class="n">ATA_EH_RESET</span><span class="p">,</span>
				    <span class="s">&quot;PCI target abort while transferring data&quot;</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PORT_CERR_XFR_MSTABRT</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span> <span class="n">AC_ERR_HOST_BUS</span><span class="p">,</span> <span class="n">ATA_EH_RESET</span><span class="p">,</span>
				    <span class="s">&quot;PCI master abort while transferring data&quot;</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PORT_CERR_XFR_PCIPERR</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span> <span class="n">AC_ERR_HOST_BUS</span><span class="p">,</span> <span class="n">ATA_EH_RESET</span><span class="p">,</span>
				    <span class="s">&quot;PCI parity error while transferring data&quot;</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PORT_CERR_SENDSERVICE</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span> <span class="n">AC_ERR_HSM</span><span class="p">,</span> <span class="n">ATA_EH_RESET</span><span class="p">,</span>
				    <span class="s">&quot;FIS received while sending service FIS&quot;</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * ap-&gt;private_data</span>
<span class="cm"> *</span>
<span class="cm"> * The preview driver always returned 0 for status.  We emulate it</span>
<span class="cm"> * here from the previous interrupt.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">sil24_port_priv</span> <span class="p">{</span>
	<span class="k">union</span> <span class="n">sil24_cmd_block</span> <span class="o">*</span><span class="n">cmd_block</span><span class="p">;</span>	<span class="cm">/* 32 cmd blocks */</span>
	<span class="n">dma_addr_t</span> <span class="n">cmd_block_dma</span><span class="p">;</span>		<span class="cm">/* DMA base addr for them */</span>
	<span class="kt">int</span> <span class="n">do_port_rst</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">sil24_dev_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">sil24_scr_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">sc_reg</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">val</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">sil24_scr_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">sc_reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">sil24_qc_defer</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">sil24_qc_prep</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sil24_qc_issue</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">);</span>
<span class="k">static</span> <span class="n">bool</span> <span class="n">sil24_qc_fill_rtf</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">sil24_pmp_attach</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">sil24_pmp_detach</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">sil24_freeze</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">sil24_thaw</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">sil24_softreset</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">class</span><span class="p">,</span>
			   <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">deadline</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">sil24_hardreset</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">class</span><span class="p">,</span>
			   <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">deadline</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">sil24_pmp_hardreset</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">class</span><span class="p">,</span>
			       <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">deadline</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">sil24_error_handler</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">sil24_post_internal_cmd</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">sil24_port_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">sil24_init_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">ent</span><span class="p">);</span>
<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">sil24_pci_device_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">sil24_port_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="n">sil24_pci_tbl</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">CMD</span><span class="p">,</span> <span class="mh">0x3124</span><span class="p">),</span> <span class="n">BID_SIL3124</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">INTEL</span><span class="p">,</span> <span class="mh">0x3124</span><span class="p">),</span> <span class="n">BID_SIL3124</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">CMD</span><span class="p">,</span> <span class="mh">0x3132</span><span class="p">),</span> <span class="n">BID_SIL3132</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">CMD</span><span class="p">,</span> <span class="mh">0x0242</span><span class="p">),</span> <span class="n">BID_SIL3132</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">CMD</span><span class="p">,</span> <span class="mh">0x0244</span><span class="p">),</span> <span class="n">BID_SIL3132</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">CMD</span><span class="p">,</span> <span class="mh">0x3131</span><span class="p">),</span> <span class="n">BID_SIL3131</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">CMD</span><span class="p">,</span> <span class="mh">0x3531</span><span class="p">),</span> <span class="n">BID_SIL3131</span> <span class="p">},</span>

	<span class="p">{</span> <span class="p">}</span> <span class="cm">/* terminate list */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">sil24_pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>		<span class="o">=</span> <span class="n">sil24_pci_tbl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span>			<span class="o">=</span> <span class="n">sil24_init_one</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>			<span class="o">=</span> <span class="n">ata_pci_remove_one</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_PM</span>
	<span class="p">.</span><span class="n">suspend</span>		<span class="o">=</span> <span class="n">ata_pci_device_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>			<span class="o">=</span> <span class="n">sil24_pci_device_resume</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">scsi_host_template</span> <span class="n">sil24_sht</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">ATA_NCQ_SHT</span><span class="p">(</span><span class="n">DRV_NAME</span><span class="p">),</span>
	<span class="p">.</span><span class="n">can_queue</span>		<span class="o">=</span> <span class="n">SIL24_MAX_CMDS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sg_tablesize</span>		<span class="o">=</span> <span class="n">SIL24_MAX_SGE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_boundary</span>		<span class="o">=</span> <span class="n">ATA_DMA_BOUNDARY</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ata_port_operations</span> <span class="n">sil24_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">inherits</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sata_pmp_port_ops</span><span class="p">,</span>

	<span class="p">.</span><span class="n">qc_defer</span>		<span class="o">=</span> <span class="n">sil24_qc_defer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">qc_prep</span>		<span class="o">=</span> <span class="n">sil24_qc_prep</span><span class="p">,</span>
	<span class="p">.</span><span class="n">qc_issue</span>		<span class="o">=</span> <span class="n">sil24_qc_issue</span><span class="p">,</span>
	<span class="p">.</span><span class="n">qc_fill_rtf</span>		<span class="o">=</span> <span class="n">sil24_qc_fill_rtf</span><span class="p">,</span>

	<span class="p">.</span><span class="n">freeze</span>			<span class="o">=</span> <span class="n">sil24_freeze</span><span class="p">,</span>
	<span class="p">.</span><span class="n">thaw</span>			<span class="o">=</span> <span class="n">sil24_thaw</span><span class="p">,</span>
	<span class="p">.</span><span class="n">softreset</span>		<span class="o">=</span> <span class="n">sil24_softreset</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hardreset</span>		<span class="o">=</span> <span class="n">sil24_hardreset</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmp_softreset</span>		<span class="o">=</span> <span class="n">sil24_softreset</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmp_hardreset</span>		<span class="o">=</span> <span class="n">sil24_pmp_hardreset</span><span class="p">,</span>
	<span class="p">.</span><span class="n">error_handler</span>		<span class="o">=</span> <span class="n">sil24_error_handler</span><span class="p">,</span>
	<span class="p">.</span><span class="n">post_internal_cmd</span>	<span class="o">=</span> <span class="n">sil24_post_internal_cmd</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev_config</span>		<span class="o">=</span> <span class="n">sil24_dev_config</span><span class="p">,</span>

	<span class="p">.</span><span class="n">scr_read</span>		<span class="o">=</span> <span class="n">sil24_scr_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scr_write</span>		<span class="o">=</span> <span class="n">sil24_scr_write</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmp_attach</span>		<span class="o">=</span> <span class="n">sil24_pmp_attach</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmp_detach</span>		<span class="o">=</span> <span class="n">sil24_pmp_detach</span><span class="p">,</span>

	<span class="p">.</span><span class="n">port_start</span>		<span class="o">=</span> <span class="n">sil24_port_start</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_PM</span>
	<span class="p">.</span><span class="n">port_resume</span>		<span class="o">=</span> <span class="n">sil24_port_resume</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">bool</span> <span class="n">sata_sil24_msi</span><span class="p">;</span>    <span class="cm">/* Disable MSI */</span>
<span class="n">module_param_named</span><span class="p">(</span><span class="n">msi</span><span class="p">,</span> <span class="n">sata_sil24_msi</span><span class="p">,</span> <span class="n">bool</span><span class="p">,</span> <span class="n">S_IRUGO</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">msi</span><span class="p">,</span> <span class="s">&quot;Enable MSI (Default: false)&quot;</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Use bits 30-31 of port_flags to encode available port numbers.</span>
<span class="cm"> * Current maxium is 4.</span>
<span class="cm"> */</span>
<span class="cp">#define SIL24_NPORTS2FLAG(nports)	((((unsigned)(nports) - 1) &amp; 0x3) &lt;&lt; 30)</span>
<span class="cp">#define SIL24_FLAG2NPORTS(flag)		((((flag) &gt;&gt; 30) &amp; 0x3) + 1)</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">sil24_port_info</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* sil_3124 */</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">SIL24_COMMON_FLAGS</span> <span class="o">|</span> <span class="n">SIL24_NPORTS2FLAG</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
				  <span class="n">SIL24_FLAG_PCIX_IRQ_WOC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span>	<span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">udma_mask</span>	<span class="o">=</span> <span class="n">ATA_UDMA5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sil24_ops</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="cm">/* sil_3132 */</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">SIL24_COMMON_FLAGS</span> <span class="o">|</span> <span class="n">SIL24_NPORTS2FLAG</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span>
		<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span>	<span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">udma_mask</span>	<span class="o">=</span> <span class="n">ATA_UDMA5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sil24_ops</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="cm">/* sil_3131/sil_3531 */</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">SIL24_COMMON_FLAGS</span> <span class="o">|</span> <span class="n">SIL24_NPORTS2FLAG</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span>
		<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span>	<span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">udma_mask</span>	<span class="o">=</span> <span class="n">ATA_UDMA5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sil24_ops</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sil24_tag</span><span class="p">(</span><span class="kt">int</span> <span class="n">tag</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">ata_tag_internal</span><span class="p">(</span><span class="n">tag</span><span class="p">)))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">tag</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">sil24_port_offset</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span> <span class="o">*</span> <span class="n">PORT_REGS_SIZE</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="nf">sil24_port_base</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span><span class="p">[</span><span class="n">SIL24_PORT_BAR</span><span class="p">]</span> <span class="o">+</span> <span class="n">sil24_port_offset</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sil24_dev_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">port</span> <span class="o">=</span> <span class="n">sil24_port_base</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">cdb_len</span> <span class="o">==</span> <span class="mi">16</span><span class="p">)</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">PORT_CS_CDB16</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_CTRL_STAT</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">PORT_CS_CDB16</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_CTRL_CLR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sil24_read_tf</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="kt">int</span> <span class="n">tag</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_taskfile</span> <span class="o">*</span><span class="n">tf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">port</span> <span class="o">=</span> <span class="n">sil24_port_base</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">sil24_prb</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">prb</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">fis</span><span class="p">[</span><span class="mi">6</span> <span class="o">*</span> <span class="mi">4</span><span class="p">];</span>

	<span class="n">prb</span> <span class="o">=</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_LRAM</span> <span class="o">+</span> <span class="n">sil24_tag</span><span class="p">(</span><span class="n">tag</span><span class="p">)</span> <span class="o">*</span> <span class="n">PORT_LRAM_SLOT_SZ</span><span class="p">;</span>
	<span class="n">memcpy_fromio</span><span class="p">(</span><span class="n">fis</span><span class="p">,</span> <span class="n">prb</span><span class="o">-&gt;</span><span class="n">fis</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">fis</span><span class="p">));</span>
	<span class="n">ata_tf_from_fis</span><span class="p">(</span><span class="n">fis</span><span class="p">,</span> <span class="n">tf</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">sil24_scr_map</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">SCR_CONTROL</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">[</span><span class="n">SCR_STATUS</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">SCR_ERROR</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">[</span><span class="n">SCR_ACTIVE</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sil24_scr_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">sc_reg</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">scr_addr</span> <span class="o">=</span> <span class="n">sil24_port_base</span><span class="p">(</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">)</span> <span class="o">+</span> <span class="n">PORT_SCONTROL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sc_reg</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sil24_scr_map</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span><span class="p">;</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="n">scr_addr</span> <span class="o">+</span> <span class="n">sil24_scr_map</span><span class="p">[</span><span class="n">sc_reg</span><span class="p">]</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">scr_addr</span> <span class="o">+</span> <span class="n">sil24_scr_map</span><span class="p">[</span><span class="n">sc_reg</span><span class="p">]</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sil24_scr_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">sc_reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">scr_addr</span> <span class="o">=</span> <span class="n">sil24_port_base</span><span class="p">(</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">)</span> <span class="o">+</span> <span class="n">PORT_SCONTROL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sc_reg</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sil24_scr_map</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span><span class="p">;</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="n">scr_addr</span> <span class="o">+</span> <span class="n">sil24_scr_map</span><span class="p">[</span><span class="n">sc_reg</span><span class="p">]</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">scr_addr</span> <span class="o">+</span> <span class="n">sil24_scr_map</span><span class="p">[</span><span class="n">sc_reg</span><span class="p">]</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sil24_config_port</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">port</span> <span class="o">=</span> <span class="n">sil24_port_base</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>

	<span class="cm">/* configure IRQ WoC */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">SIL24_FLAG_PCIX_IRQ_WOC</span><span class="p">)</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">PORT_CS_IRQ_WOC</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_CTRL_STAT</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">PORT_CS_IRQ_WOC</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_CTRL_CLR</span><span class="p">);</span>

	<span class="cm">/* zero error counters. */</span>
	<span class="n">writew</span><span class="p">(</span><span class="mh">0x8000</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_DECODE_ERR_THRESH</span><span class="p">);</span>
	<span class="n">writew</span><span class="p">(</span><span class="mh">0x8000</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_CRC_ERR_THRESH</span><span class="p">);</span>
	<span class="n">writew</span><span class="p">(</span><span class="mh">0x8000</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_HSHK_ERR_THRESH</span><span class="p">);</span>
	<span class="n">writew</span><span class="p">(</span><span class="mh">0x0000</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_DECODE_ERR_CNT</span><span class="p">);</span>
	<span class="n">writew</span><span class="p">(</span><span class="mh">0x0000</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_CRC_ERR_CNT</span><span class="p">);</span>
	<span class="n">writew</span><span class="p">(</span><span class="mh">0x0000</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_HSHK_ERR_CNT</span><span class="p">);</span>

	<span class="cm">/* always use 64bit activation */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">PORT_CS_32BIT_ACTV</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_CTRL_CLR</span><span class="p">);</span>

	<span class="cm">/* clear port multiplier enable and resume bits */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">PORT_CS_PMP_EN</span> <span class="o">|</span> <span class="n">PORT_CS_PMP_RESUME</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_CTRL_CLR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sil24_config_pmp</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="kt">int</span> <span class="n">attached</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">port</span> <span class="o">=</span> <span class="n">sil24_port_base</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">attached</span><span class="p">)</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">PORT_CS_PMP_EN</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_CTRL_STAT</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">PORT_CS_PMP_EN</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_CTRL_CLR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sil24_clear_pmp</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">port</span> <span class="o">=</span> <span class="n">sil24_port_base</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">PORT_CS_PMP_RESUME</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_CTRL_CLR</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">SATA_PMP_MAX_PORTS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">pmp_base</span> <span class="o">=</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_PMP</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="n">PORT_PMP_SIZE</span><span class="p">;</span>

		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">pmp_base</span> <span class="o">+</span> <span class="n">PORT_PMP_STATUS</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">pmp_base</span> <span class="o">+</span> <span class="n">PORT_PMP_QACTIVE</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sil24_init_port</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">port</span> <span class="o">=</span> <span class="n">sil24_port_base</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">sil24_port_priv</span> <span class="o">*</span><span class="n">pp</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* clear PMP error status */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sata_pmp_attached</span><span class="p">(</span><span class="n">ap</span><span class="p">))</span>
		<span class="n">sil24_clear_pmp</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">PORT_CS_INIT</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_CTRL_STAT</span><span class="p">);</span>
	<span class="n">ata_wait_register</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_CTRL_STAT</span><span class="p">,</span>
			  <span class="n">PORT_CS_INIT</span><span class="p">,</span> <span class="n">PORT_CS_INIT</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">100</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">ata_wait_register</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_CTRL_STAT</span><span class="p">,</span>
				<span class="n">PORT_CS_RDY</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">100</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">PORT_CS_INIT</span> <span class="o">|</span> <span class="n">PORT_CS_RDY</span><span class="p">))</span> <span class="o">!=</span> <span class="n">PORT_CS_RDY</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pp</span><span class="o">-&gt;</span><span class="n">do_port_rst</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">.</span><span class="n">eh_context</span><span class="p">.</span><span class="n">i</span><span class="p">.</span><span class="n">action</span> <span class="o">|=</span> <span class="n">ATA_EH_RESET</span><span class="p">;</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sil24_exec_polled_cmd</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pmp</span><span class="p">,</span>
				 <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_taskfile</span> <span class="o">*</span><span class="n">tf</span><span class="p">,</span>
				 <span class="kt">int</span> <span class="n">is_cmd</span><span class="p">,</span> <span class="n">u32</span> <span class="n">ctrl</span><span class="p">,</span>
				 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">timeout_msec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">port</span> <span class="o">=</span> <span class="n">sil24_port_base</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">sil24_port_priv</span> <span class="o">*</span><span class="n">pp</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sil24_prb</span> <span class="o">*</span><span class="n">prb</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">cmd_block</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">ata</span><span class="p">.</span><span class="n">prb</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">paddr</span> <span class="o">=</span> <span class="n">pp</span><span class="o">-&gt;</span><span class="n">cmd_block_dma</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">irq_enabled</span><span class="p">,</span> <span class="n">irq_mask</span><span class="p">,</span> <span class="n">irq_stat</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">prb</span><span class="o">-&gt;</span><span class="n">ctrl</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">ctrl</span><span class="p">);</span>
	<span class="n">ata_tf_to_fis</span><span class="p">(</span><span class="n">tf</span><span class="p">,</span> <span class="n">pmp</span><span class="p">,</span> <span class="n">is_cmd</span><span class="p">,</span> <span class="n">prb</span><span class="o">-&gt;</span><span class="n">fis</span><span class="p">);</span>

	<span class="cm">/* temporarily plug completion and error interrupts */</span>
	<span class="n">irq_enabled</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">port</span> <span class="o">+</span> <span class="n">PORT_IRQ_ENABLE_SET</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">PORT_IRQ_COMPLETE</span> <span class="o">|</span> <span class="n">PORT_IRQ_ERROR</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_IRQ_ENABLE_CLR</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * The barrier is required to ensure that writes to cmd_block reach</span>
<span class="cm">	 * the memory before the write to PORT_CMD_ACTIVATE.</span>
<span class="cm">	 */</span>
	<span class="n">wmb</span><span class="p">();</span>
	<span class="n">writel</span><span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">paddr</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_CMD_ACTIVATE</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">((</span><span class="n">u64</span><span class="p">)</span><span class="n">paddr</span> <span class="o">&gt;&gt;</span> <span class="mi">32</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_CMD_ACTIVATE</span> <span class="o">+</span> <span class="mi">4</span><span class="p">);</span>

	<span class="n">irq_mask</span> <span class="o">=</span> <span class="p">(</span><span class="n">PORT_IRQ_COMPLETE</span> <span class="o">|</span> <span class="n">PORT_IRQ_ERROR</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">PORT_IRQ_RAW_SHIFT</span><span class="p">;</span>
	<span class="n">irq_stat</span> <span class="o">=</span> <span class="n">ata_wait_register</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_IRQ_STAT</span><span class="p">,</span> <span class="n">irq_mask</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span>
				     <span class="mi">10</span><span class="p">,</span> <span class="n">timeout_msec</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">irq_mask</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_IRQ_STAT</span><span class="p">);</span> <span class="cm">/* clear IRQs */</span>
	<span class="n">irq_stat</span> <span class="o">&gt;&gt;=</span> <span class="n">PORT_IRQ_RAW_SHIFT</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq_stat</span> <span class="o">&amp;</span> <span class="n">PORT_IRQ_COMPLETE</span><span class="p">)</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* force port into known state */</span>
		<span class="n">sil24_init_port</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">irq_stat</span> <span class="o">&amp;</span> <span class="n">PORT_IRQ_ERROR</span><span class="p">)</span>
			<span class="n">rc</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">rc</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* restore IRQ enabled */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">irq_enabled</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_IRQ_ENABLE_SET</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sil24_softreset</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">class</span><span class="p">,</span>
			   <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">deadline</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">pmp</span> <span class="o">=</span> <span class="n">sata_srst_pmp</span><span class="p">(</span><span class="n">link</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">timeout_msec</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_taskfile</span> <span class="n">tf</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">reason</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;ENTER</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* put the port into known state */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sil24_init_port</span><span class="p">(</span><span class="n">ap</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">reason</span> <span class="o">=</span> <span class="s">&quot;port not ready&quot;</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* do SRST */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">time_after</span><span class="p">(</span><span class="n">deadline</span><span class="p">,</span> <span class="n">jiffies</span><span class="p">))</span>
		<span class="n">timeout_msec</span> <span class="o">=</span> <span class="n">jiffies_to_msecs</span><span class="p">(</span><span class="n">deadline</span> <span class="o">-</span> <span class="n">jiffies</span><span class="p">);</span>

	<span class="n">ata_tf_init</span><span class="p">(</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tf</span><span class="p">);</span>	<span class="cm">/* doesn&#39;t really matter */</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">sil24_exec_polled_cmd</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">pmp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tf</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PRB_CTRL_SRST</span><span class="p">,</span>
				   <span class="n">timeout_msec</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span> <span class="o">==</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reason</span> <span class="o">=</span> <span class="s">&quot;timeout&quot;</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reason</span> <span class="o">=</span> <span class="s">&quot;SRST command error&quot;</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">sil24_read_tf</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tf</span><span class="p">);</span>
	<span class="o">*</span><span class="n">class</span> <span class="o">=</span> <span class="n">ata_dev_classify</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tf</span><span class="p">);</span>

	<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;EXIT, class=%u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="o">*</span><span class="n">class</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

 <span class="nl">err:</span>
	<span class="n">ata_link_err</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="s">&quot;softreset failed (%s)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">reason</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sil24_hardreset</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">class</span><span class="p">,</span>
			   <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">deadline</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">port</span> <span class="o">=</span> <span class="n">sil24_port_base</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">sil24_port_priv</span> <span class="o">*</span><span class="n">pp</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">did_port_rst</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">reason</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">tout_msec</span><span class="p">,</span> <span class="n">rc</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

 <span class="nl">retry:</span>
	<span class="cm">/* Sometimes, DEV_RST is not enough to recover the controller.</span>
<span class="cm">	 * This happens often after PM DMA CS errata.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">do_port_rst</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ata_port_warn</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span>
			      <span class="s">&quot;controller in dubious state, performing PORT_RST</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="n">writel</span><span class="p">(</span><span class="n">PORT_CS_PORT_RST</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_CTRL_STAT</span><span class="p">);</span>
		<span class="n">ata_msleep</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">PORT_CS_PORT_RST</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_CTRL_CLR</span><span class="p">);</span>
		<span class="n">ata_wait_register</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_CTRL_STAT</span><span class="p">,</span> <span class="n">PORT_CS_RDY</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
				  <span class="mi">10</span><span class="p">,</span> <span class="mi">5000</span><span class="p">);</span>

		<span class="cm">/* restore port configuration */</span>
		<span class="n">sil24_config_port</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
		<span class="n">sil24_config_pmp</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">nr_pmp_links</span><span class="p">);</span>

		<span class="n">pp</span><span class="o">-&gt;</span><span class="n">do_port_rst</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">did_port_rst</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* sil24 does the right thing(tm) without any protection */</span>
	<span class="n">sata_set_spd</span><span class="p">(</span><span class="n">link</span><span class="p">);</span>

	<span class="n">tout_msec</span> <span class="o">=</span> <span class="mi">100</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ata_link_online</span><span class="p">(</span><span class="n">link</span><span class="p">))</span>
		<span class="n">tout_msec</span> <span class="o">=</span> <span class="mi">5000</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">PORT_CS_DEV_RST</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_CTRL_STAT</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">ata_wait_register</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_CTRL_STAT</span><span class="p">,</span>
				<span class="n">PORT_CS_DEV_RST</span><span class="p">,</span> <span class="n">PORT_CS_DEV_RST</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span>
				<span class="n">tout_msec</span><span class="p">);</span>

	<span class="cm">/* SStatus oscillates between zero and valid status after</span>
<span class="cm">	 * DEV_RST, debounce it.</span>
<span class="cm">	 */</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">sata_link_debounce</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="n">sata_deb_timing_long</span><span class="p">,</span> <span class="n">deadline</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reason</span> <span class="o">=</span> <span class="s">&quot;PHY debouncing failed&quot;</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">PORT_CS_DEV_RST</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ata_link_offline</span><span class="p">(</span><span class="n">link</span><span class="p">))</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">reason</span> <span class="o">=</span> <span class="s">&quot;link not ready&quot;</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Sil24 doesn&#39;t store signature FIS after hardreset, so we</span>
<span class="cm">	 * can&#39;t wait for BSY to clear.  Some devices take a long time</span>
<span class="cm">	 * to get ready and those devices will choke if we don&#39;t wait</span>
<span class="cm">	 * for BSY clearance here.  Tell libata to perform follow-up</span>
<span class="cm">	 * softreset.</span>
<span class="cm">	 */</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>

 <span class="nl">err:</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">did_port_rst</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pp</span><span class="o">-&gt;</span><span class="n">do_port_rst</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">retry</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ata_link_err</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="s">&quot;hardreset failed (%s)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">reason</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">sil24_fill_sg</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">sil24_sge</span> <span class="o">*</span><span class="n">sge</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="n">sg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sil24_sge</span> <span class="o">*</span><span class="n">last_sge</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">si</span><span class="p">;</span>

	<span class="n">for_each_sg</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">,</span> <span class="n">sg</span><span class="p">,</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">n_elem</span><span class="p">,</span> <span class="n">si</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sge</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">=</span> <span class="n">cpu_to_le64</span><span class="p">(</span><span class="n">sg_dma_address</span><span class="p">(</span><span class="n">sg</span><span class="p">));</span>
		<span class="n">sge</span><span class="o">-&gt;</span><span class="n">cnt</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sg</span><span class="p">));</span>
		<span class="n">sge</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">last_sge</span> <span class="o">=</span> <span class="n">sge</span><span class="p">;</span>
		<span class="n">sge</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">last_sge</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">SGE_TRM</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sil24_qc_defer</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">prot</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">.</span><span class="n">protocol</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * There is a bug in the chip:</span>
<span class="cm">	 * Port LRAM Causes the PRB/SGT Data to be Corrupted</span>
<span class="cm">	 * If the host issues a read request for LRAM and SActive registers</span>
<span class="cm">	 * while active commands are available in the port, PRB/SGT data in</span>
<span class="cm">	 * the LRAM can become corrupted. This issue applies only when</span>
<span class="cm">	 * reading from, but not writing to, the LRAM.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Therefore, reading LRAM when there is no particular error [and</span>
<span class="cm">	 * other commands may be outstanding] is prohibited.</span>
<span class="cm">	 *</span>
<span class="cm">	 * To avoid this bug there are two situations where a command must run</span>
<span class="cm">	 * exclusive of any other commands on the port:</span>
<span class="cm">	 *</span>
<span class="cm">	 * - ATAPI commands which check the sense data</span>
<span class="cm">	 * - Passthrough ATA commands which always have ATA_QCFLAG_RESULT_TF</span>
<span class="cm">	 *   set.</span>
<span class="cm">	 *</span>
<span class="cm"> 	 */</span>
	<span class="kt">int</span> <span class="n">is_excl</span> <span class="o">=</span> <span class="p">(</span><span class="n">ata_is_atapi</span><span class="p">(</span><span class="n">prot</span><span class="p">)</span> <span class="o">||</span>
		       <span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_QCFLAG_RESULT_TF</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">excl_link</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">link</span> <span class="o">==</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">excl_link</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">nr_active_links</span><span class="p">)</span>
				<span class="k">return</span> <span class="n">ATA_DEFER_PORT</span><span class="p">;</span>
			<span class="n">qc</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">ATA_QCFLAG_CLEAR_EXCL</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="k">return</span> <span class="n">ATA_DEFER_PORT</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">is_excl</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ap</span><span class="o">-&gt;</span><span class="n">excl_link</span> <span class="o">=</span> <span class="n">link</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">nr_active_links</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ATA_DEFER_PORT</span><span class="p">;</span>
		<span class="n">qc</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">ATA_QCFLAG_CLEAR_EXCL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ata_std_qc_defer</span><span class="p">(</span><span class="n">qc</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sil24_qc_prep</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sil24_port_priv</span> <span class="o">*</span><span class="n">pp</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">sil24_cmd_block</span> <span class="o">*</span><span class="n">cb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sil24_prb</span> <span class="o">*</span><span class="n">prb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sil24_sge</span> <span class="o">*</span><span class="n">sge</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ctrl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">cb</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">cmd_block</span><span class="p">[</span><span class="n">sil24_tag</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tag</span><span class="p">)];</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ata_is_atapi</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">.</span><span class="n">protocol</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">prb</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cb</span><span class="o">-&gt;</span><span class="n">ata</span><span class="p">.</span><span class="n">prb</span><span class="p">;</span>
		<span class="n">sge</span> <span class="o">=</span> <span class="n">cb</span><span class="o">-&gt;</span><span class="n">ata</span><span class="p">.</span><span class="n">sge</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ata_is_data</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">.</span><span class="n">protocol</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">u16</span> <span class="n">prot</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">ctrl</span> <span class="o">=</span> <span class="n">PRB_CTRL_PROTOCOL</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ata_is_ncq</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">.</span><span class="n">protocol</span><span class="p">))</span>
				<span class="n">prot</span> <span class="o">|=</span> <span class="n">PRB_PROT_NCQ</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_TFLAG_WRITE</span><span class="p">)</span>
				<span class="n">prot</span> <span class="o">|=</span> <span class="n">PRB_PROT_WRITE</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">prot</span> <span class="o">|=</span> <span class="n">PRB_PROT_READ</span><span class="p">;</span>
			<span class="n">prb</span><span class="o">-&gt;</span><span class="n">prot</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">prot</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">prb</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cb</span><span class="o">-&gt;</span><span class="n">atapi</span><span class="p">.</span><span class="n">prb</span><span class="p">;</span>
		<span class="n">sge</span> <span class="o">=</span> <span class="n">cb</span><span class="o">-&gt;</span><span class="n">atapi</span><span class="p">.</span><span class="n">sge</span><span class="p">;</span>
		<span class="n">memset</span><span class="p">(</span><span class="n">cb</span><span class="o">-&gt;</span><span class="n">atapi</span><span class="p">.</span><span class="n">cdb</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">cb</span><span class="o">-&gt;</span><span class="n">atapi</span><span class="p">.</span><span class="n">cdb</span><span class="p">));</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">cb</span><span class="o">-&gt;</span><span class="n">atapi</span><span class="p">.</span><span class="n">cdb</span><span class="p">,</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">cdb</span><span class="p">,</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">cdb_len</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ata_is_data</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">.</span><span class="n">protocol</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_TFLAG_WRITE</span><span class="p">)</span>
				<span class="n">ctrl</span> <span class="o">=</span> <span class="n">PRB_CTRL_PACKET_WRITE</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">ctrl</span> <span class="o">=</span> <span class="n">PRB_CTRL_PACKET_READ</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">prb</span><span class="o">-&gt;</span><span class="n">ctrl</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">ctrl</span><span class="p">);</span>
	<span class="n">ata_tf_to_fis</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">,</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">pmp</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">prb</span><span class="o">-&gt;</span><span class="n">fis</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_QCFLAG_DMAMAP</span><span class="p">)</span>
		<span class="n">sil24_fill_sg</span><span class="p">(</span><span class="n">qc</span><span class="p">,</span> <span class="n">sge</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">sil24_qc_issue</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sil24_port_priv</span> <span class="o">*</span><span class="n">pp</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">port</span> <span class="o">=</span> <span class="n">sil24_port_base</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tag</span> <span class="o">=</span> <span class="n">sil24_tag</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tag</span><span class="p">);</span>
	<span class="n">dma_addr_t</span> <span class="n">paddr</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">activate</span><span class="p">;</span>

	<span class="n">paddr</span> <span class="o">=</span> <span class="n">pp</span><span class="o">-&gt;</span><span class="n">cmd_block_dma</span> <span class="o">+</span> <span class="n">tag</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">cmd_block</span><span class="p">);</span>
	<span class="n">activate</span> <span class="o">=</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_CMD_ACTIVATE</span> <span class="o">+</span> <span class="n">tag</span> <span class="o">*</span> <span class="mi">8</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * The barrier is required to ensure that writes to cmd_block reach</span>
<span class="cm">	 * the memory before the write to PORT_CMD_ACTIVATE.</span>
<span class="cm">	 */</span>
	<span class="n">wmb</span><span class="p">();</span>
	<span class="n">writel</span><span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">paddr</span><span class="p">,</span> <span class="n">activate</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">((</span><span class="n">u64</span><span class="p">)</span><span class="n">paddr</span> <span class="o">&gt;&gt;</span> <span class="mi">32</span><span class="p">,</span> <span class="n">activate</span> <span class="o">+</span> <span class="mi">4</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">sil24_qc_fill_rtf</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">sil24_read_tf</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">,</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">tag</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">result_tf</span><span class="p">);</span>
	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sil24_pmp_attach</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">gscr</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">.</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">gscr</span><span class="p">;</span>

	<span class="n">sil24_config_pmp</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">sil24_init_port</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sata_pmp_gscr_vendor</span><span class="p">(</span><span class="n">gscr</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x11ab</span> <span class="o">&amp;&amp;</span>
	    <span class="n">sata_pmp_gscr_devid</span><span class="p">(</span><span class="n">gscr</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x4140</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ata_port_info</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span>
			<span class="s">&quot;disabling NCQ support due to sil24-mv4140 quirk</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ap</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">ATA_FLAG_NCQ</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sil24_pmp_detach</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">sil24_init_port</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="n">sil24_config_pmp</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">ATA_FLAG_NCQ</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sil24_pmp_hardreset</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">class</span><span class="p">,</span>
			       <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">deadline</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">sil24_init_port</span><span class="p">(</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ata_link_err</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="s">&quot;hardreset failed (port not ready)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">sata_std_hardreset</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="n">class</span><span class="p">,</span> <span class="n">deadline</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sil24_freeze</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">port</span> <span class="o">=</span> <span class="n">sil24_port_base</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>

	<span class="cm">/* Port-wide IRQ mask in HOST_CTRL doesn&#39;t really work, clear</span>
<span class="cm">	 * PORT_IRQ_ENABLE instead.</span>
<span class="cm">	 */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0xffff</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_IRQ_ENABLE_CLR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sil24_thaw</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">port</span> <span class="o">=</span> <span class="n">sil24_port_base</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* clear IRQ */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">port</span> <span class="o">+</span> <span class="n">PORT_IRQ_STAT</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_IRQ_STAT</span><span class="p">);</span>

	<span class="cm">/* turn IRQ back on */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">DEF_PORT_IRQ</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_IRQ_ENABLE_SET</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sil24_error_intr</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">port</span> <span class="o">=</span> <span class="n">sil24_port_base</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">sil24_port_priv</span> <span class="o">*</span><span class="n">pp</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_eh_info</span> <span class="o">*</span><span class="n">ehi</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">abort</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">freeze</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">irq_stat</span><span class="p">;</span>

	<span class="cm">/* on error, we need to clear IRQ explicitly */</span>
	<span class="n">irq_stat</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">port</span> <span class="o">+</span> <span class="n">PORT_IRQ_STAT</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">irq_stat</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_IRQ_STAT</span><span class="p">);</span>

	<span class="cm">/* first, analyze and record host port events */</span>
	<span class="n">link</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">;</span>
	<span class="n">ehi</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">eh_info</span><span class="p">;</span>
	<span class="n">ata_ehi_clear_desc</span><span class="p">(</span><span class="n">ehi</span><span class="p">);</span>

	<span class="n">ata_ehi_push_desc</span><span class="p">(</span><span class="n">ehi</span><span class="p">,</span> <span class="s">&quot;irq_stat 0x%08x&quot;</span><span class="p">,</span> <span class="n">irq_stat</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq_stat</span> <span class="o">&amp;</span> <span class="n">PORT_IRQ_SDB_NOTIFY</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ata_ehi_push_desc</span><span class="p">(</span><span class="n">ehi</span><span class="p">,</span> <span class="s">&quot;SDB notify&quot;</span><span class="p">);</span>
		<span class="n">sata_async_notification</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq_stat</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">PORT_IRQ_PHYRDY_CHG</span> <span class="o">|</span> <span class="n">PORT_IRQ_DEV_XCHG</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ata_ehi_hotplugged</span><span class="p">(</span><span class="n">ehi</span><span class="p">);</span>
		<span class="n">ata_ehi_push_desc</span><span class="p">(</span><span class="n">ehi</span><span class="p">,</span> <span class="s">&quot;%s&quot;</span><span class="p">,</span>
				  <span class="n">irq_stat</span> <span class="o">&amp;</span> <span class="n">PORT_IRQ_PHYRDY_CHG</span> <span class="o">?</span>
				  <span class="s">&quot;PHY RDY changed&quot;</span> <span class="o">:</span> <span class="s">&quot;device exchanged&quot;</span><span class="p">);</span>
		<span class="n">freeze</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq_stat</span> <span class="o">&amp;</span> <span class="n">PORT_IRQ_UNK_FIS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ehi</span><span class="o">-&gt;</span><span class="n">err_mask</span> <span class="o">|=</span> <span class="n">AC_ERR_HSM</span><span class="p">;</span>
		<span class="n">ehi</span><span class="o">-&gt;</span><span class="n">action</span> <span class="o">|=</span> <span class="n">ATA_EH_RESET</span><span class="p">;</span>
		<span class="n">ata_ehi_push_desc</span><span class="p">(</span><span class="n">ehi</span><span class="p">,</span> <span class="s">&quot;unknown FIS&quot;</span><span class="p">);</span>
		<span class="n">freeze</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* deal with command error */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq_stat</span> <span class="o">&amp;</span> <span class="n">PORT_IRQ_ERROR</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">const</span> <span class="k">struct</span> <span class="n">sil24_cerr_info</span> <span class="o">*</span><span class="n">ci</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">err_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">action</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">context</span><span class="p">,</span> <span class="n">cerr</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">pmp</span><span class="p">;</span>

		<span class="n">abort</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

		<span class="cm">/* DMA Context Switch Failure in Port Multiplier Mode</span>
<span class="cm">		 * errata.  If we have active commands to 3 or more</span>
<span class="cm">		 * devices, any error condition on active devices can</span>
<span class="cm">		 * corrupt DMA context switching.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">nr_active_links</span> <span class="o">&gt;=</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ehi</span><span class="o">-&gt;</span><span class="n">err_mask</span> <span class="o">|=</span> <span class="n">AC_ERR_OTHER</span><span class="p">;</span>
			<span class="n">ehi</span><span class="o">-&gt;</span><span class="n">action</span> <span class="o">|=</span> <span class="n">ATA_EH_RESET</span><span class="p">;</span>
			<span class="n">ata_ehi_push_desc</span><span class="p">(</span><span class="n">ehi</span><span class="p">,</span> <span class="s">&quot;PMP DMA CS errata&quot;</span><span class="p">);</span>
			<span class="n">pp</span><span class="o">-&gt;</span><span class="n">do_port_rst</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">freeze</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* find out the offending link and qc */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">sata_pmp_attached</span><span class="p">(</span><span class="n">ap</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">context</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">port</span> <span class="o">+</span> <span class="n">PORT_CONTEXT</span><span class="p">);</span>
			<span class="n">pmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">context</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">pmp</span> <span class="o">&lt;</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">nr_pmp_links</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">link</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">pmp_link</span><span class="p">[</span><span class="n">pmp</span><span class="p">];</span>
				<span class="n">ehi</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">eh_info</span><span class="p">;</span>
				<span class="n">qc</span> <span class="o">=</span> <span class="n">ata_qc_from_tag</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">active_tag</span><span class="p">);</span>

				<span class="n">ata_ehi_clear_desc</span><span class="p">(</span><span class="n">ehi</span><span class="p">);</span>
				<span class="n">ata_ehi_push_desc</span><span class="p">(</span><span class="n">ehi</span><span class="p">,</span> <span class="s">&quot;irq_stat 0x%08x&quot;</span><span class="p">,</span>
						  <span class="n">irq_stat</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">err_mask</span> <span class="o">|=</span> <span class="n">AC_ERR_HSM</span><span class="p">;</span>
				<span class="n">action</span> <span class="o">|=</span> <span class="n">ATA_EH_RESET</span><span class="p">;</span>
				<span class="n">freeze</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">qc</span> <span class="o">=</span> <span class="n">ata_qc_from_tag</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">active_tag</span><span class="p">);</span>

		<span class="cm">/* analyze CMD_ERR */</span>
		<span class="n">cerr</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">port</span> <span class="o">+</span> <span class="n">PORT_CMD_ERR</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cerr</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sil24_cerr_db</span><span class="p">))</span>
			<span class="n">ci</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sil24_cerr_db</span><span class="p">[</span><span class="n">cerr</span><span class="p">];</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ci</span> <span class="o">&amp;&amp;</span> <span class="n">ci</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">err_mask</span> <span class="o">|=</span> <span class="n">ci</span><span class="o">-&gt;</span><span class="n">err_mask</span><span class="p">;</span>
			<span class="n">action</span> <span class="o">|=</span> <span class="n">ci</span><span class="o">-&gt;</span><span class="n">action</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">action</span> <span class="o">&amp;</span> <span class="n">ATA_EH_RESET</span><span class="p">)</span>
				<span class="n">freeze</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">ata_ehi_push_desc</span><span class="p">(</span><span class="n">ehi</span><span class="p">,</span> <span class="s">&quot;%s&quot;</span><span class="p">,</span> <span class="n">ci</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">err_mask</span> <span class="o">|=</span> <span class="n">AC_ERR_OTHER</span><span class="p">;</span>
			<span class="n">action</span> <span class="o">|=</span> <span class="n">ATA_EH_RESET</span><span class="p">;</span>
			<span class="n">freeze</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">ata_ehi_push_desc</span><span class="p">(</span><span class="n">ehi</span><span class="p">,</span> <span class="s">&quot;unknown command error %d&quot;</span><span class="p">,</span>
					  <span class="n">cerr</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/* record error info */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">qc</span><span class="p">)</span>
			<span class="n">qc</span><span class="o">-&gt;</span><span class="n">err_mask</span> <span class="o">|=</span> <span class="n">err_mask</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">ehi</span><span class="o">-&gt;</span><span class="n">err_mask</span> <span class="o">|=</span> <span class="n">err_mask</span><span class="p">;</span>

		<span class="n">ehi</span><span class="o">-&gt;</span><span class="n">action</span> <span class="o">|=</span> <span class="n">action</span><span class="p">;</span>

		<span class="cm">/* if PMP, resume */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">sata_pmp_attached</span><span class="p">(</span><span class="n">ap</span><span class="p">))</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">PORT_CS_PMP_RESUME</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_CTRL_STAT</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* freeze or abort */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">freeze</span><span class="p">)</span>
		<span class="n">ata_port_freeze</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">abort</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">qc</span><span class="p">)</span>
			<span class="n">ata_link_abort</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">ata_port_abort</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">sil24_host_intr</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">port</span> <span class="o">=</span> <span class="n">sil24_port_base</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">slot_stat</span><span class="p">,</span> <span class="n">qc_active</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="cm">/* If PCIX_IRQ_WOC, there&#39;s an inherent race window between</span>
<span class="cm">	 * clearing IRQ pending status and reading PORT_SLOT_STAT</span>
<span class="cm">	 * which may cause spurious interrupts afterwards.  This is</span>
<span class="cm">	 * unavoidable and much better than losing interrupts which</span>
<span class="cm">	 * happens if IRQ pending is cleared after reading</span>
<span class="cm">	 * PORT_SLOT_STAT.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">SIL24_FLAG_PCIX_IRQ_WOC</span><span class="p">)</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">PORT_IRQ_COMPLETE</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_IRQ_STAT</span><span class="p">);</span>

	<span class="n">slot_stat</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">port</span> <span class="o">+</span> <span class="n">PORT_SLOT_STAT</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">slot_stat</span> <span class="o">&amp;</span> <span class="n">HOST_SSTAT_ATTN</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">sil24_error_intr</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">qc_active</span> <span class="o">=</span> <span class="n">slot_stat</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">HOST_SSTAT_ATTN</span><span class="p">;</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">ata_qc_complete_multiple</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">qc_active</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">ata_eh_info</span> <span class="o">*</span><span class="n">ehi</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">.</span><span class="n">eh_info</span><span class="p">;</span>
		<span class="n">ehi</span><span class="o">-&gt;</span><span class="n">err_mask</span> <span class="o">|=</span> <span class="n">AC_ERR_HSM</span><span class="p">;</span>
		<span class="n">ehi</span><span class="o">-&gt;</span><span class="n">action</span> <span class="o">|=</span> <span class="n">ATA_EH_RESET</span><span class="p">;</span>
		<span class="n">ata_port_freeze</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* spurious interrupts are expected if PCIX_IRQ_WOC */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">SIL24_FLAG_PCIX_IRQ_WOC</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">ata_ratelimit</span><span class="p">())</span>
		<span class="n">ata_port_info</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span>
			<span class="s">&quot;spurious interrupt (slot_stat 0x%x active_tag %d sactive 0x%x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">slot_stat</span><span class="p">,</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">.</span><span class="n">active_tag</span><span class="p">,</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">.</span><span class="n">sactive</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">sil24_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_instance</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">dev_instance</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">host_base</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span><span class="p">[</span><span class="n">SIL24_HOST_BAR</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="n">handled</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">host_base</span> <span class="o">+</span> <span class="n">HOST_IRQ_STAT</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">==</span> <span class="mh">0xffffffff</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="n">DRV_NAME</span> <span class="s">&quot;: IRQ status == 0xffffffff, &quot;</span>
		       <span class="s">&quot;PCI fault or device removal?</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">IRQ_STAT_4PORTS</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">n_ports</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">sil24_host_intr</span><span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">ports</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
			<span class="n">handled</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>

	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
 <span class="nl">out:</span>
	<span class="k">return</span> <span class="n">IRQ_RETVAL</span><span class="p">(</span><span class="n">handled</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sil24_error_handler</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sil24_port_priv</span> <span class="o">*</span><span class="n">pp</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sil24_init_port</span><span class="p">(</span><span class="n">ap</span><span class="p">))</span>
		<span class="n">ata_eh_freeze_port</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>

	<span class="n">sata_pmp_error_handler</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>

	<span class="n">pp</span><span class="o">-&gt;</span><span class="n">do_port_rst</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sil24_post_internal_cmd</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>

	<span class="cm">/* make DMA engine forget about the failed command */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_QCFLAG_FAILED</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">sil24_init_port</span><span class="p">(</span><span class="n">ap</span><span class="p">))</span>
		<span class="n">ata_eh_freeze_port</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sil24_port_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sil24_port_priv</span> <span class="o">*</span><span class="n">pp</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">sil24_cmd_block</span> <span class="o">*</span><span class="n">cb</span><span class="p">;</span>
	<span class="kt">size_t</span> <span class="n">cb_size</span> <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">cb</span><span class="p">)</span> <span class="o">*</span> <span class="n">SIL24_MAX_CMDS</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">cb_dma</span><span class="p">;</span>

	<span class="n">pp</span> <span class="o">=</span> <span class="n">devm_kzalloc</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">pp</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pp</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">cb</span> <span class="o">=</span> <span class="n">dmam_alloc_coherent</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">cb_size</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cb_dma</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cb</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="n">memset</span><span class="p">(</span><span class="n">cb</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">cb_size</span><span class="p">);</span>

	<span class="n">pp</span><span class="o">-&gt;</span><span class="n">cmd_block</span> <span class="o">=</span> <span class="n">cb</span><span class="p">;</span>
	<span class="n">pp</span><span class="o">-&gt;</span><span class="n">cmd_block_dma</span> <span class="o">=</span> <span class="n">cb_dma</span><span class="p">;</span>

	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span> <span class="o">=</span> <span class="n">pp</span><span class="p">;</span>

	<span class="n">ata_port_pbar_desc</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">SIL24_HOST_BAR</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;host&quot;</span><span class="p">);</span>
	<span class="n">ata_port_pbar_desc</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">SIL24_PORT_BAR</span><span class="p">,</span> <span class="n">sil24_port_offset</span><span class="p">(</span><span class="n">ap</span><span class="p">),</span> <span class="s">&quot;port&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sil24_init_controller</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">host_base</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span><span class="p">[</span><span class="n">SIL24_HOST_BAR</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* GPIO off */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">host_base</span> <span class="o">+</span> <span class="n">HOST_FLASH_CMD</span><span class="p">);</span>

	<span class="cm">/* clear global reset &amp; mask interrupts during initialization */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">host_base</span> <span class="o">+</span> <span class="n">HOST_CTRL</span><span class="p">);</span>

	<span class="cm">/* init ports */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">n_ports</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">ports</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">port</span> <span class="o">=</span> <span class="n">sil24_port_base</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>


		<span class="cm">/* Initial PHY setting */</span>
		<span class="n">writel</span><span class="p">(</span><span class="mh">0x20c</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_PHY_CFG</span><span class="p">);</span>

		<span class="cm">/* Clear port RST */</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">port</span> <span class="o">+</span> <span class="n">PORT_CTRL_STAT</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">PORT_CS_PORT_RST</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">PORT_CS_PORT_RST</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_CTRL_CLR</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">ata_wait_register</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="n">PORT_CTRL_STAT</span><span class="p">,</span>
						<span class="n">PORT_CS_PORT_RST</span><span class="p">,</span>
						<span class="n">PORT_CS_PORT_RST</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">100</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">PORT_CS_PORT_RST</span><span class="p">)</span>
				<span class="n">dev_err</span><span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
					<span class="s">&quot;failed to clear port RST</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/* configure port */</span>
		<span class="n">sil24_config_port</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Turn on interrupts */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">IRQ_STAT_4PORTS</span><span class="p">,</span> <span class="n">host_base</span> <span class="o">+</span> <span class="n">HOST_CTRL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sil24_init_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">ent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">extern</span> <span class="kt">int</span> <span class="n">__MARKER__sil24_cmd_block_is_sized_wrongly</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">pi</span> <span class="o">=</span> <span class="n">sil24_port_info</span><span class="p">[</span><span class="n">ent</span><span class="o">-&gt;</span><span class="n">driver_data</span><span class="p">];</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="o">*</span><span class="n">ppi</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="o">&amp;</span><span class="n">pi</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">};</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span> <span class="k">const</span> <span class="o">*</span><span class="n">iomap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* cause link error if sil24_cmd_block is sized wrongly */</span>
	<span class="k">if</span> <span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">union</span> <span class="n">sil24_cmd_block</span><span class="p">)</span> <span class="o">!=</span> <span class="n">PAGE_SIZE</span><span class="p">)</span>
		<span class="n">__MARKER__sil24_cmd_block_is_sized_wrongly</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">ata_print_version_once</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">DRV_VERSION</span><span class="p">);</span>

	<span class="cm">/* acquire resources */</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">pcim_enable_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">pcim_iomap_regions</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span>
				<span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SIL24_HOST_BAR</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SIL24_PORT_BAR</span><span class="p">),</span>
				<span class="n">DRV_NAME</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
	<span class="n">iomap</span> <span class="o">=</span> <span class="n">pcim_iomap_table</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="cm">/* apply workaround for completion IRQ loss on PCI-X errata */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pi</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">SIL24_FLAG_PCIX_IRQ_WOC</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">iomap</span><span class="p">[</span><span class="n">SIL24_HOST_BAR</span><span class="p">]</span> <span class="o">+</span> <span class="n">HOST_CTRL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">HOST_CTRL_TRDY</span> <span class="o">|</span> <span class="n">HOST_CTRL_STOP</span> <span class="o">|</span> <span class="n">HOST_CTRL_DEVSEL</span><span class="p">))</span>
			<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
				 <span class="s">&quot;Applying completion IRQ loss on PCI-X errata fix</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">pi</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SIL24_FLAG_PCIX_IRQ_WOC</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* allocate and fill host */</span>
	<span class="n">host</span> <span class="o">=</span> <span class="n">ata_host_alloc_pinfo</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">ppi</span><span class="p">,</span>
				    <span class="n">SIL24_FLAG2NPORTS</span><span class="p">(</span><span class="n">ppi</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">host</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span> <span class="o">=</span> <span class="n">iomap</span><span class="p">;</span>

	<span class="cm">/* configure and activate the device */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pci_set_dma_mask</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">64</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="n">pci_set_consistent_dma_mask</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">64</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">rc</span> <span class="o">=</span> <span class="n">pci_set_consistent_dma_mask</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">));</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
					<span class="s">&quot;64-bit DMA enable failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="n">pci_set_dma_mask</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;32-bit DMA enable failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="n">pci_set_consistent_dma_mask</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
				<span class="s">&quot;32-bit consistent DMA enable failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Set max read request size to 4096.  This slightly increases</span>
<span class="cm">	 * write throughput for pci-e variants.</span>
<span class="cm">	 */</span>
	<span class="n">pcie_set_readrq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">4096</span><span class="p">);</span>

	<span class="n">sil24_init_controller</span><span class="p">(</span><span class="n">host</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sata_sil24_msi</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">pci_enable_msi</span><span class="p">(</span><span class="n">pdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Using MSI</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">pci_intx</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">pci_set_master</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ata_host_activate</span><span class="p">(</span><span class="n">host</span><span class="p">,</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">sil24_interrupt</span><span class="p">,</span> <span class="n">IRQF_SHARED</span><span class="p">,</span>
				 <span class="o">&amp;</span><span class="n">sil24_sht</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">sil24_pci_device_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">host_base</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span><span class="p">[</span><span class="n">SIL24_HOST_BAR</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">ata_pci_device_do_resume</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">power</span><span class="p">.</span><span class="n">power_state</span><span class="p">.</span><span class="n">event</span> <span class="o">==</span> <span class="n">PM_EVENT_SUSPEND</span><span class="p">)</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">HOST_CTRL_GLOBAL_RST</span><span class="p">,</span> <span class="n">host_base</span> <span class="o">+</span> <span class="n">HOST_CTRL</span><span class="p">);</span>

	<span class="n">sil24_init_controller</span><span class="p">(</span><span class="n">host</span><span class="p">);</span>

	<span class="n">ata_host_resume</span><span class="p">(</span><span class="n">host</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sil24_port_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">sil24_config_pmp</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">nr_pmp_links</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">sil24_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sil24_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">sil24_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sil24_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Tejun Heo&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Silicon Image 3124/3132 SATA low-level driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">sil24_pci_tbl</span><span class="p">);</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">sil24_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">sil24_exit</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
