// Seed: 3006381693
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    input id_3,
    output id_4,
    output id_5,
    output id_6
);
  assign id_0 = (id_2);
  logic id_7;
endmodule
