#ref.vcd

The testfile is the example from the Verilog specification. It is not checked in to avoid copyright issues.
