[1;34m[src/device/io/mmio.c,18,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100000ff][0m
sh: 1: spike-dasm: not found
Emu compiled at Apr 13 2022, 16:48:52
The image is /home/jy/oscpu/bin/non-output/cpu-tests/to-lower-case-cpu-tests.bin
Using simulated 4096MB RAM
--diff is not given, try to use $(NEMU_HOME)/build/riscv64-nemu-interpreter-so by default
NemuProxy using /home/jy/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 

============== Commit Group Trace (Core 0) ==============
commit group [00]: pc 0080000078 cmtcnt 2
commit group [01]: pc 0080000080 cmtcnt 2
commit group [02]: pc 0080000088 cmtcnt 2 <--
commit group [03]: pc 0080000034 cmtcnt 1
commit group [04]: pc 0080000038 cmtcnt 1
commit group [05]: pc 008000003c cmtcnt 1
commit group [06]: pc 0080000040 cmtcnt 2
commit group [07]: pc 0080000048 cmtcnt 2
commit group [08]: pc 0080000050 cmtcnt 2
commit group [09]: pc 0080000058 cmtcnt 1
commit group [10]: pc 008000005c cmtcnt 2
commit group [11]: pc 0080000064 cmtcnt 1
commit group [12]: pc 0080000068 cmtcnt 1
commit group [13]: pc 008000006c cmtcnt 2
commit group [14]: pc 0080000010 cmtcnt 2
commit group [15]: pc 0080000074 cmtcnt 1

============== Commit Instr Trace ==============
commit inst [00]: pc 0080000028 inst fd010113 wen 1 dst 00000002 data 0000000080008fc0
commit inst [01]: pc 008000002c inst 02813023 wen 0 dst 00000000 data 0000000080000138
commit inst [02]: pc 0080000030 inst 00913c23 wen 0 dst 00000000 data 0000000080000138
commit inst [03]: pc 0080000034 inst 01213823 wen 0 dst 00000000 data 0000000080000138
commit inst [04]: pc 0080000038 inst 01313423 wen 0 dst 00000000 data 0000000080000138
commit inst [05]: pc 008000003c inst 02113423 wen 0 dst 00000000 data 0000000080000138
commit inst [06]: pc 0080000040 inst 00000413 wen 1 dst 00000008 data 0000000000000000
commit inst [07]: pc 0080000044 inst 00000793 wen 1 dst 0000000f data 0000000000000000
commit inst [08]: pc 0080000048 inst 00000917 wen 1 dst 00000012 data 0000000080000048
commit inst [09]: pc 008000004c inst 2d090913 wen 1 dst 00000012 data 0000000080000048
commit inst [10]: pc 0080000050 inst 08000493 wen 1 dst 00000009 data 0000000000000080
commit inst [11]: pc 0080000054 inst 01900993 wen 1 dst 00000013 data 0000000000000019
commit inst [12]: pc 0080000058 inst 00890733 wen 1 dst 0000000e data 0000000080000318
commit inst [13]: pc 008000005c inst 00074503 wen 1 dst 0000000a data 0000000000000000
commit inst [14]: pc 0080000060 inst 0014041b wen 1 dst 00000008 data 0000000000000001
commit inst [15]: pc 0080000064 inst 0ff57513 wen 1 dst 0000000a data 0000000000000000
commit inst [16]: pc 0080000068 inst 40f50533 wen 1 dst 0000000a data 0000000000000000
commit inst [17]: pc 008000006c inst 00153513 wen 1 dst 0000000a data 0000000000000001
commit inst [18]: pc 0080000070 inst fa1ff0ef wen 1 dst 00000001 data 0000000080000074
commit inst [19]: pc 0080000010 inst 00050463 wen 0 dst 00000000 data 0000000080000018
commit inst [20]: pc 0080000014 inst 00008067 wen 1 dst 00000000 data 0000000080000018
commit inst [21]: pc 0080000074 inst 0ff47793 wen 1 dst 0000000f data 0000000000000001
commit inst [22]: pc 0080000078 inst fbf7871b wen 1 dst 0000000e data ffffffffffffffc0
commit inst [23]: pc 008000007c inst 0ff77713 wen 1 dst 0000000e data ffffffffffffffc0
commit inst [24]: pc 0080000080 inst 0207869b wen 1 dst 0000000d data 0000000000000021
commit inst [25]: pc 0080000084 inst 00940863 wen 0 dst 00000000 data 0000000080000018
commit inst [26]: pc 0080000088 inst fce9e8e3 wen 0 dst 00000000 data 0000000080000018
commit inst [27]: pc 008000008c inst 0ff6f793 wen 1 dst 0000000f data 0000000000000021 <--
commit inst [28]: pc 0080000134 inst 00008067 wen 1 dst 00000000 data 0000000080000138
commit inst [29]: pc 00800000e4 inst 00000517 wen 1 dst 0000000a data 00000000800000e4
commit inst [30]: pc 00800000e8 inst 22c50513 wen 1 dst 0000000a data 0000000080000310
commit inst [31]: pc 00800000ec inst f3dff0ef wen 1 dst 00000001 data 00000000800000f0

==============  REF Regs  ==============
[WARNING] difftest store queue overflow
  $0: 0x0000000000000000   ra: 0x0000000080000074   sp: 0x0000000080008fc0   gp: 0x352fdf98e52fcfc7 
  tp: 0xdcbf0f62626151e5   t0: 0x00ed0eace4dae482   t1: 0xf96a00e573cc4cd7   t2: 0xedfc400e6a038067 
  s0: 0x0000000000000001   s1: 0x0000000000000080   a0: 0x0000000000000001   a1: 0x0000000007ff7000 
  a2: 0x0000000000000000   a3: 0x0000000000000021   a4: 0x0000000080000319   a5: 0x0000000000000001 
  a6: 0xb6b252314923a1d9   a7: 0xd864129fbfcfde1f   s2: 0x0000000080000318   s3: 0x0000000000000019 
  s4: 0xebc619084016065a   s5: 0xb1bcba8f7aefabc4   s6: 0xa0e62d20b46b5236   s7: 0xaecbb226c4d1e497 
  s8: 0x88bfc3bc6b955579   s9: 0xd07d9a22a3aa966a  s10: 0xe1be04456234661d  s11: 0x4c23bcb7582560ee 
  t3: 0x9f1221e4922f52ff   t4: 0xe30e9ccab7e1ce94   t5: 0xf3632551678d6045   t6: 0x5f8d2c8d47e26698 
 ft0: 0x0017d793f8300793  ft1: 0x00f53533fc040513  ft2: 0x01f4f513ee9ff0ef  ft3: 0xeddff0ef00153513 
 ft4: 0x2404b02300100513  ft5: 0x2484b8232404b423  ft6: 0x2604b02324048c23  ft7: 0xebdff0ef2604b423 
 fs0: 0xeb5ff0ef00100513  fs1: 0x24048a132504b503  fa0: 0x0015451304053513  fa1: 0xe9dff0ef00157513 
 fa2: 0x03f575132504b503  fa3: 0xe8dff0ef00153513  fa4: 0x001007932504b703  fa5: 0x0ae7fc6300675713 
 fa6: 0x0010069300000793  fa7: 0x001757130017879b  fs2: 0xfed71ae30ff7f793  fs3: 0x0407b51300078993 
 fs4: 0xe55ff0ef00f71933  fs5: 0x00f487b300399793  fs6: 0x2604b4230007b703  fs7: 0x0007046326e4b023 
 fs8: 0x0147b02303473423  fs9: 0x00a965332004b503 fs10: 0x00a0353320a4b023 fs11: 0x00048513e21ff0ef 
 ft8: 0x2204b0232084bc23  ft9: 0x2204b8232204b423 ft10: 0x028130832204bc23 ft11: 0x0181348302013403 
pc: 0x000000008000005c mstatus: 0x0000000000000000 mcause: 0x0000000000000000 mepc: 0x0000000000000000
                       sstatus: 0x0000000000000000 scause: 0x0000000000000000 sepc: 0x0000000000000000
satp: 0x0000000000000000
mip: 0x0000000000000000 mie: 0x0000000000000000 mscratch: 0x0000000000000000 sscratch: 0x0000000000000000
mideleg: 0x0000000000000000 medeleg: 0x0000000000000000
mtval: 0x0000000000000000 stval: 0x0000000000000000 mtvec: 0x0000000000000000 stvec: 0x0000000000000000
privilege mode:3  pmp: below
 0: cfg:0x00 addr:0x0000000000000000| 1: cfg:0x00 addr:0x0000000000000000
 2: cfg:0x00 addr:0x0000000000000000| 3: cfg:0x00 addr:0x0000000000000000
 4: cfg:0x00 addr:0x0000000000000000| 5: cfg:0x00 addr:0x0000000000000000
 6: cfg:0x00 addr:0x0000000000000000| 7: cfg:0x00 addr:0x0000000000000000
 8: cfg:0x00 addr:0x0000000000000000| 9: cfg:0x00 addr:0x0000000000000000
10: cfg:0x00 addr:0x0000000000000000|11: cfg:0x00 addr:0x0000000000000000
12: cfg:0x00 addr:0x0000000000000000|13: cfg:0x00 addr:0x0000000000000000
14: cfg:0x00 addr:0x0000000000000000|15: cfg:0x00 addr:0x0000000000000000
issue_0 is 0
issue_0 is 0
aluValid id:0
aluValid id:0
aluValid id:0
priviledgeMode: 3
     a4 different at pc = 0x0080000088, right= 0x0000000080000319, wrong = 0x00000000000000c0
     a5 different at pc = 0x0080000088, right= 0x0000000000000001, wrong = 0x0000000000000021
Core 0: [31mABORT at pc = 0x80000088
[0m[35mtotal guest instructions = 442
[0m[35minstrCnt = 442, cycleCnt = 1,918, IPC = 0.230448
[0m[34mSeed=0 Guest cycle spent: 1,919 (this will be different from cycleCnt if emu loads a snapshot)
[0m[34mHost time spent: 9ms
[0m