<!doctype html>
<html class="no-js" lang="en">

<head>
  <!-- Global site tag (gtag.js) - Google Analytics -->
  <script async src="https://www.googletagmanager.com/gtag/js?id=UA-134228602-13"></script>
  <script>
    window.dataLayer = window.dataLayer || [];
    function gtag(){dataLayer.push(arguments);}
    gtag('js', new Date());

    gtag('config', 'UA-134228602-13');
  </script>

  <meta charset="utf-8">
  <meta http-equiv="x-ua-compatible" content="ie=edge">
  <title>üë©üèø‚Äçüé® üë®‚Äç‚öñÔ∏è ü§º FPGA technology for thousands of applications üõ¨ üßìüèª üôÖ</title>
  <link rel="icon" type="image/x-icon" href="/favicon.ico" />
  <meta name="description" content="It's hard to imagine another technology that is as versatile as FPGA. 
 FPGA - Field-Programmable Gate Array, i.e. programmable logic matrix (PLM), pr...">
  <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">

  <link rel="stylesheet" href="../../css/main.css">

  <link href="https://fonts.googleapis.com/css?family=Quicksand&display=swap" rel="stylesheet">

  <script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.3.1/jquery.min.js"></script>
  <script>window.jQuery || document.write('<script src="../../js/vendors/jquery-3.3.1.min.js"><\/script>')</script>

  <script>document.write('<script src="//pagea' + 'd2.googles' + 'yndication.com/pagea' + 'd/js/a' + 'dsby' + 'google.js"><\/script>')</script>
  <script>
        var superSpecialObject = {};
        superSpecialObject['google_a' + 'd_client'] = 'ca-p' + 'ub-6974184241884155';
        superSpecialObject['enable_page_level_a' + 'ds'] = true;
       (window['a' + 'dsbygoogle'] = window['a' + 'dsbygoogle'] || []).push(superSpecialObject);
  </script>
</head>

<body>
  <!--[if lte IE 9]>
    <p class="browserupgrade">You are using an <strong>outdated</strong> browser. Please <a href="https://browsehappy.com/">upgrade your browser</a> to improve your experience and security.</p>
  <![endif]-->
  <header class="page-header js-page-header">
    <a class="page-header-logo-container" href="https://geek-week.github.io/index.html"></a>
    <div class="page-header-text">Get best of the week</div>
  </header>
  <section class="page js-page"><h1>FPGA technology for thousands of applications</h1><div class="post__body post__body_full">
      <div class="post__text post__text-html post__text_v1" id="post-content-body" data-io-article-url="https://habr.com/ru/post/505838/"><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">It's hard to imagine another technology that is as versatile as FPGA. </font></font><br><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">
FPGA - Field-Programmable Gate Array, i.e. programmable logic matrix (PLM), programmable logic integrated circuit (FPGA). </font><font style="vertical-align: inherit;">This is a technology in which a microcircuit is created with a set of logic elements, triggers, sometimes random access memory and programmable electrical connections between them. </font><font style="vertical-align: inherit;">In this case, programming FPGA is similar to the development of an electrical circuit, not a program. </font><font style="vertical-align: inherit;">I have been using this technology for a long time and will try to describe the most useful applications from my point of view as they become more complicated.</font></font><br>
<br>
<h3><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">1. Help with PCB layout </font></font></h3><br><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">
Many probably came across that the central processor, memory, and other multi-legged microcircuits were created by people who rarely thought about how they would connect on a printed circuit board. </font><font style="vertical-align: inherit;">To extend a bus with a bit capacity of 32 or 64 bits is a problem that cannot be solved without a multilayer board. </font><font style="vertical-align: inherit;">But it‚Äôs worth putting between the FPGA chips as the wiring becomes several orders of magnitude easier:</font></font><br>
<br>
<div style="text-align:center;"><img src="https://habrastorage.org/webt/tt/b4/or/ttb4oreoyebzpdbbkcnpoxewczu.png"></div><br><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">
And all this thanks to the possibility of internal signal switching inside the FPGA. </font></font><br>
<a name="habracut"></a><br>
<h3><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">2. Alignment of signal levels</font></font></h3> <br><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">
Some chips have a 1.2V interface, the other 1.5, 1.8, 2.5, 3.3V, and all these chips can be connected to one FPGA and provide two-way exchange due to the fact that any FPGA has several input / output banks, each of which can have its own reference voltage signals. </font><font style="vertical-align: inherit;">For example, like this:</font></font><br>
<br>
<div style="text-align:center;"><img src="https://habrastorage.org/webt/jp/w9/b5/jpw9b5zf655hheitzrxybda-6we.png"></div><br>
<h3><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">3. Ensuring device reliability</font></font></h3> <br><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">
FPGAs are quite expensive but reliable devices. </font><font style="vertical-align: inherit;">They begin to turn on at a lower voltage than the rated voltage, they withstand impulse pickups, often a short circuit on the IO legs, load quickly and can be used to monitor and control processors and smart peripherals. </font><font style="vertical-align: inherit;">Plus they can implement auxiliary functions of switching, delays, blinking LEDs and so on. </font><font style="vertical-align: inherit;">I really like to use FPGA (small PLD) as a smart watchdog and start-up circuit - never failed.</font></font><br>
<br>
<div style="text-align:center;"><img src="https://habrastorage.org/webt/dg/gg/zu/dgggzuj1xy4zse-2nijtokuccdo.gif"></div><br>
<h3><font style="vertical-align: inherit;"><font style="vertical-align: inherit;"> 4. State machines or hardware programming</font></font></h3><br><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">
If the processor first creates a "command executor", that is, the processor, and then a sequence of commands is loaded into it, then on FPGA you can write a program with commands sewn into the firmware structure. </font><font style="vertical-align: inherit;">At the same time, there is no processor redundancy, low consumption appears at the same speed and functionality, guaranteed runtime and high reliability. </font><font style="vertical-align: inherit;">An example of such a state machine:</font></font><br>
<br>
<div style="text-align:center;"><img src="https://habrastorage.org/webt/dr/8w/6q/dr8w6qoo0kjdrch73rda3nc3rie.png"></div><br>
<h3><font style="vertical-align: inherit;"><font style="vertical-align: inherit;"> 5. Creating a processor inside the FPGA</font></font></h3><br><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">
It is believed that each programmer must write at least one compiler, and each engineer must develop at least one processor. </font><font style="vertical-align: inherit;">This is a very interesting and important process that allows you to better understand how microprocessors work, while you can optimize the command system for your tasks, integrate a large number of simultaneously working processors into one chip and get real multitasking with low power consumption. </font><font style="vertical-align: inherit;">At the same time, the processor structure is simple and easy to implement on FPGA:</font></font><br>
<br>
<div style="text-align:center;"><img src="https://habrastorage.org/webt/dt/72/rf/dt72rfg2jnritonsorpy8biiljq.jpeg"></div><br><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">
The disadvantage of this processor is the lack of ready-made compilers and debuggers.</font></font><br>
<br>
<h3><font style="vertical-align: inherit;"><font style="vertical-align: inherit;"> 6. Using ready-made processor libraries for FPGA</font></font></h3><br><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">
Libraries of ready-made processors are available from any FPGA manufacturer (from 8086 to ARM), they allow you to quickly create a processor with a specific set of peripherals and insert it into the FPGA project. </font><font style="vertical-align: inherit;">The compiler and debugger are attached to the processor. </font><font style="vertical-align: inherit;">Fast, convenient, but redundant and therefore limited in speed. </font><font style="vertical-align: inherit;">An example of the structure of the finished processor library:</font></font><br>
<br>
<div style="text-align:center;"><img src="https://habrastorage.org/webt/zu/ra/uo/zurauoykgbv3cbnwqsgcblfwbry.gif"></div><br>
<h3><font style="vertical-align: inherit;"><font style="vertical-align: inherit;"> 7. Combine the processor and peripherals in one chip - SoC (System-On-Chip)</font></font></h3><br><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">
SoC is a fairly new technology that solves the most terrible problem of an engineer, the need to drag many high-speed interfaces on the board, which are always not enough, and which must be supported by software. </font><font style="vertical-align: inherit;">SoC technology allows in one chip to have a full-fledged central processor (supporting the Linux operating system, for example) or a microcontroller and a large FPGA connected by logical signals, shared internal memory and interfaces to an external one. </font><font style="vertical-align: inherit;">That is, the problem of efficient, simple and quick transfer of information between the FPGA and the processor has been successfully solved! </font><font style="vertical-align: inherit;">Example SoC structure:</font></font><br>
<br>
<div style="text-align:center;"><img src="https://habrastorage.org/webt/f8/rb/k1/f8rbk1zwq-ld95oniar-_fkg8kk.jpeg"></div><br><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">
It can be seen that the FPGA and HPS (Host Processor System, processor) are located inside the same microcircuit and are surrounded by programmable I / O legs. </font><font style="vertical-align: inherit;">Indeed, it is a multifunctional system on a chip.</font></font><br>
<br>
<h3> 8.    crypto mining</h3><br><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">
Recalling that FPGA is a set of logic cells and triggers that work in parallel, many parallel operations can be performed on FPGA, which differs from a processor whose parallelism is limited by the number of cores and threads. Therefore, you can use FPGA as a coprocessor to the central processor, making all the most computationally demanding operations on the FPGA. For example, the central processor is engaged in the logical processing of the task, and the FPGA simultaneously calculates checksums, hashes, looks for matches, iterates over options, and so on. FPGA performance is limited only by the number of parallel blocks and the execution time of one operation. Having debugged the calculations in this way, you can order an ASIC, that is, a custom chip that performs the same functions, but is cheaper (in mass production) and with less power consumption.And this idea turned out to be so promising and convenient that the FPGA development giants began to create special software that allows you to interactively transfer parts of calculations from a C / C ++ program to FPGA and control performance (HLS, High-Level Synthesis). There are ready-made boards with quick interfaces for this and debugging tools. A very interesting and promising topic to use.</font></font><br>
<br>
<div style="text-align:center;"><img src="https://habrastorage.org/webt/pk/x-/ln/pkx-lnym6_djzwxle7ywhx6xd5a.jpeg"></div><br>
<h3><font style="vertical-align: inherit;"><font style="vertical-align: inherit;"> 9. Implementation of neural networks on FPGA</font></font></h3><br><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">
Neural networks and deep neural networks are now actively used in different fields, but their implementation on the processor is ineffective - there are many calculations that can be parallelized (neurons of one layer, for example, are calculated independently). </font></font><br>
<br><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">
Therefore, transferring the neural network to FPGA manages to speed up the operation of the neural network by many orders of magnitude, it remains to provide a high-speed interface for loading source data and obtaining the result. </font><font style="vertical-align: inherit;">As an example, the implementation of the face recognition system on the i7 / 9Gen processor recognizes up to 20 faces per second from one HD video camera, the implementation on the FPGA - about 1000 faces from multiple cameras. </font><font style="vertical-align: inherit;">The structure of the used deep neural network:</font></font><br>
<br>
<div style="text-align:center;"><img src="https://habrastorage.org/webt/e1/kh/aw/e1khawqzmf9a7hyeudhsfnuwsky.png"></div><br><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">
These are just some of the FPGA applications you may encounter. </font></font><br><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">
And it‚Äôs a pity that not many people actively use and develop it.</font></font></div>
      
    </div>
<section class="more-articles-navigation-panel js-more-articles-navigation-panel">
<h4>More articles:</h4>
<nav class="list-of-articles-container js-list-of-articles-container"><ul class="list-of-pages js-list-of-pages">
<li><a href="../en505812/index.html">4 engineers, 7000 servers and one global pandemic</a></li>
<li><a href="../en505814/index.html">Radarr, Jackett and the bot in the cart. Download torrents in a new way</a></li>
<li><a href="../en505824/index.html">Guide: Your Own L2TP VPN</a></li>
<li><a href="../en505826/index.html">How to get 100% vision and even more</a></li>
<li><a href="../en505834/index.html">Median Samples. Confidence Intervals and Comparison</a></li>
<li><a href="../en505846/index.html">What are the real math problems when developing vaccines from COVID-19?</a></li>
<li><a href="../en505850/index.html">C ++ Concept-Based Polymorphism in Product Code: PassManager in LLVM</a></li>
<li><a href="../en505856/index.html">From Brute-Force to the attempt on privacy - what SaaS providers face</a></li>
<li><a href="../en505860/index.html">Spring Boot, Hibernate and Kotlin for beginners step by step</a></li>
<li><a href="../en505870/index.html">How to promote mobile games and applications in Japan, Korea and China</a></li>
</ul></nav>
</section><br />
<a href="../../allArticles.html"><strong>All Articles</strong></a>
<script src="../../js/main.js"></script>

<!-- Yandex.Metrika counter -->
<script type="text/javascript" >
  (function (d, w, c) {
      (w[c] = w[c] || []).push(function() {
          try {
              w.yaCounter63335242 = new Ya.Metrika({
                  id:63335242,
                  clickmap:true,
                  trackLinks:true,
                  accurateTrackBounce:true,
                  webvisor:true
              });
          } catch(e) { }
      });

      var n = d.getElementsByTagName("script")[0],
          s = d.createElement("script"),
          f = function () { n.parentNode.insertBefore(s, n); };
      s.type = "text/javascript";
      s.async = true;
      s.src = "https://mc.yandex.ru/metrika/watch.js";

      if (w.opera == "[object Opera]") {
          d.addEventListener("DOMContentLoaded", f, false);
      } else { f(); }
  })(document, window, "yandex_metrika_callbacks");
</script>
<noscript><div><img src="https://mc.yandex.ru/watch/63335242" style="position:absolute; left:-9999px;" alt="" /></div></noscript>

<!-- Google Analytics -->
  <script>
    window.ga = function () { ga.q.push(arguments) }; ga.q = []; ga.l = +new Date;
    ga('create', 'UA-134228602-13', 'auto'); ga('send', 'pageview')
  </script>
  <script src="https://www.google-analytics.com/analytics.js" async defer></script>

</section>

<footer class="page-footer">
  <div class="page-footer-legal-info-container page-footer-element">
    <p>
      Geek Week | <span class="page-footer-legal-info-year js-page-footer-legal-info-year">2020</span>
    </p>
  </div>
  <div class="page-footer-counters-container page-footer-element">
    <a class="page-footer-counter-clustrmap" href='#'  title='Visit tracker'><img src='https://clustrmaps.com/map_v2.png?cl=698e5a&w=271&t=t&d=i62cJ2037o_BACd40gCrIso3niu0Sjx2sDFYJkeYdRk&co=3a3a3a&ct=ffffff'/></a>
  </div>
</footer>
  
</body>

</html>