<HTML>
<HEAD>
<TITLE>First Encounter Report</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Encounter 14.26-s039_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID EEX060)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Fri Jun  4 23:36:55 2021</TD></TR>
<TR><TD>#  Design:          /TD><TD>fir_16tap</TD></TR>
<TR><TD>#  Command:    </TD><TD>summaryReport -outdir reports/summaryReport</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>Assign Statements Infomation Page</H3>
<H4> General Caution: </H4>
<UL>
    <LI>The assignment statements can impact CTS and IPO.
<P>
    <LI>You can use "setDoAssign" properly to slove the problem.
<P>
setDoAssign: Yes
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: designs/fir_16tap.mapped.v<BR></TD>
    <TR>
    <TD>Module Name: fir_16tap_DW_mult_uns_0<BR></TD>
    <TR>
    <TD>product[0] = a[0]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: designs/fir_16tap.mapped.v<BR></TD>
    <TR>
    <TD>Module Name: fir_16tap_DW_mult_uns_1<BR></TD>
    <TR>
    <TD>product[0] = a[0]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: designs/fir_16tap.mapped.v<BR></TD>
    <TR>
    <TD>Module Name: fir_16tap_DW01_add_5<BR></TD>
    <TR>
    <TD>SUM[0] = A[0]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: designs/fir_16tap.mapped.v<BR></TD>
    <TR>
    <TD>Module Name: fir_16tap_DW01_add_7<BR></TD>
    <TR>
    <TD>SUM[0] = A[0]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: designs/fir_16tap.mapped.v<BR></TD>
    <TR>
    <TD>Module Name: fir_16tap_DW_mult_uns_2<BR></TD>
    <TR>
    <TD>product[1] = a[0]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: designs/fir_16tap.mapped.v<BR></TD>
    <TR>
    <TD>Module Name: fir_16tap_DW_mult_uns_3<BR></TD>
    <TR>
    <TD>product[2] = a[1]<BR></TD>
    <TR>
    <TD>product[1] = a[0]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: designs/fir_16tap.mapped.v<BR></TD>
    <TR>
    <TD>Module Name: fir_16tap_DW_mult_uns_4<BR></TD>
    <TR>
    <TD>product[1] = a[1]<BR></TD>
    <TR>
    <TD>product[0] = a[0]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: designs/fir_16tap.mapped.v<BR></TD>
    <TR>
    <TD>Module Name: fir_16tap_DW_mult_uns_5<BR></TD>
    <TR>
    <TD>product[1] = a[1]<BR></TD>
    <TR>
    <TD>product[0] = a[0]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: designs/fir_16tap.mapped.v<BR></TD>
    <TR>
    <TD>Module Name: fir_16tap_DW_mult_uns_6<BR></TD>
    <TR>
    <TD>product[0] = a[0]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: designs/fir_16tap.mapped.v<BR></TD>
    <TR>
    <TD>Module Name: fir_16tap_DW_mult_uns_7<BR></TD>
    <TR>
    <TD>product[1] = a[0]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: designs/fir_16tap.mapped.v<BR></TD>
    <TR>
    <TD>Module Name: fir_16tap_DW_mult_uns_8<BR></TD>
    <TR>
    <TD>product[0] = a[0]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: designs/fir_16tap.mapped.v<BR></TD>
    <TR>
    <TD>Module Name: fir_16tap_DW_mult_uns_9<BR></TD>
    <TR>
    <TD>product[1] = a[1]<BR></TD>
    <TR>
    <TD>product[0] = a[0]<BR></TD>
    <TR>
    <TD>product[2] = a[2]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: designs/fir_16tap.mapped.v<BR></TD>
    <TR>
    <TD>Module Name: fir_16tap_DW_mult_uns_10<BR></TD>
    <TR>
    <TD>product[2] = a[0]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: designs/fir_16tap.mapped.v<BR></TD>
    <TR>
    <TD>Module Name: fir_16tap<BR></TD>
    <TR>
    <TD>y[31] = 1'b0<BR></TD>
    <TR>
    <TD>y[30] = 1'b0<BR></TD>
    <TR>
    <TD>y[29] = 1'b0<BR></TD>
    <TR>
    <TD>y[28] = 1'b0<BR></TD>
    <TR>
    <TD>y[27] = 1'b0<BR></TD>
</TABLE>
<P>

</BODY>
</HTML>
