<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="encdec" language="c" vlnv="xilinx.com:hls:encdec:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false">
      <port name="M_AXI_M_AXI" mode="master" range="0xFFFFFFFF" dataWidth="16" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_S_AXI_BUNDLE" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
      <arg name="a" addressQualifier="0" id="0" port="S_AXI_S_AXI_BUNDLE" size="0x4" offset="0x200" hostOffset="0x0" hostSize="0x4" type="unsigned short[]"/>
      <arg name="c1" addressQualifier="0" id="1" port="S_AXI_S_AXI_BUNDLE" size="0x4" offset="0x400" hostOffset="0x0" hostSize="0x4" type="unsigned short[]"/>
      <arg name="c2" addressQualifier="0" id="2" port="S_AXI_S_AXI_BUNDLE" size="0x4" offset="0x600" hostOffset="0x0" hostSize="0x4" type="unsigned short[]"/>
      <arg name="m" addressQualifier="0" id="3" port="S_AXI_S_AXI_BUNDLE" size="0x4" offset="0x800" hostOffset="0x0" hostSize="0x4" type="unsigned short[]"/>
      <arg name="p" addressQualifier="0" id="4" port="S_AXI_S_AXI_BUNDLE" size="0x4" offset="0xA00" hostOffset="0x0" hostSize="0x4" type="unsigned short[]"/>
      <arg name="r2" addressQualifier="0" id="5" port="S_AXI_S_AXI_BUNDLE" size="0x4" offset="0xC00" hostOffset="0x0" hostSize="0x4" type="unsigned short[]"/>
      <arg name="arr" addressQualifier="1" id="6" port="M_AXI_M_AXI" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="unsigned short[]"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
