Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 84eca8da9dac464b999ea716abd15e14 --incr --debug typical --relax --mt 2 -d SIMULATION= -L microblaze_v11_0_0 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L iomodule_v3_1_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Root_behav xil_defaultlib.Root xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/Anon/Dropbox/projects/UAH/S2019/CPE526/project/CustomController/CustomController.srcs/sources_1/ip/ddr4_phy_0/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/Anon/Dropbox/projects/UAH/S2019/CPE526/project/CustomController/CustomController.srcs/sources_1/ip/ddr4_phy_0/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1777 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=21.0,...
Compiling module xil_defaultlib.ddr4_v2_2_6_infrastructure(CLKIN...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE4_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=11,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(T...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.ddr4_phy_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_phy_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze...
Compiling module xil_defaultlib.ddr4_v2_2_6_cal_cplx_data(DBYTES...
Compiling module xil_defaultlib.ddr4_v2_2_6_cal_cplx(DBYTES=8,AB...
Compiling module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(ODTWR=16'...
Compiling module xil_defaultlib.ddr4_v2_2_6_cal_addr_decode(MEMO...
Compiling module xil_defaultlib.ddr4_v2_2_6_cal_config_rom(MEM0=...
Compiling module xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave...
Compiling module xil_defaultlib.ddr4_v2_2_6_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_6_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_6_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_6_cal_sync(WIDTH=1,MAX...
Compiling module xil_defaultlib.ddr4_v2_2_6_cal_sync(WIDTH=9,MAX...
Compiling module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_6_bram_tdp(INIT=2304'b...
Compiling module xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod(SIZE=368...
Compiling module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram(SPREAD...
Compiling module xil_defaultlib.ddr4_v2_2_6_cal(ABITS=17,CKEBITS...
Compiling module xil_defaultlib.ddr4_v2_2_6_cal_rd_en(RL=32'b010...
Compiling module xil_defaultlib.ddr4_v2_2_6_cal_read(DBYTES=8,RL...
Compiling module xil_defaultlib.ddr4_v2_2_6_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_6_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_6_cal_write(DBYTES=8,D...
Compiling module xil_defaultlib.ddr4_v2_2_6_cal_pi(DBYTES=8,DBYT...
Compiling module xil_defaultlib.ddr4_v2_2_6_cal_top(ABITS=17,COL...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111100000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110000001111010...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT6_2(INIT=64'b0111100010000111...
Compiling module unisims_ver.LUT6_2(INIT=64'b1000011101111000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111100000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100010001000100...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010001111100...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010001011110...
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_phy_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_phy_0_ddr4_cal_riu(TCQ=100....
Compiling module xil_defaultlib.ddr4_v2_2_6_cal_sync(WIDTH=1,MAX...
Compiling module xil_defaultlib.ddr4_v2_2_6_cal_sync(WIDTH=32,MA...
Compiling module xil_defaultlib.ddr4_v2_2_6_cal_sync(WIDTH=1,MAX...
Compiling module xil_defaultlib.ddr4_v2_2_6_cal_sync(WIDTH=20,MA...
Compiling module xil_defaultlib.ddr4_v2_2_6_cal_sync(WIDTH=32,TC...
Compiling module xil_defaultlib.ddr4_v2_2_6_cal_sync(WIDTH=1,TCQ...
Compiling module xil_defaultlib.ddr4_phy_0_ddr4_default
Compiling module xil_defaultlib.ddr4_phy_0
Compiling module xil_defaultlib.Root
Compiling module xil_defaultlib.glbl
Built simulation snapshot Root_behav
