[build-system]
requires = ["setuptools"]
build-backend = "setuptools.build_meta"

[project]
name = "uvm_tb_gen"
version = "0.1.3"
description = "An automation tool that generates complete UVM testbench infrastructure with dynamic configuration for interfaces, agents, environments, and tests."
authors = [{ name = "Vinay Kumar Kadirika" }]
requires-python = ">=3.8"
readme = "README.md"
keywords = ["UVM", "SystemVerilog", "Verification", "VLSI", "EDA", "Testbench", "Automation"]
classifiers = [
    "Programming Language :: Python :: 3",
    "Programming Language :: Python :: 3 :: Only",
    "Operating System :: POSIX :: Linux",
    "Topic :: Software Development :: Code Generators",
    "Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)",
    "Intended Audience :: Developers",
    "Intended Audience :: Science/Research"
]

[project.scripts]
uvm_tb_gen = "uvm_tb_gen.run:main"


