{
  "comments": [
    {
      "key": {
        "uuid": "fcb38787_70b53b52",
        "filename": "build-data/packages/vpp.mk",
        "patchSetId": 3
      },
      "lineNbr": 46,
      "author": {
        "id": 49
      },
      "writtenOn": "2018-02-23T18:52:04Z",
      "side": 1,
      "message": "Which platform uses 32B cache line?",
      "range": {
        "startLine": 44,
        "startChar": 0,
        "endLine": 46,
        "endChar": 5
      },
      "revId": "528a4aa0030cc79bbd59a9596290a682b6f13839",
      "serverId": "6d2eb258-4fe2-443e-8a38-ca81da23d4c2",
      "unresolved": false
    },
    {
      "key": {
        "uuid": "b20c8da6_b789da6d",
        "filename": "build-data/packages/vpp.mk",
        "patchSetId": 3
      },
      "lineNbr": 46,
      "author": {
        "id": 618
      },
      "writtenOn": "2018-02-26T09:02:52Z",
      "side": 1,
      "message": "Looking here: infocenter.arm.com/help/topic/com.arm.doc.dui0575e/CACFBGAJ.html\nIt says that the cache-log2linelen is configurable within range 4-8, defaults to 6\n\nHowever, if we look to dpdk\u0027s rte_memory.h, only 6 and 7 are supported (default is 6) so any other cache line length would probably not make sense, and would only make sense without dpdk.",
      "parentUuid": "fcb38787_70b53b52",
      "range": {
        "startLine": 44,
        "startChar": 0,
        "endLine": 46,
        "endChar": 5
      },
      "revId": "528a4aa0030cc79bbd59a9596290a682b6f13839",
      "serverId": "6d2eb258-4fe2-443e-8a38-ca81da23d4c2",
      "unresolved": false
    }
  ]
}