<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2//EN">
<!--
Generated by ST-Developer EXPRESS to HTML Converter
from <A HREF="http://www.steptools.com" TARGET="_top">STEP Tools, Inc.</A>

Generated on 2003-06-20T12:24:26-04:00
-->
<HTML><HEAD><TITLE>RULE analytical_model_port_unique_constraint</TITLE></HEAD>
<BODY bgcolor=#ffffff>
<H1>RULE analytical_model_port_unique_constraint</H1>
<PRE>


   <B>RULE</B> <A name="electronic_assembly_interconnect_and_packaging_design.analytical_model_port_unique_constraint">analytical_model_port_unique_constraint</A> <B>FOR</B> <B>(</B><A href='e_25.htm'>analytical_model_port</A> <B>)</B><B>;</B>
   <B>LOCAL</B>
      <A name="electronic_assembly_interconnect_and_packaging_design.analytical_model_port_unique_constraint.name_bag">name_bag</A> <B>:</B> <B>BAG</B> <B>OF</B> <B>STRING</B> <B>:=</B> <B>[</B><B>]</B><B>;</B>
      <A name="electronic_assembly_interconnect_and_packaging_design.analytical_model_port_unique_constraint.amp_bag">amp_bag</A> <B>:</B> <B>BAG</B> <B>OF</B> <A href='e_25.htm'>analytical_model_port</A><B>;</B>
      <A name="electronic_assembly_interconnect_and_packaging_design.analytical_model_port_unique_constraint.rr_bag">rr_bag</A> <B>:</B> <B>BAG</B> <B>OF</B> <A href='e_639.htm'>representation_relationship</A><B>;</B>
      <A name="electronic_assembly_interconnect_and_packaging_design.analytical_model_port_unique_constraint.pass">pass</A> <B>:</B> <B>BOOLEAN</B> <B>:=</B> TRUE<B>;</B>
      <A name="electronic_assembly_interconnect_and_packaging_design.analytical_model_port_unique_constraint.am_bag">am_bag</A> <B>:</B> <B>BAG</B> <B>OF</B> <A href='e_22.htm'>analytical_model</A><B>;</B>
   <B>END_LOCAL</B><B>;</B>
      <B>REPEAT</B> <A name="electronic_assembly_interconnect_and_packaging_design.analytical_model_port_unique_constraint.$REPEAT$71.i">i</A> <B>:=</B> 1 <B>TO</B> <B>SIZEOF</B><B>(</B>analytical_model_port<B>)</B> <B>BY</B> 1<B>;</B>
         <B>IF</B> <B>EXISTS</B><B>(</B>analytical_model_port<B>[</B>i<B>]</B><B>.</B>name<B>)</B> <B>THEN</B>
            <B>IF</B> <B>NOT</B> <B>(</B>analytical_model_port<B>[</B>i<B>]</B><B>.</B>name <B>IN</B> name_bag<B>)</B> <B>THEN</B>
               name_bag <B>:=</B> name_bag <B>+</B> analytical_model_port<B>[</B>i<B>]</B><B>.</B>name<B>;</B>
            <B>END_IF</B><B>;</B>
         <B>END_IF</B><B>;</B>
      <B>END_REPEAT</B><B>;</B>
      <B>REPEAT</B> <A name="electronic_assembly_interconnect_and_packaging_design.analytical_model_port_unique_constraint.$REPEAT$72.i">i</A> <B>:=</B> 1 <B>TO</B> <B>SIZEOF</B><B>(</B>name_bag<B>)</B> <B>BY</B> 1<B>;</B>
         <B>IF</B> <B>NOT</B> pass <B>THEN</B>
            <B>ESCAPE</B><B>;</B>
         <B>END_IF</B><B>;</B>
         amp_bag <B>:=</B> <B>QUERY</B> <B>(</B><A name="electronic_assembly_interconnect_and_packaging_design.analytical_model_port_unique_constraint.$REPEAT$72.$QUERY$1816.amp">amp</A> <B>&lt;*</B> analytical_model_port<B>|</B> amp<B>\</B><A href='e_635.htm'>representation</A><B>.</B><A href='d_name.html'>name</A> <B>=</B> name_bag<B>[</B>i<B>]</B><B>)</B><B>;</B>
         am_bag <B>:=</B> <B>[</B><B>]</B><B>;</B>
         <B>REPEAT</B> <A name="electronic_assembly_interconnect_and_packaging_design.analytical_model_port_unique_constraint.$REPEAT$72.$REPEAT$73.j">j</A> <B>:=</B> 1 <B>TO</B> <B>SIZEOF</B><B>(</B>amp_bag<B>)</B> <B>BY</B> 1<B>;</B>
            <B>IF</B> <B>NOT</B> pass <B>THEN</B>
               <B>ESCAPE</B><B>;</B>
            <B>END_IF</B><B>;</B>
            rr_bag <B>:=</B> <B>QUERY</B> <B>(</B><A name="electronic_assembly_interconnect_and_packaging_design.analytical_model_port_unique_constraint.$REPEAT$72.$REPEAT$73.$QUERY$1817.rr">rr</A> <B>&lt;*</B> <B>USEDIN</B><B>(</B>amp_bag<B>[</B>j<B>]</B><B>,</B> 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' <B>+</B> 'REPRESENTATION_RELATIONSHIP.REP_2'<B>)</B><B>|</B> <B>(</B>rr<B>\</B><A href='e_639.htm'>representation_relationship</A><B>.</B><A href='d_name.html'>name</A> <B>=</B> 'access mechanism'<B>)</B> <B>AND</B> <B>(</B>'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' <B>+</B> 'ANALYTICAL_MODEL' <B>IN</B> <B>TYPEOF</B><B>(</B>rr<B>.</B>rep_1<B>)</B><B>)</B><B>)</B><B>;</B>
            <B>REPEAT</B> <A name="electronic_assembly_interconnect_and_packaging_design.analytical_model_port_unique_constraint.$REPEAT$72.$REPEAT$73.$REPEAT$74.k">k</A> <B>:=</B> 1 <B>TO</B> <B>SIZEOF</B><B>(</B>rr_bag<B>)</B> <B>BY</B> 1<B>;</B>
               <B>IF</B> <B>EXISTS</B><B>(</B>rr_bag<B>[</B>k<B>]</B><B>.</B>rep_1<B>)</B> <B>THEN</B>
                  <B>IF</B> rr_bag<B>[</B>k<B>]</B><B>.</B>rep_1 <B>IN</B> am_bag <B>THEN</B>
                     pass <B>:=</B> FALSE<B>;</B>
                     <B>ESCAPE</B><B>;</B>
                  <B>ELSE</B>
                     am_bag <B>:=</B> am_bag <B>+</B> rr_bag<B>[</B>k<B>]</B><B>.</B>rep_1<B>;</B>
                  <B>END_IF</B><B>;</B>
               <B>END_IF</B><B>;</B>
            <B>END_REPEAT</B><B>;</B>
         <B>END_REPEAT</B><B>;</B>
      <B>END_REPEAT</B><B>;</B>
   <B>WHERE</B>
      <A name="electronic_assembly_interconnect_and_packaging_design.analytical_model_port_unique_constraint.WR1">WR1</A><B>:</B>
         pass<B>;</B>
   <B>END_RULE</B><B>;</B>
</PRE></BODY></HMTL>
</BODY></HTML>