// ADS I Class Project
// Single-Cycle RISC-V Core
//
// Chair of Electronic Design Automation, RPTU in Kaiserslautern
// File created on 12/19/2023 by Tobias Jauch (@tojauch)

package MultiCycleRV32I

import chisel3._
import chisel3.util._

import core_tile._

class MultiCycleRV32I (BinaryFile: String) extends Module {

  val io = IO(new Bundle {
    val result    = Output(UInt(32.W))
    })

  val core = Module(new MultiCycleRV32Icore(BinaryFile))

  io.result       := core.io.check_res

}

