// Seed: 4127881157
module module_0 #(
    parameter id_1 = 32'd90
) ();
  integer [1 : -1] _id_1;
  ;
  wire [id_1 : id_1] id_2;
endmodule
module module_1 #(
    parameter id_4 = 32'd99
) (
    input supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wor id_3,
    input wand _id_4,
    input wor id_5,
    input supply0 id_6,
    output wor id_7,
    input wor id_8,
    output uwire id_9,
    input wor id_10,
    input tri1 id_11,
    input wand id_12
);
  supply0 id_14 = -1;
  wire id_15;
  logic [id_4 : 1] id_16;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  parameter [-1 : 1] id_17 = 1;
  assign id_14 = id_3 - id_5#(
      .id_2 (1 & -1),
      .id_16(1),
      .id_6 (-1),
      .id_3 (""),
      .id_4 (1),
      .id_17(-1 ? 1 : -1)
  );
endmodule
