{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xcku040-ffva1156-2-i",
      "gen_directory": "../../../../basic.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2"
    },
    "design_tree": {
      "ddr4_0": ""
    },
    "components": {
      "ddr4_0": {
        "vlnv": "xilinx.com:ip:ddr4:2.2",
        "xci_name": "design_1_ddr4_0_0",
        "xci_path": "ip\\design_1_ddr4_0_0\\design_1_ddr4_0_0.xci",
        "inst_hier_path": "ddr4_0",
        "addressing": {
          "memory_maps": {
            "C0_DDR4_MEMORY_MAP": {
              "address_blocks": {
                "C0_DDR4_ADDRESS_BLOCK": {
                  "base_address": "0",
                  "range": "512M",
                  "width": "29",
                  "usage": "memory"
                }
              }
            }
          }
        },
        "interface_ports": {
          "C0_DDR4_S_AXI": {
            "mode": "Slave",
            "memory_map_ref": "C0_DDR4_MEMORY_MAP"
          }
        }
      }
    }
  }
}