
*** Running vivado
    with args -log DAC.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DAC.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source DAC.tcl -notrace
Command: synth_design -top DAC -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8448
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1125.887 ; gain = 12.840
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DAC' [D:/DX2201_lucre/DAC/DAC.srcs/sources_1/new/DAC.vhd:19]
INFO: [Synth 8-3491] module 'LED_show' declared at 'D:/DX2201_lucre/DAC/DAC.srcs/sources_1/new/LED_show.vhd:6' bound to instance 'led_inst' of component 'LED_show' [D:/DX2201_lucre/DAC/DAC.srcs/sources_1/new/DAC.vhd:59]
INFO: [Synth 8-638] synthesizing module 'LED_show' [D:/DX2201_lucre/DAC/DAC.srcs/sources_1/new/LED_show.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'LED_show' (1#1) [D:/DX2201_lucre/DAC/DAC.srcs/sources_1/new/LED_show.vhd:13]
INFO: [Synth 8-3491] module 'jc_wave' declared at 'D:/DX2201_lucre/DAC/DAC.srcs/sources_1/new/jc_wave.vhd:5' bound to instance 'jc_inst' of component 'jc_wave' [D:/DX2201_lucre/DAC/DAC.srcs/sources_1/new/DAC.vhd:60]
INFO: [Synth 8-638] synthesizing module 'jc_wave' [D:/DX2201_lucre/DAC/DAC.srcs/sources_1/new/jc_wave.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'jc_wave' (2#1) [D:/DX2201_lucre/DAC/DAC.srcs/sources_1/new/jc_wave.vhd:12]
INFO: [Synth 8-3491] module 'ak_wave' declared at 'D:/DX2201_lucre/DAC/DAC.srcs/sources_1/new/ak_wave.vhd:5' bound to instance 'ak_inst' of component 'ak_wave' [D:/DX2201_lucre/DAC/DAC.srcs/sources_1/new/DAC.vhd:61]
INFO: [Synth 8-638] synthesizing module 'ak_wave' [D:/DX2201_lucre/DAC/DAC.srcs/sources_1/new/ak_wave.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ak_wave' (3#1) [D:/DX2201_lucre/DAC/DAC.srcs/sources_1/new/ak_wave.vhd:12]
INFO: [Synth 8-3491] module 'sine_wave' declared at 'D:/DX2201_lucre/DAC/DAC.srcs/sources_1/new/sin_wave.vhd:7' bound to instance 'sin_inst' of component 'sine_wave' [D:/DX2201_lucre/DAC/DAC.srcs/sources_1/new/DAC.vhd:62]
INFO: [Synth 8-638] synthesizing module 'sine_wave' [D:/DX2201_lucre/DAC/DAC.srcs/sources_1/new/sin_wave.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'sine_wave' (4#1) [D:/DX2201_lucre/DAC/DAC.srcs/sources_1/new/sin_wave.vhd:14]
WARNING: [Synth 8-614] signal 'led0' is read in the process but is not in the sensitivity list [D:/DX2201_lucre/DAC/DAC.srcs/sources_1/new/DAC.vhd:89]
WARNING: [Synth 8-614] signal 'led1' is read in the process but is not in the sensitivity list [D:/DX2201_lucre/DAC/DAC.srcs/sources_1/new/DAC.vhd:89]
WARNING: [Synth 8-614] signal 'led2' is read in the process but is not in the sensitivity list [D:/DX2201_lucre/DAC/DAC.srcs/sources_1/new/DAC.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'DAC' (5#1) [D:/DX2201_lucre/DAC/DAC.srcs/sources_1/new/DAC.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1179.398 ; gain = 66.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1179.398 ; gain = 66.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1179.398 ; gain = 66.352
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1179.398 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DX2201_lucre/DAC/DAC.srcs/constrs_1/new/DAC.xdc]
Finished Parsing XDC File [D:/DX2201_lucre/DAC/DAC.srcs/constrs_1/new/DAC.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/DX2201_lucre/DAC/DAC.srcs/constrs_1/new/DAC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1290.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1290.195 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1290.195 ; gain = 177.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1290.195 ; gain = 177.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1290.195 ; gain = 177.148
---------------------------------------------------------------------------------
WARNING: [Synth 8-6040] Register addr_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-327] inferring latch for variable 'led0_reg' [D:/DX2201_lucre/DAC/DAC.srcs/sources_1/new/DAC.vhd:92]
WARNING: [Synth 8-327] inferring latch for variable 'led1_reg' [D:/DX2201_lucre/DAC/DAC.srcs/sources_1/new/DAC.vhd:93]
WARNING: [Synth 8-327] inferring latch for variable 'led2_reg' [D:/DX2201_lucre/DAC/DAC.srcs/sources_1/new/DAC.vhd:94]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1290.195 ; gain = 177.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   14 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   14 Bit        Muxes := 4     
	   3 Input   14 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6040] Register sin_inst/addr_reg_rep_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1290.195 ; gain = 177.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+----------------------+---------------+----------------+
|Module Name | RTL Object           | Depth x Width | Implemented As | 
+------------+----------------------+---------------+----------------+
|sine_wave   | sine_lut[0]          | 256x14        | LUT            | 
|DAC         | sin_inst/sine_lut[0] | 256x14        | LUT            | 
+------------+----------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1290.195 ; gain = 177.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1290.195 ; gain = 177.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1296.238 ; gain = 183.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1303.695 ; gain = 190.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1303.695 ; gain = 190.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1303.695 ; gain = 190.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1303.695 ; gain = 190.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1303.695 ; gain = 190.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1303.695 ; gain = 190.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    19|
|3     |LUT1   |    20|
|4     |LUT2   |     5|
|5     |LUT3   |     7|
|6     |LUT4   |     8|
|7     |LUT5   |    16|
|8     |LUT6   |    74|
|9     |MUXF7  |    22|
|10    |MUXF8  |    10|
|11    |FDRE   |    79|
|12    |LD     |     3|
|13    |IBUF   |     5|
|14    |OBUF   |    20|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1303.695 ; gain = 190.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1303.695 ; gain = 79.852
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1303.695 ; gain = 190.648
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1315.727 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1315.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1315.727 ; gain = 202.680
INFO: [Common 17-1381] The checkpoint 'D:/DX2201_lucre/DAC/DAC.runs/synth_1/DAC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DAC_utilization_synth.rpt -pb DAC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 19 22:19:48 2024...
