

================================================================
== Vivado HLS Report for 'AXI_DMA_SLAVE'
================================================================
* Date:           Wed Jun 12 19:02:32 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ULTRA_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.950|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  434|  8323090|  434|  8323090|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |       Trip      |          |
        | Loop Name|  min  |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +----------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |- Loop 1  |  65536|  8323072|         2|          1|          1| 65536 ~ 8323072 |    yes   |
        |- Loop 2  |    416|    18560|         2|          1|          1|   416 ~ 18560   |    yes   |
        +----------+-------+---------+----------+-----------+-----------+-----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 18 19 }
  Pipeline-1 : II = 1, D = 2, States = { 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (!tmp_s)
	21  / (tmp_s)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	20  / (!tmp_190)
	19  / (tmp_190)
19 --> 
	18  / true
20 --> 
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	30  / (!tmp_189)
	29  / (tmp_189)
29 --> 
	28  / true
30 --> 
	20  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.00ns)   --->   "%empty = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:7]   --->   Operation 31 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 32 [1/2] (0.00ns)   --->   "%empty = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:7]   --->   Operation 32 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i16, i1 } %empty, 0" [ULTRA_HLS/axi_dma_slave.h:7]   --->   Operation 33 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V)" [ULTRA_HLS/axi_dma_slave.h:9]   --->   Operation 34 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 35 [2/2] (0.00ns)   --->   "%empty_137 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:11]   --->   Operation 35 'read' 'empty_137' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 36 [1/1] (2.42ns)   --->   "%tmp_s = icmp eq i16 %tmp_data_V, 0" [ULTRA_HLS/axi_dma_slave.h:39]   --->   Operation 36 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 37 [1/2] (0.00ns)   --->   "%empty_137 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:11]   --->   Operation 37 'read' 'empty_137' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i16, i1 } %empty_137, 0" [ULTRA_HLS/axi_dma_slave.h:11]   --->   Operation 38 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_1)" [ULTRA_HLS/axi_dma_slave.h:13]   --->   Operation 39 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 40 [2/2] (0.00ns)   --->   "%empty_138 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:15]   --->   Operation 40 'read' 'empty_138' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 41 [1/2] (0.00ns)   --->   "%empty_138 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:15]   --->   Operation 41 'read' 'empty_138' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i16, i1 } %empty_138, 0" [ULTRA_HLS/axi_dma_slave.h:15]   --->   Operation 42 'extractvalue' 'tmp_data_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_2)" [ULTRA_HLS/axi_dma_slave.h:17]   --->   Operation 43 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_4 : Operation 44 [2/2] (0.00ns)   --->   "%empty_139 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:19]   --->   Operation 44 'read' 'empty_139' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 45 [1/2] (0.00ns)   --->   "%empty_139 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:19]   --->   Operation 45 'read' 'empty_139' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue { i16, i1 } %empty_139, 0" [ULTRA_HLS/axi_dma_slave.h:19]   --->   Operation 46 'extractvalue' 'tmp_data_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_3)" [ULTRA_HLS/axi_dma_slave.h:21]   --->   Operation 47 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 48 [2/2] (0.00ns)   --->   "%empty_140 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:23]   --->   Operation 48 'read' 'empty_140' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 49 [1/2] (0.00ns)   --->   "%empty_140 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:23]   --->   Operation 49 'read' 'empty_140' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue { i16, i1 } %empty_140, 0" [ULTRA_HLS/axi_dma_slave.h:23]   --->   Operation 50 'extractvalue' 'tmp_data_V_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_4)" [ULTRA_HLS/axi_dma_slave.h:25]   --->   Operation 51 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_6 : Operation 52 [2/2] (0.00ns)   --->   "%empty_141 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:27]   --->   Operation 52 'read' 'empty_141' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 2.18>
ST_7 : Operation 53 [1/2] (0.00ns)   --->   "%empty_141 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:27]   --->   Operation 53 'read' 'empty_141' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = extractvalue { i16, i1 } %empty_141, 0" [ULTRA_HLS/axi_dma_slave.h:27]   --->   Operation 54 'extractvalue' 'tmp_data_V_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_5)" [ULTRA_HLS/axi_dma_slave.h:29]   --->   Operation 55 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 56 [2/2] (0.00ns)   --->   "%empty_142 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:31]   --->   Operation 56 'read' 'empty_142' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 57 [1/2] (0.00ns)   --->   "%empty_142 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:31]   --->   Operation 57 'read' 'empty_142' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = extractvalue { i16, i1 } %empty_142, 0" [ULTRA_HLS/axi_dma_slave.h:31]   --->   Operation 58 'extractvalue' 'tmp_data_V_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_6)" [ULTRA_HLS/axi_dma_slave.h:33]   --->   Operation 59 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_8 : Operation 60 [2/2] (0.00ns)   --->   "%empty_143 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:35]   --->   Operation 60 'read' 'empty_143' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str176, i32 0, i32 0, [1 x i8]* @p_str177, [1 x i8]* @p_str178, [1 x i8]* @p_str179, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str180, [1 x i8]* @p_str181)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_in_V_data_V, i1* %stream_in_V_last, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/2] (0.00ns)   --->   "%empty_143 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:35]   --->   Operation 63 'read' 'empty_143' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_data_V_7 = extractvalue { i16, i1 } %empty_143, 0" [ULTRA_HLS/axi_dma_slave.h:35]   --->   Operation 64 'extractvalue' 'tmp_data_V_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_7)" [ULTRA_HLS/axi_dma_slave.h:37]   --->   Operation 65 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %1, label %4" [ULTRA_HLS/axi_dma_slave.h:39]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i16 %tmp_data_V_5 to i32" [ULTRA_HLS/axi_dma_slave.h:52]   --->   Operation 67 'sext' 'lhs_V_4' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i16 %tmp_data_V_3 to i32" [ULTRA_HLS/axi_dma_slave.h:52]   --->   Operation 68 'sext' 'rhs_V_4' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_188 = sext i16 %tmp_data_V_2 to i32" [ULTRA_HLS/axi_dma_slave.h:52]   --->   Operation 69 'sext' 'tmp_188' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_9 : Operation 70 [3/3] (3.89ns)   --->   "%tmp3 = mul i32 %tmp_188, %tmp_188" [ULTRA_HLS/axi_dma_slave.h:52]   --->   Operation 70 'mul' 'tmp3' <Predicate = (!tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 71 [3/3] (3.89ns)   --->   "%tmp4 = mul i32 %rhs_V_4, %lhs_V_4" [ULTRA_HLS/axi_dma_slave.h:52]   --->   Operation 71 'mul' 'tmp4' <Predicate = (!tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %tmp_data_V_3 to i32" [ULTRA_HLS/axi_dma_slave.h:41]   --->   Operation 72 'sext' 'lhs_V' <Predicate = (tmp_s)> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %tmp_data_V_4 to i32" [ULTRA_HLS/axi_dma_slave.h:41]   --->   Operation 73 'sext' 'rhs_V' <Predicate = (tmp_s)> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%p_s = sext i16 %tmp_data_V_1 to i32" [ULTRA_HLS/axi_dma_slave.h:41]   --->   Operation 74 'sext' 'p_s' <Predicate = (tmp_s)> <Delay = 0.00>
ST_9 : Operation 75 [3/3] (3.89ns)   --->   "%tmp1 = mul i32 %lhs_V, %p_s" [ULTRA_HLS/axi_dma_slave.h:41]   --->   Operation 75 'mul' 'tmp1' <Predicate = (tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 76 [3/3] (3.89ns)   --->   "%tmp2 = mul i32 %rhs_V, %rhs_V" [ULTRA_HLS/axi_dma_slave.h:41]   --->   Operation 76 'mul' 'tmp2' <Predicate = (tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.89>
ST_10 : Operation 77 [2/3] (3.89ns)   --->   "%tmp3 = mul i32 %tmp_188, %tmp_188" [ULTRA_HLS/axi_dma_slave.h:52]   --->   Operation 77 'mul' 'tmp3' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 78 [2/3] (3.89ns)   --->   "%tmp4 = mul i32 %rhs_V_4, %lhs_V_4" [ULTRA_HLS/axi_dma_slave.h:52]   --->   Operation 78 'mul' 'tmp4' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 79 [1/3] (0.00ns)   --->   "%tmp3 = mul i32 %tmp_188, %tmp_188" [ULTRA_HLS/axi_dma_slave.h:52]   --->   Operation 79 'mul' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 80 [1/3] (0.00ns)   --->   "%tmp4 = mul i32 %rhs_V_4, %lhs_V_4" [ULTRA_HLS/axi_dma_slave.h:52]   --->   Operation 80 'mul' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 3.95>
ST_12 : Operation 81 [5/5] (3.95ns)   --->   "%p_9 = mul i32 %tmp4, %tmp3" [ULTRA_HLS/axi_dma_slave.h:52]   --->   Operation 81 'mul' 'p_9' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.95>
ST_13 : Operation 82 [4/5] (3.95ns)   --->   "%p_9 = mul i32 %tmp4, %tmp3" [ULTRA_HLS/axi_dma_slave.h:52]   --->   Operation 82 'mul' 'p_9' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.95>
ST_14 : Operation 83 [3/5] (3.95ns)   --->   "%p_9 = mul i32 %tmp4, %tmp3" [ULTRA_HLS/axi_dma_slave.h:52]   --->   Operation 83 'mul' 'p_9' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.95>
ST_15 : Operation 84 [2/5] (3.95ns)   --->   "%p_9 = mul i32 %tmp4, %tmp3" [ULTRA_HLS/axi_dma_slave.h:52]   --->   Operation 84 'mul' 'p_9' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.95>
ST_16 : Operation 85 [1/5] (3.95ns)   --->   "%p_9 = mul i32 %tmp4, %tmp3" [ULTRA_HLS/axi_dma_slave.h:52]   --->   Operation 85 'mul' 'p_9' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.55>
ST_17 : Operation 86 [1/1] (2.55ns)   --->   "%KER_bound = add i32 %p_9, %lhs_V_4" [ULTRA_HLS/axi_dma_slave.h:52]   --->   Operation 86 'add' 'KER_bound' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 87 [1/1] (1.76ns)   --->   "br label %5" [ULTRA_HLS/axi_dma_slave.h:53]   --->   Operation 87 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 17> <Delay = 3.45>
ST_18 : Operation 88 [1/1] (0.00ns)   --->   "%i1 = phi i31 [ 0, %4 ], [ %i_6, %6 ]" [ULTRA_HLS/axi_dma_slave.h:53]   --->   Operation 88 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 89 [1/1] (0.00ns)   --->   "%i1_cast = zext i31 %i1 to i32" [ULTRA_HLS/axi_dma_slave.h:53]   --->   Operation 89 'zext' 'i1_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 90 [1/1] (2.47ns)   --->   "%tmp_190 = icmp slt i32 %i1_cast, %KER_bound" [ULTRA_HLS/axi_dma_slave.h:53]   --->   Operation 90 'icmp' 'tmp_190' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 91 [1/1] (2.52ns)   --->   "%i_6 = add i31 %i1, 1" [ULTRA_HLS/axi_dma_slave.h:53]   --->   Operation 91 'add' 'i_6' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %tmp_190, label %6, label %.loopexit.loopexit" [ULTRA_HLS/axi_dma_slave.h:53]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 93 [2/2] (0.00ns)   --->   "%empty_146 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:57]   --->   Operation 93 'read' 'empty_146' <Predicate = (tmp_190)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 19 <SV = 18> <Delay = 2.18>
ST_19 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_191 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [ULTRA_HLS/axi_dma_slave.h:54]   --->   Operation 94 'specregionbegin' 'tmp_191' <Predicate = (tmp_190)> <Delay = 0.00>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 416, i32 18560, i32 10632, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/axi_dma_slave.h:55]   --->   Operation 95 'speclooptripcount' <Predicate = (tmp_190)> <Delay = 0.00>
ST_19 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/axi_dma_slave.h:56]   --->   Operation 96 'specpipeline' <Predicate = (tmp_190)> <Delay = 0.00>
ST_19 : Operation 97 [1/2] (0.00ns)   --->   "%empty_146 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:57]   --->   Operation 97 'read' 'empty_146' <Predicate = (tmp_190)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_19 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_data_V_9 = extractvalue { i16, i1 } %empty_146, 0" [ULTRA_HLS/axi_dma_slave.h:57]   --->   Operation 98 'extractvalue' 'tmp_data_V_9' <Predicate = (tmp_190)> <Delay = 0.00>
ST_19 : Operation 99 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_9)" [ULTRA_HLS/axi_dma_slave.h:58]   --->   Operation 99 'write' <Predicate = (tmp_190)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_19 : Operation 100 [1/1] (0.00ns)   --->   "%empty_147 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_191)" [ULTRA_HLS/axi_dma_slave.h:59]   --->   Operation 100 'specregionend' 'empty_147' <Predicate = (tmp_190)> <Delay = 0.00>
ST_19 : Operation 101 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/axi_dma_slave.h:53]   --->   Operation 101 'br' <Predicate = (tmp_190)> <Delay = 0.00>

State 20 <SV = 18> <Delay = 0.00>
ST_20 : Operation 102 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 102 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_20 : Operation 103 [1/1] (0.00ns)   --->   "ret void" [ULTRA_HLS/axi_dma_slave.h:61]   --->   Operation 103 'ret' <Predicate = true> <Delay = 0.00>

State 21 <SV = 9> <Delay = 3.89>
ST_21 : Operation 104 [2/3] (3.89ns)   --->   "%tmp1 = mul i32 %lhs_V, %p_s" [ULTRA_HLS/axi_dma_slave.h:41]   --->   Operation 104 'mul' 'tmp1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 105 [2/3] (3.89ns)   --->   "%tmp2 = mul i32 %rhs_V, %rhs_V" [ULTRA_HLS/axi_dma_slave.h:41]   --->   Operation 105 'mul' 'tmp2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 10> <Delay = 0.00>
ST_22 : Operation 106 [1/3] (0.00ns)   --->   "%tmp1 = mul i32 %lhs_V, %p_s" [ULTRA_HLS/axi_dma_slave.h:41]   --->   Operation 106 'mul' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 107 [1/3] (0.00ns)   --->   "%tmp2 = mul i32 %rhs_V, %rhs_V" [ULTRA_HLS/axi_dma_slave.h:41]   --->   Operation 107 'mul' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 11> <Delay = 3.95>
ST_23 : Operation 108 [5/5] (3.95ns)   --->   "%IFM_bound = mul i32 %tmp2, %tmp1" [ULTRA_HLS/axi_dma_slave.h:41]   --->   Operation 108 'mul' 'IFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 12> <Delay = 3.95>
ST_24 : Operation 109 [4/5] (3.95ns)   --->   "%IFM_bound = mul i32 %tmp2, %tmp1" [ULTRA_HLS/axi_dma_slave.h:41]   --->   Operation 109 'mul' 'IFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 13> <Delay = 3.95>
ST_25 : Operation 110 [3/5] (3.95ns)   --->   "%IFM_bound = mul i32 %tmp2, %tmp1" [ULTRA_HLS/axi_dma_slave.h:41]   --->   Operation 110 'mul' 'IFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 14> <Delay = 3.95>
ST_26 : Operation 111 [2/5] (3.95ns)   --->   "%IFM_bound = mul i32 %tmp2, %tmp1" [ULTRA_HLS/axi_dma_slave.h:41]   --->   Operation 111 'mul' 'IFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 15> <Delay = 3.95>
ST_27 : Operation 112 [1/5] (3.95ns)   --->   "%IFM_bound = mul i32 %tmp2, %tmp1" [ULTRA_HLS/axi_dma_slave.h:41]   --->   Operation 112 'mul' 'IFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 113 [1/1] (1.76ns)   --->   "br label %2" [ULTRA_HLS/axi_dma_slave.h:42]   --->   Operation 113 'br' <Predicate = true> <Delay = 1.76>

State 28 <SV = 16> <Delay = 3.45>
ST_28 : Operation 114 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %1 ], [ %i_s, %3 ]" [ULTRA_HLS/axi_dma_slave.h:42]   --->   Operation 114 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 115 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i to i32" [ULTRA_HLS/axi_dma_slave.h:42]   --->   Operation 115 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 116 [1/1] (2.47ns)   --->   "%tmp_189 = icmp slt i32 %i_cast, %IFM_bound" [ULTRA_HLS/axi_dma_slave.h:42]   --->   Operation 116 'icmp' 'tmp_189' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 117 [1/1] (2.52ns)   --->   "%i_s = add i31 %i, 1" [ULTRA_HLS/axi_dma_slave.h:42]   --->   Operation 117 'add' 'i_s' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %tmp_189, label %3, label %.loopexit.loopexit22" [ULTRA_HLS/axi_dma_slave.h:42]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 119 [2/2] (0.00ns)   --->   "%empty_144 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:46]   --->   Operation 119 'read' 'empty_144' <Predicate = (tmp_189)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 29 <SV = 17> <Delay = 2.18>
ST_29 : Operation 120 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [ULTRA_HLS/axi_dma_slave.h:43]   --->   Operation 120 'specregionbegin' 'tmp' <Predicate = (tmp_189)> <Delay = 0.00>
ST_29 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 65536, i32 8323072, i32 4194304, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/axi_dma_slave.h:44]   --->   Operation 121 'speclooptripcount' <Predicate = (tmp_189)> <Delay = 0.00>
ST_29 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/axi_dma_slave.h:45]   --->   Operation 122 'specpipeline' <Predicate = (tmp_189)> <Delay = 0.00>
ST_29 : Operation 123 [1/2] (0.00ns)   --->   "%empty_144 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:46]   --->   Operation 123 'read' 'empty_144' <Predicate = (tmp_189)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_29 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_data_V_8 = extractvalue { i16, i1 } %empty_144, 0" [ULTRA_HLS/axi_dma_slave.h:46]   --->   Operation 124 'extractvalue' 'tmp_data_V_8' <Predicate = (tmp_189)> <Delay = 0.00>
ST_29 : Operation 125 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_8)" [ULTRA_HLS/axi_dma_slave.h:47]   --->   Operation 125 'write' <Predicate = (tmp_189)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_29 : Operation 126 [1/1] (0.00ns)   --->   "%empty_145 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)" [ULTRA_HLS/axi_dma_slave.h:48]   --->   Operation 126 'specregionend' 'empty_145' <Predicate = (tmp_189)> <Delay = 0.00>
ST_29 : Operation 127 [1/1] (0.00ns)   --->   "br label %2" [ULTRA_HLS/axi_dma_slave.h:42]   --->   Operation 127 'br' <Predicate = (tmp_189)> <Delay = 0.00>

State 30 <SV = 17> <Delay = 0.00>
ST_30 : Operation 128 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 2.43ns
The critical path consists of the following:
	axis read on port 'stream_in_V_data_V' (ULTRA_HLS/axi_dma_slave.h:7) [6]  (0 ns)
	'icmp' operation ('tmp_s', ULTRA_HLS/axi_dma_slave.h:39) [30]  (2.43 ns)

 <State 3>: 2.19ns
The critical path consists of the following:
	axis read on port 'stream_in_V_data_V' (ULTRA_HLS/axi_dma_slave.h:11) [9]  (0 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/axi_dma_slave.h:13) [11]  (2.19 ns)

 <State 4>: 2.19ns
The critical path consists of the following:
	axis read on port 'stream_in_V_data_V' (ULTRA_HLS/axi_dma_slave.h:15) [12]  (0 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/axi_dma_slave.h:17) [14]  (2.19 ns)

 <State 5>: 2.19ns
The critical path consists of the following:
	axis read on port 'stream_in_V_data_V' (ULTRA_HLS/axi_dma_slave.h:19) [15]  (0 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/axi_dma_slave.h:21) [17]  (2.19 ns)

 <State 6>: 2.19ns
The critical path consists of the following:
	axis read on port 'stream_in_V_data_V' (ULTRA_HLS/axi_dma_slave.h:23) [18]  (0 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/axi_dma_slave.h:25) [20]  (2.19 ns)

 <State 7>: 2.19ns
The critical path consists of the following:
	axis read on port 'stream_in_V_data_V' (ULTRA_HLS/axi_dma_slave.h:27) [21]  (0 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/axi_dma_slave.h:29) [23]  (2.19 ns)

 <State 8>: 2.19ns
The critical path consists of the following:
	axis read on port 'stream_in_V_data_V' (ULTRA_HLS/axi_dma_slave.h:31) [24]  (0 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/axi_dma_slave.h:33) [26]  (2.19 ns)

 <State 9>: 3.89ns
The critical path consists of the following:
	'mul' operation ('tmp4', ULTRA_HLS/axi_dma_slave.h:52) [37]  (3.89 ns)

 <State 10>: 3.89ns
The critical path consists of the following:
	'mul' operation ('tmp3', ULTRA_HLS/axi_dma_slave.h:52) [36]  (3.89 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_9', ULTRA_HLS/axi_dma_slave.h:52) [38]  (3.95 ns)

 <State 13>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_9', ULTRA_HLS/axi_dma_slave.h:52) [38]  (3.95 ns)

 <State 14>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_9', ULTRA_HLS/axi_dma_slave.h:52) [38]  (3.95 ns)

 <State 15>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_9', ULTRA_HLS/axi_dma_slave.h:52) [38]  (3.95 ns)

 <State 16>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_9', ULTRA_HLS/axi_dma_slave.h:52) [38]  (3.95 ns)

 <State 17>: 2.55ns
The critical path consists of the following:
	'add' operation ('KER_bound', ULTRA_HLS/axi_dma_slave.h:52) [39]  (2.55 ns)

 <State 18>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('tmp_190', ULTRA_HLS/axi_dma_slave.h:53) [44]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 19>: 2.19ns
The critical path consists of the following:
	axis read on port 'stream_in_V_data_V' (ULTRA_HLS/axi_dma_slave.h:57) [51]  (0 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/axi_dma_slave.h:58) [53]  (2.19 ns)

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 3.89ns
The critical path consists of the following:
	'mul' operation ('tmp1', ULTRA_HLS/axi_dma_slave.h:41) [62]  (3.89 ns)

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 3.95ns
The critical path consists of the following:
	'mul' operation ('IFM_bound', ULTRA_HLS/axi_dma_slave.h:41) [64]  (3.95 ns)

 <State 24>: 3.95ns
The critical path consists of the following:
	'mul' operation ('IFM_bound', ULTRA_HLS/axi_dma_slave.h:41) [64]  (3.95 ns)

 <State 25>: 3.95ns
The critical path consists of the following:
	'mul' operation ('IFM_bound', ULTRA_HLS/axi_dma_slave.h:41) [64]  (3.95 ns)

 <State 26>: 3.95ns
The critical path consists of the following:
	'mul' operation ('IFM_bound', ULTRA_HLS/axi_dma_slave.h:41) [64]  (3.95 ns)

 <State 27>: 3.95ns
The critical path consists of the following:
	'mul' operation ('IFM_bound', ULTRA_HLS/axi_dma_slave.h:41) [64]  (3.95 ns)

 <State 28>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('tmp_189', ULTRA_HLS/axi_dma_slave.h:42) [69]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 29>: 2.19ns
The critical path consists of the following:
	axis read on port 'stream_in_V_data_V' (ULTRA_HLS/axi_dma_slave.h:46) [76]  (0 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/axi_dma_slave.h:47) [78]  (2.19 ns)

 <State 30>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
