WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 30000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

BTB:
Basic BTB sets: 1024 ways: 8
Indirect:
history lengths: 0 0 10 16 27 44 60 96 109 219 449 487 714 1313 2146 3881 
ITTAGE tables: 64768 bytes;Region table: 240 bytes;IUM: 384 bytes;Total Storage= 65392 bytes;
RAS:
RAS size: 64
[LLC] INSTR Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] DATA  Demand IPV: 1 1 1 2 4 Prefetch IPV: 1 1 2 2 4
Berti Prefetcher
CPU 0 Entangling prefetcher
Off-chip DRAM Size: 8 GiB Channels: 2 Width: 64-bit Data Race: 6400 MT/s
[DUEL] Epoch ended. INSTR misses = 55, DATA misses = 63. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 16, DATA misses = 18. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 16, DATA misses = 16. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 5, DATA misses = 4. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 16, DATA misses = 16. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 19, DATA misses = 18. Winner = DATA
Heartbeat CPU 0 instructions: 10000002 cycles: 1714847 heartbeat IPC: 5.831 cumulative IPC: 5.831 (Simulation time: 00 hr 00 min 20 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 9. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 19, DATA misses = 19. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 111, DATA misses = 113. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 44, DATA misses = 44. Winner = INSTR
Heartbeat CPU 0 instructions: 20000008 cycles: 3431077 heartbeat IPC: 5.827 cumulative IPC: 5.829 (Simulation time: 00 hr 00 min 39 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
Heartbeat CPU 0 instructions: 30000009 cycles: 5097814 heartbeat IPC: 6 cumulative IPC: 5.885 (Simulation time: 00 hr 00 min 57 sec)
Warmup finished CPU 0 instructions: 30000009 cycles: 5097815 cumulative IPC: 5.885 (Simulation time: 00 hr 00 min 57 sec)
Warmup complete CPU 0 instructions: 30000009 cycles: 5097815 cumulative IPC: 5.885 (Simulation time: 00 hr 00 min 57 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 1. Winner = INSTR
Heartbeat CPU 0 instructions: 40000001 cycles: 6765916 heartbeat IPC: 5.995 cumulative IPC: 5.995 (Simulation time: 00 hr 01 min 18 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
Heartbeat CPU 0 instructions: 50000001 cycles: 8433724 heartbeat IPC: 5.996 cumulative IPC: 5.995 (Simulation time: 00 hr 01 min 39 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
Heartbeat CPU 0 instructions: 60000003 cycles: 10108304 heartbeat IPC: 5.972 cumulative IPC: 5.987 (Simulation time: 00 hr 01 min 59 sec)
Heartbeat CPU 0 instructions: 70000003 cycles: 11774975 heartbeat IPC: 6 cumulative IPC: 5.991 (Simulation time: 00 hr 02 min 20 sec)
[DUEL] Epoch ended. INSTR misses = 6, DATA misses = 0. Winner = DATA
Heartbeat CPU 0 instructions: 80000003 cycles: 13441934 heartbeat IPC: 5.999 cumulative IPC: 5.992 (Simulation time: 00 hr 02 min 41 sec)
Heartbeat CPU 0 instructions: 90000007 cycles: 15108778 heartbeat IPC: 5.999 cumulative IPC: 5.993 (Simulation time: 00 hr 03 min 01 sec)
Heartbeat CPU 0 instructions: 100000002 cycles: 16775543 heartbeat IPC: 6 cumulative IPC: 5.994 (Simulation time: 00 hr 03 min 22 sec)
Heartbeat CPU 0 instructions: 110000005 cycles: 18442251 heartbeat IPC: 6 cumulative IPC: 5.995 (Simulation time: 00 hr 03 min 42 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 20109011 heartbeat IPC: 6 cumulative IPC: 5.996 (Simulation time: 00 hr 04 min 03 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
*** Reached end of trace: (0, "../traces/secret_traces/crypto/crypto64.champsimtrace.xz")
[DUEL] Epoch ended. INSTR misses = 35, DATA misses = 40. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 22, DATA misses = 26. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
Heartbeat CPU 0 instructions: 130000006 cycles: 22158072 heartbeat IPC: 4.88 cumulative IPC: 5.862 (Simulation time: 00 hr 04 min 26 sec)
Simulation finished CPU 0 instructions: 100000005 cycles: 17060259 cumulative IPC: 5.862 (Simulation time: 00 hr 04 min 26 sec)
Simulation complete CPU 0 instructions: 100000005 cycles: 17060259 cumulative IPC: 5.862 (Simulation time: 00 hr 04 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/crypto/crypto64.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 5.862 instructions: 100000005 cycles: 17060259
CPU 0 Branch Prediction Accuracy: 97.54% MPKI: 0.1039 Average ROB Occupancy at Mispredict: 19.63
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00583
BRANCH_INDIRECT: 0.0452
BRANCH_CONDITIONAL: 0.0276
BRANCH_DIRECT_CALL: 0.0156
BRANCH_INDIRECT_CALL: 0.0015
BRANCH_RETURN: 0.00829

LLC TOTAL        ACCESS:      25864 HIT:      16427 MISS:       9437
LLC LOAD         ACCESS:       2729 HIT:       1435 MISS:       1294
LLC RFO          ACCESS:       5725 HIT:       4125 MISS:       1600
LLC PREFETCH     ACCESS:       7094 HIT:       3646 MISS:       3448
LLC WRITE        ACCESS:      10068 HIT:       7195 MISS:       2873
LLC TRANSLATION  ACCESS:        248 HIT:         26 MISS:        222
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 114.7 cycles
cpu0_DTLB TOTAL        ACCESS:    8280562 HIT:    8277983 MISS:       2579
cpu0_DTLB LOAD         ACCESS:    8280562 HIT:    8277983 MISS:       2579
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 16.22 cycles
cpu0_ITLB TOTAL        ACCESS:     213338 HIT:     211593 MISS:       1745
cpu0_ITLB LOAD         ACCESS:     213338 HIT:     211593 MISS:       1745
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 23.5 cycles
cpu0_L1D TOTAL        ACCESS:    9365997 HIT:    9342337 MISS:      23660
cpu0_L1D LOAD         ACCESS:    5297245 HIT:    5290194 MISS:       7051
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:     958582 HIT:     955815 MISS:       2767
cpu0_L1D WRITE        ACCESS:    3109805 HIT:    3096258 MISS:      13547
cpu0_L1D TRANSLATION  ACCESS:        365 HIT:         70 MISS:        295
cpu0_L1D PREFETCH REQUESTED:    1034516 ISSUED:     958582 USEFUL:        377 USELESS:         58
cpu0_L1D AVERAGE MISS LATENCY: 32.24 cycles
cpu0_L1I TOTAL        ACCESS:     313529 HIT:     293957 MISS:      19572
cpu0_L1I LOAD         ACCESS:     106668 HIT:     100751 MISS:       5917
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:     206861 HIT:     193206 MISS:      13655
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:     383346 ISSUED:     206861 USEFUL:       6750 USELESS:       6019
cpu0_L1I AVERAGE MISS LATENCY: 24.93 cycles
cpu0_L2C TOTAL        ACCESS:      61031 HIT:      41168 MISS:      19863
cpu0_L2C LOAD         ACCESS:       9117 HIT:       5915 MISS:       3202
cpu0_L2C RFO          ACCESS:       6093 HIT:        362 MISS:       5731
cpu0_L2C PREFETCH     ACCESS:      38524 HIT:      27842 MISS:      10682
cpu0_L2C WRITE        ACCESS:       7004 HIT:       7004 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        293 HIT:         45 MISS:        248
cpu0_L2C PREFETCH REQUESTED:      23969 ISSUED:      23672 USEFUL:       1660 USELESS:        759
cpu0_L2C AVERAGE MISS LATENCY: 68.61 cycles
cpu0_STLB TOTAL        ACCESS:       2294 HIT:       1966 MISS:        328
cpu0_STLB LOAD         ACCESS:       2294 HIT:       1966 MISS:        328
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 220 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1399
  ROW_BUFFER_MISS:       1945
 AVG DBUS CONGESTED CYCLE: 3.824
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        192
  FULL:        731

Channel 1 RQ ROW_BUFFER_HIT:       1331
  ROW_BUFFER_MISS:       1889
 AVG DBUS CONGESTED CYCLE: 3.821
WQ ROW_BUFFER_HIT: Channel 1 
  ROW_BUFFER_MISS:        185
  FULL:        658
BERTI TO_L1: 1392156 TO_L2: 407327 TO_L2_BC_MSHR: 60475
BERTI AVG_LAT: 27.1557 NUM_TRACK_LATENCY: 36796 NUM_CANT_TRACK_LATENCY: 0
BERTI CROSS_PAGE 407606 NO_CROSS_PAGE: 1391877
BERTI FOUND_BERTI: 529832 NO_FOUND_BERTI: 7081546
BERTI AVERAGE_ISSUED: 9.22431
CPU 0 L1I Entangling prefetcher final stats
IP accesses: 1f31 7cc40 8901 / 106668
IP misses: f9ad 3e6b40 23 / 5917
IP hits: 0 0 0 / 0
IP late: 7cdc 1f3700 10 / 2537
IP wrong: 7706 1dc180 12 / 5993
miss rate: 0.0554712
coverage: 0
coverage_late: 0.428765
accuracy: 0
accuracy_late: 0.297421
discarded: 0
evicts entangled j table: 0
evicts entangled k table: 886
max bb size: 49
formats: 246 0 830 411 203 443 0 
hist_lookups: 973 866 572 501 463 417 297 191 141 116 80 70 34 16 5 0 0 2345 
hist_lookups_evict: 0 %
hist_lookups_shortlat: 33.0888 %
bb_found_hist: 0 16060 6655 4439 1871 442 140 117 41 1251 52 18 3 1 139 437 1 1 339 17 505 0 626 11 0 1 8 0 0 0 302 295 367 97 0 0 0 0 0 0 0 0 0 0 0 0 0 0 234 12 9 0 0 0 0 0 0 0 0 0 0 0 0 0 
bb_found_summary: 151131 34491 4.38176
entangled_found_hist: 0 12657 4357 8506 2583 263 70 0 
entangled_found_summary: 58956 28436 2.07329
bb_ent_found_hist: 0 21333 7503 5478 1391 1033 412 262 147 25 53 31 7 0 145 6 7 0 351 0 0 0 4 649 0 0 599 0 0 0 0 1243 0 99 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 617 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
bb_ent_found_summary: 181336 41395 4.38063
