--------------------------------- Version Log ----------------------------------
Version                                 Path
System Generator                        C:/Xilinx/14.7/ISE_DS/ISE/sysgen
Matlab 8.2.0.701 (R2013b)               C:/Program Files/MATLAB/R2013b
ISE                                     C:/Xilinx/14.7/ISE_DS/ISE
--------------------------------------------------------------------------------
Summary of Errors:
Error 0001: Illegal type on port: rst
     Block: 'PWMSimulation/Counter'
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'PWMSimulation/Counter'

Details:
The rst port has data type UFix_1_0.
The rst port must be a boolean signal.

Error occurred during "Rate and Type Error Checking".

--------------------------------------------------------------------------------
