
Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = <unknown>
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = <unknown>
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_30
code version = [6,4]
producer = <unknown>
host = linux
compile_size = 64bit
compressed








.version 6.4
.target sm_30
.address_size 64



.visible .entry _Z13vecConvKernelPfS_S_Piii(
.param .u64 _Z13vecConvKernelPfS_S_Piii_param_0,
.param .u64 _Z13vecConvKernelPfS_S_Piii_param_1,
.param .u64 _Z13vecConvKernelPfS_S_Piii_param_2,
.param .u64 _Z13vecConvKernelPfS_S_Piii_param_3,
.param .u32 _Z13vecConvKernelPfS_S_Piii_param_4,
.param .u32 _Z13vecConvKernelPfS_S_Piii_param_5
)
{
.reg .pred %p<8>;
.reg .f32 %f<37>;
.reg .b32 %r<42>;
.reg .b64 %rd<37>;


ld.param.u64 %rd11, [_Z13vecConvKernelPfS_S_Piii_param_0];
ld.param.u64 %rd8, [_Z13vecConvKernelPfS_S_Piii_param_1];
ld.param.u64 %rd9, [_Z13vecConvKernelPfS_S_Piii_param_2];
ld.param.u64 %rd10, [_Z13vecConvKernelPfS_S_Piii_param_3];
ld.param.u32 %r41, [_Z13vecConvKernelPfS_S_Piii_param_4];
ld.param.u32 %r17, [_Z13vecConvKernelPfS_S_Piii_param_5];
cvta.to.global.u64 %rd1, %rd11;
mov.u32 %r18, %ctaid.x;
mov.u32 %r19, %ntid.x;
mov.u32 %r20, %tid.x;
mad.lo.s32 %r1, %r18, %r19, %r20;
add.s32 %r21, %r41, %r17;
add.s32 %r22, %r21, -2;
setp.gt.s32	%p1, %r1, %r22;
mov.f32 %f34, 0f00000000;
@%p1 bra BB0_12;

sub.s32 %r23, %r1, %r17;
mov.u32 %r24, 0;
max.s32 %r2, %r23, %r24;
min.s32 %r3, %r1, %r41;
setp.gt.s32	%p2, %r2, %r3;
@%p2 bra BB0_11;

not.b32 %r25, %r41;
not.b32 %r26, %r1;
max.s32 %r27, %r25, %r26;
neg.s32 %r28, %r27;
sub.s32 %r4, %r28, %r2;
and.b32 %r5, %r4, 3;
setp.eq.s32	%p3, %r5, 0;
mov.f32 %f34, 0f00000000;
@%p3 bra BB0_8;

setp.eq.s32	%p4, %r5, 1;
mov.f32 %f33, 0f00000000;
@%p4 bra BB0_7;

setp.eq.s32	%p5, %r5, 2;
mov.f32 %f32, 0f00000000;
@%p5 bra BB0_6;

mul.wide.s32 %rd12, %r2, 4;
add.s64 %rd13, %rd1, %rd12;
sub.s32 %r29, %r1, %r2;
cvta.to.global.u64 %rd14, %rd8;
mul.wide.s32 %rd15, %r29, 4;
add.s64 %rd16, %rd14, %rd15;
ld.global.f32 %f15, [%rd16];
ld.global.f32 %f16, [%rd13];
fma.rn.f32 %f32, %f16, %f15, 0f00000000;
add.s32 %r2, %r2, 1;

BB0_6:
mul.wide.s32 %rd17, %r2, 4;
add.s64 %rd18, %rd1, %rd17;
sub.s32 %r30, %r1, %r2;
cvta.to.global.u64 %rd19, %rd8;
mul.wide.s32 %rd20, %r30, 4;
add.s64 %rd21, %rd19, %rd20;
ld.global.f32 %f17, [%rd21];
ld.global.f32 %f18, [%rd18];
fma.rn.f32 %f33, %f18, %f17, %f32;
add.s32 %r2, %r2, 1;

BB0_7:
mul.wide.s32 %rd22, %r2, 4;
add.s64 %rd23, %rd1, %rd22;
sub.s32 %r31, %r1, %r2;
cvta.to.global.u64 %rd24, %rd8;
mul.wide.s32 %rd25, %r31, 4;
add.s64 %rd26, %rd24, %rd25;
ld.global.f32 %f19, [%rd26];
ld.global.f32 %f20, [%rd23];
fma.rn.f32 %f34, %f20, %f19, %f33;
add.s32 %r2, %r2, 1;

BB0_8:
setp.lt.u32	%p6, %r4, 4;
@%p6 bra BB0_11;

add.s32 %r40, %r2, -1;
sub.s32 %r36, %r1, %r2;
cvta.to.global.u64 %rd27, %rd8;
mul.wide.s32 %rd28, %r36, 4;
add.s64 %rd36, %rd27, %rd28;
mul.wide.s32 %rd29, %r2, 4;
add.s64 %rd35, %rd1, %rd29;

BB0_10:
ld.global.f32 %f21, [%rd36];
ld.global.f32 %f22, [%rd35];
fma.rn.f32 %f23, %f22, %f21, %f34;
ld.global.f32 %f24, [%rd36+-4];
ld.global.f32 %f25, [%rd35+4];
fma.rn.f32 %f26, %f25, %f24, %f23;
ld.global.f32 %f27, [%rd36+-8];
ld.global.f32 %f28, [%rd35+8];
fma.rn.f32 %f29, %f28, %f27, %f26;
ld.global.f32 %f30, [%rd36+-12];
ld.global.f32 %f31, [%rd35+12];
fma.rn.f32 %f34, %f31, %f30, %f29;
add.s64 %rd36, %rd36, -16;
add.s64 %rd35, %rd35, 16;
add.s32 %r40, %r40, 4;
setp.lt.s32	%p7, %r40, %r3;
@%p7 bra BB0_10;

BB0_11:
mov.u32 %r41, %r3;

BB0_12:
cvta.to.global.u64 %rd30, %rd10;
cvta.to.global.u64 %rd31, %rd9;
mul.wide.s32 %rd32, %r1, 4;
add.s64 %rd33, %rd31, %rd32;
st.global.f32 [%rd33], %f34;
add.s64 %rd34, %rd30, %rd32;
st.global.u32 [%rd34], %r41;
ret;
}


