<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.38.0 (20140413.2041)
 -->
<!-- Title: G Pages: 1 -->
<svg width="4320pt" height="1232pt"
 viewBox="0.00 0.00 4320.00 1232.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 1228)">
<title>G</title>
<polygon fill="white" stroke="none" points="-4,4 -4,-1228 4316,-1228 4316,4 -4,4"/>
<g id="clust1" class="cluster"><title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index&#61;0&#10;full_system&#61;false&#10;sim_quantum&#61;0&#10;time_sync_enable&#61;false&#10;time_sync_period&#61;100000000000&#10;time_sync_spin_threshold&#61;100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 4292,-8 4292,-8 4298,-8 4304,-14 4304,-20 4304,-20 4304,-1204 4304,-1204 4304,-1210 4298,-1216 4292,-1216 4292,-1216 20,-1216 20,-1216 14,-1216 8,-1210 8,-1204 8,-1204 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="2156" y="-1200.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="2156" y="-1185.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster"><title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags&#61;a&#10;cache_line_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;exit_on_work_items&#61;false&#10;init_param&#61;0&#10;kernel&#61;&#10;kernel_addr_check&#61;true&#10;load_addr_mask&#61;1099511627775&#10;load_offset&#61;0&#10;mem_mode&#61;atomic&#10;mem_ranges&#61;0:536870911:0:0:0:0&#10;memories&#61;system.mem_ctrls&#10;mmap_using_noreserve&#61;false&#10;multi_thread&#61;false&#10;num_work_ids&#61;16&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;readfile&#61;&#10;symbolfile&#61;&#10;thermal_components&#61;&#10;thermal_model&#61;Null&#10;work_begin_ckpt_count&#61;0&#10;work_begin_cpu_id_exit&#61;&#45;1&#10;work_begin_exit_count&#61;0&#10;work_cpus_ckpt_count&#61;0&#10;work_end_ckpt_count&#61;0&#10;work_end_exit_count&#61;0&#10;work_item_id&#61;&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 4284,-16 4284,-16 4290,-16 4296,-22 4296,-28 4296,-28 4296,-1158 4296,-1158 4296,-1164 4290,-1170 4284,-1170 4284,-1170 28,-1170 28,-1170 22,-1170 16,-1164 16,-1158 16,-1158 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="2156" y="-1154.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="2156" y="-1139.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust3" class="cluster"><title>cluster_system_tol2bus</title>
<g id="a_clust3"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;0&#10;frontend_latency&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;false&#10;power_model&#61;Null&#10;response_latency&#61;1&#10;snoop_filter&#61;system.tol2bus.snoop_filter&#10;snoop_response_latency&#61;1&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;32">
<path fill="#6f798c" stroke="#000000" d="M2195,-679C2195,-679 2319,-679 2319,-679 2325,-679 2331,-685 2331,-691 2331,-691 2331,-758 2331,-758 2331,-764 2325,-770 2319,-770 2319,-770 2195,-770 2195,-770 2189,-770 2183,-764 2183,-758 2183,-758 2183,-691 2183,-691 2183,-685 2189,-679 2195,-679"/>
<text text-anchor="middle" x="2257" y="-754.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="2257" y="-739.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust5" class="cluster"><title>cluster_system_membus</title>
<g id="a_clust5"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;4&#10;frontend_latency&#61;3&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;true&#10;power_model&#61;Null&#10;response_latency&#61;2&#10;snoop_filter&#61;system.membus.snoop_filter&#10;snoop_response_latency&#61;4&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;16">
<path fill="#6f798c" stroke="#000000" d="M2439,-155C2439,-155 2563,-155 2563,-155 2569,-155 2575,-161 2575,-167 2575,-167 2575,-234 2575,-234 2575,-240 2569,-246 2563,-246 2563,-246 2439,-246 2439,-246 2433,-246 2427,-240 2427,-234 2427,-234 2427,-167 2427,-167 2427,-161 2433,-155 2439,-155"/>
<text text-anchor="middle" x="2501" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="2501" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust7" class="cluster"><title>cluster_system_tol3bus</title>
<g id="a_clust7"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;0&#10;frontend_latency&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;false&#10;power_model&#61;Null&#10;response_latency&#61;1&#10;snoop_filter&#61;system.tol3bus.snoop_filter&#10;snoop_response_latency&#61;1&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;32">
<path fill="#6f798c" stroke="#000000" d="M2367,-417C2367,-417 2491,-417 2491,-417 2497,-417 2503,-423 2503,-429 2503,-429 2503,-496 2503,-496 2503,-502 2497,-508 2491,-508 2491,-508 2367,-508 2367,-508 2361,-508 2355,-502 2355,-496 2355,-496 2355,-429 2355,-429 2355,-423 2361,-417 2367,-417"/>
<text text-anchor="middle" x="2429" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">tol3bus </text>
<text text-anchor="middle" x="2429" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust11" class="cluster"><title>cluster_system_l2</title>
<g id="a_clust11"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;8&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;20&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;20&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;20&#10;sequential_access&#61;false&#10;size&#61;524288&#10;system&#61;system&#10;tag_latency&#61;20&#10;tags&#61;system.l2.tags&#10;tgts_per_mshr&#61;12&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M2260,-548C2260,-548 2428,-548 2428,-548 2434,-548 2440,-554 2440,-560 2440,-560 2440,-627 2440,-627 2440,-633 2434,-639 2428,-639 2428,-639 2260,-639 2260,-639 2254,-639 2248,-633 2248,-627 2248,-627 2248,-560 2248,-560 2248,-554 2254,-548 2260,-548"/>
<text text-anchor="middle" x="2344" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="2344" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust13" class="cluster"><title>cluster_system_l3</title>
<g id="a_clust13"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;16&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;20&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;512&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;20&#10;sequential_access&#61;false&#10;size&#61;16777216&#10;system&#61;system&#10;tag_latency&#61;20&#10;tags&#61;system.l3.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;256&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M2432,-286C2432,-286 2600,-286 2600,-286 2606,-286 2612,-292 2612,-298 2612,-298 2612,-365 2612,-365 2612,-371 2606,-377 2600,-377 2600,-377 2432,-377 2432,-377 2426,-377 2420,-371 2420,-365 2420,-365 2420,-298 2420,-298 2420,-292 2426,-286 2432,-286"/>
<text text-anchor="middle" x="2516" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">l3 </text>
<text text-anchor="middle" x="2516" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: L3Cache</text>
</a>
</g>
</g>
<g id="clust16" class="cluster"><title>cluster_system_mem_ctrls</title>
<g id="a_clust16"><a xlink:title="IDD0&#61;0.055000&#10;IDD02&#61;0.000000&#10;IDD2N&#61;0.032000&#10;IDD2N2&#61;0.000000&#10;IDD2P0&#61;0.000000&#10;IDD2P02&#61;0.000000&#10;IDD2P1&#61;0.032000&#10;IDD2P12&#61;0.000000&#10;IDD3N&#61;0.038000&#10;IDD3N2&#61;0.000000&#10;IDD3P0&#61;0.000000&#10;IDD3P02&#61;0.000000&#10;IDD3P1&#61;0.038000&#10;IDD3P12&#61;0.000000&#10;IDD4R&#61;0.157000&#10;IDD4R2&#61;0.000000&#10;IDD4W&#61;0.125000&#10;IDD4W2&#61;0.000000&#10;IDD5&#61;0.235000&#10;IDD52&#61;0.000000&#10;IDD6&#61;0.020000&#10;IDD62&#61;0.000000&#10;VDD&#61;1.500000&#10;VDD2&#61;0.000000&#10;activation_limit&#61;4&#10;addr_mapping&#61;RoRaBaCoCh&#10;bank_groups_per_rank&#61;0&#10;banks_per_rank&#61;8&#10;burst_length&#61;8&#10;channels&#61;1&#10;clk_domain&#61;system.clk_domain&#10;conf_table_reported&#61;true&#10;default_p_state&#61;UNDEFINED&#10;device_bus_width&#61;8&#10;device_rowbuffer_size&#61;1024&#10;device_size&#61;536870912&#10;devices_per_rank&#61;8&#10;dll&#61;true&#10;eventq_index&#61;0&#10;in_addr_map&#61;true&#10;kvm_map&#61;true&#10;max_accesses_per_row&#61;16&#10;mem_sched_policy&#61;frfcfs&#10;min_writes_per_switch&#61;16&#10;null&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;page_policy&#61;open_adaptive&#10;power_model&#61;Null&#10;range&#61;0:536870911:6:19:0:0&#10;ranks_per_channel&#61;2&#10;read_buffer_size&#61;32&#10;static_backend_latency&#61;10000&#10;static_frontend_latency&#61;10000&#10;tBURST&#61;5000&#10;tCCD_L&#61;0&#10;tCK&#61;1250&#10;tCL&#61;13750&#10;tCS&#61;2500&#10;tRAS&#61;35000&#10;tRCD&#61;13750&#10;tREFI&#61;7800000&#10;tRFC&#61;260000&#10;tRP&#61;13750&#10;tRRD&#61;6000&#10;tRRD_L&#61;0&#10;tRTP&#61;7500&#10;tRTW&#61;2500&#10;tWR&#61;15000&#10;tWTR&#61;7500&#10;tXAW&#61;30000&#10;tXP&#61;6000&#10;tXPDLL&#61;0&#10;tXS&#61;270000&#10;tXSDLL&#61;0&#10;write_buffer_size&#61;64&#10;write_high_thresh_perc&#61;85&#10;write_low_thresh_perc&#61;50">
<path fill="#5e5958" stroke="#000000" d="M2481,-24C2481,-24 2594,-24 2594,-24 2600,-24 2606,-30 2606,-36 2606,-36 2606,-103 2606,-103 2606,-109 2600,-115 2594,-115 2594,-115 2481,-115 2481,-115 2475,-115 2469,-109 2469,-103 2469,-103 2469,-36 2469,-36 2469,-30 2475,-24 2481,-24"/>
<text text-anchor="middle" x="2537.5" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="2537.5" y="-84.8" font-family="Arial" font-size="14.00" fill="#000000">: DDR3_1600_8x8</text>
</a>
</g>
</g>
<g id="clust19" class="cluster"><title>cluster_system_cpu0</title>
<g id="a_clust19"><a xlink:title="branchPred&#61;Null&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;cpu_id&#61;0&#10;default_p_state&#61;UNDEFINED&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu0.dstage2_mmu&#10;dtb&#61;system.cpu0.dtb&#10;eventq_index&#61;0&#10;fastmem&#61;false&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;interrupts&#61;system.cpu0.interrupts&#10;isa&#61;system.cpu0.isa&#10;istage2_mmu&#61;system.cpu0.istage2_mmu&#10;itb&#61;system.cpu0.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;simpoint_start_insts&#61;&#10;simulate_data_stalls&#61;false&#10;simulate_inst_stalls&#61;false&#10;socket_id&#61;0&#10;switched_out&#61;false&#10;syscallRetryLatency&#61;10000&#10;system&#61;system&#10;tracer&#61;system.cpu0.tracer&#10;wait_for_remote_gdb&#61;false&#10;width&#61;1&#10;workload&#61;system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3774,-802C3774,-802 4276,-802 4276,-802 4282,-802 4288,-808 4288,-814 4288,-814 4288,-1112 4288,-1112 4288,-1118 4282,-1124 4276,-1124 4276,-1124 3774,-1124 3774,-1124 3768,-1124 3762,-1118 3762,-1112 3762,-1112 3762,-814 3762,-814 3762,-808 3768,-802 3774,-802"/>
<text text-anchor="middle" x="4025" y="-1108.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="4025" y="-1093.8" font-family="Arial" font-size="14.00" fill="#000000">: AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust21" class="cluster"><title>cluster_system_cpu0_dtb</title>
<g id="a_clust21"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;sys&#61;system&#10;walker&#61;system.cpu0.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M3996,-933C3996,-933 4116,-933 4116,-933 4122,-933 4128,-939 4128,-945 4128,-945 4128,-1066 4128,-1066 4128,-1072 4122,-1078 4116,-1078 4116,-1078 3996,-1078 3996,-1078 3990,-1078 3984,-1072 3984,-1066 3984,-1066 3984,-945 3984,-945 3984,-939 3990,-933 3996,-933"/>
<text text-anchor="middle" x="4056" y="-1062.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="4056" y="-1047.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust22" class="cluster"><title>cluster_system_cpu0_dtb_walker</title>
<g id="a_clust22"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M4004,-941C4004,-941 4108,-941 4108,-941 4114,-941 4120,-947 4120,-953 4120,-953 4120,-1020 4120,-1020 4120,-1026 4114,-1032 4108,-1032 4108,-1032 4004,-1032 4004,-1032 3998,-1032 3992,-1026 3992,-1020 3992,-1020 3992,-953 3992,-953 3992,-947 3998,-941 4004,-941"/>
<text text-anchor="middle" x="4056" y="-1016.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4056" y="-1001.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust24" class="cluster"><title>cluster_system_cpu0_itb</title>
<g id="a_clust24"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;sys&#61;system&#10;walker&#61;system.cpu0.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M4148,-933C4148,-933 4268,-933 4268,-933 4274,-933 4280,-939 4280,-945 4280,-945 4280,-1066 4280,-1066 4280,-1072 4274,-1078 4268,-1078 4268,-1078 4148,-1078 4148,-1078 4142,-1078 4136,-1072 4136,-1066 4136,-1066 4136,-945 4136,-945 4136,-939 4142,-933 4148,-933"/>
<text text-anchor="middle" x="4208" y="-1062.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="4208" y="-1047.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust25" class="cluster"><title>cluster_system_cpu0_itb_walker</title>
<g id="a_clust25"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M4156,-941C4156,-941 4260,-941 4260,-941 4266,-941 4272,-947 4272,-953 4272,-953 4272,-1020 4272,-1020 4272,-1026 4266,-1032 4260,-1032 4260,-1032 4156,-1032 4156,-1032 4150,-1032 4144,-1026 4144,-1020 4144,-1020 4144,-953 4144,-953 4144,-947 4150,-941 4156,-941"/>
<text text-anchor="middle" x="4208" y="-1016.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4208" y="-1001.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust32" class="cluster"><title>cluster_system_cpu0_icache</title>
<g id="a_clust32"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu0.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M3982,-810C3982,-810 4150,-810 4150,-810 4156,-810 4162,-816 4162,-822 4162,-822 4162,-889 4162,-889 4162,-895 4156,-901 4150,-901 4150,-901 3982,-901 3982,-901 3976,-901 3970,-895 3970,-889 3970,-889 3970,-822 3970,-822 3970,-816 3976,-810 3982,-810"/>
<text text-anchor="middle" x="4066" y="-885.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="4066" y="-870.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust34" class="cluster"><title>cluster_system_cpu0_dcache</title>
<g id="a_clust34"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;65536&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu0.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M3782,-810C3782,-810 3950,-810 3950,-810 3956,-810 3962,-816 3962,-822 3962,-822 3962,-889 3962,-889 3962,-895 3956,-901 3950,-901 3950,-901 3782,-901 3782,-901 3776,-901 3770,-895 3770,-889 3770,-889 3770,-822 3770,-822 3770,-816 3776,-810 3782,-810"/>
<text text-anchor="middle" x="3866" y="-885.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3866" y="-870.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust38" class="cluster"><title>cluster_system_cpu1</title>
<g id="a_clust38"><a xlink:title="branchPred&#61;Null&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;cpu_id&#61;1&#10;default_p_state&#61;UNDEFINED&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu1.dstage2_mmu&#10;dtb&#61;system.cpu1.dtb&#10;eventq_index&#61;0&#10;fastmem&#61;false&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;interrupts&#61;system.cpu1.interrupts&#10;isa&#61;system.cpu1.isa&#10;istage2_mmu&#61;system.cpu1.istage2_mmu&#10;itb&#61;system.cpu1.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;simpoint_start_insts&#61;&#10;simulate_data_stalls&#61;false&#10;simulate_inst_stalls&#61;false&#10;socket_id&#61;0&#10;switched_out&#61;false&#10;syscallRetryLatency&#61;10000&#10;system&#61;system&#10;tracer&#61;system.cpu1.tracer&#10;wait_for_remote_gdb&#61;false&#10;width&#61;1&#10;workload&#61;system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3240,-802C3240,-802 3742,-802 3742,-802 3748,-802 3754,-808 3754,-814 3754,-814 3754,-1112 3754,-1112 3754,-1118 3748,-1124 3742,-1124 3742,-1124 3240,-1124 3240,-1124 3234,-1124 3228,-1118 3228,-1112 3228,-1112 3228,-814 3228,-814 3228,-808 3234,-802 3240,-802"/>
<text text-anchor="middle" x="3491" y="-1108.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="3491" y="-1093.8" font-family="Arial" font-size="14.00" fill="#000000">: AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust39" class="cluster"><title>cluster_system_cpu1_icache</title>
<g id="a_clust39"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu1.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M3448,-810C3448,-810 3616,-810 3616,-810 3622,-810 3628,-816 3628,-822 3628,-822 3628,-889 3628,-889 3628,-895 3622,-901 3616,-901 3616,-901 3448,-901 3448,-901 3442,-901 3436,-895 3436,-889 3436,-889 3436,-822 3436,-822 3436,-816 3442,-810 3448,-810"/>
<text text-anchor="middle" x="3532" y="-885.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3532" y="-870.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust41" class="cluster"><title>cluster_system_cpu1_dtb</title>
<g id="a_clust41"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;sys&#61;system&#10;walker&#61;system.cpu1.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M3462,-933C3462,-933 3582,-933 3582,-933 3588,-933 3594,-939 3594,-945 3594,-945 3594,-1066 3594,-1066 3594,-1072 3588,-1078 3582,-1078 3582,-1078 3462,-1078 3462,-1078 3456,-1078 3450,-1072 3450,-1066 3450,-1066 3450,-945 3450,-945 3450,-939 3456,-933 3462,-933"/>
<text text-anchor="middle" x="3522" y="-1062.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3522" y="-1047.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust42" class="cluster"><title>cluster_system_cpu1_dtb_walker</title>
<g id="a_clust42"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M3470,-941C3470,-941 3574,-941 3574,-941 3580,-941 3586,-947 3586,-953 3586,-953 3586,-1020 3586,-1020 3586,-1026 3580,-1032 3574,-1032 3574,-1032 3470,-1032 3470,-1032 3464,-1032 3458,-1026 3458,-1020 3458,-1020 3458,-953 3458,-953 3458,-947 3464,-941 3470,-941"/>
<text text-anchor="middle" x="3522" y="-1016.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3522" y="-1001.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust44" class="cluster"><title>cluster_system_cpu1_itb</title>
<g id="a_clust44"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;sys&#61;system&#10;walker&#61;system.cpu1.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M3614,-933C3614,-933 3734,-933 3734,-933 3740,-933 3746,-939 3746,-945 3746,-945 3746,-1066 3746,-1066 3746,-1072 3740,-1078 3734,-1078 3734,-1078 3614,-1078 3614,-1078 3608,-1078 3602,-1072 3602,-1066 3602,-1066 3602,-945 3602,-945 3602,-939 3608,-933 3614,-933"/>
<text text-anchor="middle" x="3674" y="-1062.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3674" y="-1047.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust45" class="cluster"><title>cluster_system_cpu1_itb_walker</title>
<g id="a_clust45"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M3622,-941C3622,-941 3726,-941 3726,-941 3732,-941 3738,-947 3738,-953 3738,-953 3738,-1020 3738,-1020 3738,-1026 3732,-1032 3726,-1032 3726,-1032 3622,-1032 3622,-1032 3616,-1032 3610,-1026 3610,-1020 3610,-1020 3610,-953 3610,-953 3610,-947 3616,-941 3622,-941"/>
<text text-anchor="middle" x="3674" y="-1016.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3674" y="-1001.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust52" class="cluster"><title>cluster_system_cpu1_dcache</title>
<g id="a_clust52"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;65536&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu1.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M3248,-810C3248,-810 3416,-810 3416,-810 3422,-810 3428,-816 3428,-822 3428,-822 3428,-889 3428,-889 3428,-895 3422,-901 3416,-901 3416,-901 3248,-901 3248,-901 3242,-901 3236,-895 3236,-889 3236,-889 3236,-822 3236,-822 3236,-816 3242,-810 3248,-810"/>
<text text-anchor="middle" x="3332" y="-885.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3332" y="-870.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust56" class="cluster"><title>cluster_system_cpu2</title>
<g id="a_clust56"><a xlink:title="branchPred&#61;Null&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;cpu_id&#61;2&#10;default_p_state&#61;UNDEFINED&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu2.dstage2_mmu&#10;dtb&#61;system.cpu2.dtb&#10;eventq_index&#61;0&#10;fastmem&#61;false&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;interrupts&#61;system.cpu2.interrupts&#10;isa&#61;system.cpu2.isa&#10;istage2_mmu&#61;system.cpu2.istage2_mmu&#10;itb&#61;system.cpu2.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;simpoint_start_insts&#61;&#10;simulate_data_stalls&#61;false&#10;simulate_inst_stalls&#61;false&#10;socket_id&#61;0&#10;switched_out&#61;false&#10;syscallRetryLatency&#61;10000&#10;system&#61;system&#10;tracer&#61;system.cpu2.tracer&#10;wait_for_remote_gdb&#61;false&#10;width&#61;1&#10;workload&#61;system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2706,-802C2706,-802 3208,-802 3208,-802 3214,-802 3220,-808 3220,-814 3220,-814 3220,-1112 3220,-1112 3220,-1118 3214,-1124 3208,-1124 3208,-1124 2706,-1124 2706,-1124 2700,-1124 2694,-1118 2694,-1112 2694,-1112 2694,-814 2694,-814 2694,-808 2700,-802 2706,-802"/>
<text text-anchor="middle" x="2957" y="-1108.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="2957" y="-1093.8" font-family="Arial" font-size="14.00" fill="#000000">: AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust57" class="cluster"><title>cluster_system_cpu2_icache</title>
<g id="a_clust57"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu2.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M2914,-810C2914,-810 3082,-810 3082,-810 3088,-810 3094,-816 3094,-822 3094,-822 3094,-889 3094,-889 3094,-895 3088,-901 3082,-901 3082,-901 2914,-901 2914,-901 2908,-901 2902,-895 2902,-889 2902,-889 2902,-822 2902,-822 2902,-816 2908,-810 2914,-810"/>
<text text-anchor="middle" x="2998" y="-885.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2998" y="-870.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust59" class="cluster"><title>cluster_system_cpu2_dtb</title>
<g id="a_clust59"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;sys&#61;system&#10;walker&#61;system.cpu2.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M2928,-933C2928,-933 3048,-933 3048,-933 3054,-933 3060,-939 3060,-945 3060,-945 3060,-1066 3060,-1066 3060,-1072 3054,-1078 3048,-1078 3048,-1078 2928,-1078 2928,-1078 2922,-1078 2916,-1072 2916,-1066 2916,-1066 2916,-945 2916,-945 2916,-939 2922,-933 2928,-933"/>
<text text-anchor="middle" x="2988" y="-1062.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2988" y="-1047.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust60" class="cluster"><title>cluster_system_cpu2_dtb_walker</title>
<g id="a_clust60"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M2936,-941C2936,-941 3040,-941 3040,-941 3046,-941 3052,-947 3052,-953 3052,-953 3052,-1020 3052,-1020 3052,-1026 3046,-1032 3040,-1032 3040,-1032 2936,-1032 2936,-1032 2930,-1032 2924,-1026 2924,-1020 2924,-1020 2924,-953 2924,-953 2924,-947 2930,-941 2936,-941"/>
<text text-anchor="middle" x="2988" y="-1016.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2988" y="-1001.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust62" class="cluster"><title>cluster_system_cpu2_itb</title>
<g id="a_clust62"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;sys&#61;system&#10;walker&#61;system.cpu2.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M3080,-933C3080,-933 3200,-933 3200,-933 3206,-933 3212,-939 3212,-945 3212,-945 3212,-1066 3212,-1066 3212,-1072 3206,-1078 3200,-1078 3200,-1078 3080,-1078 3080,-1078 3074,-1078 3068,-1072 3068,-1066 3068,-1066 3068,-945 3068,-945 3068,-939 3074,-933 3080,-933"/>
<text text-anchor="middle" x="3140" y="-1062.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3140" y="-1047.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust63" class="cluster"><title>cluster_system_cpu2_itb_walker</title>
<g id="a_clust63"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M3088,-941C3088,-941 3192,-941 3192,-941 3198,-941 3204,-947 3204,-953 3204,-953 3204,-1020 3204,-1020 3204,-1026 3198,-1032 3192,-1032 3192,-1032 3088,-1032 3088,-1032 3082,-1032 3076,-1026 3076,-1020 3076,-1020 3076,-953 3076,-953 3076,-947 3082,-941 3088,-941"/>
<text text-anchor="middle" x="3140" y="-1016.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3140" y="-1001.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust70" class="cluster"><title>cluster_system_cpu2_dcache</title>
<g id="a_clust70"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;65536&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu2.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M2714,-810C2714,-810 2882,-810 2882,-810 2888,-810 2894,-816 2894,-822 2894,-822 2894,-889 2894,-889 2894,-895 2888,-901 2882,-901 2882,-901 2714,-901 2714,-901 2708,-901 2702,-895 2702,-889 2702,-889 2702,-822 2702,-822 2702,-816 2708,-810 2714,-810"/>
<text text-anchor="middle" x="2798" y="-885.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2798" y="-870.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust74" class="cluster"><title>cluster_system_cpu3</title>
<g id="a_clust74"><a xlink:title="branchPred&#61;Null&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;cpu_id&#61;3&#10;default_p_state&#61;UNDEFINED&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu3.dstage2_mmu&#10;dtb&#61;system.cpu3.dtb&#10;eventq_index&#61;0&#10;fastmem&#61;false&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;interrupts&#61;system.cpu3.interrupts&#10;isa&#61;system.cpu3.isa&#10;istage2_mmu&#61;system.cpu3.istage2_mmu&#10;itb&#61;system.cpu3.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;simpoint_start_insts&#61;&#10;simulate_data_stalls&#61;false&#10;simulate_inst_stalls&#61;false&#10;socket_id&#61;0&#10;switched_out&#61;false&#10;syscallRetryLatency&#61;10000&#10;system&#61;system&#10;tracer&#61;system.cpu3.tracer&#10;wait_for_remote_gdb&#61;false&#10;width&#61;1&#10;workload&#61;system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2172,-802C2172,-802 2674,-802 2674,-802 2680,-802 2686,-808 2686,-814 2686,-814 2686,-1112 2686,-1112 2686,-1118 2680,-1124 2674,-1124 2674,-1124 2172,-1124 2172,-1124 2166,-1124 2160,-1118 2160,-1112 2160,-1112 2160,-814 2160,-814 2160,-808 2166,-802 2172,-802"/>
<text text-anchor="middle" x="2423" y="-1108.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="2423" y="-1093.8" font-family="Arial" font-size="14.00" fill="#000000">: AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust75" class="cluster"><title>cluster_system_cpu3_icache</title>
<g id="a_clust75"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu3.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M2380,-810C2380,-810 2548,-810 2548,-810 2554,-810 2560,-816 2560,-822 2560,-822 2560,-889 2560,-889 2560,-895 2554,-901 2548,-901 2548,-901 2380,-901 2380,-901 2374,-901 2368,-895 2368,-889 2368,-889 2368,-822 2368,-822 2368,-816 2374,-810 2380,-810"/>
<text text-anchor="middle" x="2464" y="-885.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2464" y="-870.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust77" class="cluster"><title>cluster_system_cpu3_dtb</title>
<g id="a_clust77"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;sys&#61;system&#10;walker&#61;system.cpu3.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M2394,-933C2394,-933 2514,-933 2514,-933 2520,-933 2526,-939 2526,-945 2526,-945 2526,-1066 2526,-1066 2526,-1072 2520,-1078 2514,-1078 2514,-1078 2394,-1078 2394,-1078 2388,-1078 2382,-1072 2382,-1066 2382,-1066 2382,-945 2382,-945 2382,-939 2388,-933 2394,-933"/>
<text text-anchor="middle" x="2454" y="-1062.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2454" y="-1047.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust78" class="cluster"><title>cluster_system_cpu3_dtb_walker</title>
<g id="a_clust78"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M2402,-941C2402,-941 2506,-941 2506,-941 2512,-941 2518,-947 2518,-953 2518,-953 2518,-1020 2518,-1020 2518,-1026 2512,-1032 2506,-1032 2506,-1032 2402,-1032 2402,-1032 2396,-1032 2390,-1026 2390,-1020 2390,-1020 2390,-953 2390,-953 2390,-947 2396,-941 2402,-941"/>
<text text-anchor="middle" x="2454" y="-1016.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2454" y="-1001.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust80" class="cluster"><title>cluster_system_cpu3_itb</title>
<g id="a_clust80"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;sys&#61;system&#10;walker&#61;system.cpu3.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M2546,-933C2546,-933 2666,-933 2666,-933 2672,-933 2678,-939 2678,-945 2678,-945 2678,-1066 2678,-1066 2678,-1072 2672,-1078 2666,-1078 2666,-1078 2546,-1078 2546,-1078 2540,-1078 2534,-1072 2534,-1066 2534,-1066 2534,-945 2534,-945 2534,-939 2540,-933 2546,-933"/>
<text text-anchor="middle" x="2606" y="-1062.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2606" y="-1047.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust81" class="cluster"><title>cluster_system_cpu3_itb_walker</title>
<g id="a_clust81"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M2554,-941C2554,-941 2658,-941 2658,-941 2664,-941 2670,-947 2670,-953 2670,-953 2670,-1020 2670,-1020 2670,-1026 2664,-1032 2658,-1032 2658,-1032 2554,-1032 2554,-1032 2548,-1032 2542,-1026 2542,-1020 2542,-1020 2542,-953 2542,-953 2542,-947 2548,-941 2554,-941"/>
<text text-anchor="middle" x="2606" y="-1016.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2606" y="-1001.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust88" class="cluster"><title>cluster_system_cpu3_dcache</title>
<g id="a_clust88"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;65536&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu3.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M2180,-810C2180,-810 2348,-810 2348,-810 2354,-810 2360,-816 2360,-822 2360,-822 2360,-889 2360,-889 2360,-895 2354,-901 2348,-901 2348,-901 2180,-901 2180,-901 2174,-901 2168,-895 2168,-889 2168,-889 2168,-822 2168,-822 2168,-816 2174,-810 2180,-810"/>
<text text-anchor="middle" x="2264" y="-885.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2264" y="-870.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust92" class="cluster"><title>cluster_system_cpu4</title>
<g id="a_clust92"><a xlink:title="branchPred&#61;Null&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;cpu_id&#61;4&#10;default_p_state&#61;UNDEFINED&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu4.dstage2_mmu&#10;dtb&#61;system.cpu4.dtb&#10;eventq_index&#61;0&#10;fastmem&#61;false&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;interrupts&#61;system.cpu4.interrupts&#10;isa&#61;system.cpu4.isa&#10;istage2_mmu&#61;system.cpu4.istage2_mmu&#10;itb&#61;system.cpu4.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;simpoint_start_insts&#61;&#10;simulate_data_stalls&#61;false&#10;simulate_inst_stalls&#61;false&#10;socket_id&#61;0&#10;switched_out&#61;false&#10;syscallRetryLatency&#61;10000&#10;system&#61;system&#10;tracer&#61;system.cpu4.tracer&#10;wait_for_remote_gdb&#61;false&#10;width&#61;1&#10;workload&#61;system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1638,-802C1638,-802 2140,-802 2140,-802 2146,-802 2152,-808 2152,-814 2152,-814 2152,-1112 2152,-1112 2152,-1118 2146,-1124 2140,-1124 2140,-1124 1638,-1124 1638,-1124 1632,-1124 1626,-1118 1626,-1112 1626,-1112 1626,-814 1626,-814 1626,-808 1632,-802 1638,-802"/>
<text text-anchor="middle" x="1889" y="-1108.8" font-family="Arial" font-size="14.00" fill="#000000">cpu4 </text>
<text text-anchor="middle" x="1889" y="-1093.8" font-family="Arial" font-size="14.00" fill="#000000">: AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust93" class="cluster"><title>cluster_system_cpu4_icache</title>
<g id="a_clust93"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu4.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M1866,-810C1866,-810 2034,-810 2034,-810 2040,-810 2046,-816 2046,-822 2046,-822 2046,-889 2046,-889 2046,-895 2040,-901 2034,-901 2034,-901 1866,-901 1866,-901 1860,-901 1854,-895 1854,-889 1854,-889 1854,-822 1854,-822 1854,-816 1860,-810 1866,-810"/>
<text text-anchor="middle" x="1950" y="-885.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1950" y="-870.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster"><title>cluster_system_cpu4_dtb</title>
<g id="a_clust95"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;sys&#61;system&#10;walker&#61;system.cpu4.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M1860,-933C1860,-933 1980,-933 1980,-933 1986,-933 1992,-939 1992,-945 1992,-945 1992,-1066 1992,-1066 1992,-1072 1986,-1078 1980,-1078 1980,-1078 1860,-1078 1860,-1078 1854,-1078 1848,-1072 1848,-1066 1848,-1066 1848,-945 1848,-945 1848,-939 1854,-933 1860,-933"/>
<text text-anchor="middle" x="1920" y="-1062.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1920" y="-1047.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust96" class="cluster"><title>cluster_system_cpu4_dtb_walker</title>
<g id="a_clust96"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M1868,-941C1868,-941 1972,-941 1972,-941 1978,-941 1984,-947 1984,-953 1984,-953 1984,-1020 1984,-1020 1984,-1026 1978,-1032 1972,-1032 1972,-1032 1868,-1032 1868,-1032 1862,-1032 1856,-1026 1856,-1020 1856,-1020 1856,-953 1856,-953 1856,-947 1862,-941 1868,-941"/>
<text text-anchor="middle" x="1920" y="-1016.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1920" y="-1001.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust98" class="cluster"><title>cluster_system_cpu4_itb</title>
<g id="a_clust98"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;sys&#61;system&#10;walker&#61;system.cpu4.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M2012,-933C2012,-933 2132,-933 2132,-933 2138,-933 2144,-939 2144,-945 2144,-945 2144,-1066 2144,-1066 2144,-1072 2138,-1078 2132,-1078 2132,-1078 2012,-1078 2012,-1078 2006,-1078 2000,-1072 2000,-1066 2000,-1066 2000,-945 2000,-945 2000,-939 2006,-933 2012,-933"/>
<text text-anchor="middle" x="2072" y="-1062.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2072" y="-1047.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust99" class="cluster"><title>cluster_system_cpu4_itb_walker</title>
<g id="a_clust99"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M2020,-941C2020,-941 2124,-941 2124,-941 2130,-941 2136,-947 2136,-953 2136,-953 2136,-1020 2136,-1020 2136,-1026 2130,-1032 2124,-1032 2124,-1032 2020,-1032 2020,-1032 2014,-1032 2008,-1026 2008,-1020 2008,-1020 2008,-953 2008,-953 2008,-947 2014,-941 2020,-941"/>
<text text-anchor="middle" x="2072" y="-1016.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2072" y="-1001.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust106" class="cluster"><title>cluster_system_cpu4_dcache</title>
<g id="a_clust106"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;65536&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu4.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M1657,-810C1657,-810 1825,-810 1825,-810 1831,-810 1837,-816 1837,-822 1837,-822 1837,-889 1837,-889 1837,-895 1831,-901 1825,-901 1825,-901 1657,-901 1657,-901 1651,-901 1645,-895 1645,-889 1645,-889 1645,-822 1645,-822 1645,-816 1651,-810 1657,-810"/>
<text text-anchor="middle" x="1741" y="-885.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1741" y="-870.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust110" class="cluster"><title>cluster_system_cpu5</title>
<g id="a_clust110"><a xlink:title="branchPred&#61;Null&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;cpu_id&#61;5&#10;default_p_state&#61;UNDEFINED&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu5.dstage2_mmu&#10;dtb&#61;system.cpu5.dtb&#10;eventq_index&#61;0&#10;fastmem&#61;false&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;interrupts&#61;system.cpu5.interrupts&#10;isa&#61;system.cpu5.isa&#10;istage2_mmu&#61;system.cpu5.istage2_mmu&#10;itb&#61;system.cpu5.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;simpoint_start_insts&#61;&#10;simulate_data_stalls&#61;false&#10;simulate_inst_stalls&#61;false&#10;socket_id&#61;0&#10;switched_out&#61;false&#10;syscallRetryLatency&#61;10000&#10;system&#61;system&#10;tracer&#61;system.cpu5.tracer&#10;wait_for_remote_gdb&#61;false&#10;width&#61;1&#10;workload&#61;system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1104,-802C1104,-802 1606,-802 1606,-802 1612,-802 1618,-808 1618,-814 1618,-814 1618,-1112 1618,-1112 1618,-1118 1612,-1124 1606,-1124 1606,-1124 1104,-1124 1104,-1124 1098,-1124 1092,-1118 1092,-1112 1092,-1112 1092,-814 1092,-814 1092,-808 1098,-802 1104,-802"/>
<text text-anchor="middle" x="1355" y="-1108.8" font-family="Arial" font-size="14.00" fill="#000000">cpu5 </text>
<text text-anchor="middle" x="1355" y="-1093.8" font-family="Arial" font-size="14.00" fill="#000000">: AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust111" class="cluster"><title>cluster_system_cpu5_icache</title>
<g id="a_clust111"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu5.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M1332,-810C1332,-810 1500,-810 1500,-810 1506,-810 1512,-816 1512,-822 1512,-822 1512,-889 1512,-889 1512,-895 1506,-901 1500,-901 1500,-901 1332,-901 1332,-901 1326,-901 1320,-895 1320,-889 1320,-889 1320,-822 1320,-822 1320,-816 1326,-810 1332,-810"/>
<text text-anchor="middle" x="1416" y="-885.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1416" y="-870.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust113" class="cluster"><title>cluster_system_cpu5_dtb</title>
<g id="a_clust113"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;sys&#61;system&#10;walker&#61;system.cpu5.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M1326,-933C1326,-933 1446,-933 1446,-933 1452,-933 1458,-939 1458,-945 1458,-945 1458,-1066 1458,-1066 1458,-1072 1452,-1078 1446,-1078 1446,-1078 1326,-1078 1326,-1078 1320,-1078 1314,-1072 1314,-1066 1314,-1066 1314,-945 1314,-945 1314,-939 1320,-933 1326,-933"/>
<text text-anchor="middle" x="1386" y="-1062.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1386" y="-1047.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust114" class="cluster"><title>cluster_system_cpu5_dtb_walker</title>
<g id="a_clust114"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M1334,-941C1334,-941 1438,-941 1438,-941 1444,-941 1450,-947 1450,-953 1450,-953 1450,-1020 1450,-1020 1450,-1026 1444,-1032 1438,-1032 1438,-1032 1334,-1032 1334,-1032 1328,-1032 1322,-1026 1322,-1020 1322,-1020 1322,-953 1322,-953 1322,-947 1328,-941 1334,-941"/>
<text text-anchor="middle" x="1386" y="-1016.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1386" y="-1001.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust116" class="cluster"><title>cluster_system_cpu5_itb</title>
<g id="a_clust116"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;sys&#61;system&#10;walker&#61;system.cpu5.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M1478,-933C1478,-933 1598,-933 1598,-933 1604,-933 1610,-939 1610,-945 1610,-945 1610,-1066 1610,-1066 1610,-1072 1604,-1078 1598,-1078 1598,-1078 1478,-1078 1478,-1078 1472,-1078 1466,-1072 1466,-1066 1466,-1066 1466,-945 1466,-945 1466,-939 1472,-933 1478,-933"/>
<text text-anchor="middle" x="1538" y="-1062.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1538" y="-1047.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust117" class="cluster"><title>cluster_system_cpu5_itb_walker</title>
<g id="a_clust117"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M1486,-941C1486,-941 1590,-941 1590,-941 1596,-941 1602,-947 1602,-953 1602,-953 1602,-1020 1602,-1020 1602,-1026 1596,-1032 1590,-1032 1590,-1032 1486,-1032 1486,-1032 1480,-1032 1474,-1026 1474,-1020 1474,-1020 1474,-953 1474,-953 1474,-947 1480,-941 1486,-941"/>
<text text-anchor="middle" x="1538" y="-1016.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1538" y="-1001.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust124" class="cluster"><title>cluster_system_cpu5_dcache</title>
<g id="a_clust124"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;65536&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu5.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M1123,-810C1123,-810 1291,-810 1291,-810 1297,-810 1303,-816 1303,-822 1303,-822 1303,-889 1303,-889 1303,-895 1297,-901 1291,-901 1291,-901 1123,-901 1123,-901 1117,-901 1111,-895 1111,-889 1111,-889 1111,-822 1111,-822 1111,-816 1117,-810 1123,-810"/>
<text text-anchor="middle" x="1207" y="-885.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1207" y="-870.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust128" class="cluster"><title>cluster_system_cpu6</title>
<g id="a_clust128"><a xlink:title="branchPred&#61;Null&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;cpu_id&#61;6&#10;default_p_state&#61;UNDEFINED&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu6.dstage2_mmu&#10;dtb&#61;system.cpu6.dtb&#10;eventq_index&#61;0&#10;fastmem&#61;false&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;interrupts&#61;system.cpu6.interrupts&#10;isa&#61;system.cpu6.isa&#10;istage2_mmu&#61;system.cpu6.istage2_mmu&#10;itb&#61;system.cpu6.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;simpoint_start_insts&#61;&#10;simulate_data_stalls&#61;false&#10;simulate_inst_stalls&#61;false&#10;socket_id&#61;0&#10;switched_out&#61;false&#10;syscallRetryLatency&#61;10000&#10;system&#61;system&#10;tracer&#61;system.cpu6.tracer&#10;wait_for_remote_gdb&#61;false&#10;width&#61;1&#10;workload&#61;system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M570,-802C570,-802 1072,-802 1072,-802 1078,-802 1084,-808 1084,-814 1084,-814 1084,-1112 1084,-1112 1084,-1118 1078,-1124 1072,-1124 1072,-1124 570,-1124 570,-1124 564,-1124 558,-1118 558,-1112 558,-1112 558,-814 558,-814 558,-808 564,-802 570,-802"/>
<text text-anchor="middle" x="821" y="-1108.8" font-family="Arial" font-size="14.00" fill="#000000">cpu6 </text>
<text text-anchor="middle" x="821" y="-1093.8" font-family="Arial" font-size="14.00" fill="#000000">: AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust129" class="cluster"><title>cluster_system_cpu6_icache</title>
<g id="a_clust129"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu6.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M798,-810C798,-810 966,-810 966,-810 972,-810 978,-816 978,-822 978,-822 978,-889 978,-889 978,-895 972,-901 966,-901 966,-901 798,-901 798,-901 792,-901 786,-895 786,-889 786,-889 786,-822 786,-822 786,-816 792,-810 798,-810"/>
<text text-anchor="middle" x="882" y="-885.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="882" y="-870.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust131" class="cluster"><title>cluster_system_cpu6_dtb</title>
<g id="a_clust131"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;sys&#61;system&#10;walker&#61;system.cpu6.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M792,-933C792,-933 912,-933 912,-933 918,-933 924,-939 924,-945 924,-945 924,-1066 924,-1066 924,-1072 918,-1078 912,-1078 912,-1078 792,-1078 792,-1078 786,-1078 780,-1072 780,-1066 780,-1066 780,-945 780,-945 780,-939 786,-933 792,-933"/>
<text text-anchor="middle" x="852" y="-1062.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="852" y="-1047.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust132" class="cluster"><title>cluster_system_cpu6_dtb_walker</title>
<g id="a_clust132"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M800,-941C800,-941 904,-941 904,-941 910,-941 916,-947 916,-953 916,-953 916,-1020 916,-1020 916,-1026 910,-1032 904,-1032 904,-1032 800,-1032 800,-1032 794,-1032 788,-1026 788,-1020 788,-1020 788,-953 788,-953 788,-947 794,-941 800,-941"/>
<text text-anchor="middle" x="852" y="-1016.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="852" y="-1001.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust134" class="cluster"><title>cluster_system_cpu6_itb</title>
<g id="a_clust134"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;sys&#61;system&#10;walker&#61;system.cpu6.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M944,-933C944,-933 1064,-933 1064,-933 1070,-933 1076,-939 1076,-945 1076,-945 1076,-1066 1076,-1066 1076,-1072 1070,-1078 1064,-1078 1064,-1078 944,-1078 944,-1078 938,-1078 932,-1072 932,-1066 932,-1066 932,-945 932,-945 932,-939 938,-933 944,-933"/>
<text text-anchor="middle" x="1004" y="-1062.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1004" y="-1047.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust135" class="cluster"><title>cluster_system_cpu6_itb_walker</title>
<g id="a_clust135"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M952,-941C952,-941 1056,-941 1056,-941 1062,-941 1068,-947 1068,-953 1068,-953 1068,-1020 1068,-1020 1068,-1026 1062,-1032 1056,-1032 1056,-1032 952,-1032 952,-1032 946,-1032 940,-1026 940,-1020 940,-1020 940,-953 940,-953 940,-947 946,-941 952,-941"/>
<text text-anchor="middle" x="1004" y="-1016.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1004" y="-1001.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust142" class="cluster"><title>cluster_system_cpu6_dcache</title>
<g id="a_clust142"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;65536&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu6.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M589,-810C589,-810 757,-810 757,-810 763,-810 769,-816 769,-822 769,-822 769,-889 769,-889 769,-895 763,-901 757,-901 757,-901 589,-901 589,-901 583,-901 577,-895 577,-889 577,-889 577,-822 577,-822 577,-816 583,-810 589,-810"/>
<text text-anchor="middle" x="673" y="-885.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="673" y="-870.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust146" class="cluster"><title>cluster_system_cpu7</title>
<g id="a_clust146"><a xlink:title="branchPred&#61;Null&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;cpu_id&#61;7&#10;default_p_state&#61;UNDEFINED&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu7.dstage2_mmu&#10;dtb&#61;system.cpu7.dtb&#10;eventq_index&#61;0&#10;fastmem&#61;false&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;interrupts&#61;system.cpu7.interrupts&#10;isa&#61;system.cpu7.isa&#10;istage2_mmu&#61;system.cpu7.istage2_mmu&#10;itb&#61;system.cpu7.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;simpoint_start_insts&#61;&#10;simulate_data_stalls&#61;false&#10;simulate_inst_stalls&#61;false&#10;socket_id&#61;0&#10;switched_out&#61;false&#10;syscallRetryLatency&#61;10000&#10;system&#61;system&#10;tracer&#61;system.cpu7.tracer&#10;wait_for_remote_gdb&#61;false&#10;width&#61;1&#10;workload&#61;system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-802C36,-802 538,-802 538,-802 544,-802 550,-808 550,-814 550,-814 550,-1112 550,-1112 550,-1118 544,-1124 538,-1124 538,-1124 36,-1124 36,-1124 30,-1124 24,-1118 24,-1112 24,-1112 24,-814 24,-814 24,-808 30,-802 36,-802"/>
<text text-anchor="middle" x="287" y="-1108.8" font-family="Arial" font-size="14.00" fill="#000000">cpu7 </text>
<text text-anchor="middle" x="287" y="-1093.8" font-family="Arial" font-size="14.00" fill="#000000">: AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust147" class="cluster"><title>cluster_system_cpu7_icache</title>
<g id="a_clust147"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu7.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M264,-810C264,-810 432,-810 432,-810 438,-810 444,-816 444,-822 444,-822 444,-889 444,-889 444,-895 438,-901 432,-901 432,-901 264,-901 264,-901 258,-901 252,-895 252,-889 252,-889 252,-822 252,-822 252,-816 258,-810 264,-810"/>
<text text-anchor="middle" x="348" y="-885.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="348" y="-870.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust149" class="cluster"><title>cluster_system_cpu7_dtb</title>
<g id="a_clust149"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;sys&#61;system&#10;walker&#61;system.cpu7.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M258,-933C258,-933 378,-933 378,-933 384,-933 390,-939 390,-945 390,-945 390,-1066 390,-1066 390,-1072 384,-1078 378,-1078 378,-1078 258,-1078 258,-1078 252,-1078 246,-1072 246,-1066 246,-1066 246,-945 246,-945 246,-939 252,-933 258,-933"/>
<text text-anchor="middle" x="318" y="-1062.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="318" y="-1047.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust150" class="cluster"><title>cluster_system_cpu7_dtb_walker</title>
<g id="a_clust150"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M266,-941C266,-941 370,-941 370,-941 376,-941 382,-947 382,-953 382,-953 382,-1020 382,-1020 382,-1026 376,-1032 370,-1032 370,-1032 266,-1032 266,-1032 260,-1032 254,-1026 254,-1020 254,-1020 254,-953 254,-953 254,-947 260,-941 266,-941"/>
<text text-anchor="middle" x="318" y="-1016.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="318" y="-1001.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust152" class="cluster"><title>cluster_system_cpu7_itb</title>
<g id="a_clust152"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;sys&#61;system&#10;walker&#61;system.cpu7.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M410,-933C410,-933 530,-933 530,-933 536,-933 542,-939 542,-945 542,-945 542,-1066 542,-1066 542,-1072 536,-1078 530,-1078 530,-1078 410,-1078 410,-1078 404,-1078 398,-1072 398,-1066 398,-1066 398,-945 398,-945 398,-939 404,-933 410,-933"/>
<text text-anchor="middle" x="470" y="-1062.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="470" y="-1047.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust153" class="cluster"><title>cluster_system_cpu7_itb_walker</title>
<g id="a_clust153"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M418,-941C418,-941 522,-941 522,-941 528,-941 534,-947 534,-953 534,-953 534,-1020 534,-1020 534,-1026 528,-1032 522,-1032 522,-1032 418,-1032 418,-1032 412,-1032 406,-1026 406,-1020 406,-1020 406,-953 406,-953 406,-947 412,-941 418,-941"/>
<text text-anchor="middle" x="470" y="-1016.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="470" y="-1001.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust160" class="cluster"><title>cluster_system_cpu7_dcache</title>
<g id="a_clust160"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;65536&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu7.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M55,-810C55,-810 223,-810 223,-810 229,-810 235,-816 235,-822 235,-822 235,-889 235,-889 235,-895 229,-901 223,-901 223,-901 55,-901 55,-901 49,-901 43,-895 43,-889 43,-889 43,-822 43,-822 43,-816 49,-810 55,-810"/>
<text text-anchor="middle" x="139" y="-885.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="139" y="-870.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node"><title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M2326.5,-294.5C2326.5,-294.5 2397.5,-294.5 2397.5,-294.5 2403.5,-294.5 2409.5,-300.5 2409.5,-306.5 2409.5,-306.5 2409.5,-318.5 2409.5,-318.5 2409.5,-324.5 2403.5,-330.5 2397.5,-330.5 2397.5,-330.5 2326.5,-330.5 2326.5,-330.5 2320.5,-330.5 2314.5,-324.5 2314.5,-318.5 2314.5,-318.5 2314.5,-306.5 2314.5,-306.5 2314.5,-300.5 2320.5,-294.5 2326.5,-294.5"/>
<text text-anchor="middle" x="2362" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node5" class="node"><title>system_membus_slave</title>
<path fill="#586070" stroke="#000000" d="M2447,-163.5C2447,-163.5 2477,-163.5 2477,-163.5 2483,-163.5 2489,-169.5 2489,-175.5 2489,-175.5 2489,-187.5 2489,-187.5 2489,-193.5 2483,-199.5 2477,-199.5 2477,-199.5 2447,-199.5 2447,-199.5 2441,-199.5 2435,-193.5 2435,-187.5 2435,-187.5 2435,-175.5 2435,-175.5 2435,-169.5 2441,-163.5 2447,-163.5"/>
<text text-anchor="middle" x="2462" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_slave -->
<g id="edge1" class="edge"><title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M2375.28,-294.37C2392.46,-272.203 2422.54,-233.399 2442.37,-207.824"/>
<polygon fill="black" stroke="black" points="2445.31,-209.749 2448.67,-199.701 2439.77,-205.46 2445.31,-209.749"/>
</g>
<!-- system_tol2bus_master -->
<g id="node2" class="node"><title>system_tol2bus_master</title>
<path fill="#586070" stroke="#000000" d="M2275,-687.5C2275,-687.5 2311,-687.5 2311,-687.5 2317,-687.5 2323,-693.5 2323,-699.5 2323,-699.5 2323,-711.5 2323,-711.5 2323,-717.5 2317,-723.5 2311,-723.5 2311,-723.5 2275,-723.5 2275,-723.5 2269,-723.5 2263,-717.5 2263,-711.5 2263,-711.5 2263,-699.5 2263,-699.5 2263,-693.5 2269,-687.5 2275,-687.5"/>
<text text-anchor="middle" x="2293" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_l2_cpu_side -->
<g id="node9" class="node"><title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2267.5,-556.5C2267.5,-556.5 2318.5,-556.5 2318.5,-556.5 2324.5,-556.5 2330.5,-562.5 2330.5,-568.5 2330.5,-568.5 2330.5,-580.5 2330.5,-580.5 2330.5,-586.5 2324.5,-592.5 2318.5,-592.5 2318.5,-592.5 2267.5,-592.5 2267.5,-592.5 2261.5,-592.5 2255.5,-586.5 2255.5,-580.5 2255.5,-580.5 2255.5,-568.5 2255.5,-568.5 2255.5,-562.5 2261.5,-556.5 2267.5,-556.5"/>
<text text-anchor="middle" x="2293" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_master&#45;&gt;system_l2_cpu_side -->
<g id="edge2" class="edge"><title>system_tol2bus_master&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M2293,-687.37C2293,-665.781 2293,-628.412 2293,-602.852"/>
<polygon fill="black" stroke="black" points="2296.5,-602.701 2293,-592.701 2289.5,-602.701 2296.5,-602.701"/>
</g>
<!-- system_tol2bus_slave -->
<g id="node3" class="node"><title>system_tol2bus_slave</title>
<path fill="#586070" stroke="#000000" d="M2203,-687.5C2203,-687.5 2233,-687.5 2233,-687.5 2239,-687.5 2245,-693.5 2245,-699.5 2245,-699.5 2245,-711.5 2245,-711.5 2245,-717.5 2239,-723.5 2233,-723.5 2233,-723.5 2203,-723.5 2203,-723.5 2197,-723.5 2191,-717.5 2191,-711.5 2191,-711.5 2191,-699.5 2191,-699.5 2191,-693.5 2197,-687.5 2203,-687.5"/>
<text text-anchor="middle" x="2218" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_membus_master -->
<g id="node4" class="node"><title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M2519,-163.5C2519,-163.5 2555,-163.5 2555,-163.5 2561,-163.5 2567,-169.5 2567,-175.5 2567,-175.5 2567,-187.5 2567,-187.5 2567,-193.5 2561,-199.5 2555,-199.5 2555,-199.5 2519,-199.5 2519,-199.5 2513,-199.5 2507,-193.5 2507,-187.5 2507,-187.5 2507,-175.5 2507,-175.5 2507,-169.5 2513,-163.5 2519,-163.5"/>
<text text-anchor="middle" x="2537" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node12" class="node"><title>system_mem_ctrls_port</title>
<path fill="#4b4746" stroke="#000000" d="M2522,-32.5C2522,-32.5 2552,-32.5 2552,-32.5 2558,-32.5 2564,-38.5 2564,-44.5 2564,-44.5 2564,-56.5 2564,-56.5 2564,-62.5 2558,-68.5 2552,-68.5 2552,-68.5 2522,-68.5 2522,-68.5 2516,-68.5 2510,-62.5 2510,-56.5 2510,-56.5 2510,-44.5 2510,-44.5 2510,-38.5 2516,-32.5 2522,-32.5"/>
<text text-anchor="middle" x="2537" y="-46.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_mem_ctrls_port -->
<g id="edge3" class="edge"><title>system_membus_master&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M2537,-163.37C2537,-141.781 2537,-104.412 2537,-78.852"/>
<polygon fill="black" stroke="black" points="2540.5,-78.701 2537,-68.7011 2533.5,-78.7011 2540.5,-78.701"/>
</g>
<!-- system_tol3bus_master -->
<g id="node6" class="node"><title>system_tol3bus_master</title>
<path fill="#586070" stroke="#000000" d="M2447,-425.5C2447,-425.5 2483,-425.5 2483,-425.5 2489,-425.5 2495,-431.5 2495,-437.5 2495,-437.5 2495,-449.5 2495,-449.5 2495,-455.5 2489,-461.5 2483,-461.5 2483,-461.5 2447,-461.5 2447,-461.5 2441,-461.5 2435,-455.5 2435,-449.5 2435,-449.5 2435,-437.5 2435,-437.5 2435,-431.5 2441,-425.5 2447,-425.5"/>
<text text-anchor="middle" x="2465" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_l3_cpu_side -->
<g id="node11" class="node"><title>system_l3_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2439.5,-294.5C2439.5,-294.5 2490.5,-294.5 2490.5,-294.5 2496.5,-294.5 2502.5,-300.5 2502.5,-306.5 2502.5,-306.5 2502.5,-318.5 2502.5,-318.5 2502.5,-324.5 2496.5,-330.5 2490.5,-330.5 2490.5,-330.5 2439.5,-330.5 2439.5,-330.5 2433.5,-330.5 2427.5,-324.5 2427.5,-318.5 2427.5,-318.5 2427.5,-306.5 2427.5,-306.5 2427.5,-300.5 2433.5,-294.5 2439.5,-294.5"/>
<text text-anchor="middle" x="2465" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol3bus_master&#45;&gt;system_l3_cpu_side -->
<g id="edge4" class="edge"><title>system_tol3bus_master&#45;&gt;system_l3_cpu_side</title>
<path fill="none" stroke="black" d="M2465,-425.37C2465,-403.781 2465,-366.412 2465,-340.852"/>
<polygon fill="black" stroke="black" points="2468.5,-340.701 2465,-330.701 2461.5,-340.701 2468.5,-340.701"/>
</g>
<!-- system_tol3bus_slave -->
<g id="node7" class="node"><title>system_tol3bus_slave</title>
<path fill="#586070" stroke="#000000" d="M2375,-425.5C2375,-425.5 2405,-425.5 2405,-425.5 2411,-425.5 2417,-431.5 2417,-437.5 2417,-437.5 2417,-449.5 2417,-449.5 2417,-455.5 2411,-461.5 2405,-461.5 2405,-461.5 2375,-461.5 2375,-461.5 2369,-461.5 2363,-455.5 2363,-449.5 2363,-449.5 2363,-437.5 2363,-437.5 2363,-431.5 2369,-425.5 2375,-425.5"/>
<text text-anchor="middle" x="2390" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_l2_mem_side -->
<g id="node8" class="node"><title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2360,-556.5C2360,-556.5 2420,-556.5 2420,-556.5 2426,-556.5 2432,-562.5 2432,-568.5 2432,-568.5 2432,-580.5 2432,-580.5 2432,-586.5 2426,-592.5 2420,-592.5 2420,-592.5 2360,-592.5 2360,-592.5 2354,-592.5 2348,-586.5 2348,-580.5 2348,-580.5 2348,-568.5 2348,-568.5 2348,-562.5 2354,-556.5 2360,-556.5"/>
<text text-anchor="middle" x="2390" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l2_mem_side&#45;&gt;system_tol3bus_slave -->
<g id="edge5" class="edge"><title>system_l2_mem_side&#45;&gt;system_tol3bus_slave</title>
<path fill="none" stroke="black" d="M2390,-556.37C2390,-534.781 2390,-497.412 2390,-471.852"/>
<polygon fill="black" stroke="black" points="2393.5,-471.701 2390,-461.701 2386.5,-471.701 2393.5,-471.701"/>
</g>
<!-- system_l3_mem_side -->
<g id="node10" class="node"><title>system_l3_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2532,-294.5C2532,-294.5 2592,-294.5 2592,-294.5 2598,-294.5 2604,-300.5 2604,-306.5 2604,-306.5 2604,-318.5 2604,-318.5 2604,-324.5 2598,-330.5 2592,-330.5 2592,-330.5 2532,-330.5 2532,-330.5 2526,-330.5 2520,-324.5 2520,-318.5 2520,-318.5 2520,-306.5 2520,-306.5 2520,-300.5 2526,-294.5 2532,-294.5"/>
<text text-anchor="middle" x="2562" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l3_mem_side&#45;&gt;system_membus_slave -->
<g id="edge6" class="edge"><title>system_l3_mem_side&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M2542.73,-294.3C2529.26,-281.711 2511.38,-263.789 2498,-246 2489.29,-234.412 2481.17,-220.498 2474.86,-208.652"/>
<polygon fill="black" stroke="black" points="2477.92,-206.946 2470.21,-199.679 2471.7,-210.168 2477.92,-206.946"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node13" class="node"><title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3896.5,-949.5C3896.5,-949.5 3963.5,-949.5 3963.5,-949.5 3969.5,-949.5 3975.5,-955.5 3975.5,-961.5 3975.5,-961.5 3975.5,-973.5 3975.5,-973.5 3975.5,-979.5 3969.5,-985.5 3963.5,-985.5 3963.5,-985.5 3896.5,-985.5 3896.5,-985.5 3890.5,-985.5 3884.5,-979.5 3884.5,-973.5 3884.5,-973.5 3884.5,-961.5 3884.5,-961.5 3884.5,-955.5 3890.5,-949.5 3896.5,-949.5"/>
<text text-anchor="middle" x="3930" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node18" class="node"><title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3989.5,-818.5C3989.5,-818.5 4040.5,-818.5 4040.5,-818.5 4046.5,-818.5 4052.5,-824.5 4052.5,-830.5 4052.5,-830.5 4052.5,-842.5 4052.5,-842.5 4052.5,-848.5 4046.5,-854.5 4040.5,-854.5 4040.5,-854.5 3989.5,-854.5 3989.5,-854.5 3983.5,-854.5 3977.5,-848.5 3977.5,-842.5 3977.5,-842.5 3977.5,-830.5 3977.5,-830.5 3977.5,-824.5 3983.5,-818.5 3989.5,-818.5"/>
<text text-anchor="middle" x="4015" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge7" class="edge"><title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M3941.29,-949.37C3955.83,-927.299 3981.24,-888.736 3998.09,-863.158"/>
<polygon fill="black" stroke="black" points="4001.09,-864.977 4003.67,-854.701 3995.24,-861.126 4001.09,-864.977"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node14" class="node"><title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3782,-949.5C3782,-949.5 3854,-949.5 3854,-949.5 3860,-949.5 3866,-955.5 3866,-961.5 3866,-961.5 3866,-973.5 3866,-973.5 3866,-979.5 3860,-985.5 3854,-985.5 3854,-985.5 3782,-985.5 3782,-985.5 3776,-985.5 3770,-979.5 3770,-973.5 3770,-973.5 3770,-961.5 3770,-961.5 3770,-955.5 3776,-949.5 3782,-949.5"/>
<text text-anchor="middle" x="3818" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node20" class="node"><title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3789.5,-818.5C3789.5,-818.5 3840.5,-818.5 3840.5,-818.5 3846.5,-818.5 3852.5,-824.5 3852.5,-830.5 3852.5,-830.5 3852.5,-842.5 3852.5,-842.5 3852.5,-848.5 3846.5,-854.5 3840.5,-854.5 3840.5,-854.5 3789.5,-854.5 3789.5,-854.5 3783.5,-854.5 3777.5,-848.5 3777.5,-842.5 3777.5,-842.5 3777.5,-830.5 3777.5,-830.5 3777.5,-824.5 3783.5,-818.5 3789.5,-818.5"/>
<text text-anchor="middle" x="3815" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge8" class="edge"><title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M3817.6,-949.37C3817.1,-927.781 3816.23,-890.412 3815.64,-864.852"/>
<polygon fill="black" stroke="black" points="3819.13,-864.617 3815.4,-854.701 3812.13,-864.78 3819.13,-864.617"/>
</g>
<!-- system_cpu0_dtb_walker_port -->
<g id="node15" class="node"><title>system_cpu0_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M4070,-949.5C4070,-949.5 4100,-949.5 4100,-949.5 4106,-949.5 4112,-955.5 4112,-961.5 4112,-961.5 4112,-973.5 4112,-973.5 4112,-979.5 4106,-985.5 4100,-985.5 4100,-985.5 4070,-985.5 4070,-985.5 4064,-985.5 4058,-979.5 4058,-973.5 4058,-973.5 4058,-961.5 4058,-961.5 4058,-955.5 4064,-949.5 4070,-949.5"/>
<text text-anchor="middle" x="4085" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge9" class="edge"><title>system_cpu0_dtb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M4110.89,-949.286C4132.27,-934.443 4160.04,-913.485 4166,-901 4184.96,-861.293 4196.85,-833.372 4166,-802 4091.51,-726.253 2345.34,-824.246 2254,-770 2240.41,-761.929 2231.52,-746.649 2225.97,-733.101"/>
<polygon fill="black" stroke="black" points="2229.24,-731.848 2222.5,-723.67 2222.67,-734.263 2229.24,-731.848"/>
</g>
<!-- system_cpu0_itb_walker_port -->
<g id="node16" class="node"><title>system_cpu0_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M4178,-949.5C4178,-949.5 4208,-949.5 4208,-949.5 4214,-949.5 4220,-955.5 4220,-961.5 4220,-961.5 4220,-973.5 4220,-973.5 4220,-979.5 4214,-985.5 4208,-985.5 4208,-985.5 4178,-985.5 4178,-985.5 4172,-985.5 4166,-979.5 4166,-973.5 4166,-973.5 4166,-961.5 4166,-961.5 4166,-955.5 4172,-949.5 4178,-949.5"/>
<text text-anchor="middle" x="4193" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge10" class="edge"><title>system_cpu0_itb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M4198.19,-949.465C4207.3,-915.726 4221.58,-840.358 4181,-802 4103.19,-728.447 2346.06,-824.665 2254,-770 2240.41,-761.93 2231.52,-746.65 2225.97,-733.102"/>
<polygon fill="black" stroke="black" points="2229.24,-731.849 2222.5,-723.67 2222.67,-734.264 2229.24,-731.849"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node17" class="node"><title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4082,-818.5C4082,-818.5 4142,-818.5 4142,-818.5 4148,-818.5 4154,-824.5 4154,-830.5 4154,-830.5 4154,-842.5 4154,-842.5 4154,-848.5 4148,-854.5 4142,-854.5 4142,-854.5 4082,-854.5 4082,-854.5 4076,-854.5 4070,-848.5 4070,-842.5 4070,-842.5 4070,-830.5 4070,-830.5 4070,-824.5 4076,-818.5 4082,-818.5"/>
<text text-anchor="middle" x="4112" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge11" class="edge"><title>system_cpu0_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M4091.53,-818.24C4082.72,-811.865 4071.93,-805.375 4061,-802 3965.06,-772.382 2340.3,-821.309 2254,-770 2240.41,-761.923 2231.52,-746.643 2225.97,-733.096"/>
<polygon fill="black" stroke="black" points="2229.24,-731.843 2222.5,-723.666 2222.67,-734.259 2229.24,-731.843"/>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node19" class="node"><title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3882,-818.5C3882,-818.5 3942,-818.5 3942,-818.5 3948,-818.5 3954,-824.5 3954,-830.5 3954,-830.5 3954,-842.5 3954,-842.5 3954,-848.5 3948,-854.5 3942,-854.5 3942,-854.5 3882,-854.5 3882,-854.5 3876,-854.5 3870,-848.5 3870,-842.5 3870,-842.5 3870,-830.5 3870,-830.5 3870,-824.5 3876,-818.5 3882,-818.5"/>
<text text-anchor="middle" x="3912" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge12" class="edge"><title>system_cpu0_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M3891.53,-818.252C3882.71,-811.879 3871.93,-805.387 3861,-802 3775.71,-775.565 2330.7,-815.717 2254,-770 2240.42,-761.908 2231.53,-746.627 2225.98,-733.084"/>
<polygon fill="black" stroke="black" points="2229.25,-731.833 2222.51,-723.657 2222.68,-734.251 2229.25,-731.833"/>
</g>
<!-- system_cpu1_icache_port -->
<g id="node21" class="node"><title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3362.5,-949.5C3362.5,-949.5 3429.5,-949.5 3429.5,-949.5 3435.5,-949.5 3441.5,-955.5 3441.5,-961.5 3441.5,-961.5 3441.5,-973.5 3441.5,-973.5 3441.5,-979.5 3435.5,-985.5 3429.5,-985.5 3429.5,-985.5 3362.5,-985.5 3362.5,-985.5 3356.5,-985.5 3350.5,-979.5 3350.5,-973.5 3350.5,-973.5 3350.5,-961.5 3350.5,-961.5 3350.5,-955.5 3356.5,-949.5 3362.5,-949.5"/>
<text text-anchor="middle" x="3396" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node24" class="node"><title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3455.5,-818.5C3455.5,-818.5 3506.5,-818.5 3506.5,-818.5 3512.5,-818.5 3518.5,-824.5 3518.5,-830.5 3518.5,-830.5 3518.5,-842.5 3518.5,-842.5 3518.5,-848.5 3512.5,-854.5 3506.5,-854.5 3506.5,-854.5 3455.5,-854.5 3455.5,-854.5 3449.5,-854.5 3443.5,-848.5 3443.5,-842.5 3443.5,-842.5 3443.5,-830.5 3443.5,-830.5 3443.5,-824.5 3449.5,-818.5 3455.5,-818.5"/>
<text text-anchor="middle" x="3481" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge13" class="edge"><title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M3407.29,-949.37C3421.83,-927.299 3447.24,-888.736 3464.09,-863.158"/>
<polygon fill="black" stroke="black" points="3467.09,-864.977 3469.67,-854.701 3461.24,-861.126 3467.09,-864.977"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node22" class="node"><title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3248,-949.5C3248,-949.5 3320,-949.5 3320,-949.5 3326,-949.5 3332,-955.5 3332,-961.5 3332,-961.5 3332,-973.5 3332,-973.5 3332,-979.5 3326,-985.5 3320,-985.5 3320,-985.5 3248,-985.5 3248,-985.5 3242,-985.5 3236,-979.5 3236,-973.5 3236,-973.5 3236,-961.5 3236,-961.5 3236,-955.5 3242,-949.5 3248,-949.5"/>
<text text-anchor="middle" x="3284" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node28" class="node"><title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3255.5,-818.5C3255.5,-818.5 3306.5,-818.5 3306.5,-818.5 3312.5,-818.5 3318.5,-824.5 3318.5,-830.5 3318.5,-830.5 3318.5,-842.5 3318.5,-842.5 3318.5,-848.5 3312.5,-854.5 3306.5,-854.5 3306.5,-854.5 3255.5,-854.5 3255.5,-854.5 3249.5,-854.5 3243.5,-848.5 3243.5,-842.5 3243.5,-842.5 3243.5,-830.5 3243.5,-830.5 3243.5,-824.5 3249.5,-818.5 3255.5,-818.5"/>
<text text-anchor="middle" x="3281" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge14" class="edge"><title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M3283.6,-949.37C3283.1,-927.781 3282.23,-890.412 3281.64,-864.852"/>
<polygon fill="black" stroke="black" points="3285.13,-864.617 3281.4,-854.701 3278.13,-864.78 3285.13,-864.617"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node23" class="node"><title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3548,-818.5C3548,-818.5 3608,-818.5 3608,-818.5 3614,-818.5 3620,-824.5 3620,-830.5 3620,-830.5 3620,-842.5 3620,-842.5 3620,-848.5 3614,-854.5 3608,-854.5 3608,-854.5 3548,-854.5 3548,-854.5 3542,-854.5 3536,-848.5 3536,-842.5 3536,-842.5 3536,-830.5 3536,-830.5 3536,-824.5 3542,-818.5 3548,-818.5"/>
<text text-anchor="middle" x="3578" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge15" class="edge"><title>system_cpu1_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M3557.52,-818.281C3548.7,-811.911 3537.92,-805.416 3527,-802 3391.96,-759.76 2375.35,-842.756 2254,-770 2240.44,-761.872 2231.55,-746.591 2226,-733.056"/>
<polygon fill="black" stroke="black" points="2229.27,-731.808 2222.52,-723.636 2222.7,-734.23 2229.27,-731.808"/>
</g>
<!-- system_cpu1_dtb_walker_port -->
<g id="node25" class="node"><title>system_cpu1_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3536,-949.5C3536,-949.5 3566,-949.5 3566,-949.5 3572,-949.5 3578,-955.5 3578,-961.5 3578,-961.5 3578,-973.5 3578,-973.5 3578,-979.5 3572,-985.5 3566,-985.5 3566,-985.5 3536,-985.5 3536,-985.5 3530,-985.5 3524,-979.5 3524,-973.5 3524,-973.5 3524,-961.5 3524,-961.5 3524,-955.5 3530,-949.5 3536,-949.5"/>
<text text-anchor="middle" x="3551" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge16" class="edge"><title>system_cpu1_dtb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M3576.89,-949.286C3598.27,-934.443 3626.04,-913.485 3632,-901 3650.96,-861.293 3662.75,-833.472 3632,-802 3578.48,-747.228 2319.71,-809.314 2254,-770 2240.44,-761.885 2231.54,-746.604 2225.99,-733.066"/>
<polygon fill="black" stroke="black" points="2229.26,-731.817 2222.52,-723.644 2222.69,-734.237 2229.26,-731.817"/>
</g>
<!-- system_cpu1_itb_walker_port -->
<g id="node26" class="node"><title>system_cpu1_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3644,-949.5C3644,-949.5 3674,-949.5 3674,-949.5 3680,-949.5 3686,-955.5 3686,-961.5 3686,-961.5 3686,-973.5 3686,-973.5 3686,-979.5 3680,-985.5 3674,-985.5 3674,-985.5 3644,-985.5 3644,-985.5 3638,-985.5 3632,-979.5 3632,-973.5 3632,-973.5 3632,-961.5 3632,-961.5 3632,-955.5 3638,-949.5 3644,-949.5"/>
<text text-anchor="middle" x="3659" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge17" class="edge"><title>system_cpu1_itb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M3664.17,-949.487C3673.24,-915.787 3687.46,-840.487 3647,-802 3590.92,-748.645 2320.43,-809.733 2254,-770 2240.43,-761.887 2231.54,-746.606 2225.99,-733.068"/>
<polygon fill="black" stroke="black" points="2229.26,-731.818 2222.52,-723.645 2222.69,-734.238 2229.26,-731.818"/>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node27" class="node"><title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3348,-818.5C3348,-818.5 3408,-818.5 3408,-818.5 3414,-818.5 3420,-824.5 3420,-830.5 3420,-830.5 3420,-842.5 3420,-842.5 3420,-848.5 3414,-854.5 3408,-854.5 3408,-854.5 3348,-854.5 3348,-854.5 3342,-854.5 3336,-848.5 3336,-842.5 3336,-842.5 3336,-830.5 3336,-830.5 3336,-824.5 3342,-818.5 3348,-818.5"/>
<text text-anchor="middle" x="3378" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge18" class="edge"><title>system_cpu1_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M3357.51,-818.306C3348.69,-811.941 3337.91,-805.441 3327,-802 3213.25,-766.126 2356.15,-831.572 2254,-770 2240.46,-761.841 2231.57,-746.558 2226.01,-733.031"/>
<polygon fill="black" stroke="black" points="2229.28,-731.785 2222.53,-723.618 2222.72,-734.211 2229.28,-731.785"/>
</g>
<!-- system_cpu2_icache_port -->
<g id="node29" class="node"><title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2828.5,-949.5C2828.5,-949.5 2895.5,-949.5 2895.5,-949.5 2901.5,-949.5 2907.5,-955.5 2907.5,-961.5 2907.5,-961.5 2907.5,-973.5 2907.5,-973.5 2907.5,-979.5 2901.5,-985.5 2895.5,-985.5 2895.5,-985.5 2828.5,-985.5 2828.5,-985.5 2822.5,-985.5 2816.5,-979.5 2816.5,-973.5 2816.5,-973.5 2816.5,-961.5 2816.5,-961.5 2816.5,-955.5 2822.5,-949.5 2828.5,-949.5"/>
<text text-anchor="middle" x="2862" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node32" class="node"><title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2921.5,-818.5C2921.5,-818.5 2972.5,-818.5 2972.5,-818.5 2978.5,-818.5 2984.5,-824.5 2984.5,-830.5 2984.5,-830.5 2984.5,-842.5 2984.5,-842.5 2984.5,-848.5 2978.5,-854.5 2972.5,-854.5 2972.5,-854.5 2921.5,-854.5 2921.5,-854.5 2915.5,-854.5 2909.5,-848.5 2909.5,-842.5 2909.5,-842.5 2909.5,-830.5 2909.5,-830.5 2909.5,-824.5 2915.5,-818.5 2921.5,-818.5"/>
<text text-anchor="middle" x="2947" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge19" class="edge"><title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2873.29,-949.37C2887.83,-927.299 2913.24,-888.736 2930.09,-863.158"/>
<polygon fill="black" stroke="black" points="2933.09,-864.977 2935.67,-854.701 2927.24,-861.126 2933.09,-864.977"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node30" class="node"><title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2714,-949.5C2714,-949.5 2786,-949.5 2786,-949.5 2792,-949.5 2798,-955.5 2798,-961.5 2798,-961.5 2798,-973.5 2798,-973.5 2798,-979.5 2792,-985.5 2786,-985.5 2786,-985.5 2714,-985.5 2714,-985.5 2708,-985.5 2702,-979.5 2702,-973.5 2702,-973.5 2702,-961.5 2702,-961.5 2702,-955.5 2708,-949.5 2714,-949.5"/>
<text text-anchor="middle" x="2750" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node36" class="node"><title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2721.5,-818.5C2721.5,-818.5 2772.5,-818.5 2772.5,-818.5 2778.5,-818.5 2784.5,-824.5 2784.5,-830.5 2784.5,-830.5 2784.5,-842.5 2784.5,-842.5 2784.5,-848.5 2778.5,-854.5 2772.5,-854.5 2772.5,-854.5 2721.5,-854.5 2721.5,-854.5 2715.5,-854.5 2709.5,-848.5 2709.5,-842.5 2709.5,-842.5 2709.5,-830.5 2709.5,-830.5 2709.5,-824.5 2715.5,-818.5 2721.5,-818.5"/>
<text text-anchor="middle" x="2747" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge20" class="edge"><title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2749.6,-949.37C2749.1,-927.781 2748.23,-890.412 2747.64,-864.852"/>
<polygon fill="black" stroke="black" points="2751.13,-864.617 2747.4,-854.701 2744.13,-864.78 2751.13,-864.617"/>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node31" class="node"><title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3014,-818.5C3014,-818.5 3074,-818.5 3074,-818.5 3080,-818.5 3086,-824.5 3086,-830.5 3086,-830.5 3086,-842.5 3086,-842.5 3086,-848.5 3080,-854.5 3074,-854.5 3074,-854.5 3014,-854.5 3014,-854.5 3008,-854.5 3002,-848.5 3002,-842.5 3002,-842.5 3002,-830.5 3002,-830.5 3002,-824.5 3008,-818.5 3014,-818.5"/>
<text text-anchor="middle" x="3044" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge21" class="edge"><title>system_cpu2_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M3023.49,-818.38C3014.67,-812.026 3003.89,-805.514 2993,-802 2914.79,-776.753 2324.1,-812.9 2254,-770 2240.52,-761.75 2231.63,-746.465 2226.05,-732.959"/>
<polygon fill="black" stroke="black" points="2229.33,-731.721 2222.57,-723.565 2222.77,-734.158 2229.33,-731.721"/>
</g>
<!-- system_cpu2_dtb_walker_port -->
<g id="node33" class="node"><title>system_cpu2_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3002,-949.5C3002,-949.5 3032,-949.5 3032,-949.5 3038,-949.5 3044,-955.5 3044,-961.5 3044,-961.5 3044,-973.5 3044,-973.5 3044,-979.5 3038,-985.5 3032,-985.5 3032,-985.5 3002,-985.5 3002,-985.5 2996,-985.5 2990,-979.5 2990,-973.5 2990,-973.5 2990,-961.5 2990,-961.5 2990,-955.5 2996,-949.5 3002,-949.5"/>
<text text-anchor="middle" x="3017" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_dtb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge22" class="edge"><title>system_cpu2_dtb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M3042.89,-949.286C3064.27,-934.443 3092.04,-913.485 3098,-901 3116.96,-861.293 3128.52,-833.697 3098,-802 3032.91,-734.396 2334.18,-818.769 2254,-770 2240.5,-761.786 2231.6,-746.502 2226.04,-732.988"/>
<polygon fill="black" stroke="black" points="2229.31,-731.746 2222.55,-723.586 2222.75,-734.179 2229.31,-731.746"/>
</g>
<!-- system_cpu2_itb_walker_port -->
<g id="node34" class="node"><title>system_cpu2_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3110,-949.5C3110,-949.5 3140,-949.5 3140,-949.5 3146,-949.5 3152,-955.5 3152,-961.5 3152,-961.5 3152,-973.5 3152,-973.5 3152,-979.5 3146,-985.5 3140,-985.5 3140,-985.5 3110,-985.5 3110,-985.5 3104,-985.5 3098,-979.5 3098,-973.5 3098,-973.5 3098,-961.5 3098,-961.5 3098,-955.5 3104,-949.5 3110,-949.5"/>
<text text-anchor="middle" x="3125" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_itb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge23" class="edge"><title>system_cpu2_itb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M3130.19,-949.276C3139.18,-915.539 3153.08,-840.675 3113,-802 3044.27,-735.676 2335.62,-819.608 2254,-770 2240.49,-761.79 2231.6,-746.507 2226.04,-732.991"/>
<polygon fill="black" stroke="black" points="2229.31,-731.75 2222.55,-723.589 2222.74,-734.182 2229.31,-731.75"/>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node35" class="node"><title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2814,-818.5C2814,-818.5 2874,-818.5 2874,-818.5 2880,-818.5 2886,-824.5 2886,-830.5 2886,-830.5 2886,-842.5 2886,-842.5 2886,-848.5 2880,-854.5 2874,-854.5 2874,-854.5 2814,-854.5 2814,-854.5 2808,-854.5 2802,-848.5 2802,-842.5 2802,-842.5 2802,-830.5 2802,-830.5 2802,-824.5 2808,-818.5 2814,-818.5"/>
<text text-anchor="middle" x="2844" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge24" class="edge"><title>system_cpu2_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M2823.46,-818.467C2814.63,-812.127 2803.86,-805.602 2793,-802 2679.11,-764.228 2355.84,-833.449 2254,-770 2240.58,-761.642 2231.7,-746.355 2226.11,-732.874"/>
<polygon fill="black" stroke="black" points="2229.38,-731.644 2222.6,-723.503 2222.83,-734.095 2229.38,-731.644"/>
</g>
<!-- system_cpu3_icache_port -->
<g id="node37" class="node"><title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2294.5,-949.5C2294.5,-949.5 2361.5,-949.5 2361.5,-949.5 2367.5,-949.5 2373.5,-955.5 2373.5,-961.5 2373.5,-961.5 2373.5,-973.5 2373.5,-973.5 2373.5,-979.5 2367.5,-985.5 2361.5,-985.5 2361.5,-985.5 2294.5,-985.5 2294.5,-985.5 2288.5,-985.5 2282.5,-979.5 2282.5,-973.5 2282.5,-973.5 2282.5,-961.5 2282.5,-961.5 2282.5,-955.5 2288.5,-949.5 2294.5,-949.5"/>
<text text-anchor="middle" x="2328" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node40" class="node"><title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2387.5,-818.5C2387.5,-818.5 2438.5,-818.5 2438.5,-818.5 2444.5,-818.5 2450.5,-824.5 2450.5,-830.5 2450.5,-830.5 2450.5,-842.5 2450.5,-842.5 2450.5,-848.5 2444.5,-854.5 2438.5,-854.5 2438.5,-854.5 2387.5,-854.5 2387.5,-854.5 2381.5,-854.5 2375.5,-848.5 2375.5,-842.5 2375.5,-842.5 2375.5,-830.5 2375.5,-830.5 2375.5,-824.5 2381.5,-818.5 2387.5,-818.5"/>
<text text-anchor="middle" x="2413" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge25" class="edge"><title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2339.29,-949.37C2353.83,-927.299 2379.24,-888.736 2396.09,-863.158"/>
<polygon fill="black" stroke="black" points="2399.09,-864.977 2401.67,-854.701 2393.24,-861.126 2399.09,-864.977"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node38" class="node"><title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2180,-949.5C2180,-949.5 2252,-949.5 2252,-949.5 2258,-949.5 2264,-955.5 2264,-961.5 2264,-961.5 2264,-973.5 2264,-973.5 2264,-979.5 2258,-985.5 2252,-985.5 2252,-985.5 2180,-985.5 2180,-985.5 2174,-985.5 2168,-979.5 2168,-973.5 2168,-973.5 2168,-961.5 2168,-961.5 2168,-955.5 2174,-949.5 2180,-949.5"/>
<text text-anchor="middle" x="2216" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node44" class="node"><title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2187.5,-818.5C2187.5,-818.5 2238.5,-818.5 2238.5,-818.5 2244.5,-818.5 2250.5,-824.5 2250.5,-830.5 2250.5,-830.5 2250.5,-842.5 2250.5,-842.5 2250.5,-848.5 2244.5,-854.5 2238.5,-854.5 2238.5,-854.5 2187.5,-854.5 2187.5,-854.5 2181.5,-854.5 2175.5,-848.5 2175.5,-842.5 2175.5,-842.5 2175.5,-830.5 2175.5,-830.5 2175.5,-824.5 2181.5,-818.5 2187.5,-818.5"/>
<text text-anchor="middle" x="2213" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge26" class="edge"><title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2215.6,-949.37C2215.1,-927.781 2214.23,-890.412 2213.64,-864.852"/>
<polygon fill="black" stroke="black" points="2217.13,-864.617 2213.4,-854.701 2210.13,-864.78 2217.13,-864.617"/>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node39" class="node"><title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2480,-818.5C2480,-818.5 2540,-818.5 2540,-818.5 2546,-818.5 2552,-824.5 2552,-830.5 2552,-830.5 2552,-842.5 2552,-842.5 2552,-848.5 2546,-854.5 2540,-854.5 2540,-854.5 2480,-854.5 2480,-854.5 2474,-854.5 2468,-848.5 2468,-842.5 2468,-842.5 2468,-830.5 2468,-830.5 2468,-824.5 2474,-818.5 2480,-818.5"/>
<text text-anchor="middle" x="2510" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge27" class="edge"><title>system_cpu3_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M2488.28,-818.286C2479.62,-812.236 2469.28,-805.964 2459,-802 2372.96,-768.824 2329.85,-822.444 2254,-770 2241.29,-761.213 2232.52,-746.392 2226.82,-733.279"/>
<polygon fill="black" stroke="black" points="2229.97,-731.729 2223.05,-723.711 2223.46,-734.298 2229.97,-731.729"/>
</g>
<!-- system_cpu3_dtb_walker_port -->
<g id="node41" class="node"><title>system_cpu3_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2468,-949.5C2468,-949.5 2498,-949.5 2498,-949.5 2504,-949.5 2510,-955.5 2510,-961.5 2510,-961.5 2510,-973.5 2510,-973.5 2510,-979.5 2504,-985.5 2498,-985.5 2498,-985.5 2468,-985.5 2468,-985.5 2462,-985.5 2456,-979.5 2456,-973.5 2456,-973.5 2456,-961.5 2456,-961.5 2456,-955.5 2462,-949.5 2468,-949.5"/>
<text text-anchor="middle" x="2483" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_dtb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge28" class="edge"><title>system_cpu3_dtb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M2508.89,-949.286C2530.27,-934.443 2558.04,-913.485 2564,-901 2582.96,-861.293 2593.47,-834.671 2564,-802 2517.61,-750.577 2311.97,-807.893 2254,-770 2240.98,-761.491 2232.17,-746.548 2226.53,-733.295"/>
<polygon fill="black" stroke="black" points="2229.67,-731.702 2222.81,-723.624 2223.13,-734.214 2229.67,-731.702"/>
</g>
<!-- system_cpu3_itb_walker_port -->
<g id="node42" class="node"><title>system_cpu3_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2576,-949.5C2576,-949.5 2606,-949.5 2606,-949.5 2612,-949.5 2618,-955.5 2618,-961.5 2618,-961.5 2618,-973.5 2618,-973.5 2618,-979.5 2612,-985.5 2606,-985.5 2606,-985.5 2576,-985.5 2576,-985.5 2570,-985.5 2564,-979.5 2564,-973.5 2564,-973.5 2564,-961.5 2564,-961.5 2564,-955.5 2570,-949.5 2576,-949.5"/>
<text text-anchor="middle" x="2591" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_itb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge29" class="edge"><title>system_cpu3_itb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M2595.99,-949.485C2604.61,-916.117 2617.88,-841.878 2579,-802 2528.34,-750.039 2314.84,-809.564 2254,-770 2240.96,-761.522 2232.15,-746.58 2226.51,-733.319"/>
<polygon fill="black" stroke="black" points="2229.65,-731.725 2222.8,-723.642 2223.11,-734.232 2229.65,-731.725"/>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node43" class="node"><title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2280,-818.5C2280,-818.5 2340,-818.5 2340,-818.5 2346,-818.5 2352,-824.5 2352,-830.5 2352,-830.5 2352,-842.5 2352,-842.5 2352,-848.5 2346,-854.5 2340,-854.5 2340,-854.5 2280,-854.5 2280,-854.5 2274,-854.5 2268,-848.5 2268,-842.5 2268,-842.5 2268,-830.5 2268,-830.5 2268,-824.5 2274,-818.5 2280,-818.5"/>
<text text-anchor="middle" x="2310" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge30" class="edge"><title>system_cpu3_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M2293.83,-818.45C2282.09,-805.645 2266.2,-787.394 2254,-770 2245.73,-758.21 2237.71,-744.377 2231.35,-732.636"/>
<polygon fill="black" stroke="black" points="2234.41,-730.937 2226.63,-723.748 2228.23,-734.222 2234.41,-730.937"/>
</g>
<!-- system_cpu4_icache_port -->
<g id="node45" class="node"><title>system_cpu4_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1760.5,-949.5C1760.5,-949.5 1827.5,-949.5 1827.5,-949.5 1833.5,-949.5 1839.5,-955.5 1839.5,-961.5 1839.5,-961.5 1839.5,-973.5 1839.5,-973.5 1839.5,-979.5 1833.5,-985.5 1827.5,-985.5 1827.5,-985.5 1760.5,-985.5 1760.5,-985.5 1754.5,-985.5 1748.5,-979.5 1748.5,-973.5 1748.5,-973.5 1748.5,-961.5 1748.5,-961.5 1748.5,-955.5 1754.5,-949.5 1760.5,-949.5"/>
<text text-anchor="middle" x="1794" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu4_icache_cpu_side -->
<g id="node48" class="node"><title>system_cpu4_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1873.5,-818.5C1873.5,-818.5 1924.5,-818.5 1924.5,-818.5 1930.5,-818.5 1936.5,-824.5 1936.5,-830.5 1936.5,-830.5 1936.5,-842.5 1936.5,-842.5 1936.5,-848.5 1930.5,-854.5 1924.5,-854.5 1924.5,-854.5 1873.5,-854.5 1873.5,-854.5 1867.5,-854.5 1861.5,-848.5 1861.5,-842.5 1861.5,-842.5 1861.5,-830.5 1861.5,-830.5 1861.5,-824.5 1867.5,-818.5 1873.5,-818.5"/>
<text text-anchor="middle" x="1899" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side -->
<g id="edge31" class="edge"><title>system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1807.94,-949.37C1826.06,-927.106 1857.85,-888.061 1878.66,-862.491"/>
<polygon fill="black" stroke="black" points="1881.4,-864.666 1885,-854.701 1875.97,-860.247 1881.4,-864.666"/>
</g>
<!-- system_cpu4_dcache_port -->
<g id="node46" class="node"><title>system_cpu4_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1646,-949.5C1646,-949.5 1718,-949.5 1718,-949.5 1724,-949.5 1730,-955.5 1730,-961.5 1730,-961.5 1730,-973.5 1730,-973.5 1730,-979.5 1724,-985.5 1718,-985.5 1718,-985.5 1646,-985.5 1646,-985.5 1640,-985.5 1634,-979.5 1634,-973.5 1634,-973.5 1634,-961.5 1634,-961.5 1634,-955.5 1640,-949.5 1646,-949.5"/>
<text text-anchor="middle" x="1682" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu4_dcache_cpu_side -->
<g id="node52" class="node"><title>system_cpu4_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1664.5,-818.5C1664.5,-818.5 1715.5,-818.5 1715.5,-818.5 1721.5,-818.5 1727.5,-824.5 1727.5,-830.5 1727.5,-830.5 1727.5,-842.5 1727.5,-842.5 1727.5,-848.5 1721.5,-854.5 1715.5,-854.5 1715.5,-854.5 1664.5,-854.5 1664.5,-854.5 1658.5,-854.5 1652.5,-848.5 1652.5,-842.5 1652.5,-842.5 1652.5,-830.5 1652.5,-830.5 1652.5,-824.5 1658.5,-818.5 1664.5,-818.5"/>
<text text-anchor="middle" x="1690" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side -->
<g id="edge32" class="edge"><title>system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1683.06,-949.37C1684.4,-927.781 1686.72,-890.412 1688.3,-864.852"/>
<polygon fill="black" stroke="black" points="1691.81,-864.899 1688.93,-854.701 1684.82,-864.465 1691.81,-864.899"/>
</g>
<!-- system_cpu4_icache_mem_side -->
<g id="node47" class="node"><title>system_cpu4_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1966,-818.5C1966,-818.5 2026,-818.5 2026,-818.5 2032,-818.5 2038,-824.5 2038,-830.5 2038,-830.5 2038,-842.5 2038,-842.5 2038,-848.5 2032,-854.5 2026,-854.5 2026,-854.5 1966,-854.5 1966,-854.5 1960,-854.5 1954,-848.5 1954,-842.5 1954,-842.5 1954,-830.5 1954,-830.5 1954,-824.5 1960,-818.5 1966,-818.5"/>
<text text-anchor="middle" x="1996" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge33" class="edge"><title>system_cpu4_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M2025.48,-818.37C2065.89,-794.887 2138.43,-752.736 2182,-727.417"/>
<polygon fill="black" stroke="black" points="2183.95,-730.334 2190.84,-722.283 2180.43,-724.281 2183.95,-730.334"/>
</g>
<!-- system_cpu4_dtb_walker_port -->
<g id="node49" class="node"><title>system_cpu4_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1934,-949.5C1934,-949.5 1964,-949.5 1964,-949.5 1970,-949.5 1976,-955.5 1976,-961.5 1976,-961.5 1976,-973.5 1976,-973.5 1976,-979.5 1970,-985.5 1964,-985.5 1964,-985.5 1934,-985.5 1934,-985.5 1928,-985.5 1922,-979.5 1922,-973.5 1922,-973.5 1922,-961.5 1922,-961.5 1922,-955.5 1928,-949.5 1934,-949.5"/>
<text text-anchor="middle" x="1949" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_dtb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge34" class="edge"><title>system_cpu4_dtb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M1976.1,-949.653C2003.85,-932.287 2043.78,-906.934 2050,-901 2089.17,-863.62 2085.8,-843.144 2121,-802 2143.11,-776.159 2171.01,-749.195 2191.21,-730.534"/>
<polygon fill="black" stroke="black" points="2193.8,-732.901 2198.81,-723.564 2189.07,-727.741 2193.8,-732.901"/>
</g>
<!-- system_cpu4_itb_walker_port -->
<g id="node50" class="node"><title>system_cpu4_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2086,-949.5C2086,-949.5 2116,-949.5 2116,-949.5 2122,-949.5 2128,-955.5 2128,-961.5 2128,-961.5 2128,-973.5 2128,-973.5 2128,-979.5 2122,-985.5 2116,-985.5 2116,-985.5 2086,-985.5 2086,-985.5 2080,-985.5 2074,-979.5 2074,-973.5 2074,-973.5 2074,-961.5 2074,-961.5 2074,-955.5 2080,-949.5 2086,-949.5"/>
<text text-anchor="middle" x="2101" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_itb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge35" class="edge"><title>system_cpu4_itb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M2106.63,-949.34C2116.77,-919.033 2139.37,-854.29 2164,-802 2175.44,-777.715 2190.65,-751.224 2202.01,-732.317"/>
<polygon fill="black" stroke="black" points="2205.05,-734.053 2207.25,-723.688 2199.07,-730.422 2205.05,-734.053"/>
</g>
<!-- system_cpu4_dcache_mem_side -->
<g id="node51" class="node"><title>system_cpu4_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1757,-818.5C1757,-818.5 1817,-818.5 1817,-818.5 1823,-818.5 1829,-824.5 1829,-830.5 1829,-830.5 1829,-842.5 1829,-842.5 1829,-848.5 1823,-854.5 1817,-854.5 1817,-854.5 1757,-854.5 1757,-854.5 1751,-854.5 1745,-848.5 1745,-842.5 1745,-842.5 1745,-830.5 1745,-830.5 1745,-824.5 1751,-818.5 1757,-818.5"/>
<text text-anchor="middle" x="1787" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge36" class="edge"><title>system_cpu4_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M1815.81,-818.349C1826.32,-812.59 1838.46,-806.495 1850,-802 1967.06,-756.42 2113.46,-725.829 2180.87,-713.132"/>
<polygon fill="black" stroke="black" points="2181.81,-716.519 2191,-711.249 2180.53,-709.637 2181.81,-716.519"/>
</g>
<!-- system_cpu5_icache_port -->
<g id="node53" class="node"><title>system_cpu5_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1226.5,-949.5C1226.5,-949.5 1293.5,-949.5 1293.5,-949.5 1299.5,-949.5 1305.5,-955.5 1305.5,-961.5 1305.5,-961.5 1305.5,-973.5 1305.5,-973.5 1305.5,-979.5 1299.5,-985.5 1293.5,-985.5 1293.5,-985.5 1226.5,-985.5 1226.5,-985.5 1220.5,-985.5 1214.5,-979.5 1214.5,-973.5 1214.5,-973.5 1214.5,-961.5 1214.5,-961.5 1214.5,-955.5 1220.5,-949.5 1226.5,-949.5"/>
<text text-anchor="middle" x="1260" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu5_icache_cpu_side -->
<g id="node56" class="node"><title>system_cpu5_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1339.5,-818.5C1339.5,-818.5 1390.5,-818.5 1390.5,-818.5 1396.5,-818.5 1402.5,-824.5 1402.5,-830.5 1402.5,-830.5 1402.5,-842.5 1402.5,-842.5 1402.5,-848.5 1396.5,-854.5 1390.5,-854.5 1390.5,-854.5 1339.5,-854.5 1339.5,-854.5 1333.5,-854.5 1327.5,-848.5 1327.5,-842.5 1327.5,-842.5 1327.5,-830.5 1327.5,-830.5 1327.5,-824.5 1333.5,-818.5 1339.5,-818.5"/>
<text text-anchor="middle" x="1365" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side -->
<g id="edge37" class="edge"><title>system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1273.94,-949.37C1292.06,-927.106 1323.85,-888.061 1344.66,-862.491"/>
<polygon fill="black" stroke="black" points="1347.4,-864.666 1351,-854.701 1341.97,-860.247 1347.4,-864.666"/>
</g>
<!-- system_cpu5_dcache_port -->
<g id="node54" class="node"><title>system_cpu5_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1112,-949.5C1112,-949.5 1184,-949.5 1184,-949.5 1190,-949.5 1196,-955.5 1196,-961.5 1196,-961.5 1196,-973.5 1196,-973.5 1196,-979.5 1190,-985.5 1184,-985.5 1184,-985.5 1112,-985.5 1112,-985.5 1106,-985.5 1100,-979.5 1100,-973.5 1100,-973.5 1100,-961.5 1100,-961.5 1100,-955.5 1106,-949.5 1112,-949.5"/>
<text text-anchor="middle" x="1148" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu5_dcache_cpu_side -->
<g id="node60" class="node"><title>system_cpu5_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1130.5,-818.5C1130.5,-818.5 1181.5,-818.5 1181.5,-818.5 1187.5,-818.5 1193.5,-824.5 1193.5,-830.5 1193.5,-830.5 1193.5,-842.5 1193.5,-842.5 1193.5,-848.5 1187.5,-854.5 1181.5,-854.5 1181.5,-854.5 1130.5,-854.5 1130.5,-854.5 1124.5,-854.5 1118.5,-848.5 1118.5,-842.5 1118.5,-842.5 1118.5,-830.5 1118.5,-830.5 1118.5,-824.5 1124.5,-818.5 1130.5,-818.5"/>
<text text-anchor="middle" x="1156" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side -->
<g id="edge38" class="edge"><title>system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1149.06,-949.37C1150.4,-927.781 1152.72,-890.412 1154.3,-864.852"/>
<polygon fill="black" stroke="black" points="1157.81,-864.899 1154.93,-854.701 1150.82,-864.465 1157.81,-864.899"/>
</g>
<!-- system_cpu5_icache_mem_side -->
<g id="node55" class="node"><title>system_cpu5_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1432,-818.5C1432,-818.5 1492,-818.5 1492,-818.5 1498,-818.5 1504,-824.5 1504,-830.5 1504,-830.5 1504,-842.5 1504,-842.5 1504,-848.5 1498,-854.5 1492,-854.5 1492,-854.5 1432,-854.5 1432,-854.5 1426,-854.5 1420,-848.5 1420,-842.5 1420,-842.5 1420,-830.5 1420,-830.5 1420,-824.5 1426,-818.5 1432,-818.5"/>
<text text-anchor="middle" x="1462" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge39" class="edge"><title>system_cpu5_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M1501.72,-818.433C1516.9,-812.474 1534.53,-806.225 1551,-802 1786.29,-741.643 2078.72,-716.368 2180.79,-708.974"/>
<polygon fill="black" stroke="black" points="2181.17,-712.456 2190.9,-708.255 2180.68,-705.473 2181.17,-712.456"/>
</g>
<!-- system_cpu5_dtb_walker_port -->
<g id="node57" class="node"><title>system_cpu5_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1400,-949.5C1400,-949.5 1430,-949.5 1430,-949.5 1436,-949.5 1442,-955.5 1442,-961.5 1442,-961.5 1442,-973.5 1442,-973.5 1442,-979.5 1436,-985.5 1430,-985.5 1430,-985.5 1400,-985.5 1400,-985.5 1394,-985.5 1388,-979.5 1388,-973.5 1388,-973.5 1388,-961.5 1388,-961.5 1388,-955.5 1394,-949.5 1400,-949.5"/>
<text text-anchor="middle" x="1415" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_dtb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge40" class="edge"><title>system_cpu5_dtb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M1442.17,-949.726C1469.99,-932.424 1509.97,-907.125 1516,-901 1552.42,-864 1534.57,-830.439 1578,-802 1678.7,-736.067 2059.23,-713.6 2180.58,-708.029"/>
<polygon fill="black" stroke="black" points="2181.01,-711.513 2190.84,-707.57 2180.69,-704.52 2181.01,-711.513"/>
</g>
<!-- system_cpu5_itb_walker_port -->
<g id="node58" class="node"><title>system_cpu5_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1552,-949.5C1552,-949.5 1582,-949.5 1582,-949.5 1588,-949.5 1594,-955.5 1594,-961.5 1594,-961.5 1594,-973.5 1594,-973.5 1594,-979.5 1588,-985.5 1582,-985.5 1582,-985.5 1552,-985.5 1552,-985.5 1546,-985.5 1540,-979.5 1540,-973.5 1540,-973.5 1540,-961.5 1540,-961.5 1540,-955.5 1546,-949.5 1552,-949.5"/>
<text text-anchor="middle" x="1567" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_itb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge41" class="edge"><title>system_cpu5_itb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M1569.36,-949.276C1575,-915.197 1592.61,-839.249 1641,-802 1726.35,-736.299 2066.52,-713.906 2180.53,-708.163"/>
<polygon fill="black" stroke="black" points="2181.03,-711.643 2190.85,-707.658 2180.69,-704.651 2181.03,-711.643"/>
</g>
<!-- system_cpu5_dcache_mem_side -->
<g id="node59" class="node"><title>system_cpu5_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1223,-818.5C1223,-818.5 1283,-818.5 1283,-818.5 1289,-818.5 1295,-824.5 1295,-830.5 1295,-830.5 1295,-842.5 1295,-842.5 1295,-848.5 1289,-854.5 1283,-854.5 1283,-854.5 1223,-854.5 1223,-854.5 1217,-854.5 1211,-848.5 1211,-842.5 1211,-842.5 1211,-830.5 1211,-830.5 1211,-824.5 1217,-818.5 1223,-818.5"/>
<text text-anchor="middle" x="1253" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge42" class="edge"><title>system_cpu5_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M1279.61,-818.433C1290.49,-812.248 1303.44,-805.844 1316,-802 1482.16,-751.128 2032.23,-716.991 2180.76,-708.545"/>
<polygon fill="black" stroke="black" points="2180.96,-712.039 2190.75,-707.981 2180.57,-705.05 2180.96,-712.039"/>
</g>
<!-- system_cpu6_icache_port -->
<g id="node61" class="node"><title>system_cpu6_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M692.5,-949.5C692.5,-949.5 759.5,-949.5 759.5,-949.5 765.5,-949.5 771.5,-955.5 771.5,-961.5 771.5,-961.5 771.5,-973.5 771.5,-973.5 771.5,-979.5 765.5,-985.5 759.5,-985.5 759.5,-985.5 692.5,-985.5 692.5,-985.5 686.5,-985.5 680.5,-979.5 680.5,-973.5 680.5,-973.5 680.5,-961.5 680.5,-961.5 680.5,-955.5 686.5,-949.5 692.5,-949.5"/>
<text text-anchor="middle" x="726" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu6_icache_cpu_side -->
<g id="node64" class="node"><title>system_cpu6_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M805.5,-818.5C805.5,-818.5 856.5,-818.5 856.5,-818.5 862.5,-818.5 868.5,-824.5 868.5,-830.5 868.5,-830.5 868.5,-842.5 868.5,-842.5 868.5,-848.5 862.5,-854.5 856.5,-854.5 856.5,-854.5 805.5,-854.5 805.5,-854.5 799.5,-854.5 793.5,-848.5 793.5,-842.5 793.5,-842.5 793.5,-830.5 793.5,-830.5 793.5,-824.5 799.5,-818.5 805.5,-818.5"/>
<text text-anchor="middle" x="831" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_icache_port&#45;&gt;system_cpu6_icache_cpu_side -->
<g id="edge43" class="edge"><title>system_cpu6_icache_port&#45;&gt;system_cpu6_icache_cpu_side</title>
<path fill="none" stroke="black" d="M739.943,-949.37C758.065,-927.106 789.845,-888.061 810.658,-862.491"/>
<polygon fill="black" stroke="black" points="813.401,-864.666 816.999,-854.701 807.972,-860.247 813.401,-864.666"/>
</g>
<!-- system_cpu6_dcache_port -->
<g id="node62" class="node"><title>system_cpu6_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M578,-949.5C578,-949.5 650,-949.5 650,-949.5 656,-949.5 662,-955.5 662,-961.5 662,-961.5 662,-973.5 662,-973.5 662,-979.5 656,-985.5 650,-985.5 650,-985.5 578,-985.5 578,-985.5 572,-985.5 566,-979.5 566,-973.5 566,-973.5 566,-961.5 566,-961.5 566,-955.5 572,-949.5 578,-949.5"/>
<text text-anchor="middle" x="614" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu6_dcache_cpu_side -->
<g id="node68" class="node"><title>system_cpu6_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M596.5,-818.5C596.5,-818.5 647.5,-818.5 647.5,-818.5 653.5,-818.5 659.5,-824.5 659.5,-830.5 659.5,-830.5 659.5,-842.5 659.5,-842.5 659.5,-848.5 653.5,-854.5 647.5,-854.5 647.5,-854.5 596.5,-854.5 596.5,-854.5 590.5,-854.5 584.5,-848.5 584.5,-842.5 584.5,-842.5 584.5,-830.5 584.5,-830.5 584.5,-824.5 590.5,-818.5 596.5,-818.5"/>
<text text-anchor="middle" x="622" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_dcache_port&#45;&gt;system_cpu6_dcache_cpu_side -->
<g id="edge44" class="edge"><title>system_cpu6_dcache_port&#45;&gt;system_cpu6_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M615.062,-949.37C616.401,-927.781 618.719,-890.412 620.304,-864.852"/>
<polygon fill="black" stroke="black" points="623.807,-864.899 620.933,-854.701 616.821,-864.465 623.807,-864.899"/>
</g>
<!-- system_cpu6_icache_mem_side -->
<g id="node63" class="node"><title>system_cpu6_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M898,-818.5C898,-818.5 958,-818.5 958,-818.5 964,-818.5 970,-824.5 970,-830.5 970,-830.5 970,-842.5 970,-842.5 970,-848.5 964,-854.5 958,-854.5 958,-854.5 898,-854.5 898,-854.5 892,-854.5 886,-848.5 886,-842.5 886,-842.5 886,-830.5 886,-830.5 886,-824.5 892,-818.5 898,-818.5"/>
<text text-anchor="middle" x="928" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge45" class="edge"><title>system_cpu6_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M966.268,-818.402C981.726,-812.213 999.92,-805.814 1017,-802 1247.18,-750.605 2003.84,-715.649 2180.76,-708.053"/>
<polygon fill="black" stroke="black" points="2181.03,-711.545 2190.87,-707.622 2180.73,-704.552 2181.03,-711.545"/>
</g>
<!-- system_cpu6_dtb_walker_port -->
<g id="node65" class="node"><title>system_cpu6_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M866,-949.5C866,-949.5 896,-949.5 896,-949.5 902,-949.5 908,-955.5 908,-961.5 908,-961.5 908,-973.5 908,-973.5 908,-979.5 902,-985.5 896,-985.5 896,-985.5 866,-985.5 866,-985.5 860,-985.5 854,-979.5 854,-973.5 854,-973.5 854,-961.5 854,-961.5 854,-955.5 860,-949.5 866,-949.5"/>
<text text-anchor="middle" x="881" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu6_dtb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge46" class="edge"><title>system_cpu6_dtb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M908.183,-949.735C936.002,-932.44 975.993,-907.147 982,-901 1018.12,-864.036 998.936,-829.006 1043,-802 1142.17,-741.22 1991.75,-713.079 2180.81,-707.538"/>
<polygon fill="black" stroke="black" points="2180.93,-711.037 2190.82,-707.248 2180.72,-704.04 2180.93,-711.037"/>
</g>
<!-- system_cpu6_itb_walker_port -->
<g id="node66" class="node"><title>system_cpu6_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1018,-949.5C1018,-949.5 1048,-949.5 1048,-949.5 1054,-949.5 1060,-955.5 1060,-961.5 1060,-961.5 1060,-973.5 1060,-973.5 1060,-979.5 1054,-985.5 1048,-985.5 1048,-985.5 1018,-985.5 1018,-985.5 1012,-985.5 1006,-979.5 1006,-973.5 1006,-973.5 1006,-961.5 1006,-961.5 1006,-955.5 1012,-949.5 1018,-949.5"/>
<text text-anchor="middle" x="1033" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu6_itb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge47" class="edge"><title>system_cpu6_itb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M1035.04,-949.479C1040.15,-915.072 1056.94,-837.509 1107,-802 1196.41,-738.585 1997.23,-712.628 2180.67,-707.487"/>
<polygon fill="black" stroke="black" points="2180.99,-710.979 2190.89,-707.204 2180.8,-703.982 2180.99,-710.979"/>
</g>
<!-- system_cpu6_dcache_mem_side -->
<g id="node67" class="node"><title>system_cpu6_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M689,-818.5C689,-818.5 749,-818.5 749,-818.5 755,-818.5 761,-824.5 761,-830.5 761,-830.5 761,-842.5 761,-842.5 761,-848.5 755,-854.5 749,-854.5 749,-854.5 689,-854.5 689,-854.5 683,-854.5 677,-848.5 677,-842.5 677,-842.5 677,-830.5 677,-830.5 677,-824.5 683,-818.5 689,-818.5"/>
<text text-anchor="middle" x="719" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge48" class="edge"><title>system_cpu6_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M745.227,-818.356C756.155,-812.08 769.253,-805.632 782,-802 1056.29,-723.849 1983.41,-709.136 2180.83,-706.867"/>
<polygon fill="black" stroke="black" points="2181.02,-710.366 2190.98,-706.754 2180.94,-703.366 2181.02,-710.366"/>
</g>
<!-- system_cpu7_icache_port -->
<g id="node69" class="node"><title>system_cpu7_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M158.5,-949.5C158.5,-949.5 225.5,-949.5 225.5,-949.5 231.5,-949.5 237.5,-955.5 237.5,-961.5 237.5,-961.5 237.5,-973.5 237.5,-973.5 237.5,-979.5 231.5,-985.5 225.5,-985.5 225.5,-985.5 158.5,-985.5 158.5,-985.5 152.5,-985.5 146.5,-979.5 146.5,-973.5 146.5,-973.5 146.5,-961.5 146.5,-961.5 146.5,-955.5 152.5,-949.5 158.5,-949.5"/>
<text text-anchor="middle" x="192" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu7_icache_cpu_side -->
<g id="node72" class="node"><title>system_cpu7_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M271.5,-818.5C271.5,-818.5 322.5,-818.5 322.5,-818.5 328.5,-818.5 334.5,-824.5 334.5,-830.5 334.5,-830.5 334.5,-842.5 334.5,-842.5 334.5,-848.5 328.5,-854.5 322.5,-854.5 322.5,-854.5 271.5,-854.5 271.5,-854.5 265.5,-854.5 259.5,-848.5 259.5,-842.5 259.5,-842.5 259.5,-830.5 259.5,-830.5 259.5,-824.5 265.5,-818.5 271.5,-818.5"/>
<text text-anchor="middle" x="297" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_icache_port&#45;&gt;system_cpu7_icache_cpu_side -->
<g id="edge49" class="edge"><title>system_cpu7_icache_port&#45;&gt;system_cpu7_icache_cpu_side</title>
<path fill="none" stroke="black" d="M205.943,-949.37C224.065,-927.106 255.845,-888.061 276.658,-862.491"/>
<polygon fill="black" stroke="black" points="279.401,-864.666 282.999,-854.701 273.972,-860.247 279.401,-864.666"/>
</g>
<!-- system_cpu7_dcache_port -->
<g id="node70" class="node"><title>system_cpu7_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M44,-949.5C44,-949.5 116,-949.5 116,-949.5 122,-949.5 128,-955.5 128,-961.5 128,-961.5 128,-973.5 128,-973.5 128,-979.5 122,-985.5 116,-985.5 116,-985.5 44,-985.5 44,-985.5 38,-985.5 32,-979.5 32,-973.5 32,-973.5 32,-961.5 32,-961.5 32,-955.5 38,-949.5 44,-949.5"/>
<text text-anchor="middle" x="80" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu7_dcache_cpu_side -->
<g id="node76" class="node"><title>system_cpu7_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M62.5,-818.5C62.5,-818.5 113.5,-818.5 113.5,-818.5 119.5,-818.5 125.5,-824.5 125.5,-830.5 125.5,-830.5 125.5,-842.5 125.5,-842.5 125.5,-848.5 119.5,-854.5 113.5,-854.5 113.5,-854.5 62.5,-854.5 62.5,-854.5 56.5,-854.5 50.5,-848.5 50.5,-842.5 50.5,-842.5 50.5,-830.5 50.5,-830.5 50.5,-824.5 56.5,-818.5 62.5,-818.5"/>
<text text-anchor="middle" x="88" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_dcache_port&#45;&gt;system_cpu7_dcache_cpu_side -->
<g id="edge50" class="edge"><title>system_cpu7_dcache_port&#45;&gt;system_cpu7_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M81.0623,-949.37C82.4012,-927.781 84.7186,-890.412 86.3037,-864.852"/>
<polygon fill="black" stroke="black" points="89.8075,-864.899 86.9333,-854.701 82.8209,-864.465 89.8075,-864.899"/>
</g>
<!-- system_cpu7_icache_mem_side -->
<g id="node71" class="node"><title>system_cpu7_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M364,-818.5C364,-818.5 424,-818.5 424,-818.5 430,-818.5 436,-824.5 436,-830.5 436,-830.5 436,-842.5 436,-842.5 436,-848.5 430,-854.5 424,-854.5 424,-854.5 364,-854.5 364,-854.5 358,-854.5 352,-848.5 352,-842.5 352,-842.5 352,-830.5 352,-830.5 352,-824.5 358,-818.5 364,-818.5"/>
<text text-anchor="middle" x="394" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge51" class="edge"><title>system_cpu7_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M431.785,-818.363C447.329,-812.089 465.714,-805.639 483,-802 823.727,-730.269 1960.74,-710.249 2180.9,-707.007"/>
<polygon fill="black" stroke="black" points="2181.03,-710.506 2190.98,-706.861 2180.93,-703.507 2181.03,-710.506"/>
</g>
<!-- system_cpu7_dtb_walker_port -->
<g id="node73" class="node"><title>system_cpu7_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M332,-949.5C332,-949.5 362,-949.5 362,-949.5 368,-949.5 374,-955.5 374,-961.5 374,-961.5 374,-973.5 374,-973.5 374,-979.5 368,-985.5 362,-985.5 362,-985.5 332,-985.5 332,-985.5 326,-985.5 320,-979.5 320,-973.5 320,-973.5 320,-961.5 320,-961.5 320,-955.5 326,-949.5 332,-949.5"/>
<text text-anchor="middle" x="347" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu7_dtb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge52" class="edge"><title>system_cpu7_dtb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M374.183,-949.735C402.002,-932.44 441.993,-907.147 448,-901 484.12,-864.036 464.598,-828.447 509,-802 657.273,-713.684 1943.72,-707.012 2180.6,-706.533"/>
<polygon fill="black" stroke="black" points="2180.77,-710.033 2190.77,-706.515 2180.76,-703.033 2180.77,-710.033"/>
</g>
<!-- system_cpu7_itb_walker_port -->
<g id="node74" class="node"><title>system_cpu7_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M484,-949.5C484,-949.5 514,-949.5 514,-949.5 520,-949.5 526,-955.5 526,-961.5 526,-961.5 526,-973.5 526,-973.5 526,-979.5 520,-985.5 514,-985.5 514,-985.5 484,-985.5 484,-985.5 478,-985.5 472,-979.5 472,-973.5 472,-973.5 472,-961.5 472,-961.5 472,-955.5 478,-949.5 484,-949.5"/>
<text text-anchor="middle" x="499" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu7_itb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge53" class="edge"><title>system_cpu7_itb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M500.959,-949.364C505.926,-914.744 522.447,-836.81 573,-802 709.55,-707.972 1947.72,-705.926 2180.4,-706.378"/>
<polygon fill="black" stroke="black" points="2180.7,-709.879 2190.71,-706.402 2180.72,-702.879 2180.7,-709.879"/>
</g>
<!-- system_cpu7_dcache_mem_side -->
<g id="node75" class="node"><title>system_cpu7_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M155,-818.5C155,-818.5 215,-818.5 215,-818.5 221,-818.5 227,-824.5 227,-830.5 227,-830.5 227,-842.5 227,-842.5 227,-848.5 221,-854.5 215,-854.5 215,-854.5 155,-854.5 155,-854.5 149,-854.5 143,-848.5 143,-842.5 143,-842.5 143,-830.5 143,-830.5 143,-824.5 149,-818.5 155,-818.5"/>
<text text-anchor="middle" x="185" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge54" class="edge"><title>system_cpu7_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M210.889,-818.416C221.873,-812.067 235.101,-805.55 248,-802 441.041,-748.869 1925.76,-713.106 2180.78,-707.325"/>
<polygon fill="black" stroke="black" points="2181.08,-710.819 2191,-707.095 2180.92,-703.821 2181.08,-710.819"/>
</g>
</g>
</svg>
