library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity FourBitAdderInstructions is
	Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
	Port ( B : in STD_LOGIC_VECTOR (3 downto 0);
	          carryIn : in std_logic;
	          carryOut : out std_logic;
	Sum : out STD_LOGIC_VECTOR (3 downto 0));
end FourBitAdderInstructions;

architecture Behavioral of FourBitAdderInstructions is

component FAInstructions is
	Port ( A : in STD_LOGIC;
	          B : in STD_LOGIC;
	          Cin : in STD_LOGIC;
	         Cout : out STD_LOGIC;
	          Sum : out STD_LOGIC);
end component;

signal CF02F1 : std_logic;
signal CF12F2 : std_logic;
signal CF22F3 : std_logic;

begin

F0: FAInstructions port map(A(0), B(0), carryIn, CF02F1, Sum(0));
F1: FAInstructions port map(A(1), B(1), CF02F1, CF12F2, Sum(1));
F2: FAInstructions port map(A(2), B(2), CF12F2, CF22F3 , Sum(2));
F3: FAInstructions port map(A(3), B(3), CF22F3 , carryOut, Sum(3));

end Behavioral;
