library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity BCD_Decoder is
  port (
    value   : in  std_logic_vector(3 downto 0);
    BCD1    : out std_logic_vector(3 downto 0);
    BCD2    : out std_logic_vector(3 downto 0)
  );
end entity BCD_Decoder;

architecture Behavioral of BCD_Decoder is
  signal n     : unsigned(3 downto 0);
  signal tens  : unsigned(3 downto 0);
  signal ones  : unsigned(3 downto 0);
begin
  n <= unsigned(value);

  process(n)
  begin
    if n >= 10 then
      tens <= to_unsigned(1, 4);
      ones <= n - 10;
    else
      tens <= (others => '0');
      ones <= n;
    end if;
  end process;

  BCD1 <= std_logic_vector(tens);
  BCD2 <= std_logic_vector(ones);
end architecture Behavioral;
