#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* UART_tx */
UART_tx__0__DR EQU CYREG_GPIO_PRT2_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
UART_tx__0__HSIOM_MASK EQU 0x0F000000
UART_tx__0__HSIOM_SHIFT EQU 24
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT2_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
UART_tx__0__MASK EQU 0x40
UART_tx__0__PC EQU CYREG_GPIO_PRT2_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT2_PC2
UART_tx__0__PORT EQU 2
UART_tx__0__PS EQU CYREG_GPIO_PRT2_PS
UART_tx__0__SHIFT EQU 6
UART_tx__DR EQU CYREG_GPIO_PRT2_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT2_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT2_INTR
UART_tx__MASK EQU 0x40
UART_tx__PC EQU CYREG_GPIO_PRT2_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT2_PC2
UART_tx__PORT EQU 2
UART_tx__PS EQU CYREG_GPIO_PRT2_PS
UART_tx__SHIFT EQU 6

/* Pin_1 */
Pin_1__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_1__0__HSIOM_MASK EQU 0x0000000F
Pin_1__0__HSIOM_SHIFT EQU 0
Pin_1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_1__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_1__0__MASK EQU 0x01
Pin_1__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_1__0__PORT EQU 2
Pin_1__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_1__0__SHIFT EQU 0
Pin_1__DR EQU CYREG_GPIO_PRT2_DR
Pin_1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_1__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_1__MASK EQU 0x01
Pin_1__PC EQU CYREG_GPIO_PRT2_PC
Pin_1__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_1__PORT EQU 2
Pin_1__PS EQU CYREG_GPIO_PRT2_PS
Pin_1__SHIFT EQU 0

/* EC_INT */
EC_INT__0__DR EQU CYREG_GPIO_PRT2_DR
EC_INT__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
EC_INT__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
EC_INT__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
EC_INT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
EC_INT__0__HSIOM_MASK EQU 0x00000F00
EC_INT__0__HSIOM_SHIFT EQU 8
EC_INT__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
EC_INT__0__INTR EQU CYREG_GPIO_PRT2_INTR
EC_INT__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
EC_INT__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
EC_INT__0__MASK EQU 0x04
EC_INT__0__PC EQU CYREG_GPIO_PRT2_PC
EC_INT__0__PC2 EQU CYREG_GPIO_PRT2_PC2
EC_INT__0__PORT EQU 2
EC_INT__0__PS EQU CYREG_GPIO_PRT2_PS
EC_INT__0__SHIFT EQU 2
EC_INT__DR EQU CYREG_GPIO_PRT2_DR
EC_INT__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
EC_INT__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
EC_INT__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
EC_INT__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
EC_INT__INTR EQU CYREG_GPIO_PRT2_INTR
EC_INT__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
EC_INT__INTSTAT EQU CYREG_GPIO_PRT2_INTR
EC_INT__MASK EQU 0x04
EC_INT__PC EQU CYREG_GPIO_PRT2_PC
EC_INT__PC2 EQU CYREG_GPIO_PRT2_PC2
EC_INT__PORT EQU 2
EC_INT__PS EQU CYREG_GPIO_PRT2_PS
EC_INT__SHIFT EQU 2

/* HPD_P2 */
HPD_P2__0__DR EQU CYREG_GPIO_PRT3_DR
HPD_P2__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
HPD_P2__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
HPD_P2__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
HPD_P2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
HPD_P2__0__HSIOM_MASK EQU 0x000F0000
HPD_P2__0__HSIOM_SHIFT EQU 16
HPD_P2__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
HPD_P2__0__INTR EQU CYREG_GPIO_PRT3_INTR
HPD_P2__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
HPD_P2__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
HPD_P2__0__MASK EQU 0x10
HPD_P2__0__PC EQU CYREG_GPIO_PRT3_PC
HPD_P2__0__PC2 EQU CYREG_GPIO_PRT3_PC2
HPD_P2__0__PORT EQU 3
HPD_P2__0__PS EQU CYREG_GPIO_PRT3_PS
HPD_P2__0__SHIFT EQU 4
HPD_P2__DR EQU CYREG_GPIO_PRT3_DR
HPD_P2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
HPD_P2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
HPD_P2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
HPD_P2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
HPD_P2__INTR EQU CYREG_GPIO_PRT3_INTR
HPD_P2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
HPD_P2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
HPD_P2__MASK EQU 0x10
HPD_P2__PC EQU CYREG_GPIO_PRT3_PC
HPD_P2__PC2 EQU CYREG_GPIO_PRT3_PC2
HPD_P2__PORT EQU 3
HPD_P2__PS EQU CYREG_GPIO_PRT3_PS
HPD_P2__SHIFT EQU 4

/* HPI_IF_SCB */
HPI_IF_SCB__CMD_RESP_CTRL EQU CYREG_SCB0_CMD_RESP_CTRL
HPI_IF_SCB__CMD_RESP_STATUS EQU CYREG_SCB0_CMD_RESP_STATUS
HPI_IF_SCB__CTRL EQU CYREG_SCB0_CTRL
HPI_IF_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
HPI_IF_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
HPI_IF_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
HPI_IF_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
HPI_IF_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
HPI_IF_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
HPI_IF_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
HPI_IF_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
HPI_IF_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
HPI_IF_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
HPI_IF_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
HPI_IF_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
HPI_IF_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
HPI_IF_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
HPI_IF_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
HPI_IF_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
HPI_IF_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
HPI_IF_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
HPI_IF_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
HPI_IF_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
HPI_IF_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
HPI_IF_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
HPI_IF_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
HPI_IF_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
HPI_IF_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
HPI_IF_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
HPI_IF_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
HPI_IF_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
HPI_IF_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
HPI_IF_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
HPI_IF_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
HPI_IF_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
HPI_IF_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
HPI_IF_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
HPI_IF_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
HPI_IF_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
HPI_IF_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
HPI_IF_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
HPI_IF_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
HPI_IF_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
HPI_IF_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
HPI_IF_SCB__INTR_M EQU CYREG_SCB0_INTR_M
HPI_IF_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
HPI_IF_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
HPI_IF_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
HPI_IF_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
HPI_IF_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
HPI_IF_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
HPI_IF_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
HPI_IF_SCB__INTR_S EQU CYREG_SCB0_INTR_S
HPI_IF_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
HPI_IF_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
HPI_IF_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
HPI_IF_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
HPI_IF_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
HPI_IF_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
HPI_IF_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
HPI_IF_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
HPI_IF_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
HPI_IF_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
HPI_IF_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
HPI_IF_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
HPI_IF_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
HPI_IF_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
HPI_IF_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
HPI_IF_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
HPI_IF_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
HPI_IF_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
HPI_IF_SCB__SS0_POSISTION EQU 0
HPI_IF_SCB__SS1_POSISTION EQU 1
HPI_IF_SCB__SS2_POSISTION EQU 2
HPI_IF_SCB__SS3_POSISTION EQU 3
HPI_IF_SCB__STATUS EQU CYREG_SCB0_STATUS
HPI_IF_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
HPI_IF_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
HPI_IF_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
HPI_IF_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
HPI_IF_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
HPI_IF_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
HPI_IF_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
HPI_IF_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
HPI_IF_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* HPI_IF_SCB_IRQ */
HPI_IF_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
HPI_IF_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
HPI_IF_SCB_IRQ__INTC_MASK EQU 0x200
HPI_IF_SCB_IRQ__INTC_NUMBER EQU 9
HPI_IF_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC000
HPI_IF_SCB_IRQ__INTC_PRIOR_NUM EQU 3
HPI_IF_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
HPI_IF_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
HPI_IF_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* HPI_IF_SCBCLK */
HPI_IF_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL0
HPI_IF_SCBCLK__DIV_ID EQU 0x00000000
HPI_IF_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_8_CTL0
HPI_IF_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* HPI_IF_scl */
HPI_IF_scl__0__DR EQU CYREG_GPIO_PRT0_DR
HPI_IF_scl__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
HPI_IF_scl__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
HPI_IF_scl__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
HPI_IF_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
HPI_IF_scl__0__HSIOM_GPIO EQU 0
HPI_IF_scl__0__HSIOM_I2C EQU 15
HPI_IF_scl__0__HSIOM_I2C_SCL EQU 15
HPI_IF_scl__0__HSIOM_MASK EQU 0x000000F0
HPI_IF_scl__0__HSIOM_SHIFT EQU 4
HPI_IF_scl__0__HSIOM_SPI EQU 13
HPI_IF_scl__0__HSIOM_SPI_MISO EQU 13
HPI_IF_scl__0__HSIOM_UART EQU 10
HPI_IF_scl__0__HSIOM_UART_RTS EQU 10
HPI_IF_scl__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
HPI_IF_scl__0__INTR EQU CYREG_GPIO_PRT0_INTR
HPI_IF_scl__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
HPI_IF_scl__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
HPI_IF_scl__0__MASK EQU 0x02
HPI_IF_scl__0__PC EQU CYREG_GPIO_PRT0_PC
HPI_IF_scl__0__PC2 EQU CYREG_GPIO_PRT0_PC2
HPI_IF_scl__0__PORT EQU 0
HPI_IF_scl__0__PS EQU CYREG_GPIO_PRT0_PS
HPI_IF_scl__0__SHIFT EQU 1
HPI_IF_scl__DR EQU CYREG_GPIO_PRT0_DR
HPI_IF_scl__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
HPI_IF_scl__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
HPI_IF_scl__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
HPI_IF_scl__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
HPI_IF_scl__INTR EQU CYREG_GPIO_PRT0_INTR
HPI_IF_scl__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
HPI_IF_scl__INTSTAT EQU CYREG_GPIO_PRT0_INTR
HPI_IF_scl__MASK EQU 0x02
HPI_IF_scl__PC EQU CYREG_GPIO_PRT0_PC
HPI_IF_scl__PC2 EQU CYREG_GPIO_PRT0_PC2
HPI_IF_scl__PORT EQU 0
HPI_IF_scl__PS EQU CYREG_GPIO_PRT0_PS
HPI_IF_scl__SHIFT EQU 1

/* HPI_IF_sda */
HPI_IF_sda__0__DR EQU CYREG_GPIO_PRT0_DR
HPI_IF_sda__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
HPI_IF_sda__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
HPI_IF_sda__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
HPI_IF_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
HPI_IF_sda__0__HSIOM_GPIO EQU 0
HPI_IF_sda__0__HSIOM_I2C EQU 15
HPI_IF_sda__0__HSIOM_I2C_SDA EQU 15
HPI_IF_sda__0__HSIOM_MASK EQU 0x0000000F
HPI_IF_sda__0__HSIOM_SHIFT EQU 0
HPI_IF_sda__0__HSIOM_SPI EQU 13
HPI_IF_sda__0__HSIOM_SPI_SELECT0 EQU 13
HPI_IF_sda__0__HSIOM_UART EQU 10
HPI_IF_sda__0__HSIOM_UART_CTS EQU 10
HPI_IF_sda__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
HPI_IF_sda__0__INTR EQU CYREG_GPIO_PRT0_INTR
HPI_IF_sda__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
HPI_IF_sda__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
HPI_IF_sda__0__MASK EQU 0x01
HPI_IF_sda__0__PC EQU CYREG_GPIO_PRT0_PC
HPI_IF_sda__0__PC2 EQU CYREG_GPIO_PRT0_PC2
HPI_IF_sda__0__PORT EQU 0
HPI_IF_sda__0__PS EQU CYREG_GPIO_PRT0_PS
HPI_IF_sda__0__SHIFT EQU 0
HPI_IF_sda__DR EQU CYREG_GPIO_PRT0_DR
HPI_IF_sda__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
HPI_IF_sda__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
HPI_IF_sda__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
HPI_IF_sda__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
HPI_IF_sda__INTR EQU CYREG_GPIO_PRT0_INTR
HPI_IF_sda__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
HPI_IF_sda__INTSTAT EQU CYREG_GPIO_PRT0_INTR
HPI_IF_sda__MASK EQU 0x01
HPI_IF_sda__PC EQU CYREG_GPIO_PRT0_PC
HPI_IF_sda__PC2 EQU CYREG_GPIO_PRT0_PC2
HPI_IF_sda__PORT EQU 0
HPI_IF_sda__PS EQU CYREG_GPIO_PRT0_PS
HPI_IF_sda__SHIFT EQU 0

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL4
Clock_1__DIV_ID EQU 0x00000005
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_8_CTL5
Clock_1__PA_DIV_ID EQU 0x000000FF

/* I2C_CFG */
I2C_CFG__0__DR EQU CYREG_GPIO_PRT3_DR
I2C_CFG__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_CFG__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_CFG__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_CFG__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2C_CFG__0__HSIOM_MASK EQU 0x0F000000
I2C_CFG__0__HSIOM_SHIFT EQU 24
I2C_CFG__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_CFG__0__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_CFG__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_CFG__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_CFG__0__MASK EQU 0x40
I2C_CFG__0__PC EQU CYREG_GPIO_PRT3_PC
I2C_CFG__0__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_CFG__0__PORT EQU 3
I2C_CFG__0__PS EQU CYREG_GPIO_PRT3_PS
I2C_CFG__0__SHIFT EQU 6
I2C_CFG__DR EQU CYREG_GPIO_PRT3_DR
I2C_CFG__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_CFG__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_CFG__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_CFG__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_CFG__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_CFG__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_CFG__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_CFG__MASK EQU 0x40
I2C_CFG__PC EQU CYREG_GPIO_PRT3_PC
I2C_CFG__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_CFG__PORT EQU 3
I2C_CFG__PS EQU CYREG_GPIO_PRT3_PS
I2C_CFG__SHIFT EQU 6

/* hpd_isr */
hpd_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
hpd_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
hpd_isr__INTC_MASK EQU 0x10000
hpd_isr__INTC_NUMBER EQU 16
hpd_isr__INTC_PRIOR_MASK EQU 0xC0
hpd_isr__INTC_PRIOR_NUM EQU 3
hpd_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
hpd_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
hpd_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* MUX_CTRL_SCB */
MUX_CTRL_SCB__CMD_RESP_CTRL EQU CYREG_SCB3_CMD_RESP_CTRL
MUX_CTRL_SCB__CMD_RESP_STATUS EQU CYREG_SCB3_CMD_RESP_STATUS
MUX_CTRL_SCB__CTRL EQU CYREG_SCB3_CTRL
MUX_CTRL_SCB__EZ_DATA0 EQU CYREG_SCB3_EZ_DATA0
MUX_CTRL_SCB__EZ_DATA1 EQU CYREG_SCB3_EZ_DATA1
MUX_CTRL_SCB__EZ_DATA10 EQU CYREG_SCB3_EZ_DATA10
MUX_CTRL_SCB__EZ_DATA11 EQU CYREG_SCB3_EZ_DATA11
MUX_CTRL_SCB__EZ_DATA12 EQU CYREG_SCB3_EZ_DATA12
MUX_CTRL_SCB__EZ_DATA13 EQU CYREG_SCB3_EZ_DATA13
MUX_CTRL_SCB__EZ_DATA14 EQU CYREG_SCB3_EZ_DATA14
MUX_CTRL_SCB__EZ_DATA15 EQU CYREG_SCB3_EZ_DATA15
MUX_CTRL_SCB__EZ_DATA16 EQU CYREG_SCB3_EZ_DATA16
MUX_CTRL_SCB__EZ_DATA17 EQU CYREG_SCB3_EZ_DATA17
MUX_CTRL_SCB__EZ_DATA18 EQU CYREG_SCB3_EZ_DATA18
MUX_CTRL_SCB__EZ_DATA19 EQU CYREG_SCB3_EZ_DATA19
MUX_CTRL_SCB__EZ_DATA2 EQU CYREG_SCB3_EZ_DATA2
MUX_CTRL_SCB__EZ_DATA20 EQU CYREG_SCB3_EZ_DATA20
MUX_CTRL_SCB__EZ_DATA21 EQU CYREG_SCB3_EZ_DATA21
MUX_CTRL_SCB__EZ_DATA22 EQU CYREG_SCB3_EZ_DATA22
MUX_CTRL_SCB__EZ_DATA23 EQU CYREG_SCB3_EZ_DATA23
MUX_CTRL_SCB__EZ_DATA24 EQU CYREG_SCB3_EZ_DATA24
MUX_CTRL_SCB__EZ_DATA25 EQU CYREG_SCB3_EZ_DATA25
MUX_CTRL_SCB__EZ_DATA26 EQU CYREG_SCB3_EZ_DATA26
MUX_CTRL_SCB__EZ_DATA27 EQU CYREG_SCB3_EZ_DATA27
MUX_CTRL_SCB__EZ_DATA28 EQU CYREG_SCB3_EZ_DATA28
MUX_CTRL_SCB__EZ_DATA29 EQU CYREG_SCB3_EZ_DATA29
MUX_CTRL_SCB__EZ_DATA3 EQU CYREG_SCB3_EZ_DATA3
MUX_CTRL_SCB__EZ_DATA30 EQU CYREG_SCB3_EZ_DATA30
MUX_CTRL_SCB__EZ_DATA31 EQU CYREG_SCB3_EZ_DATA31
MUX_CTRL_SCB__EZ_DATA4 EQU CYREG_SCB3_EZ_DATA4
MUX_CTRL_SCB__EZ_DATA5 EQU CYREG_SCB3_EZ_DATA5
MUX_CTRL_SCB__EZ_DATA6 EQU CYREG_SCB3_EZ_DATA6
MUX_CTRL_SCB__EZ_DATA7 EQU CYREG_SCB3_EZ_DATA7
MUX_CTRL_SCB__EZ_DATA8 EQU CYREG_SCB3_EZ_DATA8
MUX_CTRL_SCB__EZ_DATA9 EQU CYREG_SCB3_EZ_DATA9
MUX_CTRL_SCB__I2C_CFG EQU CYREG_SCB3_I2C_CFG
MUX_CTRL_SCB__I2C_CTRL EQU CYREG_SCB3_I2C_CTRL
MUX_CTRL_SCB__I2C_M_CMD EQU CYREG_SCB3_I2C_M_CMD
MUX_CTRL_SCB__I2C_S_CMD EQU CYREG_SCB3_I2C_S_CMD
MUX_CTRL_SCB__I2C_STATUS EQU CYREG_SCB3_I2C_STATUS
MUX_CTRL_SCB__INTR_CAUSE EQU CYREG_SCB3_INTR_CAUSE
MUX_CTRL_SCB__INTR_I2C_EC EQU CYREG_SCB3_INTR_I2C_EC
MUX_CTRL_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB3_INTR_I2C_EC_MASK
MUX_CTRL_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB3_INTR_I2C_EC_MASKED
MUX_CTRL_SCB__INTR_M EQU CYREG_SCB3_INTR_M
MUX_CTRL_SCB__INTR_M_MASK EQU CYREG_SCB3_INTR_M_MASK
MUX_CTRL_SCB__INTR_M_MASKED EQU CYREG_SCB3_INTR_M_MASKED
MUX_CTRL_SCB__INTR_M_SET EQU CYREG_SCB3_INTR_M_SET
MUX_CTRL_SCB__INTR_RX EQU CYREG_SCB3_INTR_RX
MUX_CTRL_SCB__INTR_RX_MASK EQU CYREG_SCB3_INTR_RX_MASK
MUX_CTRL_SCB__INTR_RX_MASKED EQU CYREG_SCB3_INTR_RX_MASKED
MUX_CTRL_SCB__INTR_RX_SET EQU CYREG_SCB3_INTR_RX_SET
MUX_CTRL_SCB__INTR_S EQU CYREG_SCB3_INTR_S
MUX_CTRL_SCB__INTR_S_MASK EQU CYREG_SCB3_INTR_S_MASK
MUX_CTRL_SCB__INTR_S_MASKED EQU CYREG_SCB3_INTR_S_MASKED
MUX_CTRL_SCB__INTR_S_SET EQU CYREG_SCB3_INTR_S_SET
MUX_CTRL_SCB__INTR_SPI_EC EQU CYREG_SCB3_INTR_SPI_EC
MUX_CTRL_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB3_INTR_SPI_EC_MASK
MUX_CTRL_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB3_INTR_SPI_EC_MASKED
MUX_CTRL_SCB__INTR_TX EQU CYREG_SCB3_INTR_TX
MUX_CTRL_SCB__INTR_TX_MASK EQU CYREG_SCB3_INTR_TX_MASK
MUX_CTRL_SCB__INTR_TX_MASKED EQU CYREG_SCB3_INTR_TX_MASKED
MUX_CTRL_SCB__INTR_TX_SET EQU CYREG_SCB3_INTR_TX_SET
MUX_CTRL_SCB__RX_CTRL EQU CYREG_SCB3_RX_CTRL
MUX_CTRL_SCB__RX_FIFO_CTRL EQU CYREG_SCB3_RX_FIFO_CTRL
MUX_CTRL_SCB__RX_FIFO_RD EQU CYREG_SCB3_RX_FIFO_RD
MUX_CTRL_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB3_RX_FIFO_RD_SILENT
MUX_CTRL_SCB__RX_FIFO_STATUS EQU CYREG_SCB3_RX_FIFO_STATUS
MUX_CTRL_SCB__RX_MATCH EQU CYREG_SCB3_RX_MATCH
MUX_CTRL_SCB__SPI_CTRL EQU CYREG_SCB3_SPI_CTRL
MUX_CTRL_SCB__SPI_STATUS EQU CYREG_SCB3_SPI_STATUS
MUX_CTRL_SCB__SS0_POSISTION EQU 0
MUX_CTRL_SCB__SS1_POSISTION EQU 1
MUX_CTRL_SCB__SS2_POSISTION EQU 2
MUX_CTRL_SCB__SS3_POSISTION EQU 3
MUX_CTRL_SCB__STATUS EQU CYREG_SCB3_STATUS
MUX_CTRL_SCB__TX_CTRL EQU CYREG_SCB3_TX_CTRL
MUX_CTRL_SCB__TX_FIFO_CTRL EQU CYREG_SCB3_TX_FIFO_CTRL
MUX_CTRL_SCB__TX_FIFO_STATUS EQU CYREG_SCB3_TX_FIFO_STATUS
MUX_CTRL_SCB__TX_FIFO_WR EQU CYREG_SCB3_TX_FIFO_WR
MUX_CTRL_SCB__UART_CTRL EQU CYREG_SCB3_UART_CTRL
MUX_CTRL_SCB__UART_FLOW_CTRL EQU CYREG_SCB3_UART_FLOW_CTRL
MUX_CTRL_SCB__UART_RX_CTRL EQU CYREG_SCB3_UART_RX_CTRL
MUX_CTRL_SCB__UART_RX_STATUS EQU CYREG_SCB3_UART_RX_STATUS
MUX_CTRL_SCB__UART_TX_CTRL EQU CYREG_SCB3_UART_TX_CTRL

/* MUX_CTRL_SCB_IRQ */
MUX_CTRL_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
MUX_CTRL_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
MUX_CTRL_SCB_IRQ__INTC_MASK EQU 0x1000
MUX_CTRL_SCB_IRQ__INTC_NUMBER EQU 12
MUX_CTRL_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0
MUX_CTRL_SCB_IRQ__INTC_PRIOR_NUM EQU 3
MUX_CTRL_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
MUX_CTRL_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
MUX_CTRL_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* MUX_CTRL_SCBCLK */
MUX_CTRL_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL3
MUX_CTRL_SCBCLK__DIV_ID EQU 0x00000003
MUX_CTRL_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_8_CTL3
MUX_CTRL_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* MUX_CTRL_scl */
MUX_CTRL_scl__0__DR EQU CYREG_GPIO_PRT3_DR
MUX_CTRL_scl__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
MUX_CTRL_scl__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
MUX_CTRL_scl__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
MUX_CTRL_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
MUX_CTRL_scl__0__HSIOM_GPIO EQU 0
MUX_CTRL_scl__0__HSIOM_I2C EQU 15
MUX_CTRL_scl__0__HSIOM_I2C_SCL EQU 15
MUX_CTRL_scl__0__HSIOM_MASK EQU 0x0000F000
MUX_CTRL_scl__0__HSIOM_SHIFT EQU 12
MUX_CTRL_scl__0__HSIOM_SPI EQU 13
MUX_CTRL_scl__0__HSIOM_SPI_MISO EQU 13
MUX_CTRL_scl__0__HSIOM_UART EQU 10
MUX_CTRL_scl__0__HSIOM_UART_RX EQU 10
MUX_CTRL_scl__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
MUX_CTRL_scl__0__INTR EQU CYREG_GPIO_PRT3_INTR
MUX_CTRL_scl__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
MUX_CTRL_scl__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
MUX_CTRL_scl__0__MASK EQU 0x08
MUX_CTRL_scl__0__PC EQU CYREG_GPIO_PRT3_PC
MUX_CTRL_scl__0__PC2 EQU CYREG_GPIO_PRT3_PC2
MUX_CTRL_scl__0__PORT EQU 3
MUX_CTRL_scl__0__PS EQU CYREG_GPIO_PRT3_PS
MUX_CTRL_scl__0__SHIFT EQU 3
MUX_CTRL_scl__DR EQU CYREG_GPIO_PRT3_DR
MUX_CTRL_scl__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
MUX_CTRL_scl__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
MUX_CTRL_scl__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
MUX_CTRL_scl__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
MUX_CTRL_scl__INTR EQU CYREG_GPIO_PRT3_INTR
MUX_CTRL_scl__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
MUX_CTRL_scl__INTSTAT EQU CYREG_GPIO_PRT3_INTR
MUX_CTRL_scl__MASK EQU 0x08
MUX_CTRL_scl__PC EQU CYREG_GPIO_PRT3_PC
MUX_CTRL_scl__PC2 EQU CYREG_GPIO_PRT3_PC2
MUX_CTRL_scl__PORT EQU 3
MUX_CTRL_scl__PS EQU CYREG_GPIO_PRT3_PS
MUX_CTRL_scl__SHIFT EQU 3

/* MUX_CTRL_sda */
MUX_CTRL_sda__0__DR EQU CYREG_GPIO_PRT3_DR
MUX_CTRL_sda__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
MUX_CTRL_sda__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
MUX_CTRL_sda__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
MUX_CTRL_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
MUX_CTRL_sda__0__HSIOM_GPIO EQU 0
MUX_CTRL_sda__0__HSIOM_I2C EQU 15
MUX_CTRL_sda__0__HSIOM_I2C_SDA EQU 15
MUX_CTRL_sda__0__HSIOM_MASK EQU 0x00000F00
MUX_CTRL_sda__0__HSIOM_SHIFT EQU 8
MUX_CTRL_sda__0__HSIOM_SPI EQU 13
MUX_CTRL_sda__0__HSIOM_SPI_MOSI EQU 13
MUX_CTRL_sda__0__HSIOM_UART EQU 10
MUX_CTRL_sda__0__HSIOM_UART_TX EQU 10
MUX_CTRL_sda__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
MUX_CTRL_sda__0__INTR EQU CYREG_GPIO_PRT3_INTR
MUX_CTRL_sda__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
MUX_CTRL_sda__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
MUX_CTRL_sda__0__MASK EQU 0x04
MUX_CTRL_sda__0__PC EQU CYREG_GPIO_PRT3_PC
MUX_CTRL_sda__0__PC2 EQU CYREG_GPIO_PRT3_PC2
MUX_CTRL_sda__0__PORT EQU 3
MUX_CTRL_sda__0__PS EQU CYREG_GPIO_PRT3_PS
MUX_CTRL_sda__0__SHIFT EQU 2
MUX_CTRL_sda__DR EQU CYREG_GPIO_PRT3_DR
MUX_CTRL_sda__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
MUX_CTRL_sda__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
MUX_CTRL_sda__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
MUX_CTRL_sda__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
MUX_CTRL_sda__INTR EQU CYREG_GPIO_PRT3_INTR
MUX_CTRL_sda__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
MUX_CTRL_sda__INTSTAT EQU CYREG_GPIO_PRT3_INTR
MUX_CTRL_sda__MASK EQU 0x04
MUX_CTRL_sda__PC EQU CYREG_GPIO_PRT3_PC
MUX_CTRL_sda__PC2 EQU CYREG_GPIO_PRT3_PC2
MUX_CTRL_sda__PORT EQU 3
MUX_CTRL_sda__PS EQU CYREG_GPIO_PRT3_PS
MUX_CTRL_sda__SHIFT EQU 2

/* VSEL1_P2 */
VSEL1_P2__0__DR EQU CYREG_GPIO_PRT1_DR
VSEL1_P2__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
VSEL1_P2__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
VSEL1_P2__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
VSEL1_P2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
VSEL1_P2__0__HSIOM_MASK EQU 0x0000000F
VSEL1_P2__0__HSIOM_SHIFT EQU 0
VSEL1_P2__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
VSEL1_P2__0__INTR EQU CYREG_GPIO_PRT1_INTR
VSEL1_P2__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
VSEL1_P2__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
VSEL1_P2__0__MASK EQU 0x01
VSEL1_P2__0__PC EQU CYREG_GPIO_PRT1_PC
VSEL1_P2__0__PC2 EQU CYREG_GPIO_PRT1_PC2
VSEL1_P2__0__PORT EQU 1
VSEL1_P2__0__PS EQU CYREG_GPIO_PRT1_PS
VSEL1_P2__0__SHIFT EQU 0
VSEL1_P2__DR EQU CYREG_GPIO_PRT1_DR
VSEL1_P2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
VSEL1_P2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
VSEL1_P2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
VSEL1_P2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
VSEL1_P2__INTR EQU CYREG_GPIO_PRT1_INTR
VSEL1_P2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
VSEL1_P2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
VSEL1_P2__MASK EQU 0x01
VSEL1_P2__PC EQU CYREG_GPIO_PRT1_PC
VSEL1_P2__PC2 EQU CYREG_GPIO_PRT1_PC2
VSEL1_P2__PORT EQU 1
VSEL1_P2__PS EQU CYREG_GPIO_PRT1_PS
VSEL1_P2__SHIFT EQU 0

/* VSEL2_P2 */
VSEL2_P2__0__DR EQU CYREG_GPIO_PRT3_DR
VSEL2_P2__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
VSEL2_P2__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
VSEL2_P2__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
VSEL2_P2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
VSEL2_P2__0__HSIOM_MASK EQU 0x000000F0
VSEL2_P2__0__HSIOM_SHIFT EQU 4
VSEL2_P2__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
VSEL2_P2__0__INTR EQU CYREG_GPIO_PRT3_INTR
VSEL2_P2__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
VSEL2_P2__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
VSEL2_P2__0__MASK EQU 0x02
VSEL2_P2__0__PC EQU CYREG_GPIO_PRT3_PC
VSEL2_P2__0__PC2 EQU CYREG_GPIO_PRT3_PC2
VSEL2_P2__0__PORT EQU 3
VSEL2_P2__0__PS EQU CYREG_GPIO_PRT3_PS
VSEL2_P2__0__SHIFT EQU 1
VSEL2_P2__DR EQU CYREG_GPIO_PRT3_DR
VSEL2_P2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
VSEL2_P2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
VSEL2_P2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
VSEL2_P2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
VSEL2_P2__INTR EQU CYREG_GPIO_PRT3_INTR
VSEL2_P2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
VSEL2_P2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
VSEL2_P2__MASK EQU 0x02
VSEL2_P2__PC EQU CYREG_GPIO_PRT3_PC
VSEL2_P2__PC2 EQU CYREG_GPIO_PRT3_PC2
VSEL2_P2__PORT EQU 3
VSEL2_P2__PS EQU CYREG_GPIO_PRT3_PS
VSEL2_P2__SHIFT EQU 1

/* HPD_Timer_cy_m0s8_tcpwm_1 */
HPD_Timer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
HPD_Timer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
HPD_Timer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
HPD_Timer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
HPD_Timer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
HPD_Timer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
HPD_Timer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
HPD_Timer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
HPD_Timer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
HPD_Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
HPD_Timer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
HPD_Timer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
HPD_Timer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
HPD_Timer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* VBUS_MON_P2 */
VBUS_MON_P2__0__DR EQU CYREG_GPIO_PRT4_DR
VBUS_MON_P2__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
VBUS_MON_P2__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
VBUS_MON_P2__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
VBUS_MON_P2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
VBUS_MON_P2__0__HSIOM_MASK EQU 0x0000000F
VBUS_MON_P2__0__HSIOM_SHIFT EQU 0
VBUS_MON_P2__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
VBUS_MON_P2__0__INTR EQU CYREG_GPIO_PRT4_INTR
VBUS_MON_P2__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
VBUS_MON_P2__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
VBUS_MON_P2__0__MASK EQU 0x01
VBUS_MON_P2__0__PC EQU CYREG_GPIO_PRT4_PC
VBUS_MON_P2__0__PC2 EQU CYREG_GPIO_PRT4_PC2
VBUS_MON_P2__0__PORT EQU 4
VBUS_MON_P2__0__PS EQU CYREG_GPIO_PRT4_PS
VBUS_MON_P2__0__SHIFT EQU 0
VBUS_MON_P2__DR EQU CYREG_GPIO_PRT4_DR
VBUS_MON_P2__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
VBUS_MON_P2__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
VBUS_MON_P2__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
VBUS_MON_P2__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
VBUS_MON_P2__INTR EQU CYREG_GPIO_PRT4_INTR
VBUS_MON_P2__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
VBUS_MON_P2__INTSTAT EQU CYREG_GPIO_PRT4_INTR
VBUS_MON_P2__MASK EQU 0x01
VBUS_MON_P2__PC EQU CYREG_GPIO_PRT4_PC
VBUS_MON_P2__PC2 EQU CYREG_GPIO_PRT4_PC2
VBUS_MON_P2__PORT EQU 4
VBUS_MON_P2__PS EQU CYREG_GPIO_PRT4_PS
VBUS_MON_P2__SHIFT EQU 0

/* OCP_FAULT_P1 */
OCP_FAULT_P1__0__DR EQU CYREG_GPIO_PRT1_DR
OCP_FAULT_P1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
OCP_FAULT_P1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
OCP_FAULT_P1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
OCP_FAULT_P1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
OCP_FAULT_P1__0__HSIOM_MASK EQU 0x000F0000
OCP_FAULT_P1__0__HSIOM_SHIFT EQU 16
OCP_FAULT_P1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
OCP_FAULT_P1__0__INTR EQU CYREG_GPIO_PRT1_INTR
OCP_FAULT_P1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
OCP_FAULT_P1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
OCP_FAULT_P1__0__MASK EQU 0x10
OCP_FAULT_P1__0__PC EQU CYREG_GPIO_PRT1_PC
OCP_FAULT_P1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
OCP_FAULT_P1__0__PORT EQU 1
OCP_FAULT_P1__0__PS EQU CYREG_GPIO_PRT1_PS
OCP_FAULT_P1__0__SHIFT EQU 4
OCP_FAULT_P1__DR EQU CYREG_GPIO_PRT1_DR
OCP_FAULT_P1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
OCP_FAULT_P1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
OCP_FAULT_P1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
OCP_FAULT_P1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
OCP_FAULT_P1__INTR EQU CYREG_GPIO_PRT1_INTR
OCP_FAULT_P1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
OCP_FAULT_P1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
OCP_FAULT_P1__MASK EQU 0x10
OCP_FAULT_P1__PC EQU CYREG_GPIO_PRT1_PC
OCP_FAULT_P1__PC2 EQU CYREG_GPIO_PRT1_PC2
OCP_FAULT_P1__PORT EQU 1
OCP_FAULT_P1__PS EQU CYREG_GPIO_PRT1_PS
OCP_FAULT_P1__SHIFT EQU 4

/* OCP_FAULT_P2 */
OCP_FAULT_P2__0__DR EQU CYREG_GPIO_PRT3_DR
OCP_FAULT_P2__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
OCP_FAULT_P2__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
OCP_FAULT_P2__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
OCP_FAULT_P2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
OCP_FAULT_P2__0__HSIOM_MASK EQU 0x00F00000
OCP_FAULT_P2__0__HSIOM_SHIFT EQU 20
OCP_FAULT_P2__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
OCP_FAULT_P2__0__INTR EQU CYREG_GPIO_PRT3_INTR
OCP_FAULT_P2__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
OCP_FAULT_P2__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
OCP_FAULT_P2__0__MASK EQU 0x20
OCP_FAULT_P2__0__PC EQU CYREG_GPIO_PRT3_PC
OCP_FAULT_P2__0__PC2 EQU CYREG_GPIO_PRT3_PC2
OCP_FAULT_P2__0__PORT EQU 3
OCP_FAULT_P2__0__PS EQU CYREG_GPIO_PRT3_PS
OCP_FAULT_P2__0__SHIFT EQU 5
OCP_FAULT_P2__DR EQU CYREG_GPIO_PRT3_DR
OCP_FAULT_P2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
OCP_FAULT_P2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
OCP_FAULT_P2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
OCP_FAULT_P2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
OCP_FAULT_P2__INTR EQU CYREG_GPIO_PRT3_INTR
OCP_FAULT_P2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
OCP_FAULT_P2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
OCP_FAULT_P2__MASK EQU 0x20
OCP_FAULT_P2__PC EQU CYREG_GPIO_PRT3_PC
OCP_FAULT_P2__PC2 EQU CYREG_GPIO_PRT3_PC2
OCP_FAULT_P2__PORT EQU 3
OCP_FAULT_P2__PS EQU CYREG_GPIO_PRT3_PS
OCP_FAULT_P2__SHIFT EQU 5

/* VCONN_MON_P1 */
VCONN_MON_P1__0__DR EQU CYREG_GPIO_PRT2_DR
VCONN_MON_P1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
VCONN_MON_P1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
VCONN_MON_P1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
VCONN_MON_P1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
VCONN_MON_P1__0__HSIOM_MASK EQU 0x000F0000
VCONN_MON_P1__0__HSIOM_SHIFT EQU 16
VCONN_MON_P1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
VCONN_MON_P1__0__INTR EQU CYREG_GPIO_PRT2_INTR
VCONN_MON_P1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
VCONN_MON_P1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
VCONN_MON_P1__0__MASK EQU 0x10
VCONN_MON_P1__0__PC EQU CYREG_GPIO_PRT2_PC
VCONN_MON_P1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
VCONN_MON_P1__0__PORT EQU 2
VCONN_MON_P1__0__PS EQU CYREG_GPIO_PRT2_PS
VCONN_MON_P1__0__SHIFT EQU 4
VCONN_MON_P1__DR EQU CYREG_GPIO_PRT2_DR
VCONN_MON_P1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
VCONN_MON_P1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
VCONN_MON_P1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
VCONN_MON_P1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
VCONN_MON_P1__INTR EQU CYREG_GPIO_PRT2_INTR
VCONN_MON_P1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
VCONN_MON_P1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
VCONN_MON_P1__MASK EQU 0x10
VCONN_MON_P1__PC EQU CYREG_GPIO_PRT2_PC
VCONN_MON_P1__PC2 EQU CYREG_GPIO_PRT2_PC2
VCONN_MON_P1__PORT EQU 2
VCONN_MON_P1__PS EQU CYREG_GPIO_PRT2_PS
VCONN_MON_P1__SHIFT EQU 4

/* VCONN_MON_P2 */
VCONN_MON_P2__0__DR EQU CYREG_GPIO_PRT3_DR
VCONN_MON_P2__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
VCONN_MON_P2__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
VCONN_MON_P2__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
VCONN_MON_P2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
VCONN_MON_P2__0__HSIOM_MASK EQU 0xF0000000
VCONN_MON_P2__0__HSIOM_SHIFT EQU 28
VCONN_MON_P2__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
VCONN_MON_P2__0__INTR EQU CYREG_GPIO_PRT3_INTR
VCONN_MON_P2__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
VCONN_MON_P2__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
VCONN_MON_P2__0__MASK EQU 0x80
VCONN_MON_P2__0__PC EQU CYREG_GPIO_PRT3_PC
VCONN_MON_P2__0__PC2 EQU CYREG_GPIO_PRT3_PC2
VCONN_MON_P2__0__PORT EQU 3
VCONN_MON_P2__0__PS EQU CYREG_GPIO_PRT3_PS
VCONN_MON_P2__0__SHIFT EQU 7
VCONN_MON_P2__DR EQU CYREG_GPIO_PRT3_DR
VCONN_MON_P2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
VCONN_MON_P2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
VCONN_MON_P2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
VCONN_MON_P2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
VCONN_MON_P2__INTR EQU CYREG_GPIO_PRT3_INTR
VCONN_MON_P2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
VCONN_MON_P2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
VCONN_MON_P2__MASK EQU 0x80
VCONN_MON_P2__PC EQU CYREG_GPIO_PRT3_PC
VCONN_MON_P2__PC2 EQU CYREG_GPIO_PRT3_PC2
VCONN_MON_P2__PORT EQU 3
VCONN_MON_P2__PS EQU CYREG_GPIO_PRT3_PS
VCONN_MON_P2__SHIFT EQU 7

/* VBUS_C_CTRL_P2 */
VBUS_C_CTRL_P2__0__DR EQU CYREG_GPIO_PRT4_DR
VBUS_C_CTRL_P2__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
VBUS_C_CTRL_P2__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
VBUS_C_CTRL_P2__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
VBUS_C_CTRL_P2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
VBUS_C_CTRL_P2__0__HSIOM_MASK EQU 0x000000F0
VBUS_C_CTRL_P2__0__HSIOM_SHIFT EQU 4
VBUS_C_CTRL_P2__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
VBUS_C_CTRL_P2__0__INTR EQU CYREG_GPIO_PRT4_INTR
VBUS_C_CTRL_P2__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
VBUS_C_CTRL_P2__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
VBUS_C_CTRL_P2__0__MASK EQU 0x02
VBUS_C_CTRL_P2__0__PC EQU CYREG_GPIO_PRT4_PC
VBUS_C_CTRL_P2__0__PC2 EQU CYREG_GPIO_PRT4_PC2
VBUS_C_CTRL_P2__0__PORT EQU 4
VBUS_C_CTRL_P2__0__PS EQU CYREG_GPIO_PRT4_PS
VBUS_C_CTRL_P2__0__SHIFT EQU 1
VBUS_C_CTRL_P2__DR EQU CYREG_GPIO_PRT4_DR
VBUS_C_CTRL_P2__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
VBUS_C_CTRL_P2__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
VBUS_C_CTRL_P2__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
VBUS_C_CTRL_P2__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
VBUS_C_CTRL_P2__INTR EQU CYREG_GPIO_PRT4_INTR
VBUS_C_CTRL_P2__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
VBUS_C_CTRL_P2__INTSTAT EQU CYREG_GPIO_PRT4_INTR
VBUS_C_CTRL_P2__MASK EQU 0x02
VBUS_C_CTRL_P2__PC EQU CYREG_GPIO_PRT4_PC
VBUS_C_CTRL_P2__PC2 EQU CYREG_GPIO_PRT4_PC2
VBUS_C_CTRL_P2__PORT EQU 4
VBUS_C_CTRL_P2__PS EQU CYREG_GPIO_PRT4_PS
VBUS_C_CTRL_P2__SHIFT EQU 1

/* VBUS_P_CTRL_P2 */
VBUS_P_CTRL_P2__0__DR EQU CYREG_GPIO_PRT4_DR
VBUS_P_CTRL_P2__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
VBUS_P_CTRL_P2__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
VBUS_P_CTRL_P2__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
VBUS_P_CTRL_P2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
VBUS_P_CTRL_P2__0__HSIOM_MASK EQU 0x00000F00
VBUS_P_CTRL_P2__0__HSIOM_SHIFT EQU 8
VBUS_P_CTRL_P2__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
VBUS_P_CTRL_P2__0__INTR EQU CYREG_GPIO_PRT4_INTR
VBUS_P_CTRL_P2__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
VBUS_P_CTRL_P2__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
VBUS_P_CTRL_P2__0__MASK EQU 0x04
VBUS_P_CTRL_P2__0__PC EQU CYREG_GPIO_PRT4_PC
VBUS_P_CTRL_P2__0__PC2 EQU CYREG_GPIO_PRT4_PC2
VBUS_P_CTRL_P2__0__PORT EQU 4
VBUS_P_CTRL_P2__0__PS EQU CYREG_GPIO_PRT4_PS
VBUS_P_CTRL_P2__0__SHIFT EQU 2
VBUS_P_CTRL_P2__DR EQU CYREG_GPIO_PRT4_DR
VBUS_P_CTRL_P2__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
VBUS_P_CTRL_P2__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
VBUS_P_CTRL_P2__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
VBUS_P_CTRL_P2__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
VBUS_P_CTRL_P2__INTR EQU CYREG_GPIO_PRT4_INTR
VBUS_P_CTRL_P2__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
VBUS_P_CTRL_P2__INTSTAT EQU CYREG_GPIO_PRT4_INTR
VBUS_P_CTRL_P2__MASK EQU 0x04
VBUS_P_CTRL_P2__PC EQU CYREG_GPIO_PRT4_PC
VBUS_P_CTRL_P2__PC2 EQU CYREG_GPIO_PRT4_PC2
VBUS_P_CTRL_P2__PORT EQU 4
VBUS_P_CTRL_P2__PS EQU CYREG_GPIO_PRT4_PS
VBUS_P_CTRL_P2__SHIFT EQU 2

/* VBUS_OVP_TRIP_P1 */
VBUS_OVP_TRIP_P1__0__DR EQU CYREG_GPIO_PRT2_DR
VBUS_OVP_TRIP_P1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
VBUS_OVP_TRIP_P1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
VBUS_OVP_TRIP_P1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
VBUS_OVP_TRIP_P1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
VBUS_OVP_TRIP_P1__0__HSIOM_MASK EQU 0x000000F0
VBUS_OVP_TRIP_P1__0__HSIOM_SHIFT EQU 4
VBUS_OVP_TRIP_P1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
VBUS_OVP_TRIP_P1__0__INTR EQU CYREG_GPIO_PRT2_INTR
VBUS_OVP_TRIP_P1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
VBUS_OVP_TRIP_P1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
VBUS_OVP_TRIP_P1__0__MASK EQU 0x02
VBUS_OVP_TRIP_P1__0__PC EQU CYREG_GPIO_PRT2_PC
VBUS_OVP_TRIP_P1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
VBUS_OVP_TRIP_P1__0__PORT EQU 2
VBUS_OVP_TRIP_P1__0__PS EQU CYREG_GPIO_PRT2_PS
VBUS_OVP_TRIP_P1__0__SHIFT EQU 1
VBUS_OVP_TRIP_P1__DR EQU CYREG_GPIO_PRT2_DR
VBUS_OVP_TRIP_P1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
VBUS_OVP_TRIP_P1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
VBUS_OVP_TRIP_P1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
VBUS_OVP_TRIP_P1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
VBUS_OVP_TRIP_P1__INTR EQU CYREG_GPIO_PRT2_INTR
VBUS_OVP_TRIP_P1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
VBUS_OVP_TRIP_P1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
VBUS_OVP_TRIP_P1__MASK EQU 0x02
VBUS_OVP_TRIP_P1__PC EQU CYREG_GPIO_PRT2_PC
VBUS_OVP_TRIP_P1__PC2 EQU CYREG_GPIO_PRT2_PC2
VBUS_OVP_TRIP_P1__PORT EQU 2
VBUS_OVP_TRIP_P1__PS EQU CYREG_GPIO_PRT2_PS
VBUS_OVP_TRIP_P1__SHIFT EQU 1

/* VBUS_OVP_TRIP_P2 */
VBUS_OVP_TRIP_P2__0__DR EQU CYREG_GPIO_PRT3_DR
VBUS_OVP_TRIP_P2__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
VBUS_OVP_TRIP_P2__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
VBUS_OVP_TRIP_P2__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
VBUS_OVP_TRIP_P2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
VBUS_OVP_TRIP_P2__0__HSIOM_MASK EQU 0x0000000F
VBUS_OVP_TRIP_P2__0__HSIOM_SHIFT EQU 0
VBUS_OVP_TRIP_P2__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
VBUS_OVP_TRIP_P2__0__INTR EQU CYREG_GPIO_PRT3_INTR
VBUS_OVP_TRIP_P2__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
VBUS_OVP_TRIP_P2__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
VBUS_OVP_TRIP_P2__0__MASK EQU 0x01
VBUS_OVP_TRIP_P2__0__PC EQU CYREG_GPIO_PRT3_PC
VBUS_OVP_TRIP_P2__0__PC2 EQU CYREG_GPIO_PRT3_PC2
VBUS_OVP_TRIP_P2__0__PORT EQU 3
VBUS_OVP_TRIP_P2__0__PS EQU CYREG_GPIO_PRT3_PS
VBUS_OVP_TRIP_P2__0__SHIFT EQU 0
VBUS_OVP_TRIP_P2__DR EQU CYREG_GPIO_PRT3_DR
VBUS_OVP_TRIP_P2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
VBUS_OVP_TRIP_P2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
VBUS_OVP_TRIP_P2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
VBUS_OVP_TRIP_P2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
VBUS_OVP_TRIP_P2__INTR EQU CYREG_GPIO_PRT3_INTR
VBUS_OVP_TRIP_P2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
VBUS_OVP_TRIP_P2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
VBUS_OVP_TRIP_P2__MASK EQU 0x01
VBUS_OVP_TRIP_P2__PC EQU CYREG_GPIO_PRT3_PC
VBUS_OVP_TRIP_P2__PC2 EQU CYREG_GPIO_PRT3_PC2
VBUS_OVP_TRIP_P2__PORT EQU 3
VBUS_OVP_TRIP_P2__PS EQU CYREG_GPIO_PRT3_PS
VBUS_OVP_TRIP_P2__SHIFT EQU 0

/* PDSS_PORT0_RX_CLK */
PDSS_PORT0_RX_CLK__DIV_ID EQU 0x00000001
PDSS_PORT0_RX_CLK__DIV_REGISTER EQU CYREG_PERI_DIV_8_CTL1
PDSS_PORT0_RX_CLK__PA_DIV_ID EQU 0x000000FF

/* PDSS_PORT0_TX_CLK */
PDSS_PORT0_TX_CLK__DIV_ID EQU 0x00000041
PDSS_PORT0_TX_CLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
PDSS_PORT0_TX_CLK__PA_DIV_ID EQU 0x000000FF

/* PDSS_PORT1_RX_CLK */
PDSS_PORT1_RX_CLK__DIV_ID EQU 0x00000002
PDSS_PORT1_RX_CLK__DIV_REGISTER EQU CYREG_PERI_DIV_8_CTL2
PDSS_PORT1_RX_CLK__PA_DIV_ID EQU 0x000000FF

/* PDSS_PORT1_TX_CLK */
PDSS_PORT1_TX_CLK__DIV_ID EQU 0x00000042
PDSS_PORT1_TX_CLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
PDSS_PORT1_TX_CLK__PA_DIV_ID EQU 0x000000FF

/* VBUS_DISCHARGE_P1 */
VBUS_DISCHARGE_P1__0__DR EQU CYREG_GPIO_PRT2_DR
VBUS_DISCHARGE_P1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
VBUS_DISCHARGE_P1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
VBUS_DISCHARGE_P1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
VBUS_DISCHARGE_P1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
VBUS_DISCHARGE_P1__0__HSIOM_MASK EQU 0x00F00000
VBUS_DISCHARGE_P1__0__HSIOM_SHIFT EQU 20
VBUS_DISCHARGE_P1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
VBUS_DISCHARGE_P1__0__INTR EQU CYREG_GPIO_PRT2_INTR
VBUS_DISCHARGE_P1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
VBUS_DISCHARGE_P1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
VBUS_DISCHARGE_P1__0__MASK EQU 0x20
VBUS_DISCHARGE_P1__0__PC EQU CYREG_GPIO_PRT2_PC
VBUS_DISCHARGE_P1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
VBUS_DISCHARGE_P1__0__PORT EQU 2
VBUS_DISCHARGE_P1__0__PS EQU CYREG_GPIO_PRT2_PS
VBUS_DISCHARGE_P1__0__SHIFT EQU 5
VBUS_DISCHARGE_P1__DR EQU CYREG_GPIO_PRT2_DR
VBUS_DISCHARGE_P1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
VBUS_DISCHARGE_P1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
VBUS_DISCHARGE_P1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
VBUS_DISCHARGE_P1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
VBUS_DISCHARGE_P1__INTR EQU CYREG_GPIO_PRT2_INTR
VBUS_DISCHARGE_P1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
VBUS_DISCHARGE_P1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
VBUS_DISCHARGE_P1__MASK EQU 0x20
VBUS_DISCHARGE_P1__PC EQU CYREG_GPIO_PRT2_PC
VBUS_DISCHARGE_P1__PC2 EQU CYREG_GPIO_PRT2_PC2
VBUS_DISCHARGE_P1__PORT EQU 2
VBUS_DISCHARGE_P1__PS EQU CYREG_GPIO_PRT2_PS
VBUS_DISCHARGE_P1__SHIFT EQU 5

/* VBUS_DISCHARGE_P2 */
VBUS_DISCHARGE_P2__0__DR EQU CYREG_GPIO_PRT4_DR
VBUS_DISCHARGE_P2__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
VBUS_DISCHARGE_P2__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
VBUS_DISCHARGE_P2__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
VBUS_DISCHARGE_P2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
VBUS_DISCHARGE_P2__0__HSIOM_MASK EQU 0x0000F000
VBUS_DISCHARGE_P2__0__HSIOM_SHIFT EQU 12
VBUS_DISCHARGE_P2__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
VBUS_DISCHARGE_P2__0__INTR EQU CYREG_GPIO_PRT4_INTR
VBUS_DISCHARGE_P2__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
VBUS_DISCHARGE_P2__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
VBUS_DISCHARGE_P2__0__MASK EQU 0x08
VBUS_DISCHARGE_P2__0__PC EQU CYREG_GPIO_PRT4_PC
VBUS_DISCHARGE_P2__0__PC2 EQU CYREG_GPIO_PRT4_PC2
VBUS_DISCHARGE_P2__0__PORT EQU 4
VBUS_DISCHARGE_P2__0__PS EQU CYREG_GPIO_PRT4_PS
VBUS_DISCHARGE_P2__0__SHIFT EQU 3
VBUS_DISCHARGE_P2__DR EQU CYREG_GPIO_PRT4_DR
VBUS_DISCHARGE_P2__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
VBUS_DISCHARGE_P2__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
VBUS_DISCHARGE_P2__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
VBUS_DISCHARGE_P2__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
VBUS_DISCHARGE_P2__INTR EQU CYREG_GPIO_PRT4_INTR
VBUS_DISCHARGE_P2__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
VBUS_DISCHARGE_P2__INTSTAT EQU CYREG_GPIO_PRT4_INTR
VBUS_DISCHARGE_P2__MASK EQU 0x08
VBUS_DISCHARGE_P2__PC EQU CYREG_GPIO_PRT4_PC
VBUS_DISCHARGE_P2__PC2 EQU CYREG_GPIO_PRT4_PC2
VBUS_DISCHARGE_P2__PORT EQU 4
VBUS_DISCHARGE_P2__PS EQU CYREG_GPIO_PRT4_PS
VBUS_DISCHARGE_P2__SHIFT EQU 3

/* PDSS_PORT0_SAR_CLK */
PDSS_PORT0_SAR_CLK__DIV_ID EQU 0x00000040
PDSS_PORT0_SAR_CLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
PDSS_PORT0_SAR_CLK__PA_DIV_ID EQU 0x000000FF

/* PDSS_PORT1_SAR_CLK */
PDSS_PORT1_SAR_CLK__DIV_ID EQU 0x00000004
PDSS_PORT1_SAR_CLK__DIV_REGISTER EQU CYREG_PERI_DIV_8_CTL4
PDSS_PORT1_SAR_CLK__PA_DIV_ID EQU 0x000000FF

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x180011A8
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4N
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_ES EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4N_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_HEAP_SIZE EQU 0
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0200
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8usbpd_VERSION EQU 2
CYIPBLOCK_s8srsslt_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
