
------------------------------------- Proof -------------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= ICache[addr]={36,rS,rT,offset}                          Premise(F3)
	S3= GPR[rS]=base                                            Premise(F4)
	S4= DMem[{pid,base+{16{offset[15]},offset}}]=a              Premise(F5)

IF	S5= PC.Out=addr                                             PC-Out(S1)
	S6= PC.Out=>ICache.IEA                                      Premise(F11)
	S7= ICache.IEA=addr                                         Path(S5,S6)
	S8= ICache.Out={36,rS,rT,offset}                            ICache-Search(S7,S2)
	S9= ICache.Out=>IR.In                                       Premise(F12)
	S10= IR.In={36,rS,rT,offset}                                Path(S8,S9)
	S11= CtrlCP0=0                                              Premise(F16)
	S12= CP0[ASID]=pid                                          CP0-Hold(S0,S11)
	S13= CtrlPC=0                                               Premise(F20)
	S14= CtrlPCInc=1                                            Premise(F21)
	S15= PC[Out]=addr+4                                         PC-Inc(S1,S13,S14)
	S16= CtrlIR=1                                               Premise(F24)
	S17= [IR]={36,rS,rT,offset}                                 IR-Write(S10,S16)
	S18= CtrlGPR=0                                              Premise(F28)
	S19= GPR[rS]=base                                           GPR-Hold(S3,S18)
	S20= CtrlDMem=0                                             Premise(F37)
	S21= DMem[{pid,base+{16{offset[15]},offset}}]=a             DMem-Hold(S4,S20)

ID	S22= IR.Out25_21=rS                                         IR-Out(S17)
	S23= IR.Out15_0=offset                                      IR-Out(S17)
	S24= IR.Out25_21=>GPR.RReg1                                 Premise(F64)
	S25= GPR.RReg1=rS                                           Path(S22,S24)
	S26= GPR.Rdata1=base                                        GPR-Read(S25,S19)
	S27= IR.Out15_0=>IMMEXT.In                                  Premise(F65)
	S28= IMMEXT.In=offset                                       Path(S23,S27)
	S29= IMMEXT.Out={16{offset[15]},offset}                     IMMEXT(S28)
	S30= GPR.Rdata1=>A.In                                       Premise(F66)
	S31= A.In=base                                              Path(S26,S30)
	S32= IMMEXT.Out=>B.In                                       Premise(F67)
	S33= B.In={16{offset[15]},offset}                           Path(S29,S32)
	S34= CtrlCP0=0                                              Premise(F69)
	S35= CP0[ASID]=pid                                          CP0-Hold(S12,S34)
	S36= CtrlPC=0                                               Premise(F73)
	S37= CtrlPCInc=0                                            Premise(F74)
	S38= PC[Out]=addr+4                                         PC-Hold(S15,S36,S37)
	S39= CtrlIR=0                                               Premise(F77)
	S40= [IR]={36,rS,rT,offset}                                 IR-Hold(S17,S39)
	S41= CtrlA=1                                                Premise(F82)
	S42= [A]=base                                               A-Write(S31,S41)
	S43= CtrlB=1                                                Premise(F83)
	S44= [B]={16{offset[15]},offset}                            B-Write(S33,S43)
	S45= CtrlDMem=0                                             Premise(F90)
	S46= DMem[{pid,base+{16{offset[15]},offset}}]=a             DMem-Hold(S21,S45)

EX	S47= A.Out=base                                             A-Out(S42)
	S48= B.Out={16{offset[15]},offset}                          B-Out(S44)
	S49= A.Out=>ALU.A                                           Premise(F92)
	S50= ALU.A=base                                             Path(S47,S49)
	S51= B.Out=>ALU.B                                           Premise(F93)
	S52= ALU.B={16{offset[15]},offset}                          Path(S48,S51)
	S53= ALU.Out=base+{16{offset[15]},offset}                   ALU(S50,S52)
	S54= ALU.Out=>ALUOut.In                                     Premise(F95)
	S55= ALUOut.In=base+{16{offset[15]},offset}                 Path(S53,S54)
	S56= CtrlCP0=0                                              Premise(F97)
	S57= CP0[ASID]=pid                                          CP0-Hold(S35,S56)
	S58= CtrlPC=0                                               Premise(F101)
	S59= CtrlPCInc=0                                            Premise(F102)
	S60= PC[Out]=addr+4                                         PC-Hold(S38,S58,S59)
	S61= CtrlIR=0                                               Premise(F105)
	S62= [IR]={36,rS,rT,offset}                                 IR-Hold(S40,S61)
	S63= CtrlALUOut=1                                           Premise(F112)
	S64= [ALUOut]=base+{16{offset[15]},offset}                  ALUOut-Write(S55,S63)
	S65= CtrlDMem=0                                             Premise(F118)
	S66= DMem[{pid,base+{16{offset[15]},offset}}]=a             DMem-Hold(S46,S65)

MEM	S67= CP0.ASID=pid                                           CP0-Read-ASID(S57)
	S68= ALUOut.Out=base+{16{offset[15]},offset}                ALUOut-Out(S64)
	S69= CP0.ASID=>DMMU.PID                                     Premise(F120)
	S70= DMMU.PID=pid                                           Path(S67,S69)
	S71= ALUOut.Out=>DMMU.IEA                                   Premise(F121)
	S72= DMMU.IEA=base+{16{offset[15]},offset}                  Path(S68,S71)
	S73= DMMU.Addr={pid,base+{16{offset[15]},offset}}           DMMU-Search(S70,S72)
	S74= DMMU.Addr=>DAddrReg.In                                 Premise(F122)
	S75= DAddrReg.In={pid,base+{16{offset[15]},offset}}         Path(S73,S74)
	S76= CtrlPC=0                                               Premise(F133)
	S77= CtrlPCInc=0                                            Premise(F134)
	S78= PC[Out]=addr+4                                         PC-Hold(S60,S76,S77)
	S79= CtrlIR=0                                               Premise(F137)
	S80= [IR]={36,rS,rT,offset}                                 IR-Hold(S62,S79)
	S81= CtrlALUOut=0                                           Premise(F144)
	S82= [ALUOut]=base+{16{offset[15]},offset}                  ALUOut-Hold(S64,S81)
	S83= CtrlDAddrReg=1                                         Premise(F146)
	S84= [DAddrReg]={pid,base+{16{offset[15]},offset}}          DAddrReg-Write(S75,S83)
	S85= CtrlDMem=0                                             Premise(F150)
	S86= DMem[{pid,base+{16{offset[15]},offset}}]=a             DMem-Hold(S66,S85)

MEM(DMMU1)	S87= CtrlPC=0                                               Premise(F165)
	S88= CtrlPCInc=0                                            Premise(F166)
	S89= PC[Out]=addr+4                                         PC-Hold(S78,S87,S88)
	S90= CtrlIR=0                                               Premise(F169)
	S91= [IR]={36,rS,rT,offset}                                 IR-Hold(S80,S90)
	S92= CtrlALUOut=0                                           Premise(F176)
	S93= [ALUOut]=base+{16{offset[15]},offset}                  ALUOut-Hold(S82,S92)
	S94= CtrlDAddrReg=0                                         Premise(F178)
	S95= [DAddrReg]={pid,base+{16{offset[15]},offset}}          DAddrReg-Hold(S84,S94)
	S96= CtrlDMem=0                                             Premise(F182)
	S97= DMem[{pid,base+{16{offset[15]},offset}}]=a             DMem-Hold(S86,S96)

MEM(DMMU2)	S98= ALUOut.Out=base+{16{offset[15]},offset}                ALUOut-Out(S93)
	S99= DAddrReg.Out={pid,base+{16{offset[15]},offset}}        DAddrReg-Out(S95)
	S100= ALUOut.Out=>DCache.IEA                                Premise(F184)
	S101= DCache.IEA=base+{16{offset[15]},offset}               Path(S98,S100)
	S102= DAddrReg.Out=>DMem.RAddr                              Premise(F185)
	S103= DMem.RAddr={pid,base+{16{offset[15]},offset}}         Path(S99,S102)
	S104= DMem.MEM8WordOut=>DCache.WData                        Premise(F186)
	S105= DMem.Out=>DR.In                                       Premise(F187)
	S106= CtrlPC=0                                              Premise(F193)
	S107= CtrlPCInc=0                                           Premise(F194)
	S108= PC[Out]=addr+4                                        PC-Hold(S89,S106,S107)
	S109= CtrlIR=0                                              Premise(F197)
	S110= [IR]={36,rS,rT,offset}                                IR-Hold(S91,S109)
	S111= CtrlALUOut=0                                          Premise(F204)
	S112= [ALUOut]=base+{16{offset[15]},offset}                 ALUOut-Hold(S93,S111)
	S113= CtrlDCache=1                                          Premise(F207)
	S114= CtrlDR=1                                              Premise(F209)
	S115= CtrlDMem=0                                            Premise(F210)
	S116= CtrlDMem8Word=0                                       Premise(F211)
	S117= DMem.Out=a                                            DMem-Read(S103,S97,S115,S116)
	S118= DR.In=a                                               Path(S117,S105)
	S119= [DR]=a                                                DR-Write(S118,S114)
	S120= DMem.MEM8WordOut=DMemGet8Word({pid,base+{16{offset[15]},offset}})DMem-Read(S103,S97,S115,S116)
	S121= DCache.WData=DMemGet8Word({pid,base+{16{offset[15]},offset}})Path(S120,S104)
	S122= DCache[line_base+{16{offset[15]},offset}]=DMemGet8Word({pid,base+{16{offset[15]},offset}})DCache-Write8Word(S101,S121,S113)

WB	S123= IR.Out20_16=rT                                        IR-Out(S110)
	S124= ALUOut.Out1_0={base+{16{offset[15]},offset}}[1:0]     ALUOut-Out(S112)
	S125= DR.Out=a                                              DR-Out(S119)
	S126= IR.Out20_16=>GPR.WReg                                 Premise(F212)
	S127= GPR.WReg=rT                                           Path(S123,S126)
	S128= DR.Out=>MemDataSelL.In                                Premise(F213)
	S129= MemDataSelL.In=a                                      Path(S125,S128)
	S130= ALUOut.Out1_0=>MemDataSelL.Addr                       Premise(F214)
	S131= MemDataSelL.Addr={base+{16{offset[15]},offset}}[1:0]  Path(S124,S130)
	S132= MemDataSelL.Out={24{0},a[{base+{16{offset[15]},offset}}[1:0]*8+7,{base+{16{offset[15]},offset}}[1:0]*8]}MemDataSelL(S129,S131)
	S133= MemDataSelL.Out=>GPR.WData                            Premise(F216)
	S134= GPR.WData={24{0},a[{base+{16{offset[15]},offset}}[1:0]*8+7,{base+{16{offset[15]},offset}}[1:0]*8]}Path(S132,S133)
	S135= CtrlPC=0                                              Premise(F222)
	S136= CtrlPCInc=0                                           Premise(F223)
	S137= PC[Out]=addr+4                                        PC-Hold(S108,S135,S136)
	S138= CtrlGPR=1                                             Premise(F230)
	S139= GPR[rT]={24{0},a[{base+{16{offset[15]},offset}}[1:0]*8+7,{base+{16{offset[15]},offset}}[1:0]*8]}GPR-Write(S127,S134,S138)
	S140= CtrlDCache=0                                          Premise(F236)
	S141= DCache[line_base+{16{offset[15]},offset}]=DMemGet8Word({pid,base+{16{offset[15]},offset}})DCache-Hold(S122,S140)

POST	S137= PC[Out]=addr+4                                        PC-Hold(S108,S135,S136)
	S139= GPR[rT]={24{0},a[{base+{16{offset[15]},offset}}[1:0]*8+7,{base+{16{offset[15]},offset}}[1:0]*8]}GPR-Write(S127,S134,S138)
	S141= DCache[line_base+{16{offset[15]},offset}]=DMemGet8Word({pid,base+{16{offset[15]},offset}})DCache-Hold(S122,S140)

