
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003815                       # Number of seconds simulated
sim_ticks                                  3814784388                       # Number of ticks simulated
final_tick                               533379164325                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 311760                       # Simulator instruction rate (inst/s)
host_op_rate                                   403617                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 300110                       # Simulator tick rate (ticks/s)
host_mem_usage                               16927420                       # Number of bytes of host memory used
host_seconds                                 12711.29                       # Real time elapsed on the host
sim_insts                                  3962870897                       # Number of instructions simulated
sim_ops                                    5130488706                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       392320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       278016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       168064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       114048                       # Number of bytes read from this memory
system.physmem.bytes_read::total               959616                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       252928                       # Number of bytes written to this memory
system.physmem.bytes_written::total            252928                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3065                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2172                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1313                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          891                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7497                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1976                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1976                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       369090                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    102841985                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       503305                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     72878562                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       469751                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     44055963                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       536859                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     29896316                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               251551832                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       369090                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       503305                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       469751                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       536859                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1879005                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          66302043                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               66302043                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          66302043                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       369090                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    102841985                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       503305                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     72878562                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       469751                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     44055963                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       536859                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     29896316                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              317853875                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 9148165                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3107339                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2550718                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202663                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1263822                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204244                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314414                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8837                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3202833                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17055941                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3107339                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1518658                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3660420                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1083827                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        944089                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1566339                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80654                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8685410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.413701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.313426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5024990     57.86%     57.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365834      4.21%     62.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318066      3.66%     65.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342195      3.94%     69.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          299252      3.45%     73.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155864      1.79%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101381      1.17%     76.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          271807      3.13%     79.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1806021     20.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8685410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.339668                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.864411                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3371386                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       900690                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3479612                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56488                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        877225                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507109                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          883                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20227935                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6337                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        877225                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3539423                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         505110                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       117099                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3364078                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       282467                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19538775                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          644                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        178000                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76557                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27129134                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91094824                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91094824                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10322139                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3347                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1749                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           747040                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1938205                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1008827                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25966                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       323020                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18417037                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3344                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14771151                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28851                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6140231                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18789091                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          148                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8685410                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.700686                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.902234                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3261645     37.55%     37.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1786944     20.57%     58.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1200905     13.83%     71.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       764690      8.80%     80.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       750164      8.64%     89.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       443936      5.11%     94.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       337281      3.88%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        74455      0.86%     99.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65390      0.75%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8685410                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108209     69.11%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21702     13.86%     82.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26666     17.03%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12139076     82.18%     82.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200835      1.36%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1580782     10.70%     94.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848861      5.75%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14771151                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.614657                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156582                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010601                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38413143                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24560737                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14356058                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14927733                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        25667                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       709002                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          128                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       228927                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           69                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        877225                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         426359                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        17113                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18420381                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        28343                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1938205                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1008827                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1746                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         12000                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          749                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          128                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122534                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114657                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237191                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14512812                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1486048                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       258337                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2310712                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2056686                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            824664                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.586418                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14370502                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14356058                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9362126                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26139140                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.569283                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358165                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6181525                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204828                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7808185                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.567500                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.155654                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3283054     42.05%     42.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2041270     26.14%     68.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837108     10.72%     78.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       427561      5.48%     84.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       367453      4.71%     89.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179235      2.30%     91.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       201670      2.58%     93.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101521      1.30%     95.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       369313      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7808185                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       369313                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25859724                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37719879                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4577                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 462755                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.914817                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.914817                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.093115                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.093115                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65536587                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19682986                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18980346                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 9148165                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3177634                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2775169                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       202562                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1576051                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1519344                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          228910                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6510                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3724872                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17653908                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3177634                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1748254                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3639474                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         995139                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        491053                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1835965                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        80727                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8646849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.354340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.170374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         5007375     57.91%     57.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          181675      2.10%     60.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          332383      3.84%     63.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          312100      3.61%     67.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          505408      5.84%     73.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          521191      6.03%     79.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          125459      1.45%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           95526      1.10%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1565732     18.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8646849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.347352                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.929776                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3845861                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       476263                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3519891                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        14183                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        790650                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       349673                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          781                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19770605                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        790650                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4011742                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         198137                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        50750                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3366789                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       228780                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19233255                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         76886                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        94197                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25574384                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     87575948                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     87575948                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16588698                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8985664                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2292                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1116                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           612021                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2935763                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       646098                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11444                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       302093                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18201510                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2230                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15328747                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20491                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5491513                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     15141024                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8646849                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.772755                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.835047                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3027857     35.02%     35.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1584303     18.32%     53.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1442341     16.68%     70.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       852253      9.86%     79.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       879677     10.17%     90.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       524994      6.07%     96.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       230861      2.67%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62345      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        42218      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8646849                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          60859     66.58%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19593     21.44%     88.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10954     11.98%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12044313     78.57%     78.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       121967      0.80%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1116      0.01%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2616637     17.07%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       544714      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15328747                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.675609                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              91406                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005963                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39416237                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23695306                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14833768                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15420153                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        38077                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       846664                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       157840                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        790650                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         128061                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6943                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18203744                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        22245                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2935763                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       646098                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1116                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3410                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           54                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       107647                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119933                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       227580                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15045031                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2514266                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       283713                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             3046538                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2273142                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            532272                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.644596                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14850148                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14833768                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9117925                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         22332532                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.621502                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.408280                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11111070                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12642055                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5561766                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2228                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       202908                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7856199                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.609182                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.308925                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3640608     46.34%     46.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1659179     21.12%     67.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       919296     11.70%     79.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       314803      4.01%     83.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       304381      3.87%     87.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       130313      1.66%     88.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       336593      4.28%     92.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        96980      1.23%     94.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       454046      5.78%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7856199                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11111070                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12642055                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2577351                       # Number of memory references committed
system.switch_cpus1.commit.loads              2089093                       # Number of loads committed
system.switch_cpus1.commit.membars               1114                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1977027                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11041711                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       172336                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       454046                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25605974                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37198956                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3901                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 501316                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11111070                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12642055                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11111070                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.823338                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.823338                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.214568                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.214568                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        69551503                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19472538                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20332081                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2228                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 9148165                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3248059                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2649568                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       218514                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1374301                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1267157                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          349543                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9851                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3249845                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17852011                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3248059                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1616700                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3963653                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1158611                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        665444                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1604436                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       105825                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8816391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.510719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.286911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4852738     55.04%     55.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          261496      2.97%     58.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          489410      5.55%     63.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          485749      5.51%     69.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          302378      3.43%     72.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          240897      2.73%     75.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          152330      1.73%     76.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          141204      1.60%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1890189     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8816391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.355050                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.951431                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3391419                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       658671                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3805633                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        23453                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        937208                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       547483                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21415414                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        937208                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3639348                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         106425                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       214521                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3576457                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       342426                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20638383                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        141934                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       105503                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28972086                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     96281449                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     96281449                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17881514                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11090548                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3642                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1762                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           958932                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1915596                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       972869                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        12283                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       422293                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19454767                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3524                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15471294                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29669                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6604661                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20237412                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      8816391                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.754833                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.889784                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3095647     35.11%     35.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1866931     21.18%     56.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1294422     14.68%     70.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       816383      9.26%     80.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       849930      9.64%     89.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       417860      4.74%     94.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       324939      3.69%     98.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        74516      0.85%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        75763      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8816391                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          96249     72.48%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         18819     14.17%     86.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17734     13.35%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12945756     83.68%     83.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       207861      1.34%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1761      0.01%     85.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1496598      9.67%     94.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       819318      5.30%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15471294                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.691191                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             132802                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008584                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39921450                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     26062988                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15120146                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15604096                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        48953                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       749450                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          182                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       234031                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        937208                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          55448                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9311                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19458294                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        38961                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1915596                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       972869                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1762                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7192                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       135543                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       122583                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       258126                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15267709                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1428629                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       203585                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2230006                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2163714                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            801377                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.668937                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15125018                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15120146                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9639530                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27662852                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.652806                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348465                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10415165                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12824638                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6633711                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3524                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       220936                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7879183                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.627661                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.138793                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3065189     38.90%     38.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2171311     27.56%     66.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       901813     11.45%     77.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       449169      5.70%     83.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       451818      5.73%     89.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       183596      2.33%     91.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       187413      2.38%     94.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        98528      1.25%     95.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       370346      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7879183                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10415165                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12824638                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1904984                       # Number of memory references committed
system.switch_cpus2.commit.loads              1166146                       # Number of loads committed
system.switch_cpus2.commit.membars               1762                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1851136                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11554078                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       264539                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       370346                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26967186                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39854523                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3635                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 331774                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10415165                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12824638                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10415165                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.878350                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.878350                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.138498                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.138498                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        68588547                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       21005554                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19670313                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3524                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 9148165                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3361762                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2744043                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       225293                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1385483                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1318713                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          345757                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9916                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3475804                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              18254511                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3361762                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1664470                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3955713                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1174298                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        737457                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1692186                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        87312                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      9116141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.476741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.322592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5160428     56.61%     56.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          326554      3.58%     60.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          483161      5.30%     65.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          336053      3.69%     69.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          235704      2.59%     71.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          227719      2.50%     74.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          139273      1.53%     75.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          297754      3.27%     79.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1909495     20.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      9116141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.367479                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.995429                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3575236                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       762457                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3776182                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        55271                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        946989                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       564840                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          268                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21863754                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1004                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        946989                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3777604                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          52588                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       419982                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3625117                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       293856                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      21200993                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        121839                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       100772                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     29741261                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     98681252                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     98681252                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     18257915                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        11483341                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3841                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1820                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           879758                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1946861                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       992784                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        12116                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       296715                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19749031                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3634                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15758663                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        31402                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6613084                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20227001                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      9116141                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.728655                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.912813                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3410681     37.41%     37.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1775943     19.48%     56.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1284450     14.09%     70.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       854367      9.37%     80.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       858875      9.42%     89.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       411517      4.51%     94.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       367845      4.04%     98.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        69140      0.76%     99.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        83323      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      9116141                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          85711     70.87%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         17176     14.20%     85.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        18055     14.93%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     13181370     83.65%     83.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       198609      1.26%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1814      0.01%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1548845      9.83%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       828025      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15758663                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.722604                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             120942                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007675                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     40785811                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     26365790                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15319827                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15879605                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        49152                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       760337                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          610                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       238233                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        946989                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          27048                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         5165                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19752667                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        68345                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1946861                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       992784                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1820                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4359                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           41                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       136014                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       123451                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       259465                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15466298                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1446432                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       292365                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2254336                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2197684                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            807904                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.690645                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15326610                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15319827                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9923407                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         28196205                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.674634                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351941                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10615644                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     13085519                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6667150                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3628                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       226943                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      8169151                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.601821                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.161012                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3271019     40.04%     40.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2272590     27.82%     67.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       858244     10.51%     78.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       480318      5.88%     84.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       406752      4.98%     89.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       181753      2.22%     91.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       174484      2.14%     93.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       119118      1.46%     95.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       404873      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      8169151                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10615644                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      13085519                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1941075                       # Number of memory references committed
system.switch_cpus3.commit.loads              1186524                       # Number of loads committed
system.switch_cpus3.commit.membars               1814                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1898581                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11780359                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       270658                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       404873                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            27516947                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           40452978                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1813                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  32024                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10615644                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             13085519                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10615644                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.861763                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.861763                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.160412                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.160412                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        69460921                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       21312779                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       20091209                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3628                       # number of misc regfile writes
system.l20.replacements                          3076                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          289344                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5124                       # Sample count of references to valid blocks.
system.l20.avg_refs                         56.468384                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            3.742736                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.527118                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1109.850240                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           929.879905                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001828                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002211                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.541919                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.454043                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         6865                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   6865                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1111                       # number of Writeback hits
system.l20.Writeback_hits::total                 1111                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         6865                       # number of demand (read+write) hits
system.l20.demand_hits::total                    6865                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         6865                       # number of overall hits
system.l20.overall_hits::total                   6865                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3065                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3076                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3065                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3076                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3065                       # number of overall misses
system.l20.overall_misses::total                 3076                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1418468                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    508889794                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      510308262                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1418468                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    508889794                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       510308262                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1418468                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    508889794                       # number of overall miss cycles
system.l20.overall_miss_latency::total      510308262                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9930                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9941                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1111                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1111                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9930                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9941                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9930                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9941                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.308661                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.309426                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.308661                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.309426                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.308661                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.309426                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 128951.636364                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 166032.559217                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 165899.955137                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 128951.636364                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 166032.559217                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 165899.955137                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 128951.636364                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 166032.559217                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 165899.955137                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 573                       # number of writebacks
system.l20.writebacks::total                      573                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3065                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3076                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3065                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3076                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3065                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3076                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1293838                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    474011791                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    475305629                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1293838                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    474011791                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    475305629                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1293838                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    474011791                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    475305629                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.308661                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.309426                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.308661                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.309426                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.308661                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.309426                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 117621.636364                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 154653.112887                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 154520.685631                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 117621.636364                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 154653.112887                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 154520.685631                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 117621.636364                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 154653.112887                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 154520.685631                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2187                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                           80620                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4235                       # Sample count of references to valid blocks.
system.l21.avg_refs                         19.036600                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                  30                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.700671                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1043.313348                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           963.985981                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.014648                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.005225                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.509430                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.470696                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3314                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3314                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             798                       # number of Writeback hits
system.l21.Writeback_hits::total                  798                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3314                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3314                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3314                       # number of overall hits
system.l21.overall_hits::total                   3314                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2172                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2187                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2172                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2187                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2172                       # number of overall misses
system.l21.overall_misses::total                 2187                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2142218                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    302344092                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      304486310                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2142218                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    302344092                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       304486310                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2142218                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    302344092                       # number of overall miss cycles
system.l21.overall_miss_latency::total      304486310                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5486                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5501                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          798                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              798                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5486                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5501                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5486                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5501                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.395917                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.397564                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.395917                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.397564                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.395917                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.397564                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 142814.533333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 139200.779006                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 139225.564701                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 142814.533333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 139200.779006                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 139225.564701                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 142814.533333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 139200.779006                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 139225.564701                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 325                       # number of writebacks
system.l21.writebacks::total                      325                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2172                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2187                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2172                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2187                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2172                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2187                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1966268                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    276556190                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    278522458                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1966268                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    276556190                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    278522458                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1966268                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    276556190                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    278522458                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.395917                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.397564                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.395917                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.397564                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.395917                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.397564                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 131084.533333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 127327.895948                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 127353.661637                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 131084.533333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 127327.895948                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 127353.661637                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 131084.533333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 127327.895948                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 127353.661637                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1328                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          154544                       # Total number of references to valid blocks.
system.l22.sampled_refs                          3376                       # Sample count of references to valid blocks.
system.l22.avg_refs                         45.777251                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           24.660967                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    12.181123                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   638.736070                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1372.421840                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.012041                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.005948                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.311883                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.670128                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         2819                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   2819                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             943                       # number of Writeback hits
system.l22.Writeback_hits::total                  943                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         2819                       # number of demand (read+write) hits
system.l22.demand_hits::total                    2819                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         2819                       # number of overall hits
system.l22.overall_hits::total                   2819                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1313                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1327                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1313                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1327                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1313                       # number of overall misses
system.l22.overall_misses::total                 1327                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1979579                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    201845375                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      203824954                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1979579                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    201845375                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       203824954                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1979579                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    201845375                       # number of overall miss cycles
system.l22.overall_miss_latency::total      203824954                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4132                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4146                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          943                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              943                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4132                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4146                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4132                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4146                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.317764                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.320068                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.317764                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.320068                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.317764                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.320068                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 141398.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 153728.389185                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 153598.307460                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 141398.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 153728.389185                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 153598.307460                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 141398.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 153728.389185                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 153598.307460                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 582                       # number of writebacks
system.l22.writebacks::total                      582                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1313                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1327                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1313                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1327                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1313                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1327                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1820959                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    186887298                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    188708257                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1820959                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    186887298                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    188708257                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1820959                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    186887298                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    188708257                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.317764                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.320068                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.317764                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.320068                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.317764                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.320068                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 130068.500000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 142336.099010                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 142206.674454                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 130068.500000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 142336.099010                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 142206.674454                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 130068.500000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 142336.099010                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 142206.674454                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           907                       # number of replacements
system.l23.tagsinuse                             2048                       # Cycle average of tags in use
system.l23.total_refs                          168873                       # Total number of references to valid blocks.
system.l23.sampled_refs                          2955                       # Sample count of references to valid blocks.
system.l23.avg_refs                         57.148223                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks                  36                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    15.403661                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   447.088223                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1549.508116                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.017578                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.007521                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.218305                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.756596                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         2679                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   2679                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             878                       # number of Writeback hits
system.l23.Writeback_hits::total                  878                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         2679                       # number of demand (read+write) hits
system.l23.demand_hits::total                    2679                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         2679                       # number of overall hits
system.l23.overall_hits::total                   2679                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          891                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  907                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          891                       # number of demand (read+write) misses
system.l23.demand_misses::total                   907                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          891                       # number of overall misses
system.l23.overall_misses::total                  907                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2910996                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    141929648                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      144840644                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2910996                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    141929648                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       144840644                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2910996                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    141929648                       # number of overall miss cycles
system.l23.overall_miss_latency::total      144840644                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         3570                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               3586                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          878                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              878                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         3570                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                3586                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         3570                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               3586                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.249580                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.252928                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.249580                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.252928                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.249580                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.252928                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 181937.250000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 159292.534231                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total       159692                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 181937.250000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 159292.534231                       # average overall miss latency
system.l23.demand_avg_miss_latency::total       159692                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 181937.250000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 159292.534231                       # average overall miss latency
system.l23.overall_avg_miss_latency::total       159692                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 496                       # number of writebacks
system.l23.writebacks::total                      496                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          891                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             907                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          891                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              907                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          891                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             907                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2729466                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    131753528                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    134482994                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2729466                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    131753528                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    134482994                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2729466                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    131753528                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    134482994                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.249580                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.252928                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.249580                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.252928                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.249580                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.252928                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 170591.625000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 147871.524130                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 148272.319735                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 170591.625000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 147871.524130                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 148272.319735                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 170591.625000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 147871.524130                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 148272.319735                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.964994                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001573989                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817738.637024                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.964994                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017572                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882957                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1566328                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1566328                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1566328                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1566328                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1566328                       # number of overall hits
system.cpu0.icache.overall_hits::total        1566328                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1469838                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1469838                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1469838                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1469838                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1469838                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1469838                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1566339                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1566339                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1566339                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1566339                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1566339                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1566339                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 133621.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 133621.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 133621.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 133621.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 133621.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 133621.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1429468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1429468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1429468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1429468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1429468                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1429468                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 129951.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 129951.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9930                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174469506                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10186                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17128.363047                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.923632                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.076368                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898139                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101861                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167741                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167741                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1668                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1668                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1944418                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1944418                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1944418                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1944418                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38957                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38957                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38972                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38972                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38972                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38972                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2411064998                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2411064998                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       579998                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       579998                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2411644996                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2411644996                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2411644996                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2411644996                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1206698                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1206698                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1983390                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1983390                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1983390                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1983390                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032284                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019649                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019649                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019649                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019649                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 61890.417589                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61890.417589                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 38666.533333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38666.533333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 61881.478908                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 61881.478908                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 61881.478908                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 61881.478908                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1111                       # number of writebacks
system.cpu0.dcache.writebacks::total             1111                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        29027                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        29027                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        29042                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        29042                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        29042                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        29042                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9930                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9930                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9930                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9930                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9930                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9930                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    563641629                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    563641629                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    563641629                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    563641629                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    563641629                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    563641629                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008229                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008229                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005007                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005007                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005007                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005007                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56761.493353                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 56761.493353                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 56761.493353                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56761.493353                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 56761.493353                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 56761.493353                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.939445                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913301939                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1685058.928044                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.939445                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023941                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868493                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1835949                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1835949                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1835949                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1835949                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1835949                       # number of overall hits
system.cpu1.icache.overall_hits::total        1835949                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2314733                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2314733                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2314733                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2314733                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2314733                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2314733                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1835965                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1835965                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1835965                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1835965                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1835965                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1835965                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 144670.812500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 144670.812500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 144670.812500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 144670.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 144670.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 144670.812500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2176232                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2176232                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2176232                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2176232                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2176232                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2176232                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 145082.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 145082.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5486                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207734810                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5742                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36178.127830                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   199.690626                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    56.309374                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.780042                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.219958                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2277349                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2277349                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       486028                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        486028                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1115                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1115                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1114                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1114                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2763377                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2763377                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2763377                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2763377                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18662                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18662                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18662                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18662                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18662                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18662                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1817399254                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1817399254                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1817399254                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1817399254                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1817399254                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1817399254                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2296011                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2296011                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       486028                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       486028                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1114                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1114                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2782039                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2782039                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2782039                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2782039                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008128                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008128                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006708                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006708                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006708                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006708                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 97385.020577                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97385.020577                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 97385.020577                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97385.020577                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 97385.020577                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97385.020577                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          798                       # number of writebacks
system.cpu1.dcache.writebacks::total              798                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13176                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13176                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13176                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13176                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13176                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13176                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5486                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5486                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5486                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5486                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5486                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5486                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    327943607                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    327943607                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    327943607                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    327943607                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    327943607                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    327943607                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002389                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002389                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001972                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001972                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001972                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001972                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 59778.273241                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 59778.273241                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 59778.273241                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 59778.273241                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 59778.273241                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 59778.273241                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.978267                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004564293                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2169685.298056                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.978267                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022401                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741952                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1604419                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1604419                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1604419                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1604419                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1604419                       # number of overall hits
system.cpu2.icache.overall_hits::total        1604419                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2692636                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2692636                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2692636                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2692636                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2692636                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2692636                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1604436                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1604436                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1604436                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1604436                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1604436                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1604436                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 158390.352941                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 158390.352941                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 158390.352941                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 158390.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 158390.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 158390.352941                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1999249                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1999249                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1999249                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1999249                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1999249                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1999249                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 142803.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 142803.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 142803.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 142803.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 142803.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 142803.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4132                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153928119                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4388                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35079.334321                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   221.363243                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    34.636757                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.864700                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.135300                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1089454                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1089454                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       735377                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        735377                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1762                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1762                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1762                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1762                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1824831                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1824831                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1824831                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1824831                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10693                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10693                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10693                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10693                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10693                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10693                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    853977808                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    853977808                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    853977808                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    853977808                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    853977808                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    853977808                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1100147                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1100147                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       735377                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       735377                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1835524                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1835524                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1835524                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1835524                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009720                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009720                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005826                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005826                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005826                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005826                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 79863.257084                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 79863.257084                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 79863.257084                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 79863.257084                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 79863.257084                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 79863.257084                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          943                       # number of writebacks
system.cpu2.dcache.writebacks::total              943                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6561                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6561                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6561                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6561                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6561                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6561                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4132                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4132                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4132                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4132                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4132                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4132                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    220790621                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    220790621                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    220790621                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    220790621                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    220790621                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    220790621                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003756                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003756                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002251                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002251                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002251                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002251                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 53434.322604                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 53434.322604                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 53434.322604                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 53434.322604                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 53434.322604                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 53434.322604                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.963033                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1008042732                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2181910.675325                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.963033                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025582                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740325                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1692167                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1692167                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1692167                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1692167                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1692167                       # number of overall hits
system.cpu3.icache.overall_hits::total        1692167                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3459172                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3459172                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3459172                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3459172                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3459172                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3459172                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1692186                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1692186                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1692186                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1692186                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1692186                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1692186                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 182061.684211                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 182061.684211                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 182061.684211                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 182061.684211                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 182061.684211                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 182061.684211                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2927317                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2927317                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2927317                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2927317                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2927317                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2927317                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 182957.312500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 182957.312500                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 182957.312500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 182957.312500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 182957.312500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 182957.312500                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3570                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148996461                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3826                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              38943.141924                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   215.414466                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    40.585534                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.841463                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.158537                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1101206                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1101206                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       750923                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        750923                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1816                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1816                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1814                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1814                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1852129                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1852129                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1852129                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1852129                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7226                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7226                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         7226                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          7226                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         7226                       # number of overall misses
system.cpu3.dcache.overall_misses::total         7226                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    397138556                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    397138556                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    397138556                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    397138556                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    397138556                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    397138556                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1108432                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1108432                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       750923                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       750923                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1816                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1816                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1814                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1814                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1859355                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1859355                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1859355                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1859355                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006519                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006519                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003886                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003886                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003886                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003886                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 54959.667312                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 54959.667312                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 54959.667312                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 54959.667312                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 54959.667312                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 54959.667312                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          878                       # number of writebacks
system.cpu3.dcache.writebacks::total              878                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3656                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3656                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3656                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3656                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3656                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3656                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3570                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3570                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3570                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3570                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3570                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3570                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    162398812                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    162398812                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    162398812                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    162398812                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    162398812                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    162398812                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003221                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003221                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001920                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001920                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001920                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001920                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 45489.863305                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 45489.863305                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 45489.863305                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 45489.863305                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 45489.863305                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 45489.863305                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
