{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1640017003508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1640017003508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 20 17:16:43 2021 " "Processing started: Mon Dec 20 17:16:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1640017003508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1640017003508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proc -c proc " "Command: quartus_map --read_settings_files=on --write_settings_files=off proc -c proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1640017003508 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1640017003831 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ proc.vhd(15) " "VHDL syntax error at proc.vhd(15) near text €" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/proc/proc.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1640017004850 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"€\";  expecting \";\" proc.vhd(15) " "VHDL syntax error at proc.vhd(15) near text \"€\";  expecting \";\"" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/proc/proc.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1640017004851 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "™ proc.vhd(15) " "VHDL syntax error at proc.vhd(15) near text ™" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/proc/proc.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1640017004851 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\".\";  expecting \"(\", or an identifier, or  unary operator proc.vhd(16) " "VHDL syntax error at proc.vhd(16) near text \".\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/proc/proc.vhd" 16 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1640017004851 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \";\" proc.vhd(17) " "VHDL syntax error at proc.vhd(17) near text \")\";  expecting \";\"" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/proc/proc.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1640017004851 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ proc.vhd(26) " "VHDL syntax error at proc.vhd(26) near text €" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/proc/proc.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1640017004851 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"€\";  expecting \";\" proc.vhd(26) " "VHDL syntax error at proc.vhd(26) near text \"€\";  expecting \";\"" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/proc/proc.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1640017004851 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "™ proc.vhd(26) " "VHDL syntax error at proc.vhd(26) near text ™" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/proc/proc.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1640017004851 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"END\";  expecting \"when\" proc.vhd(30) " "VHDL syntax error at proc.vhd(30) near text \"END\";  expecting \"when\"" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/proc/proc.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1640017004851 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"END\";  expecting \"when\" proc.vhd(34) " "VHDL syntax error at proc.vhd(34) near text \"END\";  expecting \"when\"" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/proc/proc.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1640017004851 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"END\";  expecting \"when\" proc.vhd(38) " "VHDL syntax error at proc.vhd(38) near text \"END\";  expecting \"when\"" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/proc/proc.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1640017004851 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "upcount proc.vhd(51) " "Ignored construct upcount at proc.vhd(51) due to previous errors" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/proc/proc.vhd" 51 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1640017004851 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ proc.vhd(60) " "VHDL syntax error at proc.vhd(60) near text €" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/proc/proc.vhd" 60 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1640017004851 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"€\";  expecting \")\", or \",\" proc.vhd(60) " "VHDL syntax error at proc.vhd(60) near text \"€\";  expecting \")\", or \",\"" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/proc/proc.vhd" 60 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1640017004851 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "™ proc.vhd(60) " "VHDL syntax error at proc.vhd(60) near text ™" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/proc/proc.vhd" 60 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1640017004851 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ proc.vhd(61) " "VHDL syntax error at proc.vhd(61) near text €" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/proc/proc.vhd" 61 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1640017004851 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"€\";  expecting \"then\" proc.vhd(61) " "VHDL syntax error at proc.vhd(61) near text \"€\";  expecting \"then\"" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/proc/proc.vhd" 61 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1640017004851 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "™ proc.vhd(61) " "VHDL syntax error at proc.vhd(61) near text ™" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/proc/proc.vhd" 61 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1640017004851 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"IF\";  expecting \"process\" proc.vhd(66) " "VHDL syntax error at proc.vhd(66) near text \"IF\";  expecting \"process\"" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/proc/proc.vhd" 66 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1640017004851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.vhd 0 0 " "Found 0 design units, including 0 entities, in source file proc.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640017004853 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1640017004978 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 20 17:16:44 2021 " "Processing ended: Mon Dec 20 17:16:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1640017004978 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1640017004978 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1640017004978 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1640017004978 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus II Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1640017005591 ""}
