$version Generated by VerilatedVcd $end
$date Sat Feb  4 12:40:13 2023 $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  1 $ clr $end
  $var wire  4 & inp [3:0] $end
  $var wire  1 % load $end
  $var wire  4 ' outp [3:0] $end
  $scope module CyclicShifter_Left_4Bit $end
   $var wire  1 # clk $end
   $var wire  1 $ clr $end
   $var wire  4 & inp [3:0] $end
   $var wire  1 % load $end
   $var wire  4 ' outp [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
0$
1%
b1001 &
b0000 '
#2
1#
b1001 '
#3
0#
0%
b0000 &
#4
1#
b0011 '
#5
0#
#6
1#
b0110 '
#7
0#
1$
#8
1#
b0000 '
#9
0#
0$
1%
b1101 &
#10
1#
b1101 '
#11
