{"vcs1":{"timestamp_begin":1747913078.672549622, "rt":12.65, "ut":12.74, "st":0.73}}
{"vcselab":{"timestamp_begin":1747913091.414202620, "rt":0.41, "ut":0.27, "st":0.13}}
{"link":{"timestamp_begin":1747913091.889420974, "rt":0.50, "ut":0.22, "st":0.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747913077.938911506}
{"VCS_COMP_START_TIME": 1747913077.938911506}
{"VCS_COMP_END_TIME": 1747913092.557808677}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 614752}}
{"vcselab": {"peak_mem": 183884}}
