
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2019.2
* DO NOT EDIT.
*
* Copyright (C) 2010-2019 Xilinx, Inc. All Rights Reserved.*
*Permission is hereby granted, free of charge, to any person obtaining a copy
*of this software and associated documentation files (the Software), to deal
*in the Software without restriction, including without limitation the rights
*to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
*copies of the Software, and to permit persons to whom the Software is
*furnished to do so, subject to the following conditions:
*
*The above copyright notice and this permission notice shall be included in
*all copies or substantial portions of the Software.
* 
*THE SOFTWARE IS PROVIDED AS IS, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
*IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
*FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL 
*THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
*WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT
*OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xgpio.h"

/*
* The configuration table for devices
*/

XGpio_Config XGpio_ConfigTable[XPAR_XGPIO_NUM_INSTANCES] =
{
	{
		XPAR_CLOCK_COUNTER_CLK_125MHZ_GPIO_DEVICE_ID,
		XPAR_CLOCK_COUNTER_CLK_125MHZ_GPIO_BASEADDR,
		XPAR_CLOCK_COUNTER_CLK_125MHZ_GPIO_INTERRUPT_PRESENT,
		XPAR_CLOCK_COUNTER_CLK_125MHZ_GPIO_IS_DUAL
	},
	{
		XPAR_CLOCK_COUNTER_EMCCLK_GPIO_DEVICE_ID,
		XPAR_CLOCK_COUNTER_EMCCLK_GPIO_BASEADDR,
		XPAR_CLOCK_COUNTER_EMCCLK_GPIO_INTERRUPT_PRESENT,
		XPAR_CLOCK_COUNTER_EMCCLK_GPIO_IS_DUAL
	},
	{
		XPAR_CLOCK_COUNTER_FMC_HPC_CLK0_GPIO_DEVICE_ID,
		XPAR_CLOCK_COUNTER_FMC_HPC_CLK0_GPIO_BASEADDR,
		XPAR_CLOCK_COUNTER_FMC_HPC_CLK0_GPIO_INTERRUPT_PRESENT,
		XPAR_CLOCK_COUNTER_FMC_HPC_CLK0_GPIO_IS_DUAL
	},
	{
		XPAR_CLOCK_COUNTER_FMC_HPC_CLK1_GPIO_DEVICE_ID,
		XPAR_CLOCK_COUNTER_FMC_HPC_CLK1_GPIO_BASEADDR,
		XPAR_CLOCK_COUNTER_FMC_HPC_CLK1_GPIO_INTERRUPT_PRESENT,
		XPAR_CLOCK_COUNTER_FMC_HPC_CLK1_GPIO_IS_DUAL
	},
	{
		XPAR_CLOCK_COUNTER_FMC_HPC_GBTCLK0_GPIO_DEVICE_ID,
		XPAR_CLOCK_COUNTER_FMC_HPC_GBTCLK0_GPIO_BASEADDR,
		XPAR_CLOCK_COUNTER_FMC_HPC_GBTCLK0_GPIO_INTERRUPT_PRESENT,
		XPAR_CLOCK_COUNTER_FMC_HPC_GBTCLK0_GPIO_IS_DUAL
	},
	{
		XPAR_CLOCK_COUNTER_FMC_HPC_GBTCLK1_GPIO_DEVICE_ID,
		XPAR_CLOCK_COUNTER_FMC_HPC_GBTCLK1_GPIO_BASEADDR,
		XPAR_CLOCK_COUNTER_FMC_HPC_GBTCLK1_GPIO_INTERRUPT_PRESENT,
		XPAR_CLOCK_COUNTER_FMC_HPC_GBTCLK1_GPIO_IS_DUAL
	},
	{
		XPAR_CLOCK_COUNTER_FMC_LPC_CLK0_GPIO_DEVICE_ID,
		XPAR_CLOCK_COUNTER_FMC_LPC_CLK0_GPIO_BASEADDR,
		XPAR_CLOCK_COUNTER_FMC_LPC_CLK0_GPIO_INTERRUPT_PRESENT,
		XPAR_CLOCK_COUNTER_FMC_LPC_CLK0_GPIO_IS_DUAL
	},
	{
		XPAR_CLOCK_COUNTER_FMC_LPC_CLK1_GPIO_DEVICE_ID,
		XPAR_CLOCK_COUNTER_FMC_LPC_CLK1_GPIO_BASEADDR,
		XPAR_CLOCK_COUNTER_FMC_LPC_CLK1_GPIO_INTERRUPT_PRESENT,
		XPAR_CLOCK_COUNTER_FMC_LPC_CLK1_GPIO_IS_DUAL
	},
	{
		XPAR_CLOCK_COUNTER_FMC_LPC_GBTCLK0_GPIO_DEVICE_ID,
		XPAR_CLOCK_COUNTER_FMC_LPC_GBTCLK0_GPIO_BASEADDR,
		XPAR_CLOCK_COUNTER_FMC_LPC_GBTCLK0_GPIO_INTERRUPT_PRESENT,
		XPAR_CLOCK_COUNTER_FMC_LPC_GBTCLK0_GPIO_IS_DUAL
	},
	{
		XPAR_CLOCK_COUNTER_MGT_SI570_CLOCK_GPIO_DEVICE_ID,
		XPAR_CLOCK_COUNTER_MGT_SI570_CLOCK_GPIO_BASEADDR,
		XPAR_CLOCK_COUNTER_MGT_SI570_CLOCK_GPIO_INTERRUPT_PRESENT,
		XPAR_CLOCK_COUNTER_MGT_SI570_CLOCK_GPIO_IS_DUAL
	},
	{
		XPAR_CLOCK_COUNTER_SI5328_OUT_GPIO_DEVICE_ID,
		XPAR_CLOCK_COUNTER_SI5328_OUT_GPIO_BASEADDR,
		XPAR_CLOCK_COUNTER_SI5328_OUT_GPIO_INTERRUPT_PRESENT,
		XPAR_CLOCK_COUNTER_SI5328_OUT_GPIO_IS_DUAL
	},
	{
		XPAR_CLOCK_COUNTER_SMA_MGT_REFCLK_GPIO_DEVICE_ID,
		XPAR_CLOCK_COUNTER_SMA_MGT_REFCLK_GPIO_BASEADDR,
		XPAR_CLOCK_COUNTER_SMA_MGT_REFCLK_GPIO_INTERRUPT_PRESENT,
		XPAR_CLOCK_COUNTER_SMA_MGT_REFCLK_GPIO_IS_DUAL
	},
	{
		XPAR_CLOCK_COUNTER_SYSCLK300_GPIO_DEVICE_ID,
		XPAR_CLOCK_COUNTER_SYSCLK300_GPIO_BASEADDR,
		XPAR_CLOCK_COUNTER_SYSCLK300_GPIO_INTERRUPT_PRESENT,
		XPAR_CLOCK_COUNTER_SYSCLK300_GPIO_IS_DUAL
	},
	{
		XPAR_CLOCK_COUNTER_USER_SI570_CLOCK_GPIO_DEVICE_ID,
		XPAR_CLOCK_COUNTER_USER_SI570_CLOCK_GPIO_BASEADDR,
		XPAR_CLOCK_COUNTER_USER_SI570_CLOCK_GPIO_INTERRUPT_PRESENT,
		XPAR_CLOCK_COUNTER_USER_SI570_CLOCK_GPIO_IS_DUAL
	},
	{
		XPAR_GPIO_IN_HPC_LA_BUS_DEVICE_ID,
		XPAR_GPIO_IN_HPC_LA_BUS_BASEADDR,
		XPAR_GPIO_IN_HPC_LA_BUS_INTERRUPT_PRESENT,
		XPAR_GPIO_IN_HPC_LA_BUS_IS_DUAL
	},
	{
		XPAR_GPIO_IN_LPC_LA_BUS_DEVICE_ID,
		XPAR_GPIO_IN_LPC_LA_BUS_BASEADDR,
		XPAR_GPIO_IN_LPC_LA_BUS_INTERRUPT_PRESENT,
		XPAR_GPIO_IN_LPC_LA_BUS_IS_DUAL
	},
	{
		XPAR_GPIO_OUT_HPC_LA_BUS_DEVICE_ID,
		XPAR_GPIO_OUT_HPC_LA_BUS_BASEADDR,
		XPAR_GPIO_OUT_HPC_LA_BUS_INTERRUPT_PRESENT,
		XPAR_GPIO_OUT_HPC_LA_BUS_IS_DUAL
	},
	{
		XPAR_GPIO_OUT_LPC_LA_BUS_DEVICE_ID,
		XPAR_GPIO_OUT_LPC_LA_BUS_BASEADDR,
		XPAR_GPIO_OUT_LPC_LA_BUS_INTERRUPT_PRESENT,
		XPAR_GPIO_OUT_LPC_LA_BUS_IS_DUAL
	},
	{
		XPAR_PMOD_IN_DEVICE_ID,
		XPAR_PMOD_IN_BASEADDR,
		XPAR_PMOD_IN_INTERRUPT_PRESENT,
		XPAR_PMOD_IN_IS_DUAL
	},
	{
		XPAR_PMOD_OUT_DEVICE_ID,
		XPAR_PMOD_OUT_BASEADDR,
		XPAR_PMOD_OUT_INTERRUPT_PRESENT,
		XPAR_PMOD_OUT_IS_DUAL
	},
	{
		XPAR_SI570_CLK_SEL1_DEVICE_ID,
		XPAR_SI570_CLK_SEL1_BASEADDR,
		XPAR_SI570_CLK_SEL1_INTERRUPT_PRESENT,
		XPAR_SI570_CLK_SEL1_IS_DUAL
	},
	{
		XPAR_USER_SMA_GPIO_IN1_DEVICE_ID,
		XPAR_USER_SMA_GPIO_IN1_BASEADDR,
		XPAR_USER_SMA_GPIO_IN1_INTERRUPT_PRESENT,
		XPAR_USER_SMA_GPIO_IN1_IS_DUAL
	},
	{
		XPAR_USER_SMA_GPIO_OUT1_DEVICE_ID,
		XPAR_USER_SMA_GPIO_OUT1_BASEADDR,
		XPAR_USER_SMA_GPIO_OUT1_INTERRUPT_PRESENT,
		XPAR_USER_SMA_GPIO_OUT1_IS_DUAL
	},
	{
		XPAR_DIP_SWITCHES_4BITS_DEVICE_ID,
		XPAR_DIP_SWITCHES_4BITS_BASEADDR,
		XPAR_DIP_SWITCHES_4BITS_INTERRUPT_PRESENT,
		XPAR_DIP_SWITCHES_4BITS_IS_DUAL
	},
	{
		XPAR_LED_8BITS_DEVICE_ID,
		XPAR_LED_8BITS_BASEADDR,
		XPAR_LED_8BITS_INTERRUPT_PRESENT,
		XPAR_LED_8BITS_IS_DUAL
	},
	{
		XPAR_PUSH_BUTTONS_5BITS_DEVICE_ID,
		XPAR_PUSH_BUTTONS_5BITS_BASEADDR,
		XPAR_PUSH_BUTTONS_5BITS_INTERRUPT_PRESENT,
		XPAR_PUSH_BUTTONS_5BITS_IS_DUAL
	}
};


