set_max_delay 4.0 -rise_from clk1 -through ff1 -rise_through and1 -fall_through ff* -to ff* -rise_to port* -ignore_clock_latency -probe
