// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Conv_sysarr_dbbuf_Conv_sysarr_dbbuf,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu200-fsgd2104-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.803000,HLS_SYN_LAT=4358,HLS_SYN_TPT=none,HLS_SYN_MEM=28,HLS_SYN_DSP=0,HLS_SYN_FF=8403,HLS_SYN_LUT=8651,HLS_VERSION=2020_1}" *)

module Conv_sysarr_dbbuf (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bias_in_V_dout,
        bias_in_V_empty_n,
        bias_in_V_read,
        weight_in_V_dout,
        weight_in_V_empty_n,
        weight_in_V_read,
        data_in_V_dout,
        data_in_V_empty_n,
        data_in_V_read,
        conv_out_V_din,
        conv_out_V_full_n,
        conv_out_V_write
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_state2 = 18'd2;
parameter    ap_ST_fsm_state3 = 18'd4;
parameter    ap_ST_fsm_state4 = 18'd8;
parameter    ap_ST_fsm_state5 = 18'd16;
parameter    ap_ST_fsm_pp0_stage0 = 18'd32;
parameter    ap_ST_fsm_state8 = 18'd64;
parameter    ap_ST_fsm_pp1_stage0 = 18'd128;
parameter    ap_ST_fsm_state11 = 18'd256;
parameter    ap_ST_fsm_pp2_stage0 = 18'd512;
parameter    ap_ST_fsm_state16 = 18'd1024;
parameter    ap_ST_fsm_state17 = 18'd2048;
parameter    ap_ST_fsm_state18 = 18'd4096;
parameter    ap_ST_fsm_pp3_stage0 = 18'd8192;
parameter    ap_ST_fsm_state23 = 18'd16384;
parameter    ap_ST_fsm_state24 = 18'd32768;
parameter    ap_ST_fsm_pp4_stage0 = 18'd65536;
parameter    ap_ST_fsm_state30 = 18'd131072;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] bias_in_V_dout;
input   bias_in_V_empty_n;
output   bias_in_V_read;
input  [63:0] weight_in_V_dout;
input   weight_in_V_empty_n;
output   weight_in_V_read;
input  [63:0] data_in_V_dout;
input   data_in_V_empty_n;
output   data_in_V_read;
output  [63:0] conv_out_V_din;
input   conv_out_V_full_n;
output   conv_out_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg bias_in_V_read;
reg weight_in_V_read;
reg data_in_V_read;
reg conv_out_V_write;

(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [8:0] output_l1_0_address0;
reg    output_l1_0_ce0;
reg    output_l1_0_we0;
reg   [31:0] output_l1_0_d0;
wire   [31:0] output_l1_0_q0;
reg    output_l1_0_ce1;
wire   [31:0] output_l1_0_q1;
reg   [8:0] output_l1_1_address0;
reg    output_l1_1_ce0;
reg    output_l1_1_we0;
reg   [31:0] output_l1_1_d0;
wire   [31:0] output_l1_1_q0;
reg    output_l1_1_ce1;
wire   [31:0] output_l1_1_q1;
reg   [8:0] output_l1_2_address0;
reg    output_l1_2_ce0;
reg    output_l1_2_we0;
reg   [31:0] output_l1_2_d0;
wire   [31:0] output_l1_2_q0;
reg    output_l1_2_ce1;
wire   [31:0] output_l1_2_q1;
reg   [8:0] output_l1_3_address0;
reg    output_l1_3_ce0;
reg    output_l1_3_we0;
reg   [31:0] output_l1_3_d0;
wire   [31:0] output_l1_3_q0;
reg    output_l1_3_ce1;
wire   [31:0] output_l1_3_q1;
reg   [8:0] weight_l2_0_address0;
reg    weight_l2_0_ce0;
reg    weight_l2_0_we0;
wire   [7:0] weight_l2_0_q0;
reg   [8:0] weight_l2_1_address0;
reg    weight_l2_1_ce0;
reg    weight_l2_1_we0;
wire   [7:0] weight_l2_1_q0;
reg   [8:0] weight_l2_2_address0;
reg    weight_l2_2_ce0;
reg    weight_l2_2_we0;
wire   [7:0] weight_l2_2_q0;
reg   [8:0] weight_l2_3_address0;
reg    weight_l2_3_ce0;
reg    weight_l2_3_we0;
wire   [7:0] weight_l2_3_q0;
reg   [9:0] data_l2_0_address0;
reg    data_l2_0_ce0;
reg    data_l2_0_we0;
wire   [7:0] data_l2_0_q0;
reg   [9:0] data_l2_1_address0;
reg    data_l2_1_ce0;
reg    data_l2_1_we0;
wire   [7:0] data_l2_1_q0;
reg   [9:0] data_l2_2_address0;
reg    data_l2_2_ce0;
reg    data_l2_2_we0;
wire   [7:0] data_l2_2_q0;
reg   [9:0] data_l2_3_address0;
reg    data_l2_3_ce0;
reg    data_l2_3_we0;
wire   [7:0] data_l2_3_q0;
reg   [8:0] bias_l1_0_address0;
reg    bias_l1_0_ce0;
reg    bias_l1_0_we0;
wire   [7:0] bias_l1_0_q0;
reg   [8:0] bias_l1_1_address0;
reg    bias_l1_1_ce0;
reg    bias_l1_1_we0;
wire   [7:0] bias_l1_1_q0;
reg   [8:0] bias_l1_2_address0;
reg    bias_l1_2_ce0;
reg    bias_l1_2_we0;
wire   [7:0] bias_l1_2_q0;
reg   [8:0] bias_l1_3_address0;
reg    bias_l1_3_ce0;
reg    bias_l1_3_we0;
wire   [7:0] bias_l1_3_q0;
reg    bias_in_V_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln240_reg_1517;
reg    weight_in_V_blk_n;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg    data_in_V_blk_n;
reg    ap_enable_reg_pp2_iter3;
wire    ap_block_pp2_stage0;
reg   [0:0] icmp_ln253_reg_1595;
reg   [0:0] icmp_ln253_reg_1595_pp2_iter2_reg;
reg    conv_out_V_blk_n;
reg    ap_enable_reg_pp4_iter4;
wire    ap_block_pp4_stage0;
reg   [0:0] icmp_ln332_reg_1802;
reg   [0:0] icmp_ln332_reg_1802_pp4_iter3_reg;
reg   [31:0] indvar_flatten_reg_451;
reg   [29:0] ko_reg_462;
reg   [2:0] ki_reg_473;
reg   [31:0] k_reg_484;
reg   [63:0] indvar_flatten24_reg_495;
reg   [29:0] co_reg_506;
reg   [34:0] indvar_flatten10_reg_517;
reg   [2:0] ci_reg_528;
reg   [31:0] wh_reg_539;
reg   [63:0] indvar_flatten31_reg_584;
reg   [31:0] hi_reg_595;
reg   [31:0] wi_reg_606;
reg   [63:0] indvar_flatten63_reg_617;
reg   [29:0] k_1_reg_628;
reg   [34:0] indvar_flatten49_reg_639;
reg   [2:0] ki_1_reg_650;
reg   [31:0] wh_1_reg_661;
wire  signed [31:0] tmp_data_V_1_fu_707_p1;
reg  signed [31:0] tmp_data_V_1_reg_1447;
reg    ap_block_state1;
reg   [29:0] div29_cast_reg_1452;
reg   [63:0] bias_in_V_read_1_reg_1459;
wire  signed [31:0] tmp_data_V_2_fu_721_p1;
reg  signed [31:0] tmp_data_V_2_reg_1465;
reg   [63:0] bias_in_V_read_2_reg_1470;
wire  signed [8:0] trunc_ln521_fu_725_p1;
reg  signed [8:0] trunc_ln521_reg_1475;
wire  signed [31:0] tmp_data_V_3_fu_729_p1;
reg  signed [31:0] tmp_data_V_3_reg_1481;
reg   [63:0] bias_in_V_read_3_reg_1489;
wire  signed [31:0] tmp_data_V_4_fu_733_p1;
reg  signed [31:0] tmp_data_V_4_reg_1494;
reg   [63:0] bias_in_V_read_4_reg_1500;
wire  signed [31:0] tmp_data_V_5_fu_737_p1;
reg   [31:0] tmp_data_V_5_reg_1505;
wire   [31:0] tmp_2_fu_741_p3;
reg   [31:0] tmp_2_reg_1512;
wire   [0:0] icmp_ln240_fu_748_p2;
wire    ap_block_state6_pp0_stage0_iter0;
reg    ap_block_state7_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] add_ln240_fu_753_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [29:0] select_ln240_1_fu_779_p3;
reg   [29:0] select_ln240_1_reg_1526;
wire   [1:0] trunc_ln244_fu_787_p1;
reg   [1:0] trunc_ln244_reg_1532;
wire   [2:0] add_ln242_fu_791_p2;
wire   [31:0] mul41_fu_820_p2;
reg   [31:0] mul41_reg_1541;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln247_fu_826_p2;
wire    ap_block_state9_pp1_stage0_iter0;
reg    ap_block_state10_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [31:0] add_ln247_fu_831_p2;
reg    ap_enable_reg_pp1_iter0;
reg   [8:0] lshr_ln_reg_1555;
wire   [1:0] trunc_ln250_fu_847_p1;
reg   [1:0] trunc_ln250_reg_1560;
wire   [29:0] div52_cast_fu_866_p4;
reg   [29:0] div52_cast_reg_1564;
wire    ap_CS_fsm_state11;
wire   [31:0] mul55_fu_875_p2;
reg   [31:0] mul55_reg_1570;
wire  signed [9:0] empty_fu_879_p1;
reg  signed [9:0] empty_reg_1575;
wire   [34:0] bound8_fu_891_p1;
reg   [34:0] bound8_reg_1580;
wire   [63:0] bound15_fu_903_p2;
reg   [63:0] bound15_reg_1585;
wire   [0:0] icmp_ln257_fu_909_p2;
reg   [0:0] icmp_ln257_reg_1590;
wire   [0:0] icmp_ln253_fu_915_p2;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state12_pp2_stage0_iter0;
wire    ap_block_state13_pp2_stage0_iter1;
wire    ap_block_state14_pp2_stage0_iter2;
reg    ap_block_state15_pp2_stage0_iter3;
reg    ap_block_pp2_stage0_11001;
reg   [0:0] icmp_ln253_reg_1595_pp2_iter1_reg;
wire   [63:0] add_ln253_fu_920_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [29:0] select_ln253_1_fu_945_p3;
reg   [29:0] select_ln253_1_reg_1604;
wire   [1:0] select_ln255_1_fu_1005_p3;
reg   [1:0] select_ln255_1_reg_1614;
reg   [1:0] select_ln255_1_reg_1614_pp2_iter1_reg;
reg   [1:0] select_ln255_1_reg_1614_pp2_iter2_reg;
wire   [2:0] select_ln255_2_fu_1013_p3;
wire   [9:0] trunc_ln261_2_fu_1021_p1;
reg   [9:0] trunc_ln261_2_reg_1623;
reg   [9:0] trunc_ln261_2_reg_1623_pp2_iter1_reg;
wire   [31:0] add_ln257_fu_1025_p2;
wire   [34:0] select_ln255_3_fu_1037_p3;
wire   [63:0] mul_ln266_fu_1063_p2;
reg   [63:0] mul_ln266_reg_1638;
wire    ap_CS_fsm_state16;
wire   [59:0] mul_ln266_1_fu_1075_p2;
reg   [59:0] mul_ln266_1_reg_1643;
wire   [0:0] icmp_ln266_fu_1081_p2;
wire    ap_CS_fsm_state17;
wire   [59:0] add_ln266_fu_1086_p2;
reg   [59:0] add_ln266_reg_1652;
wire   [0:0] icmp_ln269_fu_1092_p2;
reg   [0:0] icmp_ln269_reg_1657;
wire   [29:0] select_ln266_1_fu_1103_p3;
reg   [29:0] select_ln266_1_reg_1662;
wire  signed [8:0] trunc_ln266_fu_1111_p1;
reg   [8:0] trunc_ln266_reg_1667;
wire   [31:0] mul118_fu_1123_p2;
reg   [31:0] mul118_reg_1693;
wire  signed [8:0] trunc_ln332_fu_1127_p1;
reg  signed [8:0] trunc_ln332_reg_1698;
wire   [34:0] bound47_fu_1139_p1;
reg   [34:0] bound47_reg_1703;
wire   [63:0] bound54_fu_1150_p2;
reg   [63:0] bound54_reg_1708;
wire   [0:0] icmp_ln336_fu_1156_p2;
reg   [0:0] icmp_ln336_reg_1713;
wire   [29:0] select_ln266_fu_1162_p3;
reg   [29:0] select_ln266_reg_1718;
wire    ap_CS_fsm_state18;
wire   [8:0] mul_ln266_2_fu_1169_p2;
reg   [8:0] mul_ln266_2_reg_1723;
wire   [9:0] trunc_ln269_fu_1173_p1;
reg   [9:0] trunc_ln269_reg_1728;
wire  signed [31:0] conv88_fu_1177_p1;
reg  signed [31:0] conv88_reg_1733;
wire  signed [31:0] conv88_1_fu_1181_p1;
reg  signed [31:0] conv88_1_reg_1738;
wire  signed [31:0] conv88_2_fu_1185_p1;
reg  signed [31:0] conv88_2_reg_1743;
wire  signed [31:0] conv88_3_fu_1189_p1;
reg  signed [31:0] conv88_3_reg_1748;
wire   [0:0] icmp_ln277_fu_1193_p2;
reg   [0:0] icmp_ln277_reg_1753;
wire    ap_CS_fsm_pp3_stage0;
wire    ap_block_state19_pp3_stage0_iter0;
wire    ap_block_state20_pp3_stage0_iter1;
wire    ap_block_state21_pp3_stage0_iter2;
wire    ap_block_state22_pp3_stage0_iter3;
wire    ap_block_pp3_stage0_11001;
reg   [0:0] icmp_ln277_reg_1753_pp3_iter1_reg;
reg   [0:0] icmp_ln277_reg_1753_pp3_iter2_reg;
wire   [63:0] add_ln277_1_fu_1198_p2;
reg    ap_enable_reg_pp3_iter0;
wire   [31:0] select_ln277_1_fu_1223_p3;
reg   [31:0] select_ln277_1_reg_1762;
wire   [8:0] empty_74_fu_1235_p1;
reg   [8:0] empty_74_reg_1767;
reg   [8:0] empty_74_reg_1767_pp3_iter1_reg;
wire   [31:0] add_ln280_fu_1239_p2;
wire   [10:0] empty_75_fu_1252_p1;
reg   [10:0] empty_75_reg_1777;
wire    ap_CS_fsm_state23;
wire   [10:0] empty_76_fu_1256_p1;
reg   [10:0] empty_76_reg_1782;
wire   [31:0] empty_77_fu_1260_p1;
reg   [31:0] empty_77_reg_1787;
wire   [9:0] empty_78_fu_1264_p1;
reg   [9:0] empty_78_reg_1792;
wire   [29:0] co_2_fu_1268_p2;
reg   [29:0] co_2_reg_1797;
wire   [0:0] icmp_ln332_fu_1273_p2;
wire    ap_CS_fsm_pp4_stage0;
wire    ap_block_state25_pp4_stage0_iter0;
wire    ap_block_state26_pp4_stage0_iter1;
wire    ap_block_state27_pp4_stage0_iter2;
wire    ap_block_state28_pp4_stage0_iter3;
reg    ap_block_state29_pp4_stage0_iter4;
reg    ap_block_pp4_stage0_11001;
reg   [0:0] icmp_ln332_reg_1802_pp4_iter1_reg;
reg   [0:0] icmp_ln332_reg_1802_pp4_iter2_reg;
wire   [63:0] add_ln332_fu_1278_p2;
reg    ap_enable_reg_pp4_iter0;
wire   [0:0] icmp_ln334_fu_1284_p2;
reg   [0:0] icmp_ln334_reg_1811;
reg   [0:0] icmp_ln334_reg_1811_pp4_iter1_reg;
wire   [29:0] select_ln332_1_fu_1295_p3;
reg   [29:0] select_ln332_1_reg_1819;
wire   [34:0] select_ln334_3_fu_1313_p3;
wire   [1:0] select_ln334_1_fu_1373_p3;
reg   [1:0] select_ln334_1_reg_1834;
reg   [1:0] select_ln334_1_reg_1834_pp4_iter3_reg;
wire   [2:0] select_ln334_2_fu_1381_p3;
reg    ap_enable_reg_pp4_iter2;
wire   [31:0] add_ln336_fu_1393_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state6;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state9;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state12;
reg    ap_enable_reg_pp2_iter1;
reg    ap_enable_reg_pp2_iter2;
wire    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state19;
reg    ap_enable_reg_pp3_iter1;
reg    ap_enable_reg_pp3_iter2;
reg    ap_enable_reg_pp3_iter3;
reg    ap_block_pp4_stage0_subdone;
reg    ap_condition_pp4_flush_enable;
reg    ap_enable_reg_pp4_iter1;
reg    ap_enable_reg_pp4_iter3;
reg    ap_condition_pp4_exit_iter2_state27;
wire   [8:0] grp_dataflow_parent_loop_proc13_fu_672_weight_l2_0_address0;
wire    grp_dataflow_parent_loop_proc13_fu_672_weight_l2_0_ce0;
wire   [7:0] grp_dataflow_parent_loop_proc13_fu_672_weight_l2_0_d0;
wire    grp_dataflow_parent_loop_proc13_fu_672_weight_l2_0_we0;
wire   [8:0] grp_dataflow_parent_loop_proc13_fu_672_weight_l2_0_address1;
wire    grp_dataflow_parent_loop_proc13_fu_672_weight_l2_0_ce1;
wire   [7:0] grp_dataflow_parent_loop_proc13_fu_672_weight_l2_0_d1;
wire    grp_dataflow_parent_loop_proc13_fu_672_weight_l2_0_we1;
wire   [8:0] grp_dataflow_parent_loop_proc13_fu_672_weight_l2_1_address0;
wire    grp_dataflow_parent_loop_proc13_fu_672_weight_l2_1_ce0;
wire   [7:0] grp_dataflow_parent_loop_proc13_fu_672_weight_l2_1_d0;
wire    grp_dataflow_parent_loop_proc13_fu_672_weight_l2_1_we0;
wire   [8:0] grp_dataflow_parent_loop_proc13_fu_672_weight_l2_1_address1;
wire    grp_dataflow_parent_loop_proc13_fu_672_weight_l2_1_ce1;
wire   [7:0] grp_dataflow_parent_loop_proc13_fu_672_weight_l2_1_d1;
wire    grp_dataflow_parent_loop_proc13_fu_672_weight_l2_1_we1;
wire   [8:0] grp_dataflow_parent_loop_proc13_fu_672_weight_l2_2_address0;
wire    grp_dataflow_parent_loop_proc13_fu_672_weight_l2_2_ce0;
wire   [7:0] grp_dataflow_parent_loop_proc13_fu_672_weight_l2_2_d0;
wire    grp_dataflow_parent_loop_proc13_fu_672_weight_l2_2_we0;
wire   [8:0] grp_dataflow_parent_loop_proc13_fu_672_weight_l2_2_address1;
wire    grp_dataflow_parent_loop_proc13_fu_672_weight_l2_2_ce1;
wire   [7:0] grp_dataflow_parent_loop_proc13_fu_672_weight_l2_2_d1;
wire    grp_dataflow_parent_loop_proc13_fu_672_weight_l2_2_we1;
wire   [8:0] grp_dataflow_parent_loop_proc13_fu_672_weight_l2_3_address0;
wire    grp_dataflow_parent_loop_proc13_fu_672_weight_l2_3_ce0;
wire   [7:0] grp_dataflow_parent_loop_proc13_fu_672_weight_l2_3_d0;
wire    grp_dataflow_parent_loop_proc13_fu_672_weight_l2_3_we0;
wire   [8:0] grp_dataflow_parent_loop_proc13_fu_672_weight_l2_3_address1;
wire    grp_dataflow_parent_loop_proc13_fu_672_weight_l2_3_ce1;
wire   [7:0] grp_dataflow_parent_loop_proc13_fu_672_weight_l2_3_d1;
wire    grp_dataflow_parent_loop_proc13_fu_672_weight_l2_3_we1;
wire   [9:0] grp_dataflow_parent_loop_proc13_fu_672_data_l2_0_address0;
wire    grp_dataflow_parent_loop_proc13_fu_672_data_l2_0_ce0;
wire   [7:0] grp_dataflow_parent_loop_proc13_fu_672_data_l2_0_d0;
wire    grp_dataflow_parent_loop_proc13_fu_672_data_l2_0_we0;
wire   [9:0] grp_dataflow_parent_loop_proc13_fu_672_data_l2_0_address1;
wire    grp_dataflow_parent_loop_proc13_fu_672_data_l2_0_ce1;
wire   [7:0] grp_dataflow_parent_loop_proc13_fu_672_data_l2_0_d1;
wire    grp_dataflow_parent_loop_proc13_fu_672_data_l2_0_we1;
wire   [9:0] grp_dataflow_parent_loop_proc13_fu_672_data_l2_1_address0;
wire    grp_dataflow_parent_loop_proc13_fu_672_data_l2_1_ce0;
wire   [7:0] grp_dataflow_parent_loop_proc13_fu_672_data_l2_1_d0;
wire    grp_dataflow_parent_loop_proc13_fu_672_data_l2_1_we0;
wire   [9:0] grp_dataflow_parent_loop_proc13_fu_672_data_l2_1_address1;
wire    grp_dataflow_parent_loop_proc13_fu_672_data_l2_1_ce1;
wire   [7:0] grp_dataflow_parent_loop_proc13_fu_672_data_l2_1_d1;
wire    grp_dataflow_parent_loop_proc13_fu_672_data_l2_1_we1;
wire   [9:0] grp_dataflow_parent_loop_proc13_fu_672_data_l2_2_address0;
wire    grp_dataflow_parent_loop_proc13_fu_672_data_l2_2_ce0;
wire   [7:0] grp_dataflow_parent_loop_proc13_fu_672_data_l2_2_d0;
wire    grp_dataflow_parent_loop_proc13_fu_672_data_l2_2_we0;
wire   [9:0] grp_dataflow_parent_loop_proc13_fu_672_data_l2_2_address1;
wire    grp_dataflow_parent_loop_proc13_fu_672_data_l2_2_ce1;
wire   [7:0] grp_dataflow_parent_loop_proc13_fu_672_data_l2_2_d1;
wire    grp_dataflow_parent_loop_proc13_fu_672_data_l2_2_we1;
wire   [9:0] grp_dataflow_parent_loop_proc13_fu_672_data_l2_3_address0;
wire    grp_dataflow_parent_loop_proc13_fu_672_data_l2_3_ce0;
wire   [7:0] grp_dataflow_parent_loop_proc13_fu_672_data_l2_3_d0;
wire    grp_dataflow_parent_loop_proc13_fu_672_data_l2_3_we0;
wire   [9:0] grp_dataflow_parent_loop_proc13_fu_672_data_l2_3_address1;
wire    grp_dataflow_parent_loop_proc13_fu_672_data_l2_3_ce1;
wire   [7:0] grp_dataflow_parent_loop_proc13_fu_672_data_l2_3_d1;
wire    grp_dataflow_parent_loop_proc13_fu_672_data_l2_3_we1;
wire   [8:0] grp_dataflow_parent_loop_proc13_fu_672_output_l1_3_address0;
wire    grp_dataflow_parent_loop_proc13_fu_672_output_l1_3_ce0;
wire   [31:0] grp_dataflow_parent_loop_proc13_fu_672_output_l1_3_d0;
wire    grp_dataflow_parent_loop_proc13_fu_672_output_l1_3_we0;
wire   [8:0] grp_dataflow_parent_loop_proc13_fu_672_output_l1_3_address1;
wire    grp_dataflow_parent_loop_proc13_fu_672_output_l1_3_ce1;
wire   [31:0] grp_dataflow_parent_loop_proc13_fu_672_output_l1_3_d1;
wire    grp_dataflow_parent_loop_proc13_fu_672_output_l1_3_we1;
wire   [8:0] grp_dataflow_parent_loop_proc13_fu_672_output_l1_2_address0;
wire    grp_dataflow_parent_loop_proc13_fu_672_output_l1_2_ce0;
wire   [31:0] grp_dataflow_parent_loop_proc13_fu_672_output_l1_2_d0;
wire    grp_dataflow_parent_loop_proc13_fu_672_output_l1_2_we0;
wire   [8:0] grp_dataflow_parent_loop_proc13_fu_672_output_l1_2_address1;
wire    grp_dataflow_parent_loop_proc13_fu_672_output_l1_2_ce1;
wire   [31:0] grp_dataflow_parent_loop_proc13_fu_672_output_l1_2_d1;
wire    grp_dataflow_parent_loop_proc13_fu_672_output_l1_2_we1;
wire   [8:0] grp_dataflow_parent_loop_proc13_fu_672_output_l1_1_address0;
wire    grp_dataflow_parent_loop_proc13_fu_672_output_l1_1_ce0;
wire   [31:0] grp_dataflow_parent_loop_proc13_fu_672_output_l1_1_d0;
wire    grp_dataflow_parent_loop_proc13_fu_672_output_l1_1_we0;
wire   [8:0] grp_dataflow_parent_loop_proc13_fu_672_output_l1_1_address1;
wire    grp_dataflow_parent_loop_proc13_fu_672_output_l1_1_ce1;
wire   [31:0] grp_dataflow_parent_loop_proc13_fu_672_output_l1_1_d1;
wire    grp_dataflow_parent_loop_proc13_fu_672_output_l1_1_we1;
wire   [8:0] grp_dataflow_parent_loop_proc13_fu_672_output_l1_0_address0;
wire    grp_dataflow_parent_loop_proc13_fu_672_output_l1_0_ce0;
wire   [31:0] grp_dataflow_parent_loop_proc13_fu_672_output_l1_0_d0;
wire    grp_dataflow_parent_loop_proc13_fu_672_output_l1_0_we0;
wire   [8:0] grp_dataflow_parent_loop_proc13_fu_672_output_l1_0_address1;
wire    grp_dataflow_parent_loop_proc13_fu_672_output_l1_0_ce1;
wire   [31:0] grp_dataflow_parent_loop_proc13_fu_672_output_l1_0_d1;
wire    grp_dataflow_parent_loop_proc13_fu_672_output_l1_0_we1;
wire    grp_dataflow_parent_loop_proc13_fu_672_ap_start;
wire    grp_dataflow_parent_loop_proc13_fu_672_ap_done;
wire    grp_dataflow_parent_loop_proc13_fu_672_ap_ready;
wire    grp_dataflow_parent_loop_proc13_fu_672_ap_idle;
reg    grp_dataflow_parent_loop_proc13_fu_672_ap_continue;
reg   [29:0] ap_phi_mux_ko_phi_fu_466_p4;
reg   [29:0] ap_phi_mux_co_phi_fu_510_p4;
reg   [59:0] indvar_flatten42_reg_550;
wire    ap_CS_fsm_state24;
wire    ap_sync_grp_dataflow_parent_loop_proc13_fu_672_ap_ready;
wire    ap_sync_grp_dataflow_parent_loop_proc13_fu_672_ap_done;
reg    ap_block_state24_on_subcall_done;
reg   [29:0] ko_1_reg_561;
reg   [29:0] co_1_reg_572;
reg   [31:0] ap_phi_mux_hi_phi_fu_599_p4;
wire    ap_block_pp3_stage0;
reg   [29:0] ap_phi_mux_k_1_phi_fu_632_p4;
reg    grp_dataflow_parent_loop_proc13_fu_672_ap_start_reg;
reg    ap_sync_reg_grp_dataflow_parent_loop_proc13_fu_672_ap_ready;
reg    ap_sync_reg_grp_dataflow_parent_loop_proc13_fu_672_ap_done;
wire   [63:0] zext_ln240_fu_797_p1;
wire   [63:0] zext_ln250_fu_859_p1;
wire   [63:0] zext_ln261_fu_1053_p1;
wire   [63:0] zext_ln266_3_fu_1115_p1;
wire   [63:0] idxprom94_fu_1245_p1;
wire   [63:0] zext_ln338_fu_1399_p1;
reg    ap_block_pp4_stage0_01001;
wire   [7:0] trunc_ln708_fu_804_p1;
wire   [7:0] trunc_ln708_1_fu_851_p1;
wire   [7:0] trunc_ln708_2_fu_1045_p1;
wire   [0:0] icmp_ln242_fu_759_p2;
wire   [29:0] add_ln240_1_fu_773_p2;
wire   [2:0] select_ln240_fu_765_p3;
wire  signed [31:0] tmp1_fu_816_p2;
wire  signed [31:0] tmp_fu_812_p2;
wire   [33:0] tmp_3_fu_883_p3;
wire   [29:0] bound15_fu_903_p0;
wire   [33:0] bound15_fu_903_p1;
wire   [0:0] icmp_ln255_fu_926_p2;
wire   [29:0] add_ln253_1_fu_939_p2;
wire   [1:0] trunc_ln261_fu_957_p1;
wire   [0:0] icmp_ln257_1_fu_969_p2;
wire   [2:0] select_ln253_fu_931_p3;
wire   [0:0] select_ln253_3_fu_974_p3;
wire   [0:0] or_ln255_fu_987_p2;
wire   [2:0] add_ln255_fu_981_p2;
wire   [1:0] trunc_ln261_1_fu_1001_p1;
wire   [1:0] select_ln253_2_fu_961_p3;
wire   [31:0] select_ln255_fu_993_p3;
wire   [34:0] add_ln255_1_fu_1031_p2;
wire  signed [9:0] grp_fu_1424_p3;
wire   [31:0] mul_ln266_fu_1063_p0;
wire   [63:0] zext_ln266_fu_1060_p1;
wire   [31:0] mul_ln266_fu_1063_p1;
wire   [29:0] mul_ln266_1_fu_1075_p0;
wire   [29:0] mul_ln266_1_fu_1075_p1;
wire   [29:0] add_ln266_1_fu_1097_p2;
wire   [33:0] tmp_4_fu_1131_p3;
wire   [29:0] bound54_fu_1150_p0;
wire   [33:0] bound54_fu_1150_p1;
wire   [0:0] icmp_ln280_fu_1204_p2;
wire   [31:0] add_ln277_2_fu_1217_p2;
wire   [31:0] select_ln277_fu_1209_p3;
wire  signed [8:0] grp_fu_1431_p4;
wire   [29:0] add_ln332_1_fu_1289_p2;
wire   [34:0] add_ln334_1_fu_1307_p2;
wire   [1:0] trunc_ln338_fu_1328_p1;
wire   [0:0] icmp_ln336_1_fu_1339_p2;
wire   [2:0] select_ln332_fu_1321_p3;
wire   [0:0] select_ln332_3_fu_1344_p3;
wire   [0:0] or_ln334_fu_1356_p2;
wire   [2:0] add_ln334_fu_1350_p2;
wire   [1:0] trunc_ln338_1_fu_1369_p1;
wire   [1:0] select_ln332_2_fu_1332_p3;
wire   [31:0] select_ln334_fu_1361_p3;
wire  signed [8:0] grp_fu_1439_p3;
wire   [31:0] p_Repl2_s_fu_1406_p6;
wire  signed [9:0] grp_fu_1424_p0;
wire   [8:0] grp_fu_1431_p0;
wire  signed [8:0] grp_fu_1439_p1;
wire   [8:0] grp_fu_1439_p2;
reg    grp_fu_1424_ce;
reg    grp_fu_1439_ce;
wire    ap_CS_fsm_state30;
reg   [17:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_idle_pp4;
wire    ap_enable_pp4;
wire   [63:0] bound15_fu_903_p00;
wire   [63:0] bound15_fu_903_p10;
wire   [63:0] bound54_fu_1150_p00;
wire   [63:0] bound54_fu_1150_p10;
wire   [59:0] mul_ln266_1_fu_1075_p00;
wire   [59:0] mul_ln266_1_fu_1075_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp4_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter3 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter3 = 1'b0;
#0 grp_dataflow_parent_loop_proc13_fu_672_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_dataflow_parent_loop_proc13_fu_672_ap_ready = 1'b0;
#0 ap_sync_reg_grp_dataflow_parent_loop_proc13_fu_672_ap_done = 1'b0;
end

Conv_sysarr_dbbuf_output_l1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
output_l1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_l1_0_address0),
    .ce0(output_l1_0_ce0),
    .we0(output_l1_0_we0),
    .d0(output_l1_0_d0),
    .q0(output_l1_0_q0),
    .address1(grp_dataflow_parent_loop_proc13_fu_672_output_l1_0_address1),
    .ce1(output_l1_0_ce1),
    .q1(output_l1_0_q1)
);

Conv_sysarr_dbbuf_output_l1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
output_l1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_l1_1_address0),
    .ce0(output_l1_1_ce0),
    .we0(output_l1_1_we0),
    .d0(output_l1_1_d0),
    .q0(output_l1_1_q0),
    .address1(grp_dataflow_parent_loop_proc13_fu_672_output_l1_1_address1),
    .ce1(output_l1_1_ce1),
    .q1(output_l1_1_q1)
);

Conv_sysarr_dbbuf_output_l1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
output_l1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_l1_2_address0),
    .ce0(output_l1_2_ce0),
    .we0(output_l1_2_we0),
    .d0(output_l1_2_d0),
    .q0(output_l1_2_q0),
    .address1(grp_dataflow_parent_loop_proc13_fu_672_output_l1_2_address1),
    .ce1(output_l1_2_ce1),
    .q1(output_l1_2_q1)
);

Conv_sysarr_dbbuf_output_l1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
output_l1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_l1_3_address0),
    .ce0(output_l1_3_ce0),
    .we0(output_l1_3_we0),
    .d0(output_l1_3_d0),
    .q0(output_l1_3_q0),
    .address1(grp_dataflow_parent_loop_proc13_fu_672_output_l1_3_address1),
    .ce1(output_l1_3_ce1),
    .q1(output_l1_3_q1)
);

Conv_sysarr_dbbuf_weight_l2_0 #(
    .DataWidth( 8 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
weight_l2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_l2_0_address0),
    .ce0(weight_l2_0_ce0),
    .we0(weight_l2_0_we0),
    .d0(trunc_ln708_1_fu_851_p1),
    .q0(weight_l2_0_q0)
);

Conv_sysarr_dbbuf_weight_l2_0 #(
    .DataWidth( 8 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
weight_l2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_l2_1_address0),
    .ce0(weight_l2_1_ce0),
    .we0(weight_l2_1_we0),
    .d0(trunc_ln708_1_fu_851_p1),
    .q0(weight_l2_1_q0)
);

Conv_sysarr_dbbuf_weight_l2_0 #(
    .DataWidth( 8 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
weight_l2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_l2_2_address0),
    .ce0(weight_l2_2_ce0),
    .we0(weight_l2_2_we0),
    .d0(trunc_ln708_1_fu_851_p1),
    .q0(weight_l2_2_q0)
);

Conv_sysarr_dbbuf_weight_l2_0 #(
    .DataWidth( 8 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
weight_l2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_l2_3_address0),
    .ce0(weight_l2_3_ce0),
    .we0(weight_l2_3_we0),
    .d0(trunc_ln708_1_fu_851_p1),
    .q0(weight_l2_3_q0)
);

Conv_sysarr_dbbuf_data_l2_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
data_l2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_l2_0_address0),
    .ce0(data_l2_0_ce0),
    .we0(data_l2_0_we0),
    .d0(trunc_ln708_2_fu_1045_p1),
    .q0(data_l2_0_q0)
);

Conv_sysarr_dbbuf_data_l2_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
data_l2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_l2_1_address0),
    .ce0(data_l2_1_ce0),
    .we0(data_l2_1_we0),
    .d0(trunc_ln708_2_fu_1045_p1),
    .q0(data_l2_1_q0)
);

Conv_sysarr_dbbuf_data_l2_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
data_l2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_l2_2_address0),
    .ce0(data_l2_2_ce0),
    .we0(data_l2_2_we0),
    .d0(trunc_ln708_2_fu_1045_p1),
    .q0(data_l2_2_q0)
);

Conv_sysarr_dbbuf_data_l2_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
data_l2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_l2_3_address0),
    .ce0(data_l2_3_ce0),
    .we0(data_l2_3_we0),
    .d0(trunc_ln708_2_fu_1045_p1),
    .q0(data_l2_3_q0)
);

Conv_sysarr_dbbuf_weight_l2_0 #(
    .DataWidth( 8 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
bias_l1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bias_l1_0_address0),
    .ce0(bias_l1_0_ce0),
    .we0(bias_l1_0_we0),
    .d0(trunc_ln708_fu_804_p1),
    .q0(bias_l1_0_q0)
);

Conv_sysarr_dbbuf_weight_l2_0 #(
    .DataWidth( 8 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
bias_l1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bias_l1_1_address0),
    .ce0(bias_l1_1_ce0),
    .we0(bias_l1_1_we0),
    .d0(trunc_ln708_fu_804_p1),
    .q0(bias_l1_1_q0)
);

Conv_sysarr_dbbuf_weight_l2_0 #(
    .DataWidth( 8 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
bias_l1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bias_l1_2_address0),
    .ce0(bias_l1_2_ce0),
    .we0(bias_l1_2_we0),
    .d0(trunc_ln708_fu_804_p1),
    .q0(bias_l1_2_q0)
);

Conv_sysarr_dbbuf_weight_l2_0 #(
    .DataWidth( 8 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
bias_l1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bias_l1_3_address0),
    .ce0(bias_l1_3_ce0),
    .we0(bias_l1_3_we0),
    .d0(trunc_ln708_fu_804_p1),
    .q0(bias_l1_3_q0)
);

Conv_sysarr_dbbuf_dataflow_parent_loop_proc13 grp_dataflow_parent_loop_proc13_fu_672(
    .tmp_data_V_5(tmp_data_V_5_reg_1505),
    .p_read(empty_75_reg_1777),
    .p_read1(empty_76_reg_1782),
    .ko_1(trunc_ln266_reg_1667),
    .co_2(trunc_ln269_reg_1728),
    .p_read2(empty_77_reg_1787),
    .p_read3(empty_78_reg_1792),
    .weight_l2_0_address0(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_0_address0),
    .weight_l2_0_ce0(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_0_ce0),
    .weight_l2_0_d0(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_0_d0),
    .weight_l2_0_q0(weight_l2_0_q0),
    .weight_l2_0_we0(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_0_we0),
    .weight_l2_0_address1(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_0_address1),
    .weight_l2_0_ce1(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_0_ce1),
    .weight_l2_0_d1(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_0_d1),
    .weight_l2_0_q1(8'd0),
    .weight_l2_0_we1(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_0_we1),
    .weight_l2_1_address0(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_1_address0),
    .weight_l2_1_ce0(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_1_ce0),
    .weight_l2_1_d0(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_1_d0),
    .weight_l2_1_q0(weight_l2_1_q0),
    .weight_l2_1_we0(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_1_we0),
    .weight_l2_1_address1(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_1_address1),
    .weight_l2_1_ce1(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_1_ce1),
    .weight_l2_1_d1(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_1_d1),
    .weight_l2_1_q1(8'd0),
    .weight_l2_1_we1(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_1_we1),
    .weight_l2_2_address0(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_2_address0),
    .weight_l2_2_ce0(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_2_ce0),
    .weight_l2_2_d0(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_2_d0),
    .weight_l2_2_q0(weight_l2_2_q0),
    .weight_l2_2_we0(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_2_we0),
    .weight_l2_2_address1(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_2_address1),
    .weight_l2_2_ce1(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_2_ce1),
    .weight_l2_2_d1(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_2_d1),
    .weight_l2_2_q1(8'd0),
    .weight_l2_2_we1(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_2_we1),
    .weight_l2_3_address0(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_3_address0),
    .weight_l2_3_ce0(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_3_ce0),
    .weight_l2_3_d0(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_3_d0),
    .weight_l2_3_q0(weight_l2_3_q0),
    .weight_l2_3_we0(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_3_we0),
    .weight_l2_3_address1(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_3_address1),
    .weight_l2_3_ce1(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_3_ce1),
    .weight_l2_3_d1(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_3_d1),
    .weight_l2_3_q1(8'd0),
    .weight_l2_3_we1(grp_dataflow_parent_loop_proc13_fu_672_weight_l2_3_we1),
    .data_l2_0_address0(grp_dataflow_parent_loop_proc13_fu_672_data_l2_0_address0),
    .data_l2_0_ce0(grp_dataflow_parent_loop_proc13_fu_672_data_l2_0_ce0),
    .data_l2_0_d0(grp_dataflow_parent_loop_proc13_fu_672_data_l2_0_d0),
    .data_l2_0_q0(data_l2_0_q0),
    .data_l2_0_we0(grp_dataflow_parent_loop_proc13_fu_672_data_l2_0_we0),
    .data_l2_0_address1(grp_dataflow_parent_loop_proc13_fu_672_data_l2_0_address1),
    .data_l2_0_ce1(grp_dataflow_parent_loop_proc13_fu_672_data_l2_0_ce1),
    .data_l2_0_d1(grp_dataflow_parent_loop_proc13_fu_672_data_l2_0_d1),
    .data_l2_0_q1(8'd0),
    .data_l2_0_we1(grp_dataflow_parent_loop_proc13_fu_672_data_l2_0_we1),
    .data_l2_1_address0(grp_dataflow_parent_loop_proc13_fu_672_data_l2_1_address0),
    .data_l2_1_ce0(grp_dataflow_parent_loop_proc13_fu_672_data_l2_1_ce0),
    .data_l2_1_d0(grp_dataflow_parent_loop_proc13_fu_672_data_l2_1_d0),
    .data_l2_1_q0(data_l2_1_q0),
    .data_l2_1_we0(grp_dataflow_parent_loop_proc13_fu_672_data_l2_1_we0),
    .data_l2_1_address1(grp_dataflow_parent_loop_proc13_fu_672_data_l2_1_address1),
    .data_l2_1_ce1(grp_dataflow_parent_loop_proc13_fu_672_data_l2_1_ce1),
    .data_l2_1_d1(grp_dataflow_parent_loop_proc13_fu_672_data_l2_1_d1),
    .data_l2_1_q1(8'd0),
    .data_l2_1_we1(grp_dataflow_parent_loop_proc13_fu_672_data_l2_1_we1),
    .data_l2_2_address0(grp_dataflow_parent_loop_proc13_fu_672_data_l2_2_address0),
    .data_l2_2_ce0(grp_dataflow_parent_loop_proc13_fu_672_data_l2_2_ce0),
    .data_l2_2_d0(grp_dataflow_parent_loop_proc13_fu_672_data_l2_2_d0),
    .data_l2_2_q0(data_l2_2_q0),
    .data_l2_2_we0(grp_dataflow_parent_loop_proc13_fu_672_data_l2_2_we0),
    .data_l2_2_address1(grp_dataflow_parent_loop_proc13_fu_672_data_l2_2_address1),
    .data_l2_2_ce1(grp_dataflow_parent_loop_proc13_fu_672_data_l2_2_ce1),
    .data_l2_2_d1(grp_dataflow_parent_loop_proc13_fu_672_data_l2_2_d1),
    .data_l2_2_q1(8'd0),
    .data_l2_2_we1(grp_dataflow_parent_loop_proc13_fu_672_data_l2_2_we1),
    .data_l2_3_address0(grp_dataflow_parent_loop_proc13_fu_672_data_l2_3_address0),
    .data_l2_3_ce0(grp_dataflow_parent_loop_proc13_fu_672_data_l2_3_ce0),
    .data_l2_3_d0(grp_dataflow_parent_loop_proc13_fu_672_data_l2_3_d0),
    .data_l2_3_q0(data_l2_3_q0),
    .data_l2_3_we0(grp_dataflow_parent_loop_proc13_fu_672_data_l2_3_we0),
    .data_l2_3_address1(grp_dataflow_parent_loop_proc13_fu_672_data_l2_3_address1),
    .data_l2_3_ce1(grp_dataflow_parent_loop_proc13_fu_672_data_l2_3_ce1),
    .data_l2_3_d1(grp_dataflow_parent_loop_proc13_fu_672_data_l2_3_d1),
    .data_l2_3_q1(8'd0),
    .data_l2_3_we1(grp_dataflow_parent_loop_proc13_fu_672_data_l2_3_we1),
    .output_l1_3_address0(grp_dataflow_parent_loop_proc13_fu_672_output_l1_3_address0),
    .output_l1_3_ce0(grp_dataflow_parent_loop_proc13_fu_672_output_l1_3_ce0),
    .output_l1_3_d0(grp_dataflow_parent_loop_proc13_fu_672_output_l1_3_d0),
    .output_l1_3_q0(32'd0),
    .output_l1_3_we0(grp_dataflow_parent_loop_proc13_fu_672_output_l1_3_we0),
    .output_l1_3_address1(grp_dataflow_parent_loop_proc13_fu_672_output_l1_3_address1),
    .output_l1_3_ce1(grp_dataflow_parent_loop_proc13_fu_672_output_l1_3_ce1),
    .output_l1_3_d1(grp_dataflow_parent_loop_proc13_fu_672_output_l1_3_d1),
    .output_l1_3_q1(output_l1_3_q1),
    .output_l1_3_we1(grp_dataflow_parent_loop_proc13_fu_672_output_l1_3_we1),
    .output_l1_2_address0(grp_dataflow_parent_loop_proc13_fu_672_output_l1_2_address0),
    .output_l1_2_ce0(grp_dataflow_parent_loop_proc13_fu_672_output_l1_2_ce0),
    .output_l1_2_d0(grp_dataflow_parent_loop_proc13_fu_672_output_l1_2_d0),
    .output_l1_2_q0(32'd0),
    .output_l1_2_we0(grp_dataflow_parent_loop_proc13_fu_672_output_l1_2_we0),
    .output_l1_2_address1(grp_dataflow_parent_loop_proc13_fu_672_output_l1_2_address1),
    .output_l1_2_ce1(grp_dataflow_parent_loop_proc13_fu_672_output_l1_2_ce1),
    .output_l1_2_d1(grp_dataflow_parent_loop_proc13_fu_672_output_l1_2_d1),
    .output_l1_2_q1(output_l1_2_q1),
    .output_l1_2_we1(grp_dataflow_parent_loop_proc13_fu_672_output_l1_2_we1),
    .output_l1_1_address0(grp_dataflow_parent_loop_proc13_fu_672_output_l1_1_address0),
    .output_l1_1_ce0(grp_dataflow_parent_loop_proc13_fu_672_output_l1_1_ce0),
    .output_l1_1_d0(grp_dataflow_parent_loop_proc13_fu_672_output_l1_1_d0),
    .output_l1_1_q0(32'd0),
    .output_l1_1_we0(grp_dataflow_parent_loop_proc13_fu_672_output_l1_1_we0),
    .output_l1_1_address1(grp_dataflow_parent_loop_proc13_fu_672_output_l1_1_address1),
    .output_l1_1_ce1(grp_dataflow_parent_loop_proc13_fu_672_output_l1_1_ce1),
    .output_l1_1_d1(grp_dataflow_parent_loop_proc13_fu_672_output_l1_1_d1),
    .output_l1_1_q1(output_l1_1_q1),
    .output_l1_1_we1(grp_dataflow_parent_loop_proc13_fu_672_output_l1_1_we1),
    .output_l1_0_address0(grp_dataflow_parent_loop_proc13_fu_672_output_l1_0_address0),
    .output_l1_0_ce0(grp_dataflow_parent_loop_proc13_fu_672_output_l1_0_ce0),
    .output_l1_0_d0(grp_dataflow_parent_loop_proc13_fu_672_output_l1_0_d0),
    .output_l1_0_q0(32'd0),
    .output_l1_0_we0(grp_dataflow_parent_loop_proc13_fu_672_output_l1_0_we0),
    .output_l1_0_address1(grp_dataflow_parent_loop_proc13_fu_672_output_l1_0_address1),
    .output_l1_0_ce1(grp_dataflow_parent_loop_proc13_fu_672_output_l1_0_ce1),
    .output_l1_0_d1(grp_dataflow_parent_loop_proc13_fu_672_output_l1_0_d1),
    .output_l1_0_q1(output_l1_0_q1),
    .output_l1_0_we1(grp_dataflow_parent_loop_proc13_fu_672_output_l1_0_we1),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .tmp_data_V_5_ap_vld(1'b1),
    .p_read_ap_vld(1'b1),
    .p_read1_ap_vld(1'b1),
    .ko_1_ap_vld(1'b1),
    .co_2_ap_vld(1'b1),
    .p_read2_ap_vld(1'b1),
    .p_read3_ap_vld(1'b1),
    .ap_start(grp_dataflow_parent_loop_proc13_fu_672_ap_start),
    .ap_done(grp_dataflow_parent_loop_proc13_fu_672_ap_done),
    .ap_ready(grp_dataflow_parent_loop_proc13_fu_672_ap_ready),
    .ap_idle(grp_dataflow_parent_loop_proc13_fu_672_ap_idle),
    .ap_continue(grp_dataflow_parent_loop_proc13_fu_672_ap_continue)
);

Conv_sysarr_dbbuf_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U234(
    .din0(tmp_data_V_2_reg_1465),
    .din1(tmp_data_V_1_reg_1447),
    .dout(tmp_fu_812_p2)
);

Conv_sysarr_dbbuf_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U235(
    .din0(tmp_data_V_5_reg_1505),
    .din1(tmp_data_V_5_reg_1505),
    .dout(tmp1_fu_816_p2)
);

Conv_sysarr_dbbuf_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U236(
    .din0(tmp1_fu_816_p2),
    .din1(tmp_fu_812_p2),
    .dout(mul41_fu_820_p2)
);

Conv_sysarr_dbbuf_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U237(
    .din0(tmp_data_V_4_reg_1494),
    .din1(tmp_data_V_4_reg_1494),
    .dout(mul55_fu_875_p2)
);

Conv_sysarr_dbbuf_mul_30ns_34ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 64 ))
mul_30ns_34ns_64_1_1_U238(
    .din0(bound15_fu_903_p0),
    .din1(bound15_fu_903_p1),
    .dout(bound15_fu_903_p2)
);

Conv_sysarr_dbbuf_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U239(
    .din0(mul_ln266_fu_1063_p0),
    .din1(mul_ln266_fu_1063_p1),
    .dout(mul_ln266_fu_1063_p2)
);

Conv_sysarr_dbbuf_mul_30ns_30ns_60_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 60 ))
mul_30ns_30ns_60_1_1_U240(
    .din0(mul_ln266_1_fu_1075_p0),
    .din1(mul_ln266_1_fu_1075_p1),
    .dout(mul_ln266_1_fu_1075_p2)
);

Conv_sysarr_dbbuf_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U241(
    .din0(tmp_data_V_3_reg_1481),
    .din1(tmp_data_V_3_reg_1481),
    .dout(mul118_fu_1123_p2)
);

Conv_sysarr_dbbuf_mul_30ns_34ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 64 ))
mul_30ns_34ns_64_1_1_U242(
    .din0(bound54_fu_1150_p0),
    .din1(bound54_fu_1150_p1),
    .dout(bound54_fu_1150_p2)
);

Conv_sysarr_dbbuf_mul_9s_9s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
mul_9s_9s_9_1_1_U243(
    .din0(trunc_ln521_reg_1475),
    .din1(trunc_ln266_reg_1667),
    .dout(mul_ln266_2_fu_1169_p2)
);

Conv_sysarr_dbbuf_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U244(
    .din0(output_l1_0_q0),
    .din1(output_l1_1_q0),
    .din2(output_l1_2_q0),
    .din3(output_l1_3_q0),
    .din4(select_ln334_1_reg_1834_pp4_iter3_reg),
    .dout(p_Repl2_s_fu_1406_p6)
);

Conv_sysarr_dbbuf_mac_muladd_10s_10s_10ns_10_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mac_muladd_10s_10s_10ns_10_4_1_U245(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1424_p0),
    .din1(empty_reg_1575),
    .din2(trunc_ln261_2_reg_1623_pp2_iter1_reg),
    .ce(grp_fu_1424_ce),
    .dout(grp_fu_1424_p3)
);

Conv_sysarr_dbbuf_ama_addmuladd_9ns_9ns_9s_9ns_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 9 ),
    .din3_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
ama_addmuladd_9ns_9ns_9s_9ns_9_4_1_U246(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1431_p0),
    .din1(mul_ln266_2_reg_1723),
    .din2(trunc_ln521_reg_1475),
    .din3(empty_74_reg_1767_pp3_iter1_reg),
    .ce(1'b1),
    .dout(grp_fu_1431_p4)
);

Conv_sysarr_dbbuf_mac_muladd_9s_9s_9ns_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
mac_muladd_9s_9s_9ns_9_4_1_U247(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln332_reg_1698),
    .din1(grp_fu_1439_p1),
    .din2(grp_fu_1439_p2),
    .ce(grp_fu_1439_ce),
    .dout(grp_fu_1439_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state6) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((bias_in_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state6))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state6);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((bias_in_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state9) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state9))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state9);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state12) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state12)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state12);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp2_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state19) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp3_exit_iter0_state19)) begin
                ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state19);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
        end else if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_enable_reg_pp3_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp4_flush_enable)) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if (((icmp_ln266_fu_1081_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter2 <= ap_enable_reg_pp4_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp4_exit_iter2_state27)) begin
                ap_enable_reg_pp4_iter3 <= ap_enable_reg_pp4_iter1;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp4_iter3 <= ap_enable_reg_pp4_iter2;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter4 <= ap_enable_reg_pp4_iter3;
        end else if (((icmp_ln266_fu_1081_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
            ap_enable_reg_pp4_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_dataflow_parent_loop_proc13_fu_672_ap_done <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state24_on_subcall_done) & (1'b1 == ap_CS_fsm_state24))) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc13_fu_672_ap_done <= 1'b0;
        end else if ((grp_dataflow_parent_loop_proc13_fu_672_ap_done == 1'b1)) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc13_fu_672_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_dataflow_parent_loop_proc13_fu_672_ap_ready <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state24_on_subcall_done) & (1'b1 == ap_CS_fsm_state24))) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc13_fu_672_ap_ready <= 1'b0;
        end else if ((grp_dataflow_parent_loop_proc13_fu_672_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc13_fu_672_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dataflow_parent_loop_proc13_fu_672_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state23) | ((ap_sync_grp_dataflow_parent_loop_proc13_fu_672_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state24)))) begin
            grp_dataflow_parent_loop_proc13_fu_672_ap_start_reg <= 1'b1;
        end else if ((grp_dataflow_parent_loop_proc13_fu_672_ap_ready == 1'b1)) begin
            grp_dataflow_parent_loop_proc13_fu_672_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln253_fu_915_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ci_reg_528 <= select_ln255_2_fu_1013_p3;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        ci_reg_528 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state24_on_subcall_done) & (1'b1 == ap_CS_fsm_state24))) begin
        co_1_reg_572 <= co_2_reg_1797;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        co_1_reg_572 <= 30'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln253_reg_1595 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        co_reg_506 <= select_ln253_1_reg_1604;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        co_reg_506 <= 30'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln277_reg_1753 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        hi_reg_595 <= select_ln277_1_reg_1762;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        hi_reg_595 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln253_fu_915_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten10_reg_517 <= select_ln255_3_fu_1037_p3;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        indvar_flatten10_reg_517 <= 35'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln253_fu_915_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten24_reg_495 <= add_ln253_fu_920_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        indvar_flatten24_reg_495 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln277_fu_1193_p2 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        indvar_flatten31_reg_584 <= add_ln277_1_fu_1198_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        indvar_flatten31_reg_584 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state24_on_subcall_done) & (1'b1 == ap_CS_fsm_state24))) begin
        indvar_flatten42_reg_550 <= add_ln266_reg_1652;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        indvar_flatten42_reg_550 <= 60'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter0 == 1'b1) & (icmp_ln332_fu_1273_p2 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        indvar_flatten49_reg_639 <= select_ln334_3_fu_1313_p3;
    end else if (((icmp_ln266_fu_1081_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        indvar_flatten49_reg_639 <= 35'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter0 == 1'b1) & (icmp_ln332_fu_1273_p2 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        indvar_flatten63_reg_617 <= add_ln332_fu_1278_p2;
    end else if (((icmp_ln266_fu_1081_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        indvar_flatten63_reg_617 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln240_fu_748_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_451 <= add_ln240_fu_753_p2;
    end else if (((bias_in_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        indvar_flatten_reg_451 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (icmp_ln332_reg_1802 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        k_1_reg_628 <= select_ln332_1_reg_1819;
    end else if (((icmp_ln266_fu_1081_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        k_1_reg_628 <= 30'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        k_reg_484 <= 32'd0;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln247_fu_826_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        k_reg_484 <= add_ln247_fu_831_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter2 == 1'b1) & (icmp_ln332_reg_1802_pp4_iter1_reg == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        ki_1_reg_650 <= select_ln334_2_fu_1381_p3;
    end else if (((icmp_ln266_fu_1081_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        ki_1_reg_650 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln240_fu_748_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ki_reg_473 <= add_ln242_fu_791_p2;
    end else if (((bias_in_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        ki_reg_473 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state24_on_subcall_done) & (1'b1 == ap_CS_fsm_state24))) begin
        ko_1_reg_561 <= select_ln266_1_reg_1662;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        ko_1_reg_561 <= 30'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln240_reg_1517 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ko_reg_462 <= select_ln240_1_reg_1526;
    end else if (((bias_in_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        ko_reg_462 <= 30'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter2 == 1'b1) & (icmp_ln332_reg_1802_pp4_iter1_reg == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        wh_1_reg_661 <= add_ln336_fu_1393_p2;
    end else if (((icmp_ln266_fu_1081_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        wh_1_reg_661 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln253_fu_915_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        wh_reg_539 <= add_ln257_fu_1025_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        wh_reg_539 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln277_fu_1193_p2 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        wi_reg_606 <= add_ln280_fu_1239_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        wi_reg_606 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        add_ln266_reg_1652 <= add_ln266_fu_1086_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bias_in_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        bias_in_V_read_1_reg_1459 <= bias_in_V_dout;
        tmp_data_V_2_reg_1465 <= tmp_data_V_2_fu_721_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((bias_in_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        bias_in_V_read_2_reg_1470 <= bias_in_V_dout;
        tmp_data_V_3_reg_1481 <= tmp_data_V_3_fu_729_p1;
        trunc_ln521_reg_1475 <= trunc_ln521_fu_725_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((bias_in_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        bias_in_V_read_3_reg_1489 <= bias_in_V_dout;
        tmp_data_V_4_reg_1494 <= tmp_data_V_4_fu_733_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((bias_in_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        bias_in_V_read_4_reg_1500 <= bias_in_V_dout;
        tmp_2_reg_1512[31 : 2] <= tmp_2_fu_741_p3[31 : 2];
        tmp_data_V_5_reg_1505 <= tmp_data_V_5_fu_737_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        bound15_reg_1585 <= bound15_fu_903_p2;
        bound8_reg_1580[33 : 2] <= bound8_fu_891_p1[33 : 2];
        div52_cast_reg_1564 <= {{bias_in_V_read_1_reg_1459[31:2]}};
        empty_reg_1575 <= empty_fu_879_p1;
        icmp_ln257_reg_1590 <= icmp_ln257_fu_909_p2;
        mul55_reg_1570 <= mul55_fu_875_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln266_fu_1081_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        bound47_reg_1703[33 : 2] <= bound47_fu_1139_p1[33 : 2];
        bound54_reg_1708 <= bound54_fu_1150_p2;
        icmp_ln336_reg_1713 <= icmp_ln336_fu_1156_p2;
        mul118_reg_1693 <= mul118_fu_1123_p2;
        trunc_ln332_reg_1698 <= trunc_ln332_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        co_2_reg_1797 <= co_2_fu_1268_p2;
        empty_75_reg_1777 <= empty_75_fu_1252_p1;
        empty_76_reg_1782 <= empty_76_fu_1256_p1;
        empty_77_reg_1787 <= empty_77_fu_1260_p1;
        empty_78_reg_1792 <= empty_78_fu_1264_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        conv88_1_reg_1738 <= conv88_1_fu_1181_p1;
        conv88_2_reg_1743 <= conv88_2_fu_1185_p1;
        conv88_3_reg_1748 <= conv88_3_fu_1189_p1;
        conv88_reg_1733 <= conv88_fu_1177_p1;
        mul_ln266_2_reg_1723 <= mul_ln266_2_fu_1169_p2;
        select_ln266_reg_1718 <= select_ln266_fu_1162_p3;
        trunc_ln269_reg_1728 <= trunc_ln269_fu_1173_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((bias_in_V_empty_n == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        div29_cast_reg_1452 <= {{bias_in_V_dout[31:2]}};
        tmp_data_V_1_reg_1447 <= tmp_data_V_1_fu_707_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln277_fu_1193_p2 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        empty_74_reg_1767 <= empty_74_fu_1235_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        empty_74_reg_1767_pp3_iter1_reg <= empty_74_reg_1767;
        icmp_ln277_reg_1753 <= icmp_ln277_fu_1193_p2;
        icmp_ln277_reg_1753_pp3_iter1_reg <= icmp_ln277_reg_1753;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln240_reg_1517 <= icmp_ln240_fu_748_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln253_reg_1595 <= icmp_ln253_fu_915_p2;
        icmp_ln253_reg_1595_pp2_iter1_reg <= icmp_ln253_reg_1595;
        select_ln255_1_reg_1614_pp2_iter1_reg <= select_ln255_1_reg_1614;
        trunc_ln261_2_reg_1623_pp2_iter1_reg <= trunc_ln261_2_reg_1623;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        icmp_ln253_reg_1595_pp2_iter2_reg <= icmp_ln253_reg_1595_pp2_iter1_reg;
        select_ln255_1_reg_1614_pp2_iter2_reg <= select_ln255_1_reg_1614_pp2_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln266_fu_1081_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        icmp_ln269_reg_1657 <= icmp_ln269_fu_1092_p2;
        select_ln266_1_reg_1662 <= select_ln266_1_fu_1103_p3;
        trunc_ln266_reg_1667 <= trunc_ln266_fu_1111_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp3_stage0_11001)) begin
        icmp_ln277_reg_1753_pp3_iter2_reg <= icmp_ln277_reg_1753_pp3_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        icmp_ln332_reg_1802 <= icmp_ln332_fu_1273_p2;
        icmp_ln332_reg_1802_pp4_iter1_reg <= icmp_ln332_reg_1802;
        icmp_ln334_reg_1811_pp4_iter1_reg <= icmp_ln334_reg_1811;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp4_stage0_11001)) begin
        icmp_ln332_reg_1802_pp4_iter2_reg <= icmp_ln332_reg_1802_pp4_iter1_reg;
        icmp_ln332_reg_1802_pp4_iter3_reg <= icmp_ln332_reg_1802_pp4_iter2_reg;
        select_ln334_1_reg_1834_pp4_iter3_reg <= select_ln334_1_reg_1834;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln332_fu_1273_p2 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        icmp_ln334_reg_1811 <= icmp_ln334_fu_1284_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln247_fu_826_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lshr_ln_reg_1555 <= {{k_reg_484[10:2]}};
        trunc_ln250_reg_1560 <= trunc_ln250_fu_847_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        mul41_reg_1541 <= mul41_fu_820_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        mul_ln266_1_reg_1643 <= mul_ln266_1_fu_1075_p2;
        mul_ln266_reg_1638 <= mul_ln266_fu_1063_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln240_fu_748_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln240_1_reg_1526 <= select_ln240_1_fu_779_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln253_fu_915_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        select_ln253_1_reg_1604 <= select_ln253_1_fu_945_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln253_fu_915_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        select_ln255_1_reg_1614 <= select_ln255_1_fu_1005_p3;
        trunc_ln261_2_reg_1623 <= trunc_ln261_2_fu_1021_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln277_fu_1193_p2 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        select_ln277_1_reg_1762 <= select_ln277_1_fu_1223_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter0 == 1'b1) & (icmp_ln332_fu_1273_p2 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        select_ln332_1_reg_1819 <= select_ln332_1_fu_1295_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln332_reg_1802_pp4_iter1_reg == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        select_ln334_1_reg_1834 <= select_ln334_1_fu_1373_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln240_fu_748_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln244_reg_1532 <= trunc_ln244_fu_787_p1;
    end
end

always @ (*) begin
    if ((icmp_ln240_fu_748_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state6 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state6 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln247_fu_826_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln253_fu_915_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state12 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state12 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln277_fu_1193_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state19 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state19 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        ap_condition_pp4_exit_iter2_state27 = 1'b1;
    end else begin
        ap_condition_pp4_exit_iter2_state27 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln332_fu_1273_p2 == 1'd1) & (1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ap_condition_pp4_flush_enable = 1'b1;
    end else begin
        ap_condition_pp4_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b0) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter2 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b0) & (ap_enable_reg_pp4_iter4 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln253_reg_1595 == 1'd0) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_co_phi_fu_510_p4 = select_ln253_1_reg_1604;
    end else begin
        ap_phi_mux_co_phi_fu_510_p4 = co_reg_506;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln277_reg_1753 == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        ap_phi_mux_hi_phi_fu_599_p4 = select_ln277_1_reg_1762;
    end else begin
        ap_phi_mux_hi_phi_fu_599_p4 = hi_reg_595;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (icmp_ln332_reg_1802 == 1'd0) & (1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ap_phi_mux_k_1_phi_fu_632_p4 = select_ln332_1_reg_1819;
    end else begin
        ap_phi_mux_k_1_phi_fu_632_p4 = k_1_reg_628;
    end
end

always @ (*) begin
    if (((icmp_ln240_reg_1517 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_ko_phi_fu_466_p4 = select_ln240_1_reg_1526;
    end else begin
        ap_phi_mux_ko_phi_fu_466_p4 = ko_reg_462;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((icmp_ln240_reg_1517 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        bias_in_V_blk_n = bias_in_V_empty_n;
    end else begin
        bias_in_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((bias_in_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((bias_in_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((bias_in_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((bias_in_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state2)) | (~((bias_in_V_empty_n == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln240_reg_1517 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        bias_in_V_read = 1'b1;
    end else begin
        bias_in_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        bias_l1_0_address0 = zext_ln266_3_fu_1115_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bias_l1_0_address0 = zext_ln240_fu_797_p1;
    end else begin
        bias_l1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        bias_l1_0_ce0 = 1'b1;
    end else begin
        bias_l1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln244_reg_1532 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bias_l1_0_we0 = 1'b1;
    end else begin
        bias_l1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        bias_l1_1_address0 = zext_ln266_3_fu_1115_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bias_l1_1_address0 = zext_ln240_fu_797_p1;
    end else begin
        bias_l1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        bias_l1_1_ce0 = 1'b1;
    end else begin
        bias_l1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln244_reg_1532 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bias_l1_1_we0 = 1'b1;
    end else begin
        bias_l1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        bias_l1_2_address0 = zext_ln266_3_fu_1115_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bias_l1_2_address0 = zext_ln240_fu_797_p1;
    end else begin
        bias_l1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        bias_l1_2_ce0 = 1'b1;
    end else begin
        bias_l1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln244_reg_1532 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bias_l1_2_we0 = 1'b1;
    end else begin
        bias_l1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        bias_l1_3_address0 = zext_ln266_3_fu_1115_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bias_l1_3_address0 = zext_ln240_fu_797_p1;
    end else begin
        bias_l1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        bias_l1_3_ce0 = 1'b1;
    end else begin
        bias_l1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln244_reg_1532 == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bias_l1_3_we0 = 1'b1;
    end else begin
        bias_l1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln332_reg_1802_pp4_iter3_reg == 1'd0) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        conv_out_V_blk_n = conv_out_V_full_n;
    end else begin
        conv_out_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln332_reg_1802_pp4_iter3_reg == 1'd0) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        conv_out_V_write = 1'b1;
    end else begin
        conv_out_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln253_reg_1595_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        data_in_V_blk_n = data_in_V_empty_n;
    end else begin
        data_in_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln253_reg_1595_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        data_in_V_read = 1'b1;
    end else begin
        data_in_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        data_l2_0_address0 = zext_ln261_fu_1053_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        data_l2_0_address0 = grp_dataflow_parent_loop_proc13_fu_672_data_l2_0_address0;
    end else begin
        data_l2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        data_l2_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        data_l2_0_ce0 = grp_dataflow_parent_loop_proc13_fu_672_data_l2_0_ce0;
    end else begin
        data_l2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln255_1_reg_1614_pp2_iter2_reg == 2'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        data_l2_0_we0 = 1'b1;
    end else begin
        data_l2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        data_l2_1_address0 = zext_ln261_fu_1053_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        data_l2_1_address0 = grp_dataflow_parent_loop_proc13_fu_672_data_l2_1_address0;
    end else begin
        data_l2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        data_l2_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        data_l2_1_ce0 = grp_dataflow_parent_loop_proc13_fu_672_data_l2_1_ce0;
    end else begin
        data_l2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln255_1_reg_1614_pp2_iter2_reg == 2'd1) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        data_l2_1_we0 = 1'b1;
    end else begin
        data_l2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        data_l2_2_address0 = zext_ln261_fu_1053_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        data_l2_2_address0 = grp_dataflow_parent_loop_proc13_fu_672_data_l2_2_address0;
    end else begin
        data_l2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        data_l2_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        data_l2_2_ce0 = grp_dataflow_parent_loop_proc13_fu_672_data_l2_2_ce0;
    end else begin
        data_l2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln255_1_reg_1614_pp2_iter2_reg == 2'd2) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        data_l2_2_we0 = 1'b1;
    end else begin
        data_l2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        data_l2_3_address0 = zext_ln261_fu_1053_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        data_l2_3_address0 = grp_dataflow_parent_loop_proc13_fu_672_data_l2_3_address0;
    end else begin
        data_l2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        data_l2_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        data_l2_3_ce0 = grp_dataflow_parent_loop_proc13_fu_672_data_l2_3_ce0;
    end else begin
        data_l2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln255_1_reg_1614_pp2_iter2_reg == 2'd3) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        data_l2_3_we0 = 1'b1;
    end else begin
        data_l2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state24_on_subcall_done) & (1'b1 == ap_CS_fsm_state24))) begin
        grp_dataflow_parent_loop_proc13_fu_672_ap_continue = 1'b1;
    end else begin
        grp_dataflow_parent_loop_proc13_fu_672_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_fu_1424_ce = 1'b1;
    end else begin
        grp_fu_1424_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        grp_fu_1439_ce = 1'b1;
    end else begin
        grp_fu_1439_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        output_l1_0_address0 = zext_ln338_fu_1399_p1;
    end else if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        output_l1_0_address0 = idxprom94_fu_1245_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        output_l1_0_address0 = grp_dataflow_parent_loop_proc13_fu_672_output_l1_0_address0;
    end else begin
        output_l1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001)) | ((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        output_l1_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        output_l1_0_ce0 = grp_dataflow_parent_loop_proc13_fu_672_output_l1_0_ce0;
    end else begin
        output_l1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        output_l1_0_ce1 = grp_dataflow_parent_loop_proc13_fu_672_output_l1_0_ce1;
    end else begin
        output_l1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        output_l1_0_d0 = conv88_reg_1733;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        output_l1_0_d0 = grp_dataflow_parent_loop_proc13_fu_672_output_l1_0_d0;
    end else begin
        output_l1_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (icmp_ln277_reg_1753_pp3_iter2_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        output_l1_0_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        output_l1_0_we0 = grp_dataflow_parent_loop_proc13_fu_672_output_l1_0_we0;
    end else begin
        output_l1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        output_l1_1_address0 = zext_ln338_fu_1399_p1;
    end else if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        output_l1_1_address0 = idxprom94_fu_1245_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        output_l1_1_address0 = grp_dataflow_parent_loop_proc13_fu_672_output_l1_1_address0;
    end else begin
        output_l1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001)) | ((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        output_l1_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        output_l1_1_ce0 = grp_dataflow_parent_loop_proc13_fu_672_output_l1_1_ce0;
    end else begin
        output_l1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        output_l1_1_ce1 = grp_dataflow_parent_loop_proc13_fu_672_output_l1_1_ce1;
    end else begin
        output_l1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        output_l1_1_d0 = conv88_1_reg_1738;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        output_l1_1_d0 = grp_dataflow_parent_loop_proc13_fu_672_output_l1_1_d0;
    end else begin
        output_l1_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (icmp_ln277_reg_1753_pp3_iter2_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        output_l1_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        output_l1_1_we0 = grp_dataflow_parent_loop_proc13_fu_672_output_l1_1_we0;
    end else begin
        output_l1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        output_l1_2_address0 = zext_ln338_fu_1399_p1;
    end else if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        output_l1_2_address0 = idxprom94_fu_1245_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        output_l1_2_address0 = grp_dataflow_parent_loop_proc13_fu_672_output_l1_2_address0;
    end else begin
        output_l1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001)) | ((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        output_l1_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        output_l1_2_ce0 = grp_dataflow_parent_loop_proc13_fu_672_output_l1_2_ce0;
    end else begin
        output_l1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        output_l1_2_ce1 = grp_dataflow_parent_loop_proc13_fu_672_output_l1_2_ce1;
    end else begin
        output_l1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        output_l1_2_d0 = conv88_2_reg_1743;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        output_l1_2_d0 = grp_dataflow_parent_loop_proc13_fu_672_output_l1_2_d0;
    end else begin
        output_l1_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (icmp_ln277_reg_1753_pp3_iter2_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        output_l1_2_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        output_l1_2_we0 = grp_dataflow_parent_loop_proc13_fu_672_output_l1_2_we0;
    end else begin
        output_l1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        output_l1_3_address0 = zext_ln338_fu_1399_p1;
    end else if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        output_l1_3_address0 = idxprom94_fu_1245_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        output_l1_3_address0 = grp_dataflow_parent_loop_proc13_fu_672_output_l1_3_address0;
    end else begin
        output_l1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001)) | ((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        output_l1_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        output_l1_3_ce0 = grp_dataflow_parent_loop_proc13_fu_672_output_l1_3_ce0;
    end else begin
        output_l1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        output_l1_3_ce1 = grp_dataflow_parent_loop_proc13_fu_672_output_l1_3_ce1;
    end else begin
        output_l1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        output_l1_3_d0 = conv88_3_reg_1748;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        output_l1_3_d0 = grp_dataflow_parent_loop_proc13_fu_672_output_l1_3_d0;
    end else begin
        output_l1_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (icmp_ln277_reg_1753_pp3_iter2_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        output_l1_3_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        output_l1_3_we0 = grp_dataflow_parent_loop_proc13_fu_672_output_l1_3_we0;
    end else begin
        output_l1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        weight_in_V_blk_n = weight_in_V_empty_n;
    end else begin
        weight_in_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        weight_in_V_read = 1'b1;
    end else begin
        weight_in_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        weight_l2_0_address0 = zext_ln250_fu_859_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        weight_l2_0_address0 = grp_dataflow_parent_loop_proc13_fu_672_weight_l2_0_address0;
    end else begin
        weight_l2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        weight_l2_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        weight_l2_0_ce0 = grp_dataflow_parent_loop_proc13_fu_672_weight_l2_0_ce0;
    end else begin
        weight_l2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln250_reg_1560 == 2'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        weight_l2_0_we0 = 1'b1;
    end else begin
        weight_l2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        weight_l2_1_address0 = zext_ln250_fu_859_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        weight_l2_1_address0 = grp_dataflow_parent_loop_proc13_fu_672_weight_l2_1_address0;
    end else begin
        weight_l2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        weight_l2_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        weight_l2_1_ce0 = grp_dataflow_parent_loop_proc13_fu_672_weight_l2_1_ce0;
    end else begin
        weight_l2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln250_reg_1560 == 2'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        weight_l2_1_we0 = 1'b1;
    end else begin
        weight_l2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        weight_l2_2_address0 = zext_ln250_fu_859_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        weight_l2_2_address0 = grp_dataflow_parent_loop_proc13_fu_672_weight_l2_2_address0;
    end else begin
        weight_l2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        weight_l2_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        weight_l2_2_ce0 = grp_dataflow_parent_loop_proc13_fu_672_weight_l2_2_ce0;
    end else begin
        weight_l2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln250_reg_1560 == 2'd2) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        weight_l2_2_we0 = 1'b1;
    end else begin
        weight_l2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        weight_l2_3_address0 = zext_ln250_fu_859_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        weight_l2_3_address0 = grp_dataflow_parent_loop_proc13_fu_672_weight_l2_3_address0;
    end else begin
        weight_l2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        weight_l2_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        weight_l2_3_ce0 = grp_dataflow_parent_loop_proc13_fu_672_weight_l2_3_ce0;
    end else begin
        weight_l2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln250_reg_1560 == 2'd3) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        weight_l2_3_we0 = 1'b1;
    end else begin
        weight_l2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((bias_in_V_empty_n == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((bias_in_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((bias_in_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((bias_in_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((bias_in_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln240_fu_748_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln240_fu_748_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln247_fu_826_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln247_fu_826_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln253_fu_915_p2 == 1'd1) & (1'b0 == ap_block_pp2_stage0_subdone)) & ~((ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone)) | ((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln253_fu_915_p2 == 1'd1) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((icmp_ln266_fu_1081_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln277_fu_1193_p2 == 1'd1) & (1'b0 == ap_block_pp3_stage0_subdone)) & ~((ap_enable_reg_pp3_iter3 == 1'b1) & (ap_enable_reg_pp3_iter2 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((ap_enable_reg_pp3_iter3 == 1'b1) & (ap_enable_reg_pp3_iter2 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone)) | ((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln277_fu_1193_p2 == 1'd1) & (1'b0 == ap_block_pp3_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((1'b0 == ap_block_state24_on_subcall_done) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_pp4_stage0 : begin
            if ((~((ap_enable_reg_pp4_iter3 == 1'b0) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone)) & ~((ap_enable_reg_pp4_iter3 == 1'b0) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else if ((((ap_enable_reg_pp4_iter3 == 1'b0) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone)) | ((ap_enable_reg_pp4_iter3 == 1'b0) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln240_1_fu_773_p2 = (30'd1 + ap_phi_mux_ko_phi_fu_466_p4);

assign add_ln240_fu_753_p2 = (indvar_flatten_reg_451 + 32'd1);

assign add_ln242_fu_791_p2 = (select_ln240_fu_765_p3 + 3'd1);

assign add_ln247_fu_831_p2 = (k_reg_484 + 32'd1);

assign add_ln253_1_fu_939_p2 = (30'd1 + ap_phi_mux_co_phi_fu_510_p4);

assign add_ln253_fu_920_p2 = (indvar_flatten24_reg_495 + 64'd1);

assign add_ln255_1_fu_1031_p2 = (indvar_flatten10_reg_517 + 35'd1);

assign add_ln255_fu_981_p2 = (3'd1 + select_ln253_fu_931_p3);

assign add_ln257_fu_1025_p2 = (select_ln255_fu_993_p3 + 32'd1);

assign add_ln266_1_fu_1097_p2 = (30'd1 + ko_1_reg_561);

assign add_ln266_fu_1086_p2 = (indvar_flatten42_reg_550 + 60'd1);

assign add_ln277_1_fu_1198_p2 = (indvar_flatten31_reg_584 + 64'd1);

assign add_ln277_2_fu_1217_p2 = (32'd1 + ap_phi_mux_hi_phi_fu_599_p4);

assign add_ln280_fu_1239_p2 = (32'd1 + select_ln277_fu_1209_p3);

assign add_ln332_1_fu_1289_p2 = (30'd1 + ap_phi_mux_k_1_phi_fu_632_p4);

assign add_ln332_fu_1278_p2 = (indvar_flatten63_reg_617 + 64'd1);

assign add_ln334_1_fu_1307_p2 = (35'd1 + indvar_flatten49_reg_639);

assign add_ln334_fu_1350_p2 = (3'd1 + select_ln332_fu_1321_p3);

assign add_ln336_fu_1393_p2 = (32'd1 + select_ln334_fu_1361_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((bias_in_V_empty_n == 1'b0) & (icmp_ln240_reg_1517 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((bias_in_V_empty_n == 1'b0) & (icmp_ln240_reg_1517 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((weight_in_V_empty_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((weight_in_V_empty_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((data_in_V_empty_n == 1'b0) & (icmp_ln253_reg_1595_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((data_in_V_empty_n == 1'b0) & (icmp_ln253_reg_1595_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp4_stage0_01001 = ((conv_out_V_full_n == 1'b0) & (icmp_ln332_reg_1802_pp4_iter3_reg == 1'd0) & (ap_enable_reg_pp4_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp4_stage0_11001 = ((conv_out_V_full_n == 1'b0) & (icmp_ln332_reg_1802_pp4_iter3_reg == 1'd0) & (ap_enable_reg_pp4_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp4_stage0_subdone = ((conv_out_V_full_n == 1'b0) & (icmp_ln332_reg_1802_pp4_iter3_reg == 1'd0) & (ap_enable_reg_pp4_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((bias_in_V_empty_n == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp1_stage0_iter1 = (weight_in_V_empty_n == 1'b0);
end

assign ap_block_state12_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state15_pp2_stage0_iter3 = ((data_in_V_empty_n == 1'b0) & (icmp_ln253_reg_1595_pp2_iter2_reg == 1'd0));
end

assign ap_block_state19_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp3_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state24_on_subcall_done = ((ap_sync_grp_dataflow_parent_loop_proc13_fu_672_ap_ready & ap_sync_grp_dataflow_parent_loop_proc13_fu_672_ap_done) == 1'b0);
end

assign ap_block_state25_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp4_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp4_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp4_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state29_pp4_stage0_iter4 = ((conv_out_V_full_n == 1'b0) & (icmp_ln332_reg_1802_pp4_iter3_reg == 1'd0));
end

assign ap_block_state6_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage0_iter1 = ((bias_in_V_empty_n == 1'b0) & (icmp_ln240_reg_1517 == 1'd0));
end

assign ap_block_state9_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

assign ap_sync_grp_dataflow_parent_loop_proc13_fu_672_ap_done = (grp_dataflow_parent_loop_proc13_fu_672_ap_done | ap_sync_reg_grp_dataflow_parent_loop_proc13_fu_672_ap_done);

assign ap_sync_grp_dataflow_parent_loop_proc13_fu_672_ap_ready = (grp_dataflow_parent_loop_proc13_fu_672_ap_ready | ap_sync_reg_grp_dataflow_parent_loop_proc13_fu_672_ap_ready);

assign bound15_fu_903_p0 = bound15_fu_903_p00;

assign bound15_fu_903_p00 = div52_cast_fu_866_p4;

assign bound15_fu_903_p1 = bound15_fu_903_p10;

assign bound15_fu_903_p10 = tmp_3_fu_883_p3;

assign bound47_fu_1139_p1 = tmp_4_fu_1131_p3;

assign bound54_fu_1150_p0 = bound54_fu_1150_p00;

assign bound54_fu_1150_p00 = div29_cast_reg_1452;

assign bound54_fu_1150_p1 = bound54_fu_1150_p10;

assign bound54_fu_1150_p10 = tmp_4_fu_1131_p3;

assign bound8_fu_891_p1 = tmp_3_fu_883_p3;

assign co_2_fu_1268_p2 = (30'd1 + select_ln266_reg_1718);

assign conv88_1_fu_1181_p1 = $signed(bias_l1_1_q0);

assign conv88_2_fu_1185_p1 = $signed(bias_l1_2_q0);

assign conv88_3_fu_1189_p1 = $signed(bias_l1_3_q0);

assign conv88_fu_1177_p1 = $signed(bias_l1_0_q0);

assign conv_out_V_din = p_Repl2_s_fu_1406_p6;

assign div52_cast_fu_866_p4 = {{bias_in_V_read_1_reg_1459[31:2]}};

assign empty_74_fu_1235_p1 = select_ln277_fu_1209_p3[8:0];

assign empty_75_fu_1252_p1 = bias_in_V_read_1_reg_1459[10:0];

assign empty_76_fu_1256_p1 = bias_in_V_read_4_reg_1500[10:0];

assign empty_77_fu_1260_p1 = bias_in_V_read_2_reg_1470[31:0];

assign empty_78_fu_1264_p1 = bias_in_V_read_3_reg_1489[9:0];

assign empty_fu_879_p1 = mul55_fu_875_p2[9:0];

assign grp_dataflow_parent_loop_proc13_fu_672_ap_start = grp_dataflow_parent_loop_proc13_fu_672_ap_start_reg;

assign grp_fu_1424_p0 = select_ln253_1_fu_945_p3[9:0];

assign grp_fu_1431_p0 = select_ln277_1_fu_1223_p3[8:0];

assign grp_fu_1439_p1 = select_ln332_1_fu_1295_p3[8:0];

assign grp_fu_1439_p2 = select_ln334_fu_1361_p3[8:0];

assign icmp_ln240_fu_748_p2 = ((indvar_flatten_reg_451 == tmp_2_reg_1512) ? 1'b1 : 1'b0);

assign icmp_ln242_fu_759_p2 = ((ki_reg_473 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln247_fu_826_p2 = ((k_reg_484 == mul41_reg_1541) ? 1'b1 : 1'b0);

assign icmp_ln253_fu_915_p2 = ((indvar_flatten24_reg_495 == bound15_reg_1585) ? 1'b1 : 1'b0);

assign icmp_ln255_fu_926_p2 = ((indvar_flatten10_reg_517 == bound8_reg_1580) ? 1'b1 : 1'b0);

assign icmp_ln257_1_fu_969_p2 = ((wh_reg_539 == mul55_reg_1570) ? 1'b1 : 1'b0);

assign icmp_ln257_fu_909_p2 = ((mul55_fu_875_p2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln266_fu_1081_p2 = ((indvar_flatten42_reg_550 == mul_ln266_1_reg_1643) ? 1'b1 : 1'b0);

assign icmp_ln269_fu_1092_p2 = ((co_1_reg_572 == div52_cast_reg_1564) ? 1'b1 : 1'b0);

assign icmp_ln277_fu_1193_p2 = ((indvar_flatten31_reg_584 == mul_ln266_reg_1638) ? 1'b1 : 1'b0);

assign icmp_ln280_fu_1204_p2 = ((wi_reg_606 == tmp_data_V_3_reg_1481) ? 1'b1 : 1'b0);

assign icmp_ln332_fu_1273_p2 = ((indvar_flatten63_reg_617 == bound54_reg_1708) ? 1'b1 : 1'b0);

assign icmp_ln334_fu_1284_p2 = ((indvar_flatten49_reg_639 == bound47_reg_1703) ? 1'b1 : 1'b0);

assign icmp_ln336_1_fu_1339_p2 = ((wh_1_reg_661 == mul118_reg_1693) ? 1'b1 : 1'b0);

assign icmp_ln336_fu_1156_p2 = ((mul118_fu_1123_p2 == 32'd0) ? 1'b1 : 1'b0);

assign idxprom94_fu_1245_p1 = $unsigned(grp_fu_1431_p4);

assign mul_ln266_1_fu_1075_p0 = mul_ln266_1_fu_1075_p00;

assign mul_ln266_1_fu_1075_p00 = div52_cast_reg_1564;

assign mul_ln266_1_fu_1075_p1 = mul_ln266_1_fu_1075_p10;

assign mul_ln266_1_fu_1075_p10 = div29_cast_reg_1452;

assign mul_ln266_fu_1063_p0 = zext_ln266_fu_1060_p1;

assign mul_ln266_fu_1063_p1 = zext_ln266_fu_1060_p1;

assign or_ln255_fu_987_p2 = (select_ln253_3_fu_974_p3 | icmp_ln255_fu_926_p2);

assign or_ln334_fu_1356_p2 = (select_ln332_3_fu_1344_p3 | icmp_ln334_reg_1811_pp4_iter1_reg);

assign select_ln240_1_fu_779_p3 = ((icmp_ln242_fu_759_p2[0:0] === 1'b1) ? add_ln240_1_fu_773_p2 : ap_phi_mux_ko_phi_fu_466_p4);

assign select_ln240_fu_765_p3 = ((icmp_ln242_fu_759_p2[0:0] === 1'b1) ? 3'd0 : ki_reg_473);

assign select_ln253_1_fu_945_p3 = ((icmp_ln255_fu_926_p2[0:0] === 1'b1) ? add_ln253_1_fu_939_p2 : ap_phi_mux_co_phi_fu_510_p4);

assign select_ln253_2_fu_961_p3 = ((icmp_ln255_fu_926_p2[0:0] === 1'b1) ? 2'd0 : trunc_ln261_fu_957_p1);

assign select_ln253_3_fu_974_p3 = ((icmp_ln255_fu_926_p2[0:0] === 1'b1) ? icmp_ln257_reg_1590 : icmp_ln257_1_fu_969_p2);

assign select_ln253_fu_931_p3 = ((icmp_ln255_fu_926_p2[0:0] === 1'b1) ? 3'd0 : ci_reg_528);

assign select_ln255_1_fu_1005_p3 = ((select_ln253_3_fu_974_p3[0:0] === 1'b1) ? trunc_ln261_1_fu_1001_p1 : select_ln253_2_fu_961_p3);

assign select_ln255_2_fu_1013_p3 = ((select_ln253_3_fu_974_p3[0:0] === 1'b1) ? add_ln255_fu_981_p2 : select_ln253_fu_931_p3);

assign select_ln255_3_fu_1037_p3 = ((icmp_ln255_fu_926_p2[0:0] === 1'b1) ? 35'd1 : add_ln255_1_fu_1031_p2);

assign select_ln255_fu_993_p3 = ((or_ln255_fu_987_p2[0:0] === 1'b1) ? 32'd0 : wh_reg_539);

assign select_ln266_1_fu_1103_p3 = ((icmp_ln269_fu_1092_p2[0:0] === 1'b1) ? add_ln266_1_fu_1097_p2 : ko_1_reg_561);

assign select_ln266_fu_1162_p3 = ((icmp_ln269_reg_1657[0:0] === 1'b1) ? 30'd0 : co_1_reg_572);

assign select_ln277_1_fu_1223_p3 = ((icmp_ln280_fu_1204_p2[0:0] === 1'b1) ? add_ln277_2_fu_1217_p2 : ap_phi_mux_hi_phi_fu_599_p4);

assign select_ln277_fu_1209_p3 = ((icmp_ln280_fu_1204_p2[0:0] === 1'b1) ? 32'd0 : wi_reg_606);

assign select_ln332_1_fu_1295_p3 = ((icmp_ln334_fu_1284_p2[0:0] === 1'b1) ? add_ln332_1_fu_1289_p2 : ap_phi_mux_k_1_phi_fu_632_p4);

assign select_ln332_2_fu_1332_p3 = ((icmp_ln334_reg_1811_pp4_iter1_reg[0:0] === 1'b1) ? 2'd0 : trunc_ln338_fu_1328_p1);

assign select_ln332_3_fu_1344_p3 = ((icmp_ln334_reg_1811_pp4_iter1_reg[0:0] === 1'b1) ? icmp_ln336_reg_1713 : icmp_ln336_1_fu_1339_p2);

assign select_ln332_fu_1321_p3 = ((icmp_ln334_reg_1811_pp4_iter1_reg[0:0] === 1'b1) ? 3'd0 : ki_1_reg_650);

assign select_ln334_1_fu_1373_p3 = ((select_ln332_3_fu_1344_p3[0:0] === 1'b1) ? trunc_ln338_1_fu_1369_p1 : select_ln332_2_fu_1332_p3);

assign select_ln334_2_fu_1381_p3 = ((select_ln332_3_fu_1344_p3[0:0] === 1'b1) ? add_ln334_fu_1350_p2 : select_ln332_fu_1321_p3);

assign select_ln334_3_fu_1313_p3 = ((icmp_ln334_fu_1284_p2[0:0] === 1'b1) ? 35'd1 : add_ln334_1_fu_1307_p2);

assign select_ln334_fu_1361_p3 = ((or_ln334_fu_1356_p2[0:0] === 1'b1) ? 32'd0 : wh_1_reg_661);

assign tmp_2_fu_741_p3 = {{div29_cast_reg_1452}, {2'd0}};

assign tmp_3_fu_883_p3 = {{mul55_fu_875_p2}, {2'd0}};

assign tmp_4_fu_1131_p3 = {{mul118_fu_1123_p2}, {2'd0}};

assign tmp_data_V_1_fu_707_p1 = bias_in_V_dout[31:0];

assign tmp_data_V_2_fu_721_p1 = bias_in_V_dout[31:0];

assign tmp_data_V_3_fu_729_p1 = bias_in_V_dout[31:0];

assign tmp_data_V_4_fu_733_p1 = bias_in_V_dout[31:0];

assign tmp_data_V_5_fu_737_p1 = bias_in_V_dout[31:0];

assign trunc_ln244_fu_787_p1 = select_ln240_fu_765_p3[1:0];

assign trunc_ln250_fu_847_p1 = k_reg_484[1:0];

assign trunc_ln261_1_fu_1001_p1 = add_ln255_fu_981_p2[1:0];

assign trunc_ln261_2_fu_1021_p1 = select_ln255_fu_993_p3[9:0];

assign trunc_ln261_fu_957_p1 = ci_reg_528[1:0];

assign trunc_ln266_fu_1111_p1 = select_ln266_1_fu_1103_p3[8:0];

assign trunc_ln269_fu_1173_p1 = select_ln266_fu_1162_p3[9:0];

assign trunc_ln332_fu_1127_p1 = mul118_fu_1123_p2[8:0];

assign trunc_ln338_1_fu_1369_p1 = add_ln334_fu_1350_p2[1:0];

assign trunc_ln338_fu_1328_p1 = ki_1_reg_650[1:0];

assign trunc_ln521_fu_725_p1 = bias_in_V_dout[8:0];

assign trunc_ln708_1_fu_851_p1 = weight_in_V_dout[7:0];

assign trunc_ln708_2_fu_1045_p1 = data_in_V_dout[7:0];

assign trunc_ln708_fu_804_p1 = bias_in_V_dout[7:0];

assign zext_ln240_fu_797_p1 = select_ln240_1_reg_1526;

assign zext_ln250_fu_859_p1 = lshr_ln_reg_1555;

assign zext_ln261_fu_1053_p1 = $unsigned(grp_fu_1424_p3);

assign zext_ln266_3_fu_1115_p1 = select_ln266_1_fu_1103_p3;

assign zext_ln266_fu_1060_p1 = $unsigned(tmp_data_V_3_reg_1481);

assign zext_ln338_fu_1399_p1 = $unsigned(grp_fu_1439_p3);

always @ (posedge ap_clk) begin
    tmp_2_reg_1512[1:0] <= 2'b00;
    bound8_reg_1580[1:0] <= 2'b00;
    bound8_reg_1580[34] <= 1'b0;
    bound47_reg_1703[1:0] <= 2'b00;
    bound47_reg_1703[34] <= 1'b0;
end

endmodule //Conv_sysarr_dbbuf
