INFO: [VRFC 10-2263] Analyzing Verilog file "S:/digital system design/Lab_F/part_c.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/digital system design/assignmnet_2/assignmnet_2.srcs/sources_1/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/digital system design/Lab_F/part_c.srcs/sources_1/new/lfsr_eight_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_eight_bit
INFO: [VRFC 10-2458] undeclared symbol Q_fb, assumed default net type wire [S:/digital system design/Lab_F/part_c.srcs/sources_1/new/lfsr_eight_bit.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/digital system design/assignmnet_2/assignmnet_2.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
