{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679372651839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679372651848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 20 23:24:11 2023 " "Processing started: Mon Mar 20 23:24:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679372651848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679372651848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679372651848 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679372652687 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679372652687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/miscallaneous/lab5code/nzp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /miscallaneous/lab5code/nzp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NZP " "Found entity 1: NZP" {  } { { "../../../../Miscallaneous/lab5code/NZP.sv" "" { Text "C:/Miscallaneous/lab5code/NZP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679372662278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/miscallaneous/lab5code/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file /miscallaneous/lab5code/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../../../../Miscallaneous/lab5code/testbench.sv" "" { Text "C:/Miscallaneous/lab5code/testbench.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679372662284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/miscallaneous/lab5code/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /miscallaneous/lab5code/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Module " "Found entity 1: ALU_Module" {  } { { "../../../../Miscallaneous/lab5code/ALU.sv" "" { Text "C:/Miscallaneous/lab5code/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679372662290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/miscallaneous/lab5code/sext.sv 4 4 " "Found 4 design units, including 4 entities, in source file /miscallaneous/lab5code/sext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEXT5 " "Found entity 1: SEXT5" {  } { { "../../../../Miscallaneous/lab5code/SEXT.sv" "" { Text "C:/Miscallaneous/lab5code/SEXT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662299 ""} { "Info" "ISGN_ENTITY_NAME" "2 SEXT6 " "Found entity 2: SEXT6" {  } { { "../../../../Miscallaneous/lab5code/SEXT.sv" "" { Text "C:/Miscallaneous/lab5code/SEXT.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662299 ""} { "Info" "ISGN_ENTITY_NAME" "3 SEXT9 " "Found entity 3: SEXT9" {  } { { "../../../../Miscallaneous/lab5code/SEXT.sv" "" { Text "C:/Miscallaneous/lab5code/SEXT.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662299 ""} { "Info" "ISGN_ENTITY_NAME" "4 SEXT11 " "Found entity 4: SEXT11" {  } { { "../../../../Miscallaneous/lab5code/SEXT.sv" "" { Text "C:/Miscallaneous/lab5code/SEXT.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679372662299 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "../../../../Miscallaneous/lab5code/HexDriver.sv" "" { Text "C:/Miscallaneous/lab5code/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679372662305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/miscallaneous/lab5code/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /miscallaneous/lab5code/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "../../../../Miscallaneous/lab5code/HexDriver.sv" "" { Text "C:/Miscallaneous/lab5code/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679372662306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MDR_In MDR_IN datapath.sv(5) " "Verilog HDL Declaration information at datapath.sv(5): object \"MDR_In\" differs only in case from object \"MDR_IN\" in the same scope" {  } { { "../../../../Miscallaneous/lab5code/datapath.sv" "" { Text "C:/Miscallaneous/lab5code/datapath.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679372662311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/miscallaneous/lab5code/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file /miscallaneous/lab5code/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../../../../Miscallaneous/lab5code/datapath.sv" "" { Text "C:/Miscallaneous/lab5code/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679372662314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/miscallaneous/lab5code/reg_16.sv 5 5 " "Found 5 design units, including 5 entities, in source file /miscallaneous/lab5code/reg_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "../../../../Miscallaneous/lab5code/reg_16.sv" "" { Text "C:/Miscallaneous/lab5code/reg_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662324 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_10 " "Found entity 2: reg_10" {  } { { "../../../../Miscallaneous/lab5code/reg_16.sv" "" { Text "C:/Miscallaneous/lab5code/reg_16.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662324 ""} { "Info" "ISGN_ENTITY_NAME" "3 reg_3 " "Found entity 3: reg_3" {  } { { "../../../../Miscallaneous/lab5code/reg_16.sv" "" { Text "C:/Miscallaneous/lab5code/reg_16.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662324 ""} { "Info" "ISGN_ENTITY_NAME" "4 reg_1 " "Found entity 4: reg_1" {  } { { "../../../../Miscallaneous/lab5code/reg_16.sv" "" { Text "C:/Miscallaneous/lab5code/reg_16.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662324 ""} { "Info" "ISGN_ENTITY_NAME" "5 reg_file " "Found entity 5: reg_file" {  } { { "../../../../Miscallaneous/lab5code/reg_16.sv" "" { Text "C:/Miscallaneous/lab5code/reg_16.sv" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679372662324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/miscallaneous/lab5code/mux.sv 4 4 " "Found 4 design units, including 4 entities, in source file /miscallaneous/lab5code/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "../../../../Miscallaneous/lab5code/Mux.sv" "" { Text "C:/Miscallaneous/lab5code/Mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662334 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux2_3 " "Found entity 2: Mux2_3" {  } { { "../../../../Miscallaneous/lab5code/Mux.sv" "" { Text "C:/Miscallaneous/lab5code/Mux.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662334 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mux4 " "Found entity 3: Mux4" {  } { { "../../../../Miscallaneous/lab5code/Mux.sv" "" { Text "C:/Miscallaneous/lab5code/Mux.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662334 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mux_bus " "Found entity 4: Mux_bus" {  } { { "../../../../Miscallaneous/lab5code/Mux.sv" "" { Text "C:/Miscallaneous/lab5code/Mux.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679372662334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/miscallaneous/lab5code/test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /miscallaneous/lab5code/test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "../../../../Miscallaneous/lab5code/test_memory.sv" "" { Text "C:/Miscallaneous/lab5code/test_memory.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679372662340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/miscallaneous/lab5code/synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file /miscallaneous/lab5code/synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "../../../../Miscallaneous/lab5code/synchronizers.sv" "" { Text "C:/Miscallaneous/lab5code/synchronizers.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662349 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "../../../../Miscallaneous/lab5code/synchronizers.sv" "" { Text "C:/Miscallaneous/lab5code/synchronizers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662349 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "../../../../Miscallaneous/lab5code/synchronizers.sv" "" { Text "C:/Miscallaneous/lab5code/synchronizers.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679372662349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/miscallaneous/lab5code/slc3_testtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file /miscallaneous/lab5code/slc3_testtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_testtop " "Found entity 1: slc3_testtop" {  } { { "../../../../Miscallaneous/lab5code/slc3_testtop.sv" "" { Text "C:/Miscallaneous/lab5code/slc3_testtop.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679372662356 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Run RUN slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Run\" differs only in case from object \"RUN\" in the same scope" {  } { { "../../../../Miscallaneous/lab5code/slc3_sramtop.sv" "" { Text "C:/Miscallaneous/lab5code/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679372662361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Continue CONTINUE slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Continue\" differs only in case from object \"CONTINUE\" in the same scope" {  } { { "../../../../Miscallaneous/lab5code/slc3_sramtop.sv" "" { Text "C:/Miscallaneous/lab5code/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679372662362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/miscallaneous/lab5code/slc3_sramtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file /miscallaneous/lab5code/slc3_sramtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_sramtop " "Found entity 1: slc3_sramtop" {  } { { "../../../../Miscallaneous/lab5code/slc3_sramtop.sv" "" { Text "C:/Miscallaneous/lab5code/slc3_sramtop.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679372662364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/miscallaneous/lab5code/slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file /miscallaneous/lab5code/slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "../../../../Miscallaneous/lab5code/SLC3_2.sv" "" { Text "C:/Miscallaneous/lab5code/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679372662370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/miscallaneous/lab5code/slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /miscallaneous/lab5code/slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "../../../../Miscallaneous/lab5code/slc3.sv" "" { Text "C:/Miscallaneous/lab5code/slc3.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679372662376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/miscallaneous/lab5code/memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file /miscallaneous/lab5code/memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "../../../../Miscallaneous/lab5code/memory_contents.sv" "" { Text "C:/Miscallaneous/lab5code/memory_contents.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679372662382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/miscallaneous/lab5code/mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file /miscallaneous/lab5code/mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "../../../../Miscallaneous/lab5code/Mem2IO.sv" "" { Text "C:/Miscallaneous/lab5code/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679372662388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/miscallaneous/lab5code/isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /miscallaneous/lab5code/isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "../../../../Miscallaneous/lab5code/ISDU.sv" "" { Text "C:/Miscallaneous/lab5code/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679372662395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/miscallaneous/lab5code/instantiateram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /miscallaneous/lab5code/instantiateram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instantiateram " "Found entity 1: Instantiateram" {  } { { "../../../../Miscallaneous/lab5code/Instantiateram.sv" "" { Text "C:/Miscallaneous/lab5code/Instantiateram.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679372662405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/ayanj/Projects/SimpleComputerSLC3.2/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679372662413 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "State testbench.sv(131) " "Verilog HDL Implicit Net warning at testbench.sv(131): created implicit net for \"State\"" {  } { { "../../../../Miscallaneous/lab5code/testbench.sv" "" { Text "C:/Miscallaneous/lab5code/testbench.sv" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679372662414 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3_sramtop " "Elaborating entity \"slc3_sramtop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679372662540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:button_sync\[0\] " "Elaborating entity \"sync\" for hierarchy \"sync:button_sync\[0\]\"" {  } { { "../../../../Miscallaneous/lab5code/slc3_sramtop.sv" "button_sync\[0\]" { Text "C:/Miscallaneous/lab5code/slc3_sramtop.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679372662554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:slc\"" {  } { { "../../../../Miscallaneous/lab5code/slc3_sramtop.sv" "slc" { Text "C:/Miscallaneous/lab5code/slc3_sramtop.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679372662563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:slc\|HexDriver:hex_drivers\[0\] " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:slc\|HexDriver:hex_drivers\[0\]\"" {  } { { "../../../../Miscallaneous/lab5code/slc3.sv" "hex_drivers\[0\]" { Text "C:/Miscallaneous/lab5code/slc3.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679372662575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath slc3:slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"slc3:slc\|datapath:d0\"" {  } { { "../../../../Miscallaneous/lab5code/slc3.sv" "d0" { Text "C:/Miscallaneous/lab5code/slc3.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679372662585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 slc3:slc\|datapath:d0\|Mux4:PC_mux " "Elaborating entity \"Mux4\" for hierarchy \"slc3:slc\|datapath:d0\|Mux4:PC_mux\"" {  } { { "../../../../Miscallaneous/lab5code/datapath.sv" "PC_mux" { Text "C:/Miscallaneous/lab5code/datapath.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679372662591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 slc3:slc\|datapath:d0\|Mux2:MDR_mux " "Elaborating entity \"Mux2\" for hierarchy \"slc3:slc\|datapath:d0\|Mux2:MDR_mux\"" {  } { { "../../../../Miscallaneous/lab5code/datapath.sv" "MDR_mux" { Text "C:/Miscallaneous/lab5code/datapath.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679372662597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_bus slc3:slc\|datapath:d0\|Mux_bus:busMux " "Elaborating entity \"Mux_bus\" for hierarchy \"slc3:slc\|datapath:d0\|Mux_bus:busMux\"" {  } { { "../../../../Miscallaneous/lab5code/datapath.sv" "busMux" { Text "C:/Miscallaneous/lab5code/datapath.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679372662602 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Mux.sv(64) " "Verilog HDL Case Statement information at Mux.sv(64): all case item expressions in this case statement are onehot" {  } { { "../../../../Miscallaneous/lab5code/Mux.sv" "" { Text "C:/Miscallaneous/lab5code/Mux.sv" 64 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1679372662603 "|slc3_testtop|slc3:slc|datapath:d0|Mux_bus:bus_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16 slc3:slc\|datapath:d0\|reg_16:MDR_Register " "Elaborating entity \"reg_16\" for hierarchy \"slc3:slc\|datapath:d0\|reg_16:MDR_Register\"" {  } { { "../../../../Miscallaneous/lab5code/datapath.sv" "MDR_Register" { Text "C:/Miscallaneous/lab5code/datapath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679372662607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file slc3:slc\|datapath:d0\|reg_file:regFile " "Elaborating entity \"reg_file\" for hierarchy \"slc3:slc\|datapath:d0\|reg_file:regFile\"" {  } { { "../../../../Miscallaneous/lab5code/datapath.sv" "regFile" { Text "C:/Miscallaneous/lab5code/datapath.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679372662622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT11 slc3:slc\|datapath:d0\|SEXT11:sextaddr11 " "Elaborating entity \"SEXT11\" for hierarchy \"slc3:slc\|datapath:d0\|SEXT11:sextaddr11\"" {  } { { "../../../../Miscallaneous/lab5code/datapath.sv" "sextaddr11" { Text "C:/Miscallaneous/lab5code/datapath.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679372662627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT9 slc3:slc\|datapath:d0\|SEXT9:sextaddr9 " "Elaborating entity \"SEXT9\" for hierarchy \"slc3:slc\|datapath:d0\|SEXT9:sextaddr9\"" {  } { { "../../../../Miscallaneous/lab5code/datapath.sv" "sextaddr9" { Text "C:/Miscallaneous/lab5code/datapath.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679372662632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT6 slc3:slc\|datapath:d0\|SEXT6:sextaddr6 " "Elaborating entity \"SEXT6\" for hierarchy \"slc3:slc\|datapath:d0\|SEXT6:sextaddr6\"" {  } { { "../../../../Miscallaneous/lab5code/datapath.sv" "sextaddr6" { Text "C:/Miscallaneous/lab5code/datapath.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679372662635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT5 slc3:slc\|datapath:d0\|SEXT5:sextaddr5 " "Elaborating entity \"SEXT5\" for hierarchy \"slc3:slc\|datapath:d0\|SEXT5:sextaddr5\"" {  } { { "../../../../Miscallaneous/lab5code/datapath.sv" "sextaddr5" { Text "C:/Miscallaneous/lab5code/datapath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679372662639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_3 slc3:slc\|datapath:d0\|Mux2_3:MuxSR1 " "Elaborating entity \"Mux2_3\" for hierarchy \"slc3:slc\|datapath:d0\|Mux2_3:MuxSR1\"" {  } { { "../../../../Miscallaneous/lab5code/datapath.sv" "MuxSR1" { Text "C:/Miscallaneous/lab5code/datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679372662649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Module slc3:slc\|datapath:d0\|ALU_Module:alu_ " "Elaborating entity \"ALU_Module\" for hierarchy \"slc3:slc\|datapath:d0\|ALU_Module:alu_\"" {  } { { "../../../../Miscallaneous/lab5code/datapath.sv" "alu_" { Text "C:/Miscallaneous/lab5code/datapath.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679372662655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NZP slc3:slc\|datapath:d0\|NZP:ben_ " "Elaborating entity \"NZP\" for hierarchy \"slc3:slc\|datapath:d0\|NZP:ben_\"" {  } { { "../../../../Miscallaneous/lab5code/datapath.sv" "ben_" { Text "C:/Miscallaneous/lab5code/datapath.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679372662659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:slc\|Mem2IO:memory_subsystem\"" {  } { { "../../../../Miscallaneous/lab5code/slc3.sv" "memory_subsystem" { Text "C:/Miscallaneous/lab5code/slc3.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679372662664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:slc\|ISDU:state_controller\"" {  } { { "../../../../Miscallaneous/lab5code/slc3.sv" "state_controller" { Text "C:/Miscallaneous/lab5code/slc3.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679372662670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instantiateram Instantiateram:instaRam " "Elaborating entity \"Instantiateram\" for hierarchy \"Instantiateram:instaRam\"" {  } { { "../../../../Miscallaneous/lab5code/slc3_sramtop.sv" "instaRam" { Text "C:/Miscallaneous/lab5code/slc3_sramtop.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679372662681 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Instantiateram.sv(51) " "Verilog HDL assignment warning at Instantiateram.sv(51): truncated value with size 32 to match size of target (16)" {  } { { "../../../../Miscallaneous/lab5code/Instantiateram.sv" "" { Text "C:/Miscallaneous/lab5code/Instantiateram.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679372662684 "|slc3_sramtop|Instantiateram:instaRam"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SLC3_2.sv(119) " "Verilog HDL assignment warning at SLC3_2.sv(119): truncated value with size 32 to match size of target (5)" {  } { { "../../../../Miscallaneous/lab5code/SLC3_2.sv" "" { Text "C:/Miscallaneous/lab5code/SLC3_2.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679372662684 "|slc3_sramtop|Instantiateram:instaRam"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram0 " "Elaborating entity \"ram\" for hierarchy \"ram:ram0\"" {  } { { "../../../../Miscallaneous/lab5code/slc3_sramtop.sv" "ram0" { Text "C:/Miscallaneous/lab5code/slc3_sramtop.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679372662696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram0\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/Users/ayanj/Projects/SimpleComputerSLC3.2/ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679372662791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram0\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/Users/ayanj/Projects/SimpleComputerSLC3.2/ram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679372662792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679372662792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679372662792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679372662792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679372662792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679372662792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679372662792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679372662792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679372662792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679372662792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679372662792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679372662792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679372662792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679372662792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679372662792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679372662792 ""}  } { { "ram.v" "" { Text "C:/Users/ayanj/Projects/SimpleComputerSLC3.2/ram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679372662792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hag1 " "Found entity 1: altsyncram_hag1" {  } { { "db/altsyncram_hag1.tdf" "" { Text "C:/Users/ayanj/Projects/SimpleComputerSLC3.2/db/altsyncram_hag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679372662858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679372662858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hag1 ram:ram0\|altsyncram:altsyncram_component\|altsyncram_hag1:auto_generated " "Elaborating entity \"altsyncram_hag1\" for hierarchy \"ram:ram0\|altsyncram:altsyncram_component\|altsyncram_hag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679372662861 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1679372663969 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679372664967 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679372666472 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ayanj/Projects/SimpleComputerSLC3.2/output_files/Lab5.map.smsg " "Generated suppressed messages file C:/Users/ayanj/Projects/SimpleComputerSLC3.2/output_files/Lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679372666540 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679372666710 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679372666710 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1195 " "Implemented 1195 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679372666817 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679372666817 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1128 " "Implemented 1128 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679372666817 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1679372666817 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679372666817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679372666841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 20 23:24:26 2023 " "Processing ended: Mon Mar 20 23:24:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679372666841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679372666841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679372666841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679372666841 ""}
