.. _Yosys:

#####
Yosys
#####

Yosys is a framework for Verilog RTL synthesis, used as one of three VTR front-ends to perform logic synthesis, elaboration,
and converting a subset of the Verilog Hardware Description Language (HDL) into a BLIF netlist.

.. image:: ../yosys+odin/dev_guide/YosysOdinFlow.png
    :width: 100%    
    :alt: The Odin-II, Yosys, and Yosys+Odin-II Synthesis Flows

.. toctree::
   :glob:
   :maxdepth: 2
   :Caption: Quickstart

   quickstart


.. toctree::
   :glob:
   :maxdepth: 2
   :Caption: Developer Guide

   dev_guide

.. toctree::
   :glob:
   :maxdepth: 2
   :Caption: Verilog Support

   verilog_support

   .. toctree::
   :glob:
   :maxdepth: 2
   :Caption: Structure

   structure
