FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * MMP PMU power island support
/* bench 4163.1.0 0c385f689ce8 */
/* bench 4163.1.1 ebfefa0b495e */
/* bench 4163.1.2 e587b42514df */
/* bench 4163.1.3 faf95602c92b */
/* bench 4163.1.4 33290b43597f */
/* bench 4163.1.5 59cbcd0c5ed9 */
/* bench 4163.1.6 f6d626b33116 */
/* bench 4163.1.7 abbf9bc71c40 */
/* bench 4163.1.8 6c3bf69b5867 */
/* bench 4163.1.9 4ff08878cd7d */
 * Copyright (C) 2020 Lubomir Rintel <lkundrak@v3.sk>
 */

#include <linux/pm_domain.h>
#include <linux/slab.h>
#include <linux/io.h>

/* bench 133.7.0 6637c35b84c7 */

#define to_mmp_pm_domain(genpd) container_of(genpd, struct mmp_pm_domain, genpd)
/* bench 22745.1.0 decf6d6d996d */
/* bench 22745.1.1 9dde11c7fa8e */
/* bench 22745.1.2 32f476dca5ad */
/* bench 22745.1.3 ca878b0c28e0 */
/* bench 22745.1.4 9e0eb53206a3 */
/* bench 22745.1.5 2cfaac6259ef */
/* bench 22745.1.6 dd136b923727 */
/* bench 22745.1.7 7f58dc40ee24 */
/* bench 22745.1.8 575dfdc4931d */
/* bench 22745.1.9 a988bdd6d639 */
/* bench 22745.1.10 e58cb42bc314 */
	struct generic_pm_domain genpd;
	void __iomem *reg;
	spinlock_t *lock;
	u32 power_on;
	u32 reset;
	u32 clock_enable;
	unsigned int flags;
};

static int mmp_pm_domain_power_on(struct generic_pm_domain *genpd)
{
	struct mmp_pm_domain *pm_domain = to_mmp_pm_domain(genpd);
	unsigned long flags = 0;
	u32 val;

	if (pm_domain->lock)
		spin_lock_irqsave(pm_domain->lock, flags);

	val = readl(pm_domain->reg);

	/* Turn on the power island */
	val |= pm_domain->power_on;
	writel(val, pm_domain->reg);

	/* Disable isolation */
	val |= 0x100;
	writel(val, pm_domain->reg);

	/* Some blocks need to be reset after a power up */
	if (pm_domain->reset || pm_domain->clock_enable) {
		u32 after_power_on = val;

		val &= ~pm_domain->reset;
		writel(val, pm_domain->reg);

		val |= pm_domain->clock_enable;
		writel(val, pm_domain->reg);

		val |= pm_domain->reset;
		writel(val, pm_domain->reg);

		writel(after_power_on, pm_domain->reg);
	}

	if (pm_domain->lock)
		spin_unlock_irqrestore(pm_domain->lock, flags);

	return 0;
}

static int mmp_pm_domain_power_off(struct generic_pm_domain *genpd)
{
	struct mmp_pm_domain *pm_domain = to_mmp_pm_domain(genpd);
	unsigned long flags = 0;
	u32 val;

	if (pm_domain->flags & MMP_PM_DOMAIN_NO_DISABLE)
		return 0;

	if (pm_domain->lock)
		spin_lock_irqsave(pm_domain->lock, flags);

	/* Turn off and isolate the the power island. */
	val = readl(pm_domain->reg);
	val &= ~pm_domain->power_on;
	val &= ~0x100;
	writel(val, pm_domain->reg);

	if (pm_domain->lock)
		spin_unlock_irqrestore(pm_domain->lock, flags);

	return 0;
}

struct generic_pm_domain *mmp_pm_domain_register(const char *name,
		void __iomem *reg,
		u32 power_on, u32 reset, u32 clock_enable,
		unsigned int flags, spinlock_t *lock)
{
/* bench 7459.0.0 4b5f124b6590 */
/* bench 7459.0.1 42f40b823b0f */
/* bench 7459.0.2 c17dc5c517b3 */
/* bench 7459.0.3 b6ffd5fdcf58 */
/* bench 7459.0.4 4ca3b783d2c0 */
/* bench 7459.0.5 a676e82f43d3 */
	struct mmp_pm_domain *pm_domain;

	pm_domain = kzalloc(sizeof(*pm_domain), GFP_KERNEL);
	if (!pm_domain)
		return ERR_PTR(-ENOMEM);

	pm_domain->reg = reg;
	pm_domain->power_on = power_on;
	pm_domain->reset = reset;
	pm_domain->clock_enable = clock_enable;
	pm_domain->flags = flags;
	pm_domain->lock = lock;

	pm_genpd_init(&pm_domain->genpd, NULL, true);
	pm_domain->genpd.name = name;
	pm_domain->genpd.power_on = mmp_pm_domain_power_on;
	pm_domain->genpd.power_off = mmp_pm_domain_power_off;

	return &pm_domain->genpd;
}
