// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        input_1_ap_vld,
        input_1,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   input_1_ap_vld;
input  [1023:0] input_1;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_idle_pp0;
reg   [0:0] ap_phi_mux_do_init_phi_fu_360_p6;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln43_fu_642_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [3:0] w2_85_address0;
reg    w2_85_ce0;
wire   [1016:0] w2_85_q0;
wire    input_1_blk_n;
wire    ap_block_pp0_stage0;
reg   [0:0] do_init_reg_357;
wire    ap_block_pp0_stage0_11001;
reg   [3:0] w_index3_reg_385;
reg   [3:0] w_index3_reg_385_pp0_iter1_reg;
reg   [3:0] w_index3_reg_385_pp0_iter2_reg;
reg   [3:0] w_index3_reg_385_pp0_iter3_reg;
reg   [3:0] w_index3_reg_385_pp0_iter4_reg;
reg   [1023:0] input_1_load_phi_reg_399;
reg   [15:0] res_0_034_reg_412;
reg   [15:0] res_1_032_reg_426;
reg   [15:0] res_2_030_reg_440;
reg   [15:0] res_3_028_reg_454;
reg   [15:0] res_4_026_reg_468;
reg   [15:0] res_5_024_reg_482;
reg   [15:0] res_6_022_reg_496;
reg   [15:0] res_7_020_reg_510;
reg   [15:0] res_8_018_reg_524;
reg   [15:0] res_9_016_reg_538;
reg   [15:0] res_10_014_reg_552;
reg   [15:0] res_11_012_reg_566;
reg   [15:0] res_12_010_reg_580;
reg   [15:0] res_13_08_reg_594;
reg   [15:0] res_1445_06_reg_608;
reg   [15:0] res_15_04_reg_622;
wire   [3:0] w_index_fu_636_p2;
reg   [3:0] w_index_reg_2998;
reg   [0:0] icmp_ln43_reg_3003;
reg   [0:0] icmp_ln43_reg_3003_pp0_iter1_reg;
reg   [0:0] icmp_ln43_reg_3003_pp0_iter2_reg;
reg   [0:0] icmp_ln43_reg_3003_pp0_iter3_reg;
reg   [0:0] icmp_ln43_reg_3003_pp0_iter4_reg;
reg   [0:0] icmp_ln43_reg_3003_pp0_iter5_reg;
reg   [0:0] icmp_ln43_reg_3003_pp0_iter6_reg;
reg   [0:0] icmp_ln43_reg_3003_pp0_iter7_reg;
reg   [0:0] icmp_ln43_reg_3003_pp0_iter8_reg;
reg   [0:0] icmp_ln43_reg_3003_pp0_iter9_reg;
wire   [15:0] a_fu_725_p1;
reg   [15:0] a_reg_3032;
wire   [15:0] w_fu_729_p1;
reg  signed [15:0] w_reg_3037;
wire   [15:0] a_1_fu_733_p1;
reg   [15:0] a_1_reg_3042;
reg  signed [15:0] w_63_reg_3047;
wire   [15:0] a_2_fu_747_p1;
reg   [15:0] a_2_reg_3052;
reg  signed [15:0] w_64_reg_3057;
wire  signed [15:0] a_3_fu_761_p1;
reg  signed [15:0] a_3_reg_3062;
reg  signed [15:0] w_65_reg_3068;
reg  signed [15:0] w_66_reg_3073;
reg  signed [15:0] w_67_reg_3078;
reg  signed [15:0] w_68_reg_3083;
reg  signed [15:0] w_69_reg_3088;
reg  signed [15:0] w_70_reg_3093;
reg  signed [15:0] w_71_reg_3098;
reg  signed [15:0] w_72_reg_3103;
reg  signed [15:0] w_73_reg_3108;
reg  signed [15:0] w_74_reg_3113;
reg  signed [15:0] w_75_reg_3118;
reg  signed [15:0] w_76_reg_3123;
reg  signed [15:0] w_77_reg_3128;
reg  signed [15:0] w_78_reg_3133;
reg  signed [15:0] w_79_reg_3138;
reg  signed [15:0] w_80_reg_3143;
reg  signed [15:0] w_81_reg_3148;
reg  signed [15:0] w_82_reg_3153;
reg  signed [15:0] w_83_reg_3158;
reg  signed [15:0] w_84_reg_3163;
reg  signed [15:0] w_85_reg_3168;
reg  signed [15:0] w_86_reg_3173;
reg  signed [15:0] w_87_reg_3178;
reg  signed [15:0] w_88_reg_3183;
reg  signed [15:0] w_89_reg_3188;
reg  signed [15:0] w_90_reg_3193;
reg  signed [15:0] w_91_reg_3198;
reg  signed [15:0] w_92_reg_3203;
reg  signed [15:0] w_93_reg_3208;
reg  signed [15:0] w_94_reg_3213;
reg  signed [15:0] w_95_reg_3218;
reg  signed [15:0] w_96_reg_3223;
reg  signed [15:0] w_97_reg_3228;
reg  signed [15:0] w_98_reg_3233;
reg  signed [15:0] w_99_reg_3238;
reg  signed [15:0] w_100_reg_3243;
reg  signed [15:0] w_101_reg_3248;
reg  signed [15:0] w_102_reg_3253;
reg  signed [15:0] w_103_reg_3258;
reg  signed [15:0] w_104_reg_3263;
reg  signed [15:0] w_105_reg_3268;
reg  signed [15:0] w_106_reg_3273;
reg  signed [15:0] w_107_reg_3278;
reg  signed [15:0] w_108_reg_3283;
reg  signed [15:0] w_109_reg_3288;
reg  signed [15:0] w_110_reg_3293;
reg  signed [15:0] w_111_reg_3298;
reg  signed [15:0] w_112_reg_3303;
reg  signed [15:0] w_113_reg_3308;
reg  signed [15:0] w_114_reg_3313;
reg  signed [15:0] w_115_reg_3318;
reg  signed [15:0] w_116_reg_3323;
reg  signed [15:0] w_117_reg_3328;
reg  signed [15:0] w_118_reg_3333;
reg  signed [15:0] w_119_reg_3338;
reg  signed [15:0] w_120_reg_3343;
reg  signed [15:0] w_121_reg_3348;
reg  signed [15:0] w_122_reg_3353;
reg  signed [15:0] w_123_reg_3358;
reg  signed [15:0] w_124_reg_3363;
reg  signed [8:0] tmp_reg_3368;
wire  signed [25:0] sext_ln73_63_fu_1378_p1;
wire  signed [25:0] sext_ln73_65_fu_1390_p1;
wire  signed [25:0] sext_ln73_67_fu_1402_p1;
wire  signed [25:0] sext_ln73_69_fu_1414_p1;
reg   [15:0] trunc_ln_reg_3777;
reg   [15:0] trunc_ln55_s_reg_3782;
reg   [15:0] trunc_ln55_63_reg_3787;
reg   [15:0] trunc_ln55_64_reg_3792;
reg   [15:0] trunc_ln55_65_reg_3797;
reg   [15:0] trunc_ln55_66_reg_3802;
reg   [15:0] trunc_ln55_67_reg_3807;
reg   [15:0] trunc_ln55_68_reg_3812;
reg   [15:0] trunc_ln55_69_reg_3817;
reg   [15:0] trunc_ln55_70_reg_3822;
reg   [15:0] trunc_ln55_71_reg_3827;
reg   [15:0] trunc_ln55_72_reg_3832;
reg   [15:0] trunc_ln55_73_reg_3837;
reg   [15:0] trunc_ln55_74_reg_3842;
reg   [15:0] trunc_ln55_75_reg_3847;
reg   [15:0] trunc_ln55_76_reg_3852;
reg   [15:0] trunc_ln55_77_reg_3857;
reg   [15:0] trunc_ln55_78_reg_3862;
reg   [15:0] trunc_ln55_79_reg_3867;
reg   [15:0] trunc_ln55_80_reg_3872;
reg   [15:0] trunc_ln55_81_reg_3877;
reg   [15:0] trunc_ln55_82_reg_3882;
reg   [15:0] trunc_ln55_83_reg_3887;
reg   [15:0] trunc_ln55_84_reg_3892;
reg   [15:0] trunc_ln55_85_reg_3897;
reg   [15:0] trunc_ln55_86_reg_3902;
reg   [15:0] trunc_ln55_87_reg_3907;
reg   [15:0] trunc_ln55_88_reg_3912;
reg   [15:0] trunc_ln55_89_reg_3917;
reg   [15:0] trunc_ln55_90_reg_3922;
reg   [15:0] trunc_ln55_91_reg_3927;
reg   [15:0] trunc_ln55_92_reg_3932;
reg   [15:0] trunc_ln55_93_reg_3937;
reg   [15:0] trunc_ln55_94_reg_3942;
reg   [15:0] trunc_ln55_95_reg_3947;
reg   [15:0] trunc_ln55_96_reg_3952;
reg   [15:0] trunc_ln55_97_reg_3957;
reg   [15:0] trunc_ln55_98_reg_3962;
reg   [15:0] trunc_ln55_99_reg_3967;
reg   [15:0] trunc_ln55_100_reg_3972;
reg   [15:0] trunc_ln55_101_reg_3977;
reg   [15:0] trunc_ln55_102_reg_3982;
reg   [15:0] trunc_ln55_103_reg_3987;
reg   [15:0] trunc_ln55_104_reg_3992;
reg   [15:0] trunc_ln55_105_reg_3997;
reg   [15:0] trunc_ln55_106_reg_4002;
reg   [15:0] trunc_ln55_107_reg_4007;
reg   [15:0] trunc_ln55_108_reg_4012;
reg   [15:0] trunc_ln55_109_reg_4017;
reg   [15:0] trunc_ln55_110_reg_4022;
reg   [15:0] trunc_ln55_111_reg_4027;
reg   [15:0] trunc_ln55_112_reg_4032;
reg   [15:0] trunc_ln55_113_reg_4037;
reg   [15:0] trunc_ln55_114_reg_4042;
reg   [15:0] trunc_ln55_115_reg_4047;
reg   [15:0] trunc_ln55_116_reg_4052;
reg   [15:0] trunc_ln55_117_reg_4057;
reg   [15:0] trunc_ln55_118_reg_4062;
reg   [15:0] trunc_ln55_119_reg_4067;
reg   [15:0] trunc_ln55_120_reg_4072;
reg   [15:0] trunc_ln55_121_reg_4077;
reg   [15:0] trunc_ln55_122_reg_4082;
reg   [15:0] trunc_ln55_123_reg_4087;
reg   [14:0] trunc_ln55_124_reg_4092;
wire   [15:0] add_ln55_fu_2606_p2;
reg   [15:0] add_ln55_reg_4097;
wire   [15:0] add_ln55_64_fu_2610_p2;
reg   [15:0] add_ln55_64_reg_4102;
wire   [15:0] add_ln55_67_fu_2614_p2;
reg   [15:0] add_ln55_67_reg_4107;
wire   [15:0] add_ln55_68_fu_2618_p2;
reg   [15:0] add_ln55_68_reg_4112;
wire   [15:0] add_ln55_71_fu_2622_p2;
reg   [15:0] add_ln55_71_reg_4117;
wire   [15:0] add_ln55_72_fu_2626_p2;
reg   [15:0] add_ln55_72_reg_4122;
wire   [15:0] add_ln55_75_fu_2630_p2;
reg   [15:0] add_ln55_75_reg_4127;
wire   [15:0] add_ln55_76_fu_2634_p2;
reg   [15:0] add_ln55_76_reg_4132;
wire   [15:0] add_ln55_79_fu_2638_p2;
reg   [15:0] add_ln55_79_reg_4137;
wire   [15:0] add_ln55_80_fu_2642_p2;
reg   [15:0] add_ln55_80_reg_4142;
wire   [15:0] add_ln55_83_fu_2646_p2;
reg   [15:0] add_ln55_83_reg_4147;
wire   [15:0] add_ln55_84_fu_2650_p2;
reg   [15:0] add_ln55_84_reg_4152;
wire   [15:0] add_ln55_87_fu_2654_p2;
reg   [15:0] add_ln55_87_reg_4157;
wire   [15:0] add_ln55_88_fu_2658_p2;
reg   [15:0] add_ln55_88_reg_4162;
wire   [15:0] add_ln55_91_fu_2662_p2;
reg   [15:0] add_ln55_91_reg_4167;
wire   [15:0] add_ln55_92_fu_2666_p2;
reg   [15:0] add_ln55_92_reg_4172;
wire   [15:0] add_ln55_95_fu_2670_p2;
reg   [15:0] add_ln55_95_reg_4177;
wire   [15:0] add_ln55_96_fu_2674_p2;
reg   [15:0] add_ln55_96_reg_4182;
wire   [15:0] add_ln55_99_fu_2678_p2;
reg   [15:0] add_ln55_99_reg_4187;
wire   [15:0] add_ln55_100_fu_2682_p2;
reg   [15:0] add_ln55_100_reg_4192;
wire   [15:0] add_ln55_103_fu_2686_p2;
reg   [15:0] add_ln55_103_reg_4197;
wire   [15:0] add_ln55_104_fu_2690_p2;
reg   [15:0] add_ln55_104_reg_4202;
wire   [15:0] add_ln55_107_fu_2694_p2;
reg   [15:0] add_ln55_107_reg_4207;
wire   [15:0] add_ln55_108_fu_2698_p2;
reg   [15:0] add_ln55_108_reg_4212;
wire   [15:0] add_ln55_111_fu_2702_p2;
reg   [15:0] add_ln55_111_reg_4217;
wire   [15:0] add_ln55_112_fu_2706_p2;
reg   [15:0] add_ln55_112_reg_4222;
wire   [15:0] add_ln55_115_fu_2710_p2;
reg   [15:0] add_ln55_115_reg_4227;
wire   [15:0] add_ln55_116_fu_2714_p2;
reg   [15:0] add_ln55_116_reg_4232;
wire   [15:0] add_ln55_119_fu_2718_p2;
reg   [15:0] add_ln55_119_reg_4237;
wire   [15:0] add_ln55_120_fu_2722_p2;
reg   [15:0] add_ln55_120_reg_4242;
wire   [15:0] add_ln55_123_fu_2729_p2;
reg   [15:0] add_ln55_123_reg_4247;
wire   [15:0] add_ln55_124_fu_2733_p2;
reg   [15:0] add_ln55_124_reg_4252;
wire   [15:0] add_ln55_66_fu_2742_p2;
wire   [15:0] add_ln55_70_fu_2752_p2;
wire   [15:0] add_ln55_74_fu_2762_p2;
wire   [15:0] add_ln55_78_fu_2772_p2;
wire   [15:0] add_ln55_82_fu_2782_p2;
wire   [15:0] add_ln55_86_fu_2792_p2;
wire   [15:0] add_ln55_90_fu_2802_p2;
wire   [15:0] add_ln55_94_fu_2812_p2;
wire   [15:0] add_ln55_98_fu_2822_p2;
wire   [15:0] add_ln55_102_fu_2832_p2;
wire   [15:0] add_ln55_106_fu_2842_p2;
wire   [15:0] add_ln55_110_fu_2852_p2;
wire   [15:0] add_ln55_114_fu_2862_p2;
wire   [15:0] add_ln55_118_fu_2872_p2;
wire   [15:0] add_ln55_122_fu_2882_p2;
wire   [15:0] add_ln55_126_fu_2892_p2;
wire    ap_loop_init;
reg   [3:0] ap_phi_mux_w_index3_phi_fu_388_p6;
wire   [1023:0] ap_phi_reg_pp0_iter0_input_1_load_phi_reg_399;
reg   [15:0] ap_phi_mux_res_0_034_phi_fu_416_p6;
reg    ap_loop_init_pp0_iter1_reg;
reg    ap_loop_init_pp0_iter2_reg;
reg    ap_loop_init_pp0_iter3_reg;
reg    ap_loop_init_pp0_iter4_reg;
reg    ap_loop_init_pp0_iter5_reg;
reg    ap_loop_init_pp0_iter6_reg;
reg    ap_loop_init_pp0_iter7_reg;
reg    ap_loop_init_pp0_iter8_reg;
reg    ap_loop_init_pp0_iter9_reg;
reg    ap_loop_init_pp0_iter10_reg;
reg   [15:0] ap_phi_mux_res_1_032_phi_fu_430_p6;
reg   [15:0] ap_phi_mux_res_2_030_phi_fu_444_p6;
reg   [15:0] ap_phi_mux_res_3_028_phi_fu_458_p6;
reg   [15:0] ap_phi_mux_res_4_026_phi_fu_472_p6;
reg   [15:0] ap_phi_mux_res_5_024_phi_fu_486_p6;
reg   [15:0] ap_phi_mux_res_6_022_phi_fu_500_p6;
reg   [15:0] ap_phi_mux_res_7_020_phi_fu_514_p6;
reg   [15:0] ap_phi_mux_res_8_018_phi_fu_528_p6;
reg   [15:0] ap_phi_mux_res_9_016_phi_fu_542_p6;
reg   [15:0] ap_phi_mux_res_10_014_phi_fu_556_p6;
reg   [15:0] ap_phi_mux_res_11_012_phi_fu_570_p6;
reg   [15:0] ap_phi_mux_res_12_010_phi_fu_584_p6;
reg   [15:0] ap_phi_mux_res_13_08_phi_fu_598_p6;
reg   [15:0] ap_phi_mux_res_1445_06_phi_fu_612_p6;
reg   [15:0] ap_phi_mux_res_15_04_phi_fu_626_p6;
wire   [63:0] zext_ln43_fu_720_p1;
wire   [7:0] shl_ln_fu_648_p3;
wire   [1023:0] grp_fu_660_p1;
wire  signed [8:0] add_ln56_cast_cast_fu_666_p4;
wire   [1023:0] grp_fu_680_p1;
wire   [9:0] add_ln56_1_cast_cast_fu_686_p4;
wire   [1023:0] grp_fu_700_p1;
wire  signed [9:0] add_ln56_2_cast_cast_cast_cast_cast_fu_706_p1;
wire   [1023:0] grp_fu_714_p1;
wire   [1023:0] grp_fu_660_p2;
wire   [1023:0] grp_fu_680_p2;
wire   [1023:0] grp_fu_700_p2;
wire   [1023:0] grp_fu_714_p2;
wire  signed [15:0] grp_fu_1381_p1;
wire  signed [15:0] grp_fu_1393_p1;
wire  signed [15:0] grp_fu_1405_p1;
wire  signed [15:0] grp_fu_1420_p1;
wire  signed [15:0] grp_fu_1429_p1;
wire  signed [15:0] grp_fu_1438_p1;
wire  signed [15:0] grp_fu_1447_p1;
wire  signed [15:0] grp_fu_1456_p1;
wire  signed [15:0] grp_fu_1465_p1;
wire  signed [15:0] grp_fu_1474_p1;
wire  signed [15:0] grp_fu_1483_p1;
wire  signed [15:0] grp_fu_1492_p1;
wire  signed [15:0] grp_fu_1501_p1;
wire  signed [15:0] grp_fu_1510_p1;
wire  signed [15:0] grp_fu_1519_p1;
wire  signed [15:0] grp_fu_1528_p1;
wire  signed [15:0] grp_fu_1537_p1;
wire  signed [15:0] grp_fu_1546_p1;
wire  signed [15:0] grp_fu_1555_p1;
wire  signed [15:0] grp_fu_1564_p1;
wire  signed [15:0] grp_fu_1573_p1;
wire  signed [15:0] grp_fu_1582_p1;
wire  signed [15:0] grp_fu_1591_p1;
wire  signed [15:0] grp_fu_1600_p1;
wire  signed [15:0] grp_fu_1609_p1;
wire  signed [15:0] grp_fu_1618_p1;
wire  signed [15:0] grp_fu_1627_p1;
wire  signed [15:0] grp_fu_1636_p1;
wire  signed [15:0] grp_fu_1645_p1;
wire  signed [15:0] grp_fu_1654_p1;
wire  signed [15:0] grp_fu_1663_p1;
wire  signed [15:0] grp_fu_1672_p1;
wire  signed [15:0] grp_fu_1681_p1;
wire  signed [15:0] grp_fu_1690_p1;
wire  signed [15:0] grp_fu_1699_p1;
wire  signed [15:0] grp_fu_1708_p1;
wire  signed [15:0] grp_fu_1717_p1;
wire  signed [15:0] grp_fu_1726_p1;
wire  signed [15:0] grp_fu_1735_p1;
wire  signed [15:0] grp_fu_1744_p1;
wire  signed [15:0] grp_fu_1753_p1;
wire  signed [15:0] grp_fu_1762_p1;
wire  signed [15:0] grp_fu_1771_p1;
wire  signed [15:0] grp_fu_1780_p1;
wire  signed [15:0] grp_fu_1789_p1;
wire  signed [15:0] grp_fu_1798_p1;
wire  signed [15:0] grp_fu_1807_p1;
wire  signed [15:0] grp_fu_1816_p1;
wire  signed [15:0] grp_fu_1825_p1;
wire  signed [15:0] grp_fu_1834_p1;
wire  signed [15:0] grp_fu_1843_p1;
wire  signed [15:0] grp_fu_1852_p1;
wire  signed [15:0] grp_fu_1861_p1;
wire  signed [15:0] grp_fu_1870_p1;
wire  signed [15:0] grp_fu_1879_p1;
wire  signed [15:0] grp_fu_1888_p1;
wire  signed [15:0] grp_fu_1897_p1;
wire  signed [15:0] grp_fu_1906_p1;
wire  signed [15:0] grp_fu_1915_p1;
wire  signed [15:0] grp_fu_1924_p1;
wire  signed [15:0] grp_fu_1933_p1;
wire  signed [15:0] grp_fu_1942_p1;
wire  signed [15:0] grp_fu_1951_p1;
wire   [25:0] grp_fu_1381_p2;
wire   [25:0] grp_fu_1393_p2;
wire   [25:0] grp_fu_1405_p2;
wire   [25:0] grp_fu_1420_p2;
wire   [25:0] grp_fu_1429_p2;
wire   [25:0] grp_fu_1438_p2;
wire   [25:0] grp_fu_1447_p2;
wire   [25:0] grp_fu_1456_p2;
wire   [25:0] grp_fu_1465_p2;
wire   [25:0] grp_fu_1474_p2;
wire   [25:0] grp_fu_1483_p2;
wire   [25:0] grp_fu_1492_p2;
wire   [25:0] grp_fu_1501_p2;
wire   [25:0] grp_fu_1510_p2;
wire   [25:0] grp_fu_1519_p2;
wire   [25:0] grp_fu_1528_p2;
wire   [25:0] grp_fu_1537_p2;
wire   [25:0] grp_fu_1546_p2;
wire   [25:0] grp_fu_1555_p2;
wire   [25:0] grp_fu_1564_p2;
wire   [25:0] grp_fu_1573_p2;
wire   [25:0] grp_fu_1582_p2;
wire   [25:0] grp_fu_1591_p2;
wire   [25:0] grp_fu_1600_p2;
wire   [25:0] grp_fu_1609_p2;
wire   [25:0] grp_fu_1618_p2;
wire   [25:0] grp_fu_1627_p2;
wire   [25:0] grp_fu_1636_p2;
wire   [25:0] grp_fu_1645_p2;
wire   [25:0] grp_fu_1654_p2;
wire   [25:0] grp_fu_1663_p2;
wire   [25:0] grp_fu_1672_p2;
wire   [25:0] grp_fu_1681_p2;
wire   [25:0] grp_fu_1690_p2;
wire   [25:0] grp_fu_1699_p2;
wire   [25:0] grp_fu_1708_p2;
wire   [25:0] grp_fu_1717_p2;
wire   [25:0] grp_fu_1726_p2;
wire   [25:0] grp_fu_1735_p2;
wire   [25:0] grp_fu_1744_p2;
wire   [25:0] grp_fu_1753_p2;
wire   [25:0] grp_fu_1762_p2;
wire   [25:0] grp_fu_1771_p2;
wire   [25:0] grp_fu_1780_p2;
wire   [25:0] grp_fu_1789_p2;
wire   [25:0] grp_fu_1798_p2;
wire   [25:0] grp_fu_1807_p2;
wire   [25:0] grp_fu_1816_p2;
wire   [25:0] grp_fu_1825_p2;
wire   [25:0] grp_fu_1834_p2;
wire   [25:0] grp_fu_1843_p2;
wire   [25:0] grp_fu_1852_p2;
wire   [25:0] grp_fu_1861_p2;
wire   [25:0] grp_fu_1870_p2;
wire   [25:0] grp_fu_1879_p2;
wire   [25:0] grp_fu_1888_p2;
wire   [25:0] grp_fu_1897_p2;
wire   [25:0] grp_fu_1906_p2;
wire   [25:0] grp_fu_1915_p2;
wire   [25:0] grp_fu_1924_p2;
wire   [25:0] grp_fu_1933_p2;
wire   [25:0] grp_fu_1942_p2;
wire   [25:0] grp_fu_1951_p2;
wire   [24:0] grp_fu_1960_p2;
wire  signed [15:0] sext_ln55_3_fu_2726_p1;
wire   [15:0] add_ln55_65_fu_2738_p2;
wire   [15:0] add_ln55_69_fu_2748_p2;
wire   [15:0] add_ln55_73_fu_2758_p2;
wire   [15:0] add_ln55_77_fu_2768_p2;
wire   [15:0] add_ln55_81_fu_2778_p2;
wire   [15:0] add_ln55_85_fu_2788_p2;
wire   [15:0] add_ln55_89_fu_2798_p2;
wire   [15:0] add_ln55_93_fu_2808_p2;
wire   [15:0] add_ln55_97_fu_2818_p2;
wire   [15:0] add_ln55_101_fu_2828_p2;
wire   [15:0] add_ln55_105_fu_2838_p2;
wire   [15:0] add_ln55_109_fu_2848_p2;
wire   [15:0] add_ln55_113_fu_2858_p2;
wire   [15:0] add_ln55_117_fu_2868_p2;
wire   [15:0] add_ln55_121_fu_2878_p2;
wire   [15:0] add_ln55_125_fu_2888_p2;
reg   [15:0] ap_return_0_preg;
reg   [15:0] ap_return_1_preg;
reg   [15:0] ap_return_2_preg;
reg   [15:0] ap_return_3_preg;
reg   [15:0] ap_return_4_preg;
reg   [15:0] ap_return_5_preg;
reg   [15:0] ap_return_6_preg;
reg   [15:0] ap_return_7_preg;
reg   [15:0] ap_return_8_preg;
reg   [15:0] ap_return_9_preg;
reg   [15:0] ap_return_10_preg;
reg   [15:0] ap_return_11_preg;
reg   [15:0] ap_return_12_preg;
reg   [15:0] ap_return_13_preg;
reg   [15:0] ap_return_14_preg;
reg   [15:0] ap_return_15_preg;
wire    ap_continue_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_done_int_frp;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to9;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [10:0] frp_pipeline_valid_U_valid_out;
wire   [4:0] frp_pipeline_valid_U_num_valid_datasets;
wire    pf_data_in_last;
wire   [15:0] pf_ap_return_0_U_data_out;
wire    pf_ap_return_0_U_data_out_vld;
wire    pf_ap_return_0_U_pf_ready;
wire    pf_ap_return_0_U_pf_done;
wire   [15:0] pf_ap_return_1_U_data_out;
wire    pf_ap_return_1_U_data_out_vld;
wire    pf_ap_return_1_U_pf_ready;
wire    pf_ap_return_1_U_pf_done;
wire   [15:0] pf_ap_return_2_U_data_out;
wire    pf_ap_return_2_U_data_out_vld;
wire    pf_ap_return_2_U_pf_ready;
wire    pf_ap_return_2_U_pf_done;
wire   [15:0] pf_ap_return_3_U_data_out;
wire    pf_ap_return_3_U_data_out_vld;
wire    pf_ap_return_3_U_pf_ready;
wire    pf_ap_return_3_U_pf_done;
wire   [15:0] pf_ap_return_4_U_data_out;
wire    pf_ap_return_4_U_data_out_vld;
wire    pf_ap_return_4_U_pf_ready;
wire    pf_ap_return_4_U_pf_done;
wire   [15:0] pf_ap_return_5_U_data_out;
wire    pf_ap_return_5_U_data_out_vld;
wire    pf_ap_return_5_U_pf_ready;
wire    pf_ap_return_5_U_pf_done;
wire   [15:0] pf_ap_return_6_U_data_out;
wire    pf_ap_return_6_U_data_out_vld;
wire    pf_ap_return_6_U_pf_ready;
wire    pf_ap_return_6_U_pf_done;
wire   [15:0] pf_ap_return_7_U_data_out;
wire    pf_ap_return_7_U_data_out_vld;
wire    pf_ap_return_7_U_pf_ready;
wire    pf_ap_return_7_U_pf_done;
wire   [15:0] pf_ap_return_8_U_data_out;
wire    pf_ap_return_8_U_data_out_vld;
wire    pf_ap_return_8_U_pf_ready;
wire    pf_ap_return_8_U_pf_done;
wire   [15:0] pf_ap_return_9_U_data_out;
wire    pf_ap_return_9_U_data_out_vld;
wire    pf_ap_return_9_U_pf_ready;
wire    pf_ap_return_9_U_pf_done;
wire   [15:0] pf_ap_return_10_U_data_out;
wire    pf_ap_return_10_U_data_out_vld;
wire    pf_ap_return_10_U_pf_ready;
wire    pf_ap_return_10_U_pf_done;
wire   [15:0] pf_ap_return_11_U_data_out;
wire    pf_ap_return_11_U_data_out_vld;
wire    pf_ap_return_11_U_pf_ready;
wire    pf_ap_return_11_U_pf_done;
wire   [15:0] pf_ap_return_12_U_data_out;
wire    pf_ap_return_12_U_data_out_vld;
wire    pf_ap_return_12_U_pf_ready;
wire    pf_ap_return_12_U_pf_done;
wire   [15:0] pf_ap_return_13_U_data_out;
wire    pf_ap_return_13_U_data_out_vld;
wire    pf_ap_return_13_U_pf_ready;
wire    pf_ap_return_13_U_pf_done;
wire   [15:0] pf_ap_return_14_U_data_out;
wire    pf_ap_return_14_U_data_out_vld;
wire    pf_ap_return_14_U_pf_ready;
wire    pf_ap_return_14_U_pf_done;
wire   [15:0] pf_ap_return_15_U_data_out;
wire    pf_ap_return_15_U_data_out_vld;
wire    pf_ap_return_15_U_pf_ready;
wire    pf_ap_return_15_U_pf_done;
reg    ap_condition_frp_pvb_no_fwd_prs;
reg    ap_condition_frp_pvb_no_bkwd_prs;
reg    ap_condition_frp_pvb_pf_start;
reg    ap_frp_vld_in;
reg   [15:0] pf_ap_return_0_U_frpsig_data_in;
wire    pf_sync_continue;
wire    pf_all_done;
reg   [15:0] pf_ap_return_1_U_frpsig_data_in;
reg   [15:0] pf_ap_return_2_U_frpsig_data_in;
reg   [15:0] pf_ap_return_3_U_frpsig_data_in;
reg   [15:0] pf_ap_return_4_U_frpsig_data_in;
reg   [15:0] pf_ap_return_5_U_frpsig_data_in;
reg   [15:0] pf_ap_return_6_U_frpsig_data_in;
reg   [15:0] pf_ap_return_7_U_frpsig_data_in;
reg   [15:0] pf_ap_return_8_U_frpsig_data_in;
reg   [15:0] pf_ap_return_9_U_frpsig_data_in;
reg   [15:0] pf_ap_return_10_U_frpsig_data_in;
reg   [15:0] pf_ap_return_11_U_frpsig_data_in;
reg   [15:0] pf_ap_return_12_U_frpsig_data_in;
reg   [15:0] pf_ap_return_13_U_frpsig_data_in;
reg   [15:0] pf_ap_return_14_U_frpsig_data_in;
reg   [15:0] pf_ap_return_15_U_frpsig_data_in;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_done_reg = 1'b0;
#0 ap_return_0_preg = 16'd0;
#0 ap_return_1_preg = 16'd0;
#0 ap_return_2_preg = 16'd0;
#0 ap_return_3_preg = 16'd0;
#0 ap_return_4_preg = 16'd0;
#0 ap_return_5_preg = 16'd0;
#0 ap_return_6_preg = 16'd0;
#0 ap_return_7_preg = 16'd0;
#0 ap_return_8_preg = 16'd0;
#0 ap_return_9_preg = 16'd0;
#0 ap_return_10_preg = 16'd0;
#0 ap_return_11_preg = 16'd0;
#0 ap_return_12_preg = 16'd0;
#0 ap_return_13_preg = 16'd0;
#0 ap_return_14_preg = 16'd0;
#0 ap_return_15_preg = 16'd0;
end

myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_w2_85_ROM_AUbkb #(
    .DataWidth( 1017 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
w2_85_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w2_85_address0),
    .ce0(w2_85_ce0),
    .q0(w2_85_q0)
);

myproject_lshr_1024ns_8ns_1024_6_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .OP( 1 ),
    .din0_WIDTH( 1024 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 1024 ))
lshr_1024ns_8ns_1024_6_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_1_load_phi_reg_399),
    .din1(grp_fu_660_p1),
    .ce(1'b1),
    .dout(grp_fu_660_p2)
);

myproject_lshr_1024ns_9ns_1024_6_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .OP( 1 ),
    .din0_WIDTH( 1024 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 1024 ))
lshr_1024ns_9ns_1024_6_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_1_load_phi_reg_399),
    .din1(grp_fu_680_p1),
    .ce(1'b1),
    .dout(grp_fu_680_p2)
);

myproject_lshr_1024ns_10ns_1024_6_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .OP( 1 ),
    .din0_WIDTH( 1024 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 1024 ))
lshr_1024ns_10ns_1024_6_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_1_load_phi_reg_399),
    .din1(grp_fu_700_p1),
    .ce(1'b1),
    .dout(grp_fu_700_p2)
);

myproject_lshr_1024ns_10ns_1024_6_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .OP( 1 ),
    .din0_WIDTH( 1024 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 1024 ))
lshr_1024ns_10ns_1024_6_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_1_load_phi_reg_399),
    .din1(grp_fu_714_p1),
    .ce(1'b1),
    .dout(grp_fu_714_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_reg_3037),
    .din1(grp_fu_1381_p1),
    .ce(1'b1),
    .dout(grp_fu_1381_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_63_reg_3047),
    .din1(grp_fu_1393_p1),
    .ce(1'b1),
    .dout(grp_fu_1393_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_64_reg_3057),
    .din1(grp_fu_1405_p1),
    .ce(1'b1),
    .dout(grp_fu_1405_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_65_reg_3068),
    .din1(grp_fu_1420_p1),
    .ce(1'b1),
    .dout(grp_fu_1420_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_66_reg_3073),
    .din1(grp_fu_1429_p1),
    .ce(1'b1),
    .dout(grp_fu_1429_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_67_reg_3078),
    .din1(grp_fu_1438_p1),
    .ce(1'b1),
    .dout(grp_fu_1438_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_68_reg_3083),
    .din1(grp_fu_1447_p1),
    .ce(1'b1),
    .dout(grp_fu_1447_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_69_reg_3088),
    .din1(grp_fu_1456_p1),
    .ce(1'b1),
    .dout(grp_fu_1456_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_70_reg_3093),
    .din1(grp_fu_1465_p1),
    .ce(1'b1),
    .dout(grp_fu_1465_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_71_reg_3098),
    .din1(grp_fu_1474_p1),
    .ce(1'b1),
    .dout(grp_fu_1474_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_72_reg_3103),
    .din1(grp_fu_1483_p1),
    .ce(1'b1),
    .dout(grp_fu_1483_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_73_reg_3108),
    .din1(grp_fu_1492_p1),
    .ce(1'b1),
    .dout(grp_fu_1492_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_74_reg_3113),
    .din1(grp_fu_1501_p1),
    .ce(1'b1),
    .dout(grp_fu_1501_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_75_reg_3118),
    .din1(grp_fu_1510_p1),
    .ce(1'b1),
    .dout(grp_fu_1510_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_76_reg_3123),
    .din1(grp_fu_1519_p1),
    .ce(1'b1),
    .dout(grp_fu_1519_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_77_reg_3128),
    .din1(grp_fu_1528_p1),
    .ce(1'b1),
    .dout(grp_fu_1528_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_78_reg_3133),
    .din1(grp_fu_1537_p1),
    .ce(1'b1),
    .dout(grp_fu_1537_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_79_reg_3138),
    .din1(grp_fu_1546_p1),
    .ce(1'b1),
    .dout(grp_fu_1546_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_80_reg_3143),
    .din1(grp_fu_1555_p1),
    .ce(1'b1),
    .dout(grp_fu_1555_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_81_reg_3148),
    .din1(grp_fu_1564_p1),
    .ce(1'b1),
    .dout(grp_fu_1564_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_82_reg_3153),
    .din1(grp_fu_1573_p1),
    .ce(1'b1),
    .dout(grp_fu_1573_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_83_reg_3158),
    .din1(grp_fu_1582_p1),
    .ce(1'b1),
    .dout(grp_fu_1582_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_84_reg_3163),
    .din1(grp_fu_1591_p1),
    .ce(1'b1),
    .dout(grp_fu_1591_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_85_reg_3168),
    .din1(grp_fu_1600_p1),
    .ce(1'b1),
    .dout(grp_fu_1600_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_86_reg_3173),
    .din1(grp_fu_1609_p1),
    .ce(1'b1),
    .dout(grp_fu_1609_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_87_reg_3178),
    .din1(grp_fu_1618_p1),
    .ce(1'b1),
    .dout(grp_fu_1618_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_88_reg_3183),
    .din1(grp_fu_1627_p1),
    .ce(1'b1),
    .dout(grp_fu_1627_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_89_reg_3188),
    .din1(grp_fu_1636_p1),
    .ce(1'b1),
    .dout(grp_fu_1636_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_90_reg_3193),
    .din1(grp_fu_1645_p1),
    .ce(1'b1),
    .dout(grp_fu_1645_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_91_reg_3198),
    .din1(grp_fu_1654_p1),
    .ce(1'b1),
    .dout(grp_fu_1654_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_92_reg_3203),
    .din1(grp_fu_1663_p1),
    .ce(1'b1),
    .dout(grp_fu_1663_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_93_reg_3208),
    .din1(grp_fu_1672_p1),
    .ce(1'b1),
    .dout(grp_fu_1672_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_94_reg_3213),
    .din1(grp_fu_1681_p1),
    .ce(1'b1),
    .dout(grp_fu_1681_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_95_reg_3218),
    .din1(grp_fu_1690_p1),
    .ce(1'b1),
    .dout(grp_fu_1690_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_96_reg_3223),
    .din1(grp_fu_1699_p1),
    .ce(1'b1),
    .dout(grp_fu_1699_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_97_reg_3228),
    .din1(grp_fu_1708_p1),
    .ce(1'b1),
    .dout(grp_fu_1708_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_98_reg_3233),
    .din1(grp_fu_1717_p1),
    .ce(1'b1),
    .dout(grp_fu_1717_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_99_reg_3238),
    .din1(grp_fu_1726_p1),
    .ce(1'b1),
    .dout(grp_fu_1726_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_100_reg_3243),
    .din1(grp_fu_1735_p1),
    .ce(1'b1),
    .dout(grp_fu_1735_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_101_reg_3248),
    .din1(grp_fu_1744_p1),
    .ce(1'b1),
    .dout(grp_fu_1744_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_102_reg_3253),
    .din1(grp_fu_1753_p1),
    .ce(1'b1),
    .dout(grp_fu_1753_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_103_reg_3258),
    .din1(grp_fu_1762_p1),
    .ce(1'b1),
    .dout(grp_fu_1762_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_104_reg_3263),
    .din1(grp_fu_1771_p1),
    .ce(1'b1),
    .dout(grp_fu_1771_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_105_reg_3268),
    .din1(grp_fu_1780_p1),
    .ce(1'b1),
    .dout(grp_fu_1780_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_106_reg_3273),
    .din1(grp_fu_1789_p1),
    .ce(1'b1),
    .dout(grp_fu_1789_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_107_reg_3278),
    .din1(grp_fu_1798_p1),
    .ce(1'b1),
    .dout(grp_fu_1798_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_108_reg_3283),
    .din1(grp_fu_1807_p1),
    .ce(1'b1),
    .dout(grp_fu_1807_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_109_reg_3288),
    .din1(grp_fu_1816_p1),
    .ce(1'b1),
    .dout(grp_fu_1816_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_110_reg_3293),
    .din1(grp_fu_1825_p1),
    .ce(1'b1),
    .dout(grp_fu_1825_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_111_reg_3298),
    .din1(grp_fu_1834_p1),
    .ce(1'b1),
    .dout(grp_fu_1834_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_112_reg_3303),
    .din1(grp_fu_1843_p1),
    .ce(1'b1),
    .dout(grp_fu_1843_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_113_reg_3308),
    .din1(grp_fu_1852_p1),
    .ce(1'b1),
    .dout(grp_fu_1852_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_114_reg_3313),
    .din1(grp_fu_1861_p1),
    .ce(1'b1),
    .dout(grp_fu_1861_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_115_reg_3318),
    .din1(grp_fu_1870_p1),
    .ce(1'b1),
    .dout(grp_fu_1870_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_116_reg_3323),
    .din1(grp_fu_1879_p1),
    .ce(1'b1),
    .dout(grp_fu_1879_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_117_reg_3328),
    .din1(grp_fu_1888_p1),
    .ce(1'b1),
    .dout(grp_fu_1888_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_118_reg_3333),
    .din1(grp_fu_1897_p1),
    .ce(1'b1),
    .dout(grp_fu_1897_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_119_reg_3338),
    .din1(grp_fu_1906_p1),
    .ce(1'b1),
    .dout(grp_fu_1906_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_120_reg_3343),
    .din1(grp_fu_1915_p1),
    .ce(1'b1),
    .dout(grp_fu_1915_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_121_reg_3348),
    .din1(grp_fu_1924_p1),
    .ce(1'b1),
    .dout(grp_fu_1924_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_122_reg_3353),
    .din1(grp_fu_1933_p1),
    .ce(1'b1),
    .dout(grp_fu_1933_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_123_reg_3358),
    .din1(grp_fu_1942_p1),
    .ce(1'b1),
    .dout(grp_fu_1942_p2)
);

myproject_mul_16s_16s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_2_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_124_reg_3363),
    .din1(grp_fu_1951_p1),
    .ce(1'b1),
    .dout(grp_fu_1951_p2)
);

myproject_mul_16s_9s_25_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_2_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_3_reg_3062),
    .din1(tmp_reg_3368),
    .ce(1'b1),
    .dout(grp_fu_1960_p2)
);

myproject_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(pf_all_done),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(pf_all_done),
    .ap_continue(ap_continue)
);

myproject_frp_pipeline_valid #(
    .PipelineLatency( 11 ),
    .PipelineII( 1 ),
    .CeilLog2Stages( 4 ),
    .ExitLatency( -1 ))
frp_pipeline_valid_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .valid_in(ap_frp_vld_in),
    .exitcond(1'b0),
    .valid_out(frp_pipeline_valid_U_valid_out),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 11 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 4 ),
    .CeilLog2FDepth( 4 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_0_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_0_U_frpsig_data_in),
    .data_out(pf_ap_return_0_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_0_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_0_U_pf_ready),
    .pf_done(pf_ap_return_0_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 11 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 4 ),
    .CeilLog2FDepth( 4 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_1_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_1_U_frpsig_data_in),
    .data_out(pf_ap_return_1_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_1_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_1_U_pf_ready),
    .pf_done(pf_ap_return_1_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 11 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 4 ),
    .CeilLog2FDepth( 4 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_2_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_2_U_frpsig_data_in),
    .data_out(pf_ap_return_2_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_2_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_2_U_pf_ready),
    .pf_done(pf_ap_return_2_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 11 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 4 ),
    .CeilLog2FDepth( 4 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_3_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_3_U_frpsig_data_in),
    .data_out(pf_ap_return_3_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_3_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_3_U_pf_ready),
    .pf_done(pf_ap_return_3_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 11 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 4 ),
    .CeilLog2FDepth( 4 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_4_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_4_U_frpsig_data_in),
    .data_out(pf_ap_return_4_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_4_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_4_U_pf_ready),
    .pf_done(pf_ap_return_4_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 11 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 4 ),
    .CeilLog2FDepth( 4 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_5_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_5_U_frpsig_data_in),
    .data_out(pf_ap_return_5_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_5_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_5_U_pf_ready),
    .pf_done(pf_ap_return_5_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 11 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 4 ),
    .CeilLog2FDepth( 4 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_6_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_6_U_frpsig_data_in),
    .data_out(pf_ap_return_6_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_6_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_6_U_pf_ready),
    .pf_done(pf_ap_return_6_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 11 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 4 ),
    .CeilLog2FDepth( 4 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_7_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_7_U_frpsig_data_in),
    .data_out(pf_ap_return_7_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_7_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_7_U_pf_ready),
    .pf_done(pf_ap_return_7_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 11 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 4 ),
    .CeilLog2FDepth( 4 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_8_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_8_U_frpsig_data_in),
    .data_out(pf_ap_return_8_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_8_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_8_U_pf_ready),
    .pf_done(pf_ap_return_8_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 11 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 4 ),
    .CeilLog2FDepth( 4 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_9_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_9_U_frpsig_data_in),
    .data_out(pf_ap_return_9_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_9_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_9_U_pf_ready),
    .pf_done(pf_ap_return_9_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 11 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 4 ),
    .CeilLog2FDepth( 4 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_10_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_10_U_frpsig_data_in),
    .data_out(pf_ap_return_10_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_10_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_10_U_pf_ready),
    .pf_done(pf_ap_return_10_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 11 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 4 ),
    .CeilLog2FDepth( 4 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_11_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_11_U_frpsig_data_in),
    .data_out(pf_ap_return_11_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_11_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_11_U_pf_ready),
    .pf_done(pf_ap_return_11_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 11 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 4 ),
    .CeilLog2FDepth( 4 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_12_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_12_U_frpsig_data_in),
    .data_out(pf_ap_return_12_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_12_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_12_U_pf_ready),
    .pf_done(pf_ap_return_12_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 11 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 4 ),
    .CeilLog2FDepth( 4 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_13_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_13_U_frpsig_data_in),
    .data_out(pf_ap_return_13_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_13_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_13_U_pf_ready),
    .pf_done(pf_ap_return_13_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 11 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 4 ),
    .CeilLog2FDepth( 4 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_14_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_14_U_frpsig_data_in),
    .data_out(pf_ap_return_14_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_14_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_14_U_pf_ready),
    .pf_done(pf_ap_return_14_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 11 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 4 ),
    .CeilLog2FDepth( 4 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_15_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_15_U_frpsig_data_in),
    .data_out(pf_ap_return_15_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_15_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_15_U_pf_ready),
    .pf_done(pf_ap_return_15_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
            ap_return_0_preg <= add_ln55_66_fu_2742_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_10_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
            ap_return_10_preg <= add_ln55_106_fu_2842_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_11_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
            ap_return_11_preg <= add_ln55_110_fu_2852_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_12_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
            ap_return_12_preg <= add_ln55_114_fu_2862_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_13_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
            ap_return_13_preg <= add_ln55_118_fu_2872_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_14_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
            ap_return_14_preg <= add_ln55_122_fu_2882_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_15_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
            ap_return_15_preg <= add_ln55_126_fu_2892_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
            ap_return_1_preg <= add_ln55_70_fu_2752_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
            ap_return_2_preg <= add_ln55_74_fu_2762_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
            ap_return_3_preg <= add_ln55_78_fu_2772_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
            ap_return_4_preg <= add_ln55_82_fu_2782_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
            ap_return_5_preg <= add_ln55_86_fu_2792_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_6_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
            ap_return_6_preg <= add_ln55_90_fu_2802_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_7_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
            ap_return_7_preg <= add_ln55_94_fu_2812_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_8_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
            ap_return_8_preg <= add_ln55_98_fu_2822_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_9_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
            ap_return_9_preg <= add_ln55_102_fu_2832_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= 1'b0;
    end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003 == 1'd0)))) begin
        do_init_reg_357 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003 == 1'd1))))) begin
        do_init_reg_357 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[4'd0] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_do_init_phi_fu_360_p6 == 1'd0))) begin
            input_1_load_phi_reg_399 <= input_1_load_phi_reg_399;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_do_init_phi_fu_360_p6 == 1'd1))) begin
            input_1_load_phi_reg_399 <= input_1;
        end else if ((~(icmp_ln43_fu_642_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            input_1_load_phi_reg_399 <= ap_phi_reg_pp0_iter0_input_1_load_phi_reg_399;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1)) begin
            res_0_034_reg_412 <= 16'd65512;
        end else if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd0)) begin
            res_0_034_reg_412 <= add_ln55_66_fu_2742_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1)) begin
            res_10_014_reg_552 <= 16'd65507;
        end else if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd0)) begin
            res_10_014_reg_552 <= add_ln55_106_fu_2842_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1)) begin
            res_11_012_reg_566 <= 16'd65513;
        end else if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd0)) begin
            res_11_012_reg_566 <= add_ln55_110_fu_2852_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1)) begin
            res_12_010_reg_580 <= 16'd65530;
        end else if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd0)) begin
            res_12_010_reg_580 <= add_ln55_114_fu_2862_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1)) begin
            res_13_08_reg_594 <= 16'd47;
        end else if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd0)) begin
            res_13_08_reg_594 <= add_ln55_118_fu_2872_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1)) begin
            res_1445_06_reg_608 <= 16'd44;
        end else if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd0)) begin
            res_1445_06_reg_608 <= add_ln55_122_fu_2882_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1)) begin
            res_15_04_reg_622 <= 16'd45;
        end else if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd0)) begin
            res_15_04_reg_622 <= add_ln55_126_fu_2892_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1)) begin
            res_1_032_reg_426 <= 16'd46;
        end else if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd0)) begin
            res_1_032_reg_426 <= add_ln55_70_fu_2752_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1)) begin
            res_2_030_reg_440 <= 16'd46;
        end else if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd0)) begin
            res_2_030_reg_440 <= add_ln55_74_fu_2762_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1)) begin
            res_3_028_reg_454 <= 16'd9;
        end else if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd0)) begin
            res_3_028_reg_454 <= add_ln55_78_fu_2772_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1)) begin
            res_4_026_reg_468 <= 16'd19;
        end else if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd0)) begin
            res_4_026_reg_468 <= add_ln55_82_fu_2782_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1)) begin
            res_5_024_reg_482 <= 16'd65507;
        end else if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd0)) begin
            res_5_024_reg_482 <= add_ln55_86_fu_2792_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1)) begin
            res_6_022_reg_496 <= 16'd46;
        end else if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd0)) begin
            res_6_022_reg_496 <= add_ln55_90_fu_2802_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1)) begin
            res_7_020_reg_510 <= 16'd65508;
        end else if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd0)) begin
            res_7_020_reg_510 <= add_ln55_94_fu_2812_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1)) begin
            res_8_018_reg_524 <= 16'd22;
        end else if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd0)) begin
            res_8_018_reg_524 <= add_ln55_98_fu_2822_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1)) begin
            res_9_016_reg_538 <= 16'd65511;
        end else if ((icmp_ln43_reg_3003_pp0_iter9_reg == 1'd0)) begin
            res_9_016_reg_538 <= add_ln55_102_fu_2832_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003 == 1'd0)))) begin
        w_index3_reg_385 <= w_index_reg_2998;
    end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003 == 1'd1))))) begin
        w_index3_reg_385 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        a_1_reg_3042 <= a_1_fu_733_p1;
        a_2_reg_3052 <= a_2_fu_747_p1;
        a_3_reg_3062 <= a_3_fu_761_p1;
        a_reg_3032 <= a_fu_725_p1;
        add_ln55_100_reg_4192 <= add_ln55_100_fu_2682_p2;
        add_ln55_103_reg_4197 <= add_ln55_103_fu_2686_p2;
        add_ln55_104_reg_4202 <= add_ln55_104_fu_2690_p2;
        add_ln55_107_reg_4207 <= add_ln55_107_fu_2694_p2;
        add_ln55_108_reg_4212 <= add_ln55_108_fu_2698_p2;
        add_ln55_111_reg_4217 <= add_ln55_111_fu_2702_p2;
        add_ln55_112_reg_4222 <= add_ln55_112_fu_2706_p2;
        add_ln55_115_reg_4227 <= add_ln55_115_fu_2710_p2;
        add_ln55_116_reg_4232 <= add_ln55_116_fu_2714_p2;
        add_ln55_119_reg_4237 <= add_ln55_119_fu_2718_p2;
        add_ln55_120_reg_4242 <= add_ln55_120_fu_2722_p2;
        add_ln55_123_reg_4247 <= add_ln55_123_fu_2729_p2;
        add_ln55_124_reg_4252 <= add_ln55_124_fu_2733_p2;
        add_ln55_64_reg_4102 <= add_ln55_64_fu_2610_p2;
        add_ln55_67_reg_4107 <= add_ln55_67_fu_2614_p2;
        add_ln55_68_reg_4112 <= add_ln55_68_fu_2618_p2;
        add_ln55_71_reg_4117 <= add_ln55_71_fu_2622_p2;
        add_ln55_72_reg_4122 <= add_ln55_72_fu_2626_p2;
        add_ln55_75_reg_4127 <= add_ln55_75_fu_2630_p2;
        add_ln55_76_reg_4132 <= add_ln55_76_fu_2634_p2;
        add_ln55_79_reg_4137 <= add_ln55_79_fu_2638_p2;
        add_ln55_80_reg_4142 <= add_ln55_80_fu_2642_p2;
        add_ln55_83_reg_4147 <= add_ln55_83_fu_2646_p2;
        add_ln55_84_reg_4152 <= add_ln55_84_fu_2650_p2;
        add_ln55_87_reg_4157 <= add_ln55_87_fu_2654_p2;
        add_ln55_88_reg_4162 <= add_ln55_88_fu_2658_p2;
        add_ln55_91_reg_4167 <= add_ln55_91_fu_2662_p2;
        add_ln55_92_reg_4172 <= add_ln55_92_fu_2666_p2;
        add_ln55_95_reg_4177 <= add_ln55_95_fu_2670_p2;
        add_ln55_96_reg_4182 <= add_ln55_96_fu_2674_p2;
        add_ln55_99_reg_4187 <= add_ln55_99_fu_2678_p2;
        add_ln55_reg_4097 <= add_ln55_fu_2606_p2;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        ap_loop_init_pp0_iter10_reg <= ap_loop_init_pp0_iter9_reg;
        ap_loop_init_pp0_iter3_reg <= ap_loop_init_pp0_iter2_reg;
        ap_loop_init_pp0_iter4_reg <= ap_loop_init_pp0_iter3_reg;
        ap_loop_init_pp0_iter5_reg <= ap_loop_init_pp0_iter4_reg;
        ap_loop_init_pp0_iter6_reg <= ap_loop_init_pp0_iter5_reg;
        ap_loop_init_pp0_iter7_reg <= ap_loop_init_pp0_iter6_reg;
        ap_loop_init_pp0_iter8_reg <= ap_loop_init_pp0_iter7_reg;
        ap_loop_init_pp0_iter9_reg <= ap_loop_init_pp0_iter8_reg;
        icmp_ln43_reg_3003_pp0_iter2_reg <= icmp_ln43_reg_3003_pp0_iter1_reg;
        icmp_ln43_reg_3003_pp0_iter3_reg <= icmp_ln43_reg_3003_pp0_iter2_reg;
        icmp_ln43_reg_3003_pp0_iter4_reg <= icmp_ln43_reg_3003_pp0_iter3_reg;
        icmp_ln43_reg_3003_pp0_iter5_reg <= icmp_ln43_reg_3003_pp0_iter4_reg;
        icmp_ln43_reg_3003_pp0_iter6_reg <= icmp_ln43_reg_3003_pp0_iter5_reg;
        icmp_ln43_reg_3003_pp0_iter7_reg <= icmp_ln43_reg_3003_pp0_iter6_reg;
        icmp_ln43_reg_3003_pp0_iter8_reg <= icmp_ln43_reg_3003_pp0_iter7_reg;
        icmp_ln43_reg_3003_pp0_iter9_reg <= icmp_ln43_reg_3003_pp0_iter8_reg;
        tmp_reg_3368 <= {{w2_85_q0[1016:1008]}};
        trunc_ln55_100_reg_3972 <= {{grp_fu_1744_p2[25:10]}};
        trunc_ln55_101_reg_3977 <= {{grp_fu_1753_p2[25:10]}};
        trunc_ln55_102_reg_3982 <= {{grp_fu_1762_p2[25:10]}};
        trunc_ln55_103_reg_3987 <= {{grp_fu_1771_p2[25:10]}};
        trunc_ln55_104_reg_3992 <= {{grp_fu_1780_p2[25:10]}};
        trunc_ln55_105_reg_3997 <= {{grp_fu_1789_p2[25:10]}};
        trunc_ln55_106_reg_4002 <= {{grp_fu_1798_p2[25:10]}};
        trunc_ln55_107_reg_4007 <= {{grp_fu_1807_p2[25:10]}};
        trunc_ln55_108_reg_4012 <= {{grp_fu_1816_p2[25:10]}};
        trunc_ln55_109_reg_4017 <= {{grp_fu_1825_p2[25:10]}};
        trunc_ln55_110_reg_4022 <= {{grp_fu_1834_p2[25:10]}};
        trunc_ln55_111_reg_4027 <= {{grp_fu_1843_p2[25:10]}};
        trunc_ln55_112_reg_4032 <= {{grp_fu_1852_p2[25:10]}};
        trunc_ln55_113_reg_4037 <= {{grp_fu_1861_p2[25:10]}};
        trunc_ln55_114_reg_4042 <= {{grp_fu_1870_p2[25:10]}};
        trunc_ln55_115_reg_4047 <= {{grp_fu_1879_p2[25:10]}};
        trunc_ln55_116_reg_4052 <= {{grp_fu_1888_p2[25:10]}};
        trunc_ln55_117_reg_4057 <= {{grp_fu_1897_p2[25:10]}};
        trunc_ln55_118_reg_4062 <= {{grp_fu_1906_p2[25:10]}};
        trunc_ln55_119_reg_4067 <= {{grp_fu_1915_p2[25:10]}};
        trunc_ln55_120_reg_4072 <= {{grp_fu_1924_p2[25:10]}};
        trunc_ln55_121_reg_4077 <= {{grp_fu_1933_p2[25:10]}};
        trunc_ln55_122_reg_4082 <= {{grp_fu_1942_p2[25:10]}};
        trunc_ln55_123_reg_4087 <= {{grp_fu_1951_p2[25:10]}};
        trunc_ln55_124_reg_4092 <= {{grp_fu_1960_p2[24:10]}};
        trunc_ln55_63_reg_3787 <= {{grp_fu_1405_p2[25:10]}};
        trunc_ln55_64_reg_3792 <= {{grp_fu_1420_p2[25:10]}};
        trunc_ln55_65_reg_3797 <= {{grp_fu_1429_p2[25:10]}};
        trunc_ln55_66_reg_3802 <= {{grp_fu_1438_p2[25:10]}};
        trunc_ln55_67_reg_3807 <= {{grp_fu_1447_p2[25:10]}};
        trunc_ln55_68_reg_3812 <= {{grp_fu_1456_p2[25:10]}};
        trunc_ln55_69_reg_3817 <= {{grp_fu_1465_p2[25:10]}};
        trunc_ln55_70_reg_3822 <= {{grp_fu_1474_p2[25:10]}};
        trunc_ln55_71_reg_3827 <= {{grp_fu_1483_p2[25:10]}};
        trunc_ln55_72_reg_3832 <= {{grp_fu_1492_p2[25:10]}};
        trunc_ln55_73_reg_3837 <= {{grp_fu_1501_p2[25:10]}};
        trunc_ln55_74_reg_3842 <= {{grp_fu_1510_p2[25:10]}};
        trunc_ln55_75_reg_3847 <= {{grp_fu_1519_p2[25:10]}};
        trunc_ln55_76_reg_3852 <= {{grp_fu_1528_p2[25:10]}};
        trunc_ln55_77_reg_3857 <= {{grp_fu_1537_p2[25:10]}};
        trunc_ln55_78_reg_3862 <= {{grp_fu_1546_p2[25:10]}};
        trunc_ln55_79_reg_3867 <= {{grp_fu_1555_p2[25:10]}};
        trunc_ln55_80_reg_3872 <= {{grp_fu_1564_p2[25:10]}};
        trunc_ln55_81_reg_3877 <= {{grp_fu_1573_p2[25:10]}};
        trunc_ln55_82_reg_3882 <= {{grp_fu_1582_p2[25:10]}};
        trunc_ln55_83_reg_3887 <= {{grp_fu_1591_p2[25:10]}};
        trunc_ln55_84_reg_3892 <= {{grp_fu_1600_p2[25:10]}};
        trunc_ln55_85_reg_3897 <= {{grp_fu_1609_p2[25:10]}};
        trunc_ln55_86_reg_3902 <= {{grp_fu_1618_p2[25:10]}};
        trunc_ln55_87_reg_3907 <= {{grp_fu_1627_p2[25:10]}};
        trunc_ln55_88_reg_3912 <= {{grp_fu_1636_p2[25:10]}};
        trunc_ln55_89_reg_3917 <= {{grp_fu_1645_p2[25:10]}};
        trunc_ln55_90_reg_3922 <= {{grp_fu_1654_p2[25:10]}};
        trunc_ln55_91_reg_3927 <= {{grp_fu_1663_p2[25:10]}};
        trunc_ln55_92_reg_3932 <= {{grp_fu_1672_p2[25:10]}};
        trunc_ln55_93_reg_3937 <= {{grp_fu_1681_p2[25:10]}};
        trunc_ln55_94_reg_3942 <= {{grp_fu_1690_p2[25:10]}};
        trunc_ln55_95_reg_3947 <= {{grp_fu_1699_p2[25:10]}};
        trunc_ln55_96_reg_3952 <= {{grp_fu_1708_p2[25:10]}};
        trunc_ln55_97_reg_3957 <= {{grp_fu_1717_p2[25:10]}};
        trunc_ln55_98_reg_3962 <= {{grp_fu_1726_p2[25:10]}};
        trunc_ln55_99_reg_3967 <= {{grp_fu_1735_p2[25:10]}};
        trunc_ln55_s_reg_3782 <= {{grp_fu_1393_p2[25:10]}};
        trunc_ln_reg_3777 <= {{grp_fu_1381_p2[25:10]}};
        w_100_reg_3243 <= {{w2_85_q0[623:608]}};
        w_101_reg_3248 <= {{w2_85_q0[639:624]}};
        w_102_reg_3253 <= {{w2_85_q0[655:640]}};
        w_103_reg_3258 <= {{w2_85_q0[671:656]}};
        w_104_reg_3263 <= {{w2_85_q0[687:672]}};
        w_105_reg_3268 <= {{w2_85_q0[703:688]}};
        w_106_reg_3273 <= {{w2_85_q0[719:704]}};
        w_107_reg_3278 <= {{w2_85_q0[735:720]}};
        w_108_reg_3283 <= {{w2_85_q0[751:736]}};
        w_109_reg_3288 <= {{w2_85_q0[767:752]}};
        w_110_reg_3293 <= {{w2_85_q0[783:768]}};
        w_111_reg_3298 <= {{w2_85_q0[799:784]}};
        w_112_reg_3303 <= {{w2_85_q0[815:800]}};
        w_113_reg_3308 <= {{w2_85_q0[831:816]}};
        w_114_reg_3313 <= {{w2_85_q0[847:832]}};
        w_115_reg_3318 <= {{w2_85_q0[863:848]}};
        w_116_reg_3323 <= {{w2_85_q0[879:864]}};
        w_117_reg_3328 <= {{w2_85_q0[895:880]}};
        w_118_reg_3333 <= {{w2_85_q0[911:896]}};
        w_119_reg_3338 <= {{w2_85_q0[927:912]}};
        w_120_reg_3343 <= {{w2_85_q0[943:928]}};
        w_121_reg_3348 <= {{w2_85_q0[959:944]}};
        w_122_reg_3353 <= {{w2_85_q0[975:960]}};
        w_123_reg_3358 <= {{w2_85_q0[991:976]}};
        w_124_reg_3363 <= {{w2_85_q0[1007:992]}};
        w_63_reg_3047 <= {{w2_85_q0[31:16]}};
        w_64_reg_3057 <= {{w2_85_q0[47:32]}};
        w_65_reg_3068 <= {{w2_85_q0[63:48]}};
        w_66_reg_3073 <= {{w2_85_q0[79:64]}};
        w_67_reg_3078 <= {{w2_85_q0[95:80]}};
        w_68_reg_3083 <= {{w2_85_q0[111:96]}};
        w_69_reg_3088 <= {{w2_85_q0[127:112]}};
        w_70_reg_3093 <= {{w2_85_q0[143:128]}};
        w_71_reg_3098 <= {{w2_85_q0[159:144]}};
        w_72_reg_3103 <= {{w2_85_q0[175:160]}};
        w_73_reg_3108 <= {{w2_85_q0[191:176]}};
        w_74_reg_3113 <= {{w2_85_q0[207:192]}};
        w_75_reg_3118 <= {{w2_85_q0[223:208]}};
        w_76_reg_3123 <= {{w2_85_q0[239:224]}};
        w_77_reg_3128 <= {{w2_85_q0[255:240]}};
        w_78_reg_3133 <= {{w2_85_q0[271:256]}};
        w_79_reg_3138 <= {{w2_85_q0[287:272]}};
        w_80_reg_3143 <= {{w2_85_q0[303:288]}};
        w_81_reg_3148 <= {{w2_85_q0[319:304]}};
        w_82_reg_3153 <= {{w2_85_q0[335:320]}};
        w_83_reg_3158 <= {{w2_85_q0[351:336]}};
        w_84_reg_3163 <= {{w2_85_q0[367:352]}};
        w_85_reg_3168 <= {{w2_85_q0[383:368]}};
        w_86_reg_3173 <= {{w2_85_q0[399:384]}};
        w_87_reg_3178 <= {{w2_85_q0[415:400]}};
        w_88_reg_3183 <= {{w2_85_q0[431:416]}};
        w_89_reg_3188 <= {{w2_85_q0[447:432]}};
        w_90_reg_3193 <= {{w2_85_q0[463:448]}};
        w_91_reg_3198 <= {{w2_85_q0[479:464]}};
        w_92_reg_3203 <= {{w2_85_q0[495:480]}};
        w_93_reg_3208 <= {{w2_85_q0[511:496]}};
        w_94_reg_3213 <= {{w2_85_q0[527:512]}};
        w_95_reg_3218 <= {{w2_85_q0[543:528]}};
        w_96_reg_3223 <= {{w2_85_q0[559:544]}};
        w_97_reg_3228 <= {{w2_85_q0[575:560]}};
        w_98_reg_3233 <= {{w2_85_q0[591:576]}};
        w_99_reg_3238 <= {{w2_85_q0[607:592]}};
        w_index3_reg_385_pp0_iter2_reg <= w_index3_reg_385_pp0_iter1_reg;
        w_index3_reg_385_pp0_iter3_reg <= w_index3_reg_385_pp0_iter2_reg;
        w_index3_reg_385_pp0_iter4_reg <= w_index3_reg_385_pp0_iter3_reg;
        w_reg_3037 <= w_fu_729_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_init_pp0_iter1_reg <= ap_loop_init;
        ap_loop_init_pp0_iter2_reg <= ap_loop_init_pp0_iter1_reg;
        icmp_ln43_reg_3003 <= icmp_ln43_fu_642_p2;
        icmp_ln43_reg_3003_pp0_iter1_reg <= icmp_ln43_reg_3003;
        w_index3_reg_385_pp0_iter1_reg <= w_index3_reg_385;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        w_index_reg_2998 <= w_index_fu_636_p2;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[4'd0] == 1'b1) & ((icmp_ln43_fu_642_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
        ap_done_int_frp = 1'b1;
    end else begin
        ap_done_int_frp = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        ap_enable_reg_pp0_iter1 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd10] == 1'b1)) begin
        ap_enable_reg_pp0_iter10 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter10 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd2] == 1'b1)) begin
        ap_enable_reg_pp0_iter2 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter2 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd3] == 1'b1)) begin
        ap_enable_reg_pp0_iter3 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter3 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd4] == 1'b1)) begin
        ap_enable_reg_pp0_iter4 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter4 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd5] == 1'b1)) begin
        ap_enable_reg_pp0_iter5 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter5 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd6] == 1'b1)) begin
        ap_enable_reg_pp0_iter6 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter6 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd7] == 1'b1)) begin
        ap_enable_reg_pp0_iter7 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter7 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd8] == 1'b1)) begin
        ap_enable_reg_pp0_iter8 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter8 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd9] == 1'b1)) begin
        ap_enable_reg_pp0_iter9 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_frp_pvb_pf_start) & (1'b1 == ap_condition_frp_pvb_no_bkwd_prs) & (1'b1 == ap_condition_frp_pvb_no_fwd_prs))) begin
        ap_frp_vld_in = 1'b1;
    end else begin
        ap_frp_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to9 = 1'b1;
    end else begin
        ap_idle_pp0_0to9 = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((1'b0 == ap_block_pp0_stage0) & (icmp_ln43_reg_3003 == 1'd0)))) begin
        ap_phi_mux_do_init_phi_fu_360_p6 = 1'd0;
    end else if ((((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((1'b0 == ap_block_pp0_stage0) & (icmp_ln43_reg_3003 == 1'd1))))) begin
        ap_phi_mux_do_init_phi_fu_360_p6 = 1'd1;
    end else begin
        ap_phi_mux_do_init_phi_fu_360_p6 = do_init_reg_357;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter10_reg == 1'b1)) begin
        ap_phi_mux_res_0_034_phi_fu_416_p6 = 16'd65512;
    end else begin
        ap_phi_mux_res_0_034_phi_fu_416_p6 = res_0_034_reg_412;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter10_reg == 1'b1)) begin
        ap_phi_mux_res_10_014_phi_fu_556_p6 = 16'd65507;
    end else begin
        ap_phi_mux_res_10_014_phi_fu_556_p6 = res_10_014_reg_552;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter10_reg == 1'b1)) begin
        ap_phi_mux_res_11_012_phi_fu_570_p6 = 16'd65513;
    end else begin
        ap_phi_mux_res_11_012_phi_fu_570_p6 = res_11_012_reg_566;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter10_reg == 1'b1)) begin
        ap_phi_mux_res_12_010_phi_fu_584_p6 = 16'd65530;
    end else begin
        ap_phi_mux_res_12_010_phi_fu_584_p6 = res_12_010_reg_580;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter10_reg == 1'b1)) begin
        ap_phi_mux_res_13_08_phi_fu_598_p6 = 16'd47;
    end else begin
        ap_phi_mux_res_13_08_phi_fu_598_p6 = res_13_08_reg_594;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter10_reg == 1'b1)) begin
        ap_phi_mux_res_1445_06_phi_fu_612_p6 = 16'd44;
    end else begin
        ap_phi_mux_res_1445_06_phi_fu_612_p6 = res_1445_06_reg_608;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter10_reg == 1'b1)) begin
        ap_phi_mux_res_15_04_phi_fu_626_p6 = 16'd45;
    end else begin
        ap_phi_mux_res_15_04_phi_fu_626_p6 = res_15_04_reg_622;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter10_reg == 1'b1)) begin
        ap_phi_mux_res_1_032_phi_fu_430_p6 = 16'd46;
    end else begin
        ap_phi_mux_res_1_032_phi_fu_430_p6 = res_1_032_reg_426;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter10_reg == 1'b1)) begin
        ap_phi_mux_res_2_030_phi_fu_444_p6 = 16'd46;
    end else begin
        ap_phi_mux_res_2_030_phi_fu_444_p6 = res_2_030_reg_440;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter10_reg == 1'b1)) begin
        ap_phi_mux_res_3_028_phi_fu_458_p6 = 16'd9;
    end else begin
        ap_phi_mux_res_3_028_phi_fu_458_p6 = res_3_028_reg_454;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter10_reg == 1'b1)) begin
        ap_phi_mux_res_4_026_phi_fu_472_p6 = 16'd19;
    end else begin
        ap_phi_mux_res_4_026_phi_fu_472_p6 = res_4_026_reg_468;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter10_reg == 1'b1)) begin
        ap_phi_mux_res_5_024_phi_fu_486_p6 = 16'd65507;
    end else begin
        ap_phi_mux_res_5_024_phi_fu_486_p6 = res_5_024_reg_482;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter10_reg == 1'b1)) begin
        ap_phi_mux_res_6_022_phi_fu_500_p6 = 16'd46;
    end else begin
        ap_phi_mux_res_6_022_phi_fu_500_p6 = res_6_022_reg_496;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter10_reg == 1'b1)) begin
        ap_phi_mux_res_7_020_phi_fu_514_p6 = 16'd65508;
    end else begin
        ap_phi_mux_res_7_020_phi_fu_514_p6 = res_7_020_reg_510;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter10_reg == 1'b1)) begin
        ap_phi_mux_res_8_018_phi_fu_528_p6 = 16'd22;
    end else begin
        ap_phi_mux_res_8_018_phi_fu_528_p6 = res_8_018_reg_524;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter10_reg == 1'b1)) begin
        ap_phi_mux_res_9_016_phi_fu_542_p6 = 16'd65511;
    end else begin
        ap_phi_mux_res_9_016_phi_fu_542_p6 = res_9_016_reg_538;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((1'b0 == ap_block_pp0_stage0) & (icmp_ln43_reg_3003 == 1'd0)))) begin
        ap_phi_mux_w_index3_phi_fu_388_p6 = w_index_reg_2998;
    end else if ((((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((1'b0 == ap_block_pp0_stage0) & (icmp_ln43_reg_3003 == 1'd1))))) begin
        ap_phi_mux_w_index3_phi_fu_388_p6 = 4'd0;
    end else begin
        ap_phi_mux_w_index3_phi_fu_388_p6 = w_index3_reg_385;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0_0to9 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
        pf_ap_return_0_U_frpsig_data_in = add_ln55_66_fu_2742_p2;
    end else begin
        pf_ap_return_0_U_frpsig_data_in = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
        pf_ap_return_10_U_frpsig_data_in = add_ln55_106_fu_2842_p2;
    end else begin
        pf_ap_return_10_U_frpsig_data_in = ap_return_10_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
        pf_ap_return_11_U_frpsig_data_in = add_ln55_110_fu_2852_p2;
    end else begin
        pf_ap_return_11_U_frpsig_data_in = ap_return_11_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
        pf_ap_return_12_U_frpsig_data_in = add_ln55_114_fu_2862_p2;
    end else begin
        pf_ap_return_12_U_frpsig_data_in = ap_return_12_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
        pf_ap_return_13_U_frpsig_data_in = add_ln55_118_fu_2872_p2;
    end else begin
        pf_ap_return_13_U_frpsig_data_in = ap_return_13_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
        pf_ap_return_14_U_frpsig_data_in = add_ln55_122_fu_2882_p2;
    end else begin
        pf_ap_return_14_U_frpsig_data_in = ap_return_14_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
        pf_ap_return_15_U_frpsig_data_in = add_ln55_126_fu_2892_p2;
    end else begin
        pf_ap_return_15_U_frpsig_data_in = ap_return_15_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
        pf_ap_return_1_U_frpsig_data_in = add_ln55_70_fu_2752_p2;
    end else begin
        pf_ap_return_1_U_frpsig_data_in = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
        pf_ap_return_2_U_frpsig_data_in = add_ln55_74_fu_2762_p2;
    end else begin
        pf_ap_return_2_U_frpsig_data_in = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
        pf_ap_return_3_U_frpsig_data_in = add_ln55_78_fu_2772_p2;
    end else begin
        pf_ap_return_3_U_frpsig_data_in = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
        pf_ap_return_4_U_frpsig_data_in = add_ln55_82_fu_2782_p2;
    end else begin
        pf_ap_return_4_U_frpsig_data_in = ap_return_4_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
        pf_ap_return_5_U_frpsig_data_in = add_ln55_86_fu_2792_p2;
    end else begin
        pf_ap_return_5_U_frpsig_data_in = ap_return_5_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
        pf_ap_return_6_U_frpsig_data_in = add_ln55_90_fu_2802_p2;
    end else begin
        pf_ap_return_6_U_frpsig_data_in = ap_return_6_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
        pf_ap_return_7_U_frpsig_data_in = add_ln55_94_fu_2812_p2;
    end else begin
        pf_ap_return_7_U_frpsig_data_in = ap_return_7_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
        pf_ap_return_8_U_frpsig_data_in = add_ln55_98_fu_2822_p2;
    end else begin
        pf_ap_return_8_U_frpsig_data_in = ap_return_8_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3003_pp0_iter9_reg == 1'd1))) begin
        pf_ap_return_9_U_frpsig_data_in = add_ln55_102_fu_2832_p2;
    end else begin
        pf_ap_return_9_U_frpsig_data_in = ap_return_9_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        w2_85_ce0 = 1'b1;
    end else begin
        w2_85_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_1_fu_733_p1 = grp_fu_680_p2[15:0];

assign a_2_fu_747_p1 = grp_fu_700_p2[15:0];

assign a_3_fu_761_p1 = grp_fu_714_p2[15:0];

assign a_fu_725_p1 = grp_fu_660_p2[15:0];

assign add_ln55_100_fu_2682_p2 = (trunc_ln55_99_reg_3967 + trunc_ln55_100_reg_3972);

assign add_ln55_101_fu_2828_p2 = (add_ln55_100_reg_4192 + add_ln55_99_reg_4187);

assign add_ln55_102_fu_2832_p2 = (ap_phi_mux_res_9_016_phi_fu_542_p6 + add_ln55_101_fu_2828_p2);

assign add_ln55_103_fu_2686_p2 = (trunc_ln55_101_reg_3977 + trunc_ln55_102_reg_3982);

assign add_ln55_104_fu_2690_p2 = (trunc_ln55_103_reg_3987 + trunc_ln55_104_reg_3992);

assign add_ln55_105_fu_2838_p2 = (add_ln55_104_reg_4202 + add_ln55_103_reg_4197);

assign add_ln55_106_fu_2842_p2 = (ap_phi_mux_res_10_014_phi_fu_556_p6 + add_ln55_105_fu_2838_p2);

assign add_ln55_107_fu_2694_p2 = (trunc_ln55_105_reg_3997 + trunc_ln55_106_reg_4002);

assign add_ln55_108_fu_2698_p2 = (trunc_ln55_107_reg_4007 + trunc_ln55_108_reg_4012);

assign add_ln55_109_fu_2848_p2 = (add_ln55_108_reg_4212 + add_ln55_107_reg_4207);

assign add_ln55_110_fu_2852_p2 = (ap_phi_mux_res_11_012_phi_fu_570_p6 + add_ln55_109_fu_2848_p2);

assign add_ln55_111_fu_2702_p2 = (trunc_ln55_109_reg_4017 + trunc_ln55_110_reg_4022);

assign add_ln55_112_fu_2706_p2 = (trunc_ln55_111_reg_4027 + trunc_ln55_112_reg_4032);

assign add_ln55_113_fu_2858_p2 = (add_ln55_112_reg_4222 + add_ln55_111_reg_4217);

assign add_ln55_114_fu_2862_p2 = (ap_phi_mux_res_12_010_phi_fu_584_p6 + add_ln55_113_fu_2858_p2);

assign add_ln55_115_fu_2710_p2 = (trunc_ln55_113_reg_4037 + trunc_ln55_114_reg_4042);

assign add_ln55_116_fu_2714_p2 = (trunc_ln55_115_reg_4047 + trunc_ln55_116_reg_4052);

assign add_ln55_117_fu_2868_p2 = (add_ln55_116_reg_4232 + add_ln55_115_reg_4227);

assign add_ln55_118_fu_2872_p2 = (ap_phi_mux_res_13_08_phi_fu_598_p6 + add_ln55_117_fu_2868_p2);

assign add_ln55_119_fu_2718_p2 = (trunc_ln55_117_reg_4057 + trunc_ln55_118_reg_4062);

assign add_ln55_120_fu_2722_p2 = (trunc_ln55_119_reg_4067 + trunc_ln55_120_reg_4072);

assign add_ln55_121_fu_2878_p2 = (add_ln55_120_reg_4242 + add_ln55_119_reg_4237);

assign add_ln55_122_fu_2882_p2 = (ap_phi_mux_res_1445_06_phi_fu_612_p6 + add_ln55_121_fu_2878_p2);

assign add_ln55_123_fu_2729_p2 = (trunc_ln55_121_reg_4077 + trunc_ln55_122_reg_4082);

assign add_ln55_124_fu_2733_p2 = ($signed(trunc_ln55_123_reg_4087) + $signed(sext_ln55_3_fu_2726_p1));

assign add_ln55_125_fu_2888_p2 = (add_ln55_124_reg_4252 + add_ln55_123_reg_4247);

assign add_ln55_126_fu_2892_p2 = (ap_phi_mux_res_15_04_phi_fu_626_p6 + add_ln55_125_fu_2888_p2);

assign add_ln55_64_fu_2610_p2 = (trunc_ln55_63_reg_3787 + trunc_ln55_64_reg_3792);

assign add_ln55_65_fu_2738_p2 = (add_ln55_64_reg_4102 + add_ln55_reg_4097);

assign add_ln55_66_fu_2742_p2 = (ap_phi_mux_res_0_034_phi_fu_416_p6 + add_ln55_65_fu_2738_p2);

assign add_ln55_67_fu_2614_p2 = (trunc_ln55_65_reg_3797 + trunc_ln55_66_reg_3802);

assign add_ln55_68_fu_2618_p2 = (trunc_ln55_67_reg_3807 + trunc_ln55_68_reg_3812);

assign add_ln55_69_fu_2748_p2 = (add_ln55_68_reg_4112 + add_ln55_67_reg_4107);

assign add_ln55_70_fu_2752_p2 = (ap_phi_mux_res_1_032_phi_fu_430_p6 + add_ln55_69_fu_2748_p2);

assign add_ln55_71_fu_2622_p2 = (trunc_ln55_69_reg_3817 + trunc_ln55_70_reg_3822);

assign add_ln55_72_fu_2626_p2 = (trunc_ln55_71_reg_3827 + trunc_ln55_72_reg_3832);

assign add_ln55_73_fu_2758_p2 = (add_ln55_72_reg_4122 + add_ln55_71_reg_4117);

assign add_ln55_74_fu_2762_p2 = (ap_phi_mux_res_2_030_phi_fu_444_p6 + add_ln55_73_fu_2758_p2);

assign add_ln55_75_fu_2630_p2 = (trunc_ln55_73_reg_3837 + trunc_ln55_74_reg_3842);

assign add_ln55_76_fu_2634_p2 = (trunc_ln55_75_reg_3847 + trunc_ln55_76_reg_3852);

assign add_ln55_77_fu_2768_p2 = (add_ln55_76_reg_4132 + add_ln55_75_reg_4127);

assign add_ln55_78_fu_2772_p2 = (ap_phi_mux_res_3_028_phi_fu_458_p6 + add_ln55_77_fu_2768_p2);

assign add_ln55_79_fu_2638_p2 = (trunc_ln55_77_reg_3857 + trunc_ln55_78_reg_3862);

assign add_ln55_80_fu_2642_p2 = (trunc_ln55_79_reg_3867 + trunc_ln55_80_reg_3872);

assign add_ln55_81_fu_2778_p2 = (add_ln55_80_reg_4142 + add_ln55_79_reg_4137);

assign add_ln55_82_fu_2782_p2 = (ap_phi_mux_res_4_026_phi_fu_472_p6 + add_ln55_81_fu_2778_p2);

assign add_ln55_83_fu_2646_p2 = (trunc_ln55_81_reg_3877 + trunc_ln55_82_reg_3882);

assign add_ln55_84_fu_2650_p2 = (trunc_ln55_83_reg_3887 + trunc_ln55_84_reg_3892);

assign add_ln55_85_fu_2788_p2 = (add_ln55_84_reg_4152 + add_ln55_83_reg_4147);

assign add_ln55_86_fu_2792_p2 = (ap_phi_mux_res_5_024_phi_fu_486_p6 + add_ln55_85_fu_2788_p2);

assign add_ln55_87_fu_2654_p2 = (trunc_ln55_85_reg_3897 + trunc_ln55_86_reg_3902);

assign add_ln55_88_fu_2658_p2 = (trunc_ln55_87_reg_3907 + trunc_ln55_88_reg_3912);

assign add_ln55_89_fu_2798_p2 = (add_ln55_88_reg_4162 + add_ln55_87_reg_4157);

assign add_ln55_90_fu_2802_p2 = (ap_phi_mux_res_6_022_phi_fu_500_p6 + add_ln55_89_fu_2798_p2);

assign add_ln55_91_fu_2662_p2 = (trunc_ln55_89_reg_3917 + trunc_ln55_90_reg_3922);

assign add_ln55_92_fu_2666_p2 = (trunc_ln55_91_reg_3927 + trunc_ln55_92_reg_3932);

assign add_ln55_93_fu_2808_p2 = (add_ln55_92_reg_4172 + add_ln55_91_reg_4167);

assign add_ln55_94_fu_2812_p2 = (ap_phi_mux_res_7_020_phi_fu_514_p6 + add_ln55_93_fu_2808_p2);

assign add_ln55_95_fu_2670_p2 = (trunc_ln55_93_reg_3937 + trunc_ln55_94_reg_3942);

assign add_ln55_96_fu_2674_p2 = (trunc_ln55_95_reg_3947 + trunc_ln55_96_reg_3952);

assign add_ln55_97_fu_2818_p2 = (add_ln55_96_reg_4182 + add_ln55_95_reg_4177);

assign add_ln55_98_fu_2822_p2 = (ap_phi_mux_res_8_018_phi_fu_528_p6 + add_ln55_97_fu_2818_p2);

assign add_ln55_99_fu_2678_p2 = (trunc_ln55_97_reg_3957 + trunc_ln55_98_reg_3962);

assign add_ln55_fu_2606_p2 = (trunc_ln_reg_3777 + trunc_ln55_s_reg_3782);

assign add_ln56_1_cast_cast_fu_686_p4 = {{{{2'd2}, {w_index3_reg_385}}}, {4'd0}};

assign add_ln56_2_cast_cast_cast_cast_cast_fu_706_p1 = add_ln56_cast_cast_fu_666_p4;

assign add_ln56_cast_cast_fu_666_p4 = {{{{1'd1}, {w_index3_reg_385}}}, {4'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = 1'b0;

assign ap_block_pp0_stage0_11001 = 1'b0;

assign ap_block_pp0_stage0_subdone = 1'b0;

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_phi_mux_do_init_phi_fu_360_p6 == 1'd1) & (1'b1 == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_frp_pvb_no_bkwd_prs = ((pf_ap_return_15_U_pf_ready == 1'b1) & (pf_ap_return_14_U_pf_ready == 1'b1) & (pf_ap_return_13_U_pf_ready == 1'b1) & (pf_ap_return_12_U_pf_ready == 1'b1) & (pf_ap_return_11_U_pf_ready == 1'b1) & (pf_ap_return_10_U_pf_ready == 1'b1) & (pf_ap_return_9_U_pf_ready == 1'b1) & (pf_ap_return_8_U_pf_ready == 1'b1) & (pf_ap_return_7_U_pf_ready == 1'b1) & (pf_ap_return_6_U_pf_ready == 1'b1) & (pf_ap_return_5_U_pf_ready == 1'b1) & (pf_ap_return_4_U_pf_ready == 1'b1) & (pf_ap_return_3_U_pf_ready == 1'b1) & (pf_ap_return_2_U_pf_ready == 1'b1) & (pf_ap_return_1_U_pf_ready == 1'b1) & (pf_ap_return_0_U_pf_ready == 1'b1));
end

always @ (*) begin
    ap_condition_frp_pvb_no_fwd_prs = ~((ap_phi_mux_do_init_phi_fu_360_p6 == 1'd1) & (input_1_ap_vld == 1'b0));
end

always @ (*) begin
    ap_condition_frp_pvb_pf_start = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_input_1_load_phi_reg_399 = 'bx;

assign ap_return_0 = pf_ap_return_0_U_data_out;

assign ap_return_1 = pf_ap_return_1_U_data_out;

assign ap_return_10 = pf_ap_return_10_U_data_out;

assign ap_return_11 = pf_ap_return_11_U_data_out;

assign ap_return_12 = pf_ap_return_12_U_data_out;

assign ap_return_13 = pf_ap_return_13_U_data_out;

assign ap_return_14 = pf_ap_return_14_U_data_out;

assign ap_return_15 = pf_ap_return_15_U_data_out;

assign ap_return_2 = pf_ap_return_2_U_data_out;

assign ap_return_3 = pf_ap_return_3_U_data_out;

assign ap_return_4 = pf_ap_return_4_U_data_out;

assign ap_return_5 = pf_ap_return_5_U_data_out;

assign ap_return_6 = pf_ap_return_6_U_data_out;

assign ap_return_7 = pf_ap_return_7_U_data_out;

assign ap_return_8 = pf_ap_return_8_U_data_out;

assign ap_return_9 = pf_ap_return_9_U_data_out;

assign grp_fu_1381_p1 = sext_ln73_63_fu_1378_p1;

assign grp_fu_1393_p1 = sext_ln73_65_fu_1390_p1;

assign grp_fu_1405_p1 = sext_ln73_67_fu_1402_p1;

assign grp_fu_1420_p1 = sext_ln73_69_fu_1414_p1;

assign grp_fu_1429_p1 = sext_ln73_63_fu_1378_p1;

assign grp_fu_1438_p1 = sext_ln73_65_fu_1390_p1;

assign grp_fu_1447_p1 = sext_ln73_67_fu_1402_p1;

assign grp_fu_1456_p1 = sext_ln73_69_fu_1414_p1;

assign grp_fu_1465_p1 = sext_ln73_63_fu_1378_p1;

assign grp_fu_1474_p1 = sext_ln73_65_fu_1390_p1;

assign grp_fu_1483_p1 = sext_ln73_67_fu_1402_p1;

assign grp_fu_1492_p1 = sext_ln73_69_fu_1414_p1;

assign grp_fu_1501_p1 = sext_ln73_63_fu_1378_p1;

assign grp_fu_1510_p1 = sext_ln73_65_fu_1390_p1;

assign grp_fu_1519_p1 = sext_ln73_67_fu_1402_p1;

assign grp_fu_1528_p1 = sext_ln73_69_fu_1414_p1;

assign grp_fu_1537_p1 = sext_ln73_63_fu_1378_p1;

assign grp_fu_1546_p1 = sext_ln73_65_fu_1390_p1;

assign grp_fu_1555_p1 = sext_ln73_67_fu_1402_p1;

assign grp_fu_1564_p1 = sext_ln73_69_fu_1414_p1;

assign grp_fu_1573_p1 = sext_ln73_63_fu_1378_p1;

assign grp_fu_1582_p1 = sext_ln73_65_fu_1390_p1;

assign grp_fu_1591_p1 = sext_ln73_67_fu_1402_p1;

assign grp_fu_1600_p1 = sext_ln73_69_fu_1414_p1;

assign grp_fu_1609_p1 = sext_ln73_63_fu_1378_p1;

assign grp_fu_1618_p1 = sext_ln73_65_fu_1390_p1;

assign grp_fu_1627_p1 = sext_ln73_67_fu_1402_p1;

assign grp_fu_1636_p1 = sext_ln73_69_fu_1414_p1;

assign grp_fu_1645_p1 = sext_ln73_63_fu_1378_p1;

assign grp_fu_1654_p1 = sext_ln73_65_fu_1390_p1;

assign grp_fu_1663_p1 = sext_ln73_67_fu_1402_p1;

assign grp_fu_1672_p1 = sext_ln73_69_fu_1414_p1;

assign grp_fu_1681_p1 = sext_ln73_63_fu_1378_p1;

assign grp_fu_1690_p1 = sext_ln73_65_fu_1390_p1;

assign grp_fu_1699_p1 = sext_ln73_67_fu_1402_p1;

assign grp_fu_1708_p1 = sext_ln73_69_fu_1414_p1;

assign grp_fu_1717_p1 = sext_ln73_63_fu_1378_p1;

assign grp_fu_1726_p1 = sext_ln73_65_fu_1390_p1;

assign grp_fu_1735_p1 = sext_ln73_67_fu_1402_p1;

assign grp_fu_1744_p1 = sext_ln73_69_fu_1414_p1;

assign grp_fu_1753_p1 = sext_ln73_63_fu_1378_p1;

assign grp_fu_1762_p1 = sext_ln73_65_fu_1390_p1;

assign grp_fu_1771_p1 = sext_ln73_67_fu_1402_p1;

assign grp_fu_1780_p1 = sext_ln73_69_fu_1414_p1;

assign grp_fu_1789_p1 = sext_ln73_63_fu_1378_p1;

assign grp_fu_1798_p1 = sext_ln73_65_fu_1390_p1;

assign grp_fu_1807_p1 = sext_ln73_67_fu_1402_p1;

assign grp_fu_1816_p1 = sext_ln73_69_fu_1414_p1;

assign grp_fu_1825_p1 = sext_ln73_63_fu_1378_p1;

assign grp_fu_1834_p1 = sext_ln73_65_fu_1390_p1;

assign grp_fu_1843_p1 = sext_ln73_67_fu_1402_p1;

assign grp_fu_1852_p1 = sext_ln73_69_fu_1414_p1;

assign grp_fu_1861_p1 = sext_ln73_63_fu_1378_p1;

assign grp_fu_1870_p1 = sext_ln73_65_fu_1390_p1;

assign grp_fu_1879_p1 = sext_ln73_67_fu_1402_p1;

assign grp_fu_1888_p1 = sext_ln73_69_fu_1414_p1;

assign grp_fu_1897_p1 = sext_ln73_63_fu_1378_p1;

assign grp_fu_1906_p1 = sext_ln73_65_fu_1390_p1;

assign grp_fu_1915_p1 = sext_ln73_67_fu_1402_p1;

assign grp_fu_1924_p1 = sext_ln73_69_fu_1414_p1;

assign grp_fu_1933_p1 = sext_ln73_63_fu_1378_p1;

assign grp_fu_1942_p1 = sext_ln73_65_fu_1390_p1;

assign grp_fu_1951_p1 = sext_ln73_67_fu_1402_p1;

assign grp_fu_660_p1 = shl_ln_fu_648_p3;

assign grp_fu_680_p1 = $unsigned(add_ln56_cast_cast_fu_666_p4);

assign grp_fu_700_p1 = add_ln56_1_cast_cast_fu_686_p4;

assign grp_fu_714_p1 = $unsigned(add_ln56_2_cast_cast_cast_cast_cast_fu_706_p1);

assign icmp_ln43_fu_642_p2 = ((ap_phi_mux_w_index3_phi_fu_388_p6 == 4'd15) ? 1'b1 : 1'b0);

assign input_1_blk_n = 1'b1;

assign pf_all_done = (pf_ap_return_9_U_pf_done & pf_ap_return_8_U_pf_done & pf_ap_return_7_U_pf_done & pf_ap_return_6_U_pf_done & pf_ap_return_5_U_pf_done & pf_ap_return_4_U_pf_done & pf_ap_return_3_U_pf_done & pf_ap_return_2_U_pf_done & pf_ap_return_1_U_pf_done & pf_ap_return_15_U_pf_done & pf_ap_return_14_U_pf_done & pf_ap_return_13_U_pf_done & pf_ap_return_12_U_pf_done & pf_ap_return_11_U_pf_done & pf_ap_return_10_U_pf_done & pf_ap_return_0_U_pf_done);

assign pf_data_in_last = ap_done_int_frp;

assign pf_sync_continue = (pf_all_done & ap_continue_int);

assign sext_ln55_3_fu_2726_p1 = $signed(trunc_ln55_124_reg_4092);

assign sext_ln73_63_fu_1378_p1 = $signed(a_reg_3032);

assign sext_ln73_65_fu_1390_p1 = $signed(a_1_reg_3042);

assign sext_ln73_67_fu_1402_p1 = $signed(a_2_reg_3052);

assign sext_ln73_69_fu_1414_p1 = a_3_reg_3062;

assign shl_ln_fu_648_p3 = {{w_index3_reg_385}, {4'd0}};

assign w2_85_address0 = zext_ln43_fu_720_p1;

assign w_fu_729_p1 = w2_85_q0[15:0];

assign w_index_fu_636_p2 = (ap_phi_mux_w_index3_phi_fu_388_p6 + 4'd1);

assign zext_ln43_fu_720_p1 = w_index3_reg_385_pp0_iter4_reg;

endmodule //myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
