LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

ENTITY FINAL_DSDPROJECT IS PORT(
SWITCH1,EN_IN,OUTPUT,CLK:IN STD_LOGIC;
OUTPUT1,EN_OUT,WHEEL1,WHEEL2,WHEEL3,WHEEL4,ENABLE1,ENABLE2:OUT STD_LOGIC);
END FINAL_DSDPROJECT;

ARCHITECTURE FUNCTON4 OF FINAL_DSDPROJECT IS
SIGNAL CLOCK:STD_LOGIC;



COMPONENT NEWCLK PORT(CLK:IN STD_LOGIC; CLOCK:OUT STD_LOGIC
);END COMPONENT;

COMPONENT SWITCHING PORT(SWITCH1:IN STD_LOGIC;OUTPUT1:OUT STD_LOGIC);END COMPONENT;

COMPONENT INFRASENSOR PORT(EN_IN:IN STD_LOGIC;EN_OUT:OUT STD_LOGIC);END COMPONENT;

COMPONENT MOTORS PORT(OUTPUT,CLOCK:IN STD_LOGIC;WHEEL1,WHEEL2,WHEEL3,WHEEL4,ENABLE1,ENABLE2:OUT STD_LOGIC);END COMPONENT;

BEGIN

CLK1: NEWCLK PORT MAP(CLK,CLOCK);
SWITCH1: SWITCHING PORT MAP(SWITCH1,OUTPUT1);
INFRASENSOR1: INFRASENSOR PORT MAP(EN_IN,EN_OUT);
MOTORS1:MOTORS PORT MAP(OUTPUT,CLOCK,WHEEL1,WHEEL2,WHEEL3,WHEEL4,ENABLE1,ENABLE2);
END FUNCTION4;