register latest_reg {
	width: 1;
	instance_count: KV_BUCKET_COUNT;
}

blackbox stateful_alu get_latest_alu {
	reg: latest_reg;

	update_lo_1_value: read_bit;

	output_value: alu_lo;
	output_dst: meta.is_latest;
}

action get_latest() {
	get_latest_alu.execute_stateful_alu(inswitch_hdr.idx);
}

blackbox stateful_alu set_and_get_latest_alu {
	reg: latest_reg;

	update_lo_1_value: set_bit;

	output_value: alu_lo;
	output_dst: meta.is_latest;
}

action set_and_get_latest() {
	set_and_get_latest_alu.execute_stateful_alu(inswitch_hdr.idx);
}

// CACHE_POP_INSWITCH 
blackbox stateful_alu reset_and_get_latest_alu {
	reg: latest_reg;

	update_lo_1_value: clr_bit;

	output_value: alu_lo;
	output_dst: meta.is_latest;
}

action reset_and_get_latest() {
	reset_and_get_latest_alu.execute_stateful_alu(inswitch_hdr.idx);
}

action reset_is_latest() {
	modify_field(meta.is_latest, 0);
}

#ifdef DEBUG
// Only used for debugging (comment 1 stateful ALU in the same stage of egress pipeline if necessary)
counter access_latest_counter {
	type : packets_and_bytes;
	direct: access_latest_tbl;
}
#endif

@pragma stage 0
table access_latest_tbl {
	reads {
		op_hdr.optype: exact;
		inswitch_hdr.is_cached: exact;
		fraginfo_hdr.cur_fragidx: exact;
	}
	actions {
		get_latest;
		set_and_get_latest;
		reset_and_get_latest;
		reset_is_latest; // not touch latest_reg
	}
	default_action: reset_is_latest();
	size: 32;
}
