Fitter report for DCE01
Thu Feb 29 14:35:41 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Other Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Thu Feb 29 14:35:41 2024           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; DCE01                                           ;
; Top-level Entity Name              ; DCE01                                           ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE6E22I7                                     ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 297 / 6,272 ( 5 % )                             ;
;     Total combinational functions  ; 268 / 6,272 ( 4 % )                             ;
;     Dedicated logic registers      ; 183 / 6,272 ( 3 % )                             ;
; Total registers                    ; 183                                             ;
; Total pins                         ; 50 / 92 ( 54 % )                                ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,146 / 276,480 ( < 1 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                                  ;
; Total PLLs                         ; 2 / 2 ( 100 % )                                 ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE6E22I7                           ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                           ;                                       ;
; Enable input tri-state on active configuration pins in user mode           ; On                                    ; Off                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.9%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------+
; I/O Assignment Warnings                    ;
+-------------------+------------------------+
; Pin Name          ; Reason                 ;
+-------------------+------------------------+
; CLK_125Hz         ; Missing drive strength ;
; MISO              ; Missing drive strength ;
; CPU_INT           ; Missing drive strength ;
; CLR_SHIFTREG_TEST ; Missing drive strength ;
; EXT_Out           ; Missing drive strength ;
; EXT_Out_NT        ; Missing drive strength ;
; PIN_11            ; Missing drive strength ;
; PIN_24            ; Missing drive strength ;
; PIN_25            ; Missing drive strength ;
; PIN_30            ; Missing drive strength ;
; PIN_31            ; Missing drive strength ;
; PIN_49            ; Missing drive strength ;
; PIN_51            ; Missing drive strength ;
; PIN_52            ; Missing drive strength ;
; PMODE0            ; Missing drive strength ;
; PMODE1            ; Missing drive strength ;
; PMODE2            ; Missing drive strength ;
; CLK_10_24MHz      ; Missing drive strength ;
; LOUT_DIS_DTS      ; Missing drive strength ;
; WP_FLASH          ; Missing drive strength ;
; LED_G_138         ; Missing drive strength ;
; LED_R_125         ; Missing drive strength ;
; LED_R_133         ; Missing drive strength ;
; LED_R_135         ; Missing drive strength ;
; WP_SPI_EEPROM     ; Missing drive strength ;
; RST_WIZNET        ; Missing drive strength ;
; MODE              ; Missing drive strength ;
; CLK_WIZNET        ; Missing drive strength ;
; TEST_PIN_128      ; Missing drive strength ;
; TEST_PIN_132      ; Missing drive strength ;
; OUT_TEST_RG       ; Missing drive strength ;
; OUT_TEST_RG_CLK   ; Missing drive strength ;
; TEST_PIN_129      ; Missing drive strength ;
; TEST_PIN_127      ; Missing drive strength ;
; ALERT             ; Missing drive strength ;
; C4                ; Missing drive strength ;
; F0                ; Missing drive strength ;
+-------------------+------------------------+


+-------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                       ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To    ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Location ;                ;              ; C4_LVDS       ; PIN_70        ; QSF Assignment ;
; Location ;                ;              ; CDSTI_LVDS    ; PIN_72        ; QSF Assignment ;
; Location ;                ;              ; CDSTO_LVDS    ; PIN_86        ; QSF Assignment ;
; Location ;                ;              ; CLK_CPU       ; PIN_124       ; QSF Assignment ;
; Location ;                ;              ; CSC_PLL_CLK   ; PIN_89        ; QSF Assignment ;
; Location ;                ;              ; DSTI          ; PIN_68        ; QSF Assignment ;
; Location ;                ;              ; DSTI_LVDS     ; PIN_71        ; QSF Assignment ;
; Location ;                ;              ; DSTO_LVDS     ; PIN_85        ; QSF Assignment ;
; Location ;                ;              ; F0_LVDS       ; PIN_84        ; QSF Assignment ;
; Location ;                ;              ; LED_32        ; PIN_32        ; QSF Assignment ;
; Location ;                ;              ; LED_33        ; PIN_33        ; QSF Assignment ;
; Location ;                ;              ; PLL_1_CLK_OUT ; PIN_80        ; QSF Assignment ;
+----------+----------------+--------------+---------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 572 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 572 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 558     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 14      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/altera/DCE01/output_files/DCE01.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 297 / 6,272 ( 5 % )       ;
;     -- Combinational with no register       ; 114                       ;
;     -- Register only                        ; 29                        ;
;     -- Combinational with a register        ; 154                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 84                        ;
;     -- 3 input functions                    ; 46                        ;
;     -- <=2 input functions                  ; 138                       ;
;     -- Register only                        ; 29                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 214                       ;
;     -- arithmetic mode                      ; 54                        ;
;                                             ;                           ;
; Total registers*                            ; 183 / 6,684 ( 3 % )       ;
;     -- Dedicated logic registers            ; 183 / 6,272 ( 3 % )       ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 34 / 392 ( 9 % )          ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 50 / 92 ( 54 % )          ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
;                                             ;                           ;
; Global signals                              ; 10                        ;
; M9Ks                                        ; 3 / 30 ( 10 % )           ;
; Total block memory bits                     ; 1,146 / 276,480 ( < 1 % ) ;
; Total block memory implementation bits      ; 27,648 / 276,480 ( 10 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )            ;
; PLLs                                        ; 2 / 2 ( 100 % )           ;
; Global clocks                               ; 10 / 10 ( 100 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%              ;
; Peak interconnect usage (total/H/V)         ; 4% / 4% / 4%              ;
; Maximum fan-out                             ; 94                        ;
; Highest non-global fan-out                  ; 94                        ;
; Total fan-out                               ; 1501                      ;
; Average fan-out                             ; 2.48                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                       ;
+---------------------------------------------+--------------------+--------------------------------+
; Statistic                                   ; Top                ; hard_block:auto_generated_inst ;
+---------------------------------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                ; Low                            ;
;                                             ;                    ;                                ;
; Total logic elements                        ; 297 / 6272 ( 5 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 114                ; 0                              ;
;     -- Register only                        ; 29                 ; 0                              ;
;     -- Combinational with a register        ; 154                ; 0                              ;
;                                             ;                    ;                                ;
; Logic element usage by number of LUT inputs ;                    ;                                ;
;     -- 4 input functions                    ; 84                 ; 0                              ;
;     -- 3 input functions                    ; 46                 ; 0                              ;
;     -- <=2 input functions                  ; 138                ; 0                              ;
;     -- Register only                        ; 29                 ; 0                              ;
;                                             ;                    ;                                ;
; Logic elements by mode                      ;                    ;                                ;
;     -- normal mode                          ; 214                ; 0                              ;
;     -- arithmetic mode                      ; 54                 ; 0                              ;
;                                             ;                    ;                                ;
; Total registers                             ; 183                ; 0                              ;
;     -- Dedicated logic registers            ; 183 / 6272 ( 3 % ) ; 0 / 6272 ( 0 % )               ;
;                                             ;                    ;                                ;
; Total LABs:  partially or completely used   ; 34 / 392 ( 9 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                    ;                                ;
; Virtual pins                                ; 0                  ; 0                              ;
; I/O pins                                    ; 50                 ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 1146               ; 0                              ;
; Total RAM block bits                        ; 27648              ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )      ; 2 / 2 ( 100 % )                ;
; M9K                                         ; 3 / 30 ( 10 % )    ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 8 / 12 ( 66 % )    ; 2 / 12 ( 16 % )                ;
;                                             ;                    ;                                ;
; Connections                                 ;                    ;                                ;
;     -- Input Connections                    ; 13                 ; 3                              ;
;     -- Registered Input Connections         ; 7                  ; 0                              ;
;     -- Output Connections                   ; 5                  ; 11                             ;
;     -- Registered Output Connections        ; 2                  ; 0                              ;
;                                             ;                    ;                                ;
; Internal Connections                        ;                    ;                                ;
;     -- Total Connections                    ; 1518               ; 24                             ;
;     -- Registered Connections               ; 571                ; 0                              ;
;                                             ;                    ;                                ;
; External Connections                        ;                    ;                                ;
;     -- Top                                  ; 4                  ; 14                             ;
;     -- hard_block:auto_generated_inst       ; 14                 ; 0                              ;
;                                             ;                    ;                                ;
; Partition Interface                         ;                    ;                                ;
;     -- Input Ports                          ; 13                 ; 3                              ;
;     -- Output Ports                         ; 35                 ; 2                              ;
;     -- Bidir Ports                          ; 2                  ; 0                              ;
;                                             ;                    ;                                ;
; Registered Ports                            ;                    ;                                ;
;     -- Registered Input Ports               ; 0                  ; 0                              ;
;     -- Registered Output Ports              ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Port Connectivity                           ;                    ;                                ;
;     -- Input Ports driven by GND            ; 0                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                  ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                  ; 0                              ;
;     -- Output Ports with no Source          ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                  ; 1                              ;
;     -- Output Ports with no Fanout          ; 0                  ; 0                              ;
+---------------------------------------------+--------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                     ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; BTN       ; 106   ; 6        ; 34           ; 20           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; CLK_50MHz ; 23    ; 1        ; 0            ; 11           ; 7            ; 28                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; EXT_In    ; 59    ; 4        ; 23           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; EXT_In2   ; 64    ; 4        ; 25           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; FPGA_ENA  ; 31    ; 2        ; 0            ; 7            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; JUMP_1    ; 73    ; 5        ; 34           ; 2            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; JUMP_2    ; 74    ; 5        ; 34           ; 2            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; JUMP_3    ; 75    ; 5        ; 34           ; 3            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; JUMP_4    ; 83    ; 5        ; 34           ; 9            ; 21           ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; MOSI      ; 52    ; 3        ; 16           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; PWR_ON    ; 76    ; 5        ; 34           ; 4            ; 21           ; 94                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SCK       ; 49    ; 3        ; 13           ; 0            ; 14           ; 11                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SHIFT_RST ; 28    ; 2        ; 0            ; 9            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ALERT             ; 126   ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CLK_10_24MHz      ; 54    ; 4        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CLK_125Hz         ; 80    ; 5        ; 34           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CLK_WIZNET        ; 42    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CLR_SHIFTREG_TEST ; 121   ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CPU_INT           ; 11    ; 1        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; EXT_Out           ; 58    ; 4        ; 21           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; EXT_Out_NT        ; 87    ; 5        ; 34           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LED_G_138         ; 138   ; 8        ; 7            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED_R_125         ; 125   ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED_R_133         ; 133   ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED_R_135         ; 135   ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LOUT_DIS_DTS      ; 53    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MISO              ; 51    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MODE              ; 30    ; 2        ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; OUT_TEST_RG       ; 46    ; 3        ; 7            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; OUT_TEST_RG_CLK   ; 84    ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PIN_11            ; 10    ; 1        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PIN_24            ; 113   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PIN_25            ; 142   ; 8        ; 3            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PIN_30            ; 67    ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PIN_31            ; 65    ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PIN_49            ; 137   ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PIN_51            ; 70    ; 4        ; 32           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PIN_52            ; 68    ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PMODE0            ; 1     ; 1        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PMODE1            ; 2     ; 1        ; 0            ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PMODE2            ; 3     ; 1        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RST_WIZNET        ; 66    ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TEST_PIN_127      ; 127   ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TEST_PIN_128      ; 128   ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TEST_PIN_129      ; 129   ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TEST_PIN_132      ; 132   ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; WP_FLASH          ; 69    ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; WP_SPI_EEPROM     ; 50    ; 3        ; 13           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+-------------------------+---------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source    ; Output Enable Group ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+-------------------------+---------------------+
; C4   ; 55    ; 4        ; 18           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; JUMP_4~input (inverted) ; -                   ;
; F0   ; 60    ; 4        ; 23           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; JUMP_4~input (inverted) ; -                   ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+-------------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                       ;
+----------+-----------------------------+------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As            ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated    ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated    ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                      ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As input tri-stated    ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated    ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                      ; -                       ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                      ; -                       ; Dedicated Programming Pin ;
; 87       ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO      ; EXT_Out_NT              ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                      ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                      ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                      ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                      ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                      ; -                       ; Dedicated Programming Pin ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO      ; TEST_PIN_132            ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3          ; Use as regular IO      ; LED_R_133               ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO      ; PIN_49                  ; Dual Purpose Pin          ;
; 138      ; DATA6                       ; Use as regular IO      ; LED_G_138               ; Dual Purpose Pin          ;
+----------+-----------------------------+------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 10 / 11 ( 91 % ) ; 3.3V          ; --           ;
; 2        ; 3 / 8 ( 38 % )   ; 3.3V          ; --           ;
; 3        ; 7 / 11 ( 64 % )  ; 3.3V          ; --           ;
; 4        ; 12 / 14 ( 86 % ) ; 3.3V          ; --           ;
; 5        ; 8 / 13 ( 62 % )  ; 3.3V          ; --           ;
; 6        ; 2 / 10 ( 20 % )  ; 3.3V          ; --           ;
; 7        ; 5 / 13 ( 38 % )  ; 3.3V          ; --           ;
; 8        ; 8 / 12 ( 67 % )  ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; PMODE0                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 2        ; 1          ; 1        ; PMODE1                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 3        ; 2          ; 1        ; PMODE2                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; PIN_11                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 11       ; 14         ; 1        ; CPU_INT                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~ / RESERVED_INPUT_WITH_WEAK_PULLUP           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; CLK_50MHz                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; SHIFT_RST                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; MODE                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ; 36         ; 2        ; FPGA_ENA                                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; CLK_WIZNET                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; OUT_TEST_RG                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; SCK                                                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 69         ; 3        ; WP_SPI_EEPROM                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 70         ; 3        ; MISO                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 72         ; 3        ; MOSI                                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 73         ; 3        ; LOUT_DIS_DTS                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 54       ; 74         ; 4        ; CLK_10_24MHz                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 75         ; 4        ; C4                                                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; EXT_Out                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 83         ; 4        ; EXT_In                                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 84         ; 4        ; F0                                                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; EXT_In2                                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 90         ; 4        ; PIN_31                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 66       ; 93         ; 4        ; RST_WIZNET                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 67       ; 94         ; 4        ; PIN_30                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 68       ; 96         ; 4        ; PIN_52                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 69       ; 97         ; 4        ; WP_FLASH                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 98         ; 4        ; PIN_51                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; JUMP_1                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 74       ; 103        ; 5        ; JUMP_2                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 104        ; 5        ; JUMP_3                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 106        ; 5        ; PWR_ON                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; CLK_125Hz                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; JUMP_4                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ; 118        ; 5        ; OUT_TEST_RG_CLK                                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 85       ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; EXT_Out_NT                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; BTN                                                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; PIN_24                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; CLR_SHIFTREG_TEST                                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ; 174        ; 7        ; LED_R_125                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 175        ; 7        ; ALERT                                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 176        ; 7        ; TEST_PIN_127                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 128      ; 177        ; 8        ; TEST_PIN_128                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 129      ; 178        ; 8        ; TEST_PIN_129                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; TEST_PIN_132                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 133      ; 182        ; 8        ; LED_R_133                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; LED_R_135                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; PIN_49                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 138      ; 191        ; 8        ; LED_G_138                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; PIN_25                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                         ;
+-------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Name                          ; altpll2:inst176|altpll:altpll_component|altpll2_altpll:auto_generated|pll1             ; altpll1:inst169|altpll:altpll_component|altpll1_altpll:auto_generated|pll1 ;
+-------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; SDC pin name                  ; inst176|altpll_component|auto_generated|pll1                                           ; inst169|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                                 ; Source Synchronous                                                         ;
; Compensate clock              ; clock0                                                                                 ; clock0                                                                     ;
; Compensated input/output pins ; --                                                                                     ; --                                                                         ;
; Switchover type               ; --                                                                                     ; --                                                                         ;
; Input frequency 0             ; 160.0 MHz                                                                              ; 50.0 MHz                                                                   ;
; Input frequency 1             ; --                                                                                     ; --                                                                         ;
; Nominal PFD frequency         ; 32.0 MHz                                                                               ; 5.0 MHz                                                                    ;
; Nominal VCO frequency         ; 512.0 MHz                                                                              ; 639.8 MHz                                                                  ;
; VCO post scale K counter      ; 2                                                                                      ; 2                                                                          ;
; VCO frequency control         ; Auto                                                                                   ; Auto                                                                       ;
; VCO phase shift step          ; 244 ps                                                                                 ; 195 ps                                                                     ;
; VCO multiply                  ; --                                                                                     ; --                                                                         ;
; VCO divide                    ; --                                                                                     ; --                                                                         ;
; Freq min lock                 ; 93.76 MHz                                                                              ; 50.0 MHz                                                                   ;
; Freq max lock                 ; 203.21 MHz                                                                             ; 50.8 MHz                                                                   ;
; M VCO Tap                     ; 0                                                                                      ; 0                                                                          ;
; M Initial                     ; 1                                                                                      ; 1                                                                          ;
; M value                       ; 16                                                                                     ; 128                                                                        ;
; N value                       ; 5                                                                                      ; 10                                                                         ;
; Charge pump current           ; setting 1                                                                              ; setting 1                                                                  ;
; Loop filter resistance        ; setting 27                                                                             ; setting 8                                                                  ;
; Loop filter capacitance       ; setting 0                                                                              ; setting 0                                                                  ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                     ; 300 kHz to 390 kHz                                                         ;
; Bandwidth type                ; Medium                                                                                 ; Low                                                                        ;
; Real time reconfigurable      ; Off                                                                                    ; Off                                                                        ;
; Scan chain MIF file           ; --                                                                                     ; --                                                                         ;
; Preserve PLL counter order    ; Off                                                                                    ; Off                                                                        ;
; PLL location                  ; PLL_2                                                                                  ; PLL_1                                                                      ;
; Inclk0 signal                 ; altpll1:inst169|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0] ; CLK_50MHz                                                                  ;
; Inclk1 signal                 ; --                                                                                     ; --                                                                         ;
; Inclk0 signal type            ; Global Clock                                                                           ; Dedicated Pin                                                              ;
; Inclk1 signal type            ; --                                                                                     ; --                                                                         ;
+-------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------+
; Name                                                                                   ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                        ;
+----------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------+
; altpll2:inst176|altpll:altpll_component|altpll2_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 16   ; 25  ; 102.4 MHz        ; 0 (0 ps)    ; 9.00 (244 ps)    ; 50/50      ; C0      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; inst176|altpll_component|auto_generated|pll1|clk[0] ;
; altpll1:inst169|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 16   ; 5   ; 160.0 MHz        ; 0 (0 ps)    ; 11.25 (195 ps)   ; 50/50      ; C0      ; 4             ; 2/2 Even   ; --            ; 1       ; 0       ; inst169|altpll_component|auto_generated|pll1|clk[0] ;
+----------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                      ; Library Name ;
+------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------+--------------+
; |DCE01                                   ; 297 (73)    ; 183 (44)                  ; 0 (0)         ; 1146        ; 3    ; 0            ; 0       ; 0         ; 50   ; 0            ; 114 (28)     ; 29 (11)           ; 154 (36)         ; |DCE01                                                                                   ; work         ;
;    |altpll1:inst169|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DCE01|altpll1:inst169                                                                   ; work         ;
;       |altpll:altpll_component|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DCE01|altpll1:inst169|altpll:altpll_component                                           ; work         ;
;          |altpll1_altpll:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DCE01|altpll1:inst169|altpll:altpll_component|altpll1_altpll:auto_generated             ; work         ;
;    |altpll2:inst176|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DCE01|altpll2:inst176                                                                   ; work         ;
;       |altpll:altpll_component|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DCE01|altpll2:inst176|altpll:altpll_component                                           ; work         ;
;          |altpll2_altpll:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DCE01|altpll2:inst176|altpll:altpll_component|altpll2_altpll:auto_generated             ; work         ;
;    |altshift_taps:inst118|               ; 25 (0)      ; 19 (0)                    ; 0 (0)         ; 382         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 1 (0)             ; 18 (0)           ; |DCE01|altshift_taps:inst118                                                             ; work         ;
;       |shift_taps_fln:auto_generated|    ; 25 (1)      ; 19 (1)                    ; 0 (0)         ; 382         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 1 (1)             ; 18 (0)           ; |DCE01|altshift_taps:inst118|shift_taps_fln:auto_generated                               ; work         ;
;          |altsyncram_m5b1:altsyncram2|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 382         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DCE01|altshift_taps:inst118|shift_taps_fln:auto_generated|altsyncram_m5b1:altsyncram2   ; work         ;
;          |cntr_dch:cntr3|                ; 11 (11)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (9)            ; |DCE01|altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3                ; work         ;
;          |cntr_nsf:cntr1|                ; 13 (11)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (2)        ; 0 (0)             ; 9 (9)            ; |DCE01|altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1                ; work         ;
;             |cmpr_vgc:cmpr6|             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |DCE01|altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|cmpr_vgc:cmpr6 ; work         ;
;    |altshift_taps:inst182|               ; 25 (0)      ; 19 (0)                    ; 0 (0)         ; 382         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 19 (0)           ; |DCE01|altshift_taps:inst182                                                             ; work         ;
;       |shift_taps_fln:auto_generated|    ; 25 (1)      ; 19 (1)                    ; 0 (0)         ; 382         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 19 (1)           ; |DCE01|altshift_taps:inst182|shift_taps_fln:auto_generated                               ; work         ;
;          |altsyncram_m5b1:altsyncram2|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 382         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DCE01|altshift_taps:inst182|shift_taps_fln:auto_generated|altsyncram_m5b1:altsyncram2   ; work         ;
;          |cntr_dch:cntr3|                ; 11 (11)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (9)            ; |DCE01|altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3                ; work         ;
;          |cntr_nsf:cntr1|                ; 13 (11)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (2)        ; 0 (0)             ; 9 (9)            ; |DCE01|altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1                ; work         ;
;             |cmpr_vgc:cmpr6|             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |DCE01|altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|cmpr_vgc:cmpr6 ; work         ;
;    |altshift_taps:inst191|               ; 24 (0)      ; 19 (0)                    ; 0 (0)         ; 382         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 1 (0)             ; 18 (0)           ; |DCE01|altshift_taps:inst191                                                             ; work         ;
;       |shift_taps_24n:auto_generated|    ; 24 (1)      ; 19 (1)                    ; 0 (0)         ; 382         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 1 (1)             ; 18 (0)           ; |DCE01|altshift_taps:inst191|shift_taps_24n:auto_generated                               ; work         ;
;          |altsyncram_m5b1:altsyncram2|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 382         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DCE01|altshift_taps:inst191|shift_taps_24n:auto_generated|altsyncram_m5b1:altsyncram2   ; work         ;
;          |cntr_dch:cntr3|                ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |DCE01|altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3                ; work         ;
;          |cntr_nsf:cntr1|                ; 13 (11)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (2)        ; 0 (0)             ; 9 (9)            ; |DCE01|altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1                ; work         ;
;             |cmpr_vgc:cmpr6|             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |DCE01|altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|cmpr_vgc:cmpr6 ; work         ;
;    |div5-1123:inst120|                   ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |DCE01|div5-1123:inst120                                                                 ; work         ;
;    |div5-1123:inst197|                   ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |DCE01|div5-1123:inst197                                                                 ; work         ;
;    |div5:inst137|                        ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 3 (3)             ; 1 (1)            ; |DCE01|div5:inst137                                                                      ; work         ;
;    |f0_former:inst106|                   ; 14 (14)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 9 (9)            ; |DCE01|f0_former:inst106                                                                 ; work         ;
;    |shrg_ctrl8:inst173|                  ; 28 (28)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 16 (16)          ; |DCE01|shrg_ctrl8:inst173                                                                ; work         ;
;    |slctr:inst148|                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |DCE01|slctr:inst148                                                                     ; work         ;
;    |stbus_ctrl2:inst1|                   ; 37 (28)     ; 21 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (12)      ; 2 (2)             ; 19 (14)          ; |DCE01|stbus_ctrl2:inst1                                                                 ; work         ;
;       |cpu_int_form2:inst6|              ; 9 (9)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 5 (5)            ; |DCE01|stbus_ctrl2:inst1|cpu_int_form2:inst6                                             ; work         ;
;    |unifilter4:inst128|                  ; 17 (17)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 4 (4)             ; 4 (4)            ; |DCE01|unifilter4:inst128                                                                ; work         ;
;    |unifilter4:inst129|                  ; 17 (17)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 4 (4)             ; 4 (4)            ; |DCE01|unifilter4:inst129                                                                ; work         ;
;    |unifilter4:inst184|                  ; 17 (17)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 3 (3)             ; 5 (5)            ; |DCE01|unifilter4:inst184                                                                ; work         ;
+------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                               ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name              ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+
; CLK_125Hz         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MISO              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CPU_INT           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLR_SHIFTREG_TEST ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; EXT_Out           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; EXT_Out_NT        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIN_11            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIN_24            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIN_25            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIN_30            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIN_31            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIN_49            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIN_51            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIN_52            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PMODE0            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PMODE1            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PMODE2            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLK_10_24MHz      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LOUT_DIS_DTS      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; WP_FLASH          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED_G_138         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED_R_125         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED_R_133         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED_R_135         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; WP_SPI_EEPROM     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RST_WIZNET        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MODE              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLK_WIZNET        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TEST_PIN_128      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TEST_PIN_132      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; OUT_TEST_RG       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; OUT_TEST_RG_CLK   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TEST_PIN_129      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TEST_PIN_127      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ALERT             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; JUMP_1            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; BTN               ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; JUMP_2            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; EXT_In            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; C4                ; Bidir    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; F0                ; Bidir    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; JUMP_3            ; Input    ; --            ; (6) 1209 ps   ; --                    ; --  ; --   ;
; JUMP_4            ; Input    ; (6) 1209 ps   ; (1) 358 ps    ; --                    ; --  ; --   ;
; PWR_ON            ; Input    ; (1) 358 ps    ; (1) 358 ps    ; --                    ; --  ; --   ;
; SCK               ; Input    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; MOSI              ; Input    ; (6) 1211 ps   ; --            ; --                    ; --  ; --   ;
; CLK_50MHz         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; FPGA_ENA          ; Input    ; (6) 1209 ps   ; --            ; --                    ; --  ; --   ;
; SHIFT_RST         ; Input    ; (6) 1209 ps   ; --            ; --                    ; --  ; --   ;
; EXT_In2           ; Input    ; (6) 1211 ps   ; --            ; --                    ; --  ; --   ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                    ;
+-----------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                 ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------+-------------------+---------+
; JUMP_1                                                                                              ;                   ;         ;
; BTN                                                                                                 ;                   ;         ;
; JUMP_2                                                                                              ;                   ;         ;
; EXT_In                                                                                              ;                   ;         ;
; C4                                                                                                  ;                   ;         ;
;      - inst168~0                                                                                    ; 1                 ; 0       ;
; F0                                                                                                  ;                   ;         ;
;      - inst172~0                                                                                    ; 1                 ; 0       ;
; JUMP_3                                                                                              ;                   ;         ;
;      - slctr:inst148|2~0                                                                            ; 1                 ; 6       ;
; JUMP_4                                                                                              ;                   ;         ;
;      - C4~output                                                                                    ; 1                 ; 1       ;
;      - F0~output                                                                                    ; 1                 ; 1       ;
;      - inst132                                                                                      ; 1                 ; 1       ;
;      - inst183                                                                                      ; 1                 ; 1       ;
;      - inst168~0                                                                                    ; 1                 ; 1       ;
;      - inst172~0                                                                                    ; 1                 ; 1       ;
;      - MODE~output                                                                                  ; 0                 ; 6       ;
; PWR_ON                                                                                              ;                   ;         ;
;      - inst86                                                                                       ; 0                 ; 1       ;
;      - inst18                                                                                       ; 1                 ; 1       ;
;      - inst6                                                                                        ; 0                 ; 1       ;
;      - inst61                                                                                       ; 1                 ; 1       ;
;      - inst62                                                                                       ; 1                 ; 1       ;
;      - inst66                                                                                       ; 1                 ; 1       ;
;      - inst68                                                                                       ; 1                 ; 1       ;
;      - inst69                                                                                       ; 1                 ; 1       ;
;      - inst70                                                                                       ; 1                 ; 1       ;
;      - inst74                                                                                       ; 1                 ; 1       ;
;      - inst76                                                                                       ; 1                 ; 1       ;
;      - inst77                                                                                       ; 1                 ; 1       ;
;      - inst78                                                                                       ; 0                 ; 1       ;
;      - inst82                                                                                       ; 0                 ; 1       ;
;      - inst84                                                                                       ; 0                 ; 1       ;
;      - inst85                                                                                       ; 0                 ; 1       ;
;      - inst177                                                                                      ; 0                 ; 1       ;
;      - inst152                                                                                      ; 0                 ; 1       ;
;      - stbus_ctrl2:inst1|inst2                                                                      ; 0                 ; 1       ;
;      - stbus_ctrl2:inst1|27                                                                         ; 0                 ; 1       ;
;      - stbus_ctrl2:inst1|28                                                                         ; 0                 ; 1       ;
;      - stbus_ctrl2:inst1|25                                                                         ; 0                 ; 1       ;
;      - stbus_ctrl2:inst1|26                                                                         ; 0                 ; 1       ;
;      - div5:inst137|41                                                                              ; 0                 ; 1       ;
;      - shrg_ctrl8:inst173|66                                                                        ; 0                 ; 1       ;
;      - shrg_ctrl8:inst173|78~0                                                                      ; 0                 ; 1       ;
;      - inst40                                                                                       ; 0                 ; 1       ;
;      - inst112                                                                                      ; 0                 ; 1       ;
;      - inst38                                                                                       ; 0                 ; 1       ;
;      - inst7                                                                                        ; 0                 ; 1       ;
;      - f0_former:inst106|7                                                                          ; 1                 ; 1       ;
;      - f0_former:inst106|11                                                                         ; 1                 ; 1       ;
;      - f0_former:inst106|15                                                                         ; 1                 ; 1       ;
;      - f0_former:inst106|6                                                                          ; 1                 ; 1       ;
;      - f0_former:inst106|22                                                                         ; 1                 ; 1       ;
;      - f0_former:inst106|14                                                                         ; 1                 ; 1       ;
;      - f0_former:inst106|19                                                                         ; 1                 ; 1       ;
;      - f0_former:inst106|18                                                                         ; 1                 ; 1       ;
;      - f0_former:inst106|23                                                                         ; 1                 ; 1       ;
;      - div5-1123:inst120|6                                                                          ; 0                 ; 1       ;
;      - div5-1123:inst120|8                                                                          ; 0                 ; 1       ;
;      - div5-1123:inst120|7                                                                          ; 0                 ; 1       ;
;      - div5-1123:inst120|41                                                                         ; 0                 ; 1       ;
;      - inst111                                                                                      ; 0                 ; 1       ;
;      - div5:inst137|8                                                                               ; 0                 ; 1       ;
;      - div5:inst137|6                                                                               ; 0                 ; 1       ;
;      - div5:inst137|7                                                                               ; 0                 ; 1       ;
;      - stbus_ctrl2:inst1|81                                                                         ; 0                 ; 1       ;
;      - stbus_ctrl2:inst1|inst4                                                                      ; 0                 ; 1       ;
;      - shrg_ctrl8:inst173|65                                                                        ; 0                 ; 1       ;
;      - div5-1123:inst197|8                                                                          ; 0                 ; 1       ;
;      - div5-1123:inst197|6                                                                          ; 0                 ; 1       ;
;      - div5-1123:inst197|7                                                                          ; 0                 ; 1       ;
;      - div5-1123:inst197|41                                                                         ; 0                 ; 1       ;
;      - inst13                                                                                       ; 0                 ; 1       ;
;      - inst14                                                                                       ; 0                 ; 1       ;
;      - inst19                                                                                       ; 0                 ; 1       ;
;      - inst8                                                                                        ; 0                 ; 1       ;
;      - inst12                                                                                       ; 0                 ; 1       ;
;      - inst22                                                                                       ; 0                 ; 1       ;
;      - inst23                                                                                       ; 0                 ; 1       ;
;      - inst24                                                                                       ; 0                 ; 1       ;
;      - inst29                                                                                       ; 0                 ; 1       ;
;      - inst32                                                                                       ; 0                 ; 1       ;
;      - inst33                                                                                       ; 0                 ; 1       ;
;      - inst34                                                                                       ; 0                 ; 1       ;
;      - inst39                                                                                       ; 0                 ; 1       ;
;      - inst42                                                                                       ; 0                 ; 1       ;
;      - inst43                                                                                       ; 0                 ; 1       ;
;      - inst44                                                                                       ; 0                 ; 1       ;
;      - inst49                                                                                       ; 0                 ; 1       ;
;      - inst52                                                                                       ; 0                 ; 1       ;
;      - inst53                                                                                       ; 0                 ; 1       ;
;      - inst54                                                                                       ; 0                 ; 1       ;
;      - inst20                                                                                       ; 0                 ; 1       ;
;      - stbus_ctrl2:inst1|82                                                                         ; 0                 ; 1       ;
;      - unifilter4:inst184|59                                                                        ; 0                 ; 1       ;
;      - unifilter4:inst184|125                                                                       ; 0                 ; 1       ;
;      - unifilter4:inst128|59                                                                        ; 0                 ; 1       ;
;      - unifilter4:inst128|125                                                                       ; 0                 ; 1       ;
;      - unifilter4:inst184|67                                                                        ; 0                 ; 1       ;
;      - unifilter4:inst129|59                                                                        ; 0                 ; 1       ;
;      - unifilter4:inst129|125                                                                       ; 0                 ; 1       ;
;      - unifilter4:inst128|67                                                                        ; 0                 ; 1       ;
;      - unifilter4:inst129|67                                                                        ; 0                 ; 1       ;
;      - unifilter4:inst184|129~_emulated                                                             ; 0                 ; 1       ;
;      - unifilter4:inst184|129~2                                                                     ; 0                 ; 1       ;
;      - unifilter4:inst128|129~_emulated                                                             ; 0                 ; 1       ;
;      - unifilter4:inst128|129~2                                                                     ; 0                 ; 1       ;
;      - unifilter4:inst129|129~_emulated                                                             ; 0                 ; 1       ;
;      - unifilter4:inst129|129~2                                                                     ; 0                 ; 1       ;
;      - unifilter4:inst184|129~1                                                                     ; 0                 ; 1       ;
;      - unifilter4:inst128|129~1                                                                     ; 0                 ; 1       ;
;      - unifilter4:inst129|129~1                                                                     ; 0                 ; 1       ;
; SCK                                                                                                 ;                   ;         ;
;      - stbus_ctrl2:inst1|79                                                                         ; 1                 ; 0       ;
;      - stbus_ctrl2:inst1|78                                                                         ; 1                 ; 0       ;
;      - stbus_ctrl2:inst1|77                                                                         ; 1                 ; 0       ;
;      - stbus_ctrl2:inst1|76                                                                         ; 1                 ; 0       ;
;      - stbus_ctrl2:inst1|75                                                                         ; 1                 ; 0       ;
;      - stbus_ctrl2:inst1|74                                                                         ; 1                 ; 0       ;
;      - stbus_ctrl2:inst1|73                                                                         ; 1                 ; 0       ;
;      - stbus_ctrl2:inst1|72                                                                         ; 1                 ; 0       ;
;      - stbus_ctrl2:inst1|80                                                                         ; 1                 ; 0       ;
;      - inst193                                                                                      ; 1                 ; 0       ;
;      - stbus_ctrl2:inst1|inst1                                                                      ; 1                 ; 0       ;
; MOSI                                                                                                ;                   ;         ;
;      - altshift_taps:inst118|shift_taps_fln:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a0 ; 0                 ; 6       ;
;      - altshift_taps:inst191|shift_taps_24n:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a0 ; 0                 ; 6       ;
; CLK_50MHz                                                                                           ;                   ;         ;
; FPGA_ENA                                                                                            ;                   ;         ;
;      - inst139                                                                                      ; 0                 ; 6       ;
; SHIFT_RST                                                                                           ;                   ;         ;
;      - inst136                                                                                      ; 0                 ; 6       ;
; EXT_In2                                                                                             ;                   ;         ;
;      - inst3~0                                                                                      ; 0                 ; 6       ;
+-----------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                    ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLK_50MHz                                                                               ; PIN_23             ; 26      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; CLK_50MHz                                                                               ; PIN_23             ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; JUMP_4                                                                                  ; PIN_83             ; 7       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; PWR_ON                                                                                  ; PIN_76             ; 94      ; Async. clear, Latch enable ; no     ; --                   ; --               ; --                        ;
; SCK                                                                                     ; PIN_49             ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altpll1:inst169|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0]  ; PLL_1              ; 7       ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altpll2:inst176|altpll:altpll_component|altpll2_altpll:auto_generated|wire_pll1_clk[0]  ; PLL_2              ; 5       ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[8]~0 ; LCCOMB_X23_Y9_N2   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|cout_actual          ; LCCOMB_X24_Y9_N24  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|dffe4                               ; FF_X23_Y9_N9       ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[8]~0 ; LCCOMB_X26_Y10_N2  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|cout_actual          ; LCCOMB_X28_Y10_N28 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|dffe4                               ; FF_X26_Y10_N5      ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_comb_bita8~0 ; LCCOMB_X14_Y9_N26  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|cout_actual          ; LCCOMB_X16_Y9_N28  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|dffe4                               ; FF_X14_Y9_N5       ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; div5-1123:inst120|82                                                                    ; LCCOMB_X25_Y10_N2  ; 15      ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; div5-1123:inst120|82                                                                    ; LCCOMB_X25_Y10_N2  ; 12      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; div5-1123:inst197|82                                                                    ; LCCOMB_X29_Y10_N24 ; 6       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; div5:inst137|21                                                                         ; LCCOMB_X33_Y7_N12  ; 4       ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; div5:inst137|41                                                                         ; FF_X33_Y7_N5       ; 5       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; inst111                                                                                 ; FF_X33_Y8_N19      ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; inst132                                                                                 ; LCCOMB_X24_Y10_N26 ; 14      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; inst132                                                                                 ; LCCOMB_X24_Y10_N26 ; 3       ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; inst136                                                                                 ; LCCOMB_X33_Y8_N28  ; 20      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; inst139                                                                                 ; LCCOMB_X26_Y10_N4  ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; inst183                                                                                 ; LCCOMB_X24_Y10_N0  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; inst183                                                                                 ; LCCOMB_X24_Y10_N0  ; 4       ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; inst193                                                                                 ; LCCOMB_X23_Y11_N24 ; 20      ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; inst38                                                                                  ; FF_X33_Y8_N7       ; 5       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; inst7                                                                                   ; FF_X32_Y8_N1       ; 8       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; shrg_ctrl8:inst173|191                                                                  ; LCCOMB_X23_Y11_N6  ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; shrg_ctrl8:inst173|52                                                                   ; LCCOMB_X23_Y10_N22 ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; shrg_ctrl8:inst173|78~0                                                                 ; LCCOMB_X24_Y10_N30 ; 14      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; shrg_ctrl8:inst173|99                                                                   ; LCCOMB_X22_Y10_N16 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; stbus_ctrl2:inst1|12                                                                    ; FF_X22_Y14_N13     ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; stbus_ctrl2:inst1|3                                                                     ; LCCOMB_X23_Y11_N2  ; 20      ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; stbus_ctrl2:inst1|30~0                                                                  ; LCCOMB_X23_Y14_N22 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; stbus_ctrl2:inst1|4                                                                     ; LCCOMB_X23_Y11_N18 ; 20      ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; stbus_ctrl2:inst1|inst2                                                                 ; LCCOMB_X23_Y11_N28 ; 14      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; stbus_ctrl2:inst1|inst4                                                                 ; LCCOMB_X23_Y14_N16 ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; unifilter4:inst128|125                                                                  ; LCCOMB_X33_Y5_N18  ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; unifilter4:inst128|59                                                                   ; FF_X32_Y4_N23      ; 4       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; unifilter4:inst128|65                                                                   ; LCCOMB_X32_Y4_N22  ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; unifilter4:inst128|70                                                                   ; LCCOMB_X31_Y4_N22  ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; unifilter4:inst128|74                                                                   ; LCCOMB_X32_Y4_N24  ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; unifilter4:inst128|79                                                                   ; FF_X32_Y5_N31      ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; unifilter4:inst128|80                                                                   ; FF_X33_Y5_N27      ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; unifilter4:inst128|81                                                                   ; FF_X33_Y5_N23      ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; unifilter4:inst128|90                                                                   ; LCCOMB_X33_Y5_N30  ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; unifilter4:inst129|125                                                                  ; LCCOMB_X25_Y8_N18  ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; unifilter4:inst129|59                                                                   ; FF_X25_Y6_N1       ; 4       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; unifilter4:inst129|65                                                                   ; LCCOMB_X25_Y6_N0   ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; unifilter4:inst129|70                                                                   ; LCCOMB_X25_Y6_N20  ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; unifilter4:inst129|74                                                                   ; LCCOMB_X24_Y6_N6   ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; unifilter4:inst129|79                                                                   ; FF_X24_Y8_N27      ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; unifilter4:inst129|80                                                                   ; FF_X25_Y8_N31      ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; unifilter4:inst129|81                                                                   ; FF_X25_Y8_N29      ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; unifilter4:inst129|90                                                                   ; LCCOMB_X25_Y8_N26  ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; unifilter4:inst184|125                                                                  ; LCCOMB_X31_Y6_N20  ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; unifilter4:inst184|59                                                                   ; FF_X30_Y6_N31      ; 4       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; unifilter4:inst184|65                                                                   ; LCCOMB_X30_Y6_N30  ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; unifilter4:inst184|70                                                                   ; LCCOMB_X30_Y6_N20  ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; unifilter4:inst184|74                                                                   ; LCCOMB_X23_Y6_N28  ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; unifilter4:inst184|79                                                                   ; FF_X32_Y6_N11      ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; unifilter4:inst184|80                                                                   ; FF_X32_Y6_N31      ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; unifilter4:inst184|81                                                                   ; FF_X31_Y6_N15      ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; unifilter4:inst184|90                                                                   ; LCCOMB_X32_Y6_N4   ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                   ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK_50MHz                                                                              ; PIN_23             ; 26      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; altpll1:inst169|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 7       ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; altpll2:inst176|altpll:altpll_component|altpll2_altpll:auto_generated|wire_pll1_clk[0] ; PLL_2              ; 5       ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; div5-1123:inst120|82                                                                   ; LCCOMB_X25_Y10_N2  ; 15      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; div5:inst137|21                                                                        ; LCCOMB_X33_Y7_N12  ; 4       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; inst132                                                                                ; LCCOMB_X24_Y10_N26 ; 3       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; inst183                                                                                ; LCCOMB_X24_Y10_N0  ; 4       ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; inst193                                                                                ; LCCOMB_X23_Y11_N24 ; 20      ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; stbus_ctrl2:inst1|3                                                                    ; LCCOMB_X23_Y11_N2  ; 20      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; stbus_ctrl2:inst1|4                                                                    ; LCCOMB_X23_Y11_N18 ; 20      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
+----------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                   ;
+---------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                    ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------+---------+
; PWR_ON~input                                                                                            ; 94      ;
; ~GND                                                                                                    ; 27      ;
; shrg_ctrl8:inst173|52                                                                                   ; 25      ;
; inst136                                                                                                 ; 20      ;
; inst183                                                                                                 ; 15      ;
; shrg_ctrl8:inst173|78~0                                                                                 ; 14      ;
; stbus_ctrl2:inst1|inst2                                                                                 ; 14      ;
; inst132                                                                                                 ; 13      ;
; SCK~input                                                                                               ; 11      ;
; div5-1123:inst120|82                                                                                    ; 11      ;
; inst139                                                                                                 ; 10      ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_comb_bita8~0                 ; 10      ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[8]~0                 ; 9       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[8]~0                 ; 9       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|cout_actual                          ; 9       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|cout_actual                          ; 9       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|cout_actual                          ; 9       ;
; stbus_ctrl2:inst1|12                                                                                    ; 9       ;
; shrg_ctrl8:inst173|2                                                                                    ; 9       ;
; shrg_ctrl8:inst173|1                                                                                    ; 9       ;
; inst7                                                                                                   ; 8       ;
; JUMP_4~input                                                                                            ; 7       ;
; inst6                                                                                                   ; 7       ;
; shrg_ctrl8:inst173|7                                                                                    ; 7       ;
; stbus_ctrl2:inst1|cpu_int_form2:inst6|9~0                                                               ; 7       ;
; stbus_ctrl2:inst1|cpu_int_form2:inst6|2                                                                 ; 7       ;
; div5-1123:inst197|82                                                                                    ; 6       ;
; f0_former:inst106|6                                                                                     ; 6       ;
; stbus_ctrl2:inst1|99                                                                                    ; 6       ;
; stbus_ctrl2:inst1|78                                                                                    ; 6       ;
; div5-1123:inst197|7                                                                                     ; 5       ;
; div5-1123:inst197|6                                                                                     ; 5       ;
; div5:inst137|6                                                                                          ; 5       ;
; div5-1123:inst120|7                                                                                     ; 5       ;
; div5-1123:inst120|6                                                                                     ; 5       ;
; f0_former:inst106|14                                                                                    ; 5       ;
; f0_former:inst106|7                                                                                     ; 5       ;
; inst38                                                                                                  ; 5       ;
; div5:inst137|41                                                                                         ; 5       ;
; stbus_ctrl2:inst1|25                                                                                    ; 5       ;
; shrg_ctrl8:inst173|146~0                                                                                ; 5       ;
; shrg_ctrl8:inst173|5                                                                                    ; 5       ;
; shrg_ctrl8:inst173|3                                                                                    ; 5       ;
; inst18                                                                                                  ; 5       ;
; stbus_ctrl2:inst1|75                                                                                    ; 5       ;
; stbus_ctrl2:inst1|77                                                                                    ; 5       ;
; stbus_ctrl2:inst1|cpu_int_form2:inst6|11                                                                ; 5       ;
; unifilter4:inst129|125                                                                                  ; 4       ;
; unifilter4:inst129|59                                                                                   ; 4       ;
; unifilter4:inst128|125                                                                                  ; 4       ;
; unifilter4:inst128|59                                                                                   ; 4       ;
; inst172~0                                                                                               ; 4       ;
; unifilter4:inst184|125                                                                                  ; 4       ;
; unifilter4:inst184|59                                                                                   ; 4       ;
; inst168~0                                                                                               ; 4       ;
; f0_former:inst106|13                                                                                    ; 4       ;
; inst3~0                                                                                                 ; 4       ;
; inst52                                                                                                  ; 4       ;
; inst51                                                                                                  ; 4       ;
; inst43                                                                                                  ; 4       ;
; inst45                                                                                                  ; 4       ;
; inst34                                                                                                  ; 4       ;
; inst36                                                                                                  ; 4       ;
; inst29                                                                                                  ; 4       ;
; inst27                                                                                                  ; 4       ;
; inst22                                                                                                  ; 4       ;
; inst21                                                                                                  ; 4       ;
; inst8                                                                                                   ; 4       ;
; inst13                                                                                                  ; 4       ;
; div5-1123:inst197|8                                                                                     ; 4       ;
; div5:inst137|7                                                                                          ; 4       ;
; div5:inst137|8                                                                                          ; 4       ;
; inst111                                                                                                 ; 4       ;
; div5-1123:inst120|8                                                                                     ; 4       ;
; f0_former:inst106|19                                                                                    ; 4       ;
; f0_former:inst106|11                                                                                    ; 4       ;
; shrg_ctrl8:inst173|146                                                                                  ; 4       ;
; stbus_ctrl2:inst1|26                                                                                    ; 4       ;
; shrg_ctrl8:inst173|6                                                                                    ; 4       ;
; shrg_ctrl8:inst173|4                                                                                    ; 4       ;
; inst78                                                                                                  ; 4       ;
; inst80                                                                                                  ; 4       ;
; inst74                                                                                                  ; 4       ;
; inst73                                                                                                  ; 4       ;
; inst68                                                                                                  ; 4       ;
; inst67                                                                                                  ; 4       ;
; inst61                                                                                                  ; 4       ;
; shrg_ctrl8:inst173|171                                                                                  ; 4       ;
; stbus_ctrl2:inst1|72                                                                                    ; 4       ;
; stbus_ctrl2:inst1|74                                                                                    ; 4       ;
; stbus_ctrl2:inst1|76                                                                                    ; 4       ;
; stbus_ctrl2:inst1|cpu_int_form2:inst6|9~1                                                               ; 4       ;
; stbus_ctrl2:inst1|cpu_int_form2:inst6|14                                                                ; 4       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_reg_bit[8]                   ; 4       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_reg_bit[7]                   ; 4       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_reg_bit[6]                   ; 4       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_reg_bit[5]                   ; 4       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_reg_bit[4]                   ; 4       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_reg_bit[3]                   ; 4       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_reg_bit[2]                   ; 4       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_reg_bit[1]                   ; 4       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_reg_bit[0]                   ; 4       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[8]                   ; 4       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[7]                   ; 4       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[6]                   ; 4       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[5]                   ; 4       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[4]                   ; 4       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[3]                   ; 4       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[2]                   ; 4       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[1]                   ; 4       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[0]                   ; 4       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[8]                   ; 4       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[7]                   ; 4       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[6]                   ; 4       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[5]                   ; 4       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[4]                   ; 4       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[3]                   ; 4       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[2]                   ; 4       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[1]                   ; 4       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[0]                   ; 4       ;
; unifilter4:inst129|129~1                                                                                ; 3       ;
; unifilter4:inst128|129~1                                                                                ; 3       ;
; unifilter4:inst184|129~1                                                                                ; 3       ;
; unifilter4:inst129|80                                                                                   ; 3       ;
; unifilter4:inst129|79                                                                                   ; 3       ;
; unifilter4:inst129|81                                                                                   ; 3       ;
; unifilter4:inst128|80                                                                                   ; 3       ;
; unifilter4:inst128|79                                                                                   ; 3       ;
; unifilter4:inst128|81                                                                                   ; 3       ;
; inst15                                                                                                  ; 3       ;
; unifilter4:inst184|80                                                                                   ; 3       ;
; unifilter4:inst184|79                                                                                   ; 3       ;
; unifilter4:inst184|81                                                                                   ; 3       ;
; inst20                                                                                                  ; 3       ;
; inst57                                                                                                  ; 3       ;
; inst53                                                                                                  ; 3       ;
; inst44                                                                                                  ; 3       ;
; inst39                                                                                                  ; 3       ;
; inst32                                                                                                  ; 3       ;
; inst23                                                                                                  ; 3       ;
; inst12                                                                                                  ; 3       ;
; inst19                                                                                                  ; 3       ;
; inst14                                                                                                  ; 3       ;
; f0_former:inst106|23                                                                                    ; 3       ;
; f0_former:inst106|18                                                                                    ; 3       ;
; f0_former:inst106|15                                                                                    ; 3       ;
; shrg_ctrl8:inst173|27                                                                                   ; 3       ;
; stbus_ctrl2:inst1|96                                                                                    ; 3       ;
; stbus_ctrl2:inst1|28                                                                                    ; 3       ;
; stbus_ctrl2:inst1|27                                                                                    ; 3       ;
; inst82                                                                                                  ; 3       ;
; inst76                                                                                                  ; 3       ;
; inst69                                                                                                  ; 3       ;
; inst62                                                                                                  ; 3       ;
; stbus_ctrl2:inst1|inst~2                                                                                ; 3       ;
; stbus_ctrl2:inst1|73                                                                                    ; 3       ;
; stbus_ctrl2:inst1|cpu_int_form2:inst6|17                                                                ; 3       ;
; CLK_50MHz~input                                                                                         ; 2       ;
; MOSI~input                                                                                              ; 2       ;
; unifilter4:inst129|129~2                                                                                ; 2       ;
; unifilter4:inst128|129~2                                                                                ; 2       ;
; unifilter4:inst129|74                                                                                   ; 2       ;
; unifilter4:inst184|129~2                                                                                ; 2       ;
; unifilter4:inst128|74                                                                                   ; 2       ;
; unifilter4:inst184|74                                                                                   ; 2       ;
; unifilter4:inst129|70                                                                                   ; 2       ;
; unifilter4:inst128|70                                                                                   ; 2       ;
; unifilter4:inst184|70                                                                                   ; 2       ;
; unifilter4:inst129|90                                                                                   ; 2       ;
; unifilter4:inst129|82                                                                                   ; 2       ;
; unifilter4:inst128|90                                                                                   ; 2       ;
; unifilter4:inst128|82                                                                                   ; 2       ;
; shrg_ctrl8:inst173|118                                                                                  ; 2       ;
; shrg_ctrl8:inst173|193                                                                                  ; 2       ;
; f0_former:inst106|16                                                                                    ; 2       ;
; unifilter4:inst184|90                                                                                   ; 2       ;
; unifilter4:inst184|82                                                                                   ; 2       ;
; inst54                                                                                                  ; 2       ;
; inst49                                                                                                  ; 2       ;
; inst42                                                                                                  ; 2       ;
; inst33                                                                                                  ; 2       ;
; inst24                                                                                                  ; 2       ;
; div5-1123:inst197|41                                                                                    ; 2       ;
; shrg_ctrl8:inst173|99                                                                                   ; 2       ;
; shrg_ctrl8:inst173|89                                                                                   ; 2       ;
; shrg_ctrl8:inst173|191                                                                                  ; 2       ;
; shrg_ctrl8:inst173|19~0                                                                                 ; 2       ;
; stbus_ctrl2:inst1|inst1                                                                                 ; 2       ;
; shrg_ctrl8:inst173|195                                                                                  ; 2       ;
; div5-1123:inst120|41                                                                                    ; 2       ;
; f0_former:inst106|27~2                                                                                  ; 2       ;
; f0_former:inst106|22                                                                                    ; 2       ;
; inst112                                                                                                 ; 2       ;
; inst40                                                                                                  ; 2       ;
; stbus_ctrl2:inst1|93                                                                                    ; 2       ;
; stbus_ctrl2:inst1|30~0                                                                                  ; 2       ;
; inst85                                                                                                  ; 2       ;
; inst87                                                                                                  ; 2       ;
; inst84                                                                                                  ; 2       ;
; inst77                                                                                                  ; 2       ;
; inst70                                                                                                  ; 2       ;
; inst66                                                                                                  ; 2       ;
; unifilter4:inst184|92                                                                                   ; 2       ;
; inst177                                                                                                 ; 2       ;
; slctr:inst148|2~0                                                                                       ; 2       ;
; stbus_ctrl2:inst1|inst~1                                                                                ; 2       ;
; stbus_ctrl2:inst1|inst~0                                                                                ; 2       ;
; stbus_ctrl2:inst1|79                                                                                    ; 2       ;
; stbus_ctrl2:inst1|80                                                                                    ; 2       ;
; stbus_ctrl2:inst1|cpu_int_form2:inst6|22                                                                ; 2       ;
; inst86                                                                                                  ; 2       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita8~0                 ; 2       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita8~0                 ; 2       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|altsyncram_m5b1:altsyncram2|q_b[0]                  ; 2       ;
; shrg_ctrl8:inst173|203~feeder                                                                           ; 1       ;
; shrg_ctrl8:inst173|188~feeder                                                                           ; 1       ;
; inst112~feeder                                                                                          ; 1       ;
; stbus_ctrl2:inst1|12~feeder                                                                             ; 1       ;
; shrg_ctrl8:inst173|171~feeder                                                                           ; 1       ;
; stbus_ctrl2:inst1|cpu_int_form2:inst6|2~feeder                                                          ; 1       ;
; EXT_In2~input                                                                                           ; 1       ;
; SHIFT_RST~input                                                                                         ; 1       ;
; FPGA_ENA~input                                                                                          ; 1       ;
; JUMP_3~input                                                                                            ; 1       ;
; F0~input                                                                                                ; 1       ;
; C4~input                                                                                                ; 1       ;
; unifilter4:inst129|59~0                                                                                 ; 1       ;
; unifilter4:inst128|59~0                                                                                 ; 1       ;
; unifilter4:inst129|80~0                                                                                 ; 1       ;
; unifilter4:inst129|82~0                                                                                 ; 1       ;
; unifilter4:inst129|81~0                                                                                 ; 1       ;
; unifilter4:inst184|59~0                                                                                 ; 1       ;
; unifilter4:inst128|80~0                                                                                 ; 1       ;
; unifilter4:inst128|82~0                                                                                 ; 1       ;
; unifilter4:inst128|81~0                                                                                 ; 1       ;
; unifilter4:inst184|80~0                                                                                 ; 1       ;
; unifilter4:inst184|82~0                                                                                 ; 1       ;
; unifilter4:inst184|81~0                                                                                 ; 1       ;
; div5:inst137|6~0                                                                                        ; 1       ;
; f0_former:inst106|6~0                                                                                   ; 1       ;
; stbus_ctrl2:inst1|25~0                                                                                  ; 1       ;
; inst18~0                                                                                                ; 1       ;
; inst6~0                                                                                                 ; 1       ;
; inst177~0                                                                                               ; 1       ;
; unifilter4:inst129|129~3                                                                                ; 1       ;
; unifilter4:inst128|129~3                                                                                ; 1       ;
; unifilter4:inst129|129~_emulated                                                                        ; 1       ;
; unifilter4:inst184|129~3                                                                                ; 1       ;
; unifilter4:inst128|129~_emulated                                                                        ; 1       ;
; unifilter4:inst184|129~_emulated                                                                        ; 1       ;
; unifilter4:inst129|65                                                                                   ; 1       ;
; unifilter4:inst128|65                                                                                   ; 1       ;
; unifilter4:inst129|67                                                                                   ; 1       ;
; unifilter4:inst184|65                                                                                   ; 1       ;
; unifilter4:inst128|67                                                                                   ; 1       ;
; unifilter4:inst129|79~0                                                                                 ; 1       ;
; unifilter4:inst184|67                                                                                   ; 1       ;
; unifilter4:inst128|79~0                                                                                 ; 1       ;
; shrg_ctrl8:inst173|118~0                                                                                ; 1       ;
; shrg_ctrl8:inst173|119~1                                                                                ; 1       ;
; shrg_ctrl8:inst173|119~0                                                                                ; 1       ;
; shrg_ctrl8:inst173|193~0                                                                                ; 1       ;
; unifilter4:inst184|79~0                                                                                 ; 1       ;
; inst20~0                                                                                                ; 1       ;
; inst54~0                                                                                                ; 1       ;
; inst53~0                                                                                                ; 1       ;
; inst52~0                                                                                                ; 1       ;
; inst49~0                                                                                                ; 1       ;
; inst44~0                                                                                                ; 1       ;
; inst43~0                                                                                                ; 1       ;
; inst42~0                                                                                                ; 1       ;
; inst39~0                                                                                                ; 1       ;
; inst34~0                                                                                                ; 1       ;
; inst33~0                                                                                                ; 1       ;
; inst32~0                                                                                                ; 1       ;
; inst29~0                                                                                                ; 1       ;
; inst24~0                                                                                                ; 1       ;
; inst23~0                                                                                                ; 1       ;
; inst22~0                                                                                                ; 1       ;
; inst12~0                                                                                                ; 1       ;
; inst8~0                                                                                                 ; 1       ;
; inst19~0                                                                                                ; 1       ;
; inst14~0                                                                                                ; 1       ;
; inst13~0                                                                                                ; 1       ;
; div5-1123:inst197|41~0                                                                                  ; 1       ;
; div5-1123:inst197|7~0                                                                                   ; 1       ;
; div5-1123:inst197|6~0                                                                                   ; 1       ;
; div5-1123:inst197|8~0                                                                                   ; 1       ;
; shrg_ctrl8:inst173|89~0                                                                                 ; 1       ;
; stbus_ctrl2:inst1|82                                                                                    ; 1       ;
; div5:inst137|7~0                                                                                        ; 1       ;
; div5:inst137|8~0                                                                                        ; 1       ;
; shrg_ctrl8:inst173|195~0                                                                                ; 1       ;
; div5-1123:inst120|41~1                                                                                  ; 1       ;
; div5-1123:inst120|7~0                                                                                   ; 1       ;
; div5-1123:inst120|8~0                                                                                   ; 1       ;
; div5-1123:inst120|6~0                                                                                   ; 1       ;
; f0_former:inst106|23~0                                                                                  ; 1       ;
; f0_former:inst106|18~0                                                                                  ; 1       ;
; f0_former:inst106|19~0                                                                                  ; 1       ;
; f0_former:inst106|14~0                                                                                  ; 1       ;
; f0_former:inst106|22~0                                                                                  ; 1       ;
; f0_former:inst106|15~0                                                                                  ; 1       ;
; f0_former:inst106|11~0                                                                                  ; 1       ;
; f0_former:inst106|7~0                                                                                   ; 1       ;
; shrg_ctrl8:inst173|203                                                                                  ; 1       ;
; inst7~0                                                                                                 ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|cmpr_vgc:cmpr6|aneb_result_wire[0]~1 ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|cmpr_vgc:cmpr6|aneb_result_wire[0]~0 ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_reg_bit[0]                   ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_reg_bit[1]                   ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_reg_bit[2]                   ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_reg_bit[3]                   ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_reg_bit[4]                   ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_reg_bit[5]                   ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_reg_bit[6]                   ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_reg_bit[7]                   ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_reg_bit[8]                   ; 1       ;
; inst38~0                                                                                                ; 1       ;
; inst40~0                                                                                                ; 1       ;
; inst21~0                                                                                                ; 1       ;
; div5-1123:inst197|82~0                                                                                  ; 1       ;
; shrg_ctrl8:inst173|65                                                                                   ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|cmpr_vgc:cmpr6|aneb_result_wire[0]~1 ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|cmpr_vgc:cmpr6|aneb_result_wire[0]~0 ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[0]                   ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[1]                   ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[2]                   ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[3]                   ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[4]                   ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[5]                   ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[6]                   ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[7]                   ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[8]                   ; 1       ;
; shrg_ctrl8:inst173|178~0                                                                                ; 1       ;
; stbus_ctrl2:inst1|inst4                                                                                 ; 1       ;
; stbus_ctrl2:inst1|81                                                                                    ; 1       ;
; div5:inst137|41~0                                                                                       ; 1       ;
; stbus_ctrl2:inst1|26~0                                                                                  ; 1       ;
; stbus_ctrl2:inst1|28~0                                                                                  ; 1       ;
; stbus_ctrl2:inst1|27~0                                                                                  ; 1       ;
; shrg_ctrl8:inst173|188                                                                                  ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|cmpr_vgc:cmpr6|aneb_result_wire[0]~1 ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|cmpr_vgc:cmpr6|aneb_result_wire[0]~0 ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[0]                   ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[1]                   ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[2]                   ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[3]                   ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[4]                   ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[5]                   ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[6]                   ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[7]                   ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[8]                   ; 1       ;
; shrg_ctrl8:inst173|2~0                                                                                  ; 1       ;
; shrg_ctrl8:inst173|1~0                                                                                  ; 1       ;
; shrg_ctrl8:inst173|6~0                                                                                  ; 1       ;
; shrg_ctrl8:inst173|5~0                                                                                  ; 1       ;
; shrg_ctrl8:inst173|4~0                                                                                  ; 1       ;
; shrg_ctrl8:inst173|3~0                                                                                  ; 1       ;
; shrg_ctrl8:inst173|196                                                                                  ; 1       ;
; div5-1123:inst120|41~0                                                                                  ; 1       ;
; inst85~0                                                                                                ; 1       ;
; inst84~0                                                                                                ; 1       ;
; inst82~0                                                                                                ; 1       ;
; inst78~0                                                                                                ; 1       ;
; inst77~0                                                                                                ; 1       ;
; inst76~0                                                                                                ; 1       ;
; inst74~0                                                                                                ; 1       ;
; inst70~0                                                                                                ; 1       ;
; inst69~0                                                                                                ; 1       ;
; inst68~0                                                                                                ; 1       ;
; inst66~0                                                                                                ; 1       ;
; inst62~0                                                                                                ; 1       ;
; inst61~0                                                                                                ; 1       ;
; f0_former:inst106|27~1                                                                                  ; 1       ;
; f0_former:inst106|27~0                                                                                  ; 1       ;
; unifilter4:inst129|92                                                                                   ; 1       ;
; inst193                                                                                                 ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|dffe4                                               ; 1       ;
; unifilter4:inst128|92                                                                                   ; 1       ;
; shrg_ctrl8:inst173|7~1                                                                                  ; 1       ;
; shrg_ctrl8:inst173|7~0                                                                                  ; 1       ;
; shrg_ctrl8:inst173|66                                                                                   ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|dffe4                                               ; 1       ;
; stbus_ctrl2:inst1|72~0                                                                                  ; 1       ;
; stbus_ctrl2:inst1|73~0                                                                                  ; 1       ;
; stbus_ctrl2:inst1|74~0                                                                                  ; 1       ;
; stbus_ctrl2:inst1|75~0                                                                                  ; 1       ;
; stbus_ctrl2:inst1|76~0                                                                                  ; 1       ;
; stbus_ctrl2:inst1|80~0                                                                                  ; 1       ;
; stbus_ctrl2:inst1|93~0                                                                                  ; 1       ;
; stbus_ctrl2:inst1|77~0                                                                                  ; 1       ;
; stbus_ctrl2:inst1|78~0                                                                                  ; 1       ;
; stbus_ctrl2:inst1|cpu_int_form2:inst6|11~0                                                              ; 1       ;
; stbus_ctrl2:inst1|cpu_int_form2:inst6|22~1                                                              ; 1       ;
; stbus_ctrl2:inst1|cpu_int_form2:inst6|22~0                                                              ; 1       ;
; stbus_ctrl2:inst1|cpu_int_form2:inst6|17~0                                                              ; 1       ;
; stbus_ctrl2:inst1|cpu_int_form2:inst6|15                                                                ; 1       ;
; stbus_ctrl2:inst1|cpu_int_form2:inst6|14~0                                                              ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|dffe4                                               ; 1       ;
; inst86~0                                                                                                ; 1       ;
; inst152                                                                                                 ; 1       ;
; inst142~0                                                                                               ; 1       ;
; altpll1:inst169|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_fbout                   ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_comb_bita8~0                 ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_comb_bita8~COUT              ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_comb_bita8                   ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_comb_bita7~COUT              ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_comb_bita7                   ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_comb_bita6~COUT              ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_comb_bita6                   ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_comb_bita5~COUT              ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_comb_bita5                   ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_comb_bita4~COUT              ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_comb_bita4                   ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_comb_bita3~COUT              ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_comb_bita3                   ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_comb_bita2~COUT              ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_comb_bita2                   ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_comb_bita1~COUT              ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_comb_bita1                   ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_comb_bita0~COUT              ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_comb_bita0                   ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_comb_bita8~COUT              ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_comb_bita8                   ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_comb_bita7~COUT              ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_comb_bita7                   ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_comb_bita6~COUT              ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_comb_bita6                   ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_comb_bita5~COUT              ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_comb_bita5                   ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_comb_bita4~COUT              ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_comb_bita4                   ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_comb_bita3~COUT              ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_comb_bita3                   ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_comb_bita2~COUT              ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_comb_bita2                   ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_comb_bita1~COUT              ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_comb_bita1                   ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_comb_bita0~COUT              ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_comb_bita0                   ; 1       ;
; altpll2:inst176|altpll:altpll_component|altpll2_altpll:auto_generated|wire_pll1_fbout                   ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita8~0                 ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita8~COUT              ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita8                   ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita7~COUT              ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita7                   ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita6~COUT              ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita6                   ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita5~COUT              ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita5                   ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita4~COUT              ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita4                   ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita3~COUT              ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita3                   ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita2~COUT              ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita2                   ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita1~COUT              ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita1                   ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita0~COUT              ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita0                   ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita8~COUT              ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita8                   ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita7~COUT              ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita7                   ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita6~COUT              ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita6                   ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita5~COUT              ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita5                   ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita4~COUT              ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita4                   ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita3~COUT              ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita3                   ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita2~COUT              ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita2                   ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita1~COUT              ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita1                   ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita0~COUT              ; 1       ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita0                   ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita8~0                 ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita8~COUT              ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita8                   ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita7~COUT              ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita7                   ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita6~COUT              ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita6                   ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita5~COUT              ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita5                   ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita4~COUT              ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita4                   ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita3~COUT              ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita3                   ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita2~COUT              ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita2                   ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita1~COUT              ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita1                   ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita0~COUT              ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_comb_bita0                   ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita8~COUT              ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita8                   ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita7~COUT              ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita7                   ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita6~COUT              ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita6                   ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita5~COUT              ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita5                   ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita4~COUT              ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita4                   ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita3~COUT              ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita3                   ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita2~COUT              ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita2                   ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita1~COUT              ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita1                   ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita0~COUT              ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_comb_bita0                   ; 1       ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|altsyncram_m5b1:altsyncram2|q_b[0]                  ; 1       ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|altsyncram_m5b1:altsyncram2|q_b[0]                  ; 1       ;
+---------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+
; Name                                                                                       ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+--------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+
; altshift_taps:inst118|shift_taps_fln:auto_generated|altsyncram_m5b1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 382          ; 1            ; 382          ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 382  ; 382                         ; 1                           ; 382                         ; 1                           ; 382                 ; 1    ; None ; M9K_X27_Y9_N0  ; Old data             ; Old data        ; Old data        ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|altsyncram_m5b1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 382          ; 1            ; 382          ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 382  ; 382                         ; 1                           ; 382                         ; 1                           ; 382                 ; 1    ; None ; M9K_X27_Y10_N0 ; Old data             ; Old data        ; Old data        ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|altsyncram_m5b1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 382          ; 1            ; 382          ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 382  ; 382                         ; 1                           ; 382                         ; 1                           ; 382                 ; 1    ; None ; M9K_X15_Y9_N0  ; Old data             ; Old data        ; Old data        ;
+--------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 394 / 32,401 ( 1 % )   ;
; C16 interconnects           ; 32 / 1,326 ( 2 % )     ;
; C4 interconnects            ; 335 / 21,816 ( 2 % )   ;
; Direct links                ; 106 / 32,401 ( < 1 % ) ;
; Global clocks               ; 10 / 10 ( 100 % )      ;
; Local interconnects         ; 174 / 10,320 ( 2 % )   ;
; R24 interconnects           ; 37 / 1,289 ( 3 % )     ;
; R4 interconnects            ; 322 / 28,186 ( 1 % )   ;
+-----------------------------+------------------------+


+---------------------------------------------------------------------------+
; LAB Logic Elements                                                        ;
+--------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 8.74) ; Number of LABs  (Total = 34) ;
+--------------------------------------------+------------------------------+
; 1                                          ; 2                            ;
; 2                                          ; 0                            ;
; 3                                          ; 5                            ;
; 4                                          ; 1                            ;
; 5                                          ; 3                            ;
; 6                                          ; 5                            ;
; 7                                          ; 2                            ;
; 8                                          ; 1                            ;
; 9                                          ; 0                            ;
; 10                                         ; 0                            ;
; 11                                         ; 1                            ;
; 12                                         ; 2                            ;
; 13                                         ; 4                            ;
; 14                                         ; 2                            ;
; 15                                         ; 2                            ;
; 16                                         ; 4                            ;
+--------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.79) ; Number of LABs  (Total = 34) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 24                           ;
; 1 Clock                            ; 21                           ;
; 1 Clock enable                     ; 8                            ;
; 2 Clocks                           ; 8                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 14.09) ; Number of LABs  (Total = 34) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 2                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 5                            ;
; 6                                            ; 1                            ;
; 7                                            ; 2                            ;
; 8                                            ; 4                            ;
; 9                                            ; 3                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 1                            ;
; 13                                           ; 0                            ;
; 14                                           ; 1                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 1                            ;
; 18                                           ; 0                            ;
; 19                                           ; 0                            ;
; 20                                           ; 0                            ;
; 21                                           ; 2                            ;
; 22                                           ; 4                            ;
; 23                                           ; 3                            ;
; 24                                           ; 2                            ;
; 25                                           ; 0                            ;
; 26                                           ; 1                            ;
; 27                                           ; 1                            ;
; 28                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 3.53) ; Number of LABs  (Total = 34) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 6                            ;
; 2                                               ; 11                           ;
; 3                                               ; 7                            ;
; 4                                               ; 1                            ;
; 5                                               ; 2                            ;
; 6                                               ; 3                            ;
; 7                                               ; 0                            ;
; 8                                               ; 0                            ;
; 9                                               ; 2                            ;
; 10                                              ; 1                            ;
; 11                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+---------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 4.50) ; Number of LABs  (Total = 34) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 0                            ;
; 2                                           ; 5                            ;
; 3                                           ; 10                           ;
; 4                                           ; 8                            ;
; 5                                           ; 3                            ;
; 6                                           ; 4                            ;
; 7                                           ; 1                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 1                            ;
; 11                                          ; 0                            ;
; 12                                          ; 1                            ;
; 13                                          ; 1                            ;
+---------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 36           ; 0            ; 36           ; 0            ; 0            ; 50        ; 36           ; 0            ; 50        ; 50        ; 0            ; 0            ; 0            ; 0            ; 15           ; 0            ; 0            ; 15           ; 0            ; 0            ; 11           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 50        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 14           ; 50           ; 14           ; 50           ; 50           ; 0         ; 14           ; 50           ; 0         ; 0         ; 50           ; 50           ; 50           ; 50           ; 35           ; 50           ; 50           ; 35           ; 50           ; 50           ; 39           ; 50           ; 50           ; 50           ; 50           ; 50           ; 50           ; 0         ; 50           ; 50           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; CLK_125Hz          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MISO               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CPU_INT            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLR_SHIFTREG_TEST  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EXT_Out            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EXT_Out_NT         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIN_11             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIN_24             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIN_25             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIN_30             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIN_31             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIN_49             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIN_51             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIN_52             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PMODE0             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PMODE1             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PMODE2             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK_10_24MHz       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LOUT_DIS_DTS       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; WP_FLASH           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED_G_138          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED_R_125          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED_R_133          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED_R_135          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; WP_SPI_EEPROM      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RST_WIZNET         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MODE               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK_WIZNET         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEST_PIN_128       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEST_PIN_132       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OUT_TEST_RG        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OUT_TEST_RG_CLK    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEST_PIN_129       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEST_PIN_127       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALERT              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; JUMP_1             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BTN                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; JUMP_2             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EXT_In             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C4                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; F0                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; JUMP_3             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; JUMP_4             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PWR_ON             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCK                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MOSI               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK_50MHz          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_ENA           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SHIFT_RST          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EXT_In2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; On                       ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; On                       ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As input tri-stated      ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                           ; Destination Clock(s)                                                              ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
; inst176|altpll_component|auto_generated|pll1|clk[0],JUMP_4,SCK                                                            ; inst176|altpll_component|auto_generated|pll1|clk[0],JUMP_4,SCK                    ; 60.6              ;
; SCK,inst7                                                                                                                 ; SCK,inst7                                                                         ; 50.2              ;
; inst176|altpll_component|auto_generated|pll1|clk[0],JUMP_4                                                                ; inst176|altpll_component|auto_generated|pll1|clk[0],JUMP_4                        ; 31.2              ;
; JUMP_4,SCK                                                                                                                ; JUMP_4,SCK                                                                        ; 30.1              ;
; CLK_50MHz                                                                                                                 ; CLK_50MHz                                                                         ; 28.1              ;
; I/O                                                                                                                       ; inst176|altpll_component|auto_generated|pll1|clk[0]                               ; 6.7               ;
; inst169|altpll_component|auto_generated|pll1|clk[0]                                                                       ; inst169|altpll_component|auto_generated|pll1|clk[0]                               ; 6.7               ;
; inst169|altpll_component|auto_generated|pll1|clk[0],JUMP_4,PWR_ON                                                         ; inst169|altpll_component|auto_generated|pll1|clk[0],JUMP_4,PWR_ON                 ; 4.7               ;
; inst176|altpll_component|auto_generated|pll1|clk[0],JUMP_4                                                                ; inst176|altpll_component|auto_generated|pll1|clk[0],JUMP_4,SCK                    ; 2.8               ;
; inst169|altpll_component|auto_generated|pll1|clk[0],PWR_ON,shrg_ctrl8:inst173|171                                         ; inst169|altpll_component|auto_generated|pll1|clk[0],PWR_ON,shrg_ctrl8:inst173|171 ; 2.3               ;
; div5:inst137|6                                                                                                            ; div5:inst137|6                                                                    ; 2.2               ;
; inst38,I/O                                                                                                                ; inst176|altpll_component|auto_generated|pll1|clk[0],JUMP_4,SCK                    ; 1.7               ;
; unifilter4:inst184|79,unifilter4:inst184|81,unifilter4:inst184|80                                                         ; JUMP_4,SCK                                                                        ; 1.5               ;
; I/O                                                                                                                       ; CLK_50MHz                                                                         ; 1.3               ;
; inst176|altpll_component|auto_generated|pll1|clk[0],unifilter4:inst129|79,unifilter4:inst129|81,unifilter4:inst129|80,I/O ; inst176|altpll_component|auto_generated|pll1|clk[0],JUMP_4                        ; 1.2               ;
; inst169|altpll_component|auto_generated|pll1|clk[0],unifilter4:inst184|79,unifilter4:inst184|81,unifilter4:inst184|80     ; inst169|altpll_component|auto_generated|pll1|clk[0]                               ; 1.1               ;
+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                     ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                       ; Destination Register                                                                  ; Delay Added in ns ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------------+
; PWR_ON                                                                                ; inst18                                                                                ; 4.079             ;
; shrg_ctrl8:inst173|7                                                                  ; shrg_ctrl8:inst173|118                                                                ; 3.209             ;
; shrg_ctrl8:inst173|2                                                                  ; shrg_ctrl8:inst173|193                                                                ; 3.203             ;
; shrg_ctrl8:inst173|1                                                                  ; shrg_ctrl8:inst173|118                                                                ; 3.127             ;
; shrg_ctrl8:inst173|5                                                                  ; shrg_ctrl8:inst173|193                                                                ; 2.793             ;
; shrg_ctrl8:inst173|3                                                                  ; shrg_ctrl8:inst173|193                                                                ; 2.793             ;
; shrg_ctrl8:inst173|4                                                                  ; shrg_ctrl8:inst173|193                                                                ; 2.793             ;
; shrg_ctrl8:inst173|6                                                                  ; shrg_ctrl8:inst173|193                                                                ; 2.793             ;
; unifilter4:inst129|79                                                                 ; unifilter4:inst129|79                                                                 ; 2.637             ;
; unifilter4:inst184|79                                                                 ; unifilter4:inst184|79                                                                 ; 2.620             ;
; unifilter4:inst128|79                                                                 ; unifilter4:inst128|79                                                                 ; 2.592             ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[1] ; TEST_PIN_128                                                                          ; 2.556             ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[7] ; TEST_PIN_128                                                                          ; 2.553             ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[8] ; TEST_PIN_128                                                                          ; 2.552             ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[6] ; TEST_PIN_128                                                                          ; 2.550             ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[5] ; TEST_PIN_128                                                                          ; 2.549             ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[4] ; TEST_PIN_128                                                                          ; 2.549             ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[3] ; TEST_PIN_128                                                                          ; 2.543             ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[2] ; TEST_PIN_128                                                                          ; 2.530             ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[0] ; TEST_PIN_128                                                                          ; 2.530             ;
; unifilter4:inst128|59                                                                 ; unifilter4:inst128|59                                                                 ; 2.440             ;
; inst111                                                                               ; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[0] ; 2.339             ;
; unifilter4:inst184|59                                                                 ; unifilter4:inst184|59                                                                 ; 2.286             ;
; unifilter4:inst129|59                                                                 ; unifilter4:inst129|59                                                                 ; 2.286             ;
; div5:inst137|6                                                                        ; div5:inst137|8                                                                        ; 2.181             ;
; div5:inst137|41                                                                       ; div5:inst137|41                                                                       ; 2.173             ;
; inst38                                                                                ; inst40                                                                                ; 2.154             ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_reg_bit[6] ; OUT_TEST_RG                                                                           ; 2.124             ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_reg_bit[5] ; OUT_TEST_RG                                                                           ; 2.124             ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_reg_bit[7] ; OUT_TEST_RG                                                                           ; 2.123             ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_reg_bit[3] ; OUT_TEST_RG                                                                           ; 2.123             ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_reg_bit[2] ; OUT_TEST_RG                                                                           ; 2.123             ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_reg_bit[4] ; OUT_TEST_RG                                                                           ; 2.123             ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_reg_bit[1] ; OUT_TEST_RG                                                                           ; 2.123             ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_reg_bit[8] ; OUT_TEST_RG                                                                           ; 2.123             ;
; unifilter4:inst184|81                                                                 ; unifilter4:inst184|79                                                                 ; 1.940             ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_nsf:cntr1|counter_reg_bit[0] ; OUT_TEST_RG                                                                           ; 1.853             ;
; SHIFT_RST                                                                             ; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[0] ; 1.654             ;
; inst6                                                                                 ; inst24                                                                                ; 1.640             ;
; inst7                                                                                 ; inst24                                                                                ; 1.640             ;
; inst8                                                                                 ; inst24                                                                                ; 1.640             ;
; inst12                                                                                ; inst24                                                                                ; 1.640             ;
; inst13                                                                                ; inst24                                                                                ; 1.640             ;
; inst14                                                                                ; inst24                                                                                ; 1.640             ;
; inst19                                                                                ; inst24                                                                                ; 1.640             ;
; inst22                                                                                ; inst33                                                                                ; 1.418             ;
; inst23                                                                                ; inst33                                                                                ; 1.418             ;
; inst24                                                                                ; inst33                                                                                ; 1.418             ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[6] ; MISO                                                                                  ; 1.367             ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[5] ; MISO                                                                                  ; 1.367             ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[7] ; MISO                                                                                  ; 1.366             ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[3] ; MISO                                                                                  ; 1.366             ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[2] ; MISO                                                                                  ; 1.366             ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[4] ; MISO                                                                                  ; 1.366             ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[1] ; MISO                                                                                  ; 1.366             ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[8] ; MISO                                                                                  ; 1.366             ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[7] ; TEST_PIN_128                                                                          ; 1.324             ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[8] ; TEST_PIN_128                                                                          ; 1.316             ;
; inst29                                                                                ; inst42                                                                                ; 1.194             ;
; inst32                                                                                ; inst42                                                                                ; 1.194             ;
; inst33                                                                                ; inst42                                                                                ; 1.194             ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[6] ; TEST_PIN_128                                                                          ; 1.186             ;
; unifilter4:inst184|82                                                                 ; unifilter4:inst184|79                                                                 ; 1.149             ;
; unifilter4:inst184|80                                                                 ; unifilter4:inst184|79                                                                 ; 1.149             ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[5] ; TEST_PIN_128                                                                          ; 1.148             ;
; FPGA_ENA                                                                              ; MISO                                                                                  ; 1.126             ;
; unifilter4:inst129|92                                                                 ; shrg_ctrl8:inst173|171                                                                ; 1.083             ;
; f0_former:inst106|22                                                                  ; shrg_ctrl8:inst173|171                                                                ; 1.083             ;
; f0_former:inst106|14                                                                  ; shrg_ctrl8:inst173|171                                                                ; 1.083             ;
; f0_former:inst106|19                                                                  ; shrg_ctrl8:inst173|171                                                                ; 1.083             ;
; f0_former:inst106|18                                                                  ; shrg_ctrl8:inst173|171                                                                ; 1.083             ;
; f0_former:inst106|6                                                                   ; shrg_ctrl8:inst173|171                                                                ; 1.083             ;
; f0_former:inst106|7                                                                   ; shrg_ctrl8:inst173|171                                                                ; 1.083             ;
; f0_former:inst106|11                                                                  ; shrg_ctrl8:inst173|171                                                                ; 1.083             ;
; f0_former:inst106|15                                                                  ; shrg_ctrl8:inst173|171                                                                ; 1.083             ;
; f0_former:inst106|23                                                                  ; shrg_ctrl8:inst173|171                                                                ; 1.083             ;
; JUMP_4                                                                                ; shrg_ctrl8:inst173|171                                                                ; 1.083             ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_nsf:cntr1|counter_reg_bit[0] ; MISO                                                                                  ; 1.082             ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[4] ; TEST_PIN_128                                                                          ; 1.028             ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[3] ; TEST_PIN_128                                                                          ; 1.010             ;
; inst34                                                                                ; inst49                                                                                ; 0.963             ;
; inst39                                                                                ; inst49                                                                                ; 0.963             ;
; inst42                                                                                ; inst49                                                                                ; 0.963             ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_reg_bit[7] ; OUT_TEST_RG                                                                           ; 0.954             ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_reg_bit[8] ; OUT_TEST_RG                                                                           ; 0.924             ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[2] ; TEST_PIN_128                                                                          ; 0.904             ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[1] ; TEST_PIN_128                                                                          ; 0.902             ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_reg_bit[6] ; OUT_TEST_RG                                                                           ; 0.791             ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_reg_bit[5] ; OUT_TEST_RG                                                                           ; 0.766             ;
; altshift_taps:inst118|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[0] ; TEST_PIN_128                                                                          ; 0.755             ;
; inst43                                                                                ; inst54                                                                                ; 0.691             ;
; inst44                                                                                ; inst54                                                                                ; 0.691             ;
; inst49                                                                                ; inst54                                                                                ; 0.691             ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_reg_bit[4] ; OUT_TEST_RG                                                                           ; 0.659             ;
; altshift_taps:inst191|shift_taps_24n:auto_generated|cntr_dch:cntr3|counter_reg_bit[3] ; OUT_TEST_RG                                                                           ; 0.638             ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[8] ; MISO                                                                                  ; 0.622             ;
; unifilter4:inst129|81                                                                 ; unifilter4:inst129|79                                                                 ; 0.620             ;
; unifilter4:inst129|82                                                                 ; unifilter4:inst129|79                                                                 ; 0.620             ;
; unifilter4:inst129|80                                                                 ; unifilter4:inst129|79                                                                 ; 0.620             ;
; altshift_taps:inst182|shift_taps_fln:auto_generated|cntr_dch:cntr3|counter_reg_bit[7] ; MISO                                                                                  ; 0.609             ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (119006): Selected device EP4CE6E22I7 for design "DCE01"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (15535): Implemented PLL "altpll2:inst176|altpll:altpll_component|altpll2_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 16, clock division of 25, and phase shift of 0 degrees (0 ps) for altpll2:inst176|altpll:altpll_component|altpll2_altpll:auto_generated|wire_pll1_clk[0] port
Info (15535): Implemented PLL "altpll1:inst169|altpll:altpll_component|altpll1_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 16, clock division of 5, and phase shift of 0 degrees (0 ps) for altpll1:inst169|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22A7 is compatible
    Info (176445): Device EP4CE10E22C7 is compatible
    Info (176445): Device EP4CE10E22I7 is compatible
    Info (176445): Device EP4CE6E22A7 is compatible
    Info (176445): Device EP4CE6E22C7 is compatible
    Info (176445): Device EP4CE15E22C7 is compatible
    Info (176445): Device EP4CE15E22I7 is compatible
    Info (176445): Device EP4CE22E22A7 is compatible
    Info (176445): Device EP4CE22E22C7 is compatible
    Info (176445): Device EP4CE22E22I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 14 pins of 50 total pins
    Info (169086): Pin CLK_125Hz not assigned to an exact location on the device
    Info (169086): Pin CLR_SHIFTREG_TEST not assigned to an exact location on the device
    Info (169086): Pin EXT_Out_NT not assigned to an exact location on the device
    Info (169086): Pin PIN_11 not assigned to an exact location on the device
    Info (169086): Pin PIN_24 not assigned to an exact location on the device
    Info (169086): Pin PIN_25 not assigned to an exact location on the device
    Info (169086): Pin PIN_30 not assigned to an exact location on the device
    Info (169086): Pin PIN_31 not assigned to an exact location on the device
    Info (169086): Pin PIN_49 not assigned to an exact location on the device
    Info (169086): Pin PIN_51 not assigned to an exact location on the device
    Info (169086): Pin PIN_52 not assigned to an exact location on the device
    Info (169086): Pin OUT_TEST_RG not assigned to an exact location on the device
    Info (169086): Pin OUT_TEST_RG_CLK not assigned to an exact location on the device
    Info (169086): Pin BTN not assigned to an exact location on the device
Info (15535): Implemented PLL "altpll1:inst169|altpll:altpll_component|altpll1_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 16, clock division of 5, and phase shift of 0 degrees (0 ps) for altpll1:inst169|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0] port
Info (15535): Implemented PLL "altpll2:inst176|altpll:altpll_component|altpll2_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 16, clock division of 25, and phase shift of 0 degrees (0 ps) for altpll2:inst176|altpll:altpll_component|altpll2_altpll:auto_generated|wire_pll1_clk[0] port
Warning (335093): TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DCE01.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Warning (332191): Clock target unifilter4:inst129|59 of clock unifilter4:inst129|59 is fed by another target of the same clock.
Warning (332191): Clock target unifilter4:inst128|59 of clock unifilter4:inst128|59 is fed by another target of the same clock.
Warning (332191): Clock target div5:inst137|6 of clock div5:inst137|6 is fed by another target of the same clock.
Warning (332191): Clock target unifilter4:inst184|59 of clock unifilter4:inst184|59 is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: C4~output  from: oe  to: o
    Info (332098): Cell: F0~output  from: oe  to: o
    Info (332098): Cell: inst128|129~2  from: datac  to: combout
    Info (332098): Cell: inst128|65  from: datac  to: combout
    Info (332098): Cell: inst128|70  from: datac  to: combout
    Info (332098): Cell: inst128|74  from: datac  to: combout
    Info (332098): Cell: inst128|74  from: datad  to: combout
    Info (332098): Cell: inst129|129~2  from: datac  to: combout
    Info (332098): Cell: inst129|65  from: datac  to: combout
    Info (332098): Cell: inst129|70  from: datac  to: combout
    Info (332098): Cell: inst129|74  from: datac  to: combout
    Info (332098): Cell: inst129|74  from: datad  to: combout
    Info (332098): Cell: inst132  from: datac  to: combout
    Info (332098): Cell: inst137|21  from: datac  to: combout
    Info (332098): Cell: inst183  from: datac  to: combout
    Info (332098): Cell: inst184|129~2  from: datac  to: combout
    Info (332098): Cell: inst184|65  from: datac  to: combout
    Info (332098): Cell: inst184|70  from: datac  to: combout
    Info (332098): Cell: inst184|74  from: datac  to: combout
    Info (332098): Cell: inst184|74  from: datad  to: combout
    Info (332098): Cell: inst1|inst1  from: datab  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node altpll1:inst169|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node altpll2:inst176|altpll:altpll_component|altpll2_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node CLK_50MHz~input (placed in PIN 23 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node inst19
Info (176353): Automatically promoted node inst193 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node OUT_TEST_RG_CLK~output
Info (176353): Automatically promoted node stbus_ctrl2:inst1|3 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node stbus_ctrl2:inst1|4 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node div5-1123:inst120|82 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node C4~output
        Info (176357): Destination node f0_former:inst106|6
        Info (176357): Destination node f0_former:inst106|7
        Info (176357): Destination node f0_former:inst106|11
        Info (176357): Destination node f0_former:inst106|15
        Info (176357): Destination node f0_former:inst106|14
        Info (176357): Destination node f0_former:inst106|19
        Info (176357): Destination node f0_former:inst106|18
        Info (176357): Destination node f0_former:inst106|23
        Info (176357): Destination node f0_former:inst106|22
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node div5:inst137|21 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node inst183 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node shrg_ctrl8:inst173|171
        Info (176357): Destination node stbus_ctrl2:inst1|inst2
        Info (176357): Destination node shrg_ctrl8:inst173|78~0
        Info (176357): Destination node shrg_ctrl8:inst173|7~1
        Info (176357): Destination node shrg_ctrl8:inst173|196
        Info (176357): Destination node shrg_ctrl8:inst173|3~0
        Info (176357): Destination node shrg_ctrl8:inst173|4~0
        Info (176357): Destination node shrg_ctrl8:inst173|5~0
        Info (176357): Destination node shrg_ctrl8:inst173|6~0
        Info (176357): Destination node shrg_ctrl8:inst173|1~0
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node inst132 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node shrg_ctrl8:inst173|1
        Info (176357): Destination node shrg_ctrl8:inst173|2
        Info (176357): Destination node shrg_ctrl8:inst173|3
        Info (176357): Destination node shrg_ctrl8:inst173|4
        Info (176357): Destination node shrg_ctrl8:inst173|5
        Info (176357): Destination node shrg_ctrl8:inst173|6
        Info (176357): Destination node shrg_ctrl8:inst173|7
        Info (176357): Destination node shrg_ctrl8:inst173|195
        Info (176357): Destination node shrg_ctrl8:inst173|188
        Info (176357): Destination node shrg_ctrl8:inst173|89
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 14 (unused VREF, 3.3V VCCIO, 1 input, 13 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  5 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  5 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  8 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  10 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  6 pins available
Warning (15055): PLL "altpll2:inst176|altpll:altpll_component|altpll2_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input
    Info (15024): Input port INCLK[0] of node "altpll2:inst176|altpll:altpll_component|altpll2_altpll:auto_generated|pll1" is driven by altpll1:inst169|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0]~clkctrl which is OUTCLK output port of Clock control block type node altpll1:inst169|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0]~clkctrl
Warning (15062): PLL "altpll1:inst169|altpll:altpll_component|altpll1_altpll:auto_generated|pll1" in Source Synchronous mode with compensated output clock set to clk[0] is not fully compensated because it does not feed an I/O input register
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "C4_LVDS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CDSTI_LVDS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CDSTO_LVDS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLK_CPU" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CSC_PLL_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DSTI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DSTI_LVDS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DSTO_LVDS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "F0_LVDS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_32" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_33" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PLL_1_CLK_OUT" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170089): 3e+02 ns of routing delay (approximately 1.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:04
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 2.28 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 15 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin JUMP_1 uses I/O standard 3.3-V LVTTL at 73
    Info (169178): Pin BTN uses I/O standard 3.3-V LVTTL at 106
    Info (169178): Pin JUMP_2 uses I/O standard 3.3-V LVTTL at 74
    Info (169178): Pin EXT_In uses I/O standard 3.3-V LVTTL at 59
    Info (169178): Pin C4 uses I/O standard 3.3-V LVTTL at 55
    Info (169178): Pin F0 uses I/O standard 3.3-V LVTTL at 60
    Info (169178): Pin JUMP_3 uses I/O standard 3.3-V LVTTL at 75
    Info (169178): Pin JUMP_4 uses I/O standard 3.3-V LVTTL at 83
    Info (169178): Pin PWR_ON uses I/O standard 3.3-V LVTTL at 76
    Info (169178): Pin SCK uses I/O standard 3.3-V LVTTL at 49
    Info (169178): Pin MOSI uses I/O standard 3.3-V LVTTL at 52
    Info (169178): Pin CLK_50MHz uses I/O standard 3.3-V LVTTL at 23
    Info (169178): Pin FPGA_ENA uses I/O standard 3.3-V LVTTL at 31
    Info (169178): Pin SHIFT_RST uses I/O standard 3.3-V LVTTL at 28
    Info (169178): Pin EXT_In2 uses I/O standard 3.3-V LVTTL at 64
Info (144001): Generated suppressed messages file D:/altera/DCE01/output_files/DCE01.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 908 megabytes
    Info: Processing ended: Thu Feb 29 14:35:42 2024
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:12


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/altera/DCE01/output_files/DCE01.fit.smsg.


