<def f='llvm/llvm/include/llvm/CodeGen/ScheduleHazardRecognizer.h' l='109' type='void llvm::ScheduleHazardRecognizer::RecedeCycle()'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2282' u='c' c='_ZN4llvm13SchedBoundary9bumpCycleEj'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleHazardRecognizer.h' l='106'>/// RecedeCycle - This callback is invoked whenever the next bottom-up
  /// instruction to be scheduled cannot issue in the current cycle, either
  /// because of latency or resource conflicts.</doc>
<ovr f='llvm/llvm/lib/CodeGen/MultiHazardRecognizer.cpp' l='84' c='_ZN4llvm21MultiHazardRecognizer11RecedeCycleEv'/>
<use f='llvm/llvm/lib/CodeGen/MultiHazardRecognizer.cpp' l='86' u='c' c='_ZN4llvm21MultiHazardRecognizer11RecedeCycleEv'/>
<ovr f='llvm/llvm/lib/CodeGen/ScoreboardHazardRecognizer.cpp' l='236' c='_ZN4llvm26ScoreboardHazardRecognizer11RecedeCycleEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='641' u='c' c='_ZN12_GLOBAL__N_117ScheduleDAGRRList14AdvanceToCycleEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='940' u='c' c='_ZN12_GLOBAL__N_117ScheduleDAGRRList28RestoreHazardCheckerBottomUpEv'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='354' c='_ZN4llvm19GCNHazardRecognizer11RecedeCycleEv'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMHazardRecognizer.cpp' l='101' c='_ZN4llvm24ARMHazardRecognizerFPMLx11RecedeCycleEv'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMHazardRecognizer.cpp' l='268' c='_ZN4llvm31ARMBankConflictHazardRecognizer11RecedeCycleEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp' l='379' u='c' c='_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary9bumpCycleEv'/>
