{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 17 13:41:59 2022 " "Info: Processing started: Fri Jun 17 13:41:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcessadorSR -c ProcessadorSR " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessadorSR -c ProcessadorSR" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addr_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_mux-Arch1 " "Info: Found design unit 1: add_mux-Arch1" {  } { { "addr_mux.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/addr_mux.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 add_mux " "Info: Found entity 1: add_mux" {  } { { "addr_mux.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/addr_mux.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Arch1 " "Info: Found design unit 1: ALU-Arch1" {  } { { "alu.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/alu.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/alu.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fsr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSR_reg-Arch1 " "Info: Found design unit 1: FSR_reg-Arch1" {  } { { "fsr_reg.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/fsr_reg.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FSR_reg " "Info: Found entity 1: FSR_reg" {  } { { "fsr_reg.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/fsr_reg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_reg-arch1 " "Info: Found design unit 1: PC_reg-arch1" {  } { { "pc_reg.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/pc_reg.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC_reg " "Info: Found entity 1: PC_reg" {  } { { "pc_reg.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/pc_reg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "port_io.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file port_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Port_io-arch " "Info: Found design unit 1: Port_io-arch" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Port_io " "Info: Found entity 1: Port_io" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_mem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_mem-arch1 " "Info: Found design unit 1: ram_mem-arch1" {  } { { "ram_mem.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ram_mem.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram_mem " "Info: Found entity 1: ram_mem" {  } { { "ram_mem.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ram_mem.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "status_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file status_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Status_reg-Arch1 " "Info: Found design unit 1: Status_reg-Arch1" {  } { { "status_reg.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/status_reg.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Status_reg " "Info: Found entity 1: Status_reg" {  } { { "status_reg.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/status_reg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "w_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file w_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 w_reg-Arch1 " "Info: Found design unit 1: w_reg-Arch1" {  } { { "w_reg.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/w_reg.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 w_reg " "Info: Found entity 1: w_reg" {  } { { "w_reg.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/w_reg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-arch " "Info: Found design unit 1: control-arch" {  } { { "control.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/control.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/control.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_4096_14.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rom_4096_14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_4096_14-SYN " "Info: Found design unit 1: rom_4096_14-SYN" {  } { { "rom_4096_14.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/rom_4096_14.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rom_4096_14 " "Info: Found entity 1: rom_4096_14" {  } { { "rom_4096_14.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/rom_4096_14.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processadorsr.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file processadorsr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessadorSR " "Info: Found entity 1: ProcessadorSR" {  } { { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ProcessadorSR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProcessadorSR " "Info: Elaborating entity \"ProcessadorSR\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst10 " "Info: Elaborating entity \"control\" for hierarchy \"control:inst10\"" {  } { { "ProcessadorSR.bdf" "inst10" { Schematic "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ProcessadorSR.bdf" { { 1592 1520 1688 1848 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "ProcessadorSR.bdf" "inst" { Schematic "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ProcessadorSR.bdf" { { 232 488 648 360 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Status_reg Status_reg:inst2 " "Info: Elaborating entity \"Status_reg\" for hierarchy \"Status_reg:inst2\"" {  } { { "ProcessadorSR.bdf" "inst2" { Schematic "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ProcessadorSR.bdf" { { 336 888 1072 592 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_mux add_mux:inst3 " "Info: Elaborating entity \"add_mux\" for hierarchy \"add_mux:inst3\"" {  } { { "ProcessadorSR.bdf" "inst3" { Schematic "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ProcessadorSR.bdf" { { 320 1424 1632 448 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_4096_14 rom_4096_14:inst6 " "Info: Elaborating entity \"rom_4096_14\" for hierarchy \"rom_4096_14:inst6\"" {  } { { "ProcessadorSR.bdf" "inst6" { Schematic "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ProcessadorSR.bdf" { { 1648 1032 1248 1784 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_4096_14:inst6\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"rom_4096_14:inst6\|altsyncram:altsyncram_component\"" {  } { { "rom_4096_14.vhd" "altsyncram_component" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/rom_4096_14.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_4096_14:inst6\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"rom_4096_14:inst6\|altsyncram:altsyncram_component\"" {  } { { "rom_4096_14.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/rom_4096_14.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_4096_14:inst6\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"rom_4096_14:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file test.mif " "Info: Parameter \"init_file\" = \"test.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Info: Parameter \"width_a\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom_4096_14.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/rom_4096_14.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4271.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4271.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4271 " "Info: Found entity 1: altsyncram_4271" {  } { { "db/altsyncram_4271.tdf" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/db/altsyncram_4271.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4271 rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated " "Info: Elaborating entity \"altsyncram_4271\" for hierarchy \"rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_reg PC_reg:inst13 " "Info: Elaborating entity \"PC_reg\" for hierarchy \"PC_reg:inst13\"" {  } { { "ProcessadorSR.bdf" "inst13" { Schematic "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ProcessadorSR.bdf" { { 1536 560 768 1760 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSR_reg FSR_reg:inst4 " "Info: Elaborating entity \"FSR_reg\" for hierarchy \"FSR_reg:inst4\"" {  } { { "ProcessadorSR.bdf" "inst4" { Schematic "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ProcessadorSR.bdf" { { 616 968 1152 776 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst9 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst9\"" {  } { { "ProcessadorSR.bdf" "inst9" { Schematic "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ProcessadorSR.bdf" { { 216 256 368 304 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst9 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst9\"" {  } { { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ProcessadorSR.bdf" { { 216 256 368 304 "inst9" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst9 " "Info: Instantiated megafunction \"BUSMUX:inst9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Info: Parameter \"WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ProcessadorSR.bdf" { { 216 256 368 304 "inst9" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst9\|lpm_mux:\$00000 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst9\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst9\|lpm_mux:\$00000 BUSMUX:inst9 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst9\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst9\"" {  } { { "busmux.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ProcessadorSR.bdf" { { 216 256 368 304 "inst9" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_smc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smc " "Info: Found entity 1: mux_smc" {  } { { "db/mux_smc.tdf" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/db/mux_smc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_smc BUSMUX:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated " "Info: Elaborating entity \"mux_smc\" for hierarchy \"BUSMUX:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Port_io Port_io:inst8 " "Info: Elaborating entity \"Port_io\" for hierarchy \"Port_io:inst8\"" {  } { { "ProcessadorSR.bdf" "inst8" { Schematic "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ProcessadorSR.bdf" { { 1288 896 1080 1448 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[0\] port_io.vhd(67) " "Info (10041): Inferred latch for \"latch\[0\]\" at port_io.vhd(67)" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[1\] port_io.vhd(67) " "Info (10041): Inferred latch for \"latch\[1\]\" at port_io.vhd(67)" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[2\] port_io.vhd(67) " "Info (10041): Inferred latch for \"latch\[2\]\" at port_io.vhd(67)" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[3\] port_io.vhd(67) " "Info (10041): Inferred latch for \"latch\[3\]\" at port_io.vhd(67)" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[4\] port_io.vhd(67) " "Info (10041): Inferred latch for \"latch\[4\]\" at port_io.vhd(67)" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[5\] port_io.vhd(67) " "Info (10041): Inferred latch for \"latch\[5\]\" at port_io.vhd(67)" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[6\] port_io.vhd(67) " "Info (10041): Inferred latch for \"latch\[6\]\" at port_io.vhd(67)" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[7\] port_io.vhd(67) " "Info (10041): Inferred latch for \"latch\[7\]\" at port_io.vhd(67)" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Port_io Port_io:inst14 " "Info: Elaborating entity \"Port_io\" for hierarchy \"Port_io:inst14\"" {  } { { "ProcessadorSR.bdf" "inst14" { Schematic "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ProcessadorSR.bdf" { { 1024 936 1120 1184 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[0\] port_io.vhd(67) " "Info (10041): Inferred latch for \"latch\[0\]\" at port_io.vhd(67)" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[1\] port_io.vhd(67) " "Info (10041): Inferred latch for \"latch\[1\]\" at port_io.vhd(67)" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[2\] port_io.vhd(67) " "Info (10041): Inferred latch for \"latch\[2\]\" at port_io.vhd(67)" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[3\] port_io.vhd(67) " "Info (10041): Inferred latch for \"latch\[3\]\" at port_io.vhd(67)" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[4\] port_io.vhd(67) " "Info (10041): Inferred latch for \"latch\[4\]\" at port_io.vhd(67)" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[5\] port_io.vhd(67) " "Info (10041): Inferred latch for \"latch\[5\]\" at port_io.vhd(67)" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[6\] port_io.vhd(67) " "Info (10041): Inferred latch for \"latch\[6\]\" at port_io.vhd(67)" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[7\] port_io.vhd(67) " "Info (10041): Inferred latch for \"latch\[7\]\" at port_io.vhd(67)" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_mem ram_mem:inst5 " "Info: Elaborating entity \"ram_mem\" for hierarchy \"ram_mem:inst5\"" {  } { { "ProcessadorSR.bdf" "inst5" { Schematic "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ProcessadorSR.bdf" { { 800 920 1104 960 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "w_reg w_reg:inst1 " "Info: Elaborating entity \"w_reg\" for hierarchy \"w_reg:inst1\"" {  } { { "ProcessadorSR.bdf" "inst1" { Schematic "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ProcessadorSR.bdf" { { 184 888 1040 312 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "PC_reg:inst13\|dbus_out\[4\] busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"PC_reg:inst13\|dbus_out\[4\]\" to the node \"busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]\" into an OR gate" {  } { { "pc_reg.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/pc_reg.vhd" 22 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "PC_reg:inst13\|dbus_out\[3\] busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"PC_reg:inst13\|dbus_out\[3\]\" to the node \"busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]\" into an OR gate" {  } { { "pc_reg.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/pc_reg.vhd" 22 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "PC_reg:inst13\|dbus_out\[2\] busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"PC_reg:inst13\|dbus_out\[2\]\" to the node \"busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]\" into an OR gate" {  } { { "pc_reg.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/pc_reg.vhd" 22 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "PC_reg:inst13\|dbus_out\[1\] busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"PC_reg:inst13\|dbus_out\[1\]\" to the node \"busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]\" into an OR gate" {  } { { "pc_reg.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/pc_reg.vhd" 22 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "PC_reg:inst13\|dbus_out\[0\] busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"PC_reg:inst13\|dbus_out\[0\]\" to the node \"busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\]\" into an OR gate" {  } { { "pc_reg.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/pc_reg.vhd" 22 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "PC_reg:inst13\|dbus_out\[5\] busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"PC_reg:inst13\|dbus_out\[5\]\" to the node \"busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\]\" into an OR gate" {  } { { "pc_reg.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/pc_reg.vhd" 22 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "PC_reg:inst13\|dbus_out\[7\] busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"PC_reg:inst13\|dbus_out\[7\]\" to the node \"busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]\" into an OR gate" {  } { { "pc_reg.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/pc_reg.vhd" 22 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "PC_reg:inst13\|dbus_out\[6\] busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"PC_reg:inst13\|dbus_out\[6\]\" to the node \"busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\]\" into an OR gate" {  } { { "pc_reg.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/pc_reg.vhd" 22 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 34 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 9 " "Info: 9 registers lost all their fanouts during netlist optimizations. The first 9 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC_reg:inst13\|PC\[12\] " "Info: Register \"PC_reg:inst13\|PC\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC_reg:inst13\|stack_reg\[0\]\[12\] " "Info: Register \"PC_reg:inst13\|stack_reg\[0\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC_reg:inst13\|stack_reg\[1\]\[12\] " "Info: Register \"PC_reg:inst13\|stack_reg\[1\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC_reg:inst13\|stack_reg\[2\]\[12\] " "Info: Register \"PC_reg:inst13\|stack_reg\[2\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC_reg:inst13\|stack_reg\[3\]\[12\] " "Info: Register \"PC_reg:inst13\|stack_reg\[3\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC_reg:inst13\|stack_reg\[4\]\[12\] " "Info: Register \"PC_reg:inst13\|stack_reg\[4\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC_reg:inst13\|stack_reg\[5\]\[12\] " "Info: Register \"PC_reg:inst13\|stack_reg\[5\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC_reg:inst13\|stack_reg\[6\]\[12\] " "Info: Register \"PC_reg:inst13\|stack_reg\[6\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC_reg:inst13\|stack_reg\[7\]\[12\] " "Info: Register \"PC_reg:inst13\|stack_reg\[7\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4419 " "Info: Implemented 4419 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Info: Implemented 45 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4342 " "Info: Implemented 4342 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "14 " "Info: Implemented 14 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 17 13:42:25 2022 " "Info: Processing ended: Fri Jun 17 13:42:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Info: Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Info: Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
