# Reading D:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do DetectorAndGenerator_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/DetectorAndGenerator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DetectorAndGenerator
# -- Compiling architecture arch of DetectorAndGenerator
# vcom -93 -work work {D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/gerador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gerador
# -- Compiling architecture arch of gerador
# vcom -93 -work work {D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/generatorcontroller.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GeneratorController
# -- Compiling architecture arch of GeneratorController
# vcom -93 -work work {D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Message
# -- Compiling architecture arch of Message
# vcom -93 -work work {D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/header.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Header
# -- Compiling architecture arch of Header
# vcom -93 -work work {D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/transmissor.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity transmissor
# -- Compiling architecture arch of transmissor
# vcom -93 -work work {D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/flipflop.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipFlop
# -- Compiling architecture behaviour of flipFlop
# vcom -93 -work work {D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/detector.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Detector
# -- Compiling architecture arch of Detector
# vcom -93 -work work {D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/receptor.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Receptor
# -- Compiling architecture arch of Receptor
# vcom -93 -work work {D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/detectorcontroller.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DetectorController
# -- Compiling architecture arch of DetectorController
# vcom -93 -work work {D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/decodificador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Decodificador
# -- Compiling architecture arch of Decodificador
# 
vcom -reportprogress 300 -work work D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/simulation/modelsim/DetectorAndGenerator.vht
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DetectorAndGenerator_vhd_tst
# -- Compiling architecture DetectorAndGenerator_arch of DetectorAndGenerator_vhd_tst
# ** Warning: [4] D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/simulation/modelsim/DetectorAndGenerator.vht(71): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/simulation/modelsim/DetectorAndGenerator.vht(73): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/simulation/modelsim/DetectorAndGenerator.vht(77): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/simulation/modelsim/DetectorAndGenerator.vht(80): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/simulation/modelsim/DetectorAndGenerator.vht(83): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/simulation/modelsim/DetectorAndGenerator.vht(85): (vcom-1207) An abstract literal and an identifier must have a separator between them.
vcom -reportprogress 300 -work work D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/simulation/modelsim/DetectorAndGenerator.vht
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DetectorAndGenerator_vhd_tst
# -- Compiling architecture DetectorAndGenerator_arch of DetectorAndGenerator_vhd_tst
# ** Warning: [4] D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/simulation/modelsim/DetectorAndGenerator.vht(71): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/simulation/modelsim/DetectorAndGenerator.vht(73): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/simulation/modelsim/DetectorAndGenerator.vht(77): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/simulation/modelsim/DetectorAndGenerator.vht(80): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/simulation/modelsim/DetectorAndGenerator.vht(83): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/simulation/modelsim/DetectorAndGenerator.vht(85): (vcom-1207) An abstract literal and an identifier must have a separator between them.
vsim work.detectorandgenerator_vhd_tst
# vsim work.detectorandgenerator_vhd_tst 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.detectorandgenerator_vhd_tst(detectorandgenerator_arch)
# Loading work.detectorandgenerator(arch)
# Loading work.gerador(arch)
# Loading work.generatorcontroller(arch)
# Loading work.message(arch)
# Loading work.header(arch)
# Loading work.transmissor(arch)
# Loading work.flipflop(behaviour)
# Loading work.detector(arch)
# Loading work.receptor(arch)
# Loading work.detectorcontroller(arch)
# Loading work.decodificador(arch)
add wave -position end  sim:/detectorandgenerator_vhd_tst/i1/d/clk
add wave -position end  sim:/detectorandgenerator_vhd_tst/i1/d/resetn
add wave -position end  sim:/detectorandgenerator_vhd_tst/i1/d/input
add wave -position end  sim:/detectorandgenerator_vhd_tst/i1/d/seqdec
add wave -position end  sim:/detectorandgenerator_vhd_tst/i1/d/valid_out
add wave -position end  sim:/detectorandgenerator_vhd_tst/i1/d/messageBus
add wave -position end  sim:/detectorandgenerator_vhd_tst/i1/d/c/line__16/countClock
add wave -position end  sim:/detectorandgenerator_vhd_tst/i1/d/c/line__16/headerFound
add wave -position end  sim:/detectorandgenerator_vhd_tst/i1/d/c/line__16/a
run -all
