	component de0sopc is
		port (
			clk_clk                           : in    std_logic                     := 'X';             -- clk
			reset_reset_n                     : in    std_logic                     := 'X';             -- reset_n
			sdram_0_wire_addr                 : out   std_logic_vector(11 downto 0);                    -- addr
			sdram_0_wire_ba                   : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_0_wire_cas_n                : out   std_logic;                                        -- cas_n
			sdram_0_wire_cke                  : out   std_logic;                                        -- cke
			sdram_0_wire_cs_n                 : out   std_logic;                                        -- cs_n
			sdram_0_wire_dq                   : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_0_wire_dqm                  : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_0_wire_ras_n                : out   std_logic;                                        -- ras_n
			sdram_0_wire_we_n                 : out   std_logic;                                        -- we_n
			altpll_0_phasedone_conduit_export : out   std_logic;                                        -- export
			altpll_0_locked_conduit_export    : out   std_logic;                                        -- export
			altpll_0_areset_conduit_export    : in    std_logic                     := 'X';             -- export
			memclk_clk                        : out   std_logic                                         -- clk
		);
	end component de0sopc;

