// Seed: 2644675064
`timescale 1ps / 1 ps
parameter id_0 = id_6;
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output id_1,
    output id_2,
    input id_3,
    output logic id_4,
    input tri1 id_5,
    input logic id_6,
    input id_7,
    output id_8,
    input logic id_9,
    input logic id_10,
    input id_11
);
  assign id_2 = id_3[1 : 1];
  logic id_12;
  assign id_1 = 1;
  always begin
    id_0 = id_5[1 : 1'b0-1];
  end
endmodule
