// Seed: 3263764236
module module_0 (
    output supply1 id_0,
    output wand id_1,
    input supply0 id_2,
    output wand id_3,
    input wor id_4,
    input supply0 id_5,
    output uwire id_6,
    output tri id_7,
    input wand id_8
    , id_41,
    input supply0 id_9,
    input wor id_10,
    input wire id_11,
    input wand id_12,
    input wire id_13,
    output wire id_14,
    input tri0 id_15
    , id_42,
    output tri id_16,
    output wand id_17,
    output tri id_18,
    input wand id_19,
    input tri0 id_20,
    output supply1 id_21,
    input wor id_22,
    output wor id_23,
    input wire id_24,
    input supply0 id_25,
    input supply1 id_26,
    input supply1 id_27,
    input tri id_28,
    output wand id_29,
    output supply0 id_30,
    output wire id_31,
    input uwire id_32,
    input tri0 id_33,
    input wand id_34,
    input wor id_35,
    input tri1 id_36,
    input tri1 id_37,
    input wire id_38,
    output uwire id_39
);
  assign id_16 = id_25;
  assign id_21 = 1;
  wire id_43;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    input supply0 id_2,
    output tri1 id_3,
    input tri0 id_4
);
  assign id_3 = 1;
  module_0(
      id_3,
      id_3,
      id_4,
      id_3,
      id_0,
      id_2,
      id_3,
      id_1,
      id_0,
      id_4,
      id_2,
      id_4,
      id_4,
      id_0,
      id_3,
      id_4,
      id_3,
      id_3,
      id_3,
      id_0,
      id_4,
      id_3,
      id_2,
      id_3,
      id_4,
      id_4,
      id_0,
      id_0,
      id_0,
      id_3,
      id_1,
      id_1,
      id_0,
      id_2,
      id_4,
      id_0,
      id_2,
      id_0,
      id_2,
      id_1
  );
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
