{
  "design": {
    "design_info": {
      "boundary_crc": "0x852ECD0476AF9C17",
      "device": "xc7z020clg400-2",
      "name": "urllc_fifo",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3"
    },
    "design_tree": {
      "urllc_fifo_core": {
        "ila_fifo_out": "",
        "ila_0": "",
        "ila_fifo_in": "",
        "dac": {
          "mux_reciever_out": "",
          "DUCWrapper_0": "",
          "axis_write_to_fifo_0": "",
          "dac_0": ""
        },
        "core": {
          "processing_system7_0": "",
          "axi_smc": "",
          "reset_dynamic": "",
          "axi_dma_0": "",
          "fifo_adc": "",
          "fifo_dac": "",
          "ps7_0_axi_periph": {
            "xbar": "",
            "s00_couplers": {
              "auto_pc": ""
            },
            "m00_couplers": {},
            "m01_couplers": {}
          },
          "clk_dynamic": "",
          "clk_static": "",
          "reset_static": "",
          "xlconcat_irq": ""
        },
        "adc": {
          "xlslice_adc_0_7": "",
          "DDCWrapper_0": "",
          "adc_0": "",
          "xlconcat_0": "",
          "xlconstant_0": "",
          "mux_reciever_in": "",
          "count_trigger_0": "",
          "fifo_read_to_axis_0": ""
        },
        "debug_ctrl": {
          "xlslice_duc_sync_6": "",
          "xlslice_clk_psen_4": "",
          "xlslice_clk_psclk_3": "",
          "xlslice_reciever_out_7": "",
          "xlslice_sender": "",
          "xlslice_fifo_read_start_2": "",
          "axi_gpio_0": "",
          "xlslice_clk_psincdec_5": "",
          "xlslice_ddc_sync_8": "",
          "xlslice_fifo_write_start_1": "",
          "xlslice_count_trigger_clear_0": "",
          "xlslice_counter_trigger_16_31": "",
          "xlslice_reciever_in_10": "",
          "xlslice_dac_8_15": ""
        }
      }
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
      }
    },
    "ports": {
      "ad": {
        "type": "data",
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "da": {
        "type": "data",
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "clk_ad_static": {
        "type": "clk",
        "direction": "O"
      },
      "clk_da_200M": {
        "type": "clk",
        "direction": "O"
      }
    },
    "components": {
      "urllc_fifo_core": {
        "interface_ports": {
          "DDR": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "FIXED_IO": {
            "mode": "Master",
            "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
          }
        },
        "ports": {
          "clk_ad_static": {
            "type": "clk",
            "direction": "O"
          },
          "da": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "clk_da_200M": {
            "type": "clk",
            "direction": "O"
          },
          "ad": {
            "direction": "I",
            "left": "7",
            "right": "0"
          }
        },
        "components": {
          "ila_fifo_out": {
            "vlnv": "xilinx.com:ip:ila:6.2",
            "xci_name": "urllc_fifo_ila_fifo_in_0",
            "parameters": {
              "C_NUM_OF_PROBES": {
                "value": "9"
              },
              "C_SLOT_0_AXI_PROTOCOL": {
                "value": "AXI4S"
              }
            }
          },
          "ila_0": {
            "vlnv": "xilinx.com:ip:ila:6.2",
            "xci_name": "urllc_fifo_ila_0_1",
            "parameters": {
              "C_DATA_DEPTH": {
                "value": "65536"
              },
              "C_ENABLE_ILA_AXI_MON": {
                "value": "false"
              },
              "C_MONITOR_TYPE": {
                "value": "Native"
              },
              "C_NUM_OF_PROBES": {
                "value": "1"
              },
              "C_PROBE0_WIDTH": {
                "value": "3"
              }
            }
          },
          "ila_fifo_in": {
            "vlnv": "xilinx.com:ip:ila:6.2",
            "xci_name": "urllc_fifo_ila_0_0",
            "parameters": {
              "C_NUM_OF_PROBES": {
                "value": "9"
              },
              "C_SLOT_0_AXI_PROTOCOL": {
                "value": "AXI4S"
              }
            }
          },
          "dac": {
            "interface_ports": {
              "axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "da_out": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "da": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "router": {
                "direction": "I"
              },
              "io_in_data": {
                "direction": "I"
              },
              "io_in_sync": {
                "direction": "I"
              },
              "io_clock": {
                "type": "clk",
                "direction": "I"
              },
              "io_resetN": {
                "type": "rst",
                "direction": "I"
              },
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "resetn": {
                "type": "rst",
                "direction": "I"
              },
              "start": {
                "direction": "I"
              },
              "fifo_write_full": {
                "direction": "I"
              },
              "fifo_write_almost_full": {
                "direction": "I"
              },
              "fifo_write_wd_data": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "fifo_write_wd_en": {
                "direction": "O"
              },
              "da_in": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "div": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "da_in_vld": {
                "direction": "O"
              }
            },
            "components": {
              "mux_reciever_out": {
                "vlnv": "xilinx.com:module_ref:mux:1.0",
                "xci_name": "urllc_fifo_mux_0_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "mux",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "sel1": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "sel2": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "data_out": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "router": {
                    "direction": "I"
                  }
                }
              },
              "DUCWrapper_0": {
                "vlnv": "xilinx.com:module_ref:DUCWrapper:1.0",
                "xci_name": "urllc_fifo_DUCWrapper_0_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "DUCWrapper",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "io_clock": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "io_resetN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "io_in_data": {
                    "direction": "I"
                  },
                  "io_in_sync": {
                    "direction": "I"
                  },
                  "io_out_dac": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "io_out_sync": {
                    "direction": "O"
                  }
                }
              },
              "axis_write_to_fifo_0": {
                "vlnv": "xilinx.com:module_ref:axis_write_to_fifo:1.0",
                "xci_name": "urllc_fifo_axis_write_to_fifo_0_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "axis_write_to_fifo",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "axis": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "/core/clk_static_clk_out1",
                        "value_src": "ip_prop"
                      },
                      "FREQ_HZ": {
                        "value": "60000000",
                        "value_src": "ip_prop"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "TDATA_NUM_BYTES": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "axis_tdata",
                        "direction": "I",
                        "left": "7",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "axis_tlast",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "axis_tvalid",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "axis_tready",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "start": {
                    "direction": "I"
                  },
                  "fifo_write_full": {
                    "direction": "I"
                  },
                  "fifo_write_almost_full": {
                    "direction": "I"
                  },
                  "fifo_write_wd_data": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "fifo_write_wd_en": {
                    "direction": "O"
                  }
                }
              },
              "dac_0": {
                "vlnv": "xilinx.com:module_ref:dac:1.0",
                "xci_name": "urllc_fifo_dac_0_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "dac",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "da_in": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "div": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "da_out": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "da_in_vld": {
                    "direction": "O"
                  }
                }
              }
            },
            "interface_nets": {
              "axi_dma_0_M_AXIS_MM2S": {
                "interface_ports": [
                  "axis",
                  "axis_write_to_fifo_0/axis"
                ]
              }
            },
            "nets": {
              "DUCWrapper_0_io_out_dac": {
                "ports": [
                  "DUCWrapper_0/io_out_dac",
                  "mux_reciever_out/sel1"
                ]
              },
              "Net": {
                "ports": [
                  "dac_0/da_out",
                  "da_out",
                  "mux_reciever_out/sel2"
                ]
              },
              "mux_0_data_out": {
                "ports": [
                  "mux_reciever_out/data_out",
                  "da"
                ]
              },
              "xlslice_reciever_out_7_Dout": {
                "ports": [
                  "router",
                  "mux_reciever_out/router"
                ]
              },
              "xlslice_sender_Dout": {
                "ports": [
                  "io_in_data",
                  "DUCWrapper_0/io_in_data"
                ]
              },
              "xlslice_duc_sync_6_Dout": {
                "ports": [
                  "io_in_sync",
                  "DUCWrapper_0/io_in_sync"
                ]
              },
              "clk_dynamic_clk_out_200M": {
                "ports": [
                  "io_clock",
                  "DUCWrapper_0/io_clock"
                ]
              },
              "reset_dynamic_peripheral_aresetn": {
                "ports": [
                  "io_resetN",
                  "DUCWrapper_0/io_resetN"
                ]
              },
              "clk_wiz_0_clk_out1": {
                "ports": [
                  "clk",
                  "dac_0/clk",
                  "axis_write_to_fifo_0/clk"
                ]
              },
              "rst_ps7_0_50M_peripheral_aresetn": {
                "ports": [
                  "resetn",
                  "dac_0/resetn",
                  "axis_write_to_fifo_0/resetn"
                ]
              },
              "xlslice_0_Dout1": {
                "ports": [
                  "start",
                  "axis_write_to_fifo_0/start"
                ]
              },
              "fifo_dac_full": {
                "ports": [
                  "fifo_write_full",
                  "axis_write_to_fifo_0/fifo_write_full"
                ]
              },
              "fifo_dac_almost_full": {
                "ports": [
                  "fifo_write_almost_full",
                  "axis_write_to_fifo_0/fifo_write_almost_full"
                ]
              },
              "axis_write_to_fifo_0_fifo_write_wd_data": {
                "ports": [
                  "axis_write_to_fifo_0/fifo_write_wd_data",
                  "fifo_write_wd_data"
                ]
              },
              "axis_write_to_fifo_0_fifo_write_wd_en": {
                "ports": [
                  "axis_write_to_fifo_0/fifo_write_wd_en",
                  "fifo_write_wd_en"
                ]
              },
              "fifo_dac_dout": {
                "ports": [
                  "da_in",
                  "dac_0/da_in"
                ]
              },
              "xlslice_dac_8_15_Dout": {
                "ports": [
                  "div",
                  "dac_0/div"
                ]
              },
              "dac_0_da_in_vld": {
                "ports": [
                  "dac_0/da_in_vld",
                  "da_in_vld"
                ]
              }
            }
          },
          "core": {
            "interface_ports": {
              "DDR": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
              },
              "FIXED_IO": {
                "mode": "Master",
                "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
              },
              "M_AXIS_MM2S": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_S2MM": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "peripheral_aresetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "din": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "wr_en": {
                "direction": "I"
              },
              "rd_en": {
                "direction": "I"
              },
              "dout": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "empty": {
                "direction": "O"
              },
              "almost_empty": {
                "direction": "O"
              },
              "data_count": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "din1": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "wr_en1": {
                "direction": "I"
              },
              "rd_en1": {
                "direction": "I"
              },
              "dout1": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "full": {
                "direction": "O"
              },
              "almost_full": {
                "direction": "O"
              },
              "clk_out_200M": {
                "type": "clk",
                "direction": "O"
              },
              "clk_out1": {
                "type": "clk",
                "direction": "O"
              },
              "psincdec": {
                "direction": "I"
              },
              "psen": {
                "direction": "I"
              },
              "psclk": {
                "direction": "I"
              },
              "peripheral_aresetn1": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "dout2": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "In0": {
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "processing_system7_0": {
                "vlnv": "xilinx.com:ip:processing_system7:5.5",
                "xci_name": "urllc_fifo_processing_system7_0_0",
                "parameters": {
                  "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
                    "value": "666.666687"
                  },
                  "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
                    "value": "10.158730"
                  },
                  "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
                    "value": "60.000000"
                  },
                  "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
                    "value": "200.000000"
                  },
                  "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
                    "value": "200.000000"
                  },
                  "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
                    "value": "111.111115"
                  },
                  "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
                    "value": "111.111115"
                  },
                  "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
                    "value": "111.111115"
                  },
                  "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
                    "value": "111.111115"
                  },
                  "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
                    "value": "111.111115"
                  },
                  "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
                    "value": "111.111115"
                  },
                  "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
                    "value": "111.111115"
                  },
                  "PCW_CLK0_FREQ": {
                    "value": "60000000"
                  },
                  "PCW_CLK1_FREQ": {
                    "value": "10000000"
                  },
                  "PCW_CLK2_FREQ": {
                    "value": "10000000"
                  },
                  "PCW_CLK3_FREQ": {
                    "value": "10000000"
                  },
                  "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
                    "value": "60"
                  },
                  "PCW_FPGA_FCLK0_ENABLE": {
                    "value": "1"
                  },
                  "PCW_IRQ_F2P_INTR": {
                    "value": "1"
                  },
                  "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
                    "value": "533.333374"
                  },
                  "PCW_USE_FABRIC_INTERRUPT": {
                    "value": "1"
                  },
                  "PCW_USE_S_AXI_HP0": {
                    "value": "1"
                  },
                  "PCW_USE_S_AXI_HP1": {
                    "value": "1"
                  }
                }
              },
              "axi_smc": {
                "vlnv": "xilinx.com:ip:smartconnect:1.0",
                "xci_name": "urllc_fifo_axi_smc_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "2"
                  },
                  "NUM_SI": {
                    "value": "2"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI"
                    ]
                  },
                  "S01_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI"
                    ]
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M01_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                }
              },
              "reset_dynamic": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "urllc_fifo_reset_static_0"
              },
              "axi_dma_0": {
                "vlnv": "xilinx.com:ip:axi_dma:7.1",
                "xci_name": "urllc_fifo_axi_dma_0_0",
                "parameters": {
                  "c_include_sg": {
                    "value": "0"
                  },
                  "c_m_axis_mm2s_tdata_width": {
                    "value": "8"
                  },
                  "c_mm2s_burst_size": {
                    "value": "256"
                  },
                  "c_s2mm_burst_size": {
                    "value": "256"
                  }
                }
              },
              "fifo_adc": {
                "vlnv": "xilinx.com:ip:fifo_generator:13.2",
                "xci_name": "urllc_fifo_fifo_generator_0_0",
                "parameters": {
                  "Almost_Empty_Flag": {
                    "value": "true"
                  },
                  "Almost_Full_Flag": {
                    "value": "true"
                  },
                  "Data_Count": {
                    "value": "true"
                  },
                  "Data_Count_Width": {
                    "value": "16"
                  },
                  "FIFO_Implementation_rach": {
                    "value": "Common_Clock_Distributed_RAM"
                  },
                  "FIFO_Implementation_wach": {
                    "value": "Common_Clock_Distributed_RAM"
                  },
                  "FIFO_Implementation_wrch": {
                    "value": "Common_Clock_Distributed_RAM"
                  },
                  "INTERFACE_TYPE": {
                    "value": "Native"
                  },
                  "Input_Data_Width": {
                    "value": "8"
                  },
                  "Input_Depth": {
                    "value": "65536"
                  },
                  "Output_Data_Width": {
                    "value": "8"
                  },
                  "Reset_Type": {
                    "value": "Synchronous_Reset"
                  }
                }
              },
              "fifo_dac": {
                "vlnv": "xilinx.com:ip:fifo_generator:13.2",
                "xci_name": "urllc_fifo_fifo_generator_0_1",
                "parameters": {
                  "Almost_Empty_Flag": {
                    "value": "true"
                  },
                  "Almost_Full_Flag": {
                    "value": "true"
                  },
                  "Data_Count": {
                    "value": "true"
                  },
                  "Data_Count_Width": {
                    "value": "16"
                  },
                  "Input_Data_Width": {
                    "value": "8"
                  },
                  "Input_Depth": {
                    "value": "65536"
                  },
                  "Output_Data_Width": {
                    "value": "8"
                  }
                }
              },
              "ps7_0_axi_periph": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_name": "urllc_fifo_ps7_0_axi_periph_1",
                "parameters": {
                  "NUM_MI": {
                    "value": "2"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M01_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M01_ARESETN"
                      }
                    }
                  },
                  "M01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "xci_name": "urllc_fifo_xbar_1",
                    "parameters": {
                      "NUM_MI": {
                        "value": "2"
                      },
                      "NUM_SI": {
                        "value": "1"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_pc": {
                        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                        "xci_name": "urllc_fifo_auto_pc_1",
                        "parameters": {
                          "MI_PROTOCOL": {
                            "value": "AXI4LITE"
                          },
                          "SI_PROTOCOL": {
                            "value": "AXI3"
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_pc_to_s00_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_pc/M_AXI"
                        ]
                      },
                      "s00_couplers_to_auto_pc": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_pc/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_pc/aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_pc/aresetn"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m00_couplers_to_m00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m01_couplers_to_m01_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "xbar_to_m01_couplers": {
                    "interface_ports": [
                      "xbar/M01_AXI",
                      "m01_couplers/S_AXI"
                    ]
                  },
                  "ps7_0_axi_periph_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  },
                  "m00_couplers_to_ps7_0_axi_periph": {
                    "interface_ports": [
                      "M00_AXI",
                      "m00_couplers/M_AXI"
                    ]
                  },
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  },
                  "m01_couplers_to_ps7_0_axi_periph": {
                    "interface_ports": [
                      "M01_AXI",
                      "m01_couplers/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "ps7_0_axi_periph_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/S_ACLK",
                      "s00_couplers/M_ACLK",
                      "m00_couplers/M_ACLK",
                      "m01_couplers/M_ACLK",
                      "m00_couplers/S_ACLK",
                      "m01_couplers/S_ACLK"
                    ]
                  },
                  "ps7_0_axi_periph_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/S_ARESETN",
                      "s00_couplers/M_ARESETN",
                      "m00_couplers/M_ARESETN",
                      "m01_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN",
                      "m01_couplers/S_ARESETN"
                    ]
                  }
                }
              },
              "clk_dynamic": {
                "vlnv": "xilinx.com:ip:clk_wiz:6.0",
                "xci_name": "urllc_fifo_clk_wiz_0_1",
                "parameters": {
                  "CLKOUT1_JITTER": {
                    "value": "223.059"
                  },
                  "CLKOUT1_REQUESTED_OUT_FREQ": {
                    "value": "200.000"
                  },
                  "CLK_OUT1_PORT": {
                    "value": "clk_out_200M"
                  },
                  "MMCM_CLKOUT0_DIVIDE_F": {
                    "value": "5.000"
                  },
                  "MMCM_DIVCLK_DIVIDE": {
                    "value": "3"
                  },
                  "RESET_PORT": {
                    "value": "resetn"
                  },
                  "RESET_TYPE": {
                    "value": "ACTIVE_LOW"
                  },
                  "USE_DYN_PHASE_SHIFT": {
                    "value": "true"
                  }
                }
              },
              "clk_static": {
                "vlnv": "xilinx.com:ip:clk_wiz:6.0",
                "xci_name": "urllc_fifo_clk_wiz_0_0",
                "parameters": {
                  "CLKOUT1_JITTER": {
                    "value": "165.633"
                  },
                  "CLKOUT1_PHASE_ERROR": {
                    "value": "117.553"
                  },
                  "CLKOUT1_REQUESTED_OUT_FREQ": {
                    "value": "60.000"
                  },
                  "MMCM_CLKFBOUT_MULT_F": {
                    "value": "16.625"
                  },
                  "MMCM_CLKOUT0_DIVIDE_F": {
                    "value": "16.625"
                  },
                  "MMCM_DIVCLK_DIVIDE": {
                    "value": "1"
                  },
                  "RESET_PORT": {
                    "value": "resetn"
                  },
                  "RESET_TYPE": {
                    "value": "ACTIVE_LOW"
                  }
                }
              },
              "reset_static": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "urllc_fifo_rst_ps7_0_50M_0"
              },
              "xlconcat_irq": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "urllc_fifo_xlconcat_0_0",
                "parameters": {
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              }
            },
            "interface_nets": {
              "axi_dma_0_M_AXI_MM2S": {
                "interface_ports": [
                  "axi_dma_0/M_AXI_MM2S",
                  "axi_smc/S00_AXI"
                ]
              },
              "axi_smc_M00_AXI": {
                "interface_ports": [
                  "axi_smc/M00_AXI",
                  "processing_system7_0/S_AXI_HP0"
                ]
              },
              "axi_dma_0_M_AXI_S2MM": {
                "interface_ports": [
                  "axi_dma_0/M_AXI_S2MM",
                  "axi_smc/S01_AXI"
                ]
              },
              "processing_system7_0_DDR": {
                "interface_ports": [
                  "DDR",
                  "processing_system7_0/DDR"
                ]
              },
              "ps7_0_axi_periph_M00_AXI": {
                "interface_ports": [
                  "M00_AXI",
                  "ps7_0_axi_periph/M00_AXI"
                ]
              },
              "fifo_read_to_axis_0_axis": {
                "interface_ports": [
                  "S_AXIS_S2MM",
                  "axi_dma_0/S_AXIS_S2MM"
                ]
              },
              "processing_system7_0_FIXED_IO": {
                "interface_ports": [
                  "FIXED_IO",
                  "processing_system7_0/FIXED_IO"
                ]
              },
              "axi_dma_0_M_AXIS_MM2S": {
                "interface_ports": [
                  "M_AXIS_MM2S",
                  "axi_dma_0/M_AXIS_MM2S"
                ]
              },
              "axi_smc_M01_AXI": {
                "interface_ports": [
                  "axi_smc/M01_AXI",
                  "processing_system7_0/S_AXI_HP1"
                ]
              },
              "processing_system7_0_M_AXI_GP0": {
                "interface_ports": [
                  "processing_system7_0/M_AXI_GP0",
                  "ps7_0_axi_periph/S00_AXI"
                ]
              },
              "ps7_0_axi_periph_M01_AXI": {
                "interface_ports": [
                  "ps7_0_axi_periph/M01_AXI",
                  "axi_dma_0/S_AXI_LITE"
                ]
              }
            },
            "nets": {
              "processing_system7_0_FCLK_RESET0_N": {
                "ports": [
                  "processing_system7_0/FCLK_RESET0_N",
                  "reset_dynamic/ext_reset_in",
                  "reset_static/ext_reset_in"
                ]
              },
              "rst_ps7_0_50M_peripheral_aresetn": {
                "ports": [
                  "reset_static/peripheral_aresetn",
                  "axi_dma_0/axi_resetn",
                  "ps7_0_axi_periph/S00_ARESETN",
                  "ps7_0_axi_periph/M00_ARESETN",
                  "ps7_0_axi_periph/ARESETN",
                  "ps7_0_axi_periph/M01_ARESETN",
                  "axi_smc/aresetn",
                  "clk_static/resetn",
                  "peripheral_aresetn1"
                ]
              },
              "reset_dynamic_peripheral_aresetn": {
                "ports": [
                  "reset_dynamic/peripheral_aresetn",
                  "peripheral_aresetn",
                  "clk_dynamic/resetn"
                ]
              },
              "rst_ps7_0_50M_peripheral_reset": {
                "ports": [
                  "reset_static/peripheral_reset",
                  "fifo_dac/srst",
                  "fifo_adc/srst"
                ]
              },
              "adc_0_ad_out": {
                "ports": [
                  "din",
                  "fifo_adc/din"
                ]
              },
              "adc_0_ad_out_vld": {
                "ports": [
                  "wr_en",
                  "fifo_adc/wr_en"
                ]
              },
              "fifo_read_to_axis_0_fifo_read_rd_en": {
                "ports": [
                  "rd_en",
                  "fifo_adc/rd_en"
                ]
              },
              "fifo_adc_dout": {
                "ports": [
                  "fifo_adc/dout",
                  "dout"
                ]
              },
              "fifo_adc_empty": {
                "ports": [
                  "fifo_adc/empty",
                  "empty"
                ]
              },
              "fifo_adc_almost_empty": {
                "ports": [
                  "fifo_adc/almost_empty",
                  "almost_empty"
                ]
              },
              "fifo_adc_data_count": {
                "ports": [
                  "fifo_adc/data_count",
                  "data_count"
                ]
              },
              "axis_write_to_fifo_0_fifo_write_wd_data": {
                "ports": [
                  "din1",
                  "fifo_dac/din"
                ]
              },
              "axis_write_to_fifo_0_fifo_write_wd_en": {
                "ports": [
                  "wr_en1",
                  "fifo_dac/wr_en"
                ]
              },
              "dac_0_da_in_vld": {
                "ports": [
                  "rd_en1",
                  "fifo_dac/rd_en"
                ]
              },
              "fifo_dac_dout": {
                "ports": [
                  "fifo_dac/dout",
                  "dout1"
                ]
              },
              "fifo_dac_full": {
                "ports": [
                  "fifo_dac/full",
                  "full"
                ]
              },
              "fifo_dac_almost_full": {
                "ports": [
                  "fifo_dac/almost_full",
                  "almost_full"
                ]
              },
              "clk_dynamic_clk_out_200M": {
                "ports": [
                  "clk_dynamic/clk_out_200M",
                  "reset_dynamic/slowest_sync_clk",
                  "clk_out_200M"
                ]
              },
              "processing_system7_0_FCLK_CLK0": {
                "ports": [
                  "processing_system7_0/FCLK_CLK0",
                  "clk_static/clk_in1",
                  "clk_dynamic/clk_in1"
                ]
              },
              "clk_static_clk_out1": {
                "ports": [
                  "clk_static/clk_out1",
                  "clk_out1",
                  "axi_dma_0/m_axi_mm2s_aclk",
                  "axi_dma_0/m_axi_s2mm_aclk",
                  "fifo_dac/clk",
                  "axi_dma_0/s_axi_lite_aclk",
                  "fifo_adc/clk",
                  "axi_smc/aclk",
                  "processing_system7_0/S_AXI_HP0_ACLK",
                  "processing_system7_0/S_AXI_HP1_ACLK",
                  "ps7_0_axi_periph/ACLK",
                  "ps7_0_axi_periph/S00_ACLK",
                  "ps7_0_axi_periph/M00_ACLK",
                  "ps7_0_axi_periph/M01_ACLK",
                  "processing_system7_0/M_AXI_GP0_ACLK",
                  "reset_static/slowest_sync_clk"
                ]
              },
              "psincdec_1": {
                "ports": [
                  "psincdec",
                  "clk_dynamic/psincdec"
                ]
              },
              "psen_1": {
                "ports": [
                  "psen",
                  "clk_dynamic/psen"
                ]
              },
              "psclk_1": {
                "ports": [
                  "psclk",
                  "clk_dynamic/psclk"
                ]
              },
              "xlconcat_irq_dout": {
                "ports": [
                  "xlconcat_irq/dout",
                  "processing_system7_0/IRQ_F2P",
                  "dout2"
                ]
              },
              "axi_dma_0_mm2s_introut": {
                "ports": [
                  "axi_dma_0/mm2s_introut",
                  "xlconcat_irq/In1"
                ]
              },
              "axi_dma_0_s2mm_introut": {
                "ports": [
                  "axi_dma_0/s2mm_introut",
                  "xlconcat_irq/In2"
                ]
              },
              "In0_1": {
                "ports": [
                  "In0",
                  "xlconcat_irq/In0"
                ]
              }
            }
          },
          "adc": {
            "interface_ports": {
              "axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "Din": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ad": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "io_in_sync": {
                "direction": "I"
              },
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "resetn": {
                "type": "rst",
                "direction": "I"
              },
              "ad_out": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ad_out_vld": {
                "direction": "O"
              },
              "router": {
                "direction": "I"
              },
              "count": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "target": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "clear": {
                "direction": "I"
              },
              "trigger_out": {
                "direction": "O"
              },
              "fifo_read_almost_empty": {
                "direction": "I"
              },
              "fifo_read_empty": {
                "direction": "I"
              },
              "fifo_read_rd_en": {
                "direction": "O"
              },
              "fifo_read_rd_data": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "start": {
                "direction": "I"
              }
            },
            "components": {
              "xlslice_adc_0_7": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "urllc_fifo_xlslice_0_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "7"
                  },
                  "DOUT_WIDTH": {
                    "value": "8"
                  }
                }
              },
              "DDCWrapper_0": {
                "vlnv": "xilinx.com:module_ref:DDCWrapper:1.0",
                "xci_name": "urllc_fifo_DDCWrapper_0_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "DDCWrapper",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "io_clock": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "io_resetN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "io_in_data": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "io_in_sync": {
                    "direction": "I"
                  },
                  "io_out_data": {
                    "direction": "O"
                  },
                  "io_out_update": {
                    "direction": "O"
                  },
                  "io_out_readData": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "io_out_ave": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  }
                }
              },
              "adc_0": {
                "vlnv": "xilinx.com:module_ref:adc:1.0",
                "xci_name": "urllc_fifo_adc_0_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "adc",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "ad_in": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "div": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "ad_out": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ad_out_vld": {
                    "direction": "O"
                  }
                }
              },
              "xlconcat_0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "urllc_fifo_xlconcat_0_1"
              },
              "xlconstant_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "urllc_fifo_xlconstant_0_0",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "7"
                  }
                }
              },
              "mux_reciever_in": {
                "vlnv": "xilinx.com:module_ref:mux:1.0",
                "xci_name": "urllc_fifo_mux_0_1",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "mux",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "sel1": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "sel2": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "data_out": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "router": {
                    "direction": "I"
                  }
                }
              },
              "count_trigger_0": {
                "vlnv": "xilinx.com:module_ref:count_trigger:1.0",
                "xci_name": "urllc_fifo_count_trigger_0_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "count_trigger",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "count": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "target": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "clear": {
                    "direction": "I"
                  },
                  "trigger_out": {
                    "direction": "O"
                  }
                }
              },
              "fifo_read_to_axis_0": {
                "vlnv": "xilinx.com:module_ref:fifo_read_to_axis:1.0",
                "xci_name": "urllc_fifo_fifo_read_to_axis_0_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "fifo_read_to_axis",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "axis": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "/core/clk_static_clk_out1",
                        "value_src": "ip_prop"
                      },
                      "FREQ_HZ": {
                        "value": "60000000",
                        "value_src": "ip_prop"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "TDATA_NUM_BYTES": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "axis_tdata",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "axis_tlast",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "axis_tvalid",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "axis_tready",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "start": {
                    "direction": "I"
                  },
                  "fifo_read_empty": {
                    "direction": "I"
                  },
                  "fifo_read_almost_empty": {
                    "direction": "I"
                  },
                  "fifo_read_rd_data": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "fifo_read_rd_en": {
                    "direction": "O"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "axis",
                  "fifo_read_to_axis_0/axis"
                ]
              }
            },
            "nets": {
              "xlslice_0_Dout": {
                "ports": [
                  "xlslice_adc_0_7/Dout",
                  "adc_0/div"
                ]
              },
              "DDCWrapper_0_io_out_data": {
                "ports": [
                  "DDCWrapper_0/io_out_data",
                  "xlconcat_0/In0"
                ]
              },
              "mux_reciever_in_data_out": {
                "ports": [
                  "mux_reciever_in/data_out",
                  "adc_0/ad_in"
                ]
              },
              "xlconstant_0_dout": {
                "ports": [
                  "xlconstant_0/dout",
                  "xlconcat_0/In1"
                ]
              },
              "xlconcat_0_dout": {
                "ports": [
                  "xlconcat_0/dout",
                  "mux_reciever_in/sel2"
                ]
              },
              "axi_gpio_0_gpio_io_o": {
                "ports": [
                  "Din",
                  "xlslice_adc_0_7/Din"
                ]
              },
              "ad_1": {
                "ports": [
                  "ad",
                  "mux_reciever_in/sel1",
                  "DDCWrapper_0/io_in_data"
                ]
              },
              "xlslice_reciever_out_8_Dout": {
                "ports": [
                  "io_in_sync",
                  "DDCWrapper_0/io_in_sync"
                ]
              },
              "clk_wiz_0_clk_out1": {
                "ports": [
                  "clk",
                  "adc_0/clk",
                  "count_trigger_0/clk",
                  "DDCWrapper_0/io_clock",
                  "fifo_read_to_axis_0/clk"
                ]
              },
              "rst_ps7_0_50M_peripheral_aresetn": {
                "ports": [
                  "resetn",
                  "count_trigger_0/resetn",
                  "adc_0/resetn",
                  "DDCWrapper_0/io_resetN",
                  "fifo_read_to_axis_0/resetn"
                ]
              },
              "adc_0_ad_out": {
                "ports": [
                  "adc_0/ad_out",
                  "ad_out"
                ]
              },
              "adc_0_ad_out_vld": {
                "ports": [
                  "adc_0/ad_out_vld",
                  "ad_out_vld"
                ]
              },
              "xlslice_reciever_in_10_Dout": {
                "ports": [
                  "router",
                  "mux_reciever_in/router"
                ]
              },
              "fifo_adc_data_count": {
                "ports": [
                  "count",
                  "count_trigger_0/count"
                ]
              },
              "xlslice_1_Dout": {
                "ports": [
                  "target",
                  "count_trigger_0/target"
                ]
              },
              "xlslice_2_Dout": {
                "ports": [
                  "clear",
                  "count_trigger_0/clear"
                ]
              },
              "count_trigger_0_trigger_out": {
                "ports": [
                  "count_trigger_0/trigger_out",
                  "trigger_out"
                ]
              },
              "fifo_read_almost_empty_1": {
                "ports": [
                  "fifo_read_almost_empty",
                  "fifo_read_to_axis_0/fifo_read_almost_empty"
                ]
              },
              "fifo_read_empty_1": {
                "ports": [
                  "fifo_read_empty",
                  "fifo_read_to_axis_0/fifo_read_empty"
                ]
              },
              "fifo_read_to_axis_0_fifo_read_rd_en": {
                "ports": [
                  "fifo_read_to_axis_0/fifo_read_rd_en",
                  "fifo_read_rd_en"
                ]
              },
              "fifo_read_rd_data_1": {
                "ports": [
                  "fifo_read_rd_data",
                  "fifo_read_to_axis_0/fifo_read_rd_data"
                ]
              },
              "start_1": {
                "ports": [
                  "start",
                  "fifo_read_to_axis_0/start"
                ]
              }
            }
          },
          "debug_ctrl": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "Dout": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "Dout1": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "Dout2": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "Dout3": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "Din": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "Dout4": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "Dout5": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "Din1": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "Dout6": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "Dout7": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "Dout8": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "Dout9": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "Dout10": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "Dout11": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "Dout12": {
                "direction": "O",
                "left": "7",
                "right": "0"
              }
            },
            "components": {
              "xlslice_duc_sync_6": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "urllc_fifo_xlslice_count_trigger_clear_0_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "6"
                  },
                  "DIN_TO": {
                    "value": "6"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_clk_psen_4": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "urllc_fifo_xlslice_clk_psclk_3_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "4"
                  },
                  "DIN_TO": {
                    "value": "4"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_clk_psclk_3": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "urllc_fifo_xlslice_count_trigger_clear_0_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "3"
                  },
                  "DIN_TO": {
                    "value": "3"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_reciever_out_7": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "urllc_fifo_xlslice_duc_sync_6_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "7"
                  },
                  "DIN_TO": {
                    "value": "7"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_sender": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "urllc_fifo_xlslice_0_2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  }
                }
              },
              "xlslice_fifo_read_start_2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "urllc_fifo_xlslice_fifo_write_start_1_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "axi_gpio_0": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "urllc_fifo_axi_gpio_0_0",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "xlslice_clk_psincdec_5": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "urllc_fifo_xlslice_clk_psen_4_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "5"
                  },
                  "DIN_TO": {
                    "value": "5"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_ddc_sync_8": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "urllc_fifo_xlslice_reciever_out_7_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "8"
                  },
                  "DIN_TO": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_fifo_write_start_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "urllc_fifo_xlslice_0_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_count_trigger_clear_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "urllc_fifo_xlslice_1_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_counter_trigger_16_31": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "urllc_fifo_xlslice_1_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "xlslice_reciever_in_10": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "urllc_fifo_xlslice_ddc_sync_8_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "8"
                  },
                  "DIN_TO": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_dac_8_15": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "urllc_fifo_xlslice_3_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "8"
                  }
                }
              }
            },
            "interface_nets": {
              "ps7_0_axi_periph_M00_AXI": {
                "interface_ports": [
                  "S_AXI",
                  "axi_gpio_0/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_gpio_0_gpio2_io_o": {
                "ports": [
                  "axi_gpio_0/gpio2_io_o",
                  "xlslice_count_trigger_clear_0/Din",
                  "xlslice_fifo_write_start_1/Din",
                  "xlslice_fifo_read_start_2/Din",
                  "xlslice_clk_psen_4/Din",
                  "xlslice_clk_psincdec_5/Din",
                  "xlslice_clk_psclk_3/Din",
                  "xlslice_duc_sync_6/Din",
                  "xlslice_reciever_out_7/Din",
                  "xlslice_ddc_sync_8/Din",
                  "xlslice_reciever_in_10/Din"
                ]
              },
              "xlslice_duc_sync_6_Dout": {
                "ports": [
                  "xlslice_duc_sync_6/Dout",
                  "Dout"
                ]
              },
              "xlslice_clk_psen_4_Dout": {
                "ports": [
                  "xlslice_clk_psen_4/Dout",
                  "Dout1"
                ]
              },
              "xlslice_clk_psclk_3_Dout": {
                "ports": [
                  "xlslice_clk_psclk_3/Dout",
                  "Dout2"
                ]
              },
              "xlslice_reciever_out_7_Dout": {
                "ports": [
                  "xlslice_reciever_out_7/Dout",
                  "Dout3"
                ]
              },
              "Net": {
                "ports": [
                  "Din",
                  "xlslice_sender/Din"
                ]
              },
              "xlslice_sender_Dout": {
                "ports": [
                  "xlslice_sender/Dout",
                  "Dout4"
                ]
              },
              "xlslice_fifo_read_start_2_Dout": {
                "ports": [
                  "xlslice_fifo_read_start_2/Dout",
                  "Dout5"
                ]
              },
              "clk_wiz_0_clk_out1": {
                "ports": [
                  "s_axi_aclk",
                  "axi_gpio_0/s_axi_aclk"
                ]
              },
              "rst_ps7_0_50M_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_gpio_0/s_axi_aresetn"
                ]
              },
              "xlslice_clk_psincdec_5_Dout": {
                "ports": [
                  "xlslice_clk_psincdec_5/Dout",
                  "Dout6"
                ]
              },
              "xlslice_reciever_out_8_Dout": {
                "ports": [
                  "xlslice_ddc_sync_8/Dout",
                  "Dout7"
                ]
              },
              "xlslice_0_Dout1": {
                "ports": [
                  "xlslice_fifo_write_start_1/Dout",
                  "Dout8"
                ]
              },
              "xlslice_2_Dout": {
                "ports": [
                  "xlslice_count_trigger_clear_0/Dout",
                  "Dout9"
                ]
              },
              "xlslice_1_Dout": {
                "ports": [
                  "xlslice_counter_trigger_16_31/Dout",
                  "Dout10"
                ]
              },
              "xlslice_reciever_in_10_Dout": {
                "ports": [
                  "xlslice_reciever_in_10/Dout",
                  "Dout11"
                ]
              },
              "xlslice_dac_8_15_Dout": {
                "ports": [
                  "xlslice_dac_8_15/Dout",
                  "Dout12"
                ]
              },
              "axi_gpio_0_gpio_io_o": {
                "ports": [
                  "axi_gpio_0/gpio_io_o",
                  "Din1",
                  "xlslice_dac_8_15/Din",
                  "xlslice_counter_trigger_16_31/Din"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "fifo_read_to_axis_0_axis": {
            "interface_ports": [
              "adc/axis",
              "core/S_AXIS_S2MM",
              "ila_fifo_in/SLOT_0_AXIS"
            ]
          },
          "axi_dma_0_M_AXIS_MM2S": {
            "interface_ports": [
              "dac/axis",
              "core/M_AXIS_MM2S",
              "ila_fifo_out/SLOT_0_AXIS"
            ]
          },
          "ps7_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "core/M00_AXI",
              "debug_ctrl/S_AXI"
            ]
          },
          "processing_system7_0_DDR": {
            "interface_ports": [
              "DDR",
              "core/DDR"
            ]
          },
          "processing_system7_0_FIXED_IO": {
            "interface_ports": [
              "FIXED_IO",
              "core/FIXED_IO"
            ]
          }
        },
        "nets": {
          "xlconcat_irq_dout": {
            "ports": [
              "core/dout2",
              "ila_0/probe0"
            ]
          },
          "Net": {
            "ports": [
              "dac/da_out",
              "debug_ctrl/Din"
            ]
          },
          "xlslice_reciever_out_7_Dout": {
            "ports": [
              "debug_ctrl/Dout3",
              "dac/router"
            ]
          },
          "xlslice_sender_Dout": {
            "ports": [
              "debug_ctrl/Dout4",
              "dac/io_in_data"
            ]
          },
          "xlslice_duc_sync_6_Dout": {
            "ports": [
              "debug_ctrl/Dout",
              "dac/io_in_sync"
            ]
          },
          "reset_dynamic_peripheral_aresetn": {
            "ports": [
              "core/peripheral_aresetn",
              "dac/io_resetN"
            ]
          },
          "rst_ps7_0_50M_peripheral_aresetn": {
            "ports": [
              "core/peripheral_aresetn1",
              "adc/resetn",
              "debug_ctrl/s_axi_aresetn",
              "dac/resetn"
            ]
          },
          "xlslice_0_Dout1": {
            "ports": [
              "debug_ctrl/Dout8",
              "dac/start"
            ]
          },
          "fifo_dac_full": {
            "ports": [
              "core/full",
              "dac/fifo_write_full"
            ]
          },
          "fifo_dac_almost_full": {
            "ports": [
              "core/almost_full",
              "dac/fifo_write_almost_full"
            ]
          },
          "axis_write_to_fifo_0_fifo_write_wd_data": {
            "ports": [
              "dac/fifo_write_wd_data",
              "core/din1"
            ]
          },
          "axis_write_to_fifo_0_fifo_write_wd_en": {
            "ports": [
              "dac/fifo_write_wd_en",
              "core/wr_en1"
            ]
          },
          "fifo_dac_dout": {
            "ports": [
              "core/dout1",
              "dac/da_in"
            ]
          },
          "xlslice_dac_8_15_Dout": {
            "ports": [
              "debug_ctrl/Dout12",
              "dac/div"
            ]
          },
          "dac_0_da_in_vld": {
            "ports": [
              "dac/da_in_vld",
              "core/rd_en1"
            ]
          },
          "adc_0_ad_out": {
            "ports": [
              "adc/ad_out",
              "core/din"
            ]
          },
          "adc_0_ad_out_vld": {
            "ports": [
              "adc/ad_out_vld",
              "core/wr_en"
            ]
          },
          "rd_en_1": {
            "ports": [
              "adc/fifo_read_rd_en",
              "core/rd_en"
            ]
          },
          "core_dout": {
            "ports": [
              "core/dout",
              "adc/fifo_read_rd_data"
            ]
          },
          "core_empty": {
            "ports": [
              "core/empty",
              "adc/fifo_read_empty"
            ]
          },
          "core_almost_empty": {
            "ports": [
              "core/almost_empty",
              "adc/fifo_read_almost_empty"
            ]
          },
          "fifo_adc_data_count": {
            "ports": [
              "core/data_count",
              "adc/count"
            ]
          },
          "debug_ctrl_Dout6": {
            "ports": [
              "debug_ctrl/Dout6",
              "core/psincdec"
            ]
          },
          "debug_ctrl_Dout1": {
            "ports": [
              "debug_ctrl/Dout1",
              "core/psen"
            ]
          },
          "debug_ctrl_Dout2": {
            "ports": [
              "debug_ctrl/Dout2",
              "core/psclk"
            ]
          },
          "adc_trigger_out": {
            "ports": [
              "adc/trigger_out",
              "core/In0"
            ]
          },
          "axi_gpio_0_gpio_io_o": {
            "ports": [
              "debug_ctrl/Din1",
              "adc/Din"
            ]
          },
          "xlslice_reciever_out_8_Dout": {
            "ports": [
              "debug_ctrl/Dout7",
              "adc/io_in_sync"
            ]
          },
          "xlslice_reciever_in_10_Dout": {
            "ports": [
              "debug_ctrl/Dout11",
              "adc/router"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "debug_ctrl/Dout10",
              "adc/target"
            ]
          },
          "xlslice_2_Dout": {
            "ports": [
              "debug_ctrl/Dout9",
              "adc/clear"
            ]
          },
          "debug_ctrl_Dout5": {
            "ports": [
              "debug_ctrl/Dout5",
              "adc/start"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "core/clk_out1",
              "clk_ad_static",
              "ila_fifo_in/clk",
              "ila_0/clk",
              "adc/clk",
              "debug_ctrl/s_axi_aclk",
              "dac/clk",
              "ila_fifo_out/clk"
            ]
          },
          "mux_0_data_out": {
            "ports": [
              "dac/da",
              "da"
            ]
          },
          "clk_dynamic_clk_out_200M": {
            "ports": [
              "core/clk_out_200M",
              "clk_da_200M",
              "dac/io_clock"
            ]
          },
          "ad_1": {
            "ports": [
              "ad",
              "adc/ad"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "urllc_fifo_core/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "urllc_fifo_core/FIXED_IO"
        ]
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "urllc_fifo_core/clk_ad_static",
          "clk_ad_static"
        ]
      },
      "clk_dynamic_clk_out_200M": {
        "ports": [
          "urllc_fifo_core/clk_da_200M",
          "clk_da_200M"
        ]
      },
      "mux_0_data_out": {
        "ports": [
          "urllc_fifo_core/da",
          "da"
        ]
      },
      "ad_1": {
        "ports": [
          "ad",
          "urllc_fifo_core/ad"
        ]
      }
    },
    "addressing": {
      "/urllc_fifo_core/core/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_dma_0_Reg": {
                "address_block": "/urllc_fifo_core/core/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x40400000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/urllc_fifo_core/debug_ctrl/axi_gpio_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/urllc_fifo_core/core/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/urllc_fifo_core/core/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "256M"
              },
              "SEG_processing_system7_0_HP1_DDR_LOWOCM": {
                "address_block": "/urllc_fifo_core/core/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM",
                "offset": "0x10000000",
                "range": "256M"
              }
            }
          },
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/urllc_fifo_core/core/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "256M"
              },
              "SEG_processing_system7_0_HP1_DDR_LOWOCM": {
                "address_block": "/urllc_fifo_core/core/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM",
                "offset": "0x10000000",
                "range": "256M"
              }
            }
          }
        }
      }
    }
  }
}