
---------- Begin Simulation Statistics ----------
final_tick                               164629637298500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  34741                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828012                       # Number of bytes of host memory used
host_op_rate                                    59893                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   287.85                       # Real time elapsed on the host
host_tick_rate                               86888138                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000015                       # Number of instructions simulated
sim_ops                                      17240059                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.025011                       # Number of seconds simulated
sim_ticks                                 25010654750                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  45                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     23.81%     90.48% # Class of executed instruction
system.cpu.op_class::MemWrite                       2      9.52%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       533620                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1071530                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      6496628                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       559670                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      6984873                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2732163                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      6496628                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      3764465                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7141722                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           85101                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       382283                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          17618132                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11397371                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       559692                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2476523                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1028374                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     19346691                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17240038                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     46990310                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.366885                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.386821                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     42249974     89.91%     89.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1613992      3.43%     93.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       357206      0.76%     94.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       929175      1.98%     96.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       406830      0.87%     96.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       231077      0.49%     97.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       101362      0.22%     97.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        72320      0.15%     97.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1028374      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     46990310                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         5900                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17177966                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3454882                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        56255      0.33%      0.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13093980     75.95%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          808      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3454882     20.04%     96.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       634113      3.68%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17240038                       # Class of committed instruction
system.switch_cpus.commit.refs                4088995                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17240038                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.002127                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.002127                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      40833130                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       44156130                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2386782                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4808637                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         561008                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1427913                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             5330052                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                787112                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              974595                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 25297                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7141722                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2469619                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              46695451                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        120711                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               29414908                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          135                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         1122016                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.142774                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2760860                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2817264                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.588048                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     50017476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.017910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.458218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         41605756     83.18%     83.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           390861      0.78%     83.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           575538      1.15%     85.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           540524      1.08%     86.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           864364      1.73%     87.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           969998      1.94%     89.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           372333      0.74%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           376501      0.75%     91.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4321601      8.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     50017476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3812                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       733800                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3743630                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.699000                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11561347                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             974490                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        20413276                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6675682                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        73497                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1461060                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     36569709                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      10586857                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1271148                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      34964883                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         232286                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3316823                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         561008                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3696529                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       589145                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       117501                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          902                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1853                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3220795                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       826945                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1853                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       582670                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       151130                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          30540084                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              28686053                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.684856                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          20915545                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.573477                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               28833954                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         47757074                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        23745531                       # number of integer regfile writes
system.switch_cpus.ipc                       0.199915                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.199915                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       334941      0.92%      0.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24019625     66.29%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1081      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     67.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10837760     29.91%     97.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1042625      2.88%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       36236032                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1355557                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.037409                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          288171     21.26%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     21.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1025067     75.62%     96.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         42319      3.12%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       37256648                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    124259372                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     28686053                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     55900841                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           36569709                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          36236032                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     19329630                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       414276                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     26357313                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     50017476                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.724467                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.657504                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     38909528     77.79%     77.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3136173      6.27%     84.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1661209      3.32%     87.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1517165      3.03%     90.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1745859      3.49%     93.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1219456      2.44%     96.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1002295      2.00%     98.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       474868      0.95%     99.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       350923      0.70%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     50017476                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.724412                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2469642                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    26                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       463657                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       518819                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6675682                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1461060                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20346216                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 50021288                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        30154083                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21411880                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4262967                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3058428                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        8253880                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        233173                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     106313951                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       41387521                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     50396631                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5276180                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         122011                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         561008                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      10963270                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         28984678                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     57095611                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         4501                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         6887                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7335301                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         6858                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             82548665                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            76235231                       # The number of ROB writes
system.switch_cpus.timesIdled                      50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       956164                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       401009                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1913414                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         401009                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 164629637298500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             531257                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        69579                       # Transaction distribution
system.membus.trans_dist::CleanEvict           464041                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6653                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6653                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        531257                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1609440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1609440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1609440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     38879296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     38879296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                38879296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            537910                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  537910    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              537910                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1488906500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2989686250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  25010654750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164629637298500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 164629637298500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 164629637298500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            936449                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       431165                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1117981                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20801                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20801                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       936387                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2870540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2870664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     84401536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               84405504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          592982                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4453056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1550232                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.258677                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.437908                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1149223     74.13%     74.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 401009     25.87%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1550232                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1318290000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1435774500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 164629637298500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       419340                       # number of demand (read+write) hits
system.l2.demand_hits::total                   419340                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       419340                       # number of overall hits
system.l2.overall_hits::total                  419340                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       537843                       # number of demand (read+write) misses
system.l2.demand_misses::total                 537910                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       537843                       # number of overall misses
system.l2.overall_misses::total                537910                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5053000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  54000888000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      54005941000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5053000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  54000888000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     54005941000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       957183                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               957250                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       957183                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              957250                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.561902                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.561933                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.561902                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.561933                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82836.065574                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 100402.697441                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100399.585433                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82836.065574                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100402.697441                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100399.585433                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               69579                       # number of writebacks
system.l2.writebacks::total                     69579                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       537843                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            537904                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       537843                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           537904                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4443000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  48622458000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  48626901000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4443000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  48622458000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  48626901000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.561902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.561926                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.561902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.561926                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72836.065574                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90402.697441                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90400.705330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72836.065574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90402.697441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90400.705330                       # average overall mshr miss latency
system.l2.replacements                         592982                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       361586                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           361586                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       361586                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       361586                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       341647                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        341647                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        14148                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14148                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         6653                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6653                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    561886500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     561886500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        20801                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20801                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.319840                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.319840                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84456.110026                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84456.110026                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         6653                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6653                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    495356500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    495356500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.319840                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.319840                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74456.110026                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74456.110026                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5053000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5053000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82836.065574                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        81500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4443000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4443000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72836.065574                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72836.065574                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       405192                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            405192                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       531190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          531195                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  53439001500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  53439001500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       936382                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        936387                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.567279                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.567281                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100602.423803                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100601.476859                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       531190                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       531190                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  48127101500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  48127101500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.567279                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.567276                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90602.423803                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90602.423803                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 164629637298500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4084.005630                       # Cycle average of tags in use
system.l2.tags.total_refs                     1151024                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    592982                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.941077                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              164604626644500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     275.727472                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.006347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.415345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.319279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3806.537186                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.067316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.929330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997072                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          249                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          791                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1195                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1037                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          824                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15904390                       # Number of tag accesses
system.l2.tags.data_accesses                 15904390                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 164629637298500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     34421952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           34426240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4453056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4453056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       537843                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              537910                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        69579                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              69579                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             12795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       156093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1376291518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1376462965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       156093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           158652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      178046358                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            178046358                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      178046358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            12795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       156093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1376291518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1554509324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     69531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    536866.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000271852250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4317                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4317                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1051571                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              65259                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      537904                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      69579                       # Number of write requests accepted
system.mem_ctrls.readBursts                    537904                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    69579                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    977                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    48                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             34079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             33755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             33142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             33253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             34533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             33365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             33557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             33403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            32913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            33168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            32550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            34047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            33926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            34232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4365                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  16277656500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2684635000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26345037750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30316.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49066.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    80376                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   25397                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                36.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                537904                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                69579                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  178418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  199636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  125659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   33211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       500661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     77.521069                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.357554                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    51.541948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       442963     88.48%     88.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        46723      9.33%     97.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7405      1.48%     99.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2116      0.42%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          781      0.16%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          370      0.07%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          148      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           69      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           86      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       500661                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     124.304610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    171.404168                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3632     84.13%     84.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          531     12.30%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          145      3.36%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            7      0.16%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4317                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.100764                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.094156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.484985                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4111     95.23%     95.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               42      0.97%     96.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              110      2.55%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               47      1.09%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.12%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4317                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               34363328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   62528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4448448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                34425856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4453056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1373.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       177.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1376.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    178.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   25009278000                       # Total gap between requests
system.mem_ctrls.avgGap                      41168.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     34359424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4448448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 156093.474522093427                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1373791463.816036224365                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 177862116.944379478693                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       537843                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        69579                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1934750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  26343103000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 611149009500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31717.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48979.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8783526.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    17.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1782550980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            947448315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1912063440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          179964720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1974223680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11016774750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        326748000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        18139773885                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        725.281848                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    758903250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    835120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23416620750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1792168560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            952560180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1921595340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          182861820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1974223680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10995590700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        344621280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        18163621560                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        726.235348                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    804836000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    835120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23370688000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    25010644000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164629637298500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2469503                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2469513                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2469503                       # number of overall hits
system.cpu.icache.overall_hits::total         2469513                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          116                       # number of overall misses
system.cpu.icache.overall_misses::total           117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8190500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8190500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8190500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8190500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2469619                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2469630                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2469619                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2469630                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 70607.758621                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70004.273504                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 70607.758621                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70004.273504                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5145500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5145500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5145500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5145500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84352.459016                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84352.459016                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84352.459016                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84352.459016                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2469503                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2469513                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8190500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8190500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2469619                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2469630                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 70607.758621                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70004.273504                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5145500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5145500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84352.459016                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84352.459016                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164629637298500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.009401                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000152                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.009249                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4939322                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4939322                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164629637298500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164629637298500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164629637298500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164629637298500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164629637298500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164629637298500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164629637298500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3506396                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3506398                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3506396                       # number of overall hits
system.cpu.dcache.overall_hits::total         3506398                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2047203                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2047208                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2047203                       # number of overall misses
system.cpu.dcache.overall_misses::total       2047208                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 127010531877                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 127010531877                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 127010531877                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 127010531877                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5553599                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5553606                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5553599                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5553606                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.368626                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.368627                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.368626                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.368627                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 62041.005155                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62040.853629                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 62041.005155                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62040.853629                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     19390159                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          510                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            605603                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.017937                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    42.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       361586                       # number of writebacks
system.cpu.dcache.writebacks::total            361586                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1090020                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1090020                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1090020                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1090020                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       957183                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       957183                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       957183                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       957183                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  60015581942                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  60015581942                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  60015581942                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  60015581942                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.172354                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.172353                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.172354                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.172353                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 62700.217139                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62700.217139                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 62700.217139                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62700.217139                       # average overall mshr miss latency
system.cpu.dcache.replacements                 956164                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2893198                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2893198                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2026288                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2026293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 126241232500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 126241232500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4919486                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4919491                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.411890                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.411891                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62301.722411                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62301.568677                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1089569                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1089569                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       936719                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       936719                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  59273657000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  59273657000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.190410                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.190410                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 63277.948883                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63277.948883                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       613198                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         613200                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        20915                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20915                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    769299377                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    769299377                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       634113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       634115                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.032983                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032983                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 36782.183935                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36782.183935                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          451                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          451                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        20464                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20464                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    741924942                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    741924942                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032272                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032272                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 36255.128127                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36255.128127                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164629637298500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.155438                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4457275                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            956164                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.661622                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.155436                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000152                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000152                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          472                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          536                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          12064400                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         12064400                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               164705369916500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  49755                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828148                       # Number of bytes of host memory used
host_op_rate                                    85904                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   803.94                       # Real time elapsed on the host
host_tick_rate                               94201677                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000011                       # Number of instructions simulated
sim_ops                                      69061505                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.075733                       # Number of seconds simulated
sim_ticks                                 75732618000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1553335                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3107055                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     19833694                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1682043                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     21275026                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      8361065                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     19833694                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     11472629                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        21731737                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          248384                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted      1129631                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          53318292                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         34550910                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1682043                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7428038                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3035203                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     59562902                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999996                       # Number of instructions committed
system.switch_cpus.commit.committedOps       51821446                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    142177152                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.364485                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.378022                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    127765431     89.86%     89.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5025349      3.53%     93.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1055905      0.74%     94.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2823211      1.99%     96.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1211068      0.85%     96.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       697090      0.49%     97.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       343957      0.24%     97.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       219938      0.15%     97.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3035203      2.13%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    142177152                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18128                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          51631823                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10399635                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       175017      0.34%      0.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     39312328     75.86%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2306      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10399635     20.07%     96.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1932160      3.73%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     51821446                       # Class of committed instruction
system.switch_cpus.commit.refs               12331795                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999996                       # Number of Instructions Simulated
system.switch_cpus.committedOps              51821446                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.048842                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.048842                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     123658983                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      134054204                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          7183510                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          14661893                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1685594                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4275256                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            16241522                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               2328309                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2966262                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 70998                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            21731737                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           7507825                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             141414695                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        358965                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               89244234                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3371188                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.143477                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8364947                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      8609449                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.589206                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    151465236                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.020639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.460332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        125919859     83.13%     83.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1172329      0.77%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1786105      1.18%     85.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1621935      1.07%     86.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2581116      1.70%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2940464      1.94%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1215771      0.80%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1161689      0.77%     91.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         13065968      8.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    151465236                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts      2201727                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         11326971                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.691272                       # Inst execution rate
system.switch_cpus.iew.exec_refs             33623425                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2964250                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        65259026                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      20374297                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       201958                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4435498                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    111331633                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      30659175                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3786228                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     104703656                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         672937                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       9280541                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1685594                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      10400266                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1634866                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       353004                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2360                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         5339                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9974635                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2503326                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         5339                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1728686                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       473041                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          93206312                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              87097614                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.683105                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          63669724                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.575034                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               87547844                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        141971467                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        72137584                       # number of integer regfile writes
system.switch_cpus.ipc                       0.198065                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.198065                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      1015675      0.94%      0.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      72895082     67.19%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         3245      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     68.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     31408261     28.95%     97.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3167621      2.92%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      108489884                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3832904                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.035330                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          876829     22.88%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     22.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2842956     74.17%     97.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        113119      2.95%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      111307113                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    373576306                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     87097614                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    170845780                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          111331633                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         108489884                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     59510072                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1298398                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     81450669                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    151465236                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.716269                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.655400                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    118341933     78.13%     78.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      9343613      6.17%     84.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4931002      3.26%     87.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4551997      3.01%     90.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      5088773      3.36%     93.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3642942      2.41%     96.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3003755      1.98%     98.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1453824      0.96%     99.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1107397      0.73%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    151465236                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.716269                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             7507825                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1377968                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1535683                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     20374297                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4435498                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        60301340                       # number of misc regfile reads
system.switch_cpus.numCycles                151465236                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        93660275                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      64269548                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       12388568                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9187671                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       22735130                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        684702                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     323230351                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      125744534                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    153203731                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16048722                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         371478                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1685594                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      30868381                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         88934076                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    173532465                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        14593                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        20125                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          21863303                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        20070                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            250526297                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           232160163                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2802514                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1158701                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5605028                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1158701                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  75732618000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1534367                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       214138                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1339197                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19353                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19353                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1534367                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4660775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4660775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4660775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    113142912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    113142912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               113142912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1553720                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1553720    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1553720                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4374967500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8629161750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  75732618000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  75732618000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  75732618000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  75732618000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2733302                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1360643                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3178924                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            69212                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           69212                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2733302                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8407542                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8407542                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    252737216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              252737216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1737053                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13704832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4539567                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.255245                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.435999                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3380866     74.48%     74.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1158701     25.52%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4539567                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3949019000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4203771000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  75732618000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1248794                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1248794                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1248794                       # number of overall hits
system.l2.overall_hits::total                 1248794                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1553720                       # number of demand (read+write) misses
system.l2.demand_misses::total                1553720                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1553720                       # number of overall misses
system.l2.overall_misses::total               1553720                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 155592419500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     155592419500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 155592419500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    155592419500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2802514                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2802514                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2802514                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2802514                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.554402                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.554402                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.554402                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.554402                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 100141.865651                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100141.865651                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100141.865651                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100141.865651                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              214138                       # number of writebacks
system.l2.writebacks::total                    214138                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1553720                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1553720                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1553720                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1553720                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 140055219500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 140055219500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 140055219500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 140055219500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.554402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.554402                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.554402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.554402                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90141.865651                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90141.865651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90141.865651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90141.865651                       # average overall mshr miss latency
system.l2.replacements                        1737053                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1146505                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1146505                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1146505                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1146505                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       974984                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        974984                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        49859                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 49859                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        19353                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19353                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1612701000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1612701000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        69212                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             69212                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.279619                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.279619                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83330.801426                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83330.801426                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        19353                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19353                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1419171000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1419171000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.279619                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.279619                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73330.801426                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73330.801426                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1198935                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1198935                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1534367                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1534367                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 153979718500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 153979718500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2733302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2733302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.561360                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.561360                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100353.903923                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100353.903923                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1534367                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1534367                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 138636048500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 138636048500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.561360                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.561360                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90353.903923                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90353.903923                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  75732618000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     5050787                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1741149                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.900836                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     342.168684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3753.831316                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.083537                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.916463                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          400                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1080                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1652                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          819                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  46577277                       # Number of tag accesses
system.l2.tags.data_accesses                 46577277                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  75732618000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data     99438080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           99438080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13704832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13704832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1553720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1553720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       214138                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             214138                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   1313015219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1313015219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      180963399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            180963399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      180963399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1313015219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1493978618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    214037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1550955.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000293810750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        13277                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        13277                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3054652                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             201049                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1553720                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     214138                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1553720                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   214138                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2765                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   101                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             99743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             98055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             96773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             96585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             97026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             96566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             96895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             96142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             97573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            95632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            96053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            95726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            97795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            98450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            98019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             14097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12996                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  46598370500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7754775000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             75678776750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30044.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48794.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   241014                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   76477                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                35.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1553720                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               214138                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  547281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  566728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  344509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   92437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  13515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  13508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  13519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  13651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1447493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     78.037269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.645450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    52.407868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1274900     88.08%     88.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       139138      9.61%     97.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        22771      1.57%     99.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6360      0.44%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2393      0.17%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1027      0.07%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          454      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          221      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          229      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1447493                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        13277                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     116.837388                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     69.545259                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    145.486818                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           8521     64.18%     64.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1665     12.54%     76.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          507      3.82%     80.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          520      3.92%     84.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          475      3.58%     88.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          455      3.43%     91.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          396      2.98%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          307      2.31%     96.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          203      1.53%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          111      0.84%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           63      0.47%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           22      0.17%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           21      0.16%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            6      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            3      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         13277                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        13277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.121112                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.112696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.550771                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12557     94.58%     94.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              111      0.84%     95.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              400      3.01%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              172      1.30%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      0.17%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         13277                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               99261120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  176960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13698560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                99438080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13704832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1310.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       180.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1313.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    180.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   75733838500                       # Total gap between requests
system.mem_ctrls.avgGap                      42839.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data     99261120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     13698560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 1310678577.096067190170                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 180880581.732959508896                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1553720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       214138                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  75678776750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1863169744500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48708.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8700789.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    17.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5166768180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2746183440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5536284600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          549801720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5977988640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33327872070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1015749120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        54320647770                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        717.268849                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2365474000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2528760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  70838384000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5168410380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2747052495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5537534100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          567487080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5977988640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      33298112370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1040809920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54337394985                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        717.489985                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2430601000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2528760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  70773257000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   100743262000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164705369916500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      9977328                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9977338                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      9977328                       # number of overall hits
system.cpu.icache.overall_hits::total         9977338                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          116                       # number of overall misses
system.cpu.icache.overall_misses::total           117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8190500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8190500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8190500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8190500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      9977444                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9977455                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      9977444                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9977455                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 70607.758621                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70004.273504                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 70607.758621                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70004.273504                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5145500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5145500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5145500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5145500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84352.459016                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84352.459016                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84352.459016                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84352.459016                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      9977328                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9977338                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8190500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8190500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      9977444                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9977455                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 70607.758621                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70004.273504                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5145500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5145500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84352.459016                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84352.459016                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164705369916500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.037905                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9977400                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          160925.806452                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000612                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.037293                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000073                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000074                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19954972                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19954972                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164705369916500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164705369916500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164705369916500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164705369916500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164705369916500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164705369916500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164705369916500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     14305423                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14305425                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     14305423                       # number of overall hits
system.cpu.dcache.overall_hits::total        14305425                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8141611                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8141616                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8141611                       # number of overall misses
system.cpu.dcache.overall_misses::total       8141616                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 500909300837                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 500909300837                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 500909300837                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 500909300837                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22447034                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22447041                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22447034                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22447041                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.362703                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.362703                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.362703                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.362703                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 61524.592717                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61524.554933                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 61524.592717                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61524.554933                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     72820782                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2096                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2284088                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              53                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.881776                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    39.547170                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1508091                       # number of writebacks
system.cpu.dcache.writebacks::total           1508091                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      4381914                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4381914                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      4381914                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4381914                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3759697                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3759697                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3759697                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3759697                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 233493455551                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 233493455551                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 233493455551                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 233493455551                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.167492                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.167492                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.167492                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.167492                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 62104.327969                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62104.327969                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 62104.327969                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62104.327969                       # average overall mshr miss latency
system.cpu.dcache.replacements                3758678                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11829615                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11829615                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      8051146                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8051151                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 497808904500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 497808904500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     19880761                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19880766                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.404972                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.404972                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 61830.813216                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61830.774817                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4380099                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4380099                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3671047                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3671047                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 230508370000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 230508370000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.184653                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.184653                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 62790.906790                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62790.906790                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2475808                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2475810                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        90465                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        90465                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3100396337                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3100396337                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2566273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2566275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.035252                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035251                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 34271.777339                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34271.777339                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1815                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1815                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        88650                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        88650                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2985085551                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2985085551                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.034544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 33672.707851                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33672.707851                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164705369916500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.626208                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18065127                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3759702                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.804936                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.626207                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000612                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000612                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          767                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          48653784                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         48653784                       # Number of data accesses

---------- End Simulation Statistics   ----------
