#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x22e6ca0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2321d30 .scope module, "tb" "tb" 3 144;
 .timescale -12 -12;
L_0x22e4d60 .functor NOT 1, L_0x23621b0, C4<0>, C4<0>, C4<0>;
L_0x22e5d00 .functor XOR 4, L_0x2361d90, L_0x2362070, C4<0000>, C4<0000>;
L_0x23055c0 .functor XOR 4, L_0x22e5d00, L_0x2362110, C4<0000>, C4<0000>;
v0x234f050_0 .net *"_ivl_10", 3 0, L_0x2362110;  1 drivers
v0x234f150_0 .net *"_ivl_12", 3 0, L_0x23055c0;  1 drivers
v0x234f230_0 .net *"_ivl_2", 3 0, L_0x2361cf0;  1 drivers
v0x234f2f0_0 .net *"_ivl_4", 3 0, L_0x2361d90;  1 drivers
v0x234f3d0_0 .net *"_ivl_6", 3 0, L_0x2362070;  1 drivers
v0x234f500_0 .net *"_ivl_8", 3 0, L_0x22e5d00;  1 drivers
v0x234f5e0_0 .net "aaah_dut", 0 0, L_0x23619b0;  1 drivers
v0x234f680_0 .net "aaah_ref", 0 0, L_0x22e5200;  1 drivers
v0x234f720_0 .net "areset", 0 0, L_0x22e4fa0;  1 drivers
v0x234f850_0 .net "bump_left", 0 0, v0x234d3f0_0;  1 drivers
v0x234f8f0_0 .net "bump_right", 0 0, v0x234d490_0;  1 drivers
v0x234f990_0 .var "clk", 0 0;
v0x234fa30_0 .net "dig", 0 0, v0x234d6c0_0;  1 drivers
v0x234fad0_0 .net "digging_dut", 0 0, L_0x2361c00;  1 drivers
v0x234fb70_0 .net "digging_ref", 0 0, L_0x22e5800;  1 drivers
v0x234fc10_0 .net "ground", 0 0, v0x234d790_0;  1 drivers
v0x234fcb0_0 .var/2u "stats1", 351 0;
v0x234fd50_0 .var/2u "strobe", 0 0;
v0x234fdf0_0 .net "tb_match", 0 0, L_0x23621b0;  1 drivers
v0x234fe90_0 .net "tb_mismatch", 0 0, L_0x22e4d60;  1 drivers
v0x234ff30_0 .net "walk_left_dut", 0 0, L_0x23616e0;  1 drivers
v0x234ffd0_0 .net "walk_left_ref", 0 0, L_0x23605d0;  1 drivers
v0x2350070_0 .net "walk_right_dut", 0 0, L_0x2361820;  1 drivers
v0x2350140_0 .net "walk_right_ref", 0 0, L_0x23608f0;  1 drivers
v0x2350210_0 .net "wavedrom_enable", 0 0, v0x234d9a0_0;  1 drivers
v0x23502e0_0 .net "wavedrom_title", 511 0, v0x234da40_0;  1 drivers
L_0x2361cf0 .concat [ 1 1 1 1], L_0x22e5800, L_0x22e5200, L_0x23608f0, L_0x23605d0;
L_0x2361d90 .concat [ 1 1 1 1], L_0x22e5800, L_0x22e5200, L_0x23608f0, L_0x23605d0;
L_0x2362070 .concat [ 1 1 1 1], L_0x2361c00, L_0x23619b0, L_0x2361820, L_0x23616e0;
L_0x2362110 .concat [ 1 1 1 1], L_0x22e5800, L_0x22e5200, L_0x23608f0, L_0x23605d0;
L_0x23621b0 .cmp/eeq 4, L_0x2361cf0, L_0x23055c0;
S_0x231d9f0 .scope module, "good1" "reference_module" 3 203, 3 4 0, S_0x2321d30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0x22e4380 .param/l "DIGL" 0 3 16, +C4<00000000000000000000000000000100>;
P_0x22e43c0 .param/l "DIGR" 0 3 16, +C4<00000000000000000000000000000101>;
P_0x22e4400 .param/l "FALLL" 0 3 16, +C4<00000000000000000000000000000010>;
P_0x22e4440 .param/l "FALLR" 0 3 16, +C4<00000000000000000000000000000011>;
P_0x22e4480 .param/l "WL" 0 3 16, +C4<00000000000000000000000000000000>;
P_0x22e44c0 .param/l "WR" 0 3 16, +C4<00000000000000000000000000000001>;
L_0x22e5200 .functor OR 1, L_0x2360ba0, L_0x2360ee0, C4<0>, C4<0>;
L_0x22e5800 .functor OR 1, L_0x2361200, L_0x2361440, C4<0>, C4<0>;
v0x22e8f90_0 .net *"_ivl_0", 31 0, L_0x2360420;  1 drivers
L_0x7f89a5ba30f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x22e91c0_0 .net *"_ivl_11", 28 0, L_0x7f89a5ba30f0;  1 drivers
L_0x7f89a5ba3138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x22e4dd0_0 .net/2u *"_ivl_12", 31 0, L_0x7f89a5ba3138;  1 drivers
v0x22e5010_0 .net *"_ivl_16", 31 0, L_0x2360ab0;  1 drivers
L_0x7f89a5ba3180 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x22e5270_0 .net *"_ivl_19", 28 0, L_0x7f89a5ba3180;  1 drivers
L_0x7f89a5ba31c8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x22e5950_0 .net/2u *"_ivl_20", 31 0, L_0x7f89a5ba31c8;  1 drivers
v0x22e5e10_0 .net *"_ivl_22", 0 0, L_0x2360ba0;  1 drivers
v0x234aac0_0 .net *"_ivl_24", 31 0, L_0x2360d20;  1 drivers
L_0x7f89a5ba3210 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x234aba0_0 .net *"_ivl_27", 28 0, L_0x7f89a5ba3210;  1 drivers
L_0x7f89a5ba3258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x234ac80_0 .net/2u *"_ivl_28", 31 0, L_0x7f89a5ba3258;  1 drivers
L_0x7f89a5ba3060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x234ad60_0 .net *"_ivl_3", 28 0, L_0x7f89a5ba3060;  1 drivers
v0x234ae40_0 .net *"_ivl_30", 0 0, L_0x2360ee0;  1 drivers
v0x234af00_0 .net *"_ivl_34", 31 0, L_0x2361110;  1 drivers
L_0x7f89a5ba32a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x234afe0_0 .net *"_ivl_37", 28 0, L_0x7f89a5ba32a0;  1 drivers
L_0x7f89a5ba32e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x234b0c0_0 .net/2u *"_ivl_38", 31 0, L_0x7f89a5ba32e8;  1 drivers
L_0x7f89a5ba30a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x234b1a0_0 .net/2u *"_ivl_4", 31 0, L_0x7f89a5ba30a8;  1 drivers
v0x234b280_0 .net *"_ivl_40", 0 0, L_0x2361200;  1 drivers
v0x234b340_0 .net *"_ivl_42", 31 0, L_0x23613a0;  1 drivers
L_0x7f89a5ba3330 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x234b420_0 .net *"_ivl_45", 28 0, L_0x7f89a5ba3330;  1 drivers
L_0x7f89a5ba3378 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x234b500_0 .net/2u *"_ivl_46", 31 0, L_0x7f89a5ba3378;  1 drivers
v0x234b5e0_0 .net *"_ivl_48", 0 0, L_0x2361440;  1 drivers
v0x234b6a0_0 .net *"_ivl_8", 31 0, L_0x2360760;  1 drivers
v0x234b780_0 .net "aaah", 0 0, L_0x22e5200;  alias, 1 drivers
v0x234b840_0 .net "areset", 0 0, L_0x22e4fa0;  alias, 1 drivers
v0x234b900_0 .net "bump_left", 0 0, v0x234d3f0_0;  alias, 1 drivers
v0x234b9c0_0 .net "bump_right", 0 0, v0x234d490_0;  alias, 1 drivers
v0x234ba80_0 .net "clk", 0 0, v0x234f990_0;  1 drivers
v0x234bb40_0 .net "dig", 0 0, v0x234d6c0_0;  alias, 1 drivers
v0x234bc00_0 .net "digging", 0 0, L_0x22e5800;  alias, 1 drivers
v0x234bcc0_0 .net "ground", 0 0, v0x234d790_0;  alias, 1 drivers
v0x234bd80_0 .var "next", 2 0;
v0x234be60_0 .var "state", 2 0;
v0x234bf40_0 .net "walk_left", 0 0, L_0x23605d0;  alias, 1 drivers
v0x234c210_0 .net "walk_right", 0 0, L_0x23608f0;  alias, 1 drivers
E_0x22f5040 .event posedge, v0x234b840_0, v0x234ba80_0;
E_0x22f3c80/0 .event anyedge, v0x234be60_0, v0x234bcc0_0, v0x234bb40_0, v0x234b900_0;
E_0x22f3c80/1 .event anyedge, v0x234b9c0_0;
E_0x22f3c80 .event/or E_0x22f3c80/0, E_0x22f3c80/1;
L_0x2360420 .concat [ 3 29 0 0], v0x234be60_0, L_0x7f89a5ba3060;
L_0x23605d0 .cmp/eq 32, L_0x2360420, L_0x7f89a5ba30a8;
L_0x2360760 .concat [ 3 29 0 0], v0x234be60_0, L_0x7f89a5ba30f0;
L_0x23608f0 .cmp/eq 32, L_0x2360760, L_0x7f89a5ba3138;
L_0x2360ab0 .concat [ 3 29 0 0], v0x234be60_0, L_0x7f89a5ba3180;
L_0x2360ba0 .cmp/eq 32, L_0x2360ab0, L_0x7f89a5ba31c8;
L_0x2360d20 .concat [ 3 29 0 0], v0x234be60_0, L_0x7f89a5ba3210;
L_0x2360ee0 .cmp/eq 32, L_0x2360d20, L_0x7f89a5ba3258;
L_0x2361110 .concat [ 3 29 0 0], v0x234be60_0, L_0x7f89a5ba32a0;
L_0x2361200 .cmp/eq 32, L_0x2361110, L_0x7f89a5ba32e8;
L_0x23613a0 .concat [ 3 29 0 0], v0x234be60_0, L_0x7f89a5ba3330;
L_0x2361440 .cmp/eq 32, L_0x23613a0, L_0x7f89a5ba3378;
S_0x234c410 .scope module, "stim1" "stimulus_gen" 3 195, 3 51 0, S_0x2321d30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "dig";
    .port_info 5 /OUTPUT 1 "ground";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
    .port_info 8 /INPUT 1 "tb_match";
L_0x22e4fa0 .functor BUFZ 1, v0x234d860_0, C4<0>, C4<0>, C4<0>;
v0x234d330_0 .net "areset", 0 0, L_0x22e4fa0;  alias, 1 drivers
v0x234d3f0_0 .var "bump_left", 0 0;
v0x234d490_0 .var "bump_right", 0 0;
v0x234d530_0 .net "clk", 0 0, v0x234f990_0;  alias, 1 drivers
L_0x7f89a5ba3018 .functor BUFT 1, C4<00100010001100101010001000000000000000110010001000100010>, C4<0>, C4<0>, C4<0>;
v0x234d5d0_0 .net "d", 55 0, L_0x7f89a5ba3018;  1 drivers
v0x234d6c0_0 .var "dig", 0 0;
v0x234d790_0 .var "ground", 0 0;
v0x234d860_0 .var "reset", 0 0;
v0x234d900_0 .net "tb_match", 0 0, L_0x23621b0;  alias, 1 drivers
v0x234d9a0_0 .var "wavedrom_enable", 0 0;
v0x234da40_0 .var "wavedrom_title", 511 0;
E_0x22f3ed0/0 .event negedge, v0x234ba80_0;
E_0x22f3ed0/1 .event posedge, v0x234ba80_0;
E_0x22f3ed0 .event/or E_0x22f3ed0/0, E_0x22f3ed0/1;
S_0x234c630 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 129, 3 129 0, S_0x234c410;
 .timescale -12 -12;
v0x234c870_0 .var/2s "i", 31 0;
E_0x22d99f0 .event posedge, v0x234ba80_0;
S_0x234c970 .scope task, "reset_test" "reset_test" 3 65, 3 65 0, S_0x234c410;
 .timescale -12 -12;
v0x234cb90_0 .var/2u "arfail", 0 0;
v0x234cc70_0 .var "async", 0 0;
v0x234cd30_0 .var/2u "datafail", 0 0;
v0x234cdd0_0 .var/2u "srfail", 0 0;
E_0x232e1f0 .event negedge, v0x234ba80_0;
TD_tb.stim1.reset_test ;
    %wait E_0x22d99f0;
    %wait E_0x22d99f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x234d860_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x22d99f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x232e1f0;
    %load/vec4 v0x234d900_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x234cd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x234d860_0, 0;
    %wait E_0x22d99f0;
    %load/vec4 v0x234d900_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x234cb90_0, 0, 1;
    %wait E_0x22d99f0;
    %load/vec4 v0x234d900_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x234cdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x234d860_0, 0;
    %load/vec4 v0x234cdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 79 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x234cb90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x234cc70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x234cd30_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x234cc70_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 81 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x234ce90 .scope task, "wavedrom_start" "wavedrom_start" 3 92, 3 92 0, S_0x234c410;
 .timescale -12 -12;
v0x234d070_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x234d150 .scope task, "wavedrom_stop" "wavedrom_stop" 3 95, 3 95 0, S_0x234c410;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x234dbe0 .scope module, "top_module1" "top_module" 3 215, 4 1 0, S_0x2321d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
L_0x7f89a5ba33c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x234def0_0 .net/2u *"_ivl_0", 1 0, L_0x7f89a5ba33c0;  1 drivers
L_0x7f89a5ba3498 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x234dfd0_0 .net/2u *"_ivl_12", 1 0, L_0x7f89a5ba3498;  1 drivers
L_0x7f89a5ba3408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x234e0b0_0 .net/2u *"_ivl_4", 1 0, L_0x7f89a5ba3408;  1 drivers
L_0x7f89a5ba3450 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x234e1a0_0 .net/2u *"_ivl_8", 1 0, L_0x7f89a5ba3450;  1 drivers
v0x234e280_0 .net "aaah", 0 0, L_0x23619b0;  alias, 1 drivers
v0x234e390_0 .net "areset", 0 0, L_0x22e4fa0;  alias, 1 drivers
v0x234e480_0 .net "bump_left", 0 0, v0x234d3f0_0;  alias, 1 drivers
v0x234e570_0 .net "bump_right", 0 0, v0x234d490_0;  alias, 1 drivers
v0x234e660_0 .net "clk", 0 0, v0x234f990_0;  alias, 1 drivers
v0x234e790_0 .net "dig", 0 0, v0x234d6c0_0;  alias, 1 drivers
v0x234e880_0 .net "digging", 0 0, L_0x2361c00;  alias, 1 drivers
v0x234e940_0 .net "ground", 0 0, v0x234d790_0;  alias, 1 drivers
v0x234ea30_0 .var "state", 1 0;
v0x234eb10_0 .net "walk_left", 0 0, L_0x23616e0;  alias, 1 drivers
v0x234ebd0_0 .net "walk_right", 0 0, L_0x2361820;  alias, 1 drivers
L_0x23616e0 .cmp/eq 2, v0x234ea30_0, L_0x7f89a5ba33c0;
L_0x2361820 .cmp/eq 2, v0x234ea30_0, L_0x7f89a5ba3408;
L_0x23619b0 .cmp/eq 2, v0x234ea30_0, L_0x7f89a5ba3450;
L_0x2361c00 .cmp/eq 2, v0x234ea30_0, L_0x7f89a5ba3498;
S_0x234ee30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 229, 3 229 0, S_0x2321d30;
 .timescale -12 -12;
E_0x232e510 .event anyedge, v0x234fd50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x234fd50_0;
    %nor/r;
    %assign/vec4 v0x234fd50_0, 0;
    %wait E_0x232e510;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x234c410;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x234d860_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x234d6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x234d790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x234d490_0, 0;
    %assign/vec4 v0x234d3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x234cc70_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x234c970;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x234d860_0, 0;
    %wait E_0x22d99f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x234d860_0, 0;
    %wait E_0x232e1f0;
    %fork t_1, S_0x234c630;
    %jmp t_0;
    .scope S_0x234c630;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x234c870_0, 0, 32;
T_4.0 ; Top of for-loop 
    %load/vec4 v0x234c870_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_4.1, 5;
    %wait E_0x22d99f0;
    %load/vec4 v0x234d5d0_0;
    %pushi/vec4 52, 0, 35;
    %load/vec4 v0x234c870_0;
    %pad/s 34;
    %muli 4, 0, 34;
    %pad/s 35;
    %sub;
    %part/s 4;
    %split/vec4 1;
    %assign/vec4 v0x234d6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x234d790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x234d490_0, 0;
    %assign/vec4 v0x234d3f0_0, 0;
T_4.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x234c870_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x234c870_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %end;
    .scope S_0x234c410;
t_0 %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x234d150;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.4, 5;
    %jmp/1 T_4.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x22f3ed0;
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x234d3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x234d490_0, 0;
    %assign/vec4 v0x234d6c0_0, 0;
    %vpi_func 3 135 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0x234d790_0, 0;
    %vpi_func 3 136 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x234d860_0, 0;
    %jmp T_4.3;
T_4.4 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 139 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x231d9f0;
T_5 ;
Ewait_0 .event/or E_0x22f3c80, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x234be60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x234bcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x234bd80_0, 0, 3;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x234bb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x234bd80_0, 0, 3;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x234b900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x234bd80_0, 0, 3;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x234bd80_0, 0, 3;
T_5.12 ;
T_5.10 ;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0x234bcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x234bd80_0, 0, 3;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x234bb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x234bd80_0, 0, 3;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0x234b9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x234bd80_0, 0, 3;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x234bd80_0, 0, 3;
T_5.18 ;
T_5.16 ;
T_5.14 ;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x234bcc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %pad/s 3;
    %store/vec4 v0x234bd80_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x234bcc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %pad/s 3;
    %store/vec4 v0x234bd80_0, 0, 3;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x234bcc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.23, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.24, 8;
T_5.23 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.24, 8;
 ; End of false expr.
    %blend;
T_5.24;
    %pad/s 3;
    %store/vec4 v0x234bd80_0, 0, 3;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x234bcc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.25, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_5.26, 8;
T_5.25 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.26, 8;
 ; End of false expr.
    %blend;
T_5.26;
    %pad/s 3;
    %store/vec4 v0x234bd80_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x231d9f0;
T_6 ;
    %wait E_0x22f5040;
    %load/vec4 v0x234b840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x234be60_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x234bd80_0;
    %assign/vec4 v0x234be60_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x234dbe0;
T_7 ;
    %wait E_0x22f5040;
    %load/vec4 v0x234e390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x234ea30_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x234ea30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x234e570_0;
    %flag_set/vec4 8;
    %jmp/1 T_7.9, 8;
    %load/vec4 v0x234e480_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.10, 10;
    %load/vec4 v0x234e940_0;
    %and;
T_7.10;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.9;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x234ea30_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x234e790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.13, 9;
    %load/vec4 v0x234e940_0;
    %and;
T_7.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x234ea30_0, 0;
T_7.11 ;
T_7.8 ;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x234e480_0;
    %flag_set/vec4 8;
    %jmp/1 T_7.16, 8;
    %load/vec4 v0x234e570_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.17, 10;
    %load/vec4 v0x234e940_0;
    %and;
T_7.17;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.16;
    %jmp/0xz  T_7.14, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x234ea30_0, 0;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0x234e790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.20, 9;
    %load/vec4 v0x234e940_0;
    %and;
T_7.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x234ea30_0, 0;
T_7.18 ;
T_7.15 ;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x234e940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.21, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x234ea30_0, 0;
    %jmp T_7.22;
T_7.21 ;
    %load/vec4 v0x234e790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.23, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x234ea30_0, 0;
T_7.23 ;
T_7.22 ;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x234e940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.25, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x234ea30_0, 0;
    %jmp T_7.26;
T_7.25 ;
    %load/vec4 v0x234e790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.27, 8;
    %load/vec4 v0x234e570_0;
    %flag_set/vec4 8;
    %jmp/1 T_7.31, 8;
    %load/vec4 v0x234e480_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.32, 10;
    %load/vec4 v0x234e940_0;
    %and;
T_7.32;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.31;
    %jmp/0 T_7.29, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.30, 8;
T_7.29 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.30, 8;
 ; End of false expr.
    %blend;
T_7.30;
    %assign/vec4 v0x234ea30_0, 0;
T_7.27 ;
T_7.26 ;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x2321d30;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x234f990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x234fd50_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x2321d30;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x234f990_0;
    %inv;
    %store/vec4 v0x234f990_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x2321d30;
T_10 ;
    %vpi_call/w 3 187 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 188 "$dumpvars", 32'sb00000000000000000000000000000001, v0x234d530_0, v0x234fe90_0, v0x234f990_0, v0x234f720_0, v0x234f850_0, v0x234f8f0_0, v0x234fc10_0, v0x234fa30_0, v0x234ffd0_0, v0x234ff30_0, v0x2350140_0, v0x2350070_0, v0x234f680_0, v0x234f5e0_0, v0x234fb70_0, v0x234fad0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x2321d30;
T_11 ;
    %load/vec4 v0x234fcb0_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x234fcb0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x234fcb0_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 238 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 239 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_11.1 ;
    %load/vec4 v0x234fcb0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x234fcb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x234fcb0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 240 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 241 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_11.3 ;
    %load/vec4 v0x234fcb0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x234fcb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x234fcb0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 242 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "aaah", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 3 243 "$display", "Hint: Output '%s' has no mismatches.", "aaah" {0 0 0};
T_11.5 ;
    %load/vec4 v0x234fcb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %load/vec4 v0x234fcb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x234fcb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 244 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "digging", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.7;
T_11.6 ;
    %vpi_call/w 3 245 "$display", "Hint: Output '%s' has no mismatches.", "digging" {0 0 0};
T_11.7 ;
    %load/vec4 v0x234fcb0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x234fcb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 247 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 248 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x234fcb0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x234fcb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 249 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x2321d30;
T_12 ;
    %wait E_0x22f3ed0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x234fcb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x234fcb0_0, 4, 32;
    %load/vec4 v0x234fdf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x234fcb0_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 260 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x234fcb0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x234fcb0_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x234fcb0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x234ffd0_0;
    %load/vec4 v0x234ffd0_0;
    %load/vec4 v0x234ff30_0;
    %xor;
    %load/vec4 v0x234ffd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x234fcb0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 264 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x234fcb0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x234fcb0_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x234fcb0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x2350140_0;
    %load/vec4 v0x2350140_0;
    %load/vec4 v0x2350070_0;
    %xor;
    %load/vec4 v0x2350140_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x234fcb0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 267 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x234fcb0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x234fcb0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x234fcb0_0, 4, 32;
T_12.8 ;
    %load/vec4 v0x234f680_0;
    %load/vec4 v0x234f680_0;
    %load/vec4 v0x234f5e0_0;
    %xor;
    %load/vec4 v0x234f680_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.12, 6;
    %load/vec4 v0x234fcb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.14, 4;
    %vpi_func 3 270 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x234fcb0_0, 4, 32;
T_12.14 ;
    %load/vec4 v0x234fcb0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x234fcb0_0, 4, 32;
T_12.12 ;
    %load/vec4 v0x234fb70_0;
    %load/vec4 v0x234fb70_0;
    %load/vec4 v0x234fad0_0;
    %xor;
    %load/vec4 v0x234fb70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.16, 6;
    %load/vec4 v0x234fcb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.18, 4;
    %vpi_func 3 273 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x234fcb0_0, 4, 32;
T_12.18 ;
    %load/vec4 v0x234fcb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x234fcb0_0, 4, 32;
T_12.16 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/lemmings3/lemmings3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/lemmings3/iter0/response32/top_module.sv";
