

================================================================
== Vivado HLS Report for 'max_pool'
================================================================
* Date:           Fri Jun 21 13:02:05 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        maxpool
* Solution:       Row_puf_2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    10.849|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2293|  2293|  2293|  2293|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop  |  2292|  2292|       382|          -|          -|     6|    no    |
        | + Row_Loop    |   379|   379|        81|         78|          1|     4|    yes   |
        +---------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 78, depth = 81


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 84
* Pipeline : 1
  Pipeline-0 : II = 78, D = 81, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 84 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 3 
84 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4056 x float]* %conv_out) nounwind, !map !7"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1014 x float]* %max_pool_out) nounwind, !map !14"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @max_pool_str) nounwind"   --->   Operation 87 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.76ns)   --->   "br label %1" [maxpool/max_pool.cpp:10]   --->   Operation 88 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %f, %Filter_Loop_end ]"   --->   Operation 89 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.13ns)   --->   "%icmp_ln10 = icmp eq i3 %f_0, -2" [maxpool/max_pool.cpp:10]   --->   Operation 90 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 91 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.65ns)   --->   "%f = add i3 %f_0, 1" [maxpool/max_pool.cpp:10]   --->   Operation 92 'add' 'f' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Filter_Loop_begin" [maxpool/max_pool.cpp:10]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [maxpool/max_pool.cpp:11]   --->   Operation 94 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [maxpool/max_pool.cpp:11]   --->   Operation 95 'specregionbegin' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i3 %f_0 to i13" [maxpool/max_pool.cpp:13]   --->   Operation 96 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i3 %f_0 to i11" [maxpool/max_pool.cpp:13]   --->   Operation 97 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.76ns)   --->   "br label %Row_Loop" [maxpool/max_pool.cpp:13]   --->   Operation 98 'br' <Predicate = (!icmp_ln10)> <Delay = 1.76>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "ret void" [maxpool/max_pool.cpp:40]   --->   Operation 99 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 10.8>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%r_0_0 = phi i4 [ 0, %Filter_Loop_begin ], [ %add_ln13_2, %._crit_edge.1.0.0.0 ]" [maxpool/max_pool.cpp:13]   --->   Operation 100 'phi' 'r_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_0, i1 false)" [maxpool/max_pool.cpp:26]   --->   Operation 101 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i5 %shl_ln to i10" [maxpool/max_pool.cpp:29]   --->   Operation 102 'zext' 'zext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (3.78ns)   --->   "%mul_ln29 = mul i10 26, %zext_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 103 'mul' 'mul_ln29' <Predicate = true> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%or_ln29_274 = or i10 %mul_ln29, 1" [maxpool/max_pool.cpp:29]   --->   Operation 104 'or' 'or_ln29_274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %or_ln29_274, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 105 'bitconcatenate' 'p_shl6_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_432 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %or_ln29_274, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 106 'bitconcatenate' 'tmp_432' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i11 %tmp_432 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 107 'zext' 'zext_ln29_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29 = sub i13 %p_shl6_cast, %zext_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 108 'sub' 'sub_ln29' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 109 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29 = add i13 %zext_ln13, %sub_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 109 'add' 'add_ln29' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i13 %add_ln29 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 110 'zext' 'zext_ln29_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%conv_out_addr_1 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 111 'getelementptr' 'conv_out_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln29_275 = or i10 %mul_ln29, 2" [maxpool/max_pool.cpp:29]   --->   Operation 112 'or' 'or_ln29_275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %or_ln29_275, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 113 'bitconcatenate' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_433 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %or_ln29_275, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 114 'bitconcatenate' 'tmp_433' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i11 %tmp_433 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 115 'zext' 'zext_ln29_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_1 = sub i13 %p_shl4_cast, %zext_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 116 'sub' 'sub_ln29_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 117 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_1 = add i13 %zext_ln13, %sub_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 117 'add' 'add_ln29_1' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln29_5 = zext i13 %add_ln29_1 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 118 'zext' 'zext_ln29_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%conv_out_addr_4 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 119 'getelementptr' 'conv_out_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [2/2] (3.25ns)   --->   "%conv_out_load_1 = load float* %conv_out_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 120 'load' 'conv_out_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_3 : Operation 121 [2/2] (3.25ns)   --->   "%conv_out_load_4 = load float* %conv_out_addr_4, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 121 'load' 'conv_out_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 4 <SV = 3> <Delay = 10.2>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %shl_ln to i14" [maxpool/max_pool.cpp:29]   --->   Operation 122 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (4.35ns)   --->   "%mul_ln29_1 = mul i14 156, %zext_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 123 'mul' 'mul_ln29_1' <Predicate = true> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i14 %mul_ln29_1 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 124 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i14 %mul_ln29_1 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 125 'trunc' 'trunc_ln29_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.96ns)   --->   "%or_ln29_273 = or i3 %trunc_ln29_1, %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 126 'or' 'or_ln29_273' <Predicate = true> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_430 = call i11 @_ssdm_op_PartSelect.i11.i14.i32.i32(i14 %mul_ln29_1, i32 3, i32 13)" [maxpool/max_pool.cpp:29]   --->   Operation 127 'partselect' 'tmp_430' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_431 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_430, i3 %or_ln29_273)" [maxpool/max_pool.cpp:29]   --->   Operation 128 'bitconcatenate' 'tmp_431' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i14 %tmp_431 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 129 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 130 'getelementptr' 'conv_out_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (1.67ns)   --->   "%add_ln29_3 = add i13 24, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 131 'add' 'add_ln29_3' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = trunc i13 %add_ln29_3 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 132 'trunc' 'trunc_ln29_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.96ns)   --->   "%or_ln29_277 = or i3 %trunc_ln29_2, %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 133 'or' 'or_ln29_277' <Predicate = true> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_435 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln29_3, i32 3, i32 12)" [maxpool/max_pool.cpp:29]   --->   Operation 134 'partselect' 'tmp_435' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_436 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_435, i3 %or_ln29_277)" [maxpool/max_pool.cpp:29]   --->   Operation 135 'bitconcatenate' 'tmp_436' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln29_8 = zext i13 %tmp_436 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 136 'zext' 'zext_ln29_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%conv_out_addr_8 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 137 'getelementptr' 'conv_out_addr_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [2/2] (3.25ns)   --->   "%conv_out_load = load float* %conv_out_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 138 'load' 'conv_out_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_4 : Operation 139 [1/2] (3.25ns)   --->   "%conv_out_load_1 = load float* %conv_out_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 139 'load' 'conv_out_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_4 : Operation 140 [1/2] (3.25ns)   --->   "%conv_out_load_4 = load float* %conv_out_addr_4, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 140 'load' 'conv_out_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_4 : Operation 141 [2/2] (5.43ns)   --->   "%tmp_13 = fcmp ogt float %conv_out_load_4, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 141 'fcmp' 'tmp_13' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [2/2] (3.25ns)   --->   "%conv_out_load_8 = load float* %conv_out_addr_8, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 142 'load' 'conv_out_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 5 <SV = 4> <Delay = 8.68>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_6 = add i13 36, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 143 'add' 'add_ln29_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 144 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_7 = add i13 %zext_ln13, %add_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 144 'add' 'add_ln29_7' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln29_2 = sext i13 %add_ln29_7 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 145 'sext' 'sext_ln29_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%conv_out_addr_12 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 146 'getelementptr' 'conv_out_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (1.67ns)   --->   "%add_ln29_10 = add i13 48, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 147 'add' 'add_ln29_10' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln29_3 = trunc i13 %add_ln29_10 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 148 'trunc' 'trunc_ln29_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.96ns)   --->   "%or_ln29_278 = or i3 %trunc_ln29_3, %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 149 'or' 'or_ln29_278' <Predicate = true> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_437 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln29_10, i32 3, i32 12)" [maxpool/max_pool.cpp:29]   --->   Operation 150 'partselect' 'tmp_437' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_438 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_437, i3 %or_ln29_278)" [maxpool/max_pool.cpp:29]   --->   Operation 151 'bitconcatenate' 'tmp_438' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln29_9 = zext i13 %tmp_438 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 152 'zext' 'zext_ln29_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%conv_out_addr_16 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 153 'getelementptr' 'conv_out_addr_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/2] (3.25ns)   --->   "%conv_out_load = load float* %conv_out_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 154 'load' 'conv_out_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_5 : Operation 155 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp ogt float %conv_out_load, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 155 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%bitcast_ln29_7 = bitcast float %conv_out_load_4 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 156 'bitcast' 'bitcast_ln29_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_7, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 157 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln29_15 = trunc i32 %bitcast_ln29_7 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 158 'trunc' 'trunc_ln29_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (1.55ns)   --->   "%icmp_ln29_14 = icmp ne i8 %tmp_12, -1" [maxpool/max_pool.cpp:29]   --->   Operation 159 'icmp' 'icmp_ln29_14' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (2.44ns)   --->   "%icmp_ln29_15 = icmp eq i23 %trunc_ln29_15, 0" [maxpool/max_pool.cpp:29]   --->   Operation 160 'icmp' 'icmp_ln29_15' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_4)   --->   "%or_ln29_7 = or i1 %icmp_ln29_15, %icmp_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 161 'or' 'or_ln29_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/2] (5.43ns)   --->   "%tmp_13 = fcmp ogt float %conv_out_load_4, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 162 'fcmp' 'tmp_13' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_4)   --->   "%and_ln29_7 = and i1 %or_ln29_7, %tmp_13" [maxpool/max_pool.cpp:29]   --->   Operation 163 'and' 'and_ln29_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_4 = select i1 %and_ln29_7, float %conv_out_load_4, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 164 'select' 'select_ln29_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 165 [1/2] (3.25ns)   --->   "%conv_out_load_8 = load float* %conv_out_addr_8, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 165 'load' 'conv_out_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_5 : Operation 166 [2/2] (5.43ns)   --->   "%tmp_24 = fcmp ogt float %conv_out_load_8, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 166 'fcmp' 'tmp_24' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [2/2] (3.25ns)   --->   "%conv_out_load_12 = load float* %conv_out_addr_12, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 167 'load' 'conv_out_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_5 : Operation 168 [2/2] (3.25ns)   --->   "%conv_out_load_16 = load float* %conv_out_addr_16, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 168 'load' 'conv_out_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_5 : Operation 169 [1/1] (1.73ns)   --->   "%add_ln13 = add i4 1, %r_0_0" [maxpool/max_pool.cpp:13]   --->   Operation 169 'add' 'add_ln13' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %add_ln13, -3" [maxpool/max_pool.cpp:13]   --->   Operation 170 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %Filter_Loop_end, label %._crit_edge.1.0.0.0" [maxpool/max_pool.cpp:13]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%shl_ln26_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln13, i1 false)" [maxpool/max_pool.cpp:26]   --->   Operation 172 'bitconcatenate' 'shl_ln26_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln29_19 = zext i5 %shl_ln26_1 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 173 'zext' 'zext_ln29_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (3.78ns)   --->   "%mul_ln29_4 = mul i10 26, %zext_ln29_19" [maxpool/max_pool.cpp:29]   --->   Operation 174 'mul' 'mul_ln29_4' <Predicate = (!icmp_ln13)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.68>
ST_6 : Operation 175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_13 = add i13 60, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 175 'add' 'add_ln29_13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 176 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_14 = add i13 %zext_ln13, %add_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 176 'add' 'add_ln29_14' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln29_5 = sext i13 %add_ln29_14 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 177 'sext' 'sext_ln29_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%conv_out_addr_20 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 178 'getelementptr' 'conv_out_addr_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (1.67ns)   --->   "%add_ln29_17 = add i13 72, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 179 'add' 'add_ln29_17' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln29_4 = trunc i13 %add_ln29_17 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 180 'trunc' 'trunc_ln29_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.96ns)   --->   "%or_ln29_279 = or i3 %trunc_ln29_4, %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 181 'or' 'or_ln29_279' <Predicate = true> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_439 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln29_17, i32 3, i32 12)" [maxpool/max_pool.cpp:29]   --->   Operation 182 'partselect' 'tmp_439' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_440 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_439, i3 %or_ln29_279)" [maxpool/max_pool.cpp:29]   --->   Operation 183 'bitconcatenate' 'tmp_440' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln29_10 = zext i13 %tmp_440 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 184 'zext' 'zext_ln29_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%conv_out_addr_24 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 185 'getelementptr' 'conv_out_addr_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %conv_out_load to i32" [maxpool/max_pool.cpp:29]   --->   Operation 186 'bitcast' 'bitcast_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 187 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln29_8 = trunc i32 %bitcast_ln29 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 188 'trunc' 'trunc_ln29_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp_2, -1" [maxpool/max_pool.cpp:29]   --->   Operation 189 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 190 [1/1] (2.44ns)   --->   "%icmp_ln29_1 = icmp eq i23 %trunc_ln29_8, 0" [maxpool/max_pool.cpp:29]   --->   Operation 190 'icmp' 'icmp_ln29_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%or_ln29 = or i1 %icmp_ln29_1, %icmp_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 191 'or' 'or_ln29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 192 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp ogt float %conv_out_load, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 192 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%and_ln29 = and i1 %or_ln29, %tmp_3" [maxpool/max_pool.cpp:29]   --->   Operation 193 'and' 'and_ln29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29 = select i1 %and_ln29, float %conv_out_load, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 194 'select' 'select_ln29' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%bitcast_ln29_14 = bitcast float %conv_out_load_8 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 195 'bitcast' 'bitcast_ln29_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_14, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 196 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln29_22 = trunc i32 %bitcast_ln29_14 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 197 'trunc' 'trunc_ln29_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (1.55ns)   --->   "%icmp_ln29_28 = icmp ne i8 %tmp_23, -1" [maxpool/max_pool.cpp:29]   --->   Operation 198 'icmp' 'icmp_ln29_28' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [1/1] (2.44ns)   --->   "%icmp_ln29_29 = icmp eq i23 %trunc_ln29_22, 0" [maxpool/max_pool.cpp:29]   --->   Operation 199 'icmp' 'icmp_ln29_29' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_8)   --->   "%or_ln29_14 = or i1 %icmp_ln29_29, %icmp_ln29_28" [maxpool/max_pool.cpp:29]   --->   Operation 200 'or' 'or_ln29_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 201 [1/2] (5.43ns)   --->   "%tmp_24 = fcmp ogt float %conv_out_load_8, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 201 'fcmp' 'tmp_24' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_8)   --->   "%and_ln29_14 = and i1 %or_ln29_14, %tmp_24" [maxpool/max_pool.cpp:29]   --->   Operation 202 'and' 'and_ln29_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 203 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_8 = select i1 %and_ln29_14, float %conv_out_load_8, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 203 'select' 'select_ln29_8' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 204 [1/2] (3.25ns)   --->   "%conv_out_load_12 = load float* %conv_out_addr_12, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 204 'load' 'conv_out_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_6 : Operation 205 [2/2] (5.43ns)   --->   "%tmp_35 = fcmp ogt float %conv_out_load_12, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 205 'fcmp' 'tmp_35' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 206 [1/2] (3.25ns)   --->   "%conv_out_load_16 = load float* %conv_out_addr_16, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 206 'load' 'conv_out_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_6 : Operation 207 [2/2] (5.43ns)   --->   "%tmp_46 = fcmp ogt float %conv_out_load_16, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 207 'fcmp' 'tmp_46' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [2/2] (3.25ns)   --->   "%conv_out_load_20 = load float* %conv_out_addr_20, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 208 'load' 'conv_out_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_6 : Operation 209 [2/2] (3.25ns)   --->   "%conv_out_load_24 = load float* %conv_out_addr_24, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 209 'load' 'conv_out_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln29_18 = zext i5 %shl_ln26_1 to i14" [maxpool/max_pool.cpp:29]   --->   Operation 210 'zext' 'zext_ln29_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (4.35ns)   --->   "%mul_ln29_5 = mul i14 156, %zext_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 211 'mul' 'mul_ln29_5' <Predicate = (!icmp_ln13)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln29_99 = trunc i14 %mul_ln29_5 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 212 'trunc' 'trunc_ln29_99' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln29_100 = trunc i14 %mul_ln29_5 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 213 'trunc' 'trunc_ln29_100' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_448 = call i11 @_ssdm_op_PartSelect.i11.i14.i32.i32(i14 %mul_ln29_5, i32 3, i32 13)" [maxpool/max_pool.cpp:29]   --->   Operation 214 'partselect' 'tmp_448' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.68>
ST_7 : Operation 215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_20 = add i13 84, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 215 'add' 'add_ln29_20' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 216 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_21 = add i13 %zext_ln13, %add_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 216 'add' 'add_ln29_21' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln29_8 = sext i13 %add_ln29_21 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 217 'sext' 'sext_ln29_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%conv_out_addr_28 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 218 'getelementptr' 'conv_out_addr_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (1.67ns)   --->   "%add_ln29_24 = add i13 96, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 219 'add' 'add_ln29_24' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln29_5 = trunc i13 %add_ln29_24 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 220 'trunc' 'trunc_ln29_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.96ns)   --->   "%or_ln29_280 = or i3 %trunc_ln29_5, %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 221 'or' 'or_ln29_280' <Predicate = true> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_441 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln29_24, i32 3, i32 12)" [maxpool/max_pool.cpp:29]   --->   Operation 222 'partselect' 'tmp_441' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_442 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_441, i3 %or_ln29_280)" [maxpool/max_pool.cpp:29]   --->   Operation 223 'bitconcatenate' 'tmp_442' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln29_11 = zext i13 %tmp_442 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 224 'zext' 'zext_ln29_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%conv_out_addr_32 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 225 'getelementptr' 'conv_out_addr_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%bitcast_ln29_21 = bitcast float %conv_out_load_12 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 226 'bitcast' 'bitcast_ln29_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_21, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 227 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln29_29 = trunc i32 %bitcast_ln29_21 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 228 'trunc' 'trunc_ln29_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (1.55ns)   --->   "%icmp_ln29_42 = icmp ne i8 %tmp_34, -1" [maxpool/max_pool.cpp:29]   --->   Operation 229 'icmp' 'icmp_ln29_42' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 230 [1/1] (2.44ns)   --->   "%icmp_ln29_43 = icmp eq i23 %trunc_ln29_29, 0" [maxpool/max_pool.cpp:29]   --->   Operation 230 'icmp' 'icmp_ln29_43' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_12)   --->   "%or_ln29_21 = or i1 %icmp_ln29_43, %icmp_ln29_42" [maxpool/max_pool.cpp:29]   --->   Operation 231 'or' 'or_ln29_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 232 [1/2] (5.43ns)   --->   "%tmp_35 = fcmp ogt float %conv_out_load_12, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 232 'fcmp' 'tmp_35' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_12)   --->   "%and_ln29_21 = and i1 %or_ln29_21, %tmp_35" [maxpool/max_pool.cpp:29]   --->   Operation 233 'and' 'and_ln29_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 234 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_12 = select i1 %and_ln29_21, float %conv_out_load_12, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 234 'select' 'select_ln29_12' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%bitcast_ln29_28 = bitcast float %conv_out_load_16 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 235 'bitcast' 'bitcast_ln29_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_28, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 236 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln29_36 = trunc i32 %bitcast_ln29_28 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 237 'trunc' 'trunc_ln29_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (1.55ns)   --->   "%icmp_ln29_56 = icmp ne i8 %tmp_45, -1" [maxpool/max_pool.cpp:29]   --->   Operation 238 'icmp' 'icmp_ln29_56' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 239 [1/1] (2.44ns)   --->   "%icmp_ln29_57 = icmp eq i23 %trunc_ln29_36, 0" [maxpool/max_pool.cpp:29]   --->   Operation 239 'icmp' 'icmp_ln29_57' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_16)   --->   "%or_ln29_28 = or i1 %icmp_ln29_57, %icmp_ln29_56" [maxpool/max_pool.cpp:29]   --->   Operation 240 'or' 'or_ln29_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 241 [1/2] (5.43ns)   --->   "%tmp_46 = fcmp ogt float %conv_out_load_16, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 241 'fcmp' 'tmp_46' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_16)   --->   "%and_ln29_28 = and i1 %or_ln29_28, %tmp_46" [maxpool/max_pool.cpp:29]   --->   Operation 242 'and' 'and_ln29_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 243 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_16 = select i1 %and_ln29_28, float %conv_out_load_16, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 243 'select' 'select_ln29_16' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 244 [1/2] (3.25ns)   --->   "%conv_out_load_20 = load float* %conv_out_addr_20, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 244 'load' 'conv_out_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_7 : Operation 245 [2/2] (5.43ns)   --->   "%tmp_57 = fcmp ogt float %conv_out_load_20, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 245 'fcmp' 'tmp_57' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 246 [1/2] (3.25ns)   --->   "%conv_out_load_24 = load float* %conv_out_addr_24, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 246 'load' 'conv_out_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_7 : Operation 247 [2/2] (5.43ns)   --->   "%tmp_68 = fcmp ogt float %conv_out_load_24, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 247 'fcmp' 'tmp_68' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 248 [2/2] (3.25ns)   --->   "%conv_out_load_28 = load float* %conv_out_addr_28, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 248 'load' 'conv_out_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_7 : Operation 249 [2/2] (3.25ns)   --->   "%conv_out_load_32 = load float* %conv_out_addr_32, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 249 'load' 'conv_out_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_7 : Operation 250 [1/1] (1.73ns)   --->   "%add_ln13_1 = add i4 2, %r_0_0" [maxpool/max_pool.cpp:13]   --->   Operation 250 'add' 'add_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 251 [1/1] (0.00ns)   --->   "%shl_ln26_2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln13_1, i1 false)" [maxpool/max_pool.cpp:26]   --->   Operation 251 'bitconcatenate' 'shl_ln26_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln29_37 = zext i5 %shl_ln26_2 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 252 'zext' 'zext_ln29_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (3.78ns)   --->   "%mul_ln29_8 = mul i10 26, %zext_ln29_37" [maxpool/max_pool.cpp:29]   --->   Operation 253 'mul' 'mul_ln29_8' <Predicate = (!icmp_ln13)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.68>
ST_8 : Operation 254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_27 = add i13 108, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 254 'add' 'add_ln29_27' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 255 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_28 = add i13 %zext_ln13, %add_ln29_27" [maxpool/max_pool.cpp:29]   --->   Operation 255 'add' 'add_ln29_28' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln29_11 = sext i13 %add_ln29_28 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 256 'sext' 'sext_ln29_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%conv_out_addr_36 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 257 'getelementptr' 'conv_out_addr_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 258 [1/1] (1.67ns)   --->   "%add_ln29_31 = add i13 120, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 258 'add' 'add_ln29_31' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln29_6 = trunc i13 %add_ln29_31 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 259 'trunc' 'trunc_ln29_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 260 [1/1] (0.96ns)   --->   "%or_ln29_281 = or i3 %trunc_ln29_6, %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 260 'or' 'or_ln29_281' <Predicate = true> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_443 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln29_31, i32 3, i32 12)" [maxpool/max_pool.cpp:29]   --->   Operation 261 'partselect' 'tmp_443' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_444 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_443, i3 %or_ln29_281)" [maxpool/max_pool.cpp:29]   --->   Operation 262 'bitconcatenate' 'tmp_444' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln29_12 = zext i13 %tmp_444 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 263 'zext' 'zext_ln29_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 264 [1/1] (0.00ns)   --->   "%conv_out_addr_40 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 264 'getelementptr' 'conv_out_addr_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "%bitcast_ln29_35 = bitcast float %conv_out_load_20 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 265 'bitcast' 'bitcast_ln29_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_35, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 266 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln29_43 = trunc i32 %bitcast_ln29_35 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 267 'trunc' 'trunc_ln29_43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 268 [1/1] (1.55ns)   --->   "%icmp_ln29_70 = icmp ne i8 %tmp_56, -1" [maxpool/max_pool.cpp:29]   --->   Operation 268 'icmp' 'icmp_ln29_70' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 269 [1/1] (2.44ns)   --->   "%icmp_ln29_71 = icmp eq i23 %trunc_ln29_43, 0" [maxpool/max_pool.cpp:29]   --->   Operation 269 'icmp' 'icmp_ln29_71' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_20)   --->   "%or_ln29_35 = or i1 %icmp_ln29_71, %icmp_ln29_70" [maxpool/max_pool.cpp:29]   --->   Operation 270 'or' 'or_ln29_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 271 [1/2] (5.43ns)   --->   "%tmp_57 = fcmp ogt float %conv_out_load_20, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 271 'fcmp' 'tmp_57' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_20)   --->   "%and_ln29_35 = and i1 %or_ln29_35, %tmp_57" [maxpool/max_pool.cpp:29]   --->   Operation 272 'and' 'and_ln29_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 273 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_20 = select i1 %and_ln29_35, float %conv_out_load_20, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 273 'select' 'select_ln29_20' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "%bitcast_ln29_42 = bitcast float %conv_out_load_24 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 274 'bitcast' 'bitcast_ln29_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_67 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_42, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 275 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln29_50 = trunc i32 %bitcast_ln29_42 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 276 'trunc' 'trunc_ln29_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 277 [1/1] (1.55ns)   --->   "%icmp_ln29_84 = icmp ne i8 %tmp_67, -1" [maxpool/max_pool.cpp:29]   --->   Operation 277 'icmp' 'icmp_ln29_84' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 278 [1/1] (2.44ns)   --->   "%icmp_ln29_85 = icmp eq i23 %trunc_ln29_50, 0" [maxpool/max_pool.cpp:29]   --->   Operation 278 'icmp' 'icmp_ln29_85' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_24)   --->   "%or_ln29_42 = or i1 %icmp_ln29_85, %icmp_ln29_84" [maxpool/max_pool.cpp:29]   --->   Operation 279 'or' 'or_ln29_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 280 [1/2] (5.43ns)   --->   "%tmp_68 = fcmp ogt float %conv_out_load_24, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 280 'fcmp' 'tmp_68' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_24)   --->   "%and_ln29_42 = and i1 %or_ln29_42, %tmp_68" [maxpool/max_pool.cpp:29]   --->   Operation 281 'and' 'and_ln29_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 282 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_24 = select i1 %and_ln29_42, float %conv_out_load_24, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 282 'select' 'select_ln29_24' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 283 [1/2] (3.25ns)   --->   "%conv_out_load_28 = load float* %conv_out_addr_28, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 283 'load' 'conv_out_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_8 : Operation 284 [2/2] (5.43ns)   --->   "%tmp_79 = fcmp ogt float %conv_out_load_28, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 284 'fcmp' 'tmp_79' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 285 [1/2] (3.25ns)   --->   "%conv_out_load_32 = load float* %conv_out_addr_32, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 285 'load' 'conv_out_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_8 : Operation 286 [2/2] (5.43ns)   --->   "%tmp_90 = fcmp ogt float %conv_out_load_32, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 286 'fcmp' 'tmp_90' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 287 [2/2] (3.25ns)   --->   "%conv_out_load_36 = load float* %conv_out_addr_36, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 287 'load' 'conv_out_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_8 : Operation 288 [2/2] (3.25ns)   --->   "%conv_out_load_40 = load float* %conv_out_addr_40, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 288 'load' 'conv_out_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_8 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln29_36 = zext i5 %shl_ln26_2 to i14" [maxpool/max_pool.cpp:29]   --->   Operation 289 'zext' 'zext_ln29_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 290 [1/1] (4.35ns)   --->   "%mul_ln29_9 = mul i14 156, %zext_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 290 'mul' 'mul_ln29_9' <Predicate = (!icmp_ln13)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln29_198 = trunc i14 %mul_ln29_9 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 291 'trunc' 'trunc_ln29_198' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln29_199 = trunc i14 %mul_ln29_9 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 292 'trunc' 'trunc_ln29_199' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_466 = call i11 @_ssdm_op_PartSelect.i11.i14.i32.i32(i14 %mul_ln29_9, i32 3, i32 13)" [maxpool/max_pool.cpp:29]   --->   Operation 293 'partselect' 'tmp_466' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.68>
ST_9 : Operation 294 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_34 = add i13 132, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 294 'add' 'add_ln29_34' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 295 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_35 = add i13 %zext_ln13, %add_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 295 'add' 'add_ln29_35' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln29_14 = sext i13 %add_ln29_35 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 296 'sext' 'sext_ln29_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 297 [1/1] (0.00ns)   --->   "%conv_out_addr_44 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 297 'getelementptr' 'conv_out_addr_44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 298 [1/1] (1.67ns)   --->   "%add_ln29_38 = add i13 144, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 298 'add' 'add_ln29_38' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln29_7 = trunc i13 %add_ln29_38 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 299 'trunc' 'trunc_ln29_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 300 [1/1] (0.96ns)   --->   "%or_ln29_282 = or i3 %trunc_ln29_7, %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 300 'or' 'or_ln29_282' <Predicate = true> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_445 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln29_38, i32 3, i32 12)" [maxpool/max_pool.cpp:29]   --->   Operation 301 'partselect' 'tmp_445' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_446 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_445, i3 %or_ln29_282)" [maxpool/max_pool.cpp:29]   --->   Operation 302 'bitconcatenate' 'tmp_446' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln29_13 = zext i13 %tmp_446 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 303 'zext' 'zext_ln29_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 304 [1/1] (0.00ns)   --->   "%conv_out_addr_48 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 304 'getelementptr' 'conv_out_addr_48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 305 [1/1] (0.00ns)   --->   "%or_ln26 = or i5 %shl_ln, 1" [maxpool/max_pool.cpp:26]   --->   Operation 305 'or' 'or_ln26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln29_14 = zext i5 %or_ln26 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 306 'zext' 'zext_ln29_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 307 [1/1] (4.35ns)   --->   "%mul_ln29_3 = mul i13 156, %zext_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 307 'mul' 'mul_ln29_3' <Predicate = true> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 308 [1/1] (0.00ns)   --->   "%bitcast_ln29_49 = bitcast float %conv_out_load_28 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 308 'bitcast' 'bitcast_ln29_49' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_78 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_49, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 309 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln29_57 = trunc i32 %bitcast_ln29_49 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 310 'trunc' 'trunc_ln29_57' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 311 [1/1] (1.55ns)   --->   "%icmp_ln29_98 = icmp ne i8 %tmp_78, -1" [maxpool/max_pool.cpp:29]   --->   Operation 311 'icmp' 'icmp_ln29_98' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 312 [1/1] (2.44ns)   --->   "%icmp_ln29_99 = icmp eq i23 %trunc_ln29_57, 0" [maxpool/max_pool.cpp:29]   --->   Operation 312 'icmp' 'icmp_ln29_99' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_28)   --->   "%or_ln29_49 = or i1 %icmp_ln29_99, %icmp_ln29_98" [maxpool/max_pool.cpp:29]   --->   Operation 313 'or' 'or_ln29_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 314 [1/2] (5.43ns)   --->   "%tmp_79 = fcmp ogt float %conv_out_load_28, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 314 'fcmp' 'tmp_79' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_28)   --->   "%and_ln29_49 = and i1 %or_ln29_49, %tmp_79" [maxpool/max_pool.cpp:29]   --->   Operation 315 'and' 'and_ln29_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 316 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_28 = select i1 %and_ln29_49, float %conv_out_load_28, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 316 'select' 'select_ln29_28' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 317 [1/1] (0.00ns)   --->   "%bitcast_ln29_56 = bitcast float %conv_out_load_32 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 317 'bitcast' 'bitcast_ln29_56' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_89 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_56, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 318 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln29_64 = trunc i32 %bitcast_ln29_56 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 319 'trunc' 'trunc_ln29_64' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 320 [1/1] (1.55ns)   --->   "%icmp_ln29_112 = icmp ne i8 %tmp_89, -1" [maxpool/max_pool.cpp:29]   --->   Operation 320 'icmp' 'icmp_ln29_112' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 321 [1/1] (2.44ns)   --->   "%icmp_ln29_113 = icmp eq i23 %trunc_ln29_64, 0" [maxpool/max_pool.cpp:29]   --->   Operation 321 'icmp' 'icmp_ln29_113' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_32)   --->   "%or_ln29_56 = or i1 %icmp_ln29_113, %icmp_ln29_112" [maxpool/max_pool.cpp:29]   --->   Operation 322 'or' 'or_ln29_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 323 [1/2] (5.43ns)   --->   "%tmp_90 = fcmp ogt float %conv_out_load_32, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 323 'fcmp' 'tmp_90' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_32)   --->   "%and_ln29_56 = and i1 %or_ln29_56, %tmp_90" [maxpool/max_pool.cpp:29]   --->   Operation 324 'and' 'and_ln29_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 325 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_32 = select i1 %and_ln29_56, float %conv_out_load_32, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 325 'select' 'select_ln29_32' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 326 [1/2] (3.25ns)   --->   "%conv_out_load_36 = load float* %conv_out_addr_36, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 326 'load' 'conv_out_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_9 : Operation 327 [2/2] (5.43ns)   --->   "%tmp_101 = fcmp ogt float %conv_out_load_36, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 327 'fcmp' 'tmp_101' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 328 [1/2] (3.25ns)   --->   "%conv_out_load_40 = load float* %conv_out_addr_40, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 328 'load' 'conv_out_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_9 : Operation 329 [2/2] (5.43ns)   --->   "%tmp_112 = fcmp ogt float %conv_out_load_40, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 329 'fcmp' 'tmp_112' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 330 [2/2] (3.25ns)   --->   "%conv_out_load_44 = load float* %conv_out_addr_44, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 330 'load' 'conv_out_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_9 : Operation 331 [2/2] (3.25ns)   --->   "%conv_out_load_48 = load float* %conv_out_addr_48, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 331 'load' 'conv_out_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 10 <SV = 9> <Delay = 8.68>
ST_10 : Operation 332 [1/1] (0.00ns)   --->   "%bitcast_ln29_63 = bitcast float %conv_out_load_36 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 332 'bitcast' 'bitcast_ln29_63' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_100 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_63, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 333 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln29_71 = trunc i32 %bitcast_ln29_63 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 334 'trunc' 'trunc_ln29_71' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 335 [1/1] (1.55ns)   --->   "%icmp_ln29_126 = icmp ne i8 %tmp_100, -1" [maxpool/max_pool.cpp:29]   --->   Operation 335 'icmp' 'icmp_ln29_126' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 336 [1/1] (2.44ns)   --->   "%icmp_ln29_127 = icmp eq i23 %trunc_ln29_71, 0" [maxpool/max_pool.cpp:29]   --->   Operation 336 'icmp' 'icmp_ln29_127' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_36)   --->   "%or_ln29_63 = or i1 %icmp_ln29_127, %icmp_ln29_126" [maxpool/max_pool.cpp:29]   --->   Operation 337 'or' 'or_ln29_63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 338 [1/2] (5.43ns)   --->   "%tmp_101 = fcmp ogt float %conv_out_load_36, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 338 'fcmp' 'tmp_101' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_36)   --->   "%and_ln29_63 = and i1 %or_ln29_63, %tmp_101" [maxpool/max_pool.cpp:29]   --->   Operation 339 'and' 'and_ln29_63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 340 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_36 = select i1 %and_ln29_63, float %conv_out_load_36, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 340 'select' 'select_ln29_36' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 341 [1/1] (0.00ns)   --->   "%bitcast_ln29_70 = bitcast float %conv_out_load_40 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 341 'bitcast' 'bitcast_ln29_70' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_111 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_70, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 342 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln29_78 = trunc i32 %bitcast_ln29_70 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 343 'trunc' 'trunc_ln29_78' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 344 [1/1] (1.55ns)   --->   "%icmp_ln29_140 = icmp ne i8 %tmp_111, -1" [maxpool/max_pool.cpp:29]   --->   Operation 344 'icmp' 'icmp_ln29_140' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 345 [1/1] (2.44ns)   --->   "%icmp_ln29_141 = icmp eq i23 %trunc_ln29_78, 0" [maxpool/max_pool.cpp:29]   --->   Operation 345 'icmp' 'icmp_ln29_141' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_40)   --->   "%or_ln29_70 = or i1 %icmp_ln29_141, %icmp_ln29_140" [maxpool/max_pool.cpp:29]   --->   Operation 346 'or' 'or_ln29_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 347 [1/2] (5.43ns)   --->   "%tmp_112 = fcmp ogt float %conv_out_load_40, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 347 'fcmp' 'tmp_112' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_40)   --->   "%and_ln29_70 = and i1 %or_ln29_70, %tmp_112" [maxpool/max_pool.cpp:29]   --->   Operation 348 'and' 'and_ln29_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 349 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_40 = select i1 %and_ln29_70, float %conv_out_load_40, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 349 'select' 'select_ln29_40' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 350 [1/2] (3.25ns)   --->   "%conv_out_load_44 = load float* %conv_out_addr_44, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 350 'load' 'conv_out_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_10 : Operation 351 [2/2] (5.43ns)   --->   "%tmp_123 = fcmp ogt float %conv_out_load_44, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 351 'fcmp' 'tmp_123' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 352 [1/2] (3.25ns)   --->   "%conv_out_load_48 = load float* %conv_out_addr_48, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 352 'load' 'conv_out_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_10 : Operation 353 [2/2] (5.43ns)   --->   "%tmp_134 = fcmp ogt float %conv_out_load_48, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 353 'fcmp' 'tmp_134' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 354 [1/1] (0.96ns)   --->   "%or_ln29_284 = or i3 %trunc_ln29_100, %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 354 'or' 'or_ln29_284' <Predicate = (!icmp_ln13)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_449 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_448, i3 %or_ln29_284)" [maxpool/max_pool.cpp:29]   --->   Operation 355 'bitconcatenate' 'tmp_449' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln29_42 = sext i14 %tmp_449 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 356 'sext' 'sext_ln29_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 357 [1/1] (0.00ns)   --->   "%conv_out_addr_52 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_42" [maxpool/max_pool.cpp:29]   --->   Operation 357 'getelementptr' 'conv_out_addr_52' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 358 [1/1] (0.00ns)   --->   "%or_ln29_286 = or i10 %mul_ln29_4, 2" [maxpool/max_pool.cpp:29]   --->   Operation 358 'or' 'or_ln29_286' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 359 [1/1] (0.00ns)   --->   "%p_shl20_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %or_ln29_286, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 359 'bitconcatenate' 'p_shl20_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_451 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %or_ln29_286, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 360 'bitconcatenate' 'tmp_451' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln29_22 = zext i11 %tmp_451 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 361 'zext' 'zext_ln29_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_5 = sub i13 %p_shl20_cast, %zext_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 362 'sub' 'sub_ln29_5' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 363 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_92 = add i13 %zext_ln13, %sub_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 363 'add' 'add_ln29_92' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln29_23 = zext i13 %add_ln29_92 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 364 'zext' 'zext_ln29_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 365 [1/1] (0.00ns)   --->   "%conv_out_addr_56 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_23" [maxpool/max_pool.cpp:29]   --->   Operation 365 'getelementptr' 'conv_out_addr_56' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 366 [2/2] (3.25ns)   --->   "%conv_out_load_52 = load float* %conv_out_addr_52, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 366 'load' 'conv_out_load_52' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_10 : Operation 367 [1/1] (0.00ns)   --->   "%or_ln26_1 = or i5 %shl_ln26_1, 1" [maxpool/max_pool.cpp:26]   --->   Operation 367 'or' 'or_ln26_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln29_32 = zext i5 %or_ln26_1 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 368 'zext' 'zext_ln29_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 369 [1/1] (4.35ns)   --->   "%mul_ln29_7 = mul i13 156, %zext_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 369 'mul' 'mul_ln29_7' <Predicate = (!icmp_ln13)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 370 [2/2] (3.25ns)   --->   "%conv_out_load_56 = load float* %conv_out_addr_56, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 370 'load' 'conv_out_load_56' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 11 <SV = 10> <Delay = 8.68>
ST_11 : Operation 371 [1/1] (0.00ns)   --->   "%bitcast_ln29_77 = bitcast float %conv_out_load_44 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 371 'bitcast' 'bitcast_ln29_77' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_122 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_77, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 372 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln29_85 = trunc i32 %bitcast_ln29_77 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 373 'trunc' 'trunc_ln29_85' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 374 [1/1] (1.55ns)   --->   "%icmp_ln29_154 = icmp ne i8 %tmp_122, -1" [maxpool/max_pool.cpp:29]   --->   Operation 374 'icmp' 'icmp_ln29_154' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 375 [1/1] (2.44ns)   --->   "%icmp_ln29_155 = icmp eq i23 %trunc_ln29_85, 0" [maxpool/max_pool.cpp:29]   --->   Operation 375 'icmp' 'icmp_ln29_155' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_44)   --->   "%or_ln29_77 = or i1 %icmp_ln29_155, %icmp_ln29_154" [maxpool/max_pool.cpp:29]   --->   Operation 376 'or' 'or_ln29_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 377 [1/2] (5.43ns)   --->   "%tmp_123 = fcmp ogt float %conv_out_load_44, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 377 'fcmp' 'tmp_123' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_44)   --->   "%and_ln29_77 = and i1 %or_ln29_77, %tmp_123" [maxpool/max_pool.cpp:29]   --->   Operation 378 'and' 'and_ln29_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 379 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_44 = select i1 %and_ln29_77, float %conv_out_load_44, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 379 'select' 'select_ln29_44' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 380 [1/1] (0.00ns)   --->   "%bitcast_ln29_84 = bitcast float %conv_out_load_48 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 380 'bitcast' 'bitcast_ln29_84' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_133 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_84, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 381 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln29_92 = trunc i32 %bitcast_ln29_84 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 382 'trunc' 'trunc_ln29_92' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 383 [1/1] (1.55ns)   --->   "%icmp_ln29_168 = icmp ne i8 %tmp_133, -1" [maxpool/max_pool.cpp:29]   --->   Operation 383 'icmp' 'icmp_ln29_168' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 384 [1/1] (2.44ns)   --->   "%icmp_ln29_169 = icmp eq i23 %trunc_ln29_92, 0" [maxpool/max_pool.cpp:29]   --->   Operation 384 'icmp' 'icmp_ln29_169' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_48)   --->   "%or_ln29_84 = or i1 %icmp_ln29_169, %icmp_ln29_168" [maxpool/max_pool.cpp:29]   --->   Operation 385 'or' 'or_ln29_84' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 386 [1/2] (5.43ns)   --->   "%tmp_134 = fcmp ogt float %conv_out_load_48, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 386 'fcmp' 'tmp_134' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_48)   --->   "%and_ln29_84 = and i1 %or_ln29_84, %tmp_134" [maxpool/max_pool.cpp:29]   --->   Operation 387 'and' 'and_ln29_84' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 388 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_48 = select i1 %and_ln29_84, float %conv_out_load_48, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 388 'select' 'select_ln29_48' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 389 [1/1] (1.67ns)   --->   "%add_ln29_94 = add i13 24, %trunc_ln29_99" [maxpool/max_pool.cpp:29]   --->   Operation 389 'add' 'add_ln29_94' <Predicate = (!icmp_ln13)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln29_101 = trunc i13 %add_ln29_94 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 390 'trunc' 'trunc_ln29_101' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 391 [1/1] (0.96ns)   --->   "%or_ln29_288 = or i3 %trunc_ln29_101, %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 391 'or' 'or_ln29_288' <Predicate = (!icmp_ln13)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_453 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln29_94, i32 3, i32 12)" [maxpool/max_pool.cpp:29]   --->   Operation 392 'partselect' 'tmp_453' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_454 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_453, i3 %or_ln29_288)" [maxpool/max_pool.cpp:29]   --->   Operation 393 'bitconcatenate' 'tmp_454' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln29_26 = zext i13 %tmp_454 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 394 'zext' 'zext_ln29_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 395 [1/1] (0.00ns)   --->   "%conv_out_addr_60 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_26" [maxpool/max_pool.cpp:29]   --->   Operation 395 'getelementptr' 'conv_out_addr_60' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 396 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_97 = add i13 36, %trunc_ln29_99" [maxpool/max_pool.cpp:29]   --->   Operation 396 'add' 'add_ln29_97' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 397 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_98 = add i13 %zext_ln13, %add_ln29_97" [maxpool/max_pool.cpp:29]   --->   Operation 397 'add' 'add_ln29_98' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln29_44 = sext i13 %add_ln29_98 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 398 'sext' 'sext_ln29_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 399 [1/1] (0.00ns)   --->   "%conv_out_addr_64 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_44" [maxpool/max_pool.cpp:29]   --->   Operation 399 'getelementptr' 'conv_out_addr_64' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 400 [1/2] (3.25ns)   --->   "%conv_out_load_52 = load float* %conv_out_addr_52, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 400 'load' 'conv_out_load_52' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_11 : Operation 401 [2/2] (5.43ns)   --->   "%tmp_145 = fcmp ogt float %conv_out_load_52, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 401 'fcmp' 'tmp_145' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 402 [1/2] (3.25ns)   --->   "%conv_out_load_56 = load float* %conv_out_addr_56, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 402 'load' 'conv_out_load_56' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_11 : Operation 403 [2/2] (5.43ns)   --->   "%tmp_156 = fcmp ogt float %conv_out_load_56, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 403 'fcmp' 'tmp_156' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 404 [2/2] (3.25ns)   --->   "%conv_out_load_60 = load float* %conv_out_addr_60, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 404 'load' 'conv_out_load_60' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_11 : Operation 405 [2/2] (3.25ns)   --->   "%conv_out_load_64 = load float* %conv_out_addr_64, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 405 'load' 'conv_out_load_64' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_11 : Operation 406 [1/1] (0.00ns)   --->   "%or_ln26_2 = or i5 %shl_ln26_2, 1" [maxpool/max_pool.cpp:26]   --->   Operation 406 'or' 'or_ln26_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln29_50 = zext i5 %or_ln26_2 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 407 'zext' 'zext_ln29_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 408 [1/1] (4.35ns)   --->   "%mul_ln29_11 = mul i13 156, %zext_ln29_50" [maxpool/max_pool.cpp:29]   --->   Operation 408 'mul' 'mul_ln29_11' <Predicate = (!icmp_ln13)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.68>
ST_12 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln29_15 = zext i5 %or_ln26 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 409 'zext' 'zext_ln29_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 410 [1/1] (3.78ns)   --->   "%mul_ln29_2 = mul i10 26, %zext_ln29_15" [maxpool/max_pool.cpp:29]   --->   Operation 410 'mul' 'mul_ln29_2' <Predicate = true> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 411 [1/1] (1.67ns)   --->   "%add_ln29_101 = add i13 48, %trunc_ln29_99" [maxpool/max_pool.cpp:29]   --->   Operation 411 'add' 'add_ln29_101' <Predicate = (!icmp_ln13)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln29_102 = trunc i13 %add_ln29_101 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 412 'trunc' 'trunc_ln29_102' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 413 [1/1] (0.96ns)   --->   "%or_ln29_289 = or i3 %trunc_ln29_102, %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 413 'or' 'or_ln29_289' <Predicate = (!icmp_ln13)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_455 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln29_101, i32 3, i32 12)" [maxpool/max_pool.cpp:29]   --->   Operation 414 'partselect' 'tmp_455' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_456 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_455, i3 %or_ln29_289)" [maxpool/max_pool.cpp:29]   --->   Operation 415 'bitconcatenate' 'tmp_456' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln29_27 = zext i13 %tmp_456 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 416 'zext' 'zext_ln29_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 417 [1/1] (0.00ns)   --->   "%conv_out_addr_68 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_27" [maxpool/max_pool.cpp:29]   --->   Operation 417 'getelementptr' 'conv_out_addr_68' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 418 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_104 = add i13 60, %trunc_ln29_99" [maxpool/max_pool.cpp:29]   --->   Operation 418 'add' 'add_ln29_104' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 419 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_105 = add i13 %zext_ln13, %add_ln29_104" [maxpool/max_pool.cpp:29]   --->   Operation 419 'add' 'add_ln29_105' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln29_47 = sext i13 %add_ln29_105 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 420 'sext' 'sext_ln29_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 421 [1/1] (0.00ns)   --->   "%conv_out_addr_72 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_47" [maxpool/max_pool.cpp:29]   --->   Operation 421 'getelementptr' 'conv_out_addr_72' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 422 [1/1] (0.00ns)   --->   "%bitcast_ln29_91 = bitcast float %conv_out_load_52 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 422 'bitcast' 'bitcast_ln29_91' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_144 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_91, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 423 'partselect' 'tmp_144' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln29_107 = trunc i32 %bitcast_ln29_91 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 424 'trunc' 'trunc_ln29_107' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 425 [1/1] (1.55ns)   --->   "%icmp_ln29_182 = icmp ne i8 %tmp_144, -1" [maxpool/max_pool.cpp:29]   --->   Operation 425 'icmp' 'icmp_ln29_182' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 426 [1/1] (2.44ns)   --->   "%icmp_ln29_183 = icmp eq i23 %trunc_ln29_107, 0" [maxpool/max_pool.cpp:29]   --->   Operation 426 'icmp' 'icmp_ln29_183' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_52)   --->   "%or_ln29_91 = or i1 %icmp_ln29_183, %icmp_ln29_182" [maxpool/max_pool.cpp:29]   --->   Operation 427 'or' 'or_ln29_91' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 428 [1/2] (5.43ns)   --->   "%tmp_145 = fcmp ogt float %conv_out_load_52, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 428 'fcmp' 'tmp_145' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_52)   --->   "%and_ln29_91 = and i1 %or_ln29_91, %tmp_145" [maxpool/max_pool.cpp:29]   --->   Operation 429 'and' 'and_ln29_91' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 430 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_52 = select i1 %and_ln29_91, float %conv_out_load_52, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 430 'select' 'select_ln29_52' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 431 [1/1] (0.00ns)   --->   "%bitcast_ln29_98 = bitcast float %conv_out_load_56 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 431 'bitcast' 'bitcast_ln29_98' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_155 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_98, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 432 'partselect' 'tmp_155' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 433 [1/1] (0.00ns)   --->   "%trunc_ln29_114 = trunc i32 %bitcast_ln29_98 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 433 'trunc' 'trunc_ln29_114' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 434 [1/1] (1.55ns)   --->   "%icmp_ln29_196 = icmp ne i8 %tmp_155, -1" [maxpool/max_pool.cpp:29]   --->   Operation 434 'icmp' 'icmp_ln29_196' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 435 [1/1] (2.44ns)   --->   "%icmp_ln29_197 = icmp eq i23 %trunc_ln29_114, 0" [maxpool/max_pool.cpp:29]   --->   Operation 435 'icmp' 'icmp_ln29_197' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_56)   --->   "%or_ln29_98 = or i1 %icmp_ln29_197, %icmp_ln29_196" [maxpool/max_pool.cpp:29]   --->   Operation 436 'or' 'or_ln29_98' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 437 [1/2] (5.43ns)   --->   "%tmp_156 = fcmp ogt float %conv_out_load_56, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 437 'fcmp' 'tmp_156' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_56)   --->   "%and_ln29_98 = and i1 %or_ln29_98, %tmp_156" [maxpool/max_pool.cpp:29]   --->   Operation 438 'and' 'and_ln29_98' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 439 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_56 = select i1 %and_ln29_98, float %conv_out_load_56, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 439 'select' 'select_ln29_56' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 440 [1/2] (3.25ns)   --->   "%conv_out_load_60 = load float* %conv_out_addr_60, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 440 'load' 'conv_out_load_60' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_12 : Operation 441 [2/2] (5.43ns)   --->   "%tmp_167 = fcmp ogt float %conv_out_load_60, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 441 'fcmp' 'tmp_167' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 442 [1/2] (3.25ns)   --->   "%conv_out_load_64 = load float* %conv_out_addr_64, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 442 'load' 'conv_out_load_64' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_12 : Operation 443 [2/2] (5.43ns)   --->   "%tmp_178 = fcmp ogt float %conv_out_load_64, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 443 'fcmp' 'tmp_178' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 444 [2/2] (3.25ns)   --->   "%conv_out_load_68 = load float* %conv_out_addr_68, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 444 'load' 'conv_out_load_68' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_12 : Operation 445 [2/2] (3.25ns)   --->   "%conv_out_load_72 = load float* %conv_out_addr_72, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 445 'load' 'conv_out_load_72' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 13 <SV = 12> <Delay = 8.68>
ST_13 : Operation 446 [1/1] (1.67ns)   --->   "%add_ln29_108 = add i13 72, %trunc_ln29_99" [maxpool/max_pool.cpp:29]   --->   Operation 446 'add' 'add_ln29_108' <Predicate = (!icmp_ln13)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln29_103 = trunc i13 %add_ln29_108 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 447 'trunc' 'trunc_ln29_103' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 448 [1/1] (0.96ns)   --->   "%or_ln29_290 = or i3 %trunc_ln29_103, %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 448 'or' 'or_ln29_290' <Predicate = (!icmp_ln13)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_457 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln29_108, i32 3, i32 12)" [maxpool/max_pool.cpp:29]   --->   Operation 449 'partselect' 'tmp_457' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_458 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_457, i3 %or_ln29_290)" [maxpool/max_pool.cpp:29]   --->   Operation 450 'bitconcatenate' 'tmp_458' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln29_28 = zext i13 %tmp_458 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 451 'zext' 'zext_ln29_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 452 [1/1] (0.00ns)   --->   "%conv_out_addr_76 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_28" [maxpool/max_pool.cpp:29]   --->   Operation 452 'getelementptr' 'conv_out_addr_76' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 453 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_111 = add i13 84, %trunc_ln29_99" [maxpool/max_pool.cpp:29]   --->   Operation 453 'add' 'add_ln29_111' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 454 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_112 = add i13 %zext_ln13, %add_ln29_111" [maxpool/max_pool.cpp:29]   --->   Operation 454 'add' 'add_ln29_112' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln29_50 = sext i13 %add_ln29_112 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 455 'sext' 'sext_ln29_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 456 [1/1] (0.00ns)   --->   "%conv_out_addr_80 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_50" [maxpool/max_pool.cpp:29]   --->   Operation 456 'getelementptr' 'conv_out_addr_80' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln29_33 = zext i5 %or_ln26_1 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 457 'zext' 'zext_ln29_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 458 [1/1] (3.78ns)   --->   "%mul_ln29_6 = mul i10 26, %zext_ln29_33" [maxpool/max_pool.cpp:29]   --->   Operation 458 'mul' 'mul_ln29_6' <Predicate = (!icmp_ln13)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 459 [1/1] (0.00ns)   --->   "%bitcast_ln29_105 = bitcast float %conv_out_load_60 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 459 'bitcast' 'bitcast_ln29_105' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_166 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_105, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 460 'partselect' 'tmp_166' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 461 [1/1] (0.00ns)   --->   "%trunc_ln29_121 = trunc i32 %bitcast_ln29_105 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 461 'trunc' 'trunc_ln29_121' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 462 [1/1] (1.55ns)   --->   "%icmp_ln29_210 = icmp ne i8 %tmp_166, -1" [maxpool/max_pool.cpp:29]   --->   Operation 462 'icmp' 'icmp_ln29_210' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 463 [1/1] (2.44ns)   --->   "%icmp_ln29_211 = icmp eq i23 %trunc_ln29_121, 0" [maxpool/max_pool.cpp:29]   --->   Operation 463 'icmp' 'icmp_ln29_211' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_60)   --->   "%or_ln29_105 = or i1 %icmp_ln29_211, %icmp_ln29_210" [maxpool/max_pool.cpp:29]   --->   Operation 464 'or' 'or_ln29_105' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 465 [1/2] (5.43ns)   --->   "%tmp_167 = fcmp ogt float %conv_out_load_60, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 465 'fcmp' 'tmp_167' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_60)   --->   "%and_ln29_105 = and i1 %or_ln29_105, %tmp_167" [maxpool/max_pool.cpp:29]   --->   Operation 466 'and' 'and_ln29_105' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 467 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_60 = select i1 %and_ln29_105, float %conv_out_load_60, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 467 'select' 'select_ln29_60' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 468 [1/1] (0.00ns)   --->   "%bitcast_ln29_112 = bitcast float %conv_out_load_64 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 468 'bitcast' 'bitcast_ln29_112' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_177 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_112, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 469 'partselect' 'tmp_177' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln29_128 = trunc i32 %bitcast_ln29_112 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 470 'trunc' 'trunc_ln29_128' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 471 [1/1] (1.55ns)   --->   "%icmp_ln29_224 = icmp ne i8 %tmp_177, -1" [maxpool/max_pool.cpp:29]   --->   Operation 471 'icmp' 'icmp_ln29_224' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 472 [1/1] (2.44ns)   --->   "%icmp_ln29_225 = icmp eq i23 %trunc_ln29_128, 0" [maxpool/max_pool.cpp:29]   --->   Operation 472 'icmp' 'icmp_ln29_225' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_64)   --->   "%or_ln29_112 = or i1 %icmp_ln29_225, %icmp_ln29_224" [maxpool/max_pool.cpp:29]   --->   Operation 473 'or' 'or_ln29_112' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 474 [1/2] (5.43ns)   --->   "%tmp_178 = fcmp ogt float %conv_out_load_64, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 474 'fcmp' 'tmp_178' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_64)   --->   "%and_ln29_112 = and i1 %or_ln29_112, %tmp_178" [maxpool/max_pool.cpp:29]   --->   Operation 475 'and' 'and_ln29_112' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 476 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_64 = select i1 %and_ln29_112, float %conv_out_load_64, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 476 'select' 'select_ln29_64' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 477 [1/2] (3.25ns)   --->   "%conv_out_load_68 = load float* %conv_out_addr_68, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 477 'load' 'conv_out_load_68' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_13 : Operation 478 [2/2] (5.43ns)   --->   "%tmp_189 = fcmp ogt float %conv_out_load_68, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 478 'fcmp' 'tmp_189' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 479 [1/2] (3.25ns)   --->   "%conv_out_load_72 = load float* %conv_out_addr_72, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 479 'load' 'conv_out_load_72' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_13 : Operation 480 [2/2] (5.43ns)   --->   "%tmp_200 = fcmp ogt float %conv_out_load_72, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 480 'fcmp' 'tmp_200' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 481 [2/2] (3.25ns)   --->   "%conv_out_load_76 = load float* %conv_out_addr_76, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 481 'load' 'conv_out_load_76' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_13 : Operation 482 [2/2] (3.25ns)   --->   "%conv_out_load_80 = load float* %conv_out_addr_80, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 482 'load' 'conv_out_load_80' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 14 <SV = 13> <Delay = 8.68>
ST_14 : Operation 483 [1/1] (1.67ns)   --->   "%add_ln29_115 = add i13 96, %trunc_ln29_99" [maxpool/max_pool.cpp:29]   --->   Operation 483 'add' 'add_ln29_115' <Predicate = (!icmp_ln13)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 484 [1/1] (0.00ns)   --->   "%trunc_ln29_104 = trunc i13 %add_ln29_115 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 484 'trunc' 'trunc_ln29_104' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 485 [1/1] (0.96ns)   --->   "%or_ln29_291 = or i3 %trunc_ln29_104, %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 485 'or' 'or_ln29_291' <Predicate = (!icmp_ln13)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_459 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln29_115, i32 3, i32 12)" [maxpool/max_pool.cpp:29]   --->   Operation 486 'partselect' 'tmp_459' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_460 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_459, i3 %or_ln29_291)" [maxpool/max_pool.cpp:29]   --->   Operation 487 'bitconcatenate' 'tmp_460' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln29_29 = zext i13 %tmp_460 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 488 'zext' 'zext_ln29_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 489 [1/1] (0.00ns)   --->   "%conv_out_addr_84 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_29" [maxpool/max_pool.cpp:29]   --->   Operation 489 'getelementptr' 'conv_out_addr_84' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 490 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_118 = add i13 108, %trunc_ln29_99" [maxpool/max_pool.cpp:29]   --->   Operation 490 'add' 'add_ln29_118' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 491 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_119 = add i13 %zext_ln13, %add_ln29_118" [maxpool/max_pool.cpp:29]   --->   Operation 491 'add' 'add_ln29_119' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln29_53 = sext i13 %add_ln29_119 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 492 'sext' 'sext_ln29_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 493 [1/1] (0.00ns)   --->   "%conv_out_addr_88 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_53" [maxpool/max_pool.cpp:29]   --->   Operation 493 'getelementptr' 'conv_out_addr_88' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 494 [1/1] (0.00ns)   --->   "%bitcast_ln29_119 = bitcast float %conv_out_load_68 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 494 'bitcast' 'bitcast_ln29_119' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_188 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_119, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 495 'partselect' 'tmp_188' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln29_135 = trunc i32 %bitcast_ln29_119 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 496 'trunc' 'trunc_ln29_135' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 497 [1/1] (1.55ns)   --->   "%icmp_ln29_238 = icmp ne i8 %tmp_188, -1" [maxpool/max_pool.cpp:29]   --->   Operation 497 'icmp' 'icmp_ln29_238' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 498 [1/1] (2.44ns)   --->   "%icmp_ln29_239 = icmp eq i23 %trunc_ln29_135, 0" [maxpool/max_pool.cpp:29]   --->   Operation 498 'icmp' 'icmp_ln29_239' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_68)   --->   "%or_ln29_119 = or i1 %icmp_ln29_239, %icmp_ln29_238" [maxpool/max_pool.cpp:29]   --->   Operation 499 'or' 'or_ln29_119' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 500 [1/2] (5.43ns)   --->   "%tmp_189 = fcmp ogt float %conv_out_load_68, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 500 'fcmp' 'tmp_189' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_68)   --->   "%and_ln29_119 = and i1 %or_ln29_119, %tmp_189" [maxpool/max_pool.cpp:29]   --->   Operation 501 'and' 'and_ln29_119' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 502 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_68 = select i1 %and_ln29_119, float %conv_out_load_68, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 502 'select' 'select_ln29_68' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 503 [1/1] (0.00ns)   --->   "%bitcast_ln29_126 = bitcast float %conv_out_load_72 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 503 'bitcast' 'bitcast_ln29_126' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_199 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_126, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 504 'partselect' 'tmp_199' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 505 [1/1] (0.00ns)   --->   "%trunc_ln29_142 = trunc i32 %bitcast_ln29_126 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 505 'trunc' 'trunc_ln29_142' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 506 [1/1] (1.55ns)   --->   "%icmp_ln29_252 = icmp ne i8 %tmp_199, -1" [maxpool/max_pool.cpp:29]   --->   Operation 506 'icmp' 'icmp_ln29_252' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 507 [1/1] (2.44ns)   --->   "%icmp_ln29_253 = icmp eq i23 %trunc_ln29_142, 0" [maxpool/max_pool.cpp:29]   --->   Operation 507 'icmp' 'icmp_ln29_253' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_72)   --->   "%or_ln29_126 = or i1 %icmp_ln29_253, %icmp_ln29_252" [maxpool/max_pool.cpp:29]   --->   Operation 508 'or' 'or_ln29_126' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 509 [1/2] (5.43ns)   --->   "%tmp_200 = fcmp ogt float %conv_out_load_72, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 509 'fcmp' 'tmp_200' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_72)   --->   "%and_ln29_126 = and i1 %or_ln29_126, %tmp_200" [maxpool/max_pool.cpp:29]   --->   Operation 510 'and' 'and_ln29_126' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 511 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_72 = select i1 %and_ln29_126, float %conv_out_load_72, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 511 'select' 'select_ln29_72' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 512 [1/2] (3.25ns)   --->   "%conv_out_load_76 = load float* %conv_out_addr_76, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 512 'load' 'conv_out_load_76' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_14 : Operation 513 [2/2] (5.43ns)   --->   "%tmp_211 = fcmp ogt float %conv_out_load_76, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 513 'fcmp' 'tmp_211' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 514 [1/2] (3.25ns)   --->   "%conv_out_load_80 = load float* %conv_out_addr_80, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 514 'load' 'conv_out_load_80' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_14 : Operation 515 [2/2] (5.43ns)   --->   "%tmp_222 = fcmp ogt float %conv_out_load_80, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 515 'fcmp' 'tmp_222' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 516 [2/2] (3.25ns)   --->   "%conv_out_load_84 = load float* %conv_out_addr_84, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 516 'load' 'conv_out_load_84' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_14 : Operation 517 [2/2] (3.25ns)   --->   "%conv_out_load_88 = load float* %conv_out_addr_88, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 517 'load' 'conv_out_load_88' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_14 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln29_51 = zext i5 %or_ln26_2 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 518 'zext' 'zext_ln29_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 519 [1/1] (3.78ns)   --->   "%mul_ln29_10 = mul i10 26, %zext_ln29_51" [maxpool/max_pool.cpp:29]   --->   Operation 519 'mul' 'mul_ln29_10' <Predicate = (!icmp_ln13)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.68>
ST_15 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i4 %r_0_0 to i11" [maxpool/max_pool.cpp:36]   --->   Operation 520 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 521 [1/1] (4.17ns)   --->   "%mul_ln36 = mul i11 78, %zext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 521 'mul' 'mul_ln36' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 522 [1/1] (1.67ns)   --->   "%add_ln29_122 = add i13 120, %trunc_ln29_99" [maxpool/max_pool.cpp:29]   --->   Operation 522 'add' 'add_ln29_122' <Predicate = (!icmp_ln13)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 523 [1/1] (0.00ns)   --->   "%trunc_ln29_105 = trunc i13 %add_ln29_122 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 523 'trunc' 'trunc_ln29_105' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 524 [1/1] (0.96ns)   --->   "%or_ln29_292 = or i3 %trunc_ln29_105, %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 524 'or' 'or_ln29_292' <Predicate = (!icmp_ln13)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_461 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln29_122, i32 3, i32 12)" [maxpool/max_pool.cpp:29]   --->   Operation 525 'partselect' 'tmp_461' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_462 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_461, i3 %or_ln29_292)" [maxpool/max_pool.cpp:29]   --->   Operation 526 'bitconcatenate' 'tmp_462' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln29_30 = zext i13 %tmp_462 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 527 'zext' 'zext_ln29_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 528 [1/1] (0.00ns)   --->   "%conv_out_addr_92 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 528 'getelementptr' 'conv_out_addr_92' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 529 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_125 = add i13 132, %trunc_ln29_99" [maxpool/max_pool.cpp:29]   --->   Operation 529 'add' 'add_ln29_125' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 530 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_126 = add i13 %zext_ln13, %add_ln29_125" [maxpool/max_pool.cpp:29]   --->   Operation 530 'add' 'add_ln29_126' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln29_56 = sext i13 %add_ln29_126 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 531 'sext' 'sext_ln29_56' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 532 [1/1] (0.00ns)   --->   "%conv_out_addr_96 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_56" [maxpool/max_pool.cpp:29]   --->   Operation 532 'getelementptr' 'conv_out_addr_96' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 533 [1/1] (0.00ns)   --->   "%bitcast_ln29_133 = bitcast float %conv_out_load_76 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 533 'bitcast' 'bitcast_ln29_133' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_210 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_133, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 534 'partselect' 'tmp_210' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln29_149 = trunc i32 %bitcast_ln29_133 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 535 'trunc' 'trunc_ln29_149' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 536 [1/1] (1.55ns)   --->   "%icmp_ln29_266 = icmp ne i8 %tmp_210, -1" [maxpool/max_pool.cpp:29]   --->   Operation 536 'icmp' 'icmp_ln29_266' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 537 [1/1] (2.44ns)   --->   "%icmp_ln29_267 = icmp eq i23 %trunc_ln29_149, 0" [maxpool/max_pool.cpp:29]   --->   Operation 537 'icmp' 'icmp_ln29_267' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_76)   --->   "%or_ln29_133 = or i1 %icmp_ln29_267, %icmp_ln29_266" [maxpool/max_pool.cpp:29]   --->   Operation 538 'or' 'or_ln29_133' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 539 [1/2] (5.43ns)   --->   "%tmp_211 = fcmp ogt float %conv_out_load_76, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 539 'fcmp' 'tmp_211' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_76)   --->   "%and_ln29_133 = and i1 %or_ln29_133, %tmp_211" [maxpool/max_pool.cpp:29]   --->   Operation 540 'and' 'and_ln29_133' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 541 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_76 = select i1 %and_ln29_133, float %conv_out_load_76, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 541 'select' 'select_ln29_76' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 542 [1/1] (0.00ns)   --->   "%bitcast_ln29_140 = bitcast float %conv_out_load_80 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 542 'bitcast' 'bitcast_ln29_140' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_221 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_140, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 543 'partselect' 'tmp_221' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 544 [1/1] (0.00ns)   --->   "%trunc_ln29_156 = trunc i32 %bitcast_ln29_140 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 544 'trunc' 'trunc_ln29_156' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 545 [1/1] (1.55ns)   --->   "%icmp_ln29_280 = icmp ne i8 %tmp_221, -1" [maxpool/max_pool.cpp:29]   --->   Operation 545 'icmp' 'icmp_ln29_280' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 546 [1/1] (2.44ns)   --->   "%icmp_ln29_281 = icmp eq i23 %trunc_ln29_156, 0" [maxpool/max_pool.cpp:29]   --->   Operation 546 'icmp' 'icmp_ln29_281' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_80)   --->   "%or_ln29_140 = or i1 %icmp_ln29_281, %icmp_ln29_280" [maxpool/max_pool.cpp:29]   --->   Operation 547 'or' 'or_ln29_140' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 548 [1/2] (5.43ns)   --->   "%tmp_222 = fcmp ogt float %conv_out_load_80, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 548 'fcmp' 'tmp_222' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_80)   --->   "%and_ln29_140 = and i1 %or_ln29_140, %tmp_222" [maxpool/max_pool.cpp:29]   --->   Operation 549 'and' 'and_ln29_140' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 550 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_80 = select i1 %and_ln29_140, float %conv_out_load_80, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 550 'select' 'select_ln29_80' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 551 [1/2] (3.25ns)   --->   "%conv_out_load_84 = load float* %conv_out_addr_84, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 551 'load' 'conv_out_load_84' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_15 : Operation 552 [2/2] (5.43ns)   --->   "%tmp_233 = fcmp ogt float %conv_out_load_84, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 552 'fcmp' 'tmp_233' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 553 [1/2] (3.25ns)   --->   "%conv_out_load_88 = load float* %conv_out_addr_88, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 553 'load' 'conv_out_load_88' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_15 : Operation 554 [2/2] (5.43ns)   --->   "%tmp_244 = fcmp ogt float %conv_out_load_88, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 554 'fcmp' 'tmp_244' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 555 [2/2] (3.25ns)   --->   "%conv_out_load_92 = load float* %conv_out_addr_92, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 555 'load' 'conv_out_load_92' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_15 : Operation 556 [2/2] (3.25ns)   --->   "%conv_out_load_96 = load float* %conv_out_addr_96, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 556 'load' 'conv_out_load_96' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 16 <SV = 15> <Delay = 8.68>
ST_16 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i4 %add_ln13 to i11" [maxpool/max_pool.cpp:36]   --->   Operation 557 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 558 [1/1] (4.17ns)   --->   "%mul_ln36_1 = mul i11 78, %zext_ln36_1" [maxpool/max_pool.cpp:36]   --->   Operation 558 'mul' 'mul_ln36_1' <Predicate = (!icmp_ln13)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 559 [1/1] (1.67ns)   --->   "%add_ln29_129 = add i13 144, %trunc_ln29_99" [maxpool/max_pool.cpp:29]   --->   Operation 559 'add' 'add_ln29_129' <Predicate = (!icmp_ln13)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 560 [1/1] (0.00ns)   --->   "%trunc_ln29_106 = trunc i13 %add_ln29_129 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 560 'trunc' 'trunc_ln29_106' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 561 [1/1] (0.96ns)   --->   "%or_ln29_293 = or i3 %trunc_ln29_106, %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 561 'or' 'or_ln29_293' <Predicate = (!icmp_ln13)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_463 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln29_129, i32 3, i32 12)" [maxpool/max_pool.cpp:29]   --->   Operation 562 'partselect' 'tmp_463' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_464 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_463, i3 %or_ln29_293)" [maxpool/max_pool.cpp:29]   --->   Operation 563 'bitconcatenate' 'tmp_464' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln29_31 = zext i13 %tmp_464 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 564 'zext' 'zext_ln29_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 565 [1/1] (0.00ns)   --->   "%conv_out_addr_100 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_31" [maxpool/max_pool.cpp:29]   --->   Operation 565 'getelementptr' 'conv_out_addr_100' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 566 [1/1] (0.00ns)   --->   "%bitcast_ln29_147 = bitcast float %conv_out_load_84 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 566 'bitcast' 'bitcast_ln29_147' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_232 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_147, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 567 'partselect' 'tmp_232' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 568 [1/1] (0.00ns)   --->   "%trunc_ln29_163 = trunc i32 %bitcast_ln29_147 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 568 'trunc' 'trunc_ln29_163' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 569 [1/1] (1.55ns)   --->   "%icmp_ln29_294 = icmp ne i8 %tmp_232, -1" [maxpool/max_pool.cpp:29]   --->   Operation 569 'icmp' 'icmp_ln29_294' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 570 [1/1] (2.44ns)   --->   "%icmp_ln29_295 = icmp eq i23 %trunc_ln29_163, 0" [maxpool/max_pool.cpp:29]   --->   Operation 570 'icmp' 'icmp_ln29_295' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_84)   --->   "%or_ln29_147 = or i1 %icmp_ln29_295, %icmp_ln29_294" [maxpool/max_pool.cpp:29]   --->   Operation 571 'or' 'or_ln29_147' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 572 [1/2] (5.43ns)   --->   "%tmp_233 = fcmp ogt float %conv_out_load_84, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 572 'fcmp' 'tmp_233' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_84)   --->   "%and_ln29_147 = and i1 %or_ln29_147, %tmp_233" [maxpool/max_pool.cpp:29]   --->   Operation 573 'and' 'and_ln29_147' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 574 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_84 = select i1 %and_ln29_147, float %conv_out_load_84, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 574 'select' 'select_ln29_84' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 575 [1/1] (0.00ns)   --->   "%bitcast_ln29_154 = bitcast float %conv_out_load_88 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 575 'bitcast' 'bitcast_ln29_154' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_243 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_154, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 576 'partselect' 'tmp_243' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 577 [1/1] (0.00ns)   --->   "%trunc_ln29_170 = trunc i32 %bitcast_ln29_154 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 577 'trunc' 'trunc_ln29_170' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 578 [1/1] (1.55ns)   --->   "%icmp_ln29_308 = icmp ne i8 %tmp_243, -1" [maxpool/max_pool.cpp:29]   --->   Operation 578 'icmp' 'icmp_ln29_308' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 579 [1/1] (2.44ns)   --->   "%icmp_ln29_309 = icmp eq i23 %trunc_ln29_170, 0" [maxpool/max_pool.cpp:29]   --->   Operation 579 'icmp' 'icmp_ln29_309' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_88)   --->   "%or_ln29_154 = or i1 %icmp_ln29_309, %icmp_ln29_308" [maxpool/max_pool.cpp:29]   --->   Operation 580 'or' 'or_ln29_154' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 581 [1/2] (5.43ns)   --->   "%tmp_244 = fcmp ogt float %conv_out_load_88, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 581 'fcmp' 'tmp_244' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_88)   --->   "%and_ln29_154 = and i1 %or_ln29_154, %tmp_244" [maxpool/max_pool.cpp:29]   --->   Operation 582 'and' 'and_ln29_154' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 583 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_88 = select i1 %and_ln29_154, float %conv_out_load_88, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 583 'select' 'select_ln29_88' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 584 [1/2] (3.25ns)   --->   "%conv_out_load_92 = load float* %conv_out_addr_92, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 584 'load' 'conv_out_load_92' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_16 : Operation 585 [2/2] (5.43ns)   --->   "%tmp_255 = fcmp ogt float %conv_out_load_92, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 585 'fcmp' 'tmp_255' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 586 [1/2] (3.25ns)   --->   "%conv_out_load_96 = load float* %conv_out_addr_96, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 586 'load' 'conv_out_load_96' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_16 : Operation 587 [2/2] (5.43ns)   --->   "%tmp_266 = fcmp ogt float %conv_out_load_96, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 587 'fcmp' 'tmp_266' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 588 [2/2] (3.25ns)   --->   "%conv_out_load_100 = load float* %conv_out_addr_100, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 588 'load' 'conv_out_load_100' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_16 : Operation 589 [1/1] (0.96ns)   --->   "%or_ln29_295 = or i3 %trunc_ln29_199, %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 589 'or' 'or_ln29_295' <Predicate = (!icmp_ln13)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 590 [1/1] (0.00ns)   --->   "%tmp_467 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_466, i3 %or_ln29_295)" [maxpool/max_pool.cpp:29]   --->   Operation 590 'bitconcatenate' 'tmp_467' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln29_84 = sext i14 %tmp_467 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 591 'sext' 'sext_ln29_84' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 592 [1/1] (0.00ns)   --->   "%conv_out_addr_104 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_84" [maxpool/max_pool.cpp:29]   --->   Operation 592 'getelementptr' 'conv_out_addr_104' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 593 [2/2] (3.25ns)   --->   "%conv_out_load_104 = load float* %conv_out_addr_104, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 593 'load' 'conv_out_load_104' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 17 <SV = 16> <Delay = 8.68>
ST_17 : Operation 594 [1/1] (0.00ns)   --->   "%bitcast_ln29_161 = bitcast float %conv_out_load_92 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 594 'bitcast' 'bitcast_ln29_161' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_254 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_161, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 595 'partselect' 'tmp_254' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 596 [1/1] (0.00ns)   --->   "%trunc_ln29_177 = trunc i32 %bitcast_ln29_161 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 596 'trunc' 'trunc_ln29_177' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 597 [1/1] (1.55ns)   --->   "%icmp_ln29_322 = icmp ne i8 %tmp_254, -1" [maxpool/max_pool.cpp:29]   --->   Operation 597 'icmp' 'icmp_ln29_322' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 598 [1/1] (2.44ns)   --->   "%icmp_ln29_323 = icmp eq i23 %trunc_ln29_177, 0" [maxpool/max_pool.cpp:29]   --->   Operation 598 'icmp' 'icmp_ln29_323' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_92)   --->   "%or_ln29_161 = or i1 %icmp_ln29_323, %icmp_ln29_322" [maxpool/max_pool.cpp:29]   --->   Operation 599 'or' 'or_ln29_161' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 600 [1/2] (5.43ns)   --->   "%tmp_255 = fcmp ogt float %conv_out_load_92, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 600 'fcmp' 'tmp_255' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_92)   --->   "%and_ln29_161 = and i1 %or_ln29_161, %tmp_255" [maxpool/max_pool.cpp:29]   --->   Operation 601 'and' 'and_ln29_161' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 602 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_92 = select i1 %and_ln29_161, float %conv_out_load_92, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 602 'select' 'select_ln29_92' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 603 [1/1] (0.00ns)   --->   "%bitcast_ln29_168 = bitcast float %conv_out_load_96 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 603 'bitcast' 'bitcast_ln29_168' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_265 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_168, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 604 'partselect' 'tmp_265' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 605 [1/1] (0.00ns)   --->   "%trunc_ln29_184 = trunc i32 %bitcast_ln29_168 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 605 'trunc' 'trunc_ln29_184' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 606 [1/1] (1.55ns)   --->   "%icmp_ln29_336 = icmp ne i8 %tmp_265, -1" [maxpool/max_pool.cpp:29]   --->   Operation 606 'icmp' 'icmp_ln29_336' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 607 [1/1] (2.44ns)   --->   "%icmp_ln29_337 = icmp eq i23 %trunc_ln29_184, 0" [maxpool/max_pool.cpp:29]   --->   Operation 607 'icmp' 'icmp_ln29_337' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_96)   --->   "%or_ln29_168 = or i1 %icmp_ln29_337, %icmp_ln29_336" [maxpool/max_pool.cpp:29]   --->   Operation 608 'or' 'or_ln29_168' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 609 [1/2] (5.43ns)   --->   "%tmp_266 = fcmp ogt float %conv_out_load_96, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 609 'fcmp' 'tmp_266' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_96)   --->   "%and_ln29_168 = and i1 %or_ln29_168, %tmp_266" [maxpool/max_pool.cpp:29]   --->   Operation 610 'and' 'and_ln29_168' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 611 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_96 = select i1 %and_ln29_168, float %conv_out_load_96, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 611 'select' 'select_ln29_96' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 612 [1/2] (3.25ns)   --->   "%conv_out_load_100 = load float* %conv_out_addr_100, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 612 'load' 'conv_out_load_100' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_17 : Operation 613 [2/2] (5.43ns)   --->   "%tmp_277 = fcmp ogt float %conv_out_load_100, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 613 'fcmp' 'tmp_277' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i4 %add_ln13_1 to i11" [maxpool/max_pool.cpp:36]   --->   Operation 614 'zext' 'zext_ln36_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 615 [1/1] (4.17ns)   --->   "%mul_ln36_2 = mul i11 78, %zext_ln36_2" [maxpool/max_pool.cpp:36]   --->   Operation 615 'mul' 'mul_ln36_2' <Predicate = (!icmp_ln13)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 616 [1/1] (0.00ns)   --->   "%or_ln29_297 = or i10 %mul_ln29_8, 2" [maxpool/max_pool.cpp:29]   --->   Operation 616 'or' 'or_ln29_297' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 617 [1/1] (0.00ns)   --->   "%p_shl12_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %or_ln29_297, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 617 'bitconcatenate' 'p_shl12_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_469 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %or_ln29_297, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 618 'bitconcatenate' 'tmp_469' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln29_40 = zext i11 %tmp_469 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 619 'zext' 'zext_ln29_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 620 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_9 = sub i13 %p_shl12_cast, %zext_ln29_40" [maxpool/max_pool.cpp:29]   --->   Operation 620 'sub' 'sub_ln29_9' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 621 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_183 = add i13 %zext_ln13, %sub_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 621 'add' 'add_ln29_183' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln29_41 = zext i13 %add_ln29_183 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 622 'zext' 'zext_ln29_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 623 [1/1] (0.00ns)   --->   "%conv_out_addr_108 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_41" [maxpool/max_pool.cpp:29]   --->   Operation 623 'getelementptr' 'conv_out_addr_108' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 624 [1/1] (1.67ns)   --->   "%add_ln29_185 = add i13 24, %trunc_ln29_198" [maxpool/max_pool.cpp:29]   --->   Operation 624 'add' 'add_ln29_185' <Predicate = (!icmp_ln13)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 625 [1/1] (0.00ns)   --->   "%trunc_ln29_200 = trunc i13 %add_ln29_185 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 625 'trunc' 'trunc_ln29_200' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 626 [1/1] (0.96ns)   --->   "%or_ln29_299 = or i3 %trunc_ln29_200, %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 626 'or' 'or_ln29_299' <Predicate = (!icmp_ln13)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_471 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln29_185, i32 3, i32 12)" [maxpool/max_pool.cpp:29]   --->   Operation 627 'partselect' 'tmp_471' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_472 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_471, i3 %or_ln29_299)" [maxpool/max_pool.cpp:29]   --->   Operation 628 'bitconcatenate' 'tmp_472' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln29_44 = zext i13 %tmp_472 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 629 'zext' 'zext_ln29_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 630 [1/1] (0.00ns)   --->   "%conv_out_addr_112 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_44" [maxpool/max_pool.cpp:29]   --->   Operation 630 'getelementptr' 'conv_out_addr_112' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 631 [1/2] (3.25ns)   --->   "%conv_out_load_104 = load float* %conv_out_addr_104, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 631 'load' 'conv_out_load_104' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_17 : Operation 632 [2/2] (5.43ns)   --->   "%tmp_288 = fcmp ogt float %conv_out_load_104, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 632 'fcmp' 'tmp_288' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 633 [2/2] (3.25ns)   --->   "%conv_out_load_108 = load float* %conv_out_addr_108, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 633 'load' 'conv_out_load_108' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_17 : Operation 634 [2/2] (3.25ns)   --->   "%conv_out_load_112 = load float* %conv_out_addr_112, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 634 'load' 'conv_out_load_112' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 18 <SV = 17> <Delay = 8.68>
ST_18 : Operation 635 [1/1] (0.00ns)   --->   "%bitcast_ln29_175 = bitcast float %conv_out_load_100 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 635 'bitcast' 'bitcast_ln29_175' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_276 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_175, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 636 'partselect' 'tmp_276' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 637 [1/1] (0.00ns)   --->   "%trunc_ln29_191 = trunc i32 %bitcast_ln29_175 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 637 'trunc' 'trunc_ln29_191' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 638 [1/1] (1.55ns)   --->   "%icmp_ln29_350 = icmp ne i8 %tmp_276, -1" [maxpool/max_pool.cpp:29]   --->   Operation 638 'icmp' 'icmp_ln29_350' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 639 [1/1] (2.44ns)   --->   "%icmp_ln29_351 = icmp eq i23 %trunc_ln29_191, 0" [maxpool/max_pool.cpp:29]   --->   Operation 639 'icmp' 'icmp_ln29_351' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_100)   --->   "%or_ln29_175 = or i1 %icmp_ln29_351, %icmp_ln29_350" [maxpool/max_pool.cpp:29]   --->   Operation 640 'or' 'or_ln29_175' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 641 [1/2] (5.43ns)   --->   "%tmp_277 = fcmp ogt float %conv_out_load_100, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 641 'fcmp' 'tmp_277' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_100)   --->   "%and_ln29_175 = and i1 %or_ln29_175, %tmp_277" [maxpool/max_pool.cpp:29]   --->   Operation 642 'and' 'and_ln29_175' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 643 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_100 = select i1 %and_ln29_175, float %conv_out_load_100, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 643 'select' 'select_ln29_100' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 644 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_188 = add i13 36, %trunc_ln29_198" [maxpool/max_pool.cpp:29]   --->   Operation 644 'add' 'add_ln29_188' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 645 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_189 = add i13 %zext_ln13, %add_ln29_188" [maxpool/max_pool.cpp:29]   --->   Operation 645 'add' 'add_ln29_189' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 646 [1/1] (0.00ns)   --->   "%sext_ln29_86 = sext i13 %add_ln29_189 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 646 'sext' 'sext_ln29_86' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 647 [1/1] (0.00ns)   --->   "%conv_out_addr_116 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_86" [maxpool/max_pool.cpp:29]   --->   Operation 647 'getelementptr' 'conv_out_addr_116' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 648 [1/1] (1.67ns)   --->   "%add_ln29_192 = add i13 48, %trunc_ln29_198" [maxpool/max_pool.cpp:29]   --->   Operation 648 'add' 'add_ln29_192' <Predicate = (!icmp_ln13)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 649 [1/1] (0.00ns)   --->   "%trunc_ln29_201 = trunc i13 %add_ln29_192 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 649 'trunc' 'trunc_ln29_201' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 650 [1/1] (0.96ns)   --->   "%or_ln29_300 = or i3 %trunc_ln29_201, %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 650 'or' 'or_ln29_300' <Predicate = (!icmp_ln13)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_473 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln29_192, i32 3, i32 12)" [maxpool/max_pool.cpp:29]   --->   Operation 651 'partselect' 'tmp_473' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_474 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_473, i3 %or_ln29_300)" [maxpool/max_pool.cpp:29]   --->   Operation 652 'bitconcatenate' 'tmp_474' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln29_45 = zext i13 %tmp_474 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 653 'zext' 'zext_ln29_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 654 [1/1] (0.00ns)   --->   "%conv_out_addr_120 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_45" [maxpool/max_pool.cpp:29]   --->   Operation 654 'getelementptr' 'conv_out_addr_120' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 655 [1/1] (0.00ns)   --->   "%bitcast_ln29_182 = bitcast float %conv_out_load_104 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 655 'bitcast' 'bitcast_ln29_182' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_287 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_182, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 656 'partselect' 'tmp_287' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 657 [1/1] (0.00ns)   --->   "%trunc_ln29_206 = trunc i32 %bitcast_ln29_182 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 657 'trunc' 'trunc_ln29_206' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 658 [1/1] (1.55ns)   --->   "%icmp_ln29_364 = icmp ne i8 %tmp_287, -1" [maxpool/max_pool.cpp:29]   --->   Operation 658 'icmp' 'icmp_ln29_364' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 659 [1/1] (2.44ns)   --->   "%icmp_ln29_365 = icmp eq i23 %trunc_ln29_206, 0" [maxpool/max_pool.cpp:29]   --->   Operation 659 'icmp' 'icmp_ln29_365' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_104)   --->   "%or_ln29_182 = or i1 %icmp_ln29_365, %icmp_ln29_364" [maxpool/max_pool.cpp:29]   --->   Operation 660 'or' 'or_ln29_182' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 661 [1/2] (5.43ns)   --->   "%tmp_288 = fcmp ogt float %conv_out_load_104, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 661 'fcmp' 'tmp_288' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_104)   --->   "%and_ln29_182 = and i1 %or_ln29_182, %tmp_288" [maxpool/max_pool.cpp:29]   --->   Operation 662 'and' 'and_ln29_182' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 663 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_104 = select i1 %and_ln29_182, float %conv_out_load_104, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 663 'select' 'select_ln29_104' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 664 [1/2] (3.25ns)   --->   "%conv_out_load_108 = load float* %conv_out_addr_108, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 664 'load' 'conv_out_load_108' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_18 : Operation 665 [2/2] (5.43ns)   --->   "%tmp_299 = fcmp ogt float %conv_out_load_108, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 665 'fcmp' 'tmp_299' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 666 [1/2] (3.25ns)   --->   "%conv_out_load_112 = load float* %conv_out_addr_112, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 666 'load' 'conv_out_load_112' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_18 : Operation 667 [2/2] (5.43ns)   --->   "%tmp_310 = fcmp ogt float %conv_out_load_112, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 667 'fcmp' 'tmp_310' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 668 [2/2] (3.25ns)   --->   "%conv_out_load_116 = load float* %conv_out_addr_116, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 668 'load' 'conv_out_load_116' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_18 : Operation 669 [2/2] (3.25ns)   --->   "%conv_out_load_120 = load float* %conv_out_addr_120, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 669 'load' 'conv_out_load_120' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 19 <SV = 18> <Delay = 8.68>
ST_19 : Operation 670 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_195 = add i13 60, %trunc_ln29_198" [maxpool/max_pool.cpp:29]   --->   Operation 670 'add' 'add_ln29_195' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 671 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_196 = add i13 %zext_ln13, %add_ln29_195" [maxpool/max_pool.cpp:29]   --->   Operation 671 'add' 'add_ln29_196' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 672 [1/1] (0.00ns)   --->   "%sext_ln29_89 = sext i13 %add_ln29_196 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 672 'sext' 'sext_ln29_89' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 673 [1/1] (0.00ns)   --->   "%conv_out_addr_124 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_89" [maxpool/max_pool.cpp:29]   --->   Operation 673 'getelementptr' 'conv_out_addr_124' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 674 [1/1] (1.67ns)   --->   "%add_ln29_199 = add i13 72, %trunc_ln29_198" [maxpool/max_pool.cpp:29]   --->   Operation 674 'add' 'add_ln29_199' <Predicate = (!icmp_ln13)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 675 [1/1] (0.00ns)   --->   "%trunc_ln29_202 = trunc i13 %add_ln29_199 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 675 'trunc' 'trunc_ln29_202' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 676 [1/1] (0.96ns)   --->   "%or_ln29_301 = or i3 %trunc_ln29_202, %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 676 'or' 'or_ln29_301' <Predicate = (!icmp_ln13)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_475 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln29_199, i32 3, i32 12)" [maxpool/max_pool.cpp:29]   --->   Operation 677 'partselect' 'tmp_475' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_476 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_475, i3 %or_ln29_301)" [maxpool/max_pool.cpp:29]   --->   Operation 678 'bitconcatenate' 'tmp_476' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln29_46 = zext i13 %tmp_476 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 679 'zext' 'zext_ln29_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 680 [1/1] (0.00ns)   --->   "%conv_out_addr_128 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 680 'getelementptr' 'conv_out_addr_128' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 681 [1/1] (0.00ns)   --->   "%bitcast_ln29_189 = bitcast float %conv_out_load_108 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 681 'bitcast' 'bitcast_ln29_189' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_298 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_189, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 682 'partselect' 'tmp_298' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 683 [1/1] (0.00ns)   --->   "%trunc_ln29_213 = trunc i32 %bitcast_ln29_189 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 683 'trunc' 'trunc_ln29_213' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 684 [1/1] (1.55ns)   --->   "%icmp_ln29_378 = icmp ne i8 %tmp_298, -1" [maxpool/max_pool.cpp:29]   --->   Operation 684 'icmp' 'icmp_ln29_378' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 685 [1/1] (2.44ns)   --->   "%icmp_ln29_379 = icmp eq i23 %trunc_ln29_213, 0" [maxpool/max_pool.cpp:29]   --->   Operation 685 'icmp' 'icmp_ln29_379' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_108)   --->   "%or_ln29_189 = or i1 %icmp_ln29_379, %icmp_ln29_378" [maxpool/max_pool.cpp:29]   --->   Operation 686 'or' 'or_ln29_189' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 687 [1/2] (5.43ns)   --->   "%tmp_299 = fcmp ogt float %conv_out_load_108, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 687 'fcmp' 'tmp_299' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_108)   --->   "%and_ln29_189 = and i1 %or_ln29_189, %tmp_299" [maxpool/max_pool.cpp:29]   --->   Operation 688 'and' 'and_ln29_189' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 689 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_108 = select i1 %and_ln29_189, float %conv_out_load_108, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 689 'select' 'select_ln29_108' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 690 [1/1] (0.00ns)   --->   "%bitcast_ln29_196 = bitcast float %conv_out_load_112 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 690 'bitcast' 'bitcast_ln29_196' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_309 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_196, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 691 'partselect' 'tmp_309' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 692 [1/1] (0.00ns)   --->   "%trunc_ln29_220 = trunc i32 %bitcast_ln29_196 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 692 'trunc' 'trunc_ln29_220' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 693 [1/1] (1.55ns)   --->   "%icmp_ln29_392 = icmp ne i8 %tmp_309, -1" [maxpool/max_pool.cpp:29]   --->   Operation 693 'icmp' 'icmp_ln29_392' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 694 [1/1] (2.44ns)   --->   "%icmp_ln29_393 = icmp eq i23 %trunc_ln29_220, 0" [maxpool/max_pool.cpp:29]   --->   Operation 694 'icmp' 'icmp_ln29_393' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_112)   --->   "%or_ln29_196 = or i1 %icmp_ln29_393, %icmp_ln29_392" [maxpool/max_pool.cpp:29]   --->   Operation 695 'or' 'or_ln29_196' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 696 [1/2] (5.43ns)   --->   "%tmp_310 = fcmp ogt float %conv_out_load_112, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 696 'fcmp' 'tmp_310' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_112)   --->   "%and_ln29_196 = and i1 %or_ln29_196, %tmp_310" [maxpool/max_pool.cpp:29]   --->   Operation 697 'and' 'and_ln29_196' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 698 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_112 = select i1 %and_ln29_196, float %conv_out_load_112, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 698 'select' 'select_ln29_112' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 699 [1/2] (3.25ns)   --->   "%conv_out_load_116 = load float* %conv_out_addr_116, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 699 'load' 'conv_out_load_116' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_19 : Operation 700 [2/2] (5.43ns)   --->   "%tmp_321 = fcmp ogt float %conv_out_load_116, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 700 'fcmp' 'tmp_321' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 701 [1/2] (3.25ns)   --->   "%conv_out_load_120 = load float* %conv_out_addr_120, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 701 'load' 'conv_out_load_120' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_19 : Operation 702 [2/2] (5.43ns)   --->   "%tmp_332 = fcmp ogt float %conv_out_load_120, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 702 'fcmp' 'tmp_332' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 703 [2/2] (3.25ns)   --->   "%conv_out_load_124 = load float* %conv_out_addr_124, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 703 'load' 'conv_out_load_124' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_19 : Operation 704 [2/2] (3.25ns)   --->   "%conv_out_load_128 = load float* %conv_out_addr_128, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 704 'load' 'conv_out_load_128' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 20 <SV = 19> <Delay = 8.68>
ST_20 : Operation 705 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_202 = add i13 84, %trunc_ln29_198" [maxpool/max_pool.cpp:29]   --->   Operation 705 'add' 'add_ln29_202' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 706 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_203 = add i13 %zext_ln13, %add_ln29_202" [maxpool/max_pool.cpp:29]   --->   Operation 706 'add' 'add_ln29_203' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 707 [1/1] (0.00ns)   --->   "%sext_ln29_92 = sext i13 %add_ln29_203 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 707 'sext' 'sext_ln29_92' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 708 [1/1] (0.00ns)   --->   "%conv_out_addr_132 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_92" [maxpool/max_pool.cpp:29]   --->   Operation 708 'getelementptr' 'conv_out_addr_132' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 709 [1/1] (1.67ns)   --->   "%add_ln29_206 = add i13 96, %trunc_ln29_198" [maxpool/max_pool.cpp:29]   --->   Operation 709 'add' 'add_ln29_206' <Predicate = (!icmp_ln13)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 710 [1/1] (0.00ns)   --->   "%trunc_ln29_203 = trunc i13 %add_ln29_206 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 710 'trunc' 'trunc_ln29_203' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 711 [1/1] (0.96ns)   --->   "%or_ln29_302 = or i3 %trunc_ln29_203, %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 711 'or' 'or_ln29_302' <Predicate = (!icmp_ln13)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 712 [1/1] (0.00ns)   --->   "%tmp_477 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln29_206, i32 3, i32 12)" [maxpool/max_pool.cpp:29]   --->   Operation 712 'partselect' 'tmp_477' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_478 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_477, i3 %or_ln29_302)" [maxpool/max_pool.cpp:29]   --->   Operation 713 'bitconcatenate' 'tmp_478' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln29_47 = zext i13 %tmp_478 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 714 'zext' 'zext_ln29_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 715 [1/1] (0.00ns)   --->   "%conv_out_addr_136 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_47" [maxpool/max_pool.cpp:29]   --->   Operation 715 'getelementptr' 'conv_out_addr_136' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 716 [1/1] (0.00ns)   --->   "%bitcast_ln29_203 = bitcast float %conv_out_load_116 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 716 'bitcast' 'bitcast_ln29_203' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_320 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_203, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 717 'partselect' 'tmp_320' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 718 [1/1] (0.00ns)   --->   "%trunc_ln29_227 = trunc i32 %bitcast_ln29_203 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 718 'trunc' 'trunc_ln29_227' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 719 [1/1] (1.55ns)   --->   "%icmp_ln29_406 = icmp ne i8 %tmp_320, -1" [maxpool/max_pool.cpp:29]   --->   Operation 719 'icmp' 'icmp_ln29_406' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 720 [1/1] (2.44ns)   --->   "%icmp_ln29_407 = icmp eq i23 %trunc_ln29_227, 0" [maxpool/max_pool.cpp:29]   --->   Operation 720 'icmp' 'icmp_ln29_407' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_116)   --->   "%or_ln29_203 = or i1 %icmp_ln29_407, %icmp_ln29_406" [maxpool/max_pool.cpp:29]   --->   Operation 721 'or' 'or_ln29_203' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 722 [1/2] (5.43ns)   --->   "%tmp_321 = fcmp ogt float %conv_out_load_116, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 722 'fcmp' 'tmp_321' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_116)   --->   "%and_ln29_203 = and i1 %or_ln29_203, %tmp_321" [maxpool/max_pool.cpp:29]   --->   Operation 723 'and' 'and_ln29_203' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 724 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_116 = select i1 %and_ln29_203, float %conv_out_load_116, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 724 'select' 'select_ln29_116' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 725 [1/1] (0.00ns)   --->   "%bitcast_ln29_210 = bitcast float %conv_out_load_120 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 725 'bitcast' 'bitcast_ln29_210' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 726 [1/1] (0.00ns)   --->   "%tmp_331 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_210, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 726 'partselect' 'tmp_331' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 727 [1/1] (0.00ns)   --->   "%trunc_ln29_234 = trunc i32 %bitcast_ln29_210 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 727 'trunc' 'trunc_ln29_234' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 728 [1/1] (1.55ns)   --->   "%icmp_ln29_420 = icmp ne i8 %tmp_331, -1" [maxpool/max_pool.cpp:29]   --->   Operation 728 'icmp' 'icmp_ln29_420' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 729 [1/1] (2.44ns)   --->   "%icmp_ln29_421 = icmp eq i23 %trunc_ln29_234, 0" [maxpool/max_pool.cpp:29]   --->   Operation 729 'icmp' 'icmp_ln29_421' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_120)   --->   "%or_ln29_210 = or i1 %icmp_ln29_421, %icmp_ln29_420" [maxpool/max_pool.cpp:29]   --->   Operation 730 'or' 'or_ln29_210' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 731 [1/2] (5.43ns)   --->   "%tmp_332 = fcmp ogt float %conv_out_load_120, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 731 'fcmp' 'tmp_332' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_120)   --->   "%and_ln29_210 = and i1 %or_ln29_210, %tmp_332" [maxpool/max_pool.cpp:29]   --->   Operation 732 'and' 'and_ln29_210' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 733 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_120 = select i1 %and_ln29_210, float %conv_out_load_120, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 733 'select' 'select_ln29_120' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 734 [1/2] (3.25ns)   --->   "%conv_out_load_124 = load float* %conv_out_addr_124, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 734 'load' 'conv_out_load_124' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_20 : Operation 735 [2/2] (5.43ns)   --->   "%tmp_343 = fcmp ogt float %conv_out_load_124, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 735 'fcmp' 'tmp_343' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 736 [1/2] (3.25ns)   --->   "%conv_out_load_128 = load float* %conv_out_addr_128, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 736 'load' 'conv_out_load_128' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_20 : Operation 737 [2/2] (5.43ns)   --->   "%tmp_354 = fcmp ogt float %conv_out_load_128, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 737 'fcmp' 'tmp_354' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 738 [2/2] (3.25ns)   --->   "%conv_out_load_132 = load float* %conv_out_addr_132, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 738 'load' 'conv_out_load_132' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_20 : Operation 739 [2/2] (3.25ns)   --->   "%conv_out_load_136 = load float* %conv_out_addr_136, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 739 'load' 'conv_out_load_136' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 21 <SV = 20> <Delay = 8.68>
ST_21 : Operation 740 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_209 = add i13 108, %trunc_ln29_198" [maxpool/max_pool.cpp:29]   --->   Operation 740 'add' 'add_ln29_209' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 741 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_210 = add i13 %zext_ln13, %add_ln29_209" [maxpool/max_pool.cpp:29]   --->   Operation 741 'add' 'add_ln29_210' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln29_95 = sext i13 %add_ln29_210 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 742 'sext' 'sext_ln29_95' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 743 [1/1] (0.00ns)   --->   "%conv_out_addr_140 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_95" [maxpool/max_pool.cpp:29]   --->   Operation 743 'getelementptr' 'conv_out_addr_140' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 744 [1/1] (1.67ns)   --->   "%add_ln29_213 = add i13 120, %trunc_ln29_198" [maxpool/max_pool.cpp:29]   --->   Operation 744 'add' 'add_ln29_213' <Predicate = (!icmp_ln13)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 745 [1/1] (0.00ns)   --->   "%trunc_ln29_204 = trunc i13 %add_ln29_213 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 745 'trunc' 'trunc_ln29_204' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 746 [1/1] (0.96ns)   --->   "%or_ln29_303 = or i3 %trunc_ln29_204, %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 746 'or' 'or_ln29_303' <Predicate = (!icmp_ln13)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_479 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln29_213, i32 3, i32 12)" [maxpool/max_pool.cpp:29]   --->   Operation 747 'partselect' 'tmp_479' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 748 [1/1] (0.00ns)   --->   "%tmp_480 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_479, i3 %or_ln29_303)" [maxpool/max_pool.cpp:29]   --->   Operation 748 'bitconcatenate' 'tmp_480' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln29_48 = zext i13 %tmp_480 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 749 'zext' 'zext_ln29_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 750 [1/1] (0.00ns)   --->   "%conv_out_addr_144 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_48" [maxpool/max_pool.cpp:29]   --->   Operation 750 'getelementptr' 'conv_out_addr_144' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 751 [1/1] (0.00ns)   --->   "%bitcast_ln29_217 = bitcast float %conv_out_load_124 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 751 'bitcast' 'bitcast_ln29_217' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 752 [1/1] (0.00ns)   --->   "%tmp_342 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_217, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 752 'partselect' 'tmp_342' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 753 [1/1] (0.00ns)   --->   "%trunc_ln29_241 = trunc i32 %bitcast_ln29_217 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 753 'trunc' 'trunc_ln29_241' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 754 [1/1] (1.55ns)   --->   "%icmp_ln29_434 = icmp ne i8 %tmp_342, -1" [maxpool/max_pool.cpp:29]   --->   Operation 754 'icmp' 'icmp_ln29_434' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 755 [1/1] (2.44ns)   --->   "%icmp_ln29_435 = icmp eq i23 %trunc_ln29_241, 0" [maxpool/max_pool.cpp:29]   --->   Operation 755 'icmp' 'icmp_ln29_435' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_124)   --->   "%or_ln29_217 = or i1 %icmp_ln29_435, %icmp_ln29_434" [maxpool/max_pool.cpp:29]   --->   Operation 756 'or' 'or_ln29_217' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 757 [1/2] (5.43ns)   --->   "%tmp_343 = fcmp ogt float %conv_out_load_124, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 757 'fcmp' 'tmp_343' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_124)   --->   "%and_ln29_217 = and i1 %or_ln29_217, %tmp_343" [maxpool/max_pool.cpp:29]   --->   Operation 758 'and' 'and_ln29_217' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 759 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_124 = select i1 %and_ln29_217, float %conv_out_load_124, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 759 'select' 'select_ln29_124' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 760 [1/1] (0.00ns)   --->   "%bitcast_ln29_224 = bitcast float %conv_out_load_128 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 760 'bitcast' 'bitcast_ln29_224' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 761 [1/1] (0.00ns)   --->   "%tmp_353 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_224, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 761 'partselect' 'tmp_353' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 762 [1/1] (0.00ns)   --->   "%trunc_ln29_248 = trunc i32 %bitcast_ln29_224 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 762 'trunc' 'trunc_ln29_248' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 763 [1/1] (1.55ns)   --->   "%icmp_ln29_448 = icmp ne i8 %tmp_353, -1" [maxpool/max_pool.cpp:29]   --->   Operation 763 'icmp' 'icmp_ln29_448' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 764 [1/1] (2.44ns)   --->   "%icmp_ln29_449 = icmp eq i23 %trunc_ln29_248, 0" [maxpool/max_pool.cpp:29]   --->   Operation 764 'icmp' 'icmp_ln29_449' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_128)   --->   "%or_ln29_224 = or i1 %icmp_ln29_449, %icmp_ln29_448" [maxpool/max_pool.cpp:29]   --->   Operation 765 'or' 'or_ln29_224' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 766 [1/2] (5.43ns)   --->   "%tmp_354 = fcmp ogt float %conv_out_load_128, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 766 'fcmp' 'tmp_354' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_128)   --->   "%and_ln29_224 = and i1 %or_ln29_224, %tmp_354" [maxpool/max_pool.cpp:29]   --->   Operation 767 'and' 'and_ln29_224' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 768 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_128 = select i1 %and_ln29_224, float %conv_out_load_128, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 768 'select' 'select_ln29_128' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 769 [1/2] (3.25ns)   --->   "%conv_out_load_132 = load float* %conv_out_addr_132, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 769 'load' 'conv_out_load_132' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_21 : Operation 770 [2/2] (5.43ns)   --->   "%tmp_365 = fcmp ogt float %conv_out_load_132, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 770 'fcmp' 'tmp_365' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 771 [1/2] (3.25ns)   --->   "%conv_out_load_136 = load float* %conv_out_addr_136, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 771 'load' 'conv_out_load_136' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_21 : Operation 772 [2/2] (5.43ns)   --->   "%tmp_376 = fcmp ogt float %conv_out_load_136, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 772 'fcmp' 'tmp_376' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 773 [2/2] (3.25ns)   --->   "%conv_out_load_140 = load float* %conv_out_addr_140, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 773 'load' 'conv_out_load_140' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_21 : Operation 774 [2/2] (3.25ns)   --->   "%conv_out_load_144 = load float* %conv_out_addr_144, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 774 'load' 'conv_out_load_144' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 22 <SV = 21> <Delay = 8.68>
ST_22 : Operation 775 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_216 = add i13 132, %trunc_ln29_198" [maxpool/max_pool.cpp:29]   --->   Operation 775 'add' 'add_ln29_216' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 776 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_217 = add i13 %zext_ln13, %add_ln29_216" [maxpool/max_pool.cpp:29]   --->   Operation 776 'add' 'add_ln29_217' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 777 [1/1] (0.00ns)   --->   "%sext_ln29_98 = sext i13 %add_ln29_217 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 777 'sext' 'sext_ln29_98' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 778 [1/1] (0.00ns)   --->   "%conv_out_addr_148 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_98" [maxpool/max_pool.cpp:29]   --->   Operation 778 'getelementptr' 'conv_out_addr_148' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 779 [1/1] (1.67ns)   --->   "%add_ln29_220 = add i13 144, %trunc_ln29_198" [maxpool/max_pool.cpp:29]   --->   Operation 779 'add' 'add_ln29_220' <Predicate = (!icmp_ln13)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 780 [1/1] (0.00ns)   --->   "%trunc_ln29_205 = trunc i13 %add_ln29_220 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 780 'trunc' 'trunc_ln29_205' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 781 [1/1] (0.96ns)   --->   "%or_ln29_304 = or i3 %trunc_ln29_205, %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 781 'or' 'or_ln29_304' <Predicate = (!icmp_ln13)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 782 [1/1] (0.00ns)   --->   "%tmp_481 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln29_220, i32 3, i32 12)" [maxpool/max_pool.cpp:29]   --->   Operation 782 'partselect' 'tmp_481' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_482 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_481, i3 %or_ln29_304)" [maxpool/max_pool.cpp:29]   --->   Operation 783 'bitconcatenate' 'tmp_482' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln29_49 = zext i13 %tmp_482 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 784 'zext' 'zext_ln29_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 785 [1/1] (0.00ns)   --->   "%conv_out_addr_152 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_49" [maxpool/max_pool.cpp:29]   --->   Operation 785 'getelementptr' 'conv_out_addr_152' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 786 [1/1] (0.00ns)   --->   "%bitcast_ln29_231 = bitcast float %conv_out_load_132 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 786 'bitcast' 'bitcast_ln29_231' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 787 [1/1] (0.00ns)   --->   "%tmp_364 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_231, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 787 'partselect' 'tmp_364' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 788 [1/1] (0.00ns)   --->   "%trunc_ln29_255 = trunc i32 %bitcast_ln29_231 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 788 'trunc' 'trunc_ln29_255' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 789 [1/1] (1.55ns)   --->   "%icmp_ln29_462 = icmp ne i8 %tmp_364, -1" [maxpool/max_pool.cpp:29]   --->   Operation 789 'icmp' 'icmp_ln29_462' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 790 [1/1] (2.44ns)   --->   "%icmp_ln29_463 = icmp eq i23 %trunc_ln29_255, 0" [maxpool/max_pool.cpp:29]   --->   Operation 790 'icmp' 'icmp_ln29_463' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_132)   --->   "%or_ln29_231 = or i1 %icmp_ln29_463, %icmp_ln29_462" [maxpool/max_pool.cpp:29]   --->   Operation 791 'or' 'or_ln29_231' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 792 [1/2] (5.43ns)   --->   "%tmp_365 = fcmp ogt float %conv_out_load_132, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 792 'fcmp' 'tmp_365' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_132)   --->   "%and_ln29_231 = and i1 %or_ln29_231, %tmp_365" [maxpool/max_pool.cpp:29]   --->   Operation 793 'and' 'and_ln29_231' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 794 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_132 = select i1 %and_ln29_231, float %conv_out_load_132, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 794 'select' 'select_ln29_132' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 795 [1/1] (0.00ns)   --->   "%bitcast_ln29_238 = bitcast float %conv_out_load_136 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 795 'bitcast' 'bitcast_ln29_238' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 796 [1/1] (0.00ns)   --->   "%tmp_375 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_238, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 796 'partselect' 'tmp_375' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 797 [1/1] (0.00ns)   --->   "%trunc_ln29_262 = trunc i32 %bitcast_ln29_238 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 797 'trunc' 'trunc_ln29_262' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 798 [1/1] (1.55ns)   --->   "%icmp_ln29_476 = icmp ne i8 %tmp_375, -1" [maxpool/max_pool.cpp:29]   --->   Operation 798 'icmp' 'icmp_ln29_476' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 799 [1/1] (2.44ns)   --->   "%icmp_ln29_477 = icmp eq i23 %trunc_ln29_262, 0" [maxpool/max_pool.cpp:29]   --->   Operation 799 'icmp' 'icmp_ln29_477' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_136)   --->   "%or_ln29_238 = or i1 %icmp_ln29_477, %icmp_ln29_476" [maxpool/max_pool.cpp:29]   --->   Operation 800 'or' 'or_ln29_238' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 801 [1/2] (5.43ns)   --->   "%tmp_376 = fcmp ogt float %conv_out_load_136, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 801 'fcmp' 'tmp_376' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_136)   --->   "%and_ln29_238 = and i1 %or_ln29_238, %tmp_376" [maxpool/max_pool.cpp:29]   --->   Operation 802 'and' 'and_ln29_238' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 803 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_136 = select i1 %and_ln29_238, float %conv_out_load_136, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 803 'select' 'select_ln29_136' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 804 [1/2] (3.25ns)   --->   "%conv_out_load_140 = load float* %conv_out_addr_140, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 804 'load' 'conv_out_load_140' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_22 : Operation 805 [2/2] (5.43ns)   --->   "%tmp_387 = fcmp ogt float %conv_out_load_140, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 805 'fcmp' 'tmp_387' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 806 [1/2] (3.25ns)   --->   "%conv_out_load_144 = load float* %conv_out_addr_144, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 806 'load' 'conv_out_load_144' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_22 : Operation 807 [2/2] (5.43ns)   --->   "%tmp_398 = fcmp ogt float %conv_out_load_144, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 807 'fcmp' 'tmp_398' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 808 [2/2] (3.25ns)   --->   "%conv_out_load_148 = load float* %conv_out_addr_148, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 808 'load' 'conv_out_load_148' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_22 : Operation 809 [2/2] (3.25ns)   --->   "%conv_out_load_152 = load float* %conv_out_addr_152, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 809 'load' 'conv_out_load_152' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 23 <SV = 22> <Delay = 8.68>
ST_23 : Operation 810 [1/1] (0.00ns)   --->   "%or_ln29_276 = or i10 %mul_ln29, 3" [maxpool/max_pool.cpp:29]   --->   Operation 810 'or' 'or_ln29_276' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 811 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %or_ln29_276, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 811 'bitconcatenate' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_434 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %or_ln29_276, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 812 'bitconcatenate' 'tmp_434' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 813 [1/1] (0.00ns)   --->   "%zext_ln29_6 = zext i11 %tmp_434 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 813 'zext' 'zext_ln29_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 814 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_2 = sub i13 %p_shl2_cast, %zext_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 814 'sub' 'sub_ln29_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 815 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_2 = add i13 %zext_ln13, %sub_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 815 'add' 'add_ln29_2' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln29_7 = zext i13 %add_ln29_2 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 816 'zext' 'zext_ln29_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 817 [1/1] (0.00ns)   --->   "%conv_out_addr_5 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 817 'getelementptr' 'conv_out_addr_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 818 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_4 = add i13 30, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 818 'add' 'add_ln29_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 819 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_5 = add i13 %zext_ln13, %add_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 819 'add' 'add_ln29_5' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln29_1 = sext i13 %add_ln29_5 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 820 'sext' 'sext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 821 [1/1] (0.00ns)   --->   "%conv_out_addr_9 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 821 'getelementptr' 'conv_out_addr_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 822 [2/2] (3.25ns)   --->   "%conv_out_load_5 = load float* %conv_out_addr_5, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 822 'load' 'conv_out_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_23 : Operation 823 [2/2] (3.25ns)   --->   "%conv_out_load_9 = load float* %conv_out_addr_9, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 823 'load' 'conv_out_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_23 : Operation 824 [1/1] (0.00ns)   --->   "%bitcast_ln29_245 = bitcast float %conv_out_load_140 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 824 'bitcast' 'bitcast_ln29_245' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 825 [1/1] (0.00ns)   --->   "%tmp_386 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_245, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 825 'partselect' 'tmp_386' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 826 [1/1] (0.00ns)   --->   "%trunc_ln29_269 = trunc i32 %bitcast_ln29_245 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 826 'trunc' 'trunc_ln29_269' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 827 [1/1] (1.55ns)   --->   "%icmp_ln29_490 = icmp ne i8 %tmp_386, -1" [maxpool/max_pool.cpp:29]   --->   Operation 827 'icmp' 'icmp_ln29_490' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 828 [1/1] (2.44ns)   --->   "%icmp_ln29_491 = icmp eq i23 %trunc_ln29_269, 0" [maxpool/max_pool.cpp:29]   --->   Operation 828 'icmp' 'icmp_ln29_491' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_140)   --->   "%or_ln29_245 = or i1 %icmp_ln29_491, %icmp_ln29_490" [maxpool/max_pool.cpp:29]   --->   Operation 829 'or' 'or_ln29_245' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 830 [1/2] (5.43ns)   --->   "%tmp_387 = fcmp ogt float %conv_out_load_140, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 830 'fcmp' 'tmp_387' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_140)   --->   "%and_ln29_245 = and i1 %or_ln29_245, %tmp_387" [maxpool/max_pool.cpp:29]   --->   Operation 831 'and' 'and_ln29_245' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 832 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_140 = select i1 %and_ln29_245, float %conv_out_load_140, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 832 'select' 'select_ln29_140' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 833 [1/1] (0.00ns)   --->   "%bitcast_ln29_252 = bitcast float %conv_out_load_144 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 833 'bitcast' 'bitcast_ln29_252' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 834 [1/1] (0.00ns)   --->   "%tmp_397 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_252, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 834 'partselect' 'tmp_397' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 835 [1/1] (0.00ns)   --->   "%trunc_ln29_276 = trunc i32 %bitcast_ln29_252 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 835 'trunc' 'trunc_ln29_276' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 836 [1/1] (1.55ns)   --->   "%icmp_ln29_504 = icmp ne i8 %tmp_397, -1" [maxpool/max_pool.cpp:29]   --->   Operation 836 'icmp' 'icmp_ln29_504' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 837 [1/1] (2.44ns)   --->   "%icmp_ln29_505 = icmp eq i23 %trunc_ln29_276, 0" [maxpool/max_pool.cpp:29]   --->   Operation 837 'icmp' 'icmp_ln29_505' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_144)   --->   "%or_ln29_252 = or i1 %icmp_ln29_505, %icmp_ln29_504" [maxpool/max_pool.cpp:29]   --->   Operation 838 'or' 'or_ln29_252' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 839 [1/2] (5.43ns)   --->   "%tmp_398 = fcmp ogt float %conv_out_load_144, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 839 'fcmp' 'tmp_398' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_144)   --->   "%and_ln29_252 = and i1 %or_ln29_252, %tmp_398" [maxpool/max_pool.cpp:29]   --->   Operation 840 'and' 'and_ln29_252' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 841 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_144 = select i1 %and_ln29_252, float %conv_out_load_144, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 841 'select' 'select_ln29_144' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 842 [1/2] (3.25ns)   --->   "%conv_out_load_148 = load float* %conv_out_addr_148, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 842 'load' 'conv_out_load_148' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_23 : Operation 843 [2/2] (5.43ns)   --->   "%tmp_409 = fcmp ogt float %conv_out_load_148, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 843 'fcmp' 'tmp_409' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 844 [1/2] (3.25ns)   --->   "%conv_out_load_152 = load float* %conv_out_addr_152, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 844 'load' 'conv_out_load_152' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_23 : Operation 845 [2/2] (5.43ns)   --->   "%tmp_420 = fcmp ogt float %conv_out_load_152, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 845 'fcmp' 'tmp_420' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.68>
ST_24 : Operation 846 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_8 = add i13 42, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 846 'add' 'add_ln29_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 847 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_9 = add i13 %zext_ln13, %add_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 847 'add' 'add_ln29_9' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 848 [1/1] (0.00ns)   --->   "%sext_ln29_3 = sext i13 %add_ln29_9 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 848 'sext' 'sext_ln29_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 849 [1/1] (0.00ns)   --->   "%conv_out_addr_13 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 849 'getelementptr' 'conv_out_addr_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 850 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_11 = add i13 54, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 850 'add' 'add_ln29_11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 851 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_12 = add i13 %zext_ln13, %add_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 851 'add' 'add_ln29_12' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln29_4 = sext i13 %add_ln29_12 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 852 'sext' 'sext_ln29_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 853 [1/1] (0.00ns)   --->   "%conv_out_addr_17 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 853 'getelementptr' 'conv_out_addr_17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 854 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %conv_out_load_1, %select_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 854 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 855 [1/2] (3.25ns)   --->   "%conv_out_load_5 = load float* %conv_out_addr_5, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 855 'load' 'conv_out_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_24 : Operation 856 [2/2] (5.43ns)   --->   "%tmp_16 = fcmp ogt float %conv_out_load_5, %select_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 856 'fcmp' 'tmp_16' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 857 [1/2] (3.25ns)   --->   "%conv_out_load_9 = load float* %conv_out_addr_9, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 857 'load' 'conv_out_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_24 : Operation 858 [2/2] (3.25ns)   --->   "%conv_out_load_13 = load float* %conv_out_addr_13, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 858 'load' 'conv_out_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_24 : Operation 859 [2/2] (3.25ns)   --->   "%conv_out_load_17 = load float* %conv_out_addr_17, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 859 'load' 'conv_out_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_24 : Operation 860 [1/1] (0.00ns)   --->   "%bitcast_ln29_259 = bitcast float %conv_out_load_148 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 860 'bitcast' 'bitcast_ln29_259' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 861 [1/1] (0.00ns)   --->   "%tmp_408 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_259, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 861 'partselect' 'tmp_408' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 862 [1/1] (0.00ns)   --->   "%trunc_ln29_283 = trunc i32 %bitcast_ln29_259 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 862 'trunc' 'trunc_ln29_283' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 863 [1/1] (1.55ns)   --->   "%icmp_ln29_518 = icmp ne i8 %tmp_408, -1" [maxpool/max_pool.cpp:29]   --->   Operation 863 'icmp' 'icmp_ln29_518' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 864 [1/1] (2.44ns)   --->   "%icmp_ln29_519 = icmp eq i23 %trunc_ln29_283, 0" [maxpool/max_pool.cpp:29]   --->   Operation 864 'icmp' 'icmp_ln29_519' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_148)   --->   "%or_ln29_259 = or i1 %icmp_ln29_519, %icmp_ln29_518" [maxpool/max_pool.cpp:29]   --->   Operation 865 'or' 'or_ln29_259' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 866 [1/2] (5.43ns)   --->   "%tmp_409 = fcmp ogt float %conv_out_load_148, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 866 'fcmp' 'tmp_409' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_148)   --->   "%and_ln29_259 = and i1 %or_ln29_259, %tmp_409" [maxpool/max_pool.cpp:29]   --->   Operation 867 'and' 'and_ln29_259' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 868 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_148 = select i1 %and_ln29_259, float %conv_out_load_148, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 868 'select' 'select_ln29_148' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 869 [1/1] (0.00ns)   --->   "%bitcast_ln29_266 = bitcast float %conv_out_load_152 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 869 'bitcast' 'bitcast_ln29_266' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 870 [1/1] (0.00ns)   --->   "%tmp_419 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_266, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 870 'partselect' 'tmp_419' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 871 [1/1] (0.00ns)   --->   "%trunc_ln29_290 = trunc i32 %bitcast_ln29_266 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 871 'trunc' 'trunc_ln29_290' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 872 [1/1] (1.55ns)   --->   "%icmp_ln29_532 = icmp ne i8 %tmp_419, -1" [maxpool/max_pool.cpp:29]   --->   Operation 872 'icmp' 'icmp_ln29_532' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 873 [1/1] (2.44ns)   --->   "%icmp_ln29_533 = icmp eq i23 %trunc_ln29_290, 0" [maxpool/max_pool.cpp:29]   --->   Operation 873 'icmp' 'icmp_ln29_533' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_152)   --->   "%or_ln29_266 = or i1 %icmp_ln29_533, %icmp_ln29_532" [maxpool/max_pool.cpp:29]   --->   Operation 874 'or' 'or_ln29_266' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 875 [1/2] (5.43ns)   --->   "%tmp_420 = fcmp ogt float %conv_out_load_152, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 875 'fcmp' 'tmp_420' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_152)   --->   "%and_ln29_266 = and i1 %or_ln29_266, %tmp_420" [maxpool/max_pool.cpp:29]   --->   Operation 876 'and' 'and_ln29_266' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 877 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_152 = select i1 %and_ln29_266, float %conv_out_load_152, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 877 'select' 'select_ln29_152' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.68>
ST_25 : Operation 878 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_15 = add i13 66, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 878 'add' 'add_ln29_15' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 879 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_16 = add i13 %zext_ln13, %add_ln29_15" [maxpool/max_pool.cpp:29]   --->   Operation 879 'add' 'add_ln29_16' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 880 [1/1] (0.00ns)   --->   "%sext_ln29_6 = sext i13 %add_ln29_16 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 880 'sext' 'sext_ln29_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 881 [1/1] (0.00ns)   --->   "%conv_out_addr_21 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 881 'getelementptr' 'conv_out_addr_21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 882 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_18 = add i13 78, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 882 'add' 'add_ln29_18' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 883 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_19 = add i13 %zext_ln13, %add_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 883 'add' 'add_ln29_19' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln29_7 = sext i13 %add_ln29_19 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 884 'sext' 'sext_ln29_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 885 [1/1] (0.00ns)   --->   "%conv_out_addr_25 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 885 'getelementptr' 'conv_out_addr_25' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 886 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast float %conv_out_load_1 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 886 'bitcast' 'bitcast_ln29_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_1, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 887 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 888 [1/1] (0.00ns)   --->   "%trunc_ln29_9 = trunc i32 %bitcast_ln29_1 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 888 'trunc' 'trunc_ln29_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 889 [1/1] (0.00ns)   --->   "%bitcast_ln29_2 = bitcast float %select_ln29 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 889 'bitcast' 'bitcast_ln29_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 890 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_2, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 890 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 891 [1/1] (0.00ns)   --->   "%trunc_ln29_10 = trunc i32 %bitcast_ln29_2 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 891 'trunc' 'trunc_ln29_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 892 [1/1] (1.55ns)   --->   "%icmp_ln29_2 = icmp ne i8 %tmp_4, -1" [maxpool/max_pool.cpp:29]   --->   Operation 892 'icmp' 'icmp_ln29_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 893 [1/1] (2.44ns)   --->   "%icmp_ln29_3 = icmp eq i23 %trunc_ln29_9, 0" [maxpool/max_pool.cpp:29]   --->   Operation 893 'icmp' 'icmp_ln29_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%or_ln29_1 = or i1 %icmp_ln29_3, %icmp_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 894 'or' 'or_ln29_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 895 [1/1] (1.55ns)   --->   "%icmp_ln29_4 = icmp ne i8 %tmp_5, -1" [maxpool/max_pool.cpp:29]   --->   Operation 895 'icmp' 'icmp_ln29_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 896 [1/1] (2.44ns)   --->   "%icmp_ln29_5 = icmp eq i23 %trunc_ln29_10, 0" [maxpool/max_pool.cpp:29]   --->   Operation 896 'icmp' 'icmp_ln29_5' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%or_ln29_2 = or i1 %icmp_ln29_5, %icmp_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 897 'or' 'or_ln29_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%and_ln29_1 = and i1 %or_ln29_1, %or_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 898 'and' 'and_ln29_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 899 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %conv_out_load_1, %select_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 899 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 900 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_2 = and i1 %and_ln29_1, %tmp_6" [maxpool/max_pool.cpp:29]   --->   Operation 900 'and' 'and_ln29_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 901 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_1 = select i1 %and_ln29_2, float %conv_out_load_1, float %select_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 901 'select' 'select_ln29_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 902 [1/1] (0.00ns)   --->   "%bitcast_ln29_8 = bitcast float %conv_out_load_5 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 902 'bitcast' 'bitcast_ln29_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 903 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_8, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 903 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 904 [1/1] (0.00ns)   --->   "%trunc_ln29_16 = trunc i32 %bitcast_ln29_8 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 904 'trunc' 'trunc_ln29_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 905 [1/1] (0.00ns)   --->   "%bitcast_ln29_9 = bitcast float %select_ln29_4 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 905 'bitcast' 'bitcast_ln29_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 906 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_9, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 906 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 907 [1/1] (0.00ns)   --->   "%trunc_ln29_17 = trunc i32 %bitcast_ln29_9 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 907 'trunc' 'trunc_ln29_17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 908 [1/1] (1.55ns)   --->   "%icmp_ln29_16 = icmp ne i8 %tmp_14, -1" [maxpool/max_pool.cpp:29]   --->   Operation 908 'icmp' 'icmp_ln29_16' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 909 [1/1] (2.44ns)   --->   "%icmp_ln29_17 = icmp eq i23 %trunc_ln29_16, 0" [maxpool/max_pool.cpp:29]   --->   Operation 909 'icmp' 'icmp_ln29_17' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%or_ln29_8 = or i1 %icmp_ln29_17, %icmp_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 910 'or' 'or_ln29_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 911 [1/1] (1.55ns)   --->   "%icmp_ln29_18 = icmp ne i8 %tmp_15, -1" [maxpool/max_pool.cpp:29]   --->   Operation 911 'icmp' 'icmp_ln29_18' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 912 [1/1] (2.44ns)   --->   "%icmp_ln29_19 = icmp eq i23 %trunc_ln29_17, 0" [maxpool/max_pool.cpp:29]   --->   Operation 912 'icmp' 'icmp_ln29_19' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%or_ln29_9 = or i1 %icmp_ln29_19, %icmp_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 913 'or' 'or_ln29_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%and_ln29_8 = and i1 %or_ln29_8, %or_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 914 'and' 'and_ln29_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 915 [1/2] (5.43ns)   --->   "%tmp_16 = fcmp ogt float %conv_out_load_5, %select_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 915 'fcmp' 'tmp_16' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 916 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_9 = and i1 %and_ln29_8, %tmp_16" [maxpool/max_pool.cpp:29]   --->   Operation 916 'and' 'and_ln29_9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 917 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_5 = select i1 %and_ln29_9, float %conv_out_load_5, float %select_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 917 'select' 'select_ln29_5' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 918 [2/2] (5.43ns)   --->   "%tmp_27 = fcmp ogt float %conv_out_load_9, %select_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 918 'fcmp' 'tmp_27' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 919 [1/2] (3.25ns)   --->   "%conv_out_load_13 = load float* %conv_out_addr_13, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 919 'load' 'conv_out_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_25 : Operation 920 [2/2] (5.43ns)   --->   "%tmp_38 = fcmp ogt float %conv_out_load_13, %select_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 920 'fcmp' 'tmp_38' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 921 [1/2] (3.25ns)   --->   "%conv_out_load_17 = load float* %conv_out_addr_17, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 921 'load' 'conv_out_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_25 : Operation 922 [2/2] (3.25ns)   --->   "%conv_out_load_21 = load float* %conv_out_addr_21, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 922 'load' 'conv_out_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_25 : Operation 923 [2/2] (3.25ns)   --->   "%conv_out_load_25 = load float* %conv_out_addr_25, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 923 'load' 'conv_out_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 26 <SV = 25> <Delay = 8.68>
ST_26 : Operation 924 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_22 = add i13 90, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 924 'add' 'add_ln29_22' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 925 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_23 = add i13 %zext_ln13, %add_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 925 'add' 'add_ln29_23' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 926 [1/1] (0.00ns)   --->   "%sext_ln29_9 = sext i13 %add_ln29_23 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 926 'sext' 'sext_ln29_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 927 [1/1] (0.00ns)   --->   "%conv_out_addr_29 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 927 'getelementptr' 'conv_out_addr_29' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 928 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_25 = add i13 102, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 928 'add' 'add_ln29_25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 929 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_26 = add i13 %zext_ln13, %add_ln29_25" [maxpool/max_pool.cpp:29]   --->   Operation 929 'add' 'add_ln29_26' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 930 [1/1] (0.00ns)   --->   "%sext_ln29_10 = sext i13 %add_ln29_26 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 930 'sext' 'sext_ln29_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 931 [1/1] (0.00ns)   --->   "%conv_out_addr_33 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 931 'getelementptr' 'conv_out_addr_33' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 932 [1/1] (0.00ns)   --->   "%bitcast_ln29_15 = bitcast float %conv_out_load_9 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 932 'bitcast' 'bitcast_ln29_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 933 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_15, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 933 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 934 [1/1] (0.00ns)   --->   "%trunc_ln29_23 = trunc i32 %bitcast_ln29_15 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 934 'trunc' 'trunc_ln29_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 935 [1/1] (0.00ns)   --->   "%bitcast_ln29_16 = bitcast float %select_ln29_8 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 935 'bitcast' 'bitcast_ln29_16' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 936 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_16, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 936 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 937 [1/1] (0.00ns)   --->   "%trunc_ln29_24 = trunc i32 %bitcast_ln29_16 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 937 'trunc' 'trunc_ln29_24' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 938 [1/1] (1.55ns)   --->   "%icmp_ln29_30 = icmp ne i8 %tmp_25, -1" [maxpool/max_pool.cpp:29]   --->   Operation 938 'icmp' 'icmp_ln29_30' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 939 [1/1] (2.44ns)   --->   "%icmp_ln29_31 = icmp eq i23 %trunc_ln29_23, 0" [maxpool/max_pool.cpp:29]   --->   Operation 939 'icmp' 'icmp_ln29_31' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_16)   --->   "%or_ln29_15 = or i1 %icmp_ln29_31, %icmp_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 940 'or' 'or_ln29_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 941 [1/1] (1.55ns)   --->   "%icmp_ln29_32 = icmp ne i8 %tmp_26, -1" [maxpool/max_pool.cpp:29]   --->   Operation 941 'icmp' 'icmp_ln29_32' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 942 [1/1] (2.44ns)   --->   "%icmp_ln29_33 = icmp eq i23 %trunc_ln29_24, 0" [maxpool/max_pool.cpp:29]   --->   Operation 942 'icmp' 'icmp_ln29_33' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_16)   --->   "%or_ln29_16 = or i1 %icmp_ln29_33, %icmp_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 943 'or' 'or_ln29_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_16)   --->   "%and_ln29_15 = and i1 %or_ln29_15, %or_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 944 'and' 'and_ln29_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 945 [1/2] (5.43ns)   --->   "%tmp_27 = fcmp ogt float %conv_out_load_9, %select_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 945 'fcmp' 'tmp_27' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 946 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_16 = and i1 %and_ln29_15, %tmp_27" [maxpool/max_pool.cpp:29]   --->   Operation 946 'and' 'and_ln29_16' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 947 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_9 = select i1 %and_ln29_16, float %conv_out_load_9, float %select_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 947 'select' 'select_ln29_9' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 948 [1/1] (0.00ns)   --->   "%bitcast_ln29_22 = bitcast float %conv_out_load_13 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 948 'bitcast' 'bitcast_ln29_22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 949 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_22, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 949 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 950 [1/1] (0.00ns)   --->   "%trunc_ln29_30 = trunc i32 %bitcast_ln29_22 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 950 'trunc' 'trunc_ln29_30' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 951 [1/1] (0.00ns)   --->   "%bitcast_ln29_23 = bitcast float %select_ln29_12 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 951 'bitcast' 'bitcast_ln29_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 952 [1/1] (0.00ns)   --->   "%tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_23, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 952 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 953 [1/1] (0.00ns)   --->   "%trunc_ln29_31 = trunc i32 %bitcast_ln29_23 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 953 'trunc' 'trunc_ln29_31' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 954 [1/1] (1.55ns)   --->   "%icmp_ln29_44 = icmp ne i8 %tmp_36, -1" [maxpool/max_pool.cpp:29]   --->   Operation 954 'icmp' 'icmp_ln29_44' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 955 [1/1] (2.44ns)   --->   "%icmp_ln29_45 = icmp eq i23 %trunc_ln29_30, 0" [maxpool/max_pool.cpp:29]   --->   Operation 955 'icmp' 'icmp_ln29_45' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_23)   --->   "%or_ln29_22 = or i1 %icmp_ln29_45, %icmp_ln29_44" [maxpool/max_pool.cpp:29]   --->   Operation 956 'or' 'or_ln29_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 957 [1/1] (1.55ns)   --->   "%icmp_ln29_46 = icmp ne i8 %tmp_37, -1" [maxpool/max_pool.cpp:29]   --->   Operation 957 'icmp' 'icmp_ln29_46' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 958 [1/1] (2.44ns)   --->   "%icmp_ln29_47 = icmp eq i23 %trunc_ln29_31, 0" [maxpool/max_pool.cpp:29]   --->   Operation 958 'icmp' 'icmp_ln29_47' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_23)   --->   "%or_ln29_23 = or i1 %icmp_ln29_47, %icmp_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 959 'or' 'or_ln29_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_23)   --->   "%and_ln29_22 = and i1 %or_ln29_22, %or_ln29_23" [maxpool/max_pool.cpp:29]   --->   Operation 960 'and' 'and_ln29_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 961 [1/2] (5.43ns)   --->   "%tmp_38 = fcmp ogt float %conv_out_load_13, %select_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 961 'fcmp' 'tmp_38' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 962 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_23 = and i1 %and_ln29_22, %tmp_38" [maxpool/max_pool.cpp:29]   --->   Operation 962 'and' 'and_ln29_23' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 963 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_13 = select i1 %and_ln29_23, float %conv_out_load_13, float %select_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 963 'select' 'select_ln29_13' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 964 [2/2] (5.43ns)   --->   "%tmp_49 = fcmp ogt float %conv_out_load_17, %select_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 964 'fcmp' 'tmp_49' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 965 [1/2] (3.25ns)   --->   "%conv_out_load_21 = load float* %conv_out_addr_21, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 965 'load' 'conv_out_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_26 : Operation 966 [2/2] (5.43ns)   --->   "%tmp_60 = fcmp ogt float %conv_out_load_21, %select_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 966 'fcmp' 'tmp_60' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 967 [1/2] (3.25ns)   --->   "%conv_out_load_25 = load float* %conv_out_addr_25, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 967 'load' 'conv_out_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_26 : Operation 968 [2/2] (3.25ns)   --->   "%conv_out_load_29 = load float* %conv_out_addr_29, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 968 'load' 'conv_out_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_26 : Operation 969 [2/2] (3.25ns)   --->   "%conv_out_load_33 = load float* %conv_out_addr_33, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 969 'load' 'conv_out_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 27 <SV = 26> <Delay = 8.68>
ST_27 : Operation 970 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_29 = add i13 114, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 970 'add' 'add_ln29_29' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 971 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_30 = add i13 %zext_ln13, %add_ln29_29" [maxpool/max_pool.cpp:29]   --->   Operation 971 'add' 'add_ln29_30' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln29_12 = sext i13 %add_ln29_30 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 972 'sext' 'sext_ln29_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 973 [1/1] (0.00ns)   --->   "%conv_out_addr_37 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 973 'getelementptr' 'conv_out_addr_37' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 974 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_32 = add i13 126, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 974 'add' 'add_ln29_32' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 975 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_33 = add i13 %zext_ln13, %add_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 975 'add' 'add_ln29_33' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 976 [1/1] (0.00ns)   --->   "%sext_ln29_13 = sext i13 %add_ln29_33 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 976 'sext' 'sext_ln29_13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 977 [1/1] (0.00ns)   --->   "%conv_out_addr_41 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 977 'getelementptr' 'conv_out_addr_41' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 978 [1/1] (0.00ns)   --->   "%bitcast_ln29_29 = bitcast float %conv_out_load_17 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 978 'bitcast' 'bitcast_ln29_29' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 979 [1/1] (0.00ns)   --->   "%tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_29, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 979 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 980 [1/1] (0.00ns)   --->   "%trunc_ln29_37 = trunc i32 %bitcast_ln29_29 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 980 'trunc' 'trunc_ln29_37' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 981 [1/1] (0.00ns)   --->   "%bitcast_ln29_30 = bitcast float %select_ln29_16 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 981 'bitcast' 'bitcast_ln29_30' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 982 [1/1] (0.00ns)   --->   "%tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_30, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 982 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 983 [1/1] (0.00ns)   --->   "%trunc_ln29_38 = trunc i32 %bitcast_ln29_30 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 983 'trunc' 'trunc_ln29_38' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 984 [1/1] (1.55ns)   --->   "%icmp_ln29_58 = icmp ne i8 %tmp_47, -1" [maxpool/max_pool.cpp:29]   --->   Operation 984 'icmp' 'icmp_ln29_58' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 985 [1/1] (2.44ns)   --->   "%icmp_ln29_59 = icmp eq i23 %trunc_ln29_37, 0" [maxpool/max_pool.cpp:29]   --->   Operation 985 'icmp' 'icmp_ln29_59' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_30)   --->   "%or_ln29_29 = or i1 %icmp_ln29_59, %icmp_ln29_58" [maxpool/max_pool.cpp:29]   --->   Operation 986 'or' 'or_ln29_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 987 [1/1] (1.55ns)   --->   "%icmp_ln29_60 = icmp ne i8 %tmp_48, -1" [maxpool/max_pool.cpp:29]   --->   Operation 987 'icmp' 'icmp_ln29_60' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 988 [1/1] (2.44ns)   --->   "%icmp_ln29_61 = icmp eq i23 %trunc_ln29_38, 0" [maxpool/max_pool.cpp:29]   --->   Operation 988 'icmp' 'icmp_ln29_61' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_30)   --->   "%or_ln29_30 = or i1 %icmp_ln29_61, %icmp_ln29_60" [maxpool/max_pool.cpp:29]   --->   Operation 989 'or' 'or_ln29_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_30)   --->   "%and_ln29_29 = and i1 %or_ln29_29, %or_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 990 'and' 'and_ln29_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 991 [1/2] (5.43ns)   --->   "%tmp_49 = fcmp ogt float %conv_out_load_17, %select_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 991 'fcmp' 'tmp_49' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 992 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_30 = and i1 %and_ln29_29, %tmp_49" [maxpool/max_pool.cpp:29]   --->   Operation 992 'and' 'and_ln29_30' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 993 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_17 = select i1 %and_ln29_30, float %conv_out_load_17, float %select_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 993 'select' 'select_ln29_17' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 994 [1/1] (0.00ns)   --->   "%bitcast_ln29_36 = bitcast float %conv_out_load_21 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 994 'bitcast' 'bitcast_ln29_36' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 995 [1/1] (0.00ns)   --->   "%tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_36, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 995 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 996 [1/1] (0.00ns)   --->   "%trunc_ln29_44 = trunc i32 %bitcast_ln29_36 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 996 'trunc' 'trunc_ln29_44' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 997 [1/1] (0.00ns)   --->   "%bitcast_ln29_37 = bitcast float %select_ln29_20 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 997 'bitcast' 'bitcast_ln29_37' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 998 [1/1] (0.00ns)   --->   "%tmp_59 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_37, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 998 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 999 [1/1] (0.00ns)   --->   "%trunc_ln29_45 = trunc i32 %bitcast_ln29_37 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 999 'trunc' 'trunc_ln29_45' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1000 [1/1] (1.55ns)   --->   "%icmp_ln29_72 = icmp ne i8 %tmp_58, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1000 'icmp' 'icmp_ln29_72' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1001 [1/1] (2.44ns)   --->   "%icmp_ln29_73 = icmp eq i23 %trunc_ln29_44, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1001 'icmp' 'icmp_ln29_73' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_37)   --->   "%or_ln29_36 = or i1 %icmp_ln29_73, %icmp_ln29_72" [maxpool/max_pool.cpp:29]   --->   Operation 1002 'or' 'or_ln29_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1003 [1/1] (1.55ns)   --->   "%icmp_ln29_74 = icmp ne i8 %tmp_59, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1003 'icmp' 'icmp_ln29_74' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1004 [1/1] (2.44ns)   --->   "%icmp_ln29_75 = icmp eq i23 %trunc_ln29_45, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1004 'icmp' 'icmp_ln29_75' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_37)   --->   "%or_ln29_37 = or i1 %icmp_ln29_75, %icmp_ln29_74" [maxpool/max_pool.cpp:29]   --->   Operation 1005 'or' 'or_ln29_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_37)   --->   "%and_ln29_36 = and i1 %or_ln29_36, %or_ln29_37" [maxpool/max_pool.cpp:29]   --->   Operation 1006 'and' 'and_ln29_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1007 [1/2] (5.43ns)   --->   "%tmp_60 = fcmp ogt float %conv_out_load_21, %select_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 1007 'fcmp' 'tmp_60' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1008 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_37 = and i1 %and_ln29_36, %tmp_60" [maxpool/max_pool.cpp:29]   --->   Operation 1008 'and' 'and_ln29_37' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1009 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_21 = select i1 %and_ln29_37, float %conv_out_load_21, float %select_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 1009 'select' 'select_ln29_21' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1010 [2/2] (5.43ns)   --->   "%tmp_71 = fcmp ogt float %conv_out_load_25, %select_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 1010 'fcmp' 'tmp_71' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1011 [1/2] (3.25ns)   --->   "%conv_out_load_29 = load float* %conv_out_addr_29, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1011 'load' 'conv_out_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_27 : Operation 1012 [2/2] (5.43ns)   --->   "%tmp_82 = fcmp ogt float %conv_out_load_29, %select_ln29_28" [maxpool/max_pool.cpp:29]   --->   Operation 1012 'fcmp' 'tmp_82' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1013 [1/2] (3.25ns)   --->   "%conv_out_load_33 = load float* %conv_out_addr_33, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1013 'load' 'conv_out_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_27 : Operation 1014 [2/2] (3.25ns)   --->   "%conv_out_load_37 = load float* %conv_out_addr_37, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1014 'load' 'conv_out_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_27 : Operation 1015 [2/2] (3.25ns)   --->   "%conv_out_load_41 = load float* %conv_out_addr_41, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1015 'load' 'conv_out_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 28 <SV = 27> <Delay = 8.68>
ST_28 : Operation 1016 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_36 = add i13 138, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 1016 'add' 'add_ln29_36' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1017 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_37 = add i13 %zext_ln13, %add_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 1017 'add' 'add_ln29_37' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1018 [1/1] (0.00ns)   --->   "%sext_ln29_15 = sext i13 %add_ln29_37 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1018 'sext' 'sext_ln29_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1019 [1/1] (0.00ns)   --->   "%conv_out_addr_45 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_15" [maxpool/max_pool.cpp:29]   --->   Operation 1019 'getelementptr' 'conv_out_addr_45' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1020 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_39 = add i13 150, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 1020 'add' 'add_ln29_39' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1021 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_40 = add i13 %zext_ln13, %add_ln29_39" [maxpool/max_pool.cpp:29]   --->   Operation 1021 'add' 'add_ln29_40' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1022 [1/1] (0.00ns)   --->   "%sext_ln29_16 = sext i13 %add_ln29_40 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1022 'sext' 'sext_ln29_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1023 [1/1] (0.00ns)   --->   "%conv_out_addr_49 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 1023 'getelementptr' 'conv_out_addr_49' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1024 [1/1] (0.00ns)   --->   "%bitcast_ln29_43 = bitcast float %conv_out_load_25 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1024 'bitcast' 'bitcast_ln29_43' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1025 [1/1] (0.00ns)   --->   "%tmp_69 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_43, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1025 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1026 [1/1] (0.00ns)   --->   "%trunc_ln29_51 = trunc i32 %bitcast_ln29_43 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1026 'trunc' 'trunc_ln29_51' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1027 [1/1] (0.00ns)   --->   "%bitcast_ln29_44 = bitcast float %select_ln29_24 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1027 'bitcast' 'bitcast_ln29_44' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1028 [1/1] (0.00ns)   --->   "%tmp_70 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_44, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1028 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1029 [1/1] (0.00ns)   --->   "%trunc_ln29_52 = trunc i32 %bitcast_ln29_44 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1029 'trunc' 'trunc_ln29_52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1030 [1/1] (1.55ns)   --->   "%icmp_ln29_86 = icmp ne i8 %tmp_69, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1030 'icmp' 'icmp_ln29_86' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1031 [1/1] (2.44ns)   --->   "%icmp_ln29_87 = icmp eq i23 %trunc_ln29_51, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1031 'icmp' 'icmp_ln29_87' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_44)   --->   "%or_ln29_43 = or i1 %icmp_ln29_87, %icmp_ln29_86" [maxpool/max_pool.cpp:29]   --->   Operation 1032 'or' 'or_ln29_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1033 [1/1] (1.55ns)   --->   "%icmp_ln29_88 = icmp ne i8 %tmp_70, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1033 'icmp' 'icmp_ln29_88' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1034 [1/1] (2.44ns)   --->   "%icmp_ln29_89 = icmp eq i23 %trunc_ln29_52, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1034 'icmp' 'icmp_ln29_89' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_44)   --->   "%or_ln29_44 = or i1 %icmp_ln29_89, %icmp_ln29_88" [maxpool/max_pool.cpp:29]   --->   Operation 1035 'or' 'or_ln29_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_44)   --->   "%and_ln29_43 = and i1 %or_ln29_43, %or_ln29_44" [maxpool/max_pool.cpp:29]   --->   Operation 1036 'and' 'and_ln29_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1037 [1/2] (5.43ns)   --->   "%tmp_71 = fcmp ogt float %conv_out_load_25, %select_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 1037 'fcmp' 'tmp_71' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1038 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_44 = and i1 %and_ln29_43, %tmp_71" [maxpool/max_pool.cpp:29]   --->   Operation 1038 'and' 'and_ln29_44' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1039 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_25 = select i1 %and_ln29_44, float %conv_out_load_25, float %select_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 1039 'select' 'select_ln29_25' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1040 [1/1] (0.00ns)   --->   "%bitcast_ln29_50 = bitcast float %conv_out_load_29 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1040 'bitcast' 'bitcast_ln29_50' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1041 [1/1] (0.00ns)   --->   "%tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_50, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1041 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1042 [1/1] (0.00ns)   --->   "%trunc_ln29_58 = trunc i32 %bitcast_ln29_50 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1042 'trunc' 'trunc_ln29_58' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1043 [1/1] (0.00ns)   --->   "%bitcast_ln29_51 = bitcast float %select_ln29_28 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1043 'bitcast' 'bitcast_ln29_51' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1044 [1/1] (0.00ns)   --->   "%tmp_81 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_51, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1044 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1045 [1/1] (0.00ns)   --->   "%trunc_ln29_59 = trunc i32 %bitcast_ln29_51 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1045 'trunc' 'trunc_ln29_59' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1046 [1/1] (1.55ns)   --->   "%icmp_ln29_100 = icmp ne i8 %tmp_80, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1046 'icmp' 'icmp_ln29_100' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1047 [1/1] (2.44ns)   --->   "%icmp_ln29_101 = icmp eq i23 %trunc_ln29_58, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1047 'icmp' 'icmp_ln29_101' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_51)   --->   "%or_ln29_50 = or i1 %icmp_ln29_101, %icmp_ln29_100" [maxpool/max_pool.cpp:29]   --->   Operation 1048 'or' 'or_ln29_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1049 [1/1] (1.55ns)   --->   "%icmp_ln29_102 = icmp ne i8 %tmp_81, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1049 'icmp' 'icmp_ln29_102' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1050 [1/1] (2.44ns)   --->   "%icmp_ln29_103 = icmp eq i23 %trunc_ln29_59, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1050 'icmp' 'icmp_ln29_103' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_51)   --->   "%or_ln29_51 = or i1 %icmp_ln29_103, %icmp_ln29_102" [maxpool/max_pool.cpp:29]   --->   Operation 1051 'or' 'or_ln29_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_51)   --->   "%and_ln29_50 = and i1 %or_ln29_50, %or_ln29_51" [maxpool/max_pool.cpp:29]   --->   Operation 1052 'and' 'and_ln29_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1053 [1/2] (5.43ns)   --->   "%tmp_82 = fcmp ogt float %conv_out_load_29, %select_ln29_28" [maxpool/max_pool.cpp:29]   --->   Operation 1053 'fcmp' 'tmp_82' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1054 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_51 = and i1 %and_ln29_50, %tmp_82" [maxpool/max_pool.cpp:29]   --->   Operation 1054 'and' 'and_ln29_51' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1055 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_29 = select i1 %and_ln29_51, float %conv_out_load_29, float %select_ln29_28" [maxpool/max_pool.cpp:29]   --->   Operation 1055 'select' 'select_ln29_29' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1056 [2/2] (5.43ns)   --->   "%tmp_93 = fcmp ogt float %conv_out_load_33, %select_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 1056 'fcmp' 'tmp_93' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1057 [1/2] (3.25ns)   --->   "%conv_out_load_37 = load float* %conv_out_addr_37, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1057 'load' 'conv_out_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_28 : Operation 1058 [2/2] (5.43ns)   --->   "%tmp_104 = fcmp ogt float %conv_out_load_37, %select_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 1058 'fcmp' 'tmp_104' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1059 [1/2] (3.25ns)   --->   "%conv_out_load_41 = load float* %conv_out_addr_41, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1059 'load' 'conv_out_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_28 : Operation 1060 [2/2] (3.25ns)   --->   "%conv_out_load_45 = load float* %conv_out_addr_45, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1060 'load' 'conv_out_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_28 : Operation 1061 [2/2] (3.25ns)   --->   "%conv_out_load_49 = load float* %conv_out_addr_49, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1061 'load' 'conv_out_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 29 <SV = 28> <Delay = 8.68>
ST_29 : Operation 1062 [1/1] (0.00ns)   --->   "%bitcast_ln29_57 = bitcast float %conv_out_load_33 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1062 'bitcast' 'bitcast_ln29_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1063 [1/1] (0.00ns)   --->   "%tmp_91 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_57, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1063 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1064 [1/1] (0.00ns)   --->   "%trunc_ln29_65 = trunc i32 %bitcast_ln29_57 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1064 'trunc' 'trunc_ln29_65' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1065 [1/1] (0.00ns)   --->   "%bitcast_ln29_58 = bitcast float %select_ln29_32 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1065 'bitcast' 'bitcast_ln29_58' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1066 [1/1] (0.00ns)   --->   "%tmp_92 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_58, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1066 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1067 [1/1] (0.00ns)   --->   "%trunc_ln29_66 = trunc i32 %bitcast_ln29_58 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1067 'trunc' 'trunc_ln29_66' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1068 [1/1] (1.55ns)   --->   "%icmp_ln29_114 = icmp ne i8 %tmp_91, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1068 'icmp' 'icmp_ln29_114' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1069 [1/1] (2.44ns)   --->   "%icmp_ln29_115 = icmp eq i23 %trunc_ln29_65, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1069 'icmp' 'icmp_ln29_115' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_58)   --->   "%or_ln29_57 = or i1 %icmp_ln29_115, %icmp_ln29_114" [maxpool/max_pool.cpp:29]   --->   Operation 1070 'or' 'or_ln29_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1071 [1/1] (1.55ns)   --->   "%icmp_ln29_116 = icmp ne i8 %tmp_92, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1071 'icmp' 'icmp_ln29_116' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1072 [1/1] (2.44ns)   --->   "%icmp_ln29_117 = icmp eq i23 %trunc_ln29_66, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1072 'icmp' 'icmp_ln29_117' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_58)   --->   "%or_ln29_58 = or i1 %icmp_ln29_117, %icmp_ln29_116" [maxpool/max_pool.cpp:29]   --->   Operation 1073 'or' 'or_ln29_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_58)   --->   "%and_ln29_57 = and i1 %or_ln29_57, %or_ln29_58" [maxpool/max_pool.cpp:29]   --->   Operation 1074 'and' 'and_ln29_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1075 [1/2] (5.43ns)   --->   "%tmp_93 = fcmp ogt float %conv_out_load_33, %select_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 1075 'fcmp' 'tmp_93' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1076 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_58 = and i1 %and_ln29_57, %tmp_93" [maxpool/max_pool.cpp:29]   --->   Operation 1076 'and' 'and_ln29_58' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1077 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_33 = select i1 %and_ln29_58, float %conv_out_load_33, float %select_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 1077 'select' 'select_ln29_33' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1078 [1/1] (0.00ns)   --->   "%bitcast_ln29_64 = bitcast float %conv_out_load_37 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1078 'bitcast' 'bitcast_ln29_64' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1079 [1/1] (0.00ns)   --->   "%tmp_102 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_64, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1079 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1080 [1/1] (0.00ns)   --->   "%trunc_ln29_72 = trunc i32 %bitcast_ln29_64 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1080 'trunc' 'trunc_ln29_72' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1081 [1/1] (0.00ns)   --->   "%bitcast_ln29_65 = bitcast float %select_ln29_36 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1081 'bitcast' 'bitcast_ln29_65' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1082 [1/1] (0.00ns)   --->   "%tmp_103 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_65, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1082 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1083 [1/1] (0.00ns)   --->   "%trunc_ln29_73 = trunc i32 %bitcast_ln29_65 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1083 'trunc' 'trunc_ln29_73' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1084 [1/1] (1.55ns)   --->   "%icmp_ln29_128 = icmp ne i8 %tmp_102, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1084 'icmp' 'icmp_ln29_128' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1085 [1/1] (2.44ns)   --->   "%icmp_ln29_129 = icmp eq i23 %trunc_ln29_72, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1085 'icmp' 'icmp_ln29_129' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_65)   --->   "%or_ln29_64 = or i1 %icmp_ln29_129, %icmp_ln29_128" [maxpool/max_pool.cpp:29]   --->   Operation 1086 'or' 'or_ln29_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1087 [1/1] (1.55ns)   --->   "%icmp_ln29_130 = icmp ne i8 %tmp_103, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1087 'icmp' 'icmp_ln29_130' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1088 [1/1] (2.44ns)   --->   "%icmp_ln29_131 = icmp eq i23 %trunc_ln29_73, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1088 'icmp' 'icmp_ln29_131' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_65)   --->   "%or_ln29_65 = or i1 %icmp_ln29_131, %icmp_ln29_130" [maxpool/max_pool.cpp:29]   --->   Operation 1089 'or' 'or_ln29_65' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_65)   --->   "%and_ln29_64 = and i1 %or_ln29_64, %or_ln29_65" [maxpool/max_pool.cpp:29]   --->   Operation 1090 'and' 'and_ln29_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1091 [1/2] (5.43ns)   --->   "%tmp_104 = fcmp ogt float %conv_out_load_37, %select_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 1091 'fcmp' 'tmp_104' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1092 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_65 = and i1 %and_ln29_64, %tmp_104" [maxpool/max_pool.cpp:29]   --->   Operation 1092 'and' 'and_ln29_65' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1093 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_37 = select i1 %and_ln29_65, float %conv_out_load_37, float %select_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 1093 'select' 'select_ln29_37' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1094 [2/2] (5.43ns)   --->   "%tmp_115 = fcmp ogt float %conv_out_load_41, %select_ln29_40" [maxpool/max_pool.cpp:29]   --->   Operation 1094 'fcmp' 'tmp_115' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1095 [1/2] (3.25ns)   --->   "%conv_out_load_45 = load float* %conv_out_addr_45, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1095 'load' 'conv_out_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_29 : Operation 1096 [2/2] (5.43ns)   --->   "%tmp_126 = fcmp ogt float %conv_out_load_45, %select_ln29_44" [maxpool/max_pool.cpp:29]   --->   Operation 1096 'fcmp' 'tmp_126' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1097 [1/2] (3.25ns)   --->   "%conv_out_load_49 = load float* %conv_out_addr_49, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1097 'load' 'conv_out_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_29 : Operation 1098 [1/1] (0.00ns)   --->   "%or_ln29_285 = or i10 %mul_ln29_4, 1" [maxpool/max_pool.cpp:29]   --->   Operation 1098 'or' 'or_ln29_285' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1099 [1/1] (0.00ns)   --->   "%p_shl22_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %or_ln29_285, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 1099 'bitconcatenate' 'p_shl22_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1100 [1/1] (0.00ns)   --->   "%tmp_450 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %or_ln29_285, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 1100 'bitconcatenate' 'tmp_450' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1101 [1/1] (0.00ns)   --->   "%zext_ln29_20 = zext i11 %tmp_450 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 1101 'zext' 'zext_ln29_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_4 = sub i13 %p_shl22_cast, %zext_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 1102 'sub' 'sub_ln29_4' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1103 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_91 = add i13 %zext_ln13, %sub_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 1103 'add' 'add_ln29_91' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1104 [1/1] (0.00ns)   --->   "%zext_ln29_21 = zext i13 %add_ln29_91 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1104 'zext' 'zext_ln29_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1105 [1/1] (0.00ns)   --->   "%conv_out_addr_53 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_21" [maxpool/max_pool.cpp:29]   --->   Operation 1105 'getelementptr' 'conv_out_addr_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1106 [1/1] (0.00ns)   --->   "%or_ln29_287 = or i10 %mul_ln29_4, 3" [maxpool/max_pool.cpp:29]   --->   Operation 1106 'or' 'or_ln29_287' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1107 [1/1] (0.00ns)   --->   "%p_shl18_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %or_ln29_287, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 1107 'bitconcatenate' 'p_shl18_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1108 [1/1] (0.00ns)   --->   "%tmp_452 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %or_ln29_287, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 1108 'bitconcatenate' 'tmp_452' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1109 [1/1] (0.00ns)   --->   "%zext_ln29_24 = zext i11 %tmp_452 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 1109 'zext' 'zext_ln29_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_6 = sub i13 %p_shl18_cast, %zext_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 1110 'sub' 'sub_ln29_6' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1111 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_93 = add i13 %zext_ln13, %sub_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 1111 'add' 'add_ln29_93' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1112 [1/1] (0.00ns)   --->   "%zext_ln29_25 = zext i13 %add_ln29_93 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1112 'zext' 'zext_ln29_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1113 [1/1] (0.00ns)   --->   "%conv_out_addr_57 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_25" [maxpool/max_pool.cpp:29]   --->   Operation 1113 'getelementptr' 'conv_out_addr_57' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1114 [2/2] (3.25ns)   --->   "%conv_out_load_53 = load float* %conv_out_addr_53, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1114 'load' 'conv_out_load_53' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_29 : Operation 1115 [2/2] (3.25ns)   --->   "%conv_out_load_57 = load float* %conv_out_addr_57, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1115 'load' 'conv_out_load_57' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 30 <SV = 29> <Delay = 8.68>
ST_30 : Operation 1116 [1/1] (0.00ns)   --->   "%bitcast_ln29_71 = bitcast float %conv_out_load_41 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1116 'bitcast' 'bitcast_ln29_71' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1117 [1/1] (0.00ns)   --->   "%tmp_113 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_71, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1117 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1118 [1/1] (0.00ns)   --->   "%trunc_ln29_79 = trunc i32 %bitcast_ln29_71 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1118 'trunc' 'trunc_ln29_79' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1119 [1/1] (0.00ns)   --->   "%bitcast_ln29_72 = bitcast float %select_ln29_40 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1119 'bitcast' 'bitcast_ln29_72' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1120 [1/1] (0.00ns)   --->   "%tmp_114 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_72, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1120 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1121 [1/1] (0.00ns)   --->   "%trunc_ln29_80 = trunc i32 %bitcast_ln29_72 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1121 'trunc' 'trunc_ln29_80' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1122 [1/1] (1.55ns)   --->   "%icmp_ln29_142 = icmp ne i8 %tmp_113, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1122 'icmp' 'icmp_ln29_142' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1123 [1/1] (2.44ns)   --->   "%icmp_ln29_143 = icmp eq i23 %trunc_ln29_79, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1123 'icmp' 'icmp_ln29_143' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_72)   --->   "%or_ln29_71 = or i1 %icmp_ln29_143, %icmp_ln29_142" [maxpool/max_pool.cpp:29]   --->   Operation 1124 'or' 'or_ln29_71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1125 [1/1] (1.55ns)   --->   "%icmp_ln29_144 = icmp ne i8 %tmp_114, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1125 'icmp' 'icmp_ln29_144' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1126 [1/1] (2.44ns)   --->   "%icmp_ln29_145 = icmp eq i23 %trunc_ln29_80, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1126 'icmp' 'icmp_ln29_145' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_72)   --->   "%or_ln29_72 = or i1 %icmp_ln29_145, %icmp_ln29_144" [maxpool/max_pool.cpp:29]   --->   Operation 1127 'or' 'or_ln29_72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_72)   --->   "%and_ln29_71 = and i1 %or_ln29_71, %or_ln29_72" [maxpool/max_pool.cpp:29]   --->   Operation 1128 'and' 'and_ln29_71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1129 [1/2] (5.43ns)   --->   "%tmp_115 = fcmp ogt float %conv_out_load_41, %select_ln29_40" [maxpool/max_pool.cpp:29]   --->   Operation 1129 'fcmp' 'tmp_115' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1130 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_72 = and i1 %and_ln29_71, %tmp_115" [maxpool/max_pool.cpp:29]   --->   Operation 1130 'and' 'and_ln29_72' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1131 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_41 = select i1 %and_ln29_72, float %conv_out_load_41, float %select_ln29_40" [maxpool/max_pool.cpp:29]   --->   Operation 1131 'select' 'select_ln29_41' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1132 [1/1] (0.00ns)   --->   "%bitcast_ln29_78 = bitcast float %conv_out_load_45 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1132 'bitcast' 'bitcast_ln29_78' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1133 [1/1] (0.00ns)   --->   "%tmp_124 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_78, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1133 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1134 [1/1] (0.00ns)   --->   "%trunc_ln29_86 = trunc i32 %bitcast_ln29_78 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1134 'trunc' 'trunc_ln29_86' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1135 [1/1] (0.00ns)   --->   "%bitcast_ln29_79 = bitcast float %select_ln29_44 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1135 'bitcast' 'bitcast_ln29_79' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1136 [1/1] (0.00ns)   --->   "%tmp_125 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_79, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1136 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1137 [1/1] (0.00ns)   --->   "%trunc_ln29_87 = trunc i32 %bitcast_ln29_79 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1137 'trunc' 'trunc_ln29_87' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1138 [1/1] (1.55ns)   --->   "%icmp_ln29_156 = icmp ne i8 %tmp_124, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1138 'icmp' 'icmp_ln29_156' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1139 [1/1] (2.44ns)   --->   "%icmp_ln29_157 = icmp eq i23 %trunc_ln29_86, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1139 'icmp' 'icmp_ln29_157' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_79)   --->   "%or_ln29_78 = or i1 %icmp_ln29_157, %icmp_ln29_156" [maxpool/max_pool.cpp:29]   --->   Operation 1140 'or' 'or_ln29_78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1141 [1/1] (1.55ns)   --->   "%icmp_ln29_158 = icmp ne i8 %tmp_125, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1141 'icmp' 'icmp_ln29_158' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1142 [1/1] (2.44ns)   --->   "%icmp_ln29_159 = icmp eq i23 %trunc_ln29_87, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1142 'icmp' 'icmp_ln29_159' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_79)   --->   "%or_ln29_79 = or i1 %icmp_ln29_159, %icmp_ln29_158" [maxpool/max_pool.cpp:29]   --->   Operation 1143 'or' 'or_ln29_79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_79)   --->   "%and_ln29_78 = and i1 %or_ln29_78, %or_ln29_79" [maxpool/max_pool.cpp:29]   --->   Operation 1144 'and' 'and_ln29_78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1145 [1/2] (5.43ns)   --->   "%tmp_126 = fcmp ogt float %conv_out_load_45, %select_ln29_44" [maxpool/max_pool.cpp:29]   --->   Operation 1145 'fcmp' 'tmp_126' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1146 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_79 = and i1 %and_ln29_78, %tmp_126" [maxpool/max_pool.cpp:29]   --->   Operation 1146 'and' 'and_ln29_79' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1147 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_45 = select i1 %and_ln29_79, float %conv_out_load_45, float %select_ln29_44" [maxpool/max_pool.cpp:29]   --->   Operation 1147 'select' 'select_ln29_45' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1148 [2/2] (5.43ns)   --->   "%tmp_137 = fcmp ogt float %conv_out_load_49, %select_ln29_48" [maxpool/max_pool.cpp:29]   --->   Operation 1148 'fcmp' 'tmp_137' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1149 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_95 = add i13 30, %trunc_ln29_99" [maxpool/max_pool.cpp:29]   --->   Operation 1149 'add' 'add_ln29_95' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1150 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_96 = add i13 %zext_ln13, %add_ln29_95" [maxpool/max_pool.cpp:29]   --->   Operation 1150 'add' 'add_ln29_96' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1151 [1/1] (0.00ns)   --->   "%sext_ln29_43 = sext i13 %add_ln29_96 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1151 'sext' 'sext_ln29_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1152 [1/1] (0.00ns)   --->   "%conv_out_addr_61 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_43" [maxpool/max_pool.cpp:29]   --->   Operation 1152 'getelementptr' 'conv_out_addr_61' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_99 = add i13 42, %trunc_ln29_99" [maxpool/max_pool.cpp:29]   --->   Operation 1153 'add' 'add_ln29_99' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1154 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_100 = add i13 %zext_ln13, %add_ln29_99" [maxpool/max_pool.cpp:29]   --->   Operation 1154 'add' 'add_ln29_100' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1155 [1/1] (0.00ns)   --->   "%sext_ln29_45 = sext i13 %add_ln29_100 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1155 'sext' 'sext_ln29_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1156 [1/1] (0.00ns)   --->   "%conv_out_addr_65 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_45" [maxpool/max_pool.cpp:29]   --->   Operation 1156 'getelementptr' 'conv_out_addr_65' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1157 [1/2] (3.25ns)   --->   "%conv_out_load_53 = load float* %conv_out_addr_53, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1157 'load' 'conv_out_load_53' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_30 : Operation 1158 [2/2] (5.43ns)   --->   "%tmp_148 = fcmp ogt float %conv_out_load_53, %select_ln29_52" [maxpool/max_pool.cpp:29]   --->   Operation 1158 'fcmp' 'tmp_148' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1159 [1/2] (3.25ns)   --->   "%conv_out_load_57 = load float* %conv_out_addr_57, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1159 'load' 'conv_out_load_57' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_30 : Operation 1160 [2/2] (3.25ns)   --->   "%conv_out_load_61 = load float* %conv_out_addr_61, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1160 'load' 'conv_out_load_61' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_30 : Operation 1161 [2/2] (3.25ns)   --->   "%conv_out_load_65 = load float* %conv_out_addr_65, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1161 'load' 'conv_out_load_65' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 31 <SV = 30> <Delay = 8.68>
ST_31 : Operation 1162 [1/1] (0.00ns)   --->   "%bitcast_ln29_85 = bitcast float %conv_out_load_49 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1162 'bitcast' 'bitcast_ln29_85' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1163 [1/1] (0.00ns)   --->   "%tmp_135 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_85, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1163 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1164 [1/1] (0.00ns)   --->   "%trunc_ln29_93 = trunc i32 %bitcast_ln29_85 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1164 'trunc' 'trunc_ln29_93' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1165 [1/1] (0.00ns)   --->   "%bitcast_ln29_86 = bitcast float %select_ln29_48 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1165 'bitcast' 'bitcast_ln29_86' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1166 [1/1] (0.00ns)   --->   "%tmp_136 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_86, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1166 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1167 [1/1] (0.00ns)   --->   "%trunc_ln29_94 = trunc i32 %bitcast_ln29_86 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1167 'trunc' 'trunc_ln29_94' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1168 [1/1] (1.55ns)   --->   "%icmp_ln29_170 = icmp ne i8 %tmp_135, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1168 'icmp' 'icmp_ln29_170' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1169 [1/1] (2.44ns)   --->   "%icmp_ln29_171 = icmp eq i23 %trunc_ln29_93, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1169 'icmp' 'icmp_ln29_171' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_86)   --->   "%or_ln29_85 = or i1 %icmp_ln29_171, %icmp_ln29_170" [maxpool/max_pool.cpp:29]   --->   Operation 1170 'or' 'or_ln29_85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1171 [1/1] (1.55ns)   --->   "%icmp_ln29_172 = icmp ne i8 %tmp_136, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1171 'icmp' 'icmp_ln29_172' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1172 [1/1] (2.44ns)   --->   "%icmp_ln29_173 = icmp eq i23 %trunc_ln29_94, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1172 'icmp' 'icmp_ln29_173' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_86)   --->   "%or_ln29_86 = or i1 %icmp_ln29_173, %icmp_ln29_172" [maxpool/max_pool.cpp:29]   --->   Operation 1173 'or' 'or_ln29_86' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_86)   --->   "%and_ln29_85 = and i1 %or_ln29_85, %or_ln29_86" [maxpool/max_pool.cpp:29]   --->   Operation 1174 'and' 'and_ln29_85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1175 [1/2] (5.43ns)   --->   "%tmp_137 = fcmp ogt float %conv_out_load_49, %select_ln29_48" [maxpool/max_pool.cpp:29]   --->   Operation 1175 'fcmp' 'tmp_137' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1176 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_86 = and i1 %and_ln29_85, %tmp_137" [maxpool/max_pool.cpp:29]   --->   Operation 1176 'and' 'and_ln29_86' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1177 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_49 = select i1 %and_ln29_86, float %conv_out_load_49, float %select_ln29_48" [maxpool/max_pool.cpp:29]   --->   Operation 1177 'select' 'select_ln29_49' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_102 = add i13 54, %trunc_ln29_99" [maxpool/max_pool.cpp:29]   --->   Operation 1178 'add' 'add_ln29_102' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1179 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_103 = add i13 %zext_ln13, %add_ln29_102" [maxpool/max_pool.cpp:29]   --->   Operation 1179 'add' 'add_ln29_103' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1180 [1/1] (0.00ns)   --->   "%sext_ln29_46 = sext i13 %add_ln29_103 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1180 'sext' 'sext_ln29_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1181 [1/1] (0.00ns)   --->   "%conv_out_addr_69 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 1181 'getelementptr' 'conv_out_addr_69' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_106 = add i13 66, %trunc_ln29_99" [maxpool/max_pool.cpp:29]   --->   Operation 1182 'add' 'add_ln29_106' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1183 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_107 = add i13 %zext_ln13, %add_ln29_106" [maxpool/max_pool.cpp:29]   --->   Operation 1183 'add' 'add_ln29_107' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1184 [1/1] (0.00ns)   --->   "%sext_ln29_48 = sext i13 %add_ln29_107 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1184 'sext' 'sext_ln29_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1185 [1/1] (0.00ns)   --->   "%conv_out_addr_73 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_48" [maxpool/max_pool.cpp:29]   --->   Operation 1185 'getelementptr' 'conv_out_addr_73' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1186 [1/1] (0.00ns)   --->   "%bitcast_ln29_92 = bitcast float %conv_out_load_53 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1186 'bitcast' 'bitcast_ln29_92' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1187 [1/1] (0.00ns)   --->   "%tmp_146 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_92, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1187 'partselect' 'tmp_146' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1188 [1/1] (0.00ns)   --->   "%trunc_ln29_108 = trunc i32 %bitcast_ln29_92 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1188 'trunc' 'trunc_ln29_108' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1189 [1/1] (0.00ns)   --->   "%bitcast_ln29_93 = bitcast float %select_ln29_52 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1189 'bitcast' 'bitcast_ln29_93' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1190 [1/1] (0.00ns)   --->   "%tmp_147 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_93, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1190 'partselect' 'tmp_147' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1191 [1/1] (0.00ns)   --->   "%trunc_ln29_109 = trunc i32 %bitcast_ln29_93 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1191 'trunc' 'trunc_ln29_109' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1192 [1/1] (1.55ns)   --->   "%icmp_ln29_184 = icmp ne i8 %tmp_146, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1192 'icmp' 'icmp_ln29_184' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1193 [1/1] (2.44ns)   --->   "%icmp_ln29_185 = icmp eq i23 %trunc_ln29_108, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1193 'icmp' 'icmp_ln29_185' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_93)   --->   "%or_ln29_92 = or i1 %icmp_ln29_185, %icmp_ln29_184" [maxpool/max_pool.cpp:29]   --->   Operation 1194 'or' 'or_ln29_92' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1195 [1/1] (1.55ns)   --->   "%icmp_ln29_186 = icmp ne i8 %tmp_147, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1195 'icmp' 'icmp_ln29_186' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1196 [1/1] (2.44ns)   --->   "%icmp_ln29_187 = icmp eq i23 %trunc_ln29_109, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1196 'icmp' 'icmp_ln29_187' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_93)   --->   "%or_ln29_93 = or i1 %icmp_ln29_187, %icmp_ln29_186" [maxpool/max_pool.cpp:29]   --->   Operation 1197 'or' 'or_ln29_93' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_93)   --->   "%and_ln29_92 = and i1 %or_ln29_92, %or_ln29_93" [maxpool/max_pool.cpp:29]   --->   Operation 1198 'and' 'and_ln29_92' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1199 [1/2] (5.43ns)   --->   "%tmp_148 = fcmp ogt float %conv_out_load_53, %select_ln29_52" [maxpool/max_pool.cpp:29]   --->   Operation 1199 'fcmp' 'tmp_148' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1200 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_93 = and i1 %and_ln29_92, %tmp_148" [maxpool/max_pool.cpp:29]   --->   Operation 1200 'and' 'and_ln29_93' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1201 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_53 = select i1 %and_ln29_93, float %conv_out_load_53, float %select_ln29_52" [maxpool/max_pool.cpp:29]   --->   Operation 1201 'select' 'select_ln29_53' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1202 [2/2] (5.43ns)   --->   "%tmp_159 = fcmp ogt float %conv_out_load_57, %select_ln29_56" [maxpool/max_pool.cpp:29]   --->   Operation 1202 'fcmp' 'tmp_159' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1203 [1/2] (3.25ns)   --->   "%conv_out_load_61 = load float* %conv_out_addr_61, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1203 'load' 'conv_out_load_61' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_31 : Operation 1204 [2/2] (5.43ns)   --->   "%tmp_170 = fcmp ogt float %conv_out_load_61, %select_ln29_60" [maxpool/max_pool.cpp:29]   --->   Operation 1204 'fcmp' 'tmp_170' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1205 [1/2] (3.25ns)   --->   "%conv_out_load_65 = load float* %conv_out_addr_65, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1205 'load' 'conv_out_load_65' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_31 : Operation 1206 [2/2] (3.25ns)   --->   "%conv_out_load_69 = load float* %conv_out_addr_69, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1206 'load' 'conv_out_load_69' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_31 : Operation 1207 [2/2] (3.25ns)   --->   "%conv_out_load_73 = load float* %conv_out_addr_73, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1207 'load' 'conv_out_load_73' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 32 <SV = 31> <Delay = 8.68>
ST_32 : Operation 1208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_109 = add i13 78, %trunc_ln29_99" [maxpool/max_pool.cpp:29]   --->   Operation 1208 'add' 'add_ln29_109' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1209 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_110 = add i13 %zext_ln13, %add_ln29_109" [maxpool/max_pool.cpp:29]   --->   Operation 1209 'add' 'add_ln29_110' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1210 [1/1] (0.00ns)   --->   "%sext_ln29_49 = sext i13 %add_ln29_110 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1210 'sext' 'sext_ln29_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1211 [1/1] (0.00ns)   --->   "%conv_out_addr_77 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_49" [maxpool/max_pool.cpp:29]   --->   Operation 1211 'getelementptr' 'conv_out_addr_77' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_113 = add i13 90, %trunc_ln29_99" [maxpool/max_pool.cpp:29]   --->   Operation 1212 'add' 'add_ln29_113' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1213 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_114 = add i13 %zext_ln13, %add_ln29_113" [maxpool/max_pool.cpp:29]   --->   Operation 1213 'add' 'add_ln29_114' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1214 [1/1] (0.00ns)   --->   "%sext_ln29_51 = sext i13 %add_ln29_114 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1214 'sext' 'sext_ln29_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1215 [1/1] (0.00ns)   --->   "%conv_out_addr_81 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_51" [maxpool/max_pool.cpp:29]   --->   Operation 1215 'getelementptr' 'conv_out_addr_81' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1216 [1/1] (0.00ns)   --->   "%bitcast_ln29_99 = bitcast float %conv_out_load_57 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1216 'bitcast' 'bitcast_ln29_99' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1217 [1/1] (0.00ns)   --->   "%tmp_157 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_99, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1217 'partselect' 'tmp_157' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1218 [1/1] (0.00ns)   --->   "%trunc_ln29_115 = trunc i32 %bitcast_ln29_99 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1218 'trunc' 'trunc_ln29_115' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1219 [1/1] (0.00ns)   --->   "%bitcast_ln29_100 = bitcast float %select_ln29_56 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1219 'bitcast' 'bitcast_ln29_100' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1220 [1/1] (0.00ns)   --->   "%tmp_158 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_100, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1220 'partselect' 'tmp_158' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1221 [1/1] (0.00ns)   --->   "%trunc_ln29_116 = trunc i32 %bitcast_ln29_100 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1221 'trunc' 'trunc_ln29_116' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1222 [1/1] (1.55ns)   --->   "%icmp_ln29_198 = icmp ne i8 %tmp_157, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1222 'icmp' 'icmp_ln29_198' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1223 [1/1] (2.44ns)   --->   "%icmp_ln29_199 = icmp eq i23 %trunc_ln29_115, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1223 'icmp' 'icmp_ln29_199' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_100)   --->   "%or_ln29_99 = or i1 %icmp_ln29_199, %icmp_ln29_198" [maxpool/max_pool.cpp:29]   --->   Operation 1224 'or' 'or_ln29_99' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1225 [1/1] (1.55ns)   --->   "%icmp_ln29_200 = icmp ne i8 %tmp_158, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1225 'icmp' 'icmp_ln29_200' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1226 [1/1] (2.44ns)   --->   "%icmp_ln29_201 = icmp eq i23 %trunc_ln29_116, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1226 'icmp' 'icmp_ln29_201' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_100)   --->   "%or_ln29_100 = or i1 %icmp_ln29_201, %icmp_ln29_200" [maxpool/max_pool.cpp:29]   --->   Operation 1227 'or' 'or_ln29_100' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_100)   --->   "%and_ln29_99 = and i1 %or_ln29_99, %or_ln29_100" [maxpool/max_pool.cpp:29]   --->   Operation 1228 'and' 'and_ln29_99' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1229 [1/2] (5.43ns)   --->   "%tmp_159 = fcmp ogt float %conv_out_load_57, %select_ln29_56" [maxpool/max_pool.cpp:29]   --->   Operation 1229 'fcmp' 'tmp_159' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1230 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_100 = and i1 %and_ln29_99, %tmp_159" [maxpool/max_pool.cpp:29]   --->   Operation 1230 'and' 'and_ln29_100' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1231 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_57 = select i1 %and_ln29_100, float %conv_out_load_57, float %select_ln29_56" [maxpool/max_pool.cpp:29]   --->   Operation 1231 'select' 'select_ln29_57' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1232 [1/1] (0.00ns)   --->   "%bitcast_ln29_106 = bitcast float %conv_out_load_61 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1232 'bitcast' 'bitcast_ln29_106' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1233 [1/1] (0.00ns)   --->   "%tmp_168 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_106, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1233 'partselect' 'tmp_168' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1234 [1/1] (0.00ns)   --->   "%trunc_ln29_122 = trunc i32 %bitcast_ln29_106 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1234 'trunc' 'trunc_ln29_122' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1235 [1/1] (0.00ns)   --->   "%bitcast_ln29_107 = bitcast float %select_ln29_60 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1235 'bitcast' 'bitcast_ln29_107' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1236 [1/1] (0.00ns)   --->   "%tmp_169 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_107, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1236 'partselect' 'tmp_169' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1237 [1/1] (0.00ns)   --->   "%trunc_ln29_123 = trunc i32 %bitcast_ln29_107 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1237 'trunc' 'trunc_ln29_123' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1238 [1/1] (1.55ns)   --->   "%icmp_ln29_212 = icmp ne i8 %tmp_168, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1238 'icmp' 'icmp_ln29_212' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1239 [1/1] (2.44ns)   --->   "%icmp_ln29_213 = icmp eq i23 %trunc_ln29_122, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1239 'icmp' 'icmp_ln29_213' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_107)   --->   "%or_ln29_106 = or i1 %icmp_ln29_213, %icmp_ln29_212" [maxpool/max_pool.cpp:29]   --->   Operation 1240 'or' 'or_ln29_106' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1241 [1/1] (1.55ns)   --->   "%icmp_ln29_214 = icmp ne i8 %tmp_169, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1241 'icmp' 'icmp_ln29_214' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1242 [1/1] (2.44ns)   --->   "%icmp_ln29_215 = icmp eq i23 %trunc_ln29_123, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1242 'icmp' 'icmp_ln29_215' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_107)   --->   "%or_ln29_107 = or i1 %icmp_ln29_215, %icmp_ln29_214" [maxpool/max_pool.cpp:29]   --->   Operation 1243 'or' 'or_ln29_107' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_107)   --->   "%and_ln29_106 = and i1 %or_ln29_106, %or_ln29_107" [maxpool/max_pool.cpp:29]   --->   Operation 1244 'and' 'and_ln29_106' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1245 [1/2] (5.43ns)   --->   "%tmp_170 = fcmp ogt float %conv_out_load_61, %select_ln29_60" [maxpool/max_pool.cpp:29]   --->   Operation 1245 'fcmp' 'tmp_170' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1246 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_107 = and i1 %and_ln29_106, %tmp_170" [maxpool/max_pool.cpp:29]   --->   Operation 1246 'and' 'and_ln29_107' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1247 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_61 = select i1 %and_ln29_107, float %conv_out_load_61, float %select_ln29_60" [maxpool/max_pool.cpp:29]   --->   Operation 1247 'select' 'select_ln29_61' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1248 [2/2] (5.43ns)   --->   "%tmp_181 = fcmp ogt float %conv_out_load_65, %select_ln29_64" [maxpool/max_pool.cpp:29]   --->   Operation 1248 'fcmp' 'tmp_181' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1249 [1/2] (3.25ns)   --->   "%conv_out_load_69 = load float* %conv_out_addr_69, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1249 'load' 'conv_out_load_69' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_32 : Operation 1250 [2/2] (5.43ns)   --->   "%tmp_192 = fcmp ogt float %conv_out_load_69, %select_ln29_68" [maxpool/max_pool.cpp:29]   --->   Operation 1250 'fcmp' 'tmp_192' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1251 [1/2] (3.25ns)   --->   "%conv_out_load_73 = load float* %conv_out_addr_73, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1251 'load' 'conv_out_load_73' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_32 : Operation 1252 [2/2] (3.25ns)   --->   "%conv_out_load_77 = load float* %conv_out_addr_77, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1252 'load' 'conv_out_load_77' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_32 : Operation 1253 [2/2] (3.25ns)   --->   "%conv_out_load_81 = load float* %conv_out_addr_81, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1253 'load' 'conv_out_load_81' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 33 <SV = 32> <Delay = 8.68>
ST_33 : Operation 1254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_116 = add i13 102, %trunc_ln29_99" [maxpool/max_pool.cpp:29]   --->   Operation 1254 'add' 'add_ln29_116' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1255 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_117 = add i13 %zext_ln13, %add_ln29_116" [maxpool/max_pool.cpp:29]   --->   Operation 1255 'add' 'add_ln29_117' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1256 [1/1] (0.00ns)   --->   "%sext_ln29_52 = sext i13 %add_ln29_117 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1256 'sext' 'sext_ln29_52' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1257 [1/1] (0.00ns)   --->   "%conv_out_addr_85 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_52" [maxpool/max_pool.cpp:29]   --->   Operation 1257 'getelementptr' 'conv_out_addr_85' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_120 = add i13 114, %trunc_ln29_99" [maxpool/max_pool.cpp:29]   --->   Operation 1258 'add' 'add_ln29_120' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1259 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_121 = add i13 %zext_ln13, %add_ln29_120" [maxpool/max_pool.cpp:29]   --->   Operation 1259 'add' 'add_ln29_121' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1260 [1/1] (0.00ns)   --->   "%sext_ln29_54 = sext i13 %add_ln29_121 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1260 'sext' 'sext_ln29_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1261 [1/1] (0.00ns)   --->   "%conv_out_addr_89 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_54" [maxpool/max_pool.cpp:29]   --->   Operation 1261 'getelementptr' 'conv_out_addr_89' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1262 [1/1] (0.00ns)   --->   "%bitcast_ln29_113 = bitcast float %conv_out_load_65 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1262 'bitcast' 'bitcast_ln29_113' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1263 [1/1] (0.00ns)   --->   "%tmp_179 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_113, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1263 'partselect' 'tmp_179' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1264 [1/1] (0.00ns)   --->   "%trunc_ln29_129 = trunc i32 %bitcast_ln29_113 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1264 'trunc' 'trunc_ln29_129' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1265 [1/1] (0.00ns)   --->   "%bitcast_ln29_114 = bitcast float %select_ln29_64 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1265 'bitcast' 'bitcast_ln29_114' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1266 [1/1] (0.00ns)   --->   "%tmp_180 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_114, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1266 'partselect' 'tmp_180' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1267 [1/1] (0.00ns)   --->   "%trunc_ln29_130 = trunc i32 %bitcast_ln29_114 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1267 'trunc' 'trunc_ln29_130' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1268 [1/1] (1.55ns)   --->   "%icmp_ln29_226 = icmp ne i8 %tmp_179, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1268 'icmp' 'icmp_ln29_226' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1269 [1/1] (2.44ns)   --->   "%icmp_ln29_227 = icmp eq i23 %trunc_ln29_129, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1269 'icmp' 'icmp_ln29_227' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_114)   --->   "%or_ln29_113 = or i1 %icmp_ln29_227, %icmp_ln29_226" [maxpool/max_pool.cpp:29]   --->   Operation 1270 'or' 'or_ln29_113' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1271 [1/1] (1.55ns)   --->   "%icmp_ln29_228 = icmp ne i8 %tmp_180, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1271 'icmp' 'icmp_ln29_228' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1272 [1/1] (2.44ns)   --->   "%icmp_ln29_229 = icmp eq i23 %trunc_ln29_130, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1272 'icmp' 'icmp_ln29_229' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_114)   --->   "%or_ln29_114 = or i1 %icmp_ln29_229, %icmp_ln29_228" [maxpool/max_pool.cpp:29]   --->   Operation 1273 'or' 'or_ln29_114' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_114)   --->   "%and_ln29_113 = and i1 %or_ln29_113, %or_ln29_114" [maxpool/max_pool.cpp:29]   --->   Operation 1274 'and' 'and_ln29_113' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1275 [1/2] (5.43ns)   --->   "%tmp_181 = fcmp ogt float %conv_out_load_65, %select_ln29_64" [maxpool/max_pool.cpp:29]   --->   Operation 1275 'fcmp' 'tmp_181' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1276 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_114 = and i1 %and_ln29_113, %tmp_181" [maxpool/max_pool.cpp:29]   --->   Operation 1276 'and' 'and_ln29_114' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1277 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_65 = select i1 %and_ln29_114, float %conv_out_load_65, float %select_ln29_64" [maxpool/max_pool.cpp:29]   --->   Operation 1277 'select' 'select_ln29_65' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1278 [1/1] (0.00ns)   --->   "%bitcast_ln29_120 = bitcast float %conv_out_load_69 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1278 'bitcast' 'bitcast_ln29_120' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1279 [1/1] (0.00ns)   --->   "%tmp_190 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_120, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1279 'partselect' 'tmp_190' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1280 [1/1] (0.00ns)   --->   "%trunc_ln29_136 = trunc i32 %bitcast_ln29_120 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1280 'trunc' 'trunc_ln29_136' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1281 [1/1] (0.00ns)   --->   "%bitcast_ln29_121 = bitcast float %select_ln29_68 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1281 'bitcast' 'bitcast_ln29_121' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1282 [1/1] (0.00ns)   --->   "%tmp_191 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_121, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1282 'partselect' 'tmp_191' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1283 [1/1] (0.00ns)   --->   "%trunc_ln29_137 = trunc i32 %bitcast_ln29_121 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1283 'trunc' 'trunc_ln29_137' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1284 [1/1] (1.55ns)   --->   "%icmp_ln29_240 = icmp ne i8 %tmp_190, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1284 'icmp' 'icmp_ln29_240' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1285 [1/1] (2.44ns)   --->   "%icmp_ln29_241 = icmp eq i23 %trunc_ln29_136, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1285 'icmp' 'icmp_ln29_241' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_121)   --->   "%or_ln29_120 = or i1 %icmp_ln29_241, %icmp_ln29_240" [maxpool/max_pool.cpp:29]   --->   Operation 1286 'or' 'or_ln29_120' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1287 [1/1] (1.55ns)   --->   "%icmp_ln29_242 = icmp ne i8 %tmp_191, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1287 'icmp' 'icmp_ln29_242' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1288 [1/1] (2.44ns)   --->   "%icmp_ln29_243 = icmp eq i23 %trunc_ln29_137, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1288 'icmp' 'icmp_ln29_243' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_121)   --->   "%or_ln29_121 = or i1 %icmp_ln29_243, %icmp_ln29_242" [maxpool/max_pool.cpp:29]   --->   Operation 1289 'or' 'or_ln29_121' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1290 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_121)   --->   "%and_ln29_120 = and i1 %or_ln29_120, %or_ln29_121" [maxpool/max_pool.cpp:29]   --->   Operation 1290 'and' 'and_ln29_120' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1291 [1/2] (5.43ns)   --->   "%tmp_192 = fcmp ogt float %conv_out_load_69, %select_ln29_68" [maxpool/max_pool.cpp:29]   --->   Operation 1291 'fcmp' 'tmp_192' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1292 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_121 = and i1 %and_ln29_120, %tmp_192" [maxpool/max_pool.cpp:29]   --->   Operation 1292 'and' 'and_ln29_121' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1293 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_69 = select i1 %and_ln29_121, float %conv_out_load_69, float %select_ln29_68" [maxpool/max_pool.cpp:29]   --->   Operation 1293 'select' 'select_ln29_69' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1294 [2/2] (5.43ns)   --->   "%tmp_203 = fcmp ogt float %conv_out_load_73, %select_ln29_72" [maxpool/max_pool.cpp:29]   --->   Operation 1294 'fcmp' 'tmp_203' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1295 [1/2] (3.25ns)   --->   "%conv_out_load_77 = load float* %conv_out_addr_77, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1295 'load' 'conv_out_load_77' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_33 : Operation 1296 [2/2] (5.43ns)   --->   "%tmp_214 = fcmp ogt float %conv_out_load_77, %select_ln29_76" [maxpool/max_pool.cpp:29]   --->   Operation 1296 'fcmp' 'tmp_214' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1297 [1/2] (3.25ns)   --->   "%conv_out_load_81 = load float* %conv_out_addr_81, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1297 'load' 'conv_out_load_81' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_33 : Operation 1298 [2/2] (3.25ns)   --->   "%conv_out_load_85 = load float* %conv_out_addr_85, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1298 'load' 'conv_out_load_85' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_33 : Operation 1299 [2/2] (3.25ns)   --->   "%conv_out_load_89 = load float* %conv_out_addr_89, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1299 'load' 'conv_out_load_89' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 34 <SV = 33> <Delay = 8.68>
ST_34 : Operation 1300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_123 = add i13 126, %trunc_ln29_99" [maxpool/max_pool.cpp:29]   --->   Operation 1300 'add' 'add_ln29_123' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1301 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_124 = add i13 %zext_ln13, %add_ln29_123" [maxpool/max_pool.cpp:29]   --->   Operation 1301 'add' 'add_ln29_124' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1302 [1/1] (0.00ns)   --->   "%sext_ln29_55 = sext i13 %add_ln29_124 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1302 'sext' 'sext_ln29_55' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1303 [1/1] (0.00ns)   --->   "%conv_out_addr_93 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_55" [maxpool/max_pool.cpp:29]   --->   Operation 1303 'getelementptr' 'conv_out_addr_93' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_127 = add i13 138, %trunc_ln29_99" [maxpool/max_pool.cpp:29]   --->   Operation 1304 'add' 'add_ln29_127' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1305 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_128 = add i13 %zext_ln13, %add_ln29_127" [maxpool/max_pool.cpp:29]   --->   Operation 1305 'add' 'add_ln29_128' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1306 [1/1] (0.00ns)   --->   "%sext_ln29_57 = sext i13 %add_ln29_128 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1306 'sext' 'sext_ln29_57' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1307 [1/1] (0.00ns)   --->   "%conv_out_addr_97 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_57" [maxpool/max_pool.cpp:29]   --->   Operation 1307 'getelementptr' 'conv_out_addr_97' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1308 [1/1] (0.00ns)   --->   "%bitcast_ln29_127 = bitcast float %conv_out_load_73 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1308 'bitcast' 'bitcast_ln29_127' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1309 [1/1] (0.00ns)   --->   "%tmp_201 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_127, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1309 'partselect' 'tmp_201' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1310 [1/1] (0.00ns)   --->   "%trunc_ln29_143 = trunc i32 %bitcast_ln29_127 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1310 'trunc' 'trunc_ln29_143' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1311 [1/1] (0.00ns)   --->   "%bitcast_ln29_128 = bitcast float %select_ln29_72 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1311 'bitcast' 'bitcast_ln29_128' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1312 [1/1] (0.00ns)   --->   "%tmp_202 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_128, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1312 'partselect' 'tmp_202' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1313 [1/1] (0.00ns)   --->   "%trunc_ln29_144 = trunc i32 %bitcast_ln29_128 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1313 'trunc' 'trunc_ln29_144' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1314 [1/1] (1.55ns)   --->   "%icmp_ln29_254 = icmp ne i8 %tmp_201, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1314 'icmp' 'icmp_ln29_254' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1315 [1/1] (2.44ns)   --->   "%icmp_ln29_255 = icmp eq i23 %trunc_ln29_143, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1315 'icmp' 'icmp_ln29_255' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_128)   --->   "%or_ln29_127 = or i1 %icmp_ln29_255, %icmp_ln29_254" [maxpool/max_pool.cpp:29]   --->   Operation 1316 'or' 'or_ln29_127' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1317 [1/1] (1.55ns)   --->   "%icmp_ln29_256 = icmp ne i8 %tmp_202, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1317 'icmp' 'icmp_ln29_256' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1318 [1/1] (2.44ns)   --->   "%icmp_ln29_257 = icmp eq i23 %trunc_ln29_144, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1318 'icmp' 'icmp_ln29_257' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_128)   --->   "%or_ln29_128 = or i1 %icmp_ln29_257, %icmp_ln29_256" [maxpool/max_pool.cpp:29]   --->   Operation 1319 'or' 'or_ln29_128' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_128)   --->   "%and_ln29_127 = and i1 %or_ln29_127, %or_ln29_128" [maxpool/max_pool.cpp:29]   --->   Operation 1320 'and' 'and_ln29_127' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1321 [1/2] (5.43ns)   --->   "%tmp_203 = fcmp ogt float %conv_out_load_73, %select_ln29_72" [maxpool/max_pool.cpp:29]   --->   Operation 1321 'fcmp' 'tmp_203' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1322 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_128 = and i1 %and_ln29_127, %tmp_203" [maxpool/max_pool.cpp:29]   --->   Operation 1322 'and' 'and_ln29_128' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1323 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_73 = select i1 %and_ln29_128, float %conv_out_load_73, float %select_ln29_72" [maxpool/max_pool.cpp:29]   --->   Operation 1323 'select' 'select_ln29_73' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1324 [1/1] (0.00ns)   --->   "%bitcast_ln29_134 = bitcast float %conv_out_load_77 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1324 'bitcast' 'bitcast_ln29_134' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1325 [1/1] (0.00ns)   --->   "%tmp_212 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_134, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1325 'partselect' 'tmp_212' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1326 [1/1] (0.00ns)   --->   "%trunc_ln29_150 = trunc i32 %bitcast_ln29_134 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1326 'trunc' 'trunc_ln29_150' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1327 [1/1] (0.00ns)   --->   "%bitcast_ln29_135 = bitcast float %select_ln29_76 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1327 'bitcast' 'bitcast_ln29_135' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1328 [1/1] (0.00ns)   --->   "%tmp_213 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_135, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1328 'partselect' 'tmp_213' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1329 [1/1] (0.00ns)   --->   "%trunc_ln29_151 = trunc i32 %bitcast_ln29_135 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1329 'trunc' 'trunc_ln29_151' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1330 [1/1] (1.55ns)   --->   "%icmp_ln29_268 = icmp ne i8 %tmp_212, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1330 'icmp' 'icmp_ln29_268' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1331 [1/1] (2.44ns)   --->   "%icmp_ln29_269 = icmp eq i23 %trunc_ln29_150, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1331 'icmp' 'icmp_ln29_269' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_135)   --->   "%or_ln29_134 = or i1 %icmp_ln29_269, %icmp_ln29_268" [maxpool/max_pool.cpp:29]   --->   Operation 1332 'or' 'or_ln29_134' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1333 [1/1] (1.55ns)   --->   "%icmp_ln29_270 = icmp ne i8 %tmp_213, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1333 'icmp' 'icmp_ln29_270' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1334 [1/1] (2.44ns)   --->   "%icmp_ln29_271 = icmp eq i23 %trunc_ln29_151, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1334 'icmp' 'icmp_ln29_271' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_135)   --->   "%or_ln29_135 = or i1 %icmp_ln29_271, %icmp_ln29_270" [maxpool/max_pool.cpp:29]   --->   Operation 1335 'or' 'or_ln29_135' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_135)   --->   "%and_ln29_134 = and i1 %or_ln29_134, %or_ln29_135" [maxpool/max_pool.cpp:29]   --->   Operation 1336 'and' 'and_ln29_134' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1337 [1/2] (5.43ns)   --->   "%tmp_214 = fcmp ogt float %conv_out_load_77, %select_ln29_76" [maxpool/max_pool.cpp:29]   --->   Operation 1337 'fcmp' 'tmp_214' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1338 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_135 = and i1 %and_ln29_134, %tmp_214" [maxpool/max_pool.cpp:29]   --->   Operation 1338 'and' 'and_ln29_135' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1339 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_77 = select i1 %and_ln29_135, float %conv_out_load_77, float %select_ln29_76" [maxpool/max_pool.cpp:29]   --->   Operation 1339 'select' 'select_ln29_77' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1340 [2/2] (5.43ns)   --->   "%tmp_225 = fcmp ogt float %conv_out_load_81, %select_ln29_80" [maxpool/max_pool.cpp:29]   --->   Operation 1340 'fcmp' 'tmp_225' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1341 [1/2] (3.25ns)   --->   "%conv_out_load_85 = load float* %conv_out_addr_85, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1341 'load' 'conv_out_load_85' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_34 : Operation 1342 [2/2] (5.43ns)   --->   "%tmp_236 = fcmp ogt float %conv_out_load_85, %select_ln29_84" [maxpool/max_pool.cpp:29]   --->   Operation 1342 'fcmp' 'tmp_236' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1343 [1/2] (3.25ns)   --->   "%conv_out_load_89 = load float* %conv_out_addr_89, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1343 'load' 'conv_out_load_89' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_34 : Operation 1344 [2/2] (3.25ns)   --->   "%conv_out_load_93 = load float* %conv_out_addr_93, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1344 'load' 'conv_out_load_93' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_34 : Operation 1345 [2/2] (3.25ns)   --->   "%conv_out_load_97 = load float* %conv_out_addr_97, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1345 'load' 'conv_out_load_97' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 35 <SV = 34> <Delay = 8.68>
ST_35 : Operation 1346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_130 = add i13 150, %trunc_ln29_99" [maxpool/max_pool.cpp:29]   --->   Operation 1346 'add' 'add_ln29_130' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1347 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_131 = add i13 %zext_ln13, %add_ln29_130" [maxpool/max_pool.cpp:29]   --->   Operation 1347 'add' 'add_ln29_131' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1348 [1/1] (0.00ns)   --->   "%sext_ln29_58 = sext i13 %add_ln29_131 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1348 'sext' 'sext_ln29_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1349 [1/1] (0.00ns)   --->   "%conv_out_addr_101 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_58" [maxpool/max_pool.cpp:29]   --->   Operation 1349 'getelementptr' 'conv_out_addr_101' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1350 [1/1] (0.00ns)   --->   "%bitcast_ln29_141 = bitcast float %conv_out_load_81 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1350 'bitcast' 'bitcast_ln29_141' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1351 [1/1] (0.00ns)   --->   "%tmp_223 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_141, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1351 'partselect' 'tmp_223' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1352 [1/1] (0.00ns)   --->   "%trunc_ln29_157 = trunc i32 %bitcast_ln29_141 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1352 'trunc' 'trunc_ln29_157' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1353 [1/1] (0.00ns)   --->   "%bitcast_ln29_142 = bitcast float %select_ln29_80 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1353 'bitcast' 'bitcast_ln29_142' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1354 [1/1] (0.00ns)   --->   "%tmp_224 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_142, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1354 'partselect' 'tmp_224' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1355 [1/1] (0.00ns)   --->   "%trunc_ln29_158 = trunc i32 %bitcast_ln29_142 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1355 'trunc' 'trunc_ln29_158' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1356 [1/1] (1.55ns)   --->   "%icmp_ln29_282 = icmp ne i8 %tmp_223, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1356 'icmp' 'icmp_ln29_282' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1357 [1/1] (2.44ns)   --->   "%icmp_ln29_283 = icmp eq i23 %trunc_ln29_157, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1357 'icmp' 'icmp_ln29_283' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_142)   --->   "%or_ln29_141 = or i1 %icmp_ln29_283, %icmp_ln29_282" [maxpool/max_pool.cpp:29]   --->   Operation 1358 'or' 'or_ln29_141' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1359 [1/1] (1.55ns)   --->   "%icmp_ln29_284 = icmp ne i8 %tmp_224, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1359 'icmp' 'icmp_ln29_284' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1360 [1/1] (2.44ns)   --->   "%icmp_ln29_285 = icmp eq i23 %trunc_ln29_158, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1360 'icmp' 'icmp_ln29_285' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_142)   --->   "%or_ln29_142 = or i1 %icmp_ln29_285, %icmp_ln29_284" [maxpool/max_pool.cpp:29]   --->   Operation 1361 'or' 'or_ln29_142' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_142)   --->   "%and_ln29_141 = and i1 %or_ln29_141, %or_ln29_142" [maxpool/max_pool.cpp:29]   --->   Operation 1362 'and' 'and_ln29_141' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1363 [1/2] (5.43ns)   --->   "%tmp_225 = fcmp ogt float %conv_out_load_81, %select_ln29_80" [maxpool/max_pool.cpp:29]   --->   Operation 1363 'fcmp' 'tmp_225' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1364 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_142 = and i1 %and_ln29_141, %tmp_225" [maxpool/max_pool.cpp:29]   --->   Operation 1364 'and' 'and_ln29_142' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1365 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_81 = select i1 %and_ln29_142, float %conv_out_load_81, float %select_ln29_80" [maxpool/max_pool.cpp:29]   --->   Operation 1365 'select' 'select_ln29_81' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1366 [1/1] (0.00ns)   --->   "%bitcast_ln29_148 = bitcast float %conv_out_load_85 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1366 'bitcast' 'bitcast_ln29_148' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1367 [1/1] (0.00ns)   --->   "%tmp_234 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_148, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1367 'partselect' 'tmp_234' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1368 [1/1] (0.00ns)   --->   "%trunc_ln29_164 = trunc i32 %bitcast_ln29_148 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1368 'trunc' 'trunc_ln29_164' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1369 [1/1] (0.00ns)   --->   "%bitcast_ln29_149 = bitcast float %select_ln29_84 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1369 'bitcast' 'bitcast_ln29_149' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1370 [1/1] (0.00ns)   --->   "%tmp_235 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_149, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1370 'partselect' 'tmp_235' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1371 [1/1] (0.00ns)   --->   "%trunc_ln29_165 = trunc i32 %bitcast_ln29_149 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1371 'trunc' 'trunc_ln29_165' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1372 [1/1] (1.55ns)   --->   "%icmp_ln29_296 = icmp ne i8 %tmp_234, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1372 'icmp' 'icmp_ln29_296' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1373 [1/1] (2.44ns)   --->   "%icmp_ln29_297 = icmp eq i23 %trunc_ln29_164, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1373 'icmp' 'icmp_ln29_297' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_149)   --->   "%or_ln29_148 = or i1 %icmp_ln29_297, %icmp_ln29_296" [maxpool/max_pool.cpp:29]   --->   Operation 1374 'or' 'or_ln29_148' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1375 [1/1] (1.55ns)   --->   "%icmp_ln29_298 = icmp ne i8 %tmp_235, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1375 'icmp' 'icmp_ln29_298' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1376 [1/1] (2.44ns)   --->   "%icmp_ln29_299 = icmp eq i23 %trunc_ln29_165, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1376 'icmp' 'icmp_ln29_299' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_149)   --->   "%or_ln29_149 = or i1 %icmp_ln29_299, %icmp_ln29_298" [maxpool/max_pool.cpp:29]   --->   Operation 1377 'or' 'or_ln29_149' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_149)   --->   "%and_ln29_148 = and i1 %or_ln29_148, %or_ln29_149" [maxpool/max_pool.cpp:29]   --->   Operation 1378 'and' 'and_ln29_148' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1379 [1/2] (5.43ns)   --->   "%tmp_236 = fcmp ogt float %conv_out_load_85, %select_ln29_84" [maxpool/max_pool.cpp:29]   --->   Operation 1379 'fcmp' 'tmp_236' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1380 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_149 = and i1 %and_ln29_148, %tmp_236" [maxpool/max_pool.cpp:29]   --->   Operation 1380 'and' 'and_ln29_149' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1381 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_85 = select i1 %and_ln29_149, float %conv_out_load_85, float %select_ln29_84" [maxpool/max_pool.cpp:29]   --->   Operation 1381 'select' 'select_ln29_85' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1382 [2/2] (5.43ns)   --->   "%tmp_247 = fcmp ogt float %conv_out_load_89, %select_ln29_88" [maxpool/max_pool.cpp:29]   --->   Operation 1382 'fcmp' 'tmp_247' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1383 [1/2] (3.25ns)   --->   "%conv_out_load_93 = load float* %conv_out_addr_93, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1383 'load' 'conv_out_load_93' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_35 : Operation 1384 [2/2] (5.43ns)   --->   "%tmp_258 = fcmp ogt float %conv_out_load_93, %select_ln29_92" [maxpool/max_pool.cpp:29]   --->   Operation 1384 'fcmp' 'tmp_258' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1385 [1/2] (3.25ns)   --->   "%conv_out_load_97 = load float* %conv_out_addr_97, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1385 'load' 'conv_out_load_97' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_35 : Operation 1386 [2/2] (3.25ns)   --->   "%conv_out_load_101 = load float* %conv_out_addr_101, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1386 'load' 'conv_out_load_101' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_35 : Operation 1387 [1/1] (0.00ns)   --->   "%or_ln29_296 = or i10 %mul_ln29_8, 1" [maxpool/max_pool.cpp:29]   --->   Operation 1387 'or' 'or_ln29_296' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1388 [1/1] (0.00ns)   --->   "%p_shl14_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %or_ln29_296, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 1388 'bitconcatenate' 'p_shl14_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1389 [1/1] (0.00ns)   --->   "%tmp_468 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %or_ln29_296, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 1389 'bitconcatenate' 'tmp_468' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1390 [1/1] (0.00ns)   --->   "%zext_ln29_38 = zext i11 %tmp_468 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 1390 'zext' 'zext_ln29_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1391 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_8 = sub i13 %p_shl14_cast, %zext_ln29_38" [maxpool/max_pool.cpp:29]   --->   Operation 1391 'sub' 'sub_ln29_8' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1392 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_182 = add i13 %zext_ln13, %sub_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 1392 'add' 'add_ln29_182' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1393 [1/1] (0.00ns)   --->   "%zext_ln29_39 = zext i13 %add_ln29_182 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1393 'zext' 'zext_ln29_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1394 [1/1] (0.00ns)   --->   "%conv_out_addr_105 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_39" [maxpool/max_pool.cpp:29]   --->   Operation 1394 'getelementptr' 'conv_out_addr_105' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1395 [2/2] (3.25ns)   --->   "%conv_out_load_105 = load float* %conv_out_addr_105, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1395 'load' 'conv_out_load_105' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 36 <SV = 35> <Delay = 8.68>
ST_36 : Operation 1396 [1/1] (0.00ns)   --->   "%bitcast_ln29_155 = bitcast float %conv_out_load_89 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1396 'bitcast' 'bitcast_ln29_155' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1397 [1/1] (0.00ns)   --->   "%tmp_245 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_155, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1397 'partselect' 'tmp_245' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1398 [1/1] (0.00ns)   --->   "%trunc_ln29_171 = trunc i32 %bitcast_ln29_155 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1398 'trunc' 'trunc_ln29_171' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1399 [1/1] (0.00ns)   --->   "%bitcast_ln29_156 = bitcast float %select_ln29_88 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1399 'bitcast' 'bitcast_ln29_156' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1400 [1/1] (0.00ns)   --->   "%tmp_246 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_156, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1400 'partselect' 'tmp_246' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1401 [1/1] (0.00ns)   --->   "%trunc_ln29_172 = trunc i32 %bitcast_ln29_156 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1401 'trunc' 'trunc_ln29_172' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1402 [1/1] (1.55ns)   --->   "%icmp_ln29_310 = icmp ne i8 %tmp_245, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1402 'icmp' 'icmp_ln29_310' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1403 [1/1] (2.44ns)   --->   "%icmp_ln29_311 = icmp eq i23 %trunc_ln29_171, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1403 'icmp' 'icmp_ln29_311' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_156)   --->   "%or_ln29_155 = or i1 %icmp_ln29_311, %icmp_ln29_310" [maxpool/max_pool.cpp:29]   --->   Operation 1404 'or' 'or_ln29_155' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1405 [1/1] (1.55ns)   --->   "%icmp_ln29_312 = icmp ne i8 %tmp_246, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1405 'icmp' 'icmp_ln29_312' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1406 [1/1] (2.44ns)   --->   "%icmp_ln29_313 = icmp eq i23 %trunc_ln29_172, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1406 'icmp' 'icmp_ln29_313' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1407 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_156)   --->   "%or_ln29_156 = or i1 %icmp_ln29_313, %icmp_ln29_312" [maxpool/max_pool.cpp:29]   --->   Operation 1407 'or' 'or_ln29_156' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_156)   --->   "%and_ln29_155 = and i1 %or_ln29_155, %or_ln29_156" [maxpool/max_pool.cpp:29]   --->   Operation 1408 'and' 'and_ln29_155' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1409 [1/2] (5.43ns)   --->   "%tmp_247 = fcmp ogt float %conv_out_load_89, %select_ln29_88" [maxpool/max_pool.cpp:29]   --->   Operation 1409 'fcmp' 'tmp_247' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1410 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_156 = and i1 %and_ln29_155, %tmp_247" [maxpool/max_pool.cpp:29]   --->   Operation 1410 'and' 'and_ln29_156' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1411 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_89 = select i1 %and_ln29_156, float %conv_out_load_89, float %select_ln29_88" [maxpool/max_pool.cpp:29]   --->   Operation 1411 'select' 'select_ln29_89' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1412 [1/1] (0.00ns)   --->   "%bitcast_ln29_162 = bitcast float %conv_out_load_93 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1412 'bitcast' 'bitcast_ln29_162' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1413 [1/1] (0.00ns)   --->   "%tmp_256 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_162, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1413 'partselect' 'tmp_256' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1414 [1/1] (0.00ns)   --->   "%trunc_ln29_178 = trunc i32 %bitcast_ln29_162 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1414 'trunc' 'trunc_ln29_178' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1415 [1/1] (0.00ns)   --->   "%bitcast_ln29_163 = bitcast float %select_ln29_92 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1415 'bitcast' 'bitcast_ln29_163' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1416 [1/1] (0.00ns)   --->   "%tmp_257 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_163, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1416 'partselect' 'tmp_257' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1417 [1/1] (0.00ns)   --->   "%trunc_ln29_179 = trunc i32 %bitcast_ln29_163 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1417 'trunc' 'trunc_ln29_179' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1418 [1/1] (1.55ns)   --->   "%icmp_ln29_324 = icmp ne i8 %tmp_256, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1418 'icmp' 'icmp_ln29_324' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1419 [1/1] (2.44ns)   --->   "%icmp_ln29_325 = icmp eq i23 %trunc_ln29_178, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1419 'icmp' 'icmp_ln29_325' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_163)   --->   "%or_ln29_162 = or i1 %icmp_ln29_325, %icmp_ln29_324" [maxpool/max_pool.cpp:29]   --->   Operation 1420 'or' 'or_ln29_162' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1421 [1/1] (1.55ns)   --->   "%icmp_ln29_326 = icmp ne i8 %tmp_257, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1421 'icmp' 'icmp_ln29_326' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1422 [1/1] (2.44ns)   --->   "%icmp_ln29_327 = icmp eq i23 %trunc_ln29_179, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1422 'icmp' 'icmp_ln29_327' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_163)   --->   "%or_ln29_163 = or i1 %icmp_ln29_327, %icmp_ln29_326" [maxpool/max_pool.cpp:29]   --->   Operation 1423 'or' 'or_ln29_163' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_163)   --->   "%and_ln29_162 = and i1 %or_ln29_162, %or_ln29_163" [maxpool/max_pool.cpp:29]   --->   Operation 1424 'and' 'and_ln29_162' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1425 [1/2] (5.43ns)   --->   "%tmp_258 = fcmp ogt float %conv_out_load_93, %select_ln29_92" [maxpool/max_pool.cpp:29]   --->   Operation 1425 'fcmp' 'tmp_258' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1426 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_163 = and i1 %and_ln29_162, %tmp_258" [maxpool/max_pool.cpp:29]   --->   Operation 1426 'and' 'and_ln29_163' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1427 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_93 = select i1 %and_ln29_163, float %conv_out_load_93, float %select_ln29_92" [maxpool/max_pool.cpp:29]   --->   Operation 1427 'select' 'select_ln29_93' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1428 [2/2] (5.43ns)   --->   "%tmp_269 = fcmp ogt float %conv_out_load_97, %select_ln29_96" [maxpool/max_pool.cpp:29]   --->   Operation 1428 'fcmp' 'tmp_269' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1429 [1/2] (3.25ns)   --->   "%conv_out_load_101 = load float* %conv_out_addr_101, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1429 'load' 'conv_out_load_101' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_36 : Operation 1430 [2/2] (5.43ns)   --->   "%tmp_280 = fcmp ogt float %conv_out_load_101, %select_ln29_100" [maxpool/max_pool.cpp:29]   --->   Operation 1430 'fcmp' 'tmp_280' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1431 [1/1] (0.00ns)   --->   "%or_ln29_298 = or i10 %mul_ln29_8, 3" [maxpool/max_pool.cpp:29]   --->   Operation 1431 'or' 'or_ln29_298' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1432 [1/1] (0.00ns)   --->   "%p_shl10_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %or_ln29_298, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 1432 'bitconcatenate' 'p_shl10_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1433 [1/1] (0.00ns)   --->   "%tmp_470 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %or_ln29_298, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 1433 'bitconcatenate' 'tmp_470' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1434 [1/1] (0.00ns)   --->   "%zext_ln29_42 = zext i11 %tmp_470 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 1434 'zext' 'zext_ln29_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1435 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_10 = sub i13 %p_shl10_cast, %zext_ln29_42" [maxpool/max_pool.cpp:29]   --->   Operation 1435 'sub' 'sub_ln29_10' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1436 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_184 = add i13 %zext_ln13, %sub_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 1436 'add' 'add_ln29_184' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1437 [1/1] (0.00ns)   --->   "%zext_ln29_43 = zext i13 %add_ln29_184 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1437 'zext' 'zext_ln29_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1438 [1/1] (0.00ns)   --->   "%conv_out_addr_109 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_43" [maxpool/max_pool.cpp:29]   --->   Operation 1438 'getelementptr' 'conv_out_addr_109' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_186 = add i13 30, %trunc_ln29_198" [maxpool/max_pool.cpp:29]   --->   Operation 1439 'add' 'add_ln29_186' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1440 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_187 = add i13 %zext_ln13, %add_ln29_186" [maxpool/max_pool.cpp:29]   --->   Operation 1440 'add' 'add_ln29_187' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1441 [1/1] (0.00ns)   --->   "%sext_ln29_85 = sext i13 %add_ln29_187 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1441 'sext' 'sext_ln29_85' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1442 [1/1] (0.00ns)   --->   "%conv_out_addr_113 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_85" [maxpool/max_pool.cpp:29]   --->   Operation 1442 'getelementptr' 'conv_out_addr_113' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1443 [1/2] (3.25ns)   --->   "%conv_out_load_105 = load float* %conv_out_addr_105, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1443 'load' 'conv_out_load_105' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_36 : Operation 1444 [2/2] (3.25ns)   --->   "%conv_out_load_109 = load float* %conv_out_addr_109, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1444 'load' 'conv_out_load_109' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_36 : Operation 1445 [2/2] (3.25ns)   --->   "%conv_out_load_113 = load float* %conv_out_addr_113, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1445 'load' 'conv_out_load_113' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 37 <SV = 36> <Delay = 8.68>
ST_37 : Operation 1446 [1/1] (0.00ns)   --->   "%bitcast_ln29_169 = bitcast float %conv_out_load_97 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1446 'bitcast' 'bitcast_ln29_169' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1447 [1/1] (0.00ns)   --->   "%tmp_267 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_169, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1447 'partselect' 'tmp_267' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1448 [1/1] (0.00ns)   --->   "%trunc_ln29_185 = trunc i32 %bitcast_ln29_169 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1448 'trunc' 'trunc_ln29_185' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1449 [1/1] (0.00ns)   --->   "%bitcast_ln29_170 = bitcast float %select_ln29_96 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1449 'bitcast' 'bitcast_ln29_170' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1450 [1/1] (0.00ns)   --->   "%tmp_268 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_170, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1450 'partselect' 'tmp_268' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1451 [1/1] (0.00ns)   --->   "%trunc_ln29_186 = trunc i32 %bitcast_ln29_170 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1451 'trunc' 'trunc_ln29_186' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1452 [1/1] (1.55ns)   --->   "%icmp_ln29_338 = icmp ne i8 %tmp_267, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1452 'icmp' 'icmp_ln29_338' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1453 [1/1] (2.44ns)   --->   "%icmp_ln29_339 = icmp eq i23 %trunc_ln29_185, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1453 'icmp' 'icmp_ln29_339' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_170)   --->   "%or_ln29_169 = or i1 %icmp_ln29_339, %icmp_ln29_338" [maxpool/max_pool.cpp:29]   --->   Operation 1454 'or' 'or_ln29_169' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1455 [1/1] (1.55ns)   --->   "%icmp_ln29_340 = icmp ne i8 %tmp_268, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1455 'icmp' 'icmp_ln29_340' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1456 [1/1] (2.44ns)   --->   "%icmp_ln29_341 = icmp eq i23 %trunc_ln29_186, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1456 'icmp' 'icmp_ln29_341' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_170)   --->   "%or_ln29_170 = or i1 %icmp_ln29_341, %icmp_ln29_340" [maxpool/max_pool.cpp:29]   --->   Operation 1457 'or' 'or_ln29_170' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_170)   --->   "%and_ln29_169 = and i1 %or_ln29_169, %or_ln29_170" [maxpool/max_pool.cpp:29]   --->   Operation 1458 'and' 'and_ln29_169' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1459 [1/2] (5.43ns)   --->   "%tmp_269 = fcmp ogt float %conv_out_load_97, %select_ln29_96" [maxpool/max_pool.cpp:29]   --->   Operation 1459 'fcmp' 'tmp_269' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1460 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_170 = and i1 %and_ln29_169, %tmp_269" [maxpool/max_pool.cpp:29]   --->   Operation 1460 'and' 'and_ln29_170' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1461 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_97 = select i1 %and_ln29_170, float %conv_out_load_97, float %select_ln29_96" [maxpool/max_pool.cpp:29]   --->   Operation 1461 'select' 'select_ln29_97' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1462 [1/1] (0.00ns)   --->   "%bitcast_ln29_176 = bitcast float %conv_out_load_101 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1462 'bitcast' 'bitcast_ln29_176' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1463 [1/1] (0.00ns)   --->   "%tmp_278 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_176, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1463 'partselect' 'tmp_278' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1464 [1/1] (0.00ns)   --->   "%trunc_ln29_192 = trunc i32 %bitcast_ln29_176 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1464 'trunc' 'trunc_ln29_192' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1465 [1/1] (0.00ns)   --->   "%bitcast_ln29_177 = bitcast float %select_ln29_100 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1465 'bitcast' 'bitcast_ln29_177' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1466 [1/1] (0.00ns)   --->   "%tmp_279 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_177, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1466 'partselect' 'tmp_279' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1467 [1/1] (0.00ns)   --->   "%trunc_ln29_193 = trunc i32 %bitcast_ln29_177 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1467 'trunc' 'trunc_ln29_193' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1468 [1/1] (1.55ns)   --->   "%icmp_ln29_352 = icmp ne i8 %tmp_278, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1468 'icmp' 'icmp_ln29_352' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1469 [1/1] (2.44ns)   --->   "%icmp_ln29_353 = icmp eq i23 %trunc_ln29_192, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1469 'icmp' 'icmp_ln29_353' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_177)   --->   "%or_ln29_176 = or i1 %icmp_ln29_353, %icmp_ln29_352" [maxpool/max_pool.cpp:29]   --->   Operation 1470 'or' 'or_ln29_176' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1471 [1/1] (1.55ns)   --->   "%icmp_ln29_354 = icmp ne i8 %tmp_279, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1471 'icmp' 'icmp_ln29_354' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1472 [1/1] (2.44ns)   --->   "%icmp_ln29_355 = icmp eq i23 %trunc_ln29_193, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1472 'icmp' 'icmp_ln29_355' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_177)   --->   "%or_ln29_177 = or i1 %icmp_ln29_355, %icmp_ln29_354" [maxpool/max_pool.cpp:29]   --->   Operation 1473 'or' 'or_ln29_177' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_177)   --->   "%and_ln29_176 = and i1 %or_ln29_176, %or_ln29_177" [maxpool/max_pool.cpp:29]   --->   Operation 1474 'and' 'and_ln29_176' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1475 [1/2] (5.43ns)   --->   "%tmp_280 = fcmp ogt float %conv_out_load_101, %select_ln29_100" [maxpool/max_pool.cpp:29]   --->   Operation 1475 'fcmp' 'tmp_280' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1476 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_177 = and i1 %and_ln29_176, %tmp_280" [maxpool/max_pool.cpp:29]   --->   Operation 1476 'and' 'and_ln29_177' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1477 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_101 = select i1 %and_ln29_177, float %conv_out_load_101, float %select_ln29_100" [maxpool/max_pool.cpp:29]   --->   Operation 1477 'select' 'select_ln29_101' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1478 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_190 = add i13 42, %trunc_ln29_198" [maxpool/max_pool.cpp:29]   --->   Operation 1478 'add' 'add_ln29_190' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1479 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_191 = add i13 %zext_ln13, %add_ln29_190" [maxpool/max_pool.cpp:29]   --->   Operation 1479 'add' 'add_ln29_191' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1480 [1/1] (0.00ns)   --->   "%sext_ln29_87 = sext i13 %add_ln29_191 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1480 'sext' 'sext_ln29_87' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1481 [1/1] (0.00ns)   --->   "%conv_out_addr_117 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_87" [maxpool/max_pool.cpp:29]   --->   Operation 1481 'getelementptr' 'conv_out_addr_117' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1482 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_193 = add i13 54, %trunc_ln29_198" [maxpool/max_pool.cpp:29]   --->   Operation 1482 'add' 'add_ln29_193' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1483 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_194 = add i13 %zext_ln13, %add_ln29_193" [maxpool/max_pool.cpp:29]   --->   Operation 1483 'add' 'add_ln29_194' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1484 [1/1] (0.00ns)   --->   "%sext_ln29_88 = sext i13 %add_ln29_194 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1484 'sext' 'sext_ln29_88' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1485 [1/1] (0.00ns)   --->   "%conv_out_addr_121 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_88" [maxpool/max_pool.cpp:29]   --->   Operation 1485 'getelementptr' 'conv_out_addr_121' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1486 [2/2] (5.43ns)   --->   "%tmp_291 = fcmp ogt float %conv_out_load_105, %select_ln29_104" [maxpool/max_pool.cpp:29]   --->   Operation 1486 'fcmp' 'tmp_291' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1487 [1/2] (3.25ns)   --->   "%conv_out_load_109 = load float* %conv_out_addr_109, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1487 'load' 'conv_out_load_109' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_37 : Operation 1488 [2/2] (5.43ns)   --->   "%tmp_302 = fcmp ogt float %conv_out_load_109, %select_ln29_108" [maxpool/max_pool.cpp:29]   --->   Operation 1488 'fcmp' 'tmp_302' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1489 [1/2] (3.25ns)   --->   "%conv_out_load_113 = load float* %conv_out_addr_113, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1489 'load' 'conv_out_load_113' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_37 : Operation 1490 [2/2] (3.25ns)   --->   "%conv_out_load_117 = load float* %conv_out_addr_117, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1490 'load' 'conv_out_load_117' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_37 : Operation 1491 [2/2] (3.25ns)   --->   "%conv_out_load_121 = load float* %conv_out_addr_121, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1491 'load' 'conv_out_load_121' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 38 <SV = 37> <Delay = 8.68>
ST_38 : Operation 1492 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_197 = add i13 66, %trunc_ln29_198" [maxpool/max_pool.cpp:29]   --->   Operation 1492 'add' 'add_ln29_197' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1493 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_198 = add i13 %zext_ln13, %add_ln29_197" [maxpool/max_pool.cpp:29]   --->   Operation 1493 'add' 'add_ln29_198' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1494 [1/1] (0.00ns)   --->   "%sext_ln29_90 = sext i13 %add_ln29_198 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1494 'sext' 'sext_ln29_90' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1495 [1/1] (0.00ns)   --->   "%conv_out_addr_125 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_90" [maxpool/max_pool.cpp:29]   --->   Operation 1495 'getelementptr' 'conv_out_addr_125' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1496 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_200 = add i13 78, %trunc_ln29_198" [maxpool/max_pool.cpp:29]   --->   Operation 1496 'add' 'add_ln29_200' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1497 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_201 = add i13 %zext_ln13, %add_ln29_200" [maxpool/max_pool.cpp:29]   --->   Operation 1497 'add' 'add_ln29_201' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1498 [1/1] (0.00ns)   --->   "%sext_ln29_91 = sext i13 %add_ln29_201 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1498 'sext' 'sext_ln29_91' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1499 [1/1] (0.00ns)   --->   "%conv_out_addr_129 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_91" [maxpool/max_pool.cpp:29]   --->   Operation 1499 'getelementptr' 'conv_out_addr_129' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1500 [1/1] (0.00ns)   --->   "%bitcast_ln29_183 = bitcast float %conv_out_load_105 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1500 'bitcast' 'bitcast_ln29_183' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1501 [1/1] (0.00ns)   --->   "%tmp_289 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_183, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1501 'partselect' 'tmp_289' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1502 [1/1] (0.00ns)   --->   "%trunc_ln29_207 = trunc i32 %bitcast_ln29_183 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1502 'trunc' 'trunc_ln29_207' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1503 [1/1] (0.00ns)   --->   "%bitcast_ln29_184 = bitcast float %select_ln29_104 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1503 'bitcast' 'bitcast_ln29_184' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1504 [1/1] (0.00ns)   --->   "%tmp_290 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_184, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1504 'partselect' 'tmp_290' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1505 [1/1] (0.00ns)   --->   "%trunc_ln29_208 = trunc i32 %bitcast_ln29_184 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1505 'trunc' 'trunc_ln29_208' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1506 [1/1] (1.55ns)   --->   "%icmp_ln29_366 = icmp ne i8 %tmp_289, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1506 'icmp' 'icmp_ln29_366' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1507 [1/1] (2.44ns)   --->   "%icmp_ln29_367 = icmp eq i23 %trunc_ln29_207, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1507 'icmp' 'icmp_ln29_367' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_184)   --->   "%or_ln29_183 = or i1 %icmp_ln29_367, %icmp_ln29_366" [maxpool/max_pool.cpp:29]   --->   Operation 1508 'or' 'or_ln29_183' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1509 [1/1] (1.55ns)   --->   "%icmp_ln29_368 = icmp ne i8 %tmp_290, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1509 'icmp' 'icmp_ln29_368' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1510 [1/1] (2.44ns)   --->   "%icmp_ln29_369 = icmp eq i23 %trunc_ln29_208, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1510 'icmp' 'icmp_ln29_369' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1511 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_184)   --->   "%or_ln29_184 = or i1 %icmp_ln29_369, %icmp_ln29_368" [maxpool/max_pool.cpp:29]   --->   Operation 1511 'or' 'or_ln29_184' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1512 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_184)   --->   "%and_ln29_183 = and i1 %or_ln29_183, %or_ln29_184" [maxpool/max_pool.cpp:29]   --->   Operation 1512 'and' 'and_ln29_183' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1513 [1/2] (5.43ns)   --->   "%tmp_291 = fcmp ogt float %conv_out_load_105, %select_ln29_104" [maxpool/max_pool.cpp:29]   --->   Operation 1513 'fcmp' 'tmp_291' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1514 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_184 = and i1 %and_ln29_183, %tmp_291" [maxpool/max_pool.cpp:29]   --->   Operation 1514 'and' 'and_ln29_184' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1515 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_105 = select i1 %and_ln29_184, float %conv_out_load_105, float %select_ln29_104" [maxpool/max_pool.cpp:29]   --->   Operation 1515 'select' 'select_ln29_105' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1516 [1/1] (0.00ns)   --->   "%bitcast_ln29_190 = bitcast float %conv_out_load_109 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1516 'bitcast' 'bitcast_ln29_190' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1517 [1/1] (0.00ns)   --->   "%tmp_300 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_190, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1517 'partselect' 'tmp_300' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1518 [1/1] (0.00ns)   --->   "%trunc_ln29_214 = trunc i32 %bitcast_ln29_190 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1518 'trunc' 'trunc_ln29_214' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1519 [1/1] (0.00ns)   --->   "%bitcast_ln29_191 = bitcast float %select_ln29_108 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1519 'bitcast' 'bitcast_ln29_191' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1520 [1/1] (0.00ns)   --->   "%tmp_301 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_191, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1520 'partselect' 'tmp_301' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1521 [1/1] (0.00ns)   --->   "%trunc_ln29_215 = trunc i32 %bitcast_ln29_191 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1521 'trunc' 'trunc_ln29_215' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1522 [1/1] (1.55ns)   --->   "%icmp_ln29_380 = icmp ne i8 %tmp_300, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1522 'icmp' 'icmp_ln29_380' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1523 [1/1] (2.44ns)   --->   "%icmp_ln29_381 = icmp eq i23 %trunc_ln29_214, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1523 'icmp' 'icmp_ln29_381' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_191)   --->   "%or_ln29_190 = or i1 %icmp_ln29_381, %icmp_ln29_380" [maxpool/max_pool.cpp:29]   --->   Operation 1524 'or' 'or_ln29_190' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1525 [1/1] (1.55ns)   --->   "%icmp_ln29_382 = icmp ne i8 %tmp_301, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1525 'icmp' 'icmp_ln29_382' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1526 [1/1] (2.44ns)   --->   "%icmp_ln29_383 = icmp eq i23 %trunc_ln29_215, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1526 'icmp' 'icmp_ln29_383' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_191)   --->   "%or_ln29_191 = or i1 %icmp_ln29_383, %icmp_ln29_382" [maxpool/max_pool.cpp:29]   --->   Operation 1527 'or' 'or_ln29_191' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_191)   --->   "%and_ln29_190 = and i1 %or_ln29_190, %or_ln29_191" [maxpool/max_pool.cpp:29]   --->   Operation 1528 'and' 'and_ln29_190' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1529 [1/2] (5.43ns)   --->   "%tmp_302 = fcmp ogt float %conv_out_load_109, %select_ln29_108" [maxpool/max_pool.cpp:29]   --->   Operation 1529 'fcmp' 'tmp_302' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1530 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_191 = and i1 %and_ln29_190, %tmp_302" [maxpool/max_pool.cpp:29]   --->   Operation 1530 'and' 'and_ln29_191' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1531 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_109 = select i1 %and_ln29_191, float %conv_out_load_109, float %select_ln29_108" [maxpool/max_pool.cpp:29]   --->   Operation 1531 'select' 'select_ln29_109' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1532 [2/2] (5.43ns)   --->   "%tmp_313 = fcmp ogt float %conv_out_load_113, %select_ln29_112" [maxpool/max_pool.cpp:29]   --->   Operation 1532 'fcmp' 'tmp_313' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1533 [1/2] (3.25ns)   --->   "%conv_out_load_117 = load float* %conv_out_addr_117, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1533 'load' 'conv_out_load_117' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_38 : Operation 1534 [2/2] (5.43ns)   --->   "%tmp_324 = fcmp ogt float %conv_out_load_117, %select_ln29_116" [maxpool/max_pool.cpp:29]   --->   Operation 1534 'fcmp' 'tmp_324' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1535 [1/2] (3.25ns)   --->   "%conv_out_load_121 = load float* %conv_out_addr_121, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1535 'load' 'conv_out_load_121' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_38 : Operation 1536 [2/2] (3.25ns)   --->   "%conv_out_load_125 = load float* %conv_out_addr_125, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1536 'load' 'conv_out_load_125' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_38 : Operation 1537 [2/2] (3.25ns)   --->   "%conv_out_load_129 = load float* %conv_out_addr_129, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1537 'load' 'conv_out_load_129' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 39 <SV = 38> <Delay = 8.68>
ST_39 : Operation 1538 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_204 = add i13 90, %trunc_ln29_198" [maxpool/max_pool.cpp:29]   --->   Operation 1538 'add' 'add_ln29_204' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1539 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_205 = add i13 %zext_ln13, %add_ln29_204" [maxpool/max_pool.cpp:29]   --->   Operation 1539 'add' 'add_ln29_205' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1540 [1/1] (0.00ns)   --->   "%sext_ln29_93 = sext i13 %add_ln29_205 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1540 'sext' 'sext_ln29_93' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1541 [1/1] (0.00ns)   --->   "%conv_out_addr_133 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_93" [maxpool/max_pool.cpp:29]   --->   Operation 1541 'getelementptr' 'conv_out_addr_133' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1542 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_207 = add i13 102, %trunc_ln29_198" [maxpool/max_pool.cpp:29]   --->   Operation 1542 'add' 'add_ln29_207' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1543 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_208 = add i13 %zext_ln13, %add_ln29_207" [maxpool/max_pool.cpp:29]   --->   Operation 1543 'add' 'add_ln29_208' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1544 [1/1] (0.00ns)   --->   "%sext_ln29_94 = sext i13 %add_ln29_208 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1544 'sext' 'sext_ln29_94' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1545 [1/1] (0.00ns)   --->   "%conv_out_addr_137 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_94" [maxpool/max_pool.cpp:29]   --->   Operation 1545 'getelementptr' 'conv_out_addr_137' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1546 [1/1] (0.00ns)   --->   "%bitcast_ln29_197 = bitcast float %conv_out_load_113 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1546 'bitcast' 'bitcast_ln29_197' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1547 [1/1] (0.00ns)   --->   "%tmp_311 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_197, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1547 'partselect' 'tmp_311' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1548 [1/1] (0.00ns)   --->   "%trunc_ln29_221 = trunc i32 %bitcast_ln29_197 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1548 'trunc' 'trunc_ln29_221' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1549 [1/1] (0.00ns)   --->   "%bitcast_ln29_198 = bitcast float %select_ln29_112 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1549 'bitcast' 'bitcast_ln29_198' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1550 [1/1] (0.00ns)   --->   "%tmp_312 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_198, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1550 'partselect' 'tmp_312' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1551 [1/1] (0.00ns)   --->   "%trunc_ln29_222 = trunc i32 %bitcast_ln29_198 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1551 'trunc' 'trunc_ln29_222' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1552 [1/1] (1.55ns)   --->   "%icmp_ln29_394 = icmp ne i8 %tmp_311, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1552 'icmp' 'icmp_ln29_394' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1553 [1/1] (2.44ns)   --->   "%icmp_ln29_395 = icmp eq i23 %trunc_ln29_221, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1553 'icmp' 'icmp_ln29_395' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_198)   --->   "%or_ln29_197 = or i1 %icmp_ln29_395, %icmp_ln29_394" [maxpool/max_pool.cpp:29]   --->   Operation 1554 'or' 'or_ln29_197' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1555 [1/1] (1.55ns)   --->   "%icmp_ln29_396 = icmp ne i8 %tmp_312, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1555 'icmp' 'icmp_ln29_396' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1556 [1/1] (2.44ns)   --->   "%icmp_ln29_397 = icmp eq i23 %trunc_ln29_222, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1556 'icmp' 'icmp_ln29_397' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1557 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_198)   --->   "%or_ln29_198 = or i1 %icmp_ln29_397, %icmp_ln29_396" [maxpool/max_pool.cpp:29]   --->   Operation 1557 'or' 'or_ln29_198' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1558 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_198)   --->   "%and_ln29_197 = and i1 %or_ln29_197, %or_ln29_198" [maxpool/max_pool.cpp:29]   --->   Operation 1558 'and' 'and_ln29_197' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1559 [1/2] (5.43ns)   --->   "%tmp_313 = fcmp ogt float %conv_out_load_113, %select_ln29_112" [maxpool/max_pool.cpp:29]   --->   Operation 1559 'fcmp' 'tmp_313' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1560 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_198 = and i1 %and_ln29_197, %tmp_313" [maxpool/max_pool.cpp:29]   --->   Operation 1560 'and' 'and_ln29_198' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1561 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_113 = select i1 %and_ln29_198, float %conv_out_load_113, float %select_ln29_112" [maxpool/max_pool.cpp:29]   --->   Operation 1561 'select' 'select_ln29_113' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1562 [1/1] (0.00ns)   --->   "%bitcast_ln29_204 = bitcast float %conv_out_load_117 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1562 'bitcast' 'bitcast_ln29_204' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1563 [1/1] (0.00ns)   --->   "%tmp_322 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_204, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1563 'partselect' 'tmp_322' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1564 [1/1] (0.00ns)   --->   "%trunc_ln29_228 = trunc i32 %bitcast_ln29_204 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1564 'trunc' 'trunc_ln29_228' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1565 [1/1] (0.00ns)   --->   "%bitcast_ln29_205 = bitcast float %select_ln29_116 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1565 'bitcast' 'bitcast_ln29_205' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1566 [1/1] (0.00ns)   --->   "%tmp_323 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_205, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1566 'partselect' 'tmp_323' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1567 [1/1] (0.00ns)   --->   "%trunc_ln29_229 = trunc i32 %bitcast_ln29_205 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1567 'trunc' 'trunc_ln29_229' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1568 [1/1] (1.55ns)   --->   "%icmp_ln29_408 = icmp ne i8 %tmp_322, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1568 'icmp' 'icmp_ln29_408' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1569 [1/1] (2.44ns)   --->   "%icmp_ln29_409 = icmp eq i23 %trunc_ln29_228, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1569 'icmp' 'icmp_ln29_409' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_205)   --->   "%or_ln29_204 = or i1 %icmp_ln29_409, %icmp_ln29_408" [maxpool/max_pool.cpp:29]   --->   Operation 1570 'or' 'or_ln29_204' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1571 [1/1] (1.55ns)   --->   "%icmp_ln29_410 = icmp ne i8 %tmp_323, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1571 'icmp' 'icmp_ln29_410' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1572 [1/1] (2.44ns)   --->   "%icmp_ln29_411 = icmp eq i23 %trunc_ln29_229, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1572 'icmp' 'icmp_ln29_411' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_205)   --->   "%or_ln29_205 = or i1 %icmp_ln29_411, %icmp_ln29_410" [maxpool/max_pool.cpp:29]   --->   Operation 1573 'or' 'or_ln29_205' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_205)   --->   "%and_ln29_204 = and i1 %or_ln29_204, %or_ln29_205" [maxpool/max_pool.cpp:29]   --->   Operation 1574 'and' 'and_ln29_204' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1575 [1/2] (5.43ns)   --->   "%tmp_324 = fcmp ogt float %conv_out_load_117, %select_ln29_116" [maxpool/max_pool.cpp:29]   --->   Operation 1575 'fcmp' 'tmp_324' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1576 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_205 = and i1 %and_ln29_204, %tmp_324" [maxpool/max_pool.cpp:29]   --->   Operation 1576 'and' 'and_ln29_205' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1577 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_117 = select i1 %and_ln29_205, float %conv_out_load_117, float %select_ln29_116" [maxpool/max_pool.cpp:29]   --->   Operation 1577 'select' 'select_ln29_117' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1578 [2/2] (5.43ns)   --->   "%tmp_335 = fcmp ogt float %conv_out_load_121, %select_ln29_120" [maxpool/max_pool.cpp:29]   --->   Operation 1578 'fcmp' 'tmp_335' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1579 [1/2] (3.25ns)   --->   "%conv_out_load_125 = load float* %conv_out_addr_125, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1579 'load' 'conv_out_load_125' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_39 : Operation 1580 [2/2] (5.43ns)   --->   "%tmp_346 = fcmp ogt float %conv_out_load_125, %select_ln29_124" [maxpool/max_pool.cpp:29]   --->   Operation 1580 'fcmp' 'tmp_346' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1581 [1/2] (3.25ns)   --->   "%conv_out_load_129 = load float* %conv_out_addr_129, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1581 'load' 'conv_out_load_129' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_39 : Operation 1582 [2/2] (3.25ns)   --->   "%conv_out_load_133 = load float* %conv_out_addr_133, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1582 'load' 'conv_out_load_133' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_39 : Operation 1583 [2/2] (3.25ns)   --->   "%conv_out_load_137 = load float* %conv_out_addr_137, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1583 'load' 'conv_out_load_137' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 40 <SV = 39> <Delay = 8.68>
ST_40 : Operation 1584 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_211 = add i13 114, %trunc_ln29_198" [maxpool/max_pool.cpp:29]   --->   Operation 1584 'add' 'add_ln29_211' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1585 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_212 = add i13 %zext_ln13, %add_ln29_211" [maxpool/max_pool.cpp:29]   --->   Operation 1585 'add' 'add_ln29_212' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1586 [1/1] (0.00ns)   --->   "%sext_ln29_96 = sext i13 %add_ln29_212 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1586 'sext' 'sext_ln29_96' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1587 [1/1] (0.00ns)   --->   "%conv_out_addr_141 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_96" [maxpool/max_pool.cpp:29]   --->   Operation 1587 'getelementptr' 'conv_out_addr_141' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1588 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_214 = add i13 126, %trunc_ln29_198" [maxpool/max_pool.cpp:29]   --->   Operation 1588 'add' 'add_ln29_214' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1589 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_215 = add i13 %zext_ln13, %add_ln29_214" [maxpool/max_pool.cpp:29]   --->   Operation 1589 'add' 'add_ln29_215' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1590 [1/1] (0.00ns)   --->   "%sext_ln29_97 = sext i13 %add_ln29_215 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1590 'sext' 'sext_ln29_97' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1591 [1/1] (0.00ns)   --->   "%conv_out_addr_145 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_97" [maxpool/max_pool.cpp:29]   --->   Operation 1591 'getelementptr' 'conv_out_addr_145' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1592 [1/1] (0.00ns)   --->   "%bitcast_ln29_211 = bitcast float %conv_out_load_121 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1592 'bitcast' 'bitcast_ln29_211' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1593 [1/1] (0.00ns)   --->   "%tmp_333 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_211, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1593 'partselect' 'tmp_333' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1594 [1/1] (0.00ns)   --->   "%trunc_ln29_235 = trunc i32 %bitcast_ln29_211 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1594 'trunc' 'trunc_ln29_235' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1595 [1/1] (0.00ns)   --->   "%bitcast_ln29_212 = bitcast float %select_ln29_120 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1595 'bitcast' 'bitcast_ln29_212' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1596 [1/1] (0.00ns)   --->   "%tmp_334 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_212, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1596 'partselect' 'tmp_334' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1597 [1/1] (0.00ns)   --->   "%trunc_ln29_236 = trunc i32 %bitcast_ln29_212 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1597 'trunc' 'trunc_ln29_236' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1598 [1/1] (1.55ns)   --->   "%icmp_ln29_422 = icmp ne i8 %tmp_333, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1598 'icmp' 'icmp_ln29_422' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1599 [1/1] (2.44ns)   --->   "%icmp_ln29_423 = icmp eq i23 %trunc_ln29_235, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1599 'icmp' 'icmp_ln29_423' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_212)   --->   "%or_ln29_211 = or i1 %icmp_ln29_423, %icmp_ln29_422" [maxpool/max_pool.cpp:29]   --->   Operation 1600 'or' 'or_ln29_211' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1601 [1/1] (1.55ns)   --->   "%icmp_ln29_424 = icmp ne i8 %tmp_334, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1601 'icmp' 'icmp_ln29_424' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1602 [1/1] (2.44ns)   --->   "%icmp_ln29_425 = icmp eq i23 %trunc_ln29_236, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1602 'icmp' 'icmp_ln29_425' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_212)   --->   "%or_ln29_212 = or i1 %icmp_ln29_425, %icmp_ln29_424" [maxpool/max_pool.cpp:29]   --->   Operation 1603 'or' 'or_ln29_212' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_212)   --->   "%and_ln29_211 = and i1 %or_ln29_211, %or_ln29_212" [maxpool/max_pool.cpp:29]   --->   Operation 1604 'and' 'and_ln29_211' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1605 [1/2] (5.43ns)   --->   "%tmp_335 = fcmp ogt float %conv_out_load_121, %select_ln29_120" [maxpool/max_pool.cpp:29]   --->   Operation 1605 'fcmp' 'tmp_335' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1606 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_212 = and i1 %and_ln29_211, %tmp_335" [maxpool/max_pool.cpp:29]   --->   Operation 1606 'and' 'and_ln29_212' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1607 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_121 = select i1 %and_ln29_212, float %conv_out_load_121, float %select_ln29_120" [maxpool/max_pool.cpp:29]   --->   Operation 1607 'select' 'select_ln29_121' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1608 [1/1] (0.00ns)   --->   "%bitcast_ln29_218 = bitcast float %conv_out_load_125 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1608 'bitcast' 'bitcast_ln29_218' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1609 [1/1] (0.00ns)   --->   "%tmp_344 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_218, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1609 'partselect' 'tmp_344' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1610 [1/1] (0.00ns)   --->   "%trunc_ln29_242 = trunc i32 %bitcast_ln29_218 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1610 'trunc' 'trunc_ln29_242' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1611 [1/1] (0.00ns)   --->   "%bitcast_ln29_219 = bitcast float %select_ln29_124 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1611 'bitcast' 'bitcast_ln29_219' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1612 [1/1] (0.00ns)   --->   "%tmp_345 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_219, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1612 'partselect' 'tmp_345' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1613 [1/1] (0.00ns)   --->   "%trunc_ln29_243 = trunc i32 %bitcast_ln29_219 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1613 'trunc' 'trunc_ln29_243' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1614 [1/1] (1.55ns)   --->   "%icmp_ln29_436 = icmp ne i8 %tmp_344, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1614 'icmp' 'icmp_ln29_436' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1615 [1/1] (2.44ns)   --->   "%icmp_ln29_437 = icmp eq i23 %trunc_ln29_242, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1615 'icmp' 'icmp_ln29_437' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1616 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_219)   --->   "%or_ln29_218 = or i1 %icmp_ln29_437, %icmp_ln29_436" [maxpool/max_pool.cpp:29]   --->   Operation 1616 'or' 'or_ln29_218' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1617 [1/1] (1.55ns)   --->   "%icmp_ln29_438 = icmp ne i8 %tmp_345, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1617 'icmp' 'icmp_ln29_438' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1618 [1/1] (2.44ns)   --->   "%icmp_ln29_439 = icmp eq i23 %trunc_ln29_243, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1618 'icmp' 'icmp_ln29_439' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_219)   --->   "%or_ln29_219 = or i1 %icmp_ln29_439, %icmp_ln29_438" [maxpool/max_pool.cpp:29]   --->   Operation 1619 'or' 'or_ln29_219' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_219)   --->   "%and_ln29_218 = and i1 %or_ln29_218, %or_ln29_219" [maxpool/max_pool.cpp:29]   --->   Operation 1620 'and' 'and_ln29_218' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1621 [1/2] (5.43ns)   --->   "%tmp_346 = fcmp ogt float %conv_out_load_125, %select_ln29_124" [maxpool/max_pool.cpp:29]   --->   Operation 1621 'fcmp' 'tmp_346' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1622 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_219 = and i1 %and_ln29_218, %tmp_346" [maxpool/max_pool.cpp:29]   --->   Operation 1622 'and' 'and_ln29_219' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1623 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_125 = select i1 %and_ln29_219, float %conv_out_load_125, float %select_ln29_124" [maxpool/max_pool.cpp:29]   --->   Operation 1623 'select' 'select_ln29_125' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1624 [2/2] (5.43ns)   --->   "%tmp_357 = fcmp ogt float %conv_out_load_129, %select_ln29_128" [maxpool/max_pool.cpp:29]   --->   Operation 1624 'fcmp' 'tmp_357' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1625 [1/2] (3.25ns)   --->   "%conv_out_load_133 = load float* %conv_out_addr_133, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1625 'load' 'conv_out_load_133' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_40 : Operation 1626 [2/2] (5.43ns)   --->   "%tmp_368 = fcmp ogt float %conv_out_load_133, %select_ln29_132" [maxpool/max_pool.cpp:29]   --->   Operation 1626 'fcmp' 'tmp_368' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1627 [1/2] (3.25ns)   --->   "%conv_out_load_137 = load float* %conv_out_addr_137, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1627 'load' 'conv_out_load_137' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_40 : Operation 1628 [2/2] (3.25ns)   --->   "%conv_out_load_141 = load float* %conv_out_addr_141, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1628 'load' 'conv_out_load_141' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_40 : Operation 1629 [2/2] (3.25ns)   --->   "%conv_out_load_145 = load float* %conv_out_addr_145, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1629 'load' 'conv_out_load_145' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 41 <SV = 40> <Delay = 8.68>
ST_41 : Operation 1630 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_218 = add i13 138, %trunc_ln29_198" [maxpool/max_pool.cpp:29]   --->   Operation 1630 'add' 'add_ln29_218' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1631 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_219 = add i13 %zext_ln13, %add_ln29_218" [maxpool/max_pool.cpp:29]   --->   Operation 1631 'add' 'add_ln29_219' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1632 [1/1] (0.00ns)   --->   "%sext_ln29_99 = sext i13 %add_ln29_219 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1632 'sext' 'sext_ln29_99' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1633 [1/1] (0.00ns)   --->   "%conv_out_addr_149 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_99" [maxpool/max_pool.cpp:29]   --->   Operation 1633 'getelementptr' 'conv_out_addr_149' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1634 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_221 = add i13 150, %trunc_ln29_198" [maxpool/max_pool.cpp:29]   --->   Operation 1634 'add' 'add_ln29_221' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1635 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_222 = add i13 %zext_ln13, %add_ln29_221" [maxpool/max_pool.cpp:29]   --->   Operation 1635 'add' 'add_ln29_222' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1636 [1/1] (0.00ns)   --->   "%sext_ln29_100 = sext i13 %add_ln29_222 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1636 'sext' 'sext_ln29_100' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1637 [1/1] (0.00ns)   --->   "%conv_out_addr_153 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_100" [maxpool/max_pool.cpp:29]   --->   Operation 1637 'getelementptr' 'conv_out_addr_153' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1638 [1/1] (0.00ns)   --->   "%bitcast_ln29_225 = bitcast float %conv_out_load_129 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1638 'bitcast' 'bitcast_ln29_225' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1639 [1/1] (0.00ns)   --->   "%tmp_355 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_225, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1639 'partselect' 'tmp_355' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1640 [1/1] (0.00ns)   --->   "%trunc_ln29_249 = trunc i32 %bitcast_ln29_225 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1640 'trunc' 'trunc_ln29_249' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1641 [1/1] (0.00ns)   --->   "%bitcast_ln29_226 = bitcast float %select_ln29_128 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1641 'bitcast' 'bitcast_ln29_226' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1642 [1/1] (0.00ns)   --->   "%tmp_356 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_226, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1642 'partselect' 'tmp_356' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1643 [1/1] (0.00ns)   --->   "%trunc_ln29_250 = trunc i32 %bitcast_ln29_226 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1643 'trunc' 'trunc_ln29_250' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1644 [1/1] (1.55ns)   --->   "%icmp_ln29_450 = icmp ne i8 %tmp_355, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1644 'icmp' 'icmp_ln29_450' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1645 [1/1] (2.44ns)   --->   "%icmp_ln29_451 = icmp eq i23 %trunc_ln29_249, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1645 'icmp' 'icmp_ln29_451' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1646 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_226)   --->   "%or_ln29_225 = or i1 %icmp_ln29_451, %icmp_ln29_450" [maxpool/max_pool.cpp:29]   --->   Operation 1646 'or' 'or_ln29_225' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1647 [1/1] (1.55ns)   --->   "%icmp_ln29_452 = icmp ne i8 %tmp_356, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1647 'icmp' 'icmp_ln29_452' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1648 [1/1] (2.44ns)   --->   "%icmp_ln29_453 = icmp eq i23 %trunc_ln29_250, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1648 'icmp' 'icmp_ln29_453' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1649 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_226)   --->   "%or_ln29_226 = or i1 %icmp_ln29_453, %icmp_ln29_452" [maxpool/max_pool.cpp:29]   --->   Operation 1649 'or' 'or_ln29_226' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_226)   --->   "%and_ln29_225 = and i1 %or_ln29_225, %or_ln29_226" [maxpool/max_pool.cpp:29]   --->   Operation 1650 'and' 'and_ln29_225' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1651 [1/2] (5.43ns)   --->   "%tmp_357 = fcmp ogt float %conv_out_load_129, %select_ln29_128" [maxpool/max_pool.cpp:29]   --->   Operation 1651 'fcmp' 'tmp_357' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1652 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_226 = and i1 %and_ln29_225, %tmp_357" [maxpool/max_pool.cpp:29]   --->   Operation 1652 'and' 'and_ln29_226' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1653 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_129 = select i1 %and_ln29_226, float %conv_out_load_129, float %select_ln29_128" [maxpool/max_pool.cpp:29]   --->   Operation 1653 'select' 'select_ln29_129' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1654 [1/1] (0.00ns)   --->   "%bitcast_ln29_232 = bitcast float %conv_out_load_133 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1654 'bitcast' 'bitcast_ln29_232' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1655 [1/1] (0.00ns)   --->   "%tmp_366 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_232, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1655 'partselect' 'tmp_366' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1656 [1/1] (0.00ns)   --->   "%trunc_ln29_256 = trunc i32 %bitcast_ln29_232 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1656 'trunc' 'trunc_ln29_256' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1657 [1/1] (0.00ns)   --->   "%bitcast_ln29_233 = bitcast float %select_ln29_132 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1657 'bitcast' 'bitcast_ln29_233' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1658 [1/1] (0.00ns)   --->   "%tmp_367 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_233, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1658 'partselect' 'tmp_367' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1659 [1/1] (0.00ns)   --->   "%trunc_ln29_257 = trunc i32 %bitcast_ln29_233 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1659 'trunc' 'trunc_ln29_257' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1660 [1/1] (1.55ns)   --->   "%icmp_ln29_464 = icmp ne i8 %tmp_366, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1660 'icmp' 'icmp_ln29_464' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1661 [1/1] (2.44ns)   --->   "%icmp_ln29_465 = icmp eq i23 %trunc_ln29_256, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1661 'icmp' 'icmp_ln29_465' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_233)   --->   "%or_ln29_232 = or i1 %icmp_ln29_465, %icmp_ln29_464" [maxpool/max_pool.cpp:29]   --->   Operation 1662 'or' 'or_ln29_232' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1663 [1/1] (1.55ns)   --->   "%icmp_ln29_466 = icmp ne i8 %tmp_367, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1663 'icmp' 'icmp_ln29_466' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1664 [1/1] (2.44ns)   --->   "%icmp_ln29_467 = icmp eq i23 %trunc_ln29_257, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1664 'icmp' 'icmp_ln29_467' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1665 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_233)   --->   "%or_ln29_233 = or i1 %icmp_ln29_467, %icmp_ln29_466" [maxpool/max_pool.cpp:29]   --->   Operation 1665 'or' 'or_ln29_233' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_233)   --->   "%and_ln29_232 = and i1 %or_ln29_232, %or_ln29_233" [maxpool/max_pool.cpp:29]   --->   Operation 1666 'and' 'and_ln29_232' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1667 [1/2] (5.43ns)   --->   "%tmp_368 = fcmp ogt float %conv_out_load_133, %select_ln29_132" [maxpool/max_pool.cpp:29]   --->   Operation 1667 'fcmp' 'tmp_368' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1668 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_233 = and i1 %and_ln29_232, %tmp_368" [maxpool/max_pool.cpp:29]   --->   Operation 1668 'and' 'and_ln29_233' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1669 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_133 = select i1 %and_ln29_233, float %conv_out_load_133, float %select_ln29_132" [maxpool/max_pool.cpp:29]   --->   Operation 1669 'select' 'select_ln29_133' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1670 [2/2] (5.43ns)   --->   "%tmp_379 = fcmp ogt float %conv_out_load_137, %select_ln29_136" [maxpool/max_pool.cpp:29]   --->   Operation 1670 'fcmp' 'tmp_379' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1671 [1/2] (3.25ns)   --->   "%conv_out_load_141 = load float* %conv_out_addr_141, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1671 'load' 'conv_out_load_141' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_41 : Operation 1672 [2/2] (5.43ns)   --->   "%tmp_390 = fcmp ogt float %conv_out_load_141, %select_ln29_140" [maxpool/max_pool.cpp:29]   --->   Operation 1672 'fcmp' 'tmp_390' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1673 [1/2] (3.25ns)   --->   "%conv_out_load_145 = load float* %conv_out_addr_145, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1673 'load' 'conv_out_load_145' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_41 : Operation 1674 [2/2] (3.25ns)   --->   "%conv_out_load_149 = load float* %conv_out_addr_149, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1674 'load' 'conv_out_load_149' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_41 : Operation 1675 [2/2] (3.25ns)   --->   "%conv_out_load_153 = load float* %conv_out_addr_153, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1675 'load' 'conv_out_load_153' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 42 <SV = 41> <Delay = 8.68>
ST_42 : Operation 1676 [1/1] (1.67ns)   --->   "%add_ln29_41 = add i13 %zext_ln13, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 1676 'add' 'add_ln29_41' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1677 [1/1] (0.00ns)   --->   "%sext_ln29_17 = sext i13 %add_ln29_41 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1677 'sext' 'sext_ln29_17' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1678 [1/1] (0.00ns)   --->   "%conv_out_addr_2 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_17" [maxpool/max_pool.cpp:29]   --->   Operation 1678 'getelementptr' 'conv_out_addr_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1679 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_43 = add i13 12, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 1679 'add' 'add_ln29_43' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1680 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_44 = add i13 %zext_ln13, %add_ln29_43" [maxpool/max_pool.cpp:29]   --->   Operation 1680 'add' 'add_ln29_44' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1681 [1/1] (0.00ns)   --->   "%sext_ln29_18 = sext i13 %add_ln29_44 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1681 'sext' 'sext_ln29_18' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1682 [1/1] (0.00ns)   --->   "%conv_out_addr_6 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 1682 'getelementptr' 'conv_out_addr_6' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1683 [2/2] (3.25ns)   --->   "%conv_out_load_2 = load float* %conv_out_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1683 'load' 'conv_out_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_42 : Operation 1684 [2/2] (3.25ns)   --->   "%conv_out_load_6 = load float* %conv_out_addr_6, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1684 'load' 'conv_out_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_42 : Operation 1685 [1/1] (0.00ns)   --->   "%bitcast_ln29_239 = bitcast float %conv_out_load_137 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1685 'bitcast' 'bitcast_ln29_239' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_42 : Operation 1686 [1/1] (0.00ns)   --->   "%tmp_377 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_239, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1686 'partselect' 'tmp_377' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_42 : Operation 1687 [1/1] (0.00ns)   --->   "%trunc_ln29_263 = trunc i32 %bitcast_ln29_239 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1687 'trunc' 'trunc_ln29_263' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_42 : Operation 1688 [1/1] (0.00ns)   --->   "%bitcast_ln29_240 = bitcast float %select_ln29_136 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1688 'bitcast' 'bitcast_ln29_240' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_42 : Operation 1689 [1/1] (0.00ns)   --->   "%tmp_378 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_240, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1689 'partselect' 'tmp_378' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_42 : Operation 1690 [1/1] (0.00ns)   --->   "%trunc_ln29_264 = trunc i32 %bitcast_ln29_240 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1690 'trunc' 'trunc_ln29_264' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_42 : Operation 1691 [1/1] (1.55ns)   --->   "%icmp_ln29_478 = icmp ne i8 %tmp_377, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1691 'icmp' 'icmp_ln29_478' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1692 [1/1] (2.44ns)   --->   "%icmp_ln29_479 = icmp eq i23 %trunc_ln29_263, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1692 'icmp' 'icmp_ln29_479' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1693 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_240)   --->   "%or_ln29_239 = or i1 %icmp_ln29_479, %icmp_ln29_478" [maxpool/max_pool.cpp:29]   --->   Operation 1693 'or' 'or_ln29_239' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1694 [1/1] (1.55ns)   --->   "%icmp_ln29_480 = icmp ne i8 %tmp_378, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1694 'icmp' 'icmp_ln29_480' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1695 [1/1] (2.44ns)   --->   "%icmp_ln29_481 = icmp eq i23 %trunc_ln29_264, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1695 'icmp' 'icmp_ln29_481' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1696 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_240)   --->   "%or_ln29_240 = or i1 %icmp_ln29_481, %icmp_ln29_480" [maxpool/max_pool.cpp:29]   --->   Operation 1696 'or' 'or_ln29_240' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_240)   --->   "%and_ln29_239 = and i1 %or_ln29_239, %or_ln29_240" [maxpool/max_pool.cpp:29]   --->   Operation 1697 'and' 'and_ln29_239' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1698 [1/2] (5.43ns)   --->   "%tmp_379 = fcmp ogt float %conv_out_load_137, %select_ln29_136" [maxpool/max_pool.cpp:29]   --->   Operation 1698 'fcmp' 'tmp_379' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1699 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_240 = and i1 %and_ln29_239, %tmp_379" [maxpool/max_pool.cpp:29]   --->   Operation 1699 'and' 'and_ln29_240' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1700 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_137 = select i1 %and_ln29_240, float %conv_out_load_137, float %select_ln29_136" [maxpool/max_pool.cpp:29]   --->   Operation 1700 'select' 'select_ln29_137' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1701 [1/1] (0.00ns)   --->   "%bitcast_ln29_246 = bitcast float %conv_out_load_141 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1701 'bitcast' 'bitcast_ln29_246' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_42 : Operation 1702 [1/1] (0.00ns)   --->   "%tmp_388 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_246, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1702 'partselect' 'tmp_388' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_42 : Operation 1703 [1/1] (0.00ns)   --->   "%trunc_ln29_270 = trunc i32 %bitcast_ln29_246 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1703 'trunc' 'trunc_ln29_270' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_42 : Operation 1704 [1/1] (0.00ns)   --->   "%bitcast_ln29_247 = bitcast float %select_ln29_140 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1704 'bitcast' 'bitcast_ln29_247' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_42 : Operation 1705 [1/1] (0.00ns)   --->   "%tmp_389 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_247, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1705 'partselect' 'tmp_389' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_42 : Operation 1706 [1/1] (0.00ns)   --->   "%trunc_ln29_271 = trunc i32 %bitcast_ln29_247 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1706 'trunc' 'trunc_ln29_271' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_42 : Operation 1707 [1/1] (1.55ns)   --->   "%icmp_ln29_492 = icmp ne i8 %tmp_388, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1707 'icmp' 'icmp_ln29_492' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1708 [1/1] (2.44ns)   --->   "%icmp_ln29_493 = icmp eq i23 %trunc_ln29_270, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1708 'icmp' 'icmp_ln29_493' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1709 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_247)   --->   "%or_ln29_246 = or i1 %icmp_ln29_493, %icmp_ln29_492" [maxpool/max_pool.cpp:29]   --->   Operation 1709 'or' 'or_ln29_246' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1710 [1/1] (1.55ns)   --->   "%icmp_ln29_494 = icmp ne i8 %tmp_389, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1710 'icmp' 'icmp_ln29_494' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1711 [1/1] (2.44ns)   --->   "%icmp_ln29_495 = icmp eq i23 %trunc_ln29_271, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1711 'icmp' 'icmp_ln29_495' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_247)   --->   "%or_ln29_247 = or i1 %icmp_ln29_495, %icmp_ln29_494" [maxpool/max_pool.cpp:29]   --->   Operation 1712 'or' 'or_ln29_247' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1713 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_247)   --->   "%and_ln29_246 = and i1 %or_ln29_246, %or_ln29_247" [maxpool/max_pool.cpp:29]   --->   Operation 1713 'and' 'and_ln29_246' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1714 [1/2] (5.43ns)   --->   "%tmp_390 = fcmp ogt float %conv_out_load_141, %select_ln29_140" [maxpool/max_pool.cpp:29]   --->   Operation 1714 'fcmp' 'tmp_390' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1715 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_247 = and i1 %and_ln29_246, %tmp_390" [maxpool/max_pool.cpp:29]   --->   Operation 1715 'and' 'and_ln29_247' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1716 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_141 = select i1 %and_ln29_247, float %conv_out_load_141, float %select_ln29_140" [maxpool/max_pool.cpp:29]   --->   Operation 1716 'select' 'select_ln29_141' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1717 [2/2] (5.43ns)   --->   "%tmp_401 = fcmp ogt float %conv_out_load_145, %select_ln29_144" [maxpool/max_pool.cpp:29]   --->   Operation 1717 'fcmp' 'tmp_401' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1718 [1/2] (3.25ns)   --->   "%conv_out_load_149 = load float* %conv_out_addr_149, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1718 'load' 'conv_out_load_149' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_42 : Operation 1719 [2/2] (5.43ns)   --->   "%tmp_412 = fcmp ogt float %conv_out_load_149, %select_ln29_148" [maxpool/max_pool.cpp:29]   --->   Operation 1719 'fcmp' 'tmp_412' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1720 [1/2] (3.25ns)   --->   "%conv_out_load_153 = load float* %conv_out_addr_153, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1720 'load' 'conv_out_load_153' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 43 <SV = 42> <Delay = 8.68>
ST_43 : Operation 1721 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_47 = add i13 24, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 1721 'add' 'add_ln29_47' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1722 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_48 = add i13 %zext_ln13, %add_ln29_47" [maxpool/max_pool.cpp:29]   --->   Operation 1722 'add' 'add_ln29_48' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1723 [1/1] (0.00ns)   --->   "%sext_ln29_20 = sext i13 %add_ln29_48 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1723 'sext' 'sext_ln29_20' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1724 [1/1] (0.00ns)   --->   "%conv_out_addr_10 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 1724 'getelementptr' 'conv_out_addr_10' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1725 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_51 = add i13 36, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 1725 'add' 'add_ln29_51' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1726 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_52 = add i13 %zext_ln13, %add_ln29_51" [maxpool/max_pool.cpp:29]   --->   Operation 1726 'add' 'add_ln29_52' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1727 [1/1] (0.00ns)   --->   "%sext_ln29_22 = sext i13 %add_ln29_52 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1727 'sext' 'sext_ln29_22' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1728 [1/1] (0.00ns)   --->   "%conv_out_addr_14 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 1728 'getelementptr' 'conv_out_addr_14' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1729 [1/2] (3.25ns)   --->   "%conv_out_load_2 = load float* %conv_out_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1729 'load' 'conv_out_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_43 : Operation 1730 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %conv_out_load_2, %select_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 1730 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1731 [1/2] (3.25ns)   --->   "%conv_out_load_6 = load float* %conv_out_addr_6, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1731 'load' 'conv_out_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_43 : Operation 1732 [2/2] (3.25ns)   --->   "%conv_out_load_10 = load float* %conv_out_addr_10, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1732 'load' 'conv_out_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_43 : Operation 1733 [2/2] (3.25ns)   --->   "%conv_out_load_14 = load float* %conv_out_addr_14, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1733 'load' 'conv_out_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_43 : Operation 1734 [1/1] (0.00ns)   --->   "%bitcast_ln29_253 = bitcast float %conv_out_load_145 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1734 'bitcast' 'bitcast_ln29_253' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_43 : Operation 1735 [1/1] (0.00ns)   --->   "%tmp_399 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_253, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1735 'partselect' 'tmp_399' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_43 : Operation 1736 [1/1] (0.00ns)   --->   "%trunc_ln29_277 = trunc i32 %bitcast_ln29_253 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1736 'trunc' 'trunc_ln29_277' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_43 : Operation 1737 [1/1] (0.00ns)   --->   "%bitcast_ln29_254 = bitcast float %select_ln29_144 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1737 'bitcast' 'bitcast_ln29_254' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_43 : Operation 1738 [1/1] (0.00ns)   --->   "%tmp_400 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_254, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1738 'partselect' 'tmp_400' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_43 : Operation 1739 [1/1] (0.00ns)   --->   "%trunc_ln29_278 = trunc i32 %bitcast_ln29_254 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1739 'trunc' 'trunc_ln29_278' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_43 : Operation 1740 [1/1] (1.55ns)   --->   "%icmp_ln29_506 = icmp ne i8 %tmp_399, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1740 'icmp' 'icmp_ln29_506' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1741 [1/1] (2.44ns)   --->   "%icmp_ln29_507 = icmp eq i23 %trunc_ln29_277, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1741 'icmp' 'icmp_ln29_507' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_254)   --->   "%or_ln29_253 = or i1 %icmp_ln29_507, %icmp_ln29_506" [maxpool/max_pool.cpp:29]   --->   Operation 1742 'or' 'or_ln29_253' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1743 [1/1] (1.55ns)   --->   "%icmp_ln29_508 = icmp ne i8 %tmp_400, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1743 'icmp' 'icmp_ln29_508' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1744 [1/1] (2.44ns)   --->   "%icmp_ln29_509 = icmp eq i23 %trunc_ln29_278, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1744 'icmp' 'icmp_ln29_509' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1745 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_254)   --->   "%or_ln29_254 = or i1 %icmp_ln29_509, %icmp_ln29_508" [maxpool/max_pool.cpp:29]   --->   Operation 1745 'or' 'or_ln29_254' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1746 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_254)   --->   "%and_ln29_253 = and i1 %or_ln29_253, %or_ln29_254" [maxpool/max_pool.cpp:29]   --->   Operation 1746 'and' 'and_ln29_253' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1747 [1/2] (5.43ns)   --->   "%tmp_401 = fcmp ogt float %conv_out_load_145, %select_ln29_144" [maxpool/max_pool.cpp:29]   --->   Operation 1747 'fcmp' 'tmp_401' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1748 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_254 = and i1 %and_ln29_253, %tmp_401" [maxpool/max_pool.cpp:29]   --->   Operation 1748 'and' 'and_ln29_254' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1749 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_145 = select i1 %and_ln29_254, float %conv_out_load_145, float %select_ln29_144" [maxpool/max_pool.cpp:29]   --->   Operation 1749 'select' 'select_ln29_145' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1750 [1/1] (0.00ns)   --->   "%bitcast_ln29_260 = bitcast float %conv_out_load_149 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1750 'bitcast' 'bitcast_ln29_260' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_43 : Operation 1751 [1/1] (0.00ns)   --->   "%tmp_410 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_260, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1751 'partselect' 'tmp_410' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_43 : Operation 1752 [1/1] (0.00ns)   --->   "%trunc_ln29_284 = trunc i32 %bitcast_ln29_260 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1752 'trunc' 'trunc_ln29_284' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_43 : Operation 1753 [1/1] (0.00ns)   --->   "%bitcast_ln29_261 = bitcast float %select_ln29_148 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1753 'bitcast' 'bitcast_ln29_261' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_43 : Operation 1754 [1/1] (0.00ns)   --->   "%tmp_411 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_261, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1754 'partselect' 'tmp_411' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_43 : Operation 1755 [1/1] (0.00ns)   --->   "%trunc_ln29_285 = trunc i32 %bitcast_ln29_261 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1755 'trunc' 'trunc_ln29_285' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_43 : Operation 1756 [1/1] (1.55ns)   --->   "%icmp_ln29_520 = icmp ne i8 %tmp_410, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1756 'icmp' 'icmp_ln29_520' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1757 [1/1] (2.44ns)   --->   "%icmp_ln29_521 = icmp eq i23 %trunc_ln29_284, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1757 'icmp' 'icmp_ln29_521' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_261)   --->   "%or_ln29_260 = or i1 %icmp_ln29_521, %icmp_ln29_520" [maxpool/max_pool.cpp:29]   --->   Operation 1758 'or' 'or_ln29_260' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1759 [1/1] (1.55ns)   --->   "%icmp_ln29_522 = icmp ne i8 %tmp_411, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1759 'icmp' 'icmp_ln29_522' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1760 [1/1] (2.44ns)   --->   "%icmp_ln29_523 = icmp eq i23 %trunc_ln29_285, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1760 'icmp' 'icmp_ln29_523' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_261)   --->   "%or_ln29_261 = or i1 %icmp_ln29_523, %icmp_ln29_522" [maxpool/max_pool.cpp:29]   --->   Operation 1761 'or' 'or_ln29_261' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1762 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_261)   --->   "%and_ln29_260 = and i1 %or_ln29_260, %or_ln29_261" [maxpool/max_pool.cpp:29]   --->   Operation 1762 'and' 'and_ln29_260' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1763 [1/2] (5.43ns)   --->   "%tmp_412 = fcmp ogt float %conv_out_load_149, %select_ln29_148" [maxpool/max_pool.cpp:29]   --->   Operation 1763 'fcmp' 'tmp_412' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1764 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_261 = and i1 %and_ln29_260, %tmp_412" [maxpool/max_pool.cpp:29]   --->   Operation 1764 'and' 'and_ln29_261' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1765 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_149 = select i1 %and_ln29_261, float %conv_out_load_149, float %select_ln29_148" [maxpool/max_pool.cpp:29]   --->   Operation 1765 'select' 'select_ln29_149' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1766 [2/2] (5.43ns)   --->   "%tmp_423 = fcmp ogt float %conv_out_load_153, %select_ln29_152" [maxpool/max_pool.cpp:29]   --->   Operation 1766 'fcmp' 'tmp_423' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 8.68>
ST_44 : Operation 1767 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_55 = add i13 48, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 1767 'add' 'add_ln29_55' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1768 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_56 = add i13 %zext_ln13, %add_ln29_55" [maxpool/max_pool.cpp:29]   --->   Operation 1768 'add' 'add_ln29_56' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1769 [1/1] (0.00ns)   --->   "%sext_ln29_24 = sext i13 %add_ln29_56 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1769 'sext' 'sext_ln29_24' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1770 [1/1] (0.00ns)   --->   "%conv_out_addr_18 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 1770 'getelementptr' 'conv_out_addr_18' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1771 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_59 = add i13 60, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 1771 'add' 'add_ln29_59' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1772 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_60 = add i13 %zext_ln13, %add_ln29_59" [maxpool/max_pool.cpp:29]   --->   Operation 1772 'add' 'add_ln29_60' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1773 [1/1] (0.00ns)   --->   "%sext_ln29_26 = sext i13 %add_ln29_60 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1773 'sext' 'sext_ln29_26' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1774 [1/1] (0.00ns)   --->   "%conv_out_addr_22 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_26" [maxpool/max_pool.cpp:29]   --->   Operation 1774 'getelementptr' 'conv_out_addr_22' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1775 [1/1] (0.00ns)   --->   "%bitcast_ln29_3 = bitcast float %conv_out_load_2 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1775 'bitcast' 'bitcast_ln29_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1776 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_3, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1776 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1777 [1/1] (0.00ns)   --->   "%trunc_ln29_11 = trunc i32 %bitcast_ln29_3 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1777 'trunc' 'trunc_ln29_11' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1778 [1/1] (0.00ns)   --->   "%bitcast_ln29_4 = bitcast float %select_ln29_1 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1778 'bitcast' 'bitcast_ln29_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1779 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_4, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1779 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1780 [1/1] (0.00ns)   --->   "%trunc_ln29_12 = trunc i32 %bitcast_ln29_4 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1780 'trunc' 'trunc_ln29_12' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1781 [1/1] (1.55ns)   --->   "%icmp_ln29_6 = icmp ne i8 %tmp_7, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1781 'icmp' 'icmp_ln29_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1782 [1/1] (2.44ns)   --->   "%icmp_ln29_7 = icmp eq i23 %trunc_ln29_11, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1782 'icmp' 'icmp_ln29_7' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%or_ln29_3 = or i1 %icmp_ln29_7, %icmp_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 1783 'or' 'or_ln29_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1784 [1/1] (1.55ns)   --->   "%icmp_ln29_8 = icmp ne i8 %tmp_8, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1784 'icmp' 'icmp_ln29_8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1785 [1/1] (2.44ns)   --->   "%icmp_ln29_9 = icmp eq i23 %trunc_ln29_12, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1785 'icmp' 'icmp_ln29_9' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%or_ln29_4 = or i1 %icmp_ln29_9, %icmp_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 1786 'or' 'or_ln29_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1787 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%and_ln29_3 = and i1 %or_ln29_3, %or_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 1787 'and' 'and_ln29_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1788 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %conv_out_load_2, %select_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 1788 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1789 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_4 = and i1 %and_ln29_3, %tmp_9" [maxpool/max_pool.cpp:29]   --->   Operation 1789 'and' 'and_ln29_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1790 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_2 = select i1 %and_ln29_4, float %conv_out_load_2, float %select_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 1790 'select' 'select_ln29_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1791 [2/2] (5.43ns)   --->   "%tmp_19 = fcmp ogt float %conv_out_load_6, %select_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 1791 'fcmp' 'tmp_19' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1792 [1/2] (3.25ns)   --->   "%conv_out_load_10 = load float* %conv_out_addr_10, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1792 'load' 'conv_out_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_44 : Operation 1793 [2/2] (5.43ns)   --->   "%tmp_30 = fcmp ogt float %conv_out_load_10, %select_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 1793 'fcmp' 'tmp_30' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1794 [1/2] (3.25ns)   --->   "%conv_out_load_14 = load float* %conv_out_addr_14, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1794 'load' 'conv_out_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_44 : Operation 1795 [2/2] (3.25ns)   --->   "%conv_out_load_18 = load float* %conv_out_addr_18, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1795 'load' 'conv_out_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_44 : Operation 1796 [2/2] (3.25ns)   --->   "%conv_out_load_22 = load float* %conv_out_addr_22, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1796 'load' 'conv_out_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_44 : Operation 1797 [1/1] (0.00ns)   --->   "%bitcast_ln29_267 = bitcast float %conv_out_load_153 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1797 'bitcast' 'bitcast_ln29_267' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_44 : Operation 1798 [1/1] (0.00ns)   --->   "%tmp_421 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_267, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1798 'partselect' 'tmp_421' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_44 : Operation 1799 [1/1] (0.00ns)   --->   "%trunc_ln29_291 = trunc i32 %bitcast_ln29_267 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1799 'trunc' 'trunc_ln29_291' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_44 : Operation 1800 [1/1] (0.00ns)   --->   "%bitcast_ln29_268 = bitcast float %select_ln29_152 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1800 'bitcast' 'bitcast_ln29_268' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_44 : Operation 1801 [1/1] (0.00ns)   --->   "%tmp_422 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_268, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1801 'partselect' 'tmp_422' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_44 : Operation 1802 [1/1] (0.00ns)   --->   "%trunc_ln29_292 = trunc i32 %bitcast_ln29_268 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1802 'trunc' 'trunc_ln29_292' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_44 : Operation 1803 [1/1] (1.55ns)   --->   "%icmp_ln29_534 = icmp ne i8 %tmp_421, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1803 'icmp' 'icmp_ln29_534' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1804 [1/1] (2.44ns)   --->   "%icmp_ln29_535 = icmp eq i23 %trunc_ln29_291, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1804 'icmp' 'icmp_ln29_535' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1805 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_268)   --->   "%or_ln29_267 = or i1 %icmp_ln29_535, %icmp_ln29_534" [maxpool/max_pool.cpp:29]   --->   Operation 1805 'or' 'or_ln29_267' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1806 [1/1] (1.55ns)   --->   "%icmp_ln29_536 = icmp ne i8 %tmp_422, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1806 'icmp' 'icmp_ln29_536' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1807 [1/1] (2.44ns)   --->   "%icmp_ln29_537 = icmp eq i23 %trunc_ln29_292, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1807 'icmp' 'icmp_ln29_537' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_268)   --->   "%or_ln29_268 = or i1 %icmp_ln29_537, %icmp_ln29_536" [maxpool/max_pool.cpp:29]   --->   Operation 1808 'or' 'or_ln29_268' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1809 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_268)   --->   "%and_ln29_267 = and i1 %or_ln29_267, %or_ln29_268" [maxpool/max_pool.cpp:29]   --->   Operation 1809 'and' 'and_ln29_267' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1810 [1/2] (5.43ns)   --->   "%tmp_423 = fcmp ogt float %conv_out_load_153, %select_ln29_152" [maxpool/max_pool.cpp:29]   --->   Operation 1810 'fcmp' 'tmp_423' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1811 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_268 = and i1 %and_ln29_267, %tmp_423" [maxpool/max_pool.cpp:29]   --->   Operation 1811 'and' 'and_ln29_268' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1812 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_153 = select i1 %and_ln29_268, float %conv_out_load_153, float %select_ln29_152" [maxpool/max_pool.cpp:29]   --->   Operation 1812 'select' 'select_ln29_153' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 45 <SV = 44> <Delay = 8.68>
ST_45 : Operation 1813 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_63 = add i13 72, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 1813 'add' 'add_ln29_63' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1814 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_64 = add i13 %zext_ln13, %add_ln29_63" [maxpool/max_pool.cpp:29]   --->   Operation 1814 'add' 'add_ln29_64' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1815 [1/1] (0.00ns)   --->   "%sext_ln29_28 = sext i13 %add_ln29_64 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1815 'sext' 'sext_ln29_28' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1816 [1/1] (0.00ns)   --->   "%conv_out_addr_26 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_28" [maxpool/max_pool.cpp:29]   --->   Operation 1816 'getelementptr' 'conv_out_addr_26' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1817 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_67 = add i13 84, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 1817 'add' 'add_ln29_67' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1818 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_68 = add i13 %zext_ln13, %add_ln29_67" [maxpool/max_pool.cpp:29]   --->   Operation 1818 'add' 'add_ln29_68' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1819 [1/1] (0.00ns)   --->   "%sext_ln29_30 = sext i13 %add_ln29_68 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1819 'sext' 'sext_ln29_30' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1820 [1/1] (0.00ns)   --->   "%conv_out_addr_30 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 1820 'getelementptr' 'conv_out_addr_30' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1821 [1/1] (0.00ns)   --->   "%bitcast_ln29_10 = bitcast float %conv_out_load_6 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1821 'bitcast' 'bitcast_ln29_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1822 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_10, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1822 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1823 [1/1] (0.00ns)   --->   "%trunc_ln29_18 = trunc i32 %bitcast_ln29_10 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1823 'trunc' 'trunc_ln29_18' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1824 [1/1] (0.00ns)   --->   "%bitcast_ln29_11 = bitcast float %select_ln29_5 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1824 'bitcast' 'bitcast_ln29_11' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1825 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_11, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1825 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1826 [1/1] (0.00ns)   --->   "%trunc_ln29_19 = trunc i32 %bitcast_ln29_11 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1826 'trunc' 'trunc_ln29_19' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1827 [1/1] (1.55ns)   --->   "%icmp_ln29_20 = icmp ne i8 %tmp_17, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1827 'icmp' 'icmp_ln29_20' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1828 [1/1] (2.44ns)   --->   "%icmp_ln29_21 = icmp eq i23 %trunc_ln29_18, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1828 'icmp' 'icmp_ln29_21' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%or_ln29_10 = or i1 %icmp_ln29_21, %icmp_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 1829 'or' 'or_ln29_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1830 [1/1] (1.55ns)   --->   "%icmp_ln29_22 = icmp ne i8 %tmp_18, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1830 'icmp' 'icmp_ln29_22' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1831 [1/1] (2.44ns)   --->   "%icmp_ln29_23 = icmp eq i23 %trunc_ln29_19, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1831 'icmp' 'icmp_ln29_23' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%or_ln29_11 = or i1 %icmp_ln29_23, %icmp_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 1832 'or' 'or_ln29_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%and_ln29_10 = and i1 %or_ln29_10, %or_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 1833 'and' 'and_ln29_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1834 [1/2] (5.43ns)   --->   "%tmp_19 = fcmp ogt float %conv_out_load_6, %select_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 1834 'fcmp' 'tmp_19' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1835 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_11 = and i1 %and_ln29_10, %tmp_19" [maxpool/max_pool.cpp:29]   --->   Operation 1835 'and' 'and_ln29_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1836 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_6 = select i1 %and_ln29_11, float %conv_out_load_6, float %select_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 1836 'select' 'select_ln29_6' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 1837 [1/1] (0.00ns)   --->   "%bitcast_ln29_17 = bitcast float %conv_out_load_10 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1837 'bitcast' 'bitcast_ln29_17' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1838 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_17, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1838 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1839 [1/1] (0.00ns)   --->   "%trunc_ln29_25 = trunc i32 %bitcast_ln29_17 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1839 'trunc' 'trunc_ln29_25' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1840 [1/1] (0.00ns)   --->   "%bitcast_ln29_18 = bitcast float %select_ln29_9 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1840 'bitcast' 'bitcast_ln29_18' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1841 [1/1] (0.00ns)   --->   "%tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_18, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1841 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1842 [1/1] (0.00ns)   --->   "%trunc_ln29_26 = trunc i32 %bitcast_ln29_18 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1842 'trunc' 'trunc_ln29_26' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1843 [1/1] (1.55ns)   --->   "%icmp_ln29_34 = icmp ne i8 %tmp_28, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1843 'icmp' 'icmp_ln29_34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1844 [1/1] (2.44ns)   --->   "%icmp_ln29_35 = icmp eq i23 %trunc_ln29_25, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1844 'icmp' 'icmp_ln29_35' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1845 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_18)   --->   "%or_ln29_17 = or i1 %icmp_ln29_35, %icmp_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 1845 'or' 'or_ln29_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1846 [1/1] (1.55ns)   --->   "%icmp_ln29_36 = icmp ne i8 %tmp_29, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1846 'icmp' 'icmp_ln29_36' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1847 [1/1] (2.44ns)   --->   "%icmp_ln29_37 = icmp eq i23 %trunc_ln29_26, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1847 'icmp' 'icmp_ln29_37' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1848 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_18)   --->   "%or_ln29_18 = or i1 %icmp_ln29_37, %icmp_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 1848 'or' 'or_ln29_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1849 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_18)   --->   "%and_ln29_17 = and i1 %or_ln29_17, %or_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 1849 'and' 'and_ln29_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1850 [1/2] (5.43ns)   --->   "%tmp_30 = fcmp ogt float %conv_out_load_10, %select_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 1850 'fcmp' 'tmp_30' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1851 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_18 = and i1 %and_ln29_17, %tmp_30" [maxpool/max_pool.cpp:29]   --->   Operation 1851 'and' 'and_ln29_18' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1852 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_10 = select i1 %and_ln29_18, float %conv_out_load_10, float %select_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 1852 'select' 'select_ln29_10' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 1853 [2/2] (5.43ns)   --->   "%tmp_41 = fcmp ogt float %conv_out_load_14, %select_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 1853 'fcmp' 'tmp_41' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1854 [1/2] (3.25ns)   --->   "%conv_out_load_18 = load float* %conv_out_addr_18, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1854 'load' 'conv_out_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_45 : Operation 1855 [2/2] (5.43ns)   --->   "%tmp_52 = fcmp ogt float %conv_out_load_18, %select_ln29_17" [maxpool/max_pool.cpp:29]   --->   Operation 1855 'fcmp' 'tmp_52' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1856 [1/2] (3.25ns)   --->   "%conv_out_load_22 = load float* %conv_out_addr_22, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1856 'load' 'conv_out_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_45 : Operation 1857 [2/2] (3.25ns)   --->   "%conv_out_load_26 = load float* %conv_out_addr_26, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1857 'load' 'conv_out_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_45 : Operation 1858 [2/2] (3.25ns)   --->   "%conv_out_load_30 = load float* %conv_out_addr_30, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1858 'load' 'conv_out_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 46 <SV = 45> <Delay = 8.68>
ST_46 : Operation 1859 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_71 = add i13 96, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 1859 'add' 'add_ln29_71' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1860 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_72 = add i13 %zext_ln13, %add_ln29_71" [maxpool/max_pool.cpp:29]   --->   Operation 1860 'add' 'add_ln29_72' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1861 [1/1] (0.00ns)   --->   "%sext_ln29_32 = sext i13 %add_ln29_72 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1861 'sext' 'sext_ln29_32' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1862 [1/1] (0.00ns)   --->   "%conv_out_addr_34 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 1862 'getelementptr' 'conv_out_addr_34' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1863 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_75 = add i13 108, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 1863 'add' 'add_ln29_75' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1864 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_76 = add i13 %zext_ln13, %add_ln29_75" [maxpool/max_pool.cpp:29]   --->   Operation 1864 'add' 'add_ln29_76' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1865 [1/1] (0.00ns)   --->   "%sext_ln29_34 = sext i13 %add_ln29_76 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1865 'sext' 'sext_ln29_34' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1866 [1/1] (0.00ns)   --->   "%conv_out_addr_38 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 1866 'getelementptr' 'conv_out_addr_38' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1867 [1/1] (0.00ns)   --->   "%bitcast_ln29_24 = bitcast float %conv_out_load_14 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1867 'bitcast' 'bitcast_ln29_24' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1868 [1/1] (0.00ns)   --->   "%tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_24, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1868 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1869 [1/1] (0.00ns)   --->   "%trunc_ln29_32 = trunc i32 %bitcast_ln29_24 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1869 'trunc' 'trunc_ln29_32' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1870 [1/1] (0.00ns)   --->   "%bitcast_ln29_25 = bitcast float %select_ln29_13 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1870 'bitcast' 'bitcast_ln29_25' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1871 [1/1] (0.00ns)   --->   "%tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_25, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1871 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1872 [1/1] (0.00ns)   --->   "%trunc_ln29_33 = trunc i32 %bitcast_ln29_25 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1872 'trunc' 'trunc_ln29_33' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1873 [1/1] (1.55ns)   --->   "%icmp_ln29_48 = icmp ne i8 %tmp_39, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1873 'icmp' 'icmp_ln29_48' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1874 [1/1] (2.44ns)   --->   "%icmp_ln29_49 = icmp eq i23 %trunc_ln29_32, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1874 'icmp' 'icmp_ln29_49' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1875 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_25)   --->   "%or_ln29_24 = or i1 %icmp_ln29_49, %icmp_ln29_48" [maxpool/max_pool.cpp:29]   --->   Operation 1875 'or' 'or_ln29_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1876 [1/1] (1.55ns)   --->   "%icmp_ln29_50 = icmp ne i8 %tmp_40, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1876 'icmp' 'icmp_ln29_50' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1877 [1/1] (2.44ns)   --->   "%icmp_ln29_51 = icmp eq i23 %trunc_ln29_33, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1877 'icmp' 'icmp_ln29_51' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1878 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_25)   --->   "%or_ln29_25 = or i1 %icmp_ln29_51, %icmp_ln29_50" [maxpool/max_pool.cpp:29]   --->   Operation 1878 'or' 'or_ln29_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1879 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_25)   --->   "%and_ln29_24 = and i1 %or_ln29_24, %or_ln29_25" [maxpool/max_pool.cpp:29]   --->   Operation 1879 'and' 'and_ln29_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1880 [1/2] (5.43ns)   --->   "%tmp_41 = fcmp ogt float %conv_out_load_14, %select_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 1880 'fcmp' 'tmp_41' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1881 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_25 = and i1 %and_ln29_24, %tmp_41" [maxpool/max_pool.cpp:29]   --->   Operation 1881 'and' 'and_ln29_25' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1882 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_14 = select i1 %and_ln29_25, float %conv_out_load_14, float %select_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 1882 'select' 'select_ln29_14' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1883 [1/1] (0.00ns)   --->   "%bitcast_ln29_31 = bitcast float %conv_out_load_18 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1883 'bitcast' 'bitcast_ln29_31' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1884 [1/1] (0.00ns)   --->   "%tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_31, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1884 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1885 [1/1] (0.00ns)   --->   "%trunc_ln29_39 = trunc i32 %bitcast_ln29_31 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1885 'trunc' 'trunc_ln29_39' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1886 [1/1] (0.00ns)   --->   "%bitcast_ln29_32 = bitcast float %select_ln29_17 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1886 'bitcast' 'bitcast_ln29_32' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1887 [1/1] (0.00ns)   --->   "%tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_32, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1887 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1888 [1/1] (0.00ns)   --->   "%trunc_ln29_40 = trunc i32 %bitcast_ln29_32 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1888 'trunc' 'trunc_ln29_40' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1889 [1/1] (1.55ns)   --->   "%icmp_ln29_62 = icmp ne i8 %tmp_50, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1889 'icmp' 'icmp_ln29_62' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1890 [1/1] (2.44ns)   --->   "%icmp_ln29_63 = icmp eq i23 %trunc_ln29_39, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1890 'icmp' 'icmp_ln29_63' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_32)   --->   "%or_ln29_31 = or i1 %icmp_ln29_63, %icmp_ln29_62" [maxpool/max_pool.cpp:29]   --->   Operation 1891 'or' 'or_ln29_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1892 [1/1] (1.55ns)   --->   "%icmp_ln29_64 = icmp ne i8 %tmp_51, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1892 'icmp' 'icmp_ln29_64' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1893 [1/1] (2.44ns)   --->   "%icmp_ln29_65 = icmp eq i23 %trunc_ln29_40, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1893 'icmp' 'icmp_ln29_65' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_32)   --->   "%or_ln29_32 = or i1 %icmp_ln29_65, %icmp_ln29_64" [maxpool/max_pool.cpp:29]   --->   Operation 1894 'or' 'or_ln29_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_32)   --->   "%and_ln29_31 = and i1 %or_ln29_31, %or_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 1895 'and' 'and_ln29_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1896 [1/2] (5.43ns)   --->   "%tmp_52 = fcmp ogt float %conv_out_load_18, %select_ln29_17" [maxpool/max_pool.cpp:29]   --->   Operation 1896 'fcmp' 'tmp_52' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1897 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_32 = and i1 %and_ln29_31, %tmp_52" [maxpool/max_pool.cpp:29]   --->   Operation 1897 'and' 'and_ln29_32' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1898 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_18 = select i1 %and_ln29_32, float %conv_out_load_18, float %select_ln29_17" [maxpool/max_pool.cpp:29]   --->   Operation 1898 'select' 'select_ln29_18' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1899 [2/2] (5.43ns)   --->   "%tmp_63 = fcmp ogt float %conv_out_load_22, %select_ln29_21" [maxpool/max_pool.cpp:29]   --->   Operation 1899 'fcmp' 'tmp_63' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1900 [1/2] (3.25ns)   --->   "%conv_out_load_26 = load float* %conv_out_addr_26, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1900 'load' 'conv_out_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_46 : Operation 1901 [2/2] (5.43ns)   --->   "%tmp_74 = fcmp ogt float %conv_out_load_26, %select_ln29_25" [maxpool/max_pool.cpp:29]   --->   Operation 1901 'fcmp' 'tmp_74' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1902 [1/2] (3.25ns)   --->   "%conv_out_load_30 = load float* %conv_out_addr_30, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1902 'load' 'conv_out_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_46 : Operation 1903 [2/2] (3.25ns)   --->   "%conv_out_load_34 = load float* %conv_out_addr_34, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1903 'load' 'conv_out_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_46 : Operation 1904 [2/2] (3.25ns)   --->   "%conv_out_load_38 = load float* %conv_out_addr_38, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1904 'load' 'conv_out_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 47 <SV = 46> <Delay = 8.68>
ST_47 : Operation 1905 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_79 = add i13 120, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 1905 'add' 'add_ln29_79' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1906 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_80 = add i13 %zext_ln13, %add_ln29_79" [maxpool/max_pool.cpp:29]   --->   Operation 1906 'add' 'add_ln29_80' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1907 [1/1] (0.00ns)   --->   "%sext_ln29_36 = sext i13 %add_ln29_80 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1907 'sext' 'sext_ln29_36' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1908 [1/1] (0.00ns)   --->   "%conv_out_addr_42 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 1908 'getelementptr' 'conv_out_addr_42' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1909 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_83 = add i13 132, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 1909 'add' 'add_ln29_83' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1910 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_84 = add i13 %zext_ln13, %add_ln29_83" [maxpool/max_pool.cpp:29]   --->   Operation 1910 'add' 'add_ln29_84' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1911 [1/1] (0.00ns)   --->   "%sext_ln29_38 = sext i13 %add_ln29_84 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1911 'sext' 'sext_ln29_38' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1912 [1/1] (0.00ns)   --->   "%conv_out_addr_46 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_38" [maxpool/max_pool.cpp:29]   --->   Operation 1912 'getelementptr' 'conv_out_addr_46' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1913 [1/1] (0.00ns)   --->   "%bitcast_ln29_38 = bitcast float %conv_out_load_22 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1913 'bitcast' 'bitcast_ln29_38' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1914 [1/1] (0.00ns)   --->   "%tmp_61 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_38, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1914 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1915 [1/1] (0.00ns)   --->   "%trunc_ln29_46 = trunc i32 %bitcast_ln29_38 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1915 'trunc' 'trunc_ln29_46' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1916 [1/1] (0.00ns)   --->   "%bitcast_ln29_39 = bitcast float %select_ln29_21 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1916 'bitcast' 'bitcast_ln29_39' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1917 [1/1] (0.00ns)   --->   "%tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_39, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1917 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1918 [1/1] (0.00ns)   --->   "%trunc_ln29_47 = trunc i32 %bitcast_ln29_39 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1918 'trunc' 'trunc_ln29_47' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1919 [1/1] (1.55ns)   --->   "%icmp_ln29_76 = icmp ne i8 %tmp_61, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1919 'icmp' 'icmp_ln29_76' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1920 [1/1] (2.44ns)   --->   "%icmp_ln29_77 = icmp eq i23 %trunc_ln29_46, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1920 'icmp' 'icmp_ln29_77' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1921 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_39)   --->   "%or_ln29_38 = or i1 %icmp_ln29_77, %icmp_ln29_76" [maxpool/max_pool.cpp:29]   --->   Operation 1921 'or' 'or_ln29_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1922 [1/1] (1.55ns)   --->   "%icmp_ln29_78 = icmp ne i8 %tmp_62, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1922 'icmp' 'icmp_ln29_78' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1923 [1/1] (2.44ns)   --->   "%icmp_ln29_79 = icmp eq i23 %trunc_ln29_47, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1923 'icmp' 'icmp_ln29_79' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_39)   --->   "%or_ln29_39 = or i1 %icmp_ln29_79, %icmp_ln29_78" [maxpool/max_pool.cpp:29]   --->   Operation 1924 'or' 'or_ln29_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_39)   --->   "%and_ln29_38 = and i1 %or_ln29_38, %or_ln29_39" [maxpool/max_pool.cpp:29]   --->   Operation 1925 'and' 'and_ln29_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1926 [1/2] (5.43ns)   --->   "%tmp_63 = fcmp ogt float %conv_out_load_22, %select_ln29_21" [maxpool/max_pool.cpp:29]   --->   Operation 1926 'fcmp' 'tmp_63' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1927 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_39 = and i1 %and_ln29_38, %tmp_63" [maxpool/max_pool.cpp:29]   --->   Operation 1927 'and' 'and_ln29_39' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1928 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_22 = select i1 %and_ln29_39, float %conv_out_load_22, float %select_ln29_21" [maxpool/max_pool.cpp:29]   --->   Operation 1928 'select' 'select_ln29_22' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1929 [1/1] (0.00ns)   --->   "%bitcast_ln29_45 = bitcast float %conv_out_load_26 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1929 'bitcast' 'bitcast_ln29_45' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1930 [1/1] (0.00ns)   --->   "%tmp_72 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_45, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1930 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1931 [1/1] (0.00ns)   --->   "%trunc_ln29_53 = trunc i32 %bitcast_ln29_45 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1931 'trunc' 'trunc_ln29_53' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1932 [1/1] (0.00ns)   --->   "%bitcast_ln29_46 = bitcast float %select_ln29_25 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1932 'bitcast' 'bitcast_ln29_46' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1933 [1/1] (0.00ns)   --->   "%tmp_73 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_46, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1933 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1934 [1/1] (0.00ns)   --->   "%trunc_ln29_54 = trunc i32 %bitcast_ln29_46 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1934 'trunc' 'trunc_ln29_54' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1935 [1/1] (1.55ns)   --->   "%icmp_ln29_90 = icmp ne i8 %tmp_72, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1935 'icmp' 'icmp_ln29_90' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1936 [1/1] (2.44ns)   --->   "%icmp_ln29_91 = icmp eq i23 %trunc_ln29_53, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1936 'icmp' 'icmp_ln29_91' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_46)   --->   "%or_ln29_45 = or i1 %icmp_ln29_91, %icmp_ln29_90" [maxpool/max_pool.cpp:29]   --->   Operation 1937 'or' 'or_ln29_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1938 [1/1] (1.55ns)   --->   "%icmp_ln29_92 = icmp ne i8 %tmp_73, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1938 'icmp' 'icmp_ln29_92' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1939 [1/1] (2.44ns)   --->   "%icmp_ln29_93 = icmp eq i23 %trunc_ln29_54, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1939 'icmp' 'icmp_ln29_93' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_46)   --->   "%or_ln29_46 = or i1 %icmp_ln29_93, %icmp_ln29_92" [maxpool/max_pool.cpp:29]   --->   Operation 1940 'or' 'or_ln29_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_46)   --->   "%and_ln29_45 = and i1 %or_ln29_45, %or_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 1941 'and' 'and_ln29_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1942 [1/2] (5.43ns)   --->   "%tmp_74 = fcmp ogt float %conv_out_load_26, %select_ln29_25" [maxpool/max_pool.cpp:29]   --->   Operation 1942 'fcmp' 'tmp_74' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1943 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_46 = and i1 %and_ln29_45, %tmp_74" [maxpool/max_pool.cpp:29]   --->   Operation 1943 'and' 'and_ln29_46' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1944 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_26 = select i1 %and_ln29_46, float %conv_out_load_26, float %select_ln29_25" [maxpool/max_pool.cpp:29]   --->   Operation 1944 'select' 'select_ln29_26' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1945 [2/2] (5.43ns)   --->   "%tmp_85 = fcmp ogt float %conv_out_load_30, %select_ln29_29" [maxpool/max_pool.cpp:29]   --->   Operation 1945 'fcmp' 'tmp_85' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1946 [1/2] (3.25ns)   --->   "%conv_out_load_34 = load float* %conv_out_addr_34, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1946 'load' 'conv_out_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_47 : Operation 1947 [2/2] (5.43ns)   --->   "%tmp_96 = fcmp ogt float %conv_out_load_34, %select_ln29_33" [maxpool/max_pool.cpp:29]   --->   Operation 1947 'fcmp' 'tmp_96' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1948 [1/2] (3.25ns)   --->   "%conv_out_load_38 = load float* %conv_out_addr_38, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1948 'load' 'conv_out_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_47 : Operation 1949 [2/2] (3.25ns)   --->   "%conv_out_load_42 = load float* %conv_out_addr_42, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1949 'load' 'conv_out_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_47 : Operation 1950 [2/2] (3.25ns)   --->   "%conv_out_load_46 = load float* %conv_out_addr_46, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1950 'load' 'conv_out_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 48 <SV = 47> <Delay = 8.68>
ST_48 : Operation 1951 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_87 = add i13 144, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 1951 'add' 'add_ln29_87' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1952 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_88 = add i13 %zext_ln13, %add_ln29_87" [maxpool/max_pool.cpp:29]   --->   Operation 1952 'add' 'add_ln29_88' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1953 [1/1] (0.00ns)   --->   "%sext_ln29_40 = sext i13 %add_ln29_88 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1953 'sext' 'sext_ln29_40' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1954 [1/1] (0.00ns)   --->   "%conv_out_addr_50 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_40" [maxpool/max_pool.cpp:29]   --->   Operation 1954 'getelementptr' 'conv_out_addr_50' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1955 [1/1] (0.00ns)   --->   "%bitcast_ln29_52 = bitcast float %conv_out_load_30 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1955 'bitcast' 'bitcast_ln29_52' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1956 [1/1] (0.00ns)   --->   "%tmp_83 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_52, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1956 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1957 [1/1] (0.00ns)   --->   "%trunc_ln29_60 = trunc i32 %bitcast_ln29_52 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1957 'trunc' 'trunc_ln29_60' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1958 [1/1] (0.00ns)   --->   "%bitcast_ln29_53 = bitcast float %select_ln29_29 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1958 'bitcast' 'bitcast_ln29_53' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1959 [1/1] (0.00ns)   --->   "%tmp_84 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_53, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1959 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1960 [1/1] (0.00ns)   --->   "%trunc_ln29_61 = trunc i32 %bitcast_ln29_53 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1960 'trunc' 'trunc_ln29_61' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1961 [1/1] (1.55ns)   --->   "%icmp_ln29_104 = icmp ne i8 %tmp_83, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1961 'icmp' 'icmp_ln29_104' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1962 [1/1] (2.44ns)   --->   "%icmp_ln29_105 = icmp eq i23 %trunc_ln29_60, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1962 'icmp' 'icmp_ln29_105' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1963 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_53)   --->   "%or_ln29_52 = or i1 %icmp_ln29_105, %icmp_ln29_104" [maxpool/max_pool.cpp:29]   --->   Operation 1963 'or' 'or_ln29_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1964 [1/1] (1.55ns)   --->   "%icmp_ln29_106 = icmp ne i8 %tmp_84, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1964 'icmp' 'icmp_ln29_106' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1965 [1/1] (2.44ns)   --->   "%icmp_ln29_107 = icmp eq i23 %trunc_ln29_61, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1965 'icmp' 'icmp_ln29_107' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_53)   --->   "%or_ln29_53 = or i1 %icmp_ln29_107, %icmp_ln29_106" [maxpool/max_pool.cpp:29]   --->   Operation 1966 'or' 'or_ln29_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_53)   --->   "%and_ln29_52 = and i1 %or_ln29_52, %or_ln29_53" [maxpool/max_pool.cpp:29]   --->   Operation 1967 'and' 'and_ln29_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1968 [1/2] (5.43ns)   --->   "%tmp_85 = fcmp ogt float %conv_out_load_30, %select_ln29_29" [maxpool/max_pool.cpp:29]   --->   Operation 1968 'fcmp' 'tmp_85' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1969 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_53 = and i1 %and_ln29_52, %tmp_85" [maxpool/max_pool.cpp:29]   --->   Operation 1969 'and' 'and_ln29_53' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1970 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_30 = select i1 %and_ln29_53, float %conv_out_load_30, float %select_ln29_29" [maxpool/max_pool.cpp:29]   --->   Operation 1970 'select' 'select_ln29_30' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 1971 [1/1] (0.00ns)   --->   "%bitcast_ln29_59 = bitcast float %conv_out_load_34 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1971 'bitcast' 'bitcast_ln29_59' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1972 [1/1] (0.00ns)   --->   "%tmp_94 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_59, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1972 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1973 [1/1] (0.00ns)   --->   "%trunc_ln29_67 = trunc i32 %bitcast_ln29_59 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1973 'trunc' 'trunc_ln29_67' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1974 [1/1] (0.00ns)   --->   "%bitcast_ln29_60 = bitcast float %select_ln29_33 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1974 'bitcast' 'bitcast_ln29_60' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1975 [1/1] (0.00ns)   --->   "%tmp_95 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_60, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1975 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1976 [1/1] (0.00ns)   --->   "%trunc_ln29_68 = trunc i32 %bitcast_ln29_60 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1976 'trunc' 'trunc_ln29_68' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1977 [1/1] (1.55ns)   --->   "%icmp_ln29_118 = icmp ne i8 %tmp_94, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1977 'icmp' 'icmp_ln29_118' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1978 [1/1] (2.44ns)   --->   "%icmp_ln29_119 = icmp eq i23 %trunc_ln29_67, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1978 'icmp' 'icmp_ln29_119' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_60)   --->   "%or_ln29_59 = or i1 %icmp_ln29_119, %icmp_ln29_118" [maxpool/max_pool.cpp:29]   --->   Operation 1979 'or' 'or_ln29_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1980 [1/1] (1.55ns)   --->   "%icmp_ln29_120 = icmp ne i8 %tmp_95, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1980 'icmp' 'icmp_ln29_120' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1981 [1/1] (2.44ns)   --->   "%icmp_ln29_121 = icmp eq i23 %trunc_ln29_68, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1981 'icmp' 'icmp_ln29_121' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_60)   --->   "%or_ln29_60 = or i1 %icmp_ln29_121, %icmp_ln29_120" [maxpool/max_pool.cpp:29]   --->   Operation 1982 'or' 'or_ln29_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1983 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_60)   --->   "%and_ln29_59 = and i1 %or_ln29_59, %or_ln29_60" [maxpool/max_pool.cpp:29]   --->   Operation 1983 'and' 'and_ln29_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1984 [1/2] (5.43ns)   --->   "%tmp_96 = fcmp ogt float %conv_out_load_34, %select_ln29_33" [maxpool/max_pool.cpp:29]   --->   Operation 1984 'fcmp' 'tmp_96' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1985 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_60 = and i1 %and_ln29_59, %tmp_96" [maxpool/max_pool.cpp:29]   --->   Operation 1985 'and' 'and_ln29_60' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1986 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_34 = select i1 %and_ln29_60, float %conv_out_load_34, float %select_ln29_33" [maxpool/max_pool.cpp:29]   --->   Operation 1986 'select' 'select_ln29_34' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 1987 [2/2] (5.43ns)   --->   "%tmp_107 = fcmp ogt float %conv_out_load_38, %select_ln29_37" [maxpool/max_pool.cpp:29]   --->   Operation 1987 'fcmp' 'tmp_107' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1988 [1/2] (3.25ns)   --->   "%conv_out_load_42 = load float* %conv_out_addr_42, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1988 'load' 'conv_out_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_48 : Operation 1989 [2/2] (5.43ns)   --->   "%tmp_118 = fcmp ogt float %conv_out_load_42, %select_ln29_41" [maxpool/max_pool.cpp:29]   --->   Operation 1989 'fcmp' 'tmp_118' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1990 [1/2] (3.25ns)   --->   "%conv_out_load_46 = load float* %conv_out_addr_46, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1990 'load' 'conv_out_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_48 : Operation 1991 [2/2] (3.25ns)   --->   "%conv_out_load_50 = load float* %conv_out_addr_50, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1991 'load' 'conv_out_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_48 : Operation 1992 [1/1] (1.67ns)   --->   "%add_ln29_132 = add i13 %zext_ln13, %mul_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 1992 'add' 'add_ln29_132' <Predicate = (!icmp_ln13)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1993 [1/1] (0.00ns)   --->   "%sext_ln29_59 = sext i13 %add_ln29_132 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1993 'sext' 'sext_ln29_59' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_48 : Operation 1994 [1/1] (0.00ns)   --->   "%conv_out_addr_54 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_59" [maxpool/max_pool.cpp:29]   --->   Operation 1994 'getelementptr' 'conv_out_addr_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_48 : Operation 1995 [2/2] (3.25ns)   --->   "%conv_out_load_54 = load float* %conv_out_addr_54, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1995 'load' 'conv_out_load_54' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 49 <SV = 48> <Delay = 8.68>
ST_49 : Operation 1996 [1/1] (0.00ns)   --->   "%bitcast_ln29_66 = bitcast float %conv_out_load_38 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1996 'bitcast' 'bitcast_ln29_66' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1997 [1/1] (0.00ns)   --->   "%tmp_105 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_66, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1997 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1998 [1/1] (0.00ns)   --->   "%trunc_ln29_74 = trunc i32 %bitcast_ln29_66 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1998 'trunc' 'trunc_ln29_74' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1999 [1/1] (0.00ns)   --->   "%bitcast_ln29_67 = bitcast float %select_ln29_37 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1999 'bitcast' 'bitcast_ln29_67' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2000 [1/1] (0.00ns)   --->   "%tmp_106 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_67, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2000 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2001 [1/1] (0.00ns)   --->   "%trunc_ln29_75 = trunc i32 %bitcast_ln29_67 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2001 'trunc' 'trunc_ln29_75' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2002 [1/1] (1.55ns)   --->   "%icmp_ln29_132 = icmp ne i8 %tmp_105, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2002 'icmp' 'icmp_ln29_132' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2003 [1/1] (2.44ns)   --->   "%icmp_ln29_133 = icmp eq i23 %trunc_ln29_74, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2003 'icmp' 'icmp_ln29_133' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2004 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_67)   --->   "%or_ln29_66 = or i1 %icmp_ln29_133, %icmp_ln29_132" [maxpool/max_pool.cpp:29]   --->   Operation 2004 'or' 'or_ln29_66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2005 [1/1] (1.55ns)   --->   "%icmp_ln29_134 = icmp ne i8 %tmp_106, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2005 'icmp' 'icmp_ln29_134' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2006 [1/1] (2.44ns)   --->   "%icmp_ln29_135 = icmp eq i23 %trunc_ln29_75, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2006 'icmp' 'icmp_ln29_135' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_67)   --->   "%or_ln29_67 = or i1 %icmp_ln29_135, %icmp_ln29_134" [maxpool/max_pool.cpp:29]   --->   Operation 2007 'or' 'or_ln29_67' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_67)   --->   "%and_ln29_66 = and i1 %or_ln29_66, %or_ln29_67" [maxpool/max_pool.cpp:29]   --->   Operation 2008 'and' 'and_ln29_66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2009 [1/2] (5.43ns)   --->   "%tmp_107 = fcmp ogt float %conv_out_load_38, %select_ln29_37" [maxpool/max_pool.cpp:29]   --->   Operation 2009 'fcmp' 'tmp_107' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2010 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_67 = and i1 %and_ln29_66, %tmp_107" [maxpool/max_pool.cpp:29]   --->   Operation 2010 'and' 'and_ln29_67' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2011 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_38 = select i1 %and_ln29_67, float %conv_out_load_38, float %select_ln29_37" [maxpool/max_pool.cpp:29]   --->   Operation 2011 'select' 'select_ln29_38' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2012 [1/1] (0.00ns)   --->   "%bitcast_ln29_73 = bitcast float %conv_out_load_42 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2012 'bitcast' 'bitcast_ln29_73' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2013 [1/1] (0.00ns)   --->   "%tmp_116 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_73, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2013 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2014 [1/1] (0.00ns)   --->   "%trunc_ln29_81 = trunc i32 %bitcast_ln29_73 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2014 'trunc' 'trunc_ln29_81' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2015 [1/1] (0.00ns)   --->   "%bitcast_ln29_74 = bitcast float %select_ln29_41 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2015 'bitcast' 'bitcast_ln29_74' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2016 [1/1] (0.00ns)   --->   "%tmp_117 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_74, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2016 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2017 [1/1] (0.00ns)   --->   "%trunc_ln29_82 = trunc i32 %bitcast_ln29_74 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2017 'trunc' 'trunc_ln29_82' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2018 [1/1] (1.55ns)   --->   "%icmp_ln29_146 = icmp ne i8 %tmp_116, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2018 'icmp' 'icmp_ln29_146' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2019 [1/1] (2.44ns)   --->   "%icmp_ln29_147 = icmp eq i23 %trunc_ln29_81, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2019 'icmp' 'icmp_ln29_147' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2020 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_74)   --->   "%or_ln29_73 = or i1 %icmp_ln29_147, %icmp_ln29_146" [maxpool/max_pool.cpp:29]   --->   Operation 2020 'or' 'or_ln29_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2021 [1/1] (1.55ns)   --->   "%icmp_ln29_148 = icmp ne i8 %tmp_117, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2021 'icmp' 'icmp_ln29_148' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2022 [1/1] (2.44ns)   --->   "%icmp_ln29_149 = icmp eq i23 %trunc_ln29_82, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2022 'icmp' 'icmp_ln29_149' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2023 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_74)   --->   "%or_ln29_74 = or i1 %icmp_ln29_149, %icmp_ln29_148" [maxpool/max_pool.cpp:29]   --->   Operation 2023 'or' 'or_ln29_74' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_74)   --->   "%and_ln29_73 = and i1 %or_ln29_73, %or_ln29_74" [maxpool/max_pool.cpp:29]   --->   Operation 2024 'and' 'and_ln29_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2025 [1/2] (5.43ns)   --->   "%tmp_118 = fcmp ogt float %conv_out_load_42, %select_ln29_41" [maxpool/max_pool.cpp:29]   --->   Operation 2025 'fcmp' 'tmp_118' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2026 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_74 = and i1 %and_ln29_73, %tmp_118" [maxpool/max_pool.cpp:29]   --->   Operation 2026 'and' 'and_ln29_74' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2027 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_42 = select i1 %and_ln29_74, float %conv_out_load_42, float %select_ln29_41" [maxpool/max_pool.cpp:29]   --->   Operation 2027 'select' 'select_ln29_42' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2028 [2/2] (5.43ns)   --->   "%tmp_129 = fcmp ogt float %conv_out_load_46, %select_ln29_45" [maxpool/max_pool.cpp:29]   --->   Operation 2028 'fcmp' 'tmp_129' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2029 [1/2] (3.25ns)   --->   "%conv_out_load_50 = load float* %conv_out_addr_50, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2029 'load' 'conv_out_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_49 : Operation 2030 [2/2] (5.43ns)   --->   "%tmp_140 = fcmp ogt float %conv_out_load_50, %select_ln29_49" [maxpool/max_pool.cpp:29]   --->   Operation 2030 'fcmp' 'tmp_140' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2031 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_134 = add i13 12, %mul_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 2031 'add' 'add_ln29_134' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 2032 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_135 = add i13 %zext_ln13, %add_ln29_134" [maxpool/max_pool.cpp:29]   --->   Operation 2032 'add' 'add_ln29_135' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 2033 [1/1] (0.00ns)   --->   "%sext_ln29_60 = sext i13 %add_ln29_135 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2033 'sext' 'sext_ln29_60' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_49 : Operation 2034 [1/1] (0.00ns)   --->   "%conv_out_addr_58 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_60" [maxpool/max_pool.cpp:29]   --->   Operation 2034 'getelementptr' 'conv_out_addr_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_49 : Operation 2035 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_138 = add i13 24, %mul_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 2035 'add' 'add_ln29_138' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 2036 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_139 = add i13 %zext_ln13, %add_ln29_138" [maxpool/max_pool.cpp:29]   --->   Operation 2036 'add' 'add_ln29_139' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 2037 [1/1] (0.00ns)   --->   "%sext_ln29_62 = sext i13 %add_ln29_139 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2037 'sext' 'sext_ln29_62' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_49 : Operation 2038 [1/1] (0.00ns)   --->   "%conv_out_addr_62 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_62" [maxpool/max_pool.cpp:29]   --->   Operation 2038 'getelementptr' 'conv_out_addr_62' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_49 : Operation 2039 [1/2] (3.25ns)   --->   "%conv_out_load_54 = load float* %conv_out_addr_54, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2039 'load' 'conv_out_load_54' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_49 : Operation 2040 [2/2] (3.25ns)   --->   "%conv_out_load_58 = load float* %conv_out_addr_58, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2040 'load' 'conv_out_load_58' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_49 : Operation 2041 [2/2] (3.25ns)   --->   "%conv_out_load_62 = load float* %conv_out_addr_62, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2041 'load' 'conv_out_load_62' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 50 <SV = 49> <Delay = 8.68>
ST_50 : Operation 2042 [1/1] (0.00ns)   --->   "%bitcast_ln29_80 = bitcast float %conv_out_load_46 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2042 'bitcast' 'bitcast_ln29_80' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2043 [1/1] (0.00ns)   --->   "%tmp_127 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_80, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2043 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2044 [1/1] (0.00ns)   --->   "%trunc_ln29_88 = trunc i32 %bitcast_ln29_80 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2044 'trunc' 'trunc_ln29_88' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2045 [1/1] (0.00ns)   --->   "%bitcast_ln29_81 = bitcast float %select_ln29_45 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2045 'bitcast' 'bitcast_ln29_81' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2046 [1/1] (0.00ns)   --->   "%tmp_128 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_81, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2046 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2047 [1/1] (0.00ns)   --->   "%trunc_ln29_89 = trunc i32 %bitcast_ln29_81 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2047 'trunc' 'trunc_ln29_89' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2048 [1/1] (1.55ns)   --->   "%icmp_ln29_160 = icmp ne i8 %tmp_127, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2048 'icmp' 'icmp_ln29_160' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2049 [1/1] (2.44ns)   --->   "%icmp_ln29_161 = icmp eq i23 %trunc_ln29_88, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2049 'icmp' 'icmp_ln29_161' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_81)   --->   "%or_ln29_80 = or i1 %icmp_ln29_161, %icmp_ln29_160" [maxpool/max_pool.cpp:29]   --->   Operation 2050 'or' 'or_ln29_80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2051 [1/1] (1.55ns)   --->   "%icmp_ln29_162 = icmp ne i8 %tmp_128, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2051 'icmp' 'icmp_ln29_162' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2052 [1/1] (2.44ns)   --->   "%icmp_ln29_163 = icmp eq i23 %trunc_ln29_89, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2052 'icmp' 'icmp_ln29_163' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_81)   --->   "%or_ln29_81 = or i1 %icmp_ln29_163, %icmp_ln29_162" [maxpool/max_pool.cpp:29]   --->   Operation 2053 'or' 'or_ln29_81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_81)   --->   "%and_ln29_80 = and i1 %or_ln29_80, %or_ln29_81" [maxpool/max_pool.cpp:29]   --->   Operation 2054 'and' 'and_ln29_80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2055 [1/2] (5.43ns)   --->   "%tmp_129 = fcmp ogt float %conv_out_load_46, %select_ln29_45" [maxpool/max_pool.cpp:29]   --->   Operation 2055 'fcmp' 'tmp_129' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2056 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_81 = and i1 %and_ln29_80, %tmp_129" [maxpool/max_pool.cpp:29]   --->   Operation 2056 'and' 'and_ln29_81' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2057 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_46 = select i1 %and_ln29_81, float %conv_out_load_46, float %select_ln29_45" [maxpool/max_pool.cpp:29]   --->   Operation 2057 'select' 'select_ln29_46' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 2058 [1/1] (0.00ns)   --->   "%bitcast_ln29_87 = bitcast float %conv_out_load_50 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2058 'bitcast' 'bitcast_ln29_87' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2059 [1/1] (0.00ns)   --->   "%tmp_138 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_87, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2059 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2060 [1/1] (0.00ns)   --->   "%trunc_ln29_95 = trunc i32 %bitcast_ln29_87 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2060 'trunc' 'trunc_ln29_95' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2061 [1/1] (0.00ns)   --->   "%bitcast_ln29_88 = bitcast float %select_ln29_49 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2061 'bitcast' 'bitcast_ln29_88' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2062 [1/1] (0.00ns)   --->   "%tmp_139 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_88, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2062 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2063 [1/1] (0.00ns)   --->   "%trunc_ln29_96 = trunc i32 %bitcast_ln29_88 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2063 'trunc' 'trunc_ln29_96' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2064 [1/1] (1.55ns)   --->   "%icmp_ln29_174 = icmp ne i8 %tmp_138, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2064 'icmp' 'icmp_ln29_174' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2065 [1/1] (2.44ns)   --->   "%icmp_ln29_175 = icmp eq i23 %trunc_ln29_95, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2065 'icmp' 'icmp_ln29_175' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_88)   --->   "%or_ln29_87 = or i1 %icmp_ln29_175, %icmp_ln29_174" [maxpool/max_pool.cpp:29]   --->   Operation 2066 'or' 'or_ln29_87' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2067 [1/1] (1.55ns)   --->   "%icmp_ln29_176 = icmp ne i8 %tmp_139, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2067 'icmp' 'icmp_ln29_176' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2068 [1/1] (2.44ns)   --->   "%icmp_ln29_177 = icmp eq i23 %trunc_ln29_96, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2068 'icmp' 'icmp_ln29_177' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_88)   --->   "%or_ln29_88 = or i1 %icmp_ln29_177, %icmp_ln29_176" [maxpool/max_pool.cpp:29]   --->   Operation 2069 'or' 'or_ln29_88' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_88)   --->   "%and_ln29_87 = and i1 %or_ln29_87, %or_ln29_88" [maxpool/max_pool.cpp:29]   --->   Operation 2070 'and' 'and_ln29_87' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2071 [1/2] (5.43ns)   --->   "%tmp_140 = fcmp ogt float %conv_out_load_50, %select_ln29_49" [maxpool/max_pool.cpp:29]   --->   Operation 2071 'fcmp' 'tmp_140' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2072 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_88 = and i1 %and_ln29_87, %tmp_140" [maxpool/max_pool.cpp:29]   --->   Operation 2072 'and' 'and_ln29_88' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2073 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_50 = select i1 %and_ln29_88, float %conv_out_load_50, float %select_ln29_49" [maxpool/max_pool.cpp:29]   --->   Operation 2073 'select' 'select_ln29_50' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 2074 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_142 = add i13 36, %mul_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 2074 'add' 'add_ln29_142' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 2075 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_143 = add i13 %zext_ln13, %add_ln29_142" [maxpool/max_pool.cpp:29]   --->   Operation 2075 'add' 'add_ln29_143' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 2076 [1/1] (0.00ns)   --->   "%sext_ln29_64 = sext i13 %add_ln29_143 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2076 'sext' 'sext_ln29_64' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 2077 [1/1] (0.00ns)   --->   "%conv_out_addr_66 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_64" [maxpool/max_pool.cpp:29]   --->   Operation 2077 'getelementptr' 'conv_out_addr_66' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 2078 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_146 = add i13 48, %mul_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 2078 'add' 'add_ln29_146' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 2079 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_147 = add i13 %zext_ln13, %add_ln29_146" [maxpool/max_pool.cpp:29]   --->   Operation 2079 'add' 'add_ln29_147' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 2080 [1/1] (0.00ns)   --->   "%sext_ln29_66 = sext i13 %add_ln29_147 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2080 'sext' 'sext_ln29_66' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 2081 [1/1] (0.00ns)   --->   "%conv_out_addr_70 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_66" [maxpool/max_pool.cpp:29]   --->   Operation 2081 'getelementptr' 'conv_out_addr_70' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 2082 [2/2] (5.43ns)   --->   "%tmp_151 = fcmp ogt float %conv_out_load_54, %select_ln29_53" [maxpool/max_pool.cpp:29]   --->   Operation 2082 'fcmp' 'tmp_151' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2083 [1/2] (3.25ns)   --->   "%conv_out_load_58 = load float* %conv_out_addr_58, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2083 'load' 'conv_out_load_58' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_50 : Operation 2084 [2/2] (5.43ns)   --->   "%tmp_162 = fcmp ogt float %conv_out_load_58, %select_ln29_57" [maxpool/max_pool.cpp:29]   --->   Operation 2084 'fcmp' 'tmp_162' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2085 [1/2] (3.25ns)   --->   "%conv_out_load_62 = load float* %conv_out_addr_62, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2085 'load' 'conv_out_load_62' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_50 : Operation 2086 [2/2] (3.25ns)   --->   "%conv_out_load_66 = load float* %conv_out_addr_66, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2086 'load' 'conv_out_load_66' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_50 : Operation 2087 [2/2] (3.25ns)   --->   "%conv_out_load_70 = load float* %conv_out_addr_70, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2087 'load' 'conv_out_load_70' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 51 <SV = 50> <Delay = 8.68>
ST_51 : Operation 2088 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_150 = add i13 60, %mul_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 2088 'add' 'add_ln29_150' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 2089 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_151 = add i13 %zext_ln13, %add_ln29_150" [maxpool/max_pool.cpp:29]   --->   Operation 2089 'add' 'add_ln29_151' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 2090 [1/1] (0.00ns)   --->   "%sext_ln29_68 = sext i13 %add_ln29_151 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2090 'sext' 'sext_ln29_68' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_51 : Operation 2091 [1/1] (0.00ns)   --->   "%conv_out_addr_74 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_68" [maxpool/max_pool.cpp:29]   --->   Operation 2091 'getelementptr' 'conv_out_addr_74' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_51 : Operation 2092 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_154 = add i13 72, %mul_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 2092 'add' 'add_ln29_154' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 2093 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_155 = add i13 %zext_ln13, %add_ln29_154" [maxpool/max_pool.cpp:29]   --->   Operation 2093 'add' 'add_ln29_155' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 2094 [1/1] (0.00ns)   --->   "%sext_ln29_70 = sext i13 %add_ln29_155 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2094 'sext' 'sext_ln29_70' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_51 : Operation 2095 [1/1] (0.00ns)   --->   "%conv_out_addr_78 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_70" [maxpool/max_pool.cpp:29]   --->   Operation 2095 'getelementptr' 'conv_out_addr_78' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_51 : Operation 2096 [1/1] (0.00ns)   --->   "%bitcast_ln29_94 = bitcast float %conv_out_load_54 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2096 'bitcast' 'bitcast_ln29_94' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_51 : Operation 2097 [1/1] (0.00ns)   --->   "%tmp_149 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_94, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2097 'partselect' 'tmp_149' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_51 : Operation 2098 [1/1] (0.00ns)   --->   "%trunc_ln29_110 = trunc i32 %bitcast_ln29_94 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2098 'trunc' 'trunc_ln29_110' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_51 : Operation 2099 [1/1] (0.00ns)   --->   "%bitcast_ln29_95 = bitcast float %select_ln29_53 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2099 'bitcast' 'bitcast_ln29_95' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_51 : Operation 2100 [1/1] (0.00ns)   --->   "%tmp_150 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_95, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2100 'partselect' 'tmp_150' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_51 : Operation 2101 [1/1] (0.00ns)   --->   "%trunc_ln29_111 = trunc i32 %bitcast_ln29_95 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2101 'trunc' 'trunc_ln29_111' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_51 : Operation 2102 [1/1] (1.55ns)   --->   "%icmp_ln29_188 = icmp ne i8 %tmp_149, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2102 'icmp' 'icmp_ln29_188' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2103 [1/1] (2.44ns)   --->   "%icmp_ln29_189 = icmp eq i23 %trunc_ln29_110, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2103 'icmp' 'icmp_ln29_189' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_95)   --->   "%or_ln29_94 = or i1 %icmp_ln29_189, %icmp_ln29_188" [maxpool/max_pool.cpp:29]   --->   Operation 2104 'or' 'or_ln29_94' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2105 [1/1] (1.55ns)   --->   "%icmp_ln29_190 = icmp ne i8 %tmp_150, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2105 'icmp' 'icmp_ln29_190' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2106 [1/1] (2.44ns)   --->   "%icmp_ln29_191 = icmp eq i23 %trunc_ln29_111, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2106 'icmp' 'icmp_ln29_191' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_95)   --->   "%or_ln29_95 = or i1 %icmp_ln29_191, %icmp_ln29_190" [maxpool/max_pool.cpp:29]   --->   Operation 2107 'or' 'or_ln29_95' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_95)   --->   "%and_ln29_94 = and i1 %or_ln29_94, %or_ln29_95" [maxpool/max_pool.cpp:29]   --->   Operation 2108 'and' 'and_ln29_94' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2109 [1/2] (5.43ns)   --->   "%tmp_151 = fcmp ogt float %conv_out_load_54, %select_ln29_53" [maxpool/max_pool.cpp:29]   --->   Operation 2109 'fcmp' 'tmp_151' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2110 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_95 = and i1 %and_ln29_94, %tmp_151" [maxpool/max_pool.cpp:29]   --->   Operation 2110 'and' 'and_ln29_95' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2111 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_54 = select i1 %and_ln29_95, float %conv_out_load_54, float %select_ln29_53" [maxpool/max_pool.cpp:29]   --->   Operation 2111 'select' 'select_ln29_54' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 2112 [1/1] (0.00ns)   --->   "%bitcast_ln29_101 = bitcast float %conv_out_load_58 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2112 'bitcast' 'bitcast_ln29_101' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_51 : Operation 2113 [1/1] (0.00ns)   --->   "%tmp_160 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_101, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2113 'partselect' 'tmp_160' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_51 : Operation 2114 [1/1] (0.00ns)   --->   "%trunc_ln29_117 = trunc i32 %bitcast_ln29_101 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2114 'trunc' 'trunc_ln29_117' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_51 : Operation 2115 [1/1] (0.00ns)   --->   "%bitcast_ln29_102 = bitcast float %select_ln29_57 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2115 'bitcast' 'bitcast_ln29_102' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_51 : Operation 2116 [1/1] (0.00ns)   --->   "%tmp_161 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_102, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2116 'partselect' 'tmp_161' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_51 : Operation 2117 [1/1] (0.00ns)   --->   "%trunc_ln29_118 = trunc i32 %bitcast_ln29_102 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2117 'trunc' 'trunc_ln29_118' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_51 : Operation 2118 [1/1] (1.55ns)   --->   "%icmp_ln29_202 = icmp ne i8 %tmp_160, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2118 'icmp' 'icmp_ln29_202' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2119 [1/1] (2.44ns)   --->   "%icmp_ln29_203 = icmp eq i23 %trunc_ln29_117, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2119 'icmp' 'icmp_ln29_203' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2120 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_102)   --->   "%or_ln29_101 = or i1 %icmp_ln29_203, %icmp_ln29_202" [maxpool/max_pool.cpp:29]   --->   Operation 2120 'or' 'or_ln29_101' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2121 [1/1] (1.55ns)   --->   "%icmp_ln29_204 = icmp ne i8 %tmp_161, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2121 'icmp' 'icmp_ln29_204' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2122 [1/1] (2.44ns)   --->   "%icmp_ln29_205 = icmp eq i23 %trunc_ln29_118, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2122 'icmp' 'icmp_ln29_205' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2123 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_102)   --->   "%or_ln29_102 = or i1 %icmp_ln29_205, %icmp_ln29_204" [maxpool/max_pool.cpp:29]   --->   Operation 2123 'or' 'or_ln29_102' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2124 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_102)   --->   "%and_ln29_101 = and i1 %or_ln29_101, %or_ln29_102" [maxpool/max_pool.cpp:29]   --->   Operation 2124 'and' 'and_ln29_101' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2125 [1/2] (5.43ns)   --->   "%tmp_162 = fcmp ogt float %conv_out_load_58, %select_ln29_57" [maxpool/max_pool.cpp:29]   --->   Operation 2125 'fcmp' 'tmp_162' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2126 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_102 = and i1 %and_ln29_101, %tmp_162" [maxpool/max_pool.cpp:29]   --->   Operation 2126 'and' 'and_ln29_102' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2127 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_58 = select i1 %and_ln29_102, float %conv_out_load_58, float %select_ln29_57" [maxpool/max_pool.cpp:29]   --->   Operation 2127 'select' 'select_ln29_58' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 2128 [2/2] (5.43ns)   --->   "%tmp_173 = fcmp ogt float %conv_out_load_62, %select_ln29_61" [maxpool/max_pool.cpp:29]   --->   Operation 2128 'fcmp' 'tmp_173' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2129 [1/2] (3.25ns)   --->   "%conv_out_load_66 = load float* %conv_out_addr_66, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2129 'load' 'conv_out_load_66' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_51 : Operation 2130 [2/2] (5.43ns)   --->   "%tmp_184 = fcmp ogt float %conv_out_load_66, %select_ln29_65" [maxpool/max_pool.cpp:29]   --->   Operation 2130 'fcmp' 'tmp_184' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2131 [1/2] (3.25ns)   --->   "%conv_out_load_70 = load float* %conv_out_addr_70, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2131 'load' 'conv_out_load_70' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_51 : Operation 2132 [2/2] (3.25ns)   --->   "%conv_out_load_74 = load float* %conv_out_addr_74, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2132 'load' 'conv_out_load_74' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_51 : Operation 2133 [2/2] (3.25ns)   --->   "%conv_out_load_78 = load float* %conv_out_addr_78, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2133 'load' 'conv_out_load_78' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 52 <SV = 51> <Delay = 8.68>
ST_52 : Operation 2134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_158 = add i13 84, %mul_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 2134 'add' 'add_ln29_158' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 2135 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_159 = add i13 %zext_ln13, %add_ln29_158" [maxpool/max_pool.cpp:29]   --->   Operation 2135 'add' 'add_ln29_159' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 2136 [1/1] (0.00ns)   --->   "%sext_ln29_72 = sext i13 %add_ln29_159 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2136 'sext' 'sext_ln29_72' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_52 : Operation 2137 [1/1] (0.00ns)   --->   "%conv_out_addr_82 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_72" [maxpool/max_pool.cpp:29]   --->   Operation 2137 'getelementptr' 'conv_out_addr_82' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_52 : Operation 2138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_162 = add i13 96, %mul_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 2138 'add' 'add_ln29_162' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 2139 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_163 = add i13 %zext_ln13, %add_ln29_162" [maxpool/max_pool.cpp:29]   --->   Operation 2139 'add' 'add_ln29_163' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 2140 [1/1] (0.00ns)   --->   "%sext_ln29_74 = sext i13 %add_ln29_163 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2140 'sext' 'sext_ln29_74' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_52 : Operation 2141 [1/1] (0.00ns)   --->   "%conv_out_addr_86 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_74" [maxpool/max_pool.cpp:29]   --->   Operation 2141 'getelementptr' 'conv_out_addr_86' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_52 : Operation 2142 [1/1] (0.00ns)   --->   "%bitcast_ln29_108 = bitcast float %conv_out_load_62 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2142 'bitcast' 'bitcast_ln29_108' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_52 : Operation 2143 [1/1] (0.00ns)   --->   "%tmp_171 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_108, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2143 'partselect' 'tmp_171' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_52 : Operation 2144 [1/1] (0.00ns)   --->   "%trunc_ln29_124 = trunc i32 %bitcast_ln29_108 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2144 'trunc' 'trunc_ln29_124' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_52 : Operation 2145 [1/1] (0.00ns)   --->   "%bitcast_ln29_109 = bitcast float %select_ln29_61 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2145 'bitcast' 'bitcast_ln29_109' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_52 : Operation 2146 [1/1] (0.00ns)   --->   "%tmp_172 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_109, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2146 'partselect' 'tmp_172' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_52 : Operation 2147 [1/1] (0.00ns)   --->   "%trunc_ln29_125 = trunc i32 %bitcast_ln29_109 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2147 'trunc' 'trunc_ln29_125' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_52 : Operation 2148 [1/1] (1.55ns)   --->   "%icmp_ln29_216 = icmp ne i8 %tmp_171, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2148 'icmp' 'icmp_ln29_216' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2149 [1/1] (2.44ns)   --->   "%icmp_ln29_217 = icmp eq i23 %trunc_ln29_124, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2149 'icmp' 'icmp_ln29_217' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_109)   --->   "%or_ln29_108 = or i1 %icmp_ln29_217, %icmp_ln29_216" [maxpool/max_pool.cpp:29]   --->   Operation 2150 'or' 'or_ln29_108' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2151 [1/1] (1.55ns)   --->   "%icmp_ln29_218 = icmp ne i8 %tmp_172, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2151 'icmp' 'icmp_ln29_218' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2152 [1/1] (2.44ns)   --->   "%icmp_ln29_219 = icmp eq i23 %trunc_ln29_125, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2152 'icmp' 'icmp_ln29_219' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_109)   --->   "%or_ln29_109 = or i1 %icmp_ln29_219, %icmp_ln29_218" [maxpool/max_pool.cpp:29]   --->   Operation 2153 'or' 'or_ln29_109' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_109)   --->   "%and_ln29_108 = and i1 %or_ln29_108, %or_ln29_109" [maxpool/max_pool.cpp:29]   --->   Operation 2154 'and' 'and_ln29_108' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2155 [1/2] (5.43ns)   --->   "%tmp_173 = fcmp ogt float %conv_out_load_62, %select_ln29_61" [maxpool/max_pool.cpp:29]   --->   Operation 2155 'fcmp' 'tmp_173' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2156 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_109 = and i1 %and_ln29_108, %tmp_173" [maxpool/max_pool.cpp:29]   --->   Operation 2156 'and' 'and_ln29_109' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2157 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_62 = select i1 %and_ln29_109, float %conv_out_load_62, float %select_ln29_61" [maxpool/max_pool.cpp:29]   --->   Operation 2157 'select' 'select_ln29_62' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 2158 [1/1] (0.00ns)   --->   "%bitcast_ln29_115 = bitcast float %conv_out_load_66 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2158 'bitcast' 'bitcast_ln29_115' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_52 : Operation 2159 [1/1] (0.00ns)   --->   "%tmp_182 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_115, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2159 'partselect' 'tmp_182' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_52 : Operation 2160 [1/1] (0.00ns)   --->   "%trunc_ln29_131 = trunc i32 %bitcast_ln29_115 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2160 'trunc' 'trunc_ln29_131' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_52 : Operation 2161 [1/1] (0.00ns)   --->   "%bitcast_ln29_116 = bitcast float %select_ln29_65 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2161 'bitcast' 'bitcast_ln29_116' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_52 : Operation 2162 [1/1] (0.00ns)   --->   "%tmp_183 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_116, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2162 'partselect' 'tmp_183' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_52 : Operation 2163 [1/1] (0.00ns)   --->   "%trunc_ln29_132 = trunc i32 %bitcast_ln29_116 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2163 'trunc' 'trunc_ln29_132' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_52 : Operation 2164 [1/1] (1.55ns)   --->   "%icmp_ln29_230 = icmp ne i8 %tmp_182, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2164 'icmp' 'icmp_ln29_230' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2165 [1/1] (2.44ns)   --->   "%icmp_ln29_231 = icmp eq i23 %trunc_ln29_131, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2165 'icmp' 'icmp_ln29_231' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2166 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_116)   --->   "%or_ln29_115 = or i1 %icmp_ln29_231, %icmp_ln29_230" [maxpool/max_pool.cpp:29]   --->   Operation 2166 'or' 'or_ln29_115' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2167 [1/1] (1.55ns)   --->   "%icmp_ln29_232 = icmp ne i8 %tmp_183, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2167 'icmp' 'icmp_ln29_232' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2168 [1/1] (2.44ns)   --->   "%icmp_ln29_233 = icmp eq i23 %trunc_ln29_132, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2168 'icmp' 'icmp_ln29_233' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2169 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_116)   --->   "%or_ln29_116 = or i1 %icmp_ln29_233, %icmp_ln29_232" [maxpool/max_pool.cpp:29]   --->   Operation 2169 'or' 'or_ln29_116' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_116)   --->   "%and_ln29_115 = and i1 %or_ln29_115, %or_ln29_116" [maxpool/max_pool.cpp:29]   --->   Operation 2170 'and' 'and_ln29_115' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2171 [1/2] (5.43ns)   --->   "%tmp_184 = fcmp ogt float %conv_out_load_66, %select_ln29_65" [maxpool/max_pool.cpp:29]   --->   Operation 2171 'fcmp' 'tmp_184' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2172 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_116 = and i1 %and_ln29_115, %tmp_184" [maxpool/max_pool.cpp:29]   --->   Operation 2172 'and' 'and_ln29_116' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2173 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_66 = select i1 %and_ln29_116, float %conv_out_load_66, float %select_ln29_65" [maxpool/max_pool.cpp:29]   --->   Operation 2173 'select' 'select_ln29_66' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 2174 [2/2] (5.43ns)   --->   "%tmp_195 = fcmp ogt float %conv_out_load_70, %select_ln29_69" [maxpool/max_pool.cpp:29]   --->   Operation 2174 'fcmp' 'tmp_195' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2175 [1/2] (3.25ns)   --->   "%conv_out_load_74 = load float* %conv_out_addr_74, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2175 'load' 'conv_out_load_74' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_52 : Operation 2176 [2/2] (5.43ns)   --->   "%tmp_206 = fcmp ogt float %conv_out_load_74, %select_ln29_73" [maxpool/max_pool.cpp:29]   --->   Operation 2176 'fcmp' 'tmp_206' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2177 [1/2] (3.25ns)   --->   "%conv_out_load_78 = load float* %conv_out_addr_78, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2177 'load' 'conv_out_load_78' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_52 : Operation 2178 [2/2] (3.25ns)   --->   "%conv_out_load_82 = load float* %conv_out_addr_82, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2178 'load' 'conv_out_load_82' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_52 : Operation 2179 [2/2] (3.25ns)   --->   "%conv_out_load_86 = load float* %conv_out_addr_86, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2179 'load' 'conv_out_load_86' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 53 <SV = 52> <Delay = 8.68>
ST_53 : Operation 2180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_166 = add i13 108, %mul_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 2180 'add' 'add_ln29_166' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 2181 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_167 = add i13 %zext_ln13, %add_ln29_166" [maxpool/max_pool.cpp:29]   --->   Operation 2181 'add' 'add_ln29_167' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 2182 [1/1] (0.00ns)   --->   "%sext_ln29_76 = sext i13 %add_ln29_167 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2182 'sext' 'sext_ln29_76' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_53 : Operation 2183 [1/1] (0.00ns)   --->   "%conv_out_addr_90 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_76" [maxpool/max_pool.cpp:29]   --->   Operation 2183 'getelementptr' 'conv_out_addr_90' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_53 : Operation 2184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_170 = add i13 120, %mul_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 2184 'add' 'add_ln29_170' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 2185 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_171 = add i13 %zext_ln13, %add_ln29_170" [maxpool/max_pool.cpp:29]   --->   Operation 2185 'add' 'add_ln29_171' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 2186 [1/1] (0.00ns)   --->   "%sext_ln29_78 = sext i13 %add_ln29_171 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2186 'sext' 'sext_ln29_78' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_53 : Operation 2187 [1/1] (0.00ns)   --->   "%conv_out_addr_94 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_78" [maxpool/max_pool.cpp:29]   --->   Operation 2187 'getelementptr' 'conv_out_addr_94' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_53 : Operation 2188 [1/1] (0.00ns)   --->   "%bitcast_ln29_122 = bitcast float %conv_out_load_70 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2188 'bitcast' 'bitcast_ln29_122' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_53 : Operation 2189 [1/1] (0.00ns)   --->   "%tmp_193 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_122, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2189 'partselect' 'tmp_193' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_53 : Operation 2190 [1/1] (0.00ns)   --->   "%trunc_ln29_138 = trunc i32 %bitcast_ln29_122 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2190 'trunc' 'trunc_ln29_138' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_53 : Operation 2191 [1/1] (0.00ns)   --->   "%bitcast_ln29_123 = bitcast float %select_ln29_69 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2191 'bitcast' 'bitcast_ln29_123' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_53 : Operation 2192 [1/1] (0.00ns)   --->   "%tmp_194 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_123, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2192 'partselect' 'tmp_194' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_53 : Operation 2193 [1/1] (0.00ns)   --->   "%trunc_ln29_139 = trunc i32 %bitcast_ln29_123 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2193 'trunc' 'trunc_ln29_139' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_53 : Operation 2194 [1/1] (1.55ns)   --->   "%icmp_ln29_244 = icmp ne i8 %tmp_193, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2194 'icmp' 'icmp_ln29_244' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2195 [1/1] (2.44ns)   --->   "%icmp_ln29_245 = icmp eq i23 %trunc_ln29_138, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2195 'icmp' 'icmp_ln29_245' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2196 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_123)   --->   "%or_ln29_122 = or i1 %icmp_ln29_245, %icmp_ln29_244" [maxpool/max_pool.cpp:29]   --->   Operation 2196 'or' 'or_ln29_122' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2197 [1/1] (1.55ns)   --->   "%icmp_ln29_246 = icmp ne i8 %tmp_194, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2197 'icmp' 'icmp_ln29_246' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2198 [1/1] (2.44ns)   --->   "%icmp_ln29_247 = icmp eq i23 %trunc_ln29_139, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2198 'icmp' 'icmp_ln29_247' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2199 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_123)   --->   "%or_ln29_123 = or i1 %icmp_ln29_247, %icmp_ln29_246" [maxpool/max_pool.cpp:29]   --->   Operation 2199 'or' 'or_ln29_123' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2200 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_123)   --->   "%and_ln29_122 = and i1 %or_ln29_122, %or_ln29_123" [maxpool/max_pool.cpp:29]   --->   Operation 2200 'and' 'and_ln29_122' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2201 [1/2] (5.43ns)   --->   "%tmp_195 = fcmp ogt float %conv_out_load_70, %select_ln29_69" [maxpool/max_pool.cpp:29]   --->   Operation 2201 'fcmp' 'tmp_195' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2202 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_123 = and i1 %and_ln29_122, %tmp_195" [maxpool/max_pool.cpp:29]   --->   Operation 2202 'and' 'and_ln29_123' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2203 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_70 = select i1 %and_ln29_123, float %conv_out_load_70, float %select_ln29_69" [maxpool/max_pool.cpp:29]   --->   Operation 2203 'select' 'select_ln29_70' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 2204 [1/1] (0.00ns)   --->   "%bitcast_ln29_129 = bitcast float %conv_out_load_74 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2204 'bitcast' 'bitcast_ln29_129' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_53 : Operation 2205 [1/1] (0.00ns)   --->   "%tmp_204 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_129, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2205 'partselect' 'tmp_204' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_53 : Operation 2206 [1/1] (0.00ns)   --->   "%trunc_ln29_145 = trunc i32 %bitcast_ln29_129 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2206 'trunc' 'trunc_ln29_145' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_53 : Operation 2207 [1/1] (0.00ns)   --->   "%bitcast_ln29_130 = bitcast float %select_ln29_73 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2207 'bitcast' 'bitcast_ln29_130' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_53 : Operation 2208 [1/1] (0.00ns)   --->   "%tmp_205 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_130, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2208 'partselect' 'tmp_205' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_53 : Operation 2209 [1/1] (0.00ns)   --->   "%trunc_ln29_146 = trunc i32 %bitcast_ln29_130 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2209 'trunc' 'trunc_ln29_146' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_53 : Operation 2210 [1/1] (1.55ns)   --->   "%icmp_ln29_258 = icmp ne i8 %tmp_204, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2210 'icmp' 'icmp_ln29_258' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2211 [1/1] (2.44ns)   --->   "%icmp_ln29_259 = icmp eq i23 %trunc_ln29_145, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2211 'icmp' 'icmp_ln29_259' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_130)   --->   "%or_ln29_129 = or i1 %icmp_ln29_259, %icmp_ln29_258" [maxpool/max_pool.cpp:29]   --->   Operation 2212 'or' 'or_ln29_129' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2213 [1/1] (1.55ns)   --->   "%icmp_ln29_260 = icmp ne i8 %tmp_205, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2213 'icmp' 'icmp_ln29_260' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2214 [1/1] (2.44ns)   --->   "%icmp_ln29_261 = icmp eq i23 %trunc_ln29_146, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2214 'icmp' 'icmp_ln29_261' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_130)   --->   "%or_ln29_130 = or i1 %icmp_ln29_261, %icmp_ln29_260" [maxpool/max_pool.cpp:29]   --->   Operation 2215 'or' 'or_ln29_130' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2216 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_130)   --->   "%and_ln29_129 = and i1 %or_ln29_129, %or_ln29_130" [maxpool/max_pool.cpp:29]   --->   Operation 2216 'and' 'and_ln29_129' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2217 [1/2] (5.43ns)   --->   "%tmp_206 = fcmp ogt float %conv_out_load_74, %select_ln29_73" [maxpool/max_pool.cpp:29]   --->   Operation 2217 'fcmp' 'tmp_206' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2218 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_130 = and i1 %and_ln29_129, %tmp_206" [maxpool/max_pool.cpp:29]   --->   Operation 2218 'and' 'and_ln29_130' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2219 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_74 = select i1 %and_ln29_130, float %conv_out_load_74, float %select_ln29_73" [maxpool/max_pool.cpp:29]   --->   Operation 2219 'select' 'select_ln29_74' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 2220 [2/2] (5.43ns)   --->   "%tmp_217 = fcmp ogt float %conv_out_load_78, %select_ln29_77" [maxpool/max_pool.cpp:29]   --->   Operation 2220 'fcmp' 'tmp_217' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2221 [1/2] (3.25ns)   --->   "%conv_out_load_82 = load float* %conv_out_addr_82, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2221 'load' 'conv_out_load_82' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_53 : Operation 2222 [2/2] (5.43ns)   --->   "%tmp_228 = fcmp ogt float %conv_out_load_82, %select_ln29_81" [maxpool/max_pool.cpp:29]   --->   Operation 2222 'fcmp' 'tmp_228' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2223 [1/2] (3.25ns)   --->   "%conv_out_load_86 = load float* %conv_out_addr_86, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2223 'load' 'conv_out_load_86' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_53 : Operation 2224 [2/2] (3.25ns)   --->   "%conv_out_load_90 = load float* %conv_out_addr_90, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2224 'load' 'conv_out_load_90' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_53 : Operation 2225 [2/2] (3.25ns)   --->   "%conv_out_load_94 = load float* %conv_out_addr_94, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2225 'load' 'conv_out_load_94' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 54 <SV = 53> <Delay = 8.68>
ST_54 : Operation 2226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_174 = add i13 132, %mul_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 2226 'add' 'add_ln29_174' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 2227 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_175 = add i13 %zext_ln13, %add_ln29_174" [maxpool/max_pool.cpp:29]   --->   Operation 2227 'add' 'add_ln29_175' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 2228 [1/1] (0.00ns)   --->   "%sext_ln29_80 = sext i13 %add_ln29_175 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2228 'sext' 'sext_ln29_80' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_54 : Operation 2229 [1/1] (0.00ns)   --->   "%conv_out_addr_98 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_80" [maxpool/max_pool.cpp:29]   --->   Operation 2229 'getelementptr' 'conv_out_addr_98' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_54 : Operation 2230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_178 = add i13 144, %mul_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 2230 'add' 'add_ln29_178' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 2231 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_179 = add i13 %zext_ln13, %add_ln29_178" [maxpool/max_pool.cpp:29]   --->   Operation 2231 'add' 'add_ln29_179' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 2232 [1/1] (0.00ns)   --->   "%sext_ln29_82 = sext i13 %add_ln29_179 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2232 'sext' 'sext_ln29_82' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_54 : Operation 2233 [1/1] (0.00ns)   --->   "%conv_out_addr_102 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_82" [maxpool/max_pool.cpp:29]   --->   Operation 2233 'getelementptr' 'conv_out_addr_102' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_54 : Operation 2234 [1/1] (0.00ns)   --->   "%bitcast_ln29_136 = bitcast float %conv_out_load_78 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2234 'bitcast' 'bitcast_ln29_136' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_54 : Operation 2235 [1/1] (0.00ns)   --->   "%tmp_215 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_136, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2235 'partselect' 'tmp_215' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_54 : Operation 2236 [1/1] (0.00ns)   --->   "%trunc_ln29_152 = trunc i32 %bitcast_ln29_136 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2236 'trunc' 'trunc_ln29_152' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_54 : Operation 2237 [1/1] (0.00ns)   --->   "%bitcast_ln29_137 = bitcast float %select_ln29_77 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2237 'bitcast' 'bitcast_ln29_137' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_54 : Operation 2238 [1/1] (0.00ns)   --->   "%tmp_216 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_137, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2238 'partselect' 'tmp_216' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_54 : Operation 2239 [1/1] (0.00ns)   --->   "%trunc_ln29_153 = trunc i32 %bitcast_ln29_137 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2239 'trunc' 'trunc_ln29_153' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_54 : Operation 2240 [1/1] (1.55ns)   --->   "%icmp_ln29_272 = icmp ne i8 %tmp_215, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2240 'icmp' 'icmp_ln29_272' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2241 [1/1] (2.44ns)   --->   "%icmp_ln29_273 = icmp eq i23 %trunc_ln29_152, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2241 'icmp' 'icmp_ln29_273' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2242 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_137)   --->   "%or_ln29_136 = or i1 %icmp_ln29_273, %icmp_ln29_272" [maxpool/max_pool.cpp:29]   --->   Operation 2242 'or' 'or_ln29_136' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2243 [1/1] (1.55ns)   --->   "%icmp_ln29_274 = icmp ne i8 %tmp_216, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2243 'icmp' 'icmp_ln29_274' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2244 [1/1] (2.44ns)   --->   "%icmp_ln29_275 = icmp eq i23 %trunc_ln29_153, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2244 'icmp' 'icmp_ln29_275' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_137)   --->   "%or_ln29_137 = or i1 %icmp_ln29_275, %icmp_ln29_274" [maxpool/max_pool.cpp:29]   --->   Operation 2245 'or' 'or_ln29_137' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2246 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_137)   --->   "%and_ln29_136 = and i1 %or_ln29_136, %or_ln29_137" [maxpool/max_pool.cpp:29]   --->   Operation 2246 'and' 'and_ln29_136' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2247 [1/2] (5.43ns)   --->   "%tmp_217 = fcmp ogt float %conv_out_load_78, %select_ln29_77" [maxpool/max_pool.cpp:29]   --->   Operation 2247 'fcmp' 'tmp_217' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2248 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_137 = and i1 %and_ln29_136, %tmp_217" [maxpool/max_pool.cpp:29]   --->   Operation 2248 'and' 'and_ln29_137' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2249 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_78 = select i1 %and_ln29_137, float %conv_out_load_78, float %select_ln29_77" [maxpool/max_pool.cpp:29]   --->   Operation 2249 'select' 'select_ln29_78' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 2250 [1/1] (0.00ns)   --->   "%bitcast_ln29_143 = bitcast float %conv_out_load_82 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2250 'bitcast' 'bitcast_ln29_143' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_54 : Operation 2251 [1/1] (0.00ns)   --->   "%tmp_226 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_143, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2251 'partselect' 'tmp_226' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_54 : Operation 2252 [1/1] (0.00ns)   --->   "%trunc_ln29_159 = trunc i32 %bitcast_ln29_143 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2252 'trunc' 'trunc_ln29_159' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_54 : Operation 2253 [1/1] (0.00ns)   --->   "%bitcast_ln29_144 = bitcast float %select_ln29_81 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2253 'bitcast' 'bitcast_ln29_144' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_54 : Operation 2254 [1/1] (0.00ns)   --->   "%tmp_227 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_144, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2254 'partselect' 'tmp_227' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_54 : Operation 2255 [1/1] (0.00ns)   --->   "%trunc_ln29_160 = trunc i32 %bitcast_ln29_144 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2255 'trunc' 'trunc_ln29_160' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_54 : Operation 2256 [1/1] (1.55ns)   --->   "%icmp_ln29_286 = icmp ne i8 %tmp_226, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2256 'icmp' 'icmp_ln29_286' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2257 [1/1] (2.44ns)   --->   "%icmp_ln29_287 = icmp eq i23 %trunc_ln29_159, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2257 'icmp' 'icmp_ln29_287' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2258 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_144)   --->   "%or_ln29_143 = or i1 %icmp_ln29_287, %icmp_ln29_286" [maxpool/max_pool.cpp:29]   --->   Operation 2258 'or' 'or_ln29_143' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2259 [1/1] (1.55ns)   --->   "%icmp_ln29_288 = icmp ne i8 %tmp_227, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2259 'icmp' 'icmp_ln29_288' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2260 [1/1] (2.44ns)   --->   "%icmp_ln29_289 = icmp eq i23 %trunc_ln29_160, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2260 'icmp' 'icmp_ln29_289' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2261 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_144)   --->   "%or_ln29_144 = or i1 %icmp_ln29_289, %icmp_ln29_288" [maxpool/max_pool.cpp:29]   --->   Operation 2261 'or' 'or_ln29_144' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_144)   --->   "%and_ln29_143 = and i1 %or_ln29_143, %or_ln29_144" [maxpool/max_pool.cpp:29]   --->   Operation 2262 'and' 'and_ln29_143' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2263 [1/2] (5.43ns)   --->   "%tmp_228 = fcmp ogt float %conv_out_load_82, %select_ln29_81" [maxpool/max_pool.cpp:29]   --->   Operation 2263 'fcmp' 'tmp_228' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2264 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_144 = and i1 %and_ln29_143, %tmp_228" [maxpool/max_pool.cpp:29]   --->   Operation 2264 'and' 'and_ln29_144' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2265 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_82 = select i1 %and_ln29_144, float %conv_out_load_82, float %select_ln29_81" [maxpool/max_pool.cpp:29]   --->   Operation 2265 'select' 'select_ln29_82' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 2266 [2/2] (5.43ns)   --->   "%tmp_239 = fcmp ogt float %conv_out_load_86, %select_ln29_85" [maxpool/max_pool.cpp:29]   --->   Operation 2266 'fcmp' 'tmp_239' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2267 [1/2] (3.25ns)   --->   "%conv_out_load_90 = load float* %conv_out_addr_90, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2267 'load' 'conv_out_load_90' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_54 : Operation 2268 [2/2] (5.43ns)   --->   "%tmp_250 = fcmp ogt float %conv_out_load_90, %select_ln29_89" [maxpool/max_pool.cpp:29]   --->   Operation 2268 'fcmp' 'tmp_250' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2269 [1/2] (3.25ns)   --->   "%conv_out_load_94 = load float* %conv_out_addr_94, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2269 'load' 'conv_out_load_94' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_54 : Operation 2270 [2/2] (3.25ns)   --->   "%conv_out_load_98 = load float* %conv_out_addr_98, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2270 'load' 'conv_out_load_98' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_54 : Operation 2271 [2/2] (3.25ns)   --->   "%conv_out_load_102 = load float* %conv_out_addr_102, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2271 'load' 'conv_out_load_102' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 55 <SV = 54> <Delay = 8.68>
ST_55 : Operation 2272 [1/1] (0.00ns)   --->   "%bitcast_ln29_150 = bitcast float %conv_out_load_86 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2272 'bitcast' 'bitcast_ln29_150' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_55 : Operation 2273 [1/1] (0.00ns)   --->   "%tmp_237 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_150, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2273 'partselect' 'tmp_237' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_55 : Operation 2274 [1/1] (0.00ns)   --->   "%trunc_ln29_166 = trunc i32 %bitcast_ln29_150 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2274 'trunc' 'trunc_ln29_166' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_55 : Operation 2275 [1/1] (0.00ns)   --->   "%bitcast_ln29_151 = bitcast float %select_ln29_85 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2275 'bitcast' 'bitcast_ln29_151' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_55 : Operation 2276 [1/1] (0.00ns)   --->   "%tmp_238 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_151, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2276 'partselect' 'tmp_238' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_55 : Operation 2277 [1/1] (0.00ns)   --->   "%trunc_ln29_167 = trunc i32 %bitcast_ln29_151 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2277 'trunc' 'trunc_ln29_167' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_55 : Operation 2278 [1/1] (1.55ns)   --->   "%icmp_ln29_300 = icmp ne i8 %tmp_237, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2278 'icmp' 'icmp_ln29_300' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2279 [1/1] (2.44ns)   --->   "%icmp_ln29_301 = icmp eq i23 %trunc_ln29_166, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2279 'icmp' 'icmp_ln29_301' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_151)   --->   "%or_ln29_150 = or i1 %icmp_ln29_301, %icmp_ln29_300" [maxpool/max_pool.cpp:29]   --->   Operation 2280 'or' 'or_ln29_150' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2281 [1/1] (1.55ns)   --->   "%icmp_ln29_302 = icmp ne i8 %tmp_238, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2281 'icmp' 'icmp_ln29_302' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2282 [1/1] (2.44ns)   --->   "%icmp_ln29_303 = icmp eq i23 %trunc_ln29_167, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2282 'icmp' 'icmp_ln29_303' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2283 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_151)   --->   "%or_ln29_151 = or i1 %icmp_ln29_303, %icmp_ln29_302" [maxpool/max_pool.cpp:29]   --->   Operation 2283 'or' 'or_ln29_151' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2284 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_151)   --->   "%and_ln29_150 = and i1 %or_ln29_150, %or_ln29_151" [maxpool/max_pool.cpp:29]   --->   Operation 2284 'and' 'and_ln29_150' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2285 [1/2] (5.43ns)   --->   "%tmp_239 = fcmp ogt float %conv_out_load_86, %select_ln29_85" [maxpool/max_pool.cpp:29]   --->   Operation 2285 'fcmp' 'tmp_239' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2286 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_151 = and i1 %and_ln29_150, %tmp_239" [maxpool/max_pool.cpp:29]   --->   Operation 2286 'and' 'and_ln29_151' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2287 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_86 = select i1 %and_ln29_151, float %conv_out_load_86, float %select_ln29_85" [maxpool/max_pool.cpp:29]   --->   Operation 2287 'select' 'select_ln29_86' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2288 [1/1] (0.00ns)   --->   "%bitcast_ln29_157 = bitcast float %conv_out_load_90 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2288 'bitcast' 'bitcast_ln29_157' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_55 : Operation 2289 [1/1] (0.00ns)   --->   "%tmp_248 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_157, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2289 'partselect' 'tmp_248' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_55 : Operation 2290 [1/1] (0.00ns)   --->   "%trunc_ln29_173 = trunc i32 %bitcast_ln29_157 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2290 'trunc' 'trunc_ln29_173' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_55 : Operation 2291 [1/1] (0.00ns)   --->   "%bitcast_ln29_158 = bitcast float %select_ln29_89 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2291 'bitcast' 'bitcast_ln29_158' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_55 : Operation 2292 [1/1] (0.00ns)   --->   "%tmp_249 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_158, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2292 'partselect' 'tmp_249' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_55 : Operation 2293 [1/1] (0.00ns)   --->   "%trunc_ln29_174 = trunc i32 %bitcast_ln29_158 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2293 'trunc' 'trunc_ln29_174' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_55 : Operation 2294 [1/1] (1.55ns)   --->   "%icmp_ln29_314 = icmp ne i8 %tmp_248, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2294 'icmp' 'icmp_ln29_314' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2295 [1/1] (2.44ns)   --->   "%icmp_ln29_315 = icmp eq i23 %trunc_ln29_173, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2295 'icmp' 'icmp_ln29_315' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_158)   --->   "%or_ln29_157 = or i1 %icmp_ln29_315, %icmp_ln29_314" [maxpool/max_pool.cpp:29]   --->   Operation 2296 'or' 'or_ln29_157' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2297 [1/1] (1.55ns)   --->   "%icmp_ln29_316 = icmp ne i8 %tmp_249, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2297 'icmp' 'icmp_ln29_316' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2298 [1/1] (2.44ns)   --->   "%icmp_ln29_317 = icmp eq i23 %trunc_ln29_174, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2298 'icmp' 'icmp_ln29_317' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_158)   --->   "%or_ln29_158 = or i1 %icmp_ln29_317, %icmp_ln29_316" [maxpool/max_pool.cpp:29]   --->   Operation 2299 'or' 'or_ln29_158' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_158)   --->   "%and_ln29_157 = and i1 %or_ln29_157, %or_ln29_158" [maxpool/max_pool.cpp:29]   --->   Operation 2300 'and' 'and_ln29_157' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2301 [1/2] (5.43ns)   --->   "%tmp_250 = fcmp ogt float %conv_out_load_90, %select_ln29_89" [maxpool/max_pool.cpp:29]   --->   Operation 2301 'fcmp' 'tmp_250' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2302 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_158 = and i1 %and_ln29_157, %tmp_250" [maxpool/max_pool.cpp:29]   --->   Operation 2302 'and' 'and_ln29_158' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2303 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_90 = select i1 %and_ln29_158, float %conv_out_load_90, float %select_ln29_89" [maxpool/max_pool.cpp:29]   --->   Operation 2303 'select' 'select_ln29_90' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2304 [2/2] (5.43ns)   --->   "%tmp_261 = fcmp ogt float %conv_out_load_94, %select_ln29_93" [maxpool/max_pool.cpp:29]   --->   Operation 2304 'fcmp' 'tmp_261' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2305 [1/2] (3.25ns)   --->   "%conv_out_load_98 = load float* %conv_out_addr_98, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2305 'load' 'conv_out_load_98' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_55 : Operation 2306 [2/2] (5.43ns)   --->   "%tmp_272 = fcmp ogt float %conv_out_load_98, %select_ln29_97" [maxpool/max_pool.cpp:29]   --->   Operation 2306 'fcmp' 'tmp_272' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2307 [1/2] (3.25ns)   --->   "%conv_out_load_102 = load float* %conv_out_addr_102, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2307 'load' 'conv_out_load_102' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_55 : Operation 2308 [1/1] (1.67ns)   --->   "%add_ln29_223 = add i13 %zext_ln13, %mul_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 2308 'add' 'add_ln29_223' <Predicate = (!icmp_ln13)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2309 [1/1] (0.00ns)   --->   "%sext_ln29_101 = sext i13 %add_ln29_223 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2309 'sext' 'sext_ln29_101' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_55 : Operation 2310 [1/1] (0.00ns)   --->   "%conv_out_addr_106 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_101" [maxpool/max_pool.cpp:29]   --->   Operation 2310 'getelementptr' 'conv_out_addr_106' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_55 : Operation 2311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_225 = add i13 12, %mul_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 2311 'add' 'add_ln29_225' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2312 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_226 = add i13 %zext_ln13, %add_ln29_225" [maxpool/max_pool.cpp:29]   --->   Operation 2312 'add' 'add_ln29_226' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2313 [1/1] (0.00ns)   --->   "%sext_ln29_102 = sext i13 %add_ln29_226 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2313 'sext' 'sext_ln29_102' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_55 : Operation 2314 [1/1] (0.00ns)   --->   "%conv_out_addr_110 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_102" [maxpool/max_pool.cpp:29]   --->   Operation 2314 'getelementptr' 'conv_out_addr_110' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_55 : Operation 2315 [2/2] (3.25ns)   --->   "%conv_out_load_106 = load float* %conv_out_addr_106, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2315 'load' 'conv_out_load_106' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_55 : Operation 2316 [2/2] (3.25ns)   --->   "%conv_out_load_110 = load float* %conv_out_addr_110, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2316 'load' 'conv_out_load_110' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 56 <SV = 55> <Delay = 8.68>
ST_56 : Operation 2317 [1/1] (0.00ns)   --->   "%bitcast_ln29_164 = bitcast float %conv_out_load_94 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2317 'bitcast' 'bitcast_ln29_164' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_56 : Operation 2318 [1/1] (0.00ns)   --->   "%tmp_259 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_164, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2318 'partselect' 'tmp_259' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_56 : Operation 2319 [1/1] (0.00ns)   --->   "%trunc_ln29_180 = trunc i32 %bitcast_ln29_164 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2319 'trunc' 'trunc_ln29_180' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_56 : Operation 2320 [1/1] (0.00ns)   --->   "%bitcast_ln29_165 = bitcast float %select_ln29_93 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2320 'bitcast' 'bitcast_ln29_165' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_56 : Operation 2321 [1/1] (0.00ns)   --->   "%tmp_260 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_165, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2321 'partselect' 'tmp_260' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_56 : Operation 2322 [1/1] (0.00ns)   --->   "%trunc_ln29_181 = trunc i32 %bitcast_ln29_165 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2322 'trunc' 'trunc_ln29_181' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_56 : Operation 2323 [1/1] (1.55ns)   --->   "%icmp_ln29_328 = icmp ne i8 %tmp_259, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2323 'icmp' 'icmp_ln29_328' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2324 [1/1] (2.44ns)   --->   "%icmp_ln29_329 = icmp eq i23 %trunc_ln29_180, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2324 'icmp' 'icmp_ln29_329' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2325 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_165)   --->   "%or_ln29_164 = or i1 %icmp_ln29_329, %icmp_ln29_328" [maxpool/max_pool.cpp:29]   --->   Operation 2325 'or' 'or_ln29_164' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2326 [1/1] (1.55ns)   --->   "%icmp_ln29_330 = icmp ne i8 %tmp_260, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2326 'icmp' 'icmp_ln29_330' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2327 [1/1] (2.44ns)   --->   "%icmp_ln29_331 = icmp eq i23 %trunc_ln29_181, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2327 'icmp' 'icmp_ln29_331' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_165)   --->   "%or_ln29_165 = or i1 %icmp_ln29_331, %icmp_ln29_330" [maxpool/max_pool.cpp:29]   --->   Operation 2328 'or' 'or_ln29_165' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_165)   --->   "%and_ln29_164 = and i1 %or_ln29_164, %or_ln29_165" [maxpool/max_pool.cpp:29]   --->   Operation 2329 'and' 'and_ln29_164' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2330 [1/2] (5.43ns)   --->   "%tmp_261 = fcmp ogt float %conv_out_load_94, %select_ln29_93" [maxpool/max_pool.cpp:29]   --->   Operation 2330 'fcmp' 'tmp_261' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2331 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_165 = and i1 %and_ln29_164, %tmp_261" [maxpool/max_pool.cpp:29]   --->   Operation 2331 'and' 'and_ln29_165' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2332 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_94 = select i1 %and_ln29_165, float %conv_out_load_94, float %select_ln29_93" [maxpool/max_pool.cpp:29]   --->   Operation 2332 'select' 'select_ln29_94' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 2333 [1/1] (0.00ns)   --->   "%bitcast_ln29_171 = bitcast float %conv_out_load_98 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2333 'bitcast' 'bitcast_ln29_171' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_56 : Operation 2334 [1/1] (0.00ns)   --->   "%tmp_270 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_171, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2334 'partselect' 'tmp_270' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_56 : Operation 2335 [1/1] (0.00ns)   --->   "%trunc_ln29_187 = trunc i32 %bitcast_ln29_171 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2335 'trunc' 'trunc_ln29_187' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_56 : Operation 2336 [1/1] (0.00ns)   --->   "%bitcast_ln29_172 = bitcast float %select_ln29_97 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2336 'bitcast' 'bitcast_ln29_172' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_56 : Operation 2337 [1/1] (0.00ns)   --->   "%tmp_271 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_172, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2337 'partselect' 'tmp_271' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_56 : Operation 2338 [1/1] (0.00ns)   --->   "%trunc_ln29_188 = trunc i32 %bitcast_ln29_172 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2338 'trunc' 'trunc_ln29_188' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_56 : Operation 2339 [1/1] (1.55ns)   --->   "%icmp_ln29_342 = icmp ne i8 %tmp_270, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2339 'icmp' 'icmp_ln29_342' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2340 [1/1] (2.44ns)   --->   "%icmp_ln29_343 = icmp eq i23 %trunc_ln29_187, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2340 'icmp' 'icmp_ln29_343' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_172)   --->   "%or_ln29_171 = or i1 %icmp_ln29_343, %icmp_ln29_342" [maxpool/max_pool.cpp:29]   --->   Operation 2341 'or' 'or_ln29_171' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2342 [1/1] (1.55ns)   --->   "%icmp_ln29_344 = icmp ne i8 %tmp_271, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2342 'icmp' 'icmp_ln29_344' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2343 [1/1] (2.44ns)   --->   "%icmp_ln29_345 = icmp eq i23 %trunc_ln29_188, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2343 'icmp' 'icmp_ln29_345' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2344 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_172)   --->   "%or_ln29_172 = or i1 %icmp_ln29_345, %icmp_ln29_344" [maxpool/max_pool.cpp:29]   --->   Operation 2344 'or' 'or_ln29_172' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_172)   --->   "%and_ln29_171 = and i1 %or_ln29_171, %or_ln29_172" [maxpool/max_pool.cpp:29]   --->   Operation 2345 'and' 'and_ln29_171' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2346 [1/2] (5.43ns)   --->   "%tmp_272 = fcmp ogt float %conv_out_load_98, %select_ln29_97" [maxpool/max_pool.cpp:29]   --->   Operation 2346 'fcmp' 'tmp_272' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2347 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_172 = and i1 %and_ln29_171, %tmp_272" [maxpool/max_pool.cpp:29]   --->   Operation 2347 'and' 'and_ln29_172' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2348 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_98 = select i1 %and_ln29_172, float %conv_out_load_98, float %select_ln29_97" [maxpool/max_pool.cpp:29]   --->   Operation 2348 'select' 'select_ln29_98' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 2349 [2/2] (5.43ns)   --->   "%tmp_283 = fcmp ogt float %conv_out_load_102, %select_ln29_101" [maxpool/max_pool.cpp:29]   --->   Operation 2349 'fcmp' 'tmp_283' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2350 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_229 = add i13 24, %mul_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 2350 'add' 'add_ln29_229' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 2351 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_230 = add i13 %zext_ln13, %add_ln29_229" [maxpool/max_pool.cpp:29]   --->   Operation 2351 'add' 'add_ln29_230' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 2352 [1/1] (0.00ns)   --->   "%sext_ln29_104 = sext i13 %add_ln29_230 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2352 'sext' 'sext_ln29_104' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_56 : Operation 2353 [1/1] (0.00ns)   --->   "%conv_out_addr_114 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_104" [maxpool/max_pool.cpp:29]   --->   Operation 2353 'getelementptr' 'conv_out_addr_114' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_56 : Operation 2354 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_233 = add i13 36, %mul_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 2354 'add' 'add_ln29_233' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 2355 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_234 = add i13 %zext_ln13, %add_ln29_233" [maxpool/max_pool.cpp:29]   --->   Operation 2355 'add' 'add_ln29_234' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 2356 [1/1] (0.00ns)   --->   "%sext_ln29_106 = sext i13 %add_ln29_234 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2356 'sext' 'sext_ln29_106' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_56 : Operation 2357 [1/1] (0.00ns)   --->   "%conv_out_addr_118 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_106" [maxpool/max_pool.cpp:29]   --->   Operation 2357 'getelementptr' 'conv_out_addr_118' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_56 : Operation 2358 [1/2] (3.25ns)   --->   "%conv_out_load_106 = load float* %conv_out_addr_106, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2358 'load' 'conv_out_load_106' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_56 : Operation 2359 [2/2] (5.43ns)   --->   "%tmp_294 = fcmp ogt float %conv_out_load_106, %select_ln29_105" [maxpool/max_pool.cpp:29]   --->   Operation 2359 'fcmp' 'tmp_294' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2360 [1/2] (3.25ns)   --->   "%conv_out_load_110 = load float* %conv_out_addr_110, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2360 'load' 'conv_out_load_110' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_56 : Operation 2361 [2/2] (3.25ns)   --->   "%conv_out_load_114 = load float* %conv_out_addr_114, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2361 'load' 'conv_out_load_114' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_56 : Operation 2362 [2/2] (3.25ns)   --->   "%conv_out_load_118 = load float* %conv_out_addr_118, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2362 'load' 'conv_out_load_118' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 57 <SV = 56> <Delay = 8.68>
ST_57 : Operation 2363 [1/1] (0.00ns)   --->   "%bitcast_ln29_178 = bitcast float %conv_out_load_102 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2363 'bitcast' 'bitcast_ln29_178' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_57 : Operation 2364 [1/1] (0.00ns)   --->   "%tmp_281 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_178, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2364 'partselect' 'tmp_281' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_57 : Operation 2365 [1/1] (0.00ns)   --->   "%trunc_ln29_194 = trunc i32 %bitcast_ln29_178 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2365 'trunc' 'trunc_ln29_194' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_57 : Operation 2366 [1/1] (0.00ns)   --->   "%bitcast_ln29_179 = bitcast float %select_ln29_101 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2366 'bitcast' 'bitcast_ln29_179' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_57 : Operation 2367 [1/1] (0.00ns)   --->   "%tmp_282 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_179, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2367 'partselect' 'tmp_282' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_57 : Operation 2368 [1/1] (0.00ns)   --->   "%trunc_ln29_195 = trunc i32 %bitcast_ln29_179 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2368 'trunc' 'trunc_ln29_195' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_57 : Operation 2369 [1/1] (1.55ns)   --->   "%icmp_ln29_356 = icmp ne i8 %tmp_281, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2369 'icmp' 'icmp_ln29_356' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2370 [1/1] (2.44ns)   --->   "%icmp_ln29_357 = icmp eq i23 %trunc_ln29_194, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2370 'icmp' 'icmp_ln29_357' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2371 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_179)   --->   "%or_ln29_178 = or i1 %icmp_ln29_357, %icmp_ln29_356" [maxpool/max_pool.cpp:29]   --->   Operation 2371 'or' 'or_ln29_178' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2372 [1/1] (1.55ns)   --->   "%icmp_ln29_358 = icmp ne i8 %tmp_282, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2372 'icmp' 'icmp_ln29_358' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2373 [1/1] (2.44ns)   --->   "%icmp_ln29_359 = icmp eq i23 %trunc_ln29_195, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2373 'icmp' 'icmp_ln29_359' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2374 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_179)   --->   "%or_ln29_179 = or i1 %icmp_ln29_359, %icmp_ln29_358" [maxpool/max_pool.cpp:29]   --->   Operation 2374 'or' 'or_ln29_179' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2375 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_179)   --->   "%and_ln29_178 = and i1 %or_ln29_178, %or_ln29_179" [maxpool/max_pool.cpp:29]   --->   Operation 2375 'and' 'and_ln29_178' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2376 [1/2] (5.43ns)   --->   "%tmp_283 = fcmp ogt float %conv_out_load_102, %select_ln29_101" [maxpool/max_pool.cpp:29]   --->   Operation 2376 'fcmp' 'tmp_283' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2377 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_179 = and i1 %and_ln29_178, %tmp_283" [maxpool/max_pool.cpp:29]   --->   Operation 2377 'and' 'and_ln29_179' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2378 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_102 = select i1 %and_ln29_179, float %conv_out_load_102, float %select_ln29_101" [maxpool/max_pool.cpp:29]   --->   Operation 2378 'select' 'select_ln29_102' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2379 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_237 = add i13 48, %mul_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 2379 'add' 'add_ln29_237' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 2380 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_238 = add i13 %zext_ln13, %add_ln29_237" [maxpool/max_pool.cpp:29]   --->   Operation 2380 'add' 'add_ln29_238' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 2381 [1/1] (0.00ns)   --->   "%sext_ln29_108 = sext i13 %add_ln29_238 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2381 'sext' 'sext_ln29_108' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_57 : Operation 2382 [1/1] (0.00ns)   --->   "%conv_out_addr_122 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_108" [maxpool/max_pool.cpp:29]   --->   Operation 2382 'getelementptr' 'conv_out_addr_122' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_57 : Operation 2383 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_241 = add i13 60, %mul_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 2383 'add' 'add_ln29_241' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 2384 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_242 = add i13 %zext_ln13, %add_ln29_241" [maxpool/max_pool.cpp:29]   --->   Operation 2384 'add' 'add_ln29_242' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 2385 [1/1] (0.00ns)   --->   "%sext_ln29_110 = sext i13 %add_ln29_242 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2385 'sext' 'sext_ln29_110' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_57 : Operation 2386 [1/1] (0.00ns)   --->   "%conv_out_addr_126 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_110" [maxpool/max_pool.cpp:29]   --->   Operation 2386 'getelementptr' 'conv_out_addr_126' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_57 : Operation 2387 [1/1] (0.00ns)   --->   "%bitcast_ln29_185 = bitcast float %conv_out_load_106 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2387 'bitcast' 'bitcast_ln29_185' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_57 : Operation 2388 [1/1] (0.00ns)   --->   "%tmp_292 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_185, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2388 'partselect' 'tmp_292' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_57 : Operation 2389 [1/1] (0.00ns)   --->   "%trunc_ln29_209 = trunc i32 %bitcast_ln29_185 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2389 'trunc' 'trunc_ln29_209' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_57 : Operation 2390 [1/1] (0.00ns)   --->   "%bitcast_ln29_186 = bitcast float %select_ln29_105 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2390 'bitcast' 'bitcast_ln29_186' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_57 : Operation 2391 [1/1] (0.00ns)   --->   "%tmp_293 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_186, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2391 'partselect' 'tmp_293' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_57 : Operation 2392 [1/1] (0.00ns)   --->   "%trunc_ln29_210 = trunc i32 %bitcast_ln29_186 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2392 'trunc' 'trunc_ln29_210' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_57 : Operation 2393 [1/1] (1.55ns)   --->   "%icmp_ln29_370 = icmp ne i8 %tmp_292, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2393 'icmp' 'icmp_ln29_370' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2394 [1/1] (2.44ns)   --->   "%icmp_ln29_371 = icmp eq i23 %trunc_ln29_209, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2394 'icmp' 'icmp_ln29_371' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2395 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_186)   --->   "%or_ln29_185 = or i1 %icmp_ln29_371, %icmp_ln29_370" [maxpool/max_pool.cpp:29]   --->   Operation 2395 'or' 'or_ln29_185' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2396 [1/1] (1.55ns)   --->   "%icmp_ln29_372 = icmp ne i8 %tmp_293, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2396 'icmp' 'icmp_ln29_372' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2397 [1/1] (2.44ns)   --->   "%icmp_ln29_373 = icmp eq i23 %trunc_ln29_210, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2397 'icmp' 'icmp_ln29_373' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2398 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_186)   --->   "%or_ln29_186 = or i1 %icmp_ln29_373, %icmp_ln29_372" [maxpool/max_pool.cpp:29]   --->   Operation 2398 'or' 'or_ln29_186' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2399 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_186)   --->   "%and_ln29_185 = and i1 %or_ln29_185, %or_ln29_186" [maxpool/max_pool.cpp:29]   --->   Operation 2399 'and' 'and_ln29_185' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2400 [1/2] (5.43ns)   --->   "%tmp_294 = fcmp ogt float %conv_out_load_106, %select_ln29_105" [maxpool/max_pool.cpp:29]   --->   Operation 2400 'fcmp' 'tmp_294' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2401 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_186 = and i1 %and_ln29_185, %tmp_294" [maxpool/max_pool.cpp:29]   --->   Operation 2401 'and' 'and_ln29_186' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2402 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_106 = select i1 %and_ln29_186, float %conv_out_load_106, float %select_ln29_105" [maxpool/max_pool.cpp:29]   --->   Operation 2402 'select' 'select_ln29_106' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2403 [2/2] (5.43ns)   --->   "%tmp_305 = fcmp ogt float %conv_out_load_110, %select_ln29_109" [maxpool/max_pool.cpp:29]   --->   Operation 2403 'fcmp' 'tmp_305' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2404 [1/2] (3.25ns)   --->   "%conv_out_load_114 = load float* %conv_out_addr_114, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2404 'load' 'conv_out_load_114' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_57 : Operation 2405 [2/2] (5.43ns)   --->   "%tmp_316 = fcmp ogt float %conv_out_load_114, %select_ln29_113" [maxpool/max_pool.cpp:29]   --->   Operation 2405 'fcmp' 'tmp_316' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2406 [1/2] (3.25ns)   --->   "%conv_out_load_118 = load float* %conv_out_addr_118, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2406 'load' 'conv_out_load_118' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_57 : Operation 2407 [2/2] (3.25ns)   --->   "%conv_out_load_122 = load float* %conv_out_addr_122, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2407 'load' 'conv_out_load_122' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_57 : Operation 2408 [2/2] (3.25ns)   --->   "%conv_out_load_126 = load float* %conv_out_addr_126, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2408 'load' 'conv_out_load_126' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 58 <SV = 57> <Delay = 8.68>
ST_58 : Operation 2409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_245 = add i13 72, %mul_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 2409 'add' 'add_ln29_245' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 2410 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_246 = add i13 %zext_ln13, %add_ln29_245" [maxpool/max_pool.cpp:29]   --->   Operation 2410 'add' 'add_ln29_246' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 2411 [1/1] (0.00ns)   --->   "%sext_ln29_112 = sext i13 %add_ln29_246 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2411 'sext' 'sext_ln29_112' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_58 : Operation 2412 [1/1] (0.00ns)   --->   "%conv_out_addr_130 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_112" [maxpool/max_pool.cpp:29]   --->   Operation 2412 'getelementptr' 'conv_out_addr_130' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_58 : Operation 2413 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_249 = add i13 84, %mul_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 2413 'add' 'add_ln29_249' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 2414 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_250 = add i13 %zext_ln13, %add_ln29_249" [maxpool/max_pool.cpp:29]   --->   Operation 2414 'add' 'add_ln29_250' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 2415 [1/1] (0.00ns)   --->   "%sext_ln29_114 = sext i13 %add_ln29_250 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2415 'sext' 'sext_ln29_114' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_58 : Operation 2416 [1/1] (0.00ns)   --->   "%conv_out_addr_134 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_114" [maxpool/max_pool.cpp:29]   --->   Operation 2416 'getelementptr' 'conv_out_addr_134' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_58 : Operation 2417 [1/1] (0.00ns)   --->   "%bitcast_ln29_192 = bitcast float %conv_out_load_110 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2417 'bitcast' 'bitcast_ln29_192' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_58 : Operation 2418 [1/1] (0.00ns)   --->   "%tmp_303 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_192, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2418 'partselect' 'tmp_303' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_58 : Operation 2419 [1/1] (0.00ns)   --->   "%trunc_ln29_216 = trunc i32 %bitcast_ln29_192 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2419 'trunc' 'trunc_ln29_216' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_58 : Operation 2420 [1/1] (0.00ns)   --->   "%bitcast_ln29_193 = bitcast float %select_ln29_109 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2420 'bitcast' 'bitcast_ln29_193' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_58 : Operation 2421 [1/1] (0.00ns)   --->   "%tmp_304 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_193, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2421 'partselect' 'tmp_304' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_58 : Operation 2422 [1/1] (0.00ns)   --->   "%trunc_ln29_217 = trunc i32 %bitcast_ln29_193 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2422 'trunc' 'trunc_ln29_217' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_58 : Operation 2423 [1/1] (1.55ns)   --->   "%icmp_ln29_384 = icmp ne i8 %tmp_303, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2423 'icmp' 'icmp_ln29_384' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2424 [1/1] (2.44ns)   --->   "%icmp_ln29_385 = icmp eq i23 %trunc_ln29_216, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2424 'icmp' 'icmp_ln29_385' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2425 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_193)   --->   "%or_ln29_192 = or i1 %icmp_ln29_385, %icmp_ln29_384" [maxpool/max_pool.cpp:29]   --->   Operation 2425 'or' 'or_ln29_192' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2426 [1/1] (1.55ns)   --->   "%icmp_ln29_386 = icmp ne i8 %tmp_304, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2426 'icmp' 'icmp_ln29_386' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2427 [1/1] (2.44ns)   --->   "%icmp_ln29_387 = icmp eq i23 %trunc_ln29_217, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2427 'icmp' 'icmp_ln29_387' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2428 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_193)   --->   "%or_ln29_193 = or i1 %icmp_ln29_387, %icmp_ln29_386" [maxpool/max_pool.cpp:29]   --->   Operation 2428 'or' 'or_ln29_193' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2429 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_193)   --->   "%and_ln29_192 = and i1 %or_ln29_192, %or_ln29_193" [maxpool/max_pool.cpp:29]   --->   Operation 2429 'and' 'and_ln29_192' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2430 [1/2] (5.43ns)   --->   "%tmp_305 = fcmp ogt float %conv_out_load_110, %select_ln29_109" [maxpool/max_pool.cpp:29]   --->   Operation 2430 'fcmp' 'tmp_305' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2431 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_193 = and i1 %and_ln29_192, %tmp_305" [maxpool/max_pool.cpp:29]   --->   Operation 2431 'and' 'and_ln29_193' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2432 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_110 = select i1 %and_ln29_193, float %conv_out_load_110, float %select_ln29_109" [maxpool/max_pool.cpp:29]   --->   Operation 2432 'select' 'select_ln29_110' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 2433 [1/1] (0.00ns)   --->   "%bitcast_ln29_199 = bitcast float %conv_out_load_114 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2433 'bitcast' 'bitcast_ln29_199' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_58 : Operation 2434 [1/1] (0.00ns)   --->   "%tmp_314 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_199, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2434 'partselect' 'tmp_314' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_58 : Operation 2435 [1/1] (0.00ns)   --->   "%trunc_ln29_223 = trunc i32 %bitcast_ln29_199 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2435 'trunc' 'trunc_ln29_223' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_58 : Operation 2436 [1/1] (0.00ns)   --->   "%bitcast_ln29_200 = bitcast float %select_ln29_113 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2436 'bitcast' 'bitcast_ln29_200' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_58 : Operation 2437 [1/1] (0.00ns)   --->   "%tmp_315 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_200, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2437 'partselect' 'tmp_315' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_58 : Operation 2438 [1/1] (0.00ns)   --->   "%trunc_ln29_224 = trunc i32 %bitcast_ln29_200 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2438 'trunc' 'trunc_ln29_224' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_58 : Operation 2439 [1/1] (1.55ns)   --->   "%icmp_ln29_398 = icmp ne i8 %tmp_314, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2439 'icmp' 'icmp_ln29_398' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2440 [1/1] (2.44ns)   --->   "%icmp_ln29_399 = icmp eq i23 %trunc_ln29_223, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2440 'icmp' 'icmp_ln29_399' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2441 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_200)   --->   "%or_ln29_199 = or i1 %icmp_ln29_399, %icmp_ln29_398" [maxpool/max_pool.cpp:29]   --->   Operation 2441 'or' 'or_ln29_199' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2442 [1/1] (1.55ns)   --->   "%icmp_ln29_400 = icmp ne i8 %tmp_315, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2442 'icmp' 'icmp_ln29_400' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2443 [1/1] (2.44ns)   --->   "%icmp_ln29_401 = icmp eq i23 %trunc_ln29_224, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2443 'icmp' 'icmp_ln29_401' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2444 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_200)   --->   "%or_ln29_200 = or i1 %icmp_ln29_401, %icmp_ln29_400" [maxpool/max_pool.cpp:29]   --->   Operation 2444 'or' 'or_ln29_200' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2445 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_200)   --->   "%and_ln29_199 = and i1 %or_ln29_199, %or_ln29_200" [maxpool/max_pool.cpp:29]   --->   Operation 2445 'and' 'and_ln29_199' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2446 [1/2] (5.43ns)   --->   "%tmp_316 = fcmp ogt float %conv_out_load_114, %select_ln29_113" [maxpool/max_pool.cpp:29]   --->   Operation 2446 'fcmp' 'tmp_316' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2447 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_200 = and i1 %and_ln29_199, %tmp_316" [maxpool/max_pool.cpp:29]   --->   Operation 2447 'and' 'and_ln29_200' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2448 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_114 = select i1 %and_ln29_200, float %conv_out_load_114, float %select_ln29_113" [maxpool/max_pool.cpp:29]   --->   Operation 2448 'select' 'select_ln29_114' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 2449 [2/2] (5.43ns)   --->   "%tmp_327 = fcmp ogt float %conv_out_load_118, %select_ln29_117" [maxpool/max_pool.cpp:29]   --->   Operation 2449 'fcmp' 'tmp_327' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2450 [1/2] (3.25ns)   --->   "%conv_out_load_122 = load float* %conv_out_addr_122, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2450 'load' 'conv_out_load_122' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_58 : Operation 2451 [2/2] (5.43ns)   --->   "%tmp_338 = fcmp ogt float %conv_out_load_122, %select_ln29_121" [maxpool/max_pool.cpp:29]   --->   Operation 2451 'fcmp' 'tmp_338' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2452 [1/2] (3.25ns)   --->   "%conv_out_load_126 = load float* %conv_out_addr_126, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2452 'load' 'conv_out_load_126' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_58 : Operation 2453 [2/2] (3.25ns)   --->   "%conv_out_load_130 = load float* %conv_out_addr_130, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2453 'load' 'conv_out_load_130' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_58 : Operation 2454 [2/2] (3.25ns)   --->   "%conv_out_load_134 = load float* %conv_out_addr_134, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2454 'load' 'conv_out_load_134' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 59 <SV = 58> <Delay = 8.68>
ST_59 : Operation 2455 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_253 = add i13 96, %mul_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 2455 'add' 'add_ln29_253' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 2456 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_254 = add i13 %zext_ln13, %add_ln29_253" [maxpool/max_pool.cpp:29]   --->   Operation 2456 'add' 'add_ln29_254' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 2457 [1/1] (0.00ns)   --->   "%sext_ln29_116 = sext i13 %add_ln29_254 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2457 'sext' 'sext_ln29_116' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_59 : Operation 2458 [1/1] (0.00ns)   --->   "%conv_out_addr_138 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_116" [maxpool/max_pool.cpp:29]   --->   Operation 2458 'getelementptr' 'conv_out_addr_138' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_59 : Operation 2459 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_257 = add i13 108, %mul_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 2459 'add' 'add_ln29_257' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 2460 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_258 = add i13 %zext_ln13, %add_ln29_257" [maxpool/max_pool.cpp:29]   --->   Operation 2460 'add' 'add_ln29_258' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 2461 [1/1] (0.00ns)   --->   "%sext_ln29_118 = sext i13 %add_ln29_258 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2461 'sext' 'sext_ln29_118' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_59 : Operation 2462 [1/1] (0.00ns)   --->   "%conv_out_addr_142 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_118" [maxpool/max_pool.cpp:29]   --->   Operation 2462 'getelementptr' 'conv_out_addr_142' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_59 : Operation 2463 [1/1] (0.00ns)   --->   "%bitcast_ln29_206 = bitcast float %conv_out_load_118 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2463 'bitcast' 'bitcast_ln29_206' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_59 : Operation 2464 [1/1] (0.00ns)   --->   "%tmp_325 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_206, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2464 'partselect' 'tmp_325' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_59 : Operation 2465 [1/1] (0.00ns)   --->   "%trunc_ln29_230 = trunc i32 %bitcast_ln29_206 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2465 'trunc' 'trunc_ln29_230' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_59 : Operation 2466 [1/1] (0.00ns)   --->   "%bitcast_ln29_207 = bitcast float %select_ln29_117 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2466 'bitcast' 'bitcast_ln29_207' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_59 : Operation 2467 [1/1] (0.00ns)   --->   "%tmp_326 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_207, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2467 'partselect' 'tmp_326' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_59 : Operation 2468 [1/1] (0.00ns)   --->   "%trunc_ln29_231 = trunc i32 %bitcast_ln29_207 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2468 'trunc' 'trunc_ln29_231' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_59 : Operation 2469 [1/1] (1.55ns)   --->   "%icmp_ln29_412 = icmp ne i8 %tmp_325, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2469 'icmp' 'icmp_ln29_412' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2470 [1/1] (2.44ns)   --->   "%icmp_ln29_413 = icmp eq i23 %trunc_ln29_230, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2470 'icmp' 'icmp_ln29_413' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_207)   --->   "%or_ln29_206 = or i1 %icmp_ln29_413, %icmp_ln29_412" [maxpool/max_pool.cpp:29]   --->   Operation 2471 'or' 'or_ln29_206' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2472 [1/1] (1.55ns)   --->   "%icmp_ln29_414 = icmp ne i8 %tmp_326, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2472 'icmp' 'icmp_ln29_414' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2473 [1/1] (2.44ns)   --->   "%icmp_ln29_415 = icmp eq i23 %trunc_ln29_231, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2473 'icmp' 'icmp_ln29_415' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2474 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_207)   --->   "%or_ln29_207 = or i1 %icmp_ln29_415, %icmp_ln29_414" [maxpool/max_pool.cpp:29]   --->   Operation 2474 'or' 'or_ln29_207' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2475 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_207)   --->   "%and_ln29_206 = and i1 %or_ln29_206, %or_ln29_207" [maxpool/max_pool.cpp:29]   --->   Operation 2475 'and' 'and_ln29_206' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2476 [1/2] (5.43ns)   --->   "%tmp_327 = fcmp ogt float %conv_out_load_118, %select_ln29_117" [maxpool/max_pool.cpp:29]   --->   Operation 2476 'fcmp' 'tmp_327' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2477 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_207 = and i1 %and_ln29_206, %tmp_327" [maxpool/max_pool.cpp:29]   --->   Operation 2477 'and' 'and_ln29_207' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2478 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_118 = select i1 %and_ln29_207, float %conv_out_load_118, float %select_ln29_117" [maxpool/max_pool.cpp:29]   --->   Operation 2478 'select' 'select_ln29_118' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 2479 [1/1] (0.00ns)   --->   "%bitcast_ln29_213 = bitcast float %conv_out_load_122 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2479 'bitcast' 'bitcast_ln29_213' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_59 : Operation 2480 [1/1] (0.00ns)   --->   "%tmp_336 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_213, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2480 'partselect' 'tmp_336' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_59 : Operation 2481 [1/1] (0.00ns)   --->   "%trunc_ln29_237 = trunc i32 %bitcast_ln29_213 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2481 'trunc' 'trunc_ln29_237' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_59 : Operation 2482 [1/1] (0.00ns)   --->   "%bitcast_ln29_214 = bitcast float %select_ln29_121 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2482 'bitcast' 'bitcast_ln29_214' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_59 : Operation 2483 [1/1] (0.00ns)   --->   "%tmp_337 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_214, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2483 'partselect' 'tmp_337' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_59 : Operation 2484 [1/1] (0.00ns)   --->   "%trunc_ln29_238 = trunc i32 %bitcast_ln29_214 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2484 'trunc' 'trunc_ln29_238' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_59 : Operation 2485 [1/1] (1.55ns)   --->   "%icmp_ln29_426 = icmp ne i8 %tmp_336, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2485 'icmp' 'icmp_ln29_426' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2486 [1/1] (2.44ns)   --->   "%icmp_ln29_427 = icmp eq i23 %trunc_ln29_237, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2486 'icmp' 'icmp_ln29_427' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2487 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_214)   --->   "%or_ln29_213 = or i1 %icmp_ln29_427, %icmp_ln29_426" [maxpool/max_pool.cpp:29]   --->   Operation 2487 'or' 'or_ln29_213' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2488 [1/1] (1.55ns)   --->   "%icmp_ln29_428 = icmp ne i8 %tmp_337, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2488 'icmp' 'icmp_ln29_428' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2489 [1/1] (2.44ns)   --->   "%icmp_ln29_429 = icmp eq i23 %trunc_ln29_238, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2489 'icmp' 'icmp_ln29_429' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2490 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_214)   --->   "%or_ln29_214 = or i1 %icmp_ln29_429, %icmp_ln29_428" [maxpool/max_pool.cpp:29]   --->   Operation 2490 'or' 'or_ln29_214' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2491 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_214)   --->   "%and_ln29_213 = and i1 %or_ln29_213, %or_ln29_214" [maxpool/max_pool.cpp:29]   --->   Operation 2491 'and' 'and_ln29_213' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2492 [1/2] (5.43ns)   --->   "%tmp_338 = fcmp ogt float %conv_out_load_122, %select_ln29_121" [maxpool/max_pool.cpp:29]   --->   Operation 2492 'fcmp' 'tmp_338' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2493 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_214 = and i1 %and_ln29_213, %tmp_338" [maxpool/max_pool.cpp:29]   --->   Operation 2493 'and' 'and_ln29_214' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2494 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_122 = select i1 %and_ln29_214, float %conv_out_load_122, float %select_ln29_121" [maxpool/max_pool.cpp:29]   --->   Operation 2494 'select' 'select_ln29_122' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 2495 [2/2] (5.43ns)   --->   "%tmp_349 = fcmp ogt float %conv_out_load_126, %select_ln29_125" [maxpool/max_pool.cpp:29]   --->   Operation 2495 'fcmp' 'tmp_349' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2496 [1/2] (3.25ns)   --->   "%conv_out_load_130 = load float* %conv_out_addr_130, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2496 'load' 'conv_out_load_130' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_59 : Operation 2497 [2/2] (5.43ns)   --->   "%tmp_360 = fcmp ogt float %conv_out_load_130, %select_ln29_129" [maxpool/max_pool.cpp:29]   --->   Operation 2497 'fcmp' 'tmp_360' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2498 [1/2] (3.25ns)   --->   "%conv_out_load_134 = load float* %conv_out_addr_134, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2498 'load' 'conv_out_load_134' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_59 : Operation 2499 [2/2] (3.25ns)   --->   "%conv_out_load_138 = load float* %conv_out_addr_138, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2499 'load' 'conv_out_load_138' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_59 : Operation 2500 [2/2] (3.25ns)   --->   "%conv_out_load_142 = load float* %conv_out_addr_142, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2500 'load' 'conv_out_load_142' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 60 <SV = 59> <Delay = 8.68>
ST_60 : Operation 2501 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_261 = add i13 120, %mul_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 2501 'add' 'add_ln29_261' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 2502 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_262 = add i13 %zext_ln13, %add_ln29_261" [maxpool/max_pool.cpp:29]   --->   Operation 2502 'add' 'add_ln29_262' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 2503 [1/1] (0.00ns)   --->   "%sext_ln29_120 = sext i13 %add_ln29_262 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2503 'sext' 'sext_ln29_120' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_60 : Operation 2504 [1/1] (0.00ns)   --->   "%conv_out_addr_146 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_120" [maxpool/max_pool.cpp:29]   --->   Operation 2504 'getelementptr' 'conv_out_addr_146' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_60 : Operation 2505 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_265 = add i13 132, %mul_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 2505 'add' 'add_ln29_265' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 2506 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_266 = add i13 %zext_ln13, %add_ln29_265" [maxpool/max_pool.cpp:29]   --->   Operation 2506 'add' 'add_ln29_266' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 2507 [1/1] (0.00ns)   --->   "%sext_ln29_122 = sext i13 %add_ln29_266 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2507 'sext' 'sext_ln29_122' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_60 : Operation 2508 [1/1] (0.00ns)   --->   "%conv_out_addr_150 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_122" [maxpool/max_pool.cpp:29]   --->   Operation 2508 'getelementptr' 'conv_out_addr_150' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_60 : Operation 2509 [1/1] (0.00ns)   --->   "%bitcast_ln29_220 = bitcast float %conv_out_load_126 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2509 'bitcast' 'bitcast_ln29_220' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_60 : Operation 2510 [1/1] (0.00ns)   --->   "%tmp_347 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_220, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2510 'partselect' 'tmp_347' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_60 : Operation 2511 [1/1] (0.00ns)   --->   "%trunc_ln29_244 = trunc i32 %bitcast_ln29_220 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2511 'trunc' 'trunc_ln29_244' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_60 : Operation 2512 [1/1] (0.00ns)   --->   "%bitcast_ln29_221 = bitcast float %select_ln29_125 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2512 'bitcast' 'bitcast_ln29_221' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_60 : Operation 2513 [1/1] (0.00ns)   --->   "%tmp_348 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_221, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2513 'partselect' 'tmp_348' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_60 : Operation 2514 [1/1] (0.00ns)   --->   "%trunc_ln29_245 = trunc i32 %bitcast_ln29_221 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2514 'trunc' 'trunc_ln29_245' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_60 : Operation 2515 [1/1] (1.55ns)   --->   "%icmp_ln29_440 = icmp ne i8 %tmp_347, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2515 'icmp' 'icmp_ln29_440' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2516 [1/1] (2.44ns)   --->   "%icmp_ln29_441 = icmp eq i23 %trunc_ln29_244, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2516 'icmp' 'icmp_ln29_441' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2517 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_221)   --->   "%or_ln29_220 = or i1 %icmp_ln29_441, %icmp_ln29_440" [maxpool/max_pool.cpp:29]   --->   Operation 2517 'or' 'or_ln29_220' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2518 [1/1] (1.55ns)   --->   "%icmp_ln29_442 = icmp ne i8 %tmp_348, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2518 'icmp' 'icmp_ln29_442' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2519 [1/1] (2.44ns)   --->   "%icmp_ln29_443 = icmp eq i23 %trunc_ln29_245, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2519 'icmp' 'icmp_ln29_443' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2520 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_221)   --->   "%or_ln29_221 = or i1 %icmp_ln29_443, %icmp_ln29_442" [maxpool/max_pool.cpp:29]   --->   Operation 2520 'or' 'or_ln29_221' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2521 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_221)   --->   "%and_ln29_220 = and i1 %or_ln29_220, %or_ln29_221" [maxpool/max_pool.cpp:29]   --->   Operation 2521 'and' 'and_ln29_220' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2522 [1/2] (5.43ns)   --->   "%tmp_349 = fcmp ogt float %conv_out_load_126, %select_ln29_125" [maxpool/max_pool.cpp:29]   --->   Operation 2522 'fcmp' 'tmp_349' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2523 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_221 = and i1 %and_ln29_220, %tmp_349" [maxpool/max_pool.cpp:29]   --->   Operation 2523 'and' 'and_ln29_221' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2524 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_126 = select i1 %and_ln29_221, float %conv_out_load_126, float %select_ln29_125" [maxpool/max_pool.cpp:29]   --->   Operation 2524 'select' 'select_ln29_126' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 2525 [1/1] (0.00ns)   --->   "%bitcast_ln29_227 = bitcast float %conv_out_load_130 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2525 'bitcast' 'bitcast_ln29_227' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_60 : Operation 2526 [1/1] (0.00ns)   --->   "%tmp_358 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_227, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2526 'partselect' 'tmp_358' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_60 : Operation 2527 [1/1] (0.00ns)   --->   "%trunc_ln29_251 = trunc i32 %bitcast_ln29_227 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2527 'trunc' 'trunc_ln29_251' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_60 : Operation 2528 [1/1] (0.00ns)   --->   "%bitcast_ln29_228 = bitcast float %select_ln29_129 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2528 'bitcast' 'bitcast_ln29_228' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_60 : Operation 2529 [1/1] (0.00ns)   --->   "%tmp_359 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_228, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2529 'partselect' 'tmp_359' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_60 : Operation 2530 [1/1] (0.00ns)   --->   "%trunc_ln29_252 = trunc i32 %bitcast_ln29_228 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2530 'trunc' 'trunc_ln29_252' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_60 : Operation 2531 [1/1] (1.55ns)   --->   "%icmp_ln29_454 = icmp ne i8 %tmp_358, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2531 'icmp' 'icmp_ln29_454' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2532 [1/1] (2.44ns)   --->   "%icmp_ln29_455 = icmp eq i23 %trunc_ln29_251, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2532 'icmp' 'icmp_ln29_455' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_228)   --->   "%or_ln29_227 = or i1 %icmp_ln29_455, %icmp_ln29_454" [maxpool/max_pool.cpp:29]   --->   Operation 2533 'or' 'or_ln29_227' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2534 [1/1] (1.55ns)   --->   "%icmp_ln29_456 = icmp ne i8 %tmp_359, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2534 'icmp' 'icmp_ln29_456' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2535 [1/1] (2.44ns)   --->   "%icmp_ln29_457 = icmp eq i23 %trunc_ln29_252, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2535 'icmp' 'icmp_ln29_457' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2536 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_228)   --->   "%or_ln29_228 = or i1 %icmp_ln29_457, %icmp_ln29_456" [maxpool/max_pool.cpp:29]   --->   Operation 2536 'or' 'or_ln29_228' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2537 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_228)   --->   "%and_ln29_227 = and i1 %or_ln29_227, %or_ln29_228" [maxpool/max_pool.cpp:29]   --->   Operation 2537 'and' 'and_ln29_227' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2538 [1/2] (5.43ns)   --->   "%tmp_360 = fcmp ogt float %conv_out_load_130, %select_ln29_129" [maxpool/max_pool.cpp:29]   --->   Operation 2538 'fcmp' 'tmp_360' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2539 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_228 = and i1 %and_ln29_227, %tmp_360" [maxpool/max_pool.cpp:29]   --->   Operation 2539 'and' 'and_ln29_228' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2540 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_130 = select i1 %and_ln29_228, float %conv_out_load_130, float %select_ln29_129" [maxpool/max_pool.cpp:29]   --->   Operation 2540 'select' 'select_ln29_130' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 2541 [2/2] (5.43ns)   --->   "%tmp_371 = fcmp ogt float %conv_out_load_134, %select_ln29_133" [maxpool/max_pool.cpp:29]   --->   Operation 2541 'fcmp' 'tmp_371' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2542 [1/2] (3.25ns)   --->   "%conv_out_load_138 = load float* %conv_out_addr_138, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2542 'load' 'conv_out_load_138' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_60 : Operation 2543 [2/2] (5.43ns)   --->   "%tmp_382 = fcmp ogt float %conv_out_load_138, %select_ln29_137" [maxpool/max_pool.cpp:29]   --->   Operation 2543 'fcmp' 'tmp_382' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2544 [1/2] (3.25ns)   --->   "%conv_out_load_142 = load float* %conv_out_addr_142, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2544 'load' 'conv_out_load_142' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_60 : Operation 2545 [2/2] (3.25ns)   --->   "%conv_out_load_146 = load float* %conv_out_addr_146, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2545 'load' 'conv_out_load_146' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_60 : Operation 2546 [2/2] (3.25ns)   --->   "%conv_out_load_150 = load float* %conv_out_addr_150, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2546 'load' 'conv_out_load_150' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 61 <SV = 60> <Delay = 8.68>
ST_61 : Operation 2547 [1/1] (0.00ns)   --->   "%or_ln29_283 = or i10 %mul_ln29_2, 1" [maxpool/max_pool.cpp:29]   --->   Operation 2547 'or' 'or_ln29_283' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2548 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %or_ln29_283, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 2548 'bitconcatenate' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2549 [1/1] (0.00ns)   --->   "%tmp_447 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %or_ln29_283, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 2549 'bitconcatenate' 'tmp_447' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2550 [1/1] (0.00ns)   --->   "%zext_ln29_16 = zext i11 %tmp_447 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 2550 'zext' 'zext_ln29_16' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_3 = sub i13 %p_shl_cast, %zext_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 2551 'sub' 'sub_ln29_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 2552 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_42 = add i13 %zext_ln13, %sub_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 2552 'add' 'add_ln29_42' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 2553 [1/1] (0.00ns)   --->   "%zext_ln29_17 = zext i13 %add_ln29_42 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2553 'zext' 'zext_ln29_17' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2554 [1/1] (0.00ns)   --->   "%conv_out_addr_3 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_17" [maxpool/max_pool.cpp:29]   --->   Operation 2554 'getelementptr' 'conv_out_addr_3' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2555 [2/2] (3.25ns)   --->   "%conv_out_load_3 = load float* %conv_out_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2555 'load' 'conv_out_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_61 : Operation 2556 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_269 = add i13 144, %mul_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 2556 'add' 'add_ln29_269' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 2557 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_270 = add i13 %zext_ln13, %add_ln29_269" [maxpool/max_pool.cpp:29]   --->   Operation 2557 'add' 'add_ln29_270' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 2558 [1/1] (0.00ns)   --->   "%sext_ln29_124 = sext i13 %add_ln29_270 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2558 'sext' 'sext_ln29_124' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_61 : Operation 2559 [1/1] (0.00ns)   --->   "%conv_out_addr_154 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_124" [maxpool/max_pool.cpp:29]   --->   Operation 2559 'getelementptr' 'conv_out_addr_154' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_61 : Operation 2560 [1/1] (0.00ns)   --->   "%bitcast_ln29_234 = bitcast float %conv_out_load_134 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2560 'bitcast' 'bitcast_ln29_234' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_61 : Operation 2561 [1/1] (0.00ns)   --->   "%tmp_369 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_234, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2561 'partselect' 'tmp_369' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_61 : Operation 2562 [1/1] (0.00ns)   --->   "%trunc_ln29_258 = trunc i32 %bitcast_ln29_234 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2562 'trunc' 'trunc_ln29_258' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_61 : Operation 2563 [1/1] (0.00ns)   --->   "%bitcast_ln29_235 = bitcast float %select_ln29_133 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2563 'bitcast' 'bitcast_ln29_235' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_61 : Operation 2564 [1/1] (0.00ns)   --->   "%tmp_370 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_235, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2564 'partselect' 'tmp_370' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_61 : Operation 2565 [1/1] (0.00ns)   --->   "%trunc_ln29_259 = trunc i32 %bitcast_ln29_235 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2565 'trunc' 'trunc_ln29_259' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_61 : Operation 2566 [1/1] (1.55ns)   --->   "%icmp_ln29_468 = icmp ne i8 %tmp_369, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2566 'icmp' 'icmp_ln29_468' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2567 [1/1] (2.44ns)   --->   "%icmp_ln29_469 = icmp eq i23 %trunc_ln29_258, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2567 'icmp' 'icmp_ln29_469' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2568 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_235)   --->   "%or_ln29_234 = or i1 %icmp_ln29_469, %icmp_ln29_468" [maxpool/max_pool.cpp:29]   --->   Operation 2568 'or' 'or_ln29_234' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2569 [1/1] (1.55ns)   --->   "%icmp_ln29_470 = icmp ne i8 %tmp_370, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2569 'icmp' 'icmp_ln29_470' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2570 [1/1] (2.44ns)   --->   "%icmp_ln29_471 = icmp eq i23 %trunc_ln29_259, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2570 'icmp' 'icmp_ln29_471' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2571 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_235)   --->   "%or_ln29_235 = or i1 %icmp_ln29_471, %icmp_ln29_470" [maxpool/max_pool.cpp:29]   --->   Operation 2571 'or' 'or_ln29_235' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2572 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_235)   --->   "%and_ln29_234 = and i1 %or_ln29_234, %or_ln29_235" [maxpool/max_pool.cpp:29]   --->   Operation 2572 'and' 'and_ln29_234' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2573 [1/2] (5.43ns)   --->   "%tmp_371 = fcmp ogt float %conv_out_load_134, %select_ln29_133" [maxpool/max_pool.cpp:29]   --->   Operation 2573 'fcmp' 'tmp_371' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2574 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_235 = and i1 %and_ln29_234, %tmp_371" [maxpool/max_pool.cpp:29]   --->   Operation 2574 'and' 'and_ln29_235' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2575 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_134 = select i1 %and_ln29_235, float %conv_out_load_134, float %select_ln29_133" [maxpool/max_pool.cpp:29]   --->   Operation 2575 'select' 'select_ln29_134' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 2576 [1/1] (0.00ns)   --->   "%bitcast_ln29_241 = bitcast float %conv_out_load_138 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2576 'bitcast' 'bitcast_ln29_241' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_61 : Operation 2577 [1/1] (0.00ns)   --->   "%tmp_380 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_241, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2577 'partselect' 'tmp_380' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_61 : Operation 2578 [1/1] (0.00ns)   --->   "%trunc_ln29_265 = trunc i32 %bitcast_ln29_241 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2578 'trunc' 'trunc_ln29_265' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_61 : Operation 2579 [1/1] (0.00ns)   --->   "%bitcast_ln29_242 = bitcast float %select_ln29_137 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2579 'bitcast' 'bitcast_ln29_242' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_61 : Operation 2580 [1/1] (0.00ns)   --->   "%tmp_381 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_242, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2580 'partselect' 'tmp_381' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_61 : Operation 2581 [1/1] (0.00ns)   --->   "%trunc_ln29_266 = trunc i32 %bitcast_ln29_242 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2581 'trunc' 'trunc_ln29_266' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_61 : Operation 2582 [1/1] (1.55ns)   --->   "%icmp_ln29_482 = icmp ne i8 %tmp_380, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2582 'icmp' 'icmp_ln29_482' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2583 [1/1] (2.44ns)   --->   "%icmp_ln29_483 = icmp eq i23 %trunc_ln29_265, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2583 'icmp' 'icmp_ln29_483' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2584 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_242)   --->   "%or_ln29_241 = or i1 %icmp_ln29_483, %icmp_ln29_482" [maxpool/max_pool.cpp:29]   --->   Operation 2584 'or' 'or_ln29_241' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2585 [1/1] (1.55ns)   --->   "%icmp_ln29_484 = icmp ne i8 %tmp_381, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2585 'icmp' 'icmp_ln29_484' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2586 [1/1] (2.44ns)   --->   "%icmp_ln29_485 = icmp eq i23 %trunc_ln29_266, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2586 'icmp' 'icmp_ln29_485' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2587 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_242)   --->   "%or_ln29_242 = or i1 %icmp_ln29_485, %icmp_ln29_484" [maxpool/max_pool.cpp:29]   --->   Operation 2587 'or' 'or_ln29_242' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2588 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_242)   --->   "%and_ln29_241 = and i1 %or_ln29_241, %or_ln29_242" [maxpool/max_pool.cpp:29]   --->   Operation 2588 'and' 'and_ln29_241' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2589 [1/2] (5.43ns)   --->   "%tmp_382 = fcmp ogt float %conv_out_load_138, %select_ln29_137" [maxpool/max_pool.cpp:29]   --->   Operation 2589 'fcmp' 'tmp_382' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2590 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_242 = and i1 %and_ln29_241, %tmp_382" [maxpool/max_pool.cpp:29]   --->   Operation 2590 'and' 'and_ln29_242' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2591 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_138 = select i1 %and_ln29_242, float %conv_out_load_138, float %select_ln29_137" [maxpool/max_pool.cpp:29]   --->   Operation 2591 'select' 'select_ln29_138' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 2592 [2/2] (5.43ns)   --->   "%tmp_393 = fcmp ogt float %conv_out_load_142, %select_ln29_141" [maxpool/max_pool.cpp:29]   --->   Operation 2592 'fcmp' 'tmp_393' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2593 [1/2] (3.25ns)   --->   "%conv_out_load_146 = load float* %conv_out_addr_146, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2593 'load' 'conv_out_load_146' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_61 : Operation 2594 [2/2] (5.43ns)   --->   "%tmp_404 = fcmp ogt float %conv_out_load_146, %select_ln29_145" [maxpool/max_pool.cpp:29]   --->   Operation 2594 'fcmp' 'tmp_404' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2595 [1/2] (3.25ns)   --->   "%conv_out_load_150 = load float* %conv_out_addr_150, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2595 'load' 'conv_out_load_150' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_61 : Operation 2596 [2/2] (3.25ns)   --->   "%conv_out_load_154 = load float* %conv_out_addr_154, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2596 'load' 'conv_out_load_154' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 62 <SV = 61> <Delay = 8.68>
ST_62 : Operation 2597 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_45 = add i13 18, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 2597 'add' 'add_ln29_45' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 2598 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_46 = add i13 %zext_ln13, %add_ln29_45" [maxpool/max_pool.cpp:29]   --->   Operation 2598 'add' 'add_ln29_46' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 2599 [1/1] (0.00ns)   --->   "%sext_ln29_19 = sext i13 %add_ln29_46 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2599 'sext' 'sext_ln29_19' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2600 [1/1] (0.00ns)   --->   "%conv_out_addr_7 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_19" [maxpool/max_pool.cpp:29]   --->   Operation 2600 'getelementptr' 'conv_out_addr_7' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2601 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_49 = add i13 30, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 2601 'add' 'add_ln29_49' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 2602 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_50 = add i13 %zext_ln13, %add_ln29_49" [maxpool/max_pool.cpp:29]   --->   Operation 2602 'add' 'add_ln29_50' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 2603 [1/1] (0.00ns)   --->   "%sext_ln29_21 = sext i13 %add_ln29_50 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2603 'sext' 'sext_ln29_21' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2604 [1/1] (0.00ns)   --->   "%conv_out_addr_11 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_21" [maxpool/max_pool.cpp:29]   --->   Operation 2604 'getelementptr' 'conv_out_addr_11' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2605 [1/2] (3.25ns)   --->   "%conv_out_load_3 = load float* %conv_out_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2605 'load' 'conv_out_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_62 : Operation 2606 [2/2] (3.25ns)   --->   "%conv_out_load_7 = load float* %conv_out_addr_7, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2606 'load' 'conv_out_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_62 : Operation 2607 [2/2] (3.25ns)   --->   "%conv_out_load_11 = load float* %conv_out_addr_11, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2607 'load' 'conv_out_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_62 : Operation 2608 [1/1] (0.00ns)   --->   "%bitcast_ln29_248 = bitcast float %conv_out_load_142 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2608 'bitcast' 'bitcast_ln29_248' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_62 : Operation 2609 [1/1] (0.00ns)   --->   "%tmp_391 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_248, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2609 'partselect' 'tmp_391' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_62 : Operation 2610 [1/1] (0.00ns)   --->   "%trunc_ln29_272 = trunc i32 %bitcast_ln29_248 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2610 'trunc' 'trunc_ln29_272' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_62 : Operation 2611 [1/1] (0.00ns)   --->   "%bitcast_ln29_249 = bitcast float %select_ln29_141 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2611 'bitcast' 'bitcast_ln29_249' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_62 : Operation 2612 [1/1] (0.00ns)   --->   "%tmp_392 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_249, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2612 'partselect' 'tmp_392' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_62 : Operation 2613 [1/1] (0.00ns)   --->   "%trunc_ln29_273 = trunc i32 %bitcast_ln29_249 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2613 'trunc' 'trunc_ln29_273' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_62 : Operation 2614 [1/1] (1.55ns)   --->   "%icmp_ln29_496 = icmp ne i8 %tmp_391, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2614 'icmp' 'icmp_ln29_496' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2615 [1/1] (2.44ns)   --->   "%icmp_ln29_497 = icmp eq i23 %trunc_ln29_272, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2615 'icmp' 'icmp_ln29_497' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2616 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_249)   --->   "%or_ln29_248 = or i1 %icmp_ln29_497, %icmp_ln29_496" [maxpool/max_pool.cpp:29]   --->   Operation 2616 'or' 'or_ln29_248' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2617 [1/1] (1.55ns)   --->   "%icmp_ln29_498 = icmp ne i8 %tmp_392, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2617 'icmp' 'icmp_ln29_498' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2618 [1/1] (2.44ns)   --->   "%icmp_ln29_499 = icmp eq i23 %trunc_ln29_273, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2618 'icmp' 'icmp_ln29_499' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2619 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_249)   --->   "%or_ln29_249 = or i1 %icmp_ln29_499, %icmp_ln29_498" [maxpool/max_pool.cpp:29]   --->   Operation 2619 'or' 'or_ln29_249' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2620 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_249)   --->   "%and_ln29_248 = and i1 %or_ln29_248, %or_ln29_249" [maxpool/max_pool.cpp:29]   --->   Operation 2620 'and' 'and_ln29_248' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2621 [1/2] (5.43ns)   --->   "%tmp_393 = fcmp ogt float %conv_out_load_142, %select_ln29_141" [maxpool/max_pool.cpp:29]   --->   Operation 2621 'fcmp' 'tmp_393' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2622 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_249 = and i1 %and_ln29_248, %tmp_393" [maxpool/max_pool.cpp:29]   --->   Operation 2622 'and' 'and_ln29_249' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2623 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_142 = select i1 %and_ln29_249, float %conv_out_load_142, float %select_ln29_141" [maxpool/max_pool.cpp:29]   --->   Operation 2623 'select' 'select_ln29_142' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 2624 [1/1] (0.00ns)   --->   "%bitcast_ln29_255 = bitcast float %conv_out_load_146 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2624 'bitcast' 'bitcast_ln29_255' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_62 : Operation 2625 [1/1] (0.00ns)   --->   "%tmp_402 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_255, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2625 'partselect' 'tmp_402' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_62 : Operation 2626 [1/1] (0.00ns)   --->   "%trunc_ln29_279 = trunc i32 %bitcast_ln29_255 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2626 'trunc' 'trunc_ln29_279' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_62 : Operation 2627 [1/1] (0.00ns)   --->   "%bitcast_ln29_256 = bitcast float %select_ln29_145 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2627 'bitcast' 'bitcast_ln29_256' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_62 : Operation 2628 [1/1] (0.00ns)   --->   "%tmp_403 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_256, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2628 'partselect' 'tmp_403' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_62 : Operation 2629 [1/1] (0.00ns)   --->   "%trunc_ln29_280 = trunc i32 %bitcast_ln29_256 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2629 'trunc' 'trunc_ln29_280' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_62 : Operation 2630 [1/1] (1.55ns)   --->   "%icmp_ln29_510 = icmp ne i8 %tmp_402, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2630 'icmp' 'icmp_ln29_510' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2631 [1/1] (2.44ns)   --->   "%icmp_ln29_511 = icmp eq i23 %trunc_ln29_279, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2631 'icmp' 'icmp_ln29_511' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2632 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_256)   --->   "%or_ln29_255 = or i1 %icmp_ln29_511, %icmp_ln29_510" [maxpool/max_pool.cpp:29]   --->   Operation 2632 'or' 'or_ln29_255' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2633 [1/1] (1.55ns)   --->   "%icmp_ln29_512 = icmp ne i8 %tmp_403, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2633 'icmp' 'icmp_ln29_512' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2634 [1/1] (2.44ns)   --->   "%icmp_ln29_513 = icmp eq i23 %trunc_ln29_280, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2634 'icmp' 'icmp_ln29_513' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2635 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_256)   --->   "%or_ln29_256 = or i1 %icmp_ln29_513, %icmp_ln29_512" [maxpool/max_pool.cpp:29]   --->   Operation 2635 'or' 'or_ln29_256' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2636 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_256)   --->   "%and_ln29_255 = and i1 %or_ln29_255, %or_ln29_256" [maxpool/max_pool.cpp:29]   --->   Operation 2636 'and' 'and_ln29_255' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2637 [1/2] (5.43ns)   --->   "%tmp_404 = fcmp ogt float %conv_out_load_146, %select_ln29_145" [maxpool/max_pool.cpp:29]   --->   Operation 2637 'fcmp' 'tmp_404' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2638 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_256 = and i1 %and_ln29_255, %tmp_404" [maxpool/max_pool.cpp:29]   --->   Operation 2638 'and' 'and_ln29_256' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2639 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_146 = select i1 %and_ln29_256, float %conv_out_load_146, float %select_ln29_145" [maxpool/max_pool.cpp:29]   --->   Operation 2639 'select' 'select_ln29_146' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 2640 [2/2] (5.43ns)   --->   "%tmp_415 = fcmp ogt float %conv_out_load_150, %select_ln29_149" [maxpool/max_pool.cpp:29]   --->   Operation 2640 'fcmp' 'tmp_415' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2641 [1/2] (3.25ns)   --->   "%conv_out_load_154 = load float* %conv_out_addr_154, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2641 'load' 'conv_out_load_154' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_62 : Operation 2642 [2/2] (5.43ns)   --->   "%tmp_426 = fcmp ogt float %conv_out_load_154, %select_ln29_153" [maxpool/max_pool.cpp:29]   --->   Operation 2642 'fcmp' 'tmp_426' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 8.68>
ST_63 : Operation 2643 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_53 = add i13 42, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 2643 'add' 'add_ln29_53' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 2644 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_54 = add i13 %zext_ln13, %add_ln29_53" [maxpool/max_pool.cpp:29]   --->   Operation 2644 'add' 'add_ln29_54' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 2645 [1/1] (0.00ns)   --->   "%sext_ln29_23 = sext i13 %add_ln29_54 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2645 'sext' 'sext_ln29_23' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2646 [1/1] (0.00ns)   --->   "%conv_out_addr_15 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_23" [maxpool/max_pool.cpp:29]   --->   Operation 2646 'getelementptr' 'conv_out_addr_15' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2647 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_57 = add i13 54, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 2647 'add' 'add_ln29_57' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 2648 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_58 = add i13 %zext_ln13, %add_ln29_57" [maxpool/max_pool.cpp:29]   --->   Operation 2648 'add' 'add_ln29_58' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 2649 [1/1] (0.00ns)   --->   "%sext_ln29_25 = sext i13 %add_ln29_58 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2649 'sext' 'sext_ln29_25' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2650 [1/1] (0.00ns)   --->   "%conv_out_addr_19 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_25" [maxpool/max_pool.cpp:29]   --->   Operation 2650 'getelementptr' 'conv_out_addr_19' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2651 [2/2] (5.43ns)   --->   "%tmp_11 = fcmp ogt float %conv_out_load_3, %select_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 2651 'fcmp' 'tmp_11' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2652 [1/2] (3.25ns)   --->   "%conv_out_load_7 = load float* %conv_out_addr_7, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2652 'load' 'conv_out_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_63 : Operation 2653 [2/2] (5.43ns)   --->   "%tmp_22 = fcmp ogt float %conv_out_load_7, %select_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 2653 'fcmp' 'tmp_22' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2654 [1/2] (3.25ns)   --->   "%conv_out_load_11 = load float* %conv_out_addr_11, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2654 'load' 'conv_out_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_63 : Operation 2655 [2/2] (3.25ns)   --->   "%conv_out_load_15 = load float* %conv_out_addr_15, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2655 'load' 'conv_out_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_63 : Operation 2656 [2/2] (3.25ns)   --->   "%conv_out_load_19 = load float* %conv_out_addr_19, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2656 'load' 'conv_out_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_63 : Operation 2657 [1/1] (0.00ns)   --->   "%bitcast_ln29_262 = bitcast float %conv_out_load_150 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2657 'bitcast' 'bitcast_ln29_262' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_63 : Operation 2658 [1/1] (0.00ns)   --->   "%tmp_413 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_262, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2658 'partselect' 'tmp_413' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_63 : Operation 2659 [1/1] (0.00ns)   --->   "%trunc_ln29_286 = trunc i32 %bitcast_ln29_262 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2659 'trunc' 'trunc_ln29_286' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_63 : Operation 2660 [1/1] (0.00ns)   --->   "%bitcast_ln29_263 = bitcast float %select_ln29_149 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2660 'bitcast' 'bitcast_ln29_263' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_63 : Operation 2661 [1/1] (0.00ns)   --->   "%tmp_414 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_263, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2661 'partselect' 'tmp_414' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_63 : Operation 2662 [1/1] (0.00ns)   --->   "%trunc_ln29_287 = trunc i32 %bitcast_ln29_263 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2662 'trunc' 'trunc_ln29_287' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_63 : Operation 2663 [1/1] (1.55ns)   --->   "%icmp_ln29_524 = icmp ne i8 %tmp_413, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2663 'icmp' 'icmp_ln29_524' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2664 [1/1] (2.44ns)   --->   "%icmp_ln29_525 = icmp eq i23 %trunc_ln29_286, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2664 'icmp' 'icmp_ln29_525' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2665 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_263)   --->   "%or_ln29_262 = or i1 %icmp_ln29_525, %icmp_ln29_524" [maxpool/max_pool.cpp:29]   --->   Operation 2665 'or' 'or_ln29_262' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2666 [1/1] (1.55ns)   --->   "%icmp_ln29_526 = icmp ne i8 %tmp_414, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2666 'icmp' 'icmp_ln29_526' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2667 [1/1] (2.44ns)   --->   "%icmp_ln29_527 = icmp eq i23 %trunc_ln29_287, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2667 'icmp' 'icmp_ln29_527' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2668 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_263)   --->   "%or_ln29_263 = or i1 %icmp_ln29_527, %icmp_ln29_526" [maxpool/max_pool.cpp:29]   --->   Operation 2668 'or' 'or_ln29_263' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2669 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_263)   --->   "%and_ln29_262 = and i1 %or_ln29_262, %or_ln29_263" [maxpool/max_pool.cpp:29]   --->   Operation 2669 'and' 'and_ln29_262' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2670 [1/2] (5.43ns)   --->   "%tmp_415 = fcmp ogt float %conv_out_load_150, %select_ln29_149" [maxpool/max_pool.cpp:29]   --->   Operation 2670 'fcmp' 'tmp_415' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2671 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_263 = and i1 %and_ln29_262, %tmp_415" [maxpool/max_pool.cpp:29]   --->   Operation 2671 'and' 'and_ln29_263' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2672 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_150 = select i1 %and_ln29_263, float %conv_out_load_150, float %select_ln29_149" [maxpool/max_pool.cpp:29]   --->   Operation 2672 'select' 'select_ln29_150' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 2673 [1/1] (0.00ns)   --->   "%bitcast_ln29_269 = bitcast float %conv_out_load_154 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2673 'bitcast' 'bitcast_ln29_269' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_63 : Operation 2674 [1/1] (0.00ns)   --->   "%tmp_424 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_269, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2674 'partselect' 'tmp_424' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_63 : Operation 2675 [1/1] (0.00ns)   --->   "%trunc_ln29_293 = trunc i32 %bitcast_ln29_269 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2675 'trunc' 'trunc_ln29_293' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_63 : Operation 2676 [1/1] (0.00ns)   --->   "%bitcast_ln29_270 = bitcast float %select_ln29_153 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2676 'bitcast' 'bitcast_ln29_270' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_63 : Operation 2677 [1/1] (0.00ns)   --->   "%tmp_425 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_270, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2677 'partselect' 'tmp_425' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_63 : Operation 2678 [1/1] (0.00ns)   --->   "%trunc_ln29_294 = trunc i32 %bitcast_ln29_270 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2678 'trunc' 'trunc_ln29_294' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_63 : Operation 2679 [1/1] (1.55ns)   --->   "%icmp_ln29_538 = icmp ne i8 %tmp_424, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2679 'icmp' 'icmp_ln29_538' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2680 [1/1] (2.44ns)   --->   "%icmp_ln29_539 = icmp eq i23 %trunc_ln29_293, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2680 'icmp' 'icmp_ln29_539' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2681 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_270)   --->   "%or_ln29_269 = or i1 %icmp_ln29_539, %icmp_ln29_538" [maxpool/max_pool.cpp:29]   --->   Operation 2681 'or' 'or_ln29_269' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2682 [1/1] (1.55ns)   --->   "%icmp_ln29_540 = icmp ne i8 %tmp_425, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2682 'icmp' 'icmp_ln29_540' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2683 [1/1] (2.44ns)   --->   "%icmp_ln29_541 = icmp eq i23 %trunc_ln29_294, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2683 'icmp' 'icmp_ln29_541' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2684 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_270)   --->   "%or_ln29_270 = or i1 %icmp_ln29_541, %icmp_ln29_540" [maxpool/max_pool.cpp:29]   --->   Operation 2684 'or' 'or_ln29_270' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2685 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_270)   --->   "%and_ln29_269 = and i1 %or_ln29_269, %or_ln29_270" [maxpool/max_pool.cpp:29]   --->   Operation 2685 'and' 'and_ln29_269' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2686 [1/2] (5.43ns)   --->   "%tmp_426 = fcmp ogt float %conv_out_load_154, %select_ln29_153" [maxpool/max_pool.cpp:29]   --->   Operation 2686 'fcmp' 'tmp_426' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2687 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_270 = and i1 %and_ln29_269, %tmp_426" [maxpool/max_pool.cpp:29]   --->   Operation 2687 'and' 'and_ln29_270' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2688 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_154 = select i1 %and_ln29_270, float %conv_out_load_154, float %select_ln29_153" [maxpool/max_pool.cpp:29]   --->   Operation 2688 'select' 'select_ln29_154' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 64 <SV = 63> <Delay = 10.3>
ST_64 : Operation 2689 [1/1] (1.63ns)   --->   "%add_ln36 = add i11 %zext_ln13_1, %mul_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 2689 'add' 'add_ln36' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2690 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i11 %add_ln36 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 2690 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2691 [1/1] (0.00ns)   --->   "%max_pool_out_addr = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 2691 'getelementptr' 'max_pool_out_addr' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2692 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_1 = add i11 6, %mul_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 2692 'add' 'add_ln36_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 2693 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_2 = add i11 %zext_ln13_1, %add_ln36_1" [maxpool/max_pool.cpp:36]   --->   Operation 2693 'add' 'add_ln36_2' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 2694 [1/1] (0.00ns)   --->   "%sext_ln36_1 = sext i11 %add_ln36_2 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 2694 'sext' 'sext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2695 [1/1] (0.00ns)   --->   "%max_pool_out_addr_1 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_1" [maxpool/max_pool.cpp:36]   --->   Operation 2695 'getelementptr' 'max_pool_out_addr_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2696 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_61 = add i13 66, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 2696 'add' 'add_ln29_61' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 2697 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_62 = add i13 %zext_ln13, %add_ln29_61" [maxpool/max_pool.cpp:29]   --->   Operation 2697 'add' 'add_ln29_62' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 2698 [1/1] (0.00ns)   --->   "%sext_ln29_27 = sext i13 %add_ln29_62 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2698 'sext' 'sext_ln29_27' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2699 [1/1] (0.00ns)   --->   "%conv_out_addr_23 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_27" [maxpool/max_pool.cpp:29]   --->   Operation 2699 'getelementptr' 'conv_out_addr_23' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2700 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_65 = add i13 78, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 2700 'add' 'add_ln29_65' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 2701 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_66 = add i13 %zext_ln13, %add_ln29_65" [maxpool/max_pool.cpp:29]   --->   Operation 2701 'add' 'add_ln29_66' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 2702 [1/1] (0.00ns)   --->   "%sext_ln29_29 = sext i13 %add_ln29_66 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2702 'sext' 'sext_ln29_29' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2703 [1/1] (0.00ns)   --->   "%conv_out_addr_27 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_29" [maxpool/max_pool.cpp:29]   --->   Operation 2703 'getelementptr' 'conv_out_addr_27' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2704 [1/1] (0.00ns)   --->   "%bitcast_ln29_5 = bitcast float %conv_out_load_3 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2704 'bitcast' 'bitcast_ln29_5' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2705 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_5, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2705 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2706 [1/1] (0.00ns)   --->   "%trunc_ln29_13 = trunc i32 %bitcast_ln29_5 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2706 'trunc' 'trunc_ln29_13' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2707 [1/1] (0.00ns)   --->   "%bitcast_ln29_6 = bitcast float %select_ln29_2 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2707 'bitcast' 'bitcast_ln29_6' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2708 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_6, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2708 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2709 [1/1] (0.00ns)   --->   "%trunc_ln29_14 = trunc i32 %bitcast_ln29_6 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2709 'trunc' 'trunc_ln29_14' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2710 [1/1] (1.55ns)   --->   "%icmp_ln29_10 = icmp ne i8 %tmp_s, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2710 'icmp' 'icmp_ln29_10' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2711 [1/1] (2.44ns)   --->   "%icmp_ln29_11 = icmp eq i23 %trunc_ln29_13, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2711 'icmp' 'icmp_ln29_11' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2712 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%or_ln29_5 = or i1 %icmp_ln29_11, %icmp_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 2712 'or' 'or_ln29_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2713 [1/1] (1.55ns)   --->   "%icmp_ln29_12 = icmp ne i8 %tmp_10, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2713 'icmp' 'icmp_ln29_12' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2714 [1/1] (2.44ns)   --->   "%icmp_ln29_13 = icmp eq i23 %trunc_ln29_14, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2714 'icmp' 'icmp_ln29_13' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2715 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%or_ln29_6 = or i1 %icmp_ln29_13, %icmp_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 2715 'or' 'or_ln29_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2716 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%and_ln29_5 = and i1 %or_ln29_5, %or_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 2716 'and' 'and_ln29_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2717 [1/2] (5.43ns)   --->   "%tmp_11 = fcmp ogt float %conv_out_load_3, %select_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 2717 'fcmp' 'tmp_11' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2718 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_6 = and i1 %and_ln29_5, %tmp_11" [maxpool/max_pool.cpp:29]   --->   Operation 2718 'and' 'and_ln29_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2719 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_3 = select i1 %and_ln29_6, float %conv_out_load_3, float %select_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 2719 'select' 'select_ln29_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 2720 [1/1] (3.25ns)   --->   "store float %select_ln29_3, float* %max_pool_out_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 2720 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_64 : Operation 2721 [1/1] (0.00ns)   --->   "%bitcast_ln29_12 = bitcast float %conv_out_load_7 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2721 'bitcast' 'bitcast_ln29_12' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2722 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_12, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2722 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2723 [1/1] (0.00ns)   --->   "%trunc_ln29_20 = trunc i32 %bitcast_ln29_12 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2723 'trunc' 'trunc_ln29_20' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2724 [1/1] (0.00ns)   --->   "%bitcast_ln29_13 = bitcast float %select_ln29_6 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2724 'bitcast' 'bitcast_ln29_13' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2725 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_13, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2725 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2726 [1/1] (0.00ns)   --->   "%trunc_ln29_21 = trunc i32 %bitcast_ln29_13 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2726 'trunc' 'trunc_ln29_21' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2727 [1/1] (1.55ns)   --->   "%icmp_ln29_24 = icmp ne i8 %tmp_20, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2727 'icmp' 'icmp_ln29_24' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2728 [1/1] (2.44ns)   --->   "%icmp_ln29_25 = icmp eq i23 %trunc_ln29_20, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2728 'icmp' 'icmp_ln29_25' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2729 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%or_ln29_12 = or i1 %icmp_ln29_25, %icmp_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 2729 'or' 'or_ln29_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2730 [1/1] (1.55ns)   --->   "%icmp_ln29_26 = icmp ne i8 %tmp_21, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2730 'icmp' 'icmp_ln29_26' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2731 [1/1] (2.44ns)   --->   "%icmp_ln29_27 = icmp eq i23 %trunc_ln29_21, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2731 'icmp' 'icmp_ln29_27' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2732 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%or_ln29_13 = or i1 %icmp_ln29_27, %icmp_ln29_26" [maxpool/max_pool.cpp:29]   --->   Operation 2732 'or' 'or_ln29_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2733 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%and_ln29_12 = and i1 %or_ln29_12, %or_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 2733 'and' 'and_ln29_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2734 [1/2] (5.43ns)   --->   "%tmp_22 = fcmp ogt float %conv_out_load_7, %select_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 2734 'fcmp' 'tmp_22' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2735 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_13 = and i1 %and_ln29_12, %tmp_22" [maxpool/max_pool.cpp:29]   --->   Operation 2735 'and' 'and_ln29_13' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2736 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_7 = select i1 %and_ln29_13, float %conv_out_load_7, float %select_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 2736 'select' 'select_ln29_7' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 2737 [1/1] (3.25ns)   --->   "store float %select_ln29_7, float* %max_pool_out_addr_1, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 2737 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_64 : Operation 2738 [2/2] (5.43ns)   --->   "%tmp_33 = fcmp ogt float %conv_out_load_11, %select_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 2738 'fcmp' 'tmp_33' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2739 [1/2] (3.25ns)   --->   "%conv_out_load_15 = load float* %conv_out_addr_15, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2739 'load' 'conv_out_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_64 : Operation 2740 [2/2] (5.43ns)   --->   "%tmp_44 = fcmp ogt float %conv_out_load_15, %select_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 2740 'fcmp' 'tmp_44' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2741 [1/2] (3.25ns)   --->   "%conv_out_load_19 = load float* %conv_out_addr_19, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2741 'load' 'conv_out_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_64 : Operation 2742 [2/2] (3.25ns)   --->   "%conv_out_load_23 = load float* %conv_out_addr_23, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2742 'load' 'conv_out_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_64 : Operation 2743 [2/2] (3.25ns)   --->   "%conv_out_load_27 = load float* %conv_out_addr_27, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2743 'load' 'conv_out_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 65 <SV = 64> <Delay = 10.3>
ST_65 : Operation 2744 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_3 = add i11 12, %mul_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 2744 'add' 'add_ln36_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 2745 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_4 = add i11 %zext_ln13_1, %add_ln36_3" [maxpool/max_pool.cpp:36]   --->   Operation 2745 'add' 'add_ln36_4' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 2746 [1/1] (0.00ns)   --->   "%sext_ln36_2 = sext i11 %add_ln36_4 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 2746 'sext' 'sext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2747 [1/1] (0.00ns)   --->   "%max_pool_out_addr_2 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_2" [maxpool/max_pool.cpp:36]   --->   Operation 2747 'getelementptr' 'max_pool_out_addr_2' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2748 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_5 = add i11 18, %mul_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 2748 'add' 'add_ln36_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 2749 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_6 = add i11 %zext_ln13_1, %add_ln36_5" [maxpool/max_pool.cpp:36]   --->   Operation 2749 'add' 'add_ln36_6' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 2750 [1/1] (0.00ns)   --->   "%sext_ln36_3 = sext i11 %add_ln36_6 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 2750 'sext' 'sext_ln36_3' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2751 [1/1] (0.00ns)   --->   "%max_pool_out_addr_3 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_3" [maxpool/max_pool.cpp:36]   --->   Operation 2751 'getelementptr' 'max_pool_out_addr_3' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2752 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_69 = add i13 90, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 2752 'add' 'add_ln29_69' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 2753 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_70 = add i13 %zext_ln13, %add_ln29_69" [maxpool/max_pool.cpp:29]   --->   Operation 2753 'add' 'add_ln29_70' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 2754 [1/1] (0.00ns)   --->   "%sext_ln29_31 = sext i13 %add_ln29_70 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2754 'sext' 'sext_ln29_31' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2755 [1/1] (0.00ns)   --->   "%conv_out_addr_31 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_31" [maxpool/max_pool.cpp:29]   --->   Operation 2755 'getelementptr' 'conv_out_addr_31' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2756 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_73 = add i13 102, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 2756 'add' 'add_ln29_73' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 2757 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_74 = add i13 %zext_ln13, %add_ln29_73" [maxpool/max_pool.cpp:29]   --->   Operation 2757 'add' 'add_ln29_74' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 2758 [1/1] (0.00ns)   --->   "%sext_ln29_33 = sext i13 %add_ln29_74 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2758 'sext' 'sext_ln29_33' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2759 [1/1] (0.00ns)   --->   "%conv_out_addr_35 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_33" [maxpool/max_pool.cpp:29]   --->   Operation 2759 'getelementptr' 'conv_out_addr_35' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2760 [1/1] (0.00ns)   --->   "%bitcast_ln29_19 = bitcast float %conv_out_load_11 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2760 'bitcast' 'bitcast_ln29_19' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2761 [1/1] (0.00ns)   --->   "%tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_19, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2761 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2762 [1/1] (0.00ns)   --->   "%trunc_ln29_27 = trunc i32 %bitcast_ln29_19 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2762 'trunc' 'trunc_ln29_27' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2763 [1/1] (0.00ns)   --->   "%bitcast_ln29_20 = bitcast float %select_ln29_10 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2763 'bitcast' 'bitcast_ln29_20' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2764 [1/1] (0.00ns)   --->   "%tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_20, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2764 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2765 [1/1] (0.00ns)   --->   "%trunc_ln29_28 = trunc i32 %bitcast_ln29_20 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2765 'trunc' 'trunc_ln29_28' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2766 [1/1] (1.55ns)   --->   "%icmp_ln29_38 = icmp ne i8 %tmp_31, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2766 'icmp' 'icmp_ln29_38' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2767 [1/1] (2.44ns)   --->   "%icmp_ln29_39 = icmp eq i23 %trunc_ln29_27, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2767 'icmp' 'icmp_ln29_39' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2768 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_20)   --->   "%or_ln29_19 = or i1 %icmp_ln29_39, %icmp_ln29_38" [maxpool/max_pool.cpp:29]   --->   Operation 2768 'or' 'or_ln29_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2769 [1/1] (1.55ns)   --->   "%icmp_ln29_40 = icmp ne i8 %tmp_32, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2769 'icmp' 'icmp_ln29_40' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2770 [1/1] (2.44ns)   --->   "%icmp_ln29_41 = icmp eq i23 %trunc_ln29_28, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2770 'icmp' 'icmp_ln29_41' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2771 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_20)   --->   "%or_ln29_20 = or i1 %icmp_ln29_41, %icmp_ln29_40" [maxpool/max_pool.cpp:29]   --->   Operation 2771 'or' 'or_ln29_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2772 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_20)   --->   "%and_ln29_19 = and i1 %or_ln29_19, %or_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 2772 'and' 'and_ln29_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2773 [1/2] (5.43ns)   --->   "%tmp_33 = fcmp ogt float %conv_out_load_11, %select_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 2773 'fcmp' 'tmp_33' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2774 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_20 = and i1 %and_ln29_19, %tmp_33" [maxpool/max_pool.cpp:29]   --->   Operation 2774 'and' 'and_ln29_20' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2775 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_11 = select i1 %and_ln29_20, float %conv_out_load_11, float %select_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 2775 'select' 'select_ln29_11' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 2776 [1/1] (3.25ns)   --->   "store float %select_ln29_11, float* %max_pool_out_addr_2, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 2776 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_65 : Operation 2777 [1/1] (0.00ns)   --->   "%bitcast_ln29_26 = bitcast float %conv_out_load_15 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2777 'bitcast' 'bitcast_ln29_26' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2778 [1/1] (0.00ns)   --->   "%tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_26, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2778 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2779 [1/1] (0.00ns)   --->   "%trunc_ln29_34 = trunc i32 %bitcast_ln29_26 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2779 'trunc' 'trunc_ln29_34' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2780 [1/1] (0.00ns)   --->   "%bitcast_ln29_27 = bitcast float %select_ln29_14 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2780 'bitcast' 'bitcast_ln29_27' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2781 [1/1] (0.00ns)   --->   "%tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_27, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2781 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2782 [1/1] (0.00ns)   --->   "%trunc_ln29_35 = trunc i32 %bitcast_ln29_27 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2782 'trunc' 'trunc_ln29_35' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2783 [1/1] (1.55ns)   --->   "%icmp_ln29_52 = icmp ne i8 %tmp_42, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2783 'icmp' 'icmp_ln29_52' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2784 [1/1] (2.44ns)   --->   "%icmp_ln29_53 = icmp eq i23 %trunc_ln29_34, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2784 'icmp' 'icmp_ln29_53' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2785 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_27)   --->   "%or_ln29_26 = or i1 %icmp_ln29_53, %icmp_ln29_52" [maxpool/max_pool.cpp:29]   --->   Operation 2785 'or' 'or_ln29_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2786 [1/1] (1.55ns)   --->   "%icmp_ln29_54 = icmp ne i8 %tmp_43, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2786 'icmp' 'icmp_ln29_54' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2787 [1/1] (2.44ns)   --->   "%icmp_ln29_55 = icmp eq i23 %trunc_ln29_35, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2787 'icmp' 'icmp_ln29_55' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2788 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_27)   --->   "%or_ln29_27 = or i1 %icmp_ln29_55, %icmp_ln29_54" [maxpool/max_pool.cpp:29]   --->   Operation 2788 'or' 'or_ln29_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2789 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_27)   --->   "%and_ln29_26 = and i1 %or_ln29_26, %or_ln29_27" [maxpool/max_pool.cpp:29]   --->   Operation 2789 'and' 'and_ln29_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2790 [1/2] (5.43ns)   --->   "%tmp_44 = fcmp ogt float %conv_out_load_15, %select_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 2790 'fcmp' 'tmp_44' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2791 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_27 = and i1 %and_ln29_26, %tmp_44" [maxpool/max_pool.cpp:29]   --->   Operation 2791 'and' 'and_ln29_27' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2792 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_15 = select i1 %and_ln29_27, float %conv_out_load_15, float %select_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 2792 'select' 'select_ln29_15' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 2793 [1/1] (3.25ns)   --->   "store float %select_ln29_15, float* %max_pool_out_addr_3, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 2793 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_65 : Operation 2794 [2/2] (5.43ns)   --->   "%tmp_55 = fcmp ogt float %conv_out_load_19, %select_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 2794 'fcmp' 'tmp_55' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2795 [1/2] (3.25ns)   --->   "%conv_out_load_23 = load float* %conv_out_addr_23, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2795 'load' 'conv_out_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_65 : Operation 2796 [2/2] (5.43ns)   --->   "%tmp_66 = fcmp ogt float %conv_out_load_23, %select_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 2796 'fcmp' 'tmp_66' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2797 [1/2] (3.25ns)   --->   "%conv_out_load_27 = load float* %conv_out_addr_27, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2797 'load' 'conv_out_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_65 : Operation 2798 [2/2] (3.25ns)   --->   "%conv_out_load_31 = load float* %conv_out_addr_31, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2798 'load' 'conv_out_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_65 : Operation 2799 [2/2] (3.25ns)   --->   "%conv_out_load_35 = load float* %conv_out_addr_35, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2799 'load' 'conv_out_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 66 <SV = 65> <Delay = 10.3>
ST_66 : Operation 2800 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_7 = add i11 24, %mul_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 2800 'add' 'add_ln36_7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 2801 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_8 = add i11 %zext_ln13_1, %add_ln36_7" [maxpool/max_pool.cpp:36]   --->   Operation 2801 'add' 'add_ln36_8' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 2802 [1/1] (0.00ns)   --->   "%sext_ln36_4 = sext i11 %add_ln36_8 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 2802 'sext' 'sext_ln36_4' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2803 [1/1] (0.00ns)   --->   "%max_pool_out_addr_4 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_4" [maxpool/max_pool.cpp:36]   --->   Operation 2803 'getelementptr' 'max_pool_out_addr_4' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2804 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_9 = add i11 30, %mul_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 2804 'add' 'add_ln36_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 2805 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_10 = add i11 %zext_ln13_1, %add_ln36_9" [maxpool/max_pool.cpp:36]   --->   Operation 2805 'add' 'add_ln36_10' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 2806 [1/1] (0.00ns)   --->   "%sext_ln36_5 = sext i11 %add_ln36_10 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 2806 'sext' 'sext_ln36_5' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2807 [1/1] (0.00ns)   --->   "%max_pool_out_addr_5 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_5" [maxpool/max_pool.cpp:36]   --->   Operation 2807 'getelementptr' 'max_pool_out_addr_5' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2808 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_77 = add i13 114, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 2808 'add' 'add_ln29_77' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 2809 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_78 = add i13 %zext_ln13, %add_ln29_77" [maxpool/max_pool.cpp:29]   --->   Operation 2809 'add' 'add_ln29_78' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 2810 [1/1] (0.00ns)   --->   "%sext_ln29_35 = sext i13 %add_ln29_78 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2810 'sext' 'sext_ln29_35' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2811 [1/1] (0.00ns)   --->   "%conv_out_addr_39 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_35" [maxpool/max_pool.cpp:29]   --->   Operation 2811 'getelementptr' 'conv_out_addr_39' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2812 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_81 = add i13 126, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 2812 'add' 'add_ln29_81' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 2813 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_82 = add i13 %zext_ln13, %add_ln29_81" [maxpool/max_pool.cpp:29]   --->   Operation 2813 'add' 'add_ln29_82' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 2814 [1/1] (0.00ns)   --->   "%sext_ln29_37 = sext i13 %add_ln29_82 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2814 'sext' 'sext_ln29_37' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2815 [1/1] (0.00ns)   --->   "%conv_out_addr_43 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_37" [maxpool/max_pool.cpp:29]   --->   Operation 2815 'getelementptr' 'conv_out_addr_43' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2816 [1/1] (0.00ns)   --->   "%bitcast_ln29_33 = bitcast float %conv_out_load_19 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2816 'bitcast' 'bitcast_ln29_33' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2817 [1/1] (0.00ns)   --->   "%tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_33, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2817 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2818 [1/1] (0.00ns)   --->   "%trunc_ln29_41 = trunc i32 %bitcast_ln29_33 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2818 'trunc' 'trunc_ln29_41' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2819 [1/1] (0.00ns)   --->   "%bitcast_ln29_34 = bitcast float %select_ln29_18 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2819 'bitcast' 'bitcast_ln29_34' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2820 [1/1] (0.00ns)   --->   "%tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_34, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2820 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2821 [1/1] (0.00ns)   --->   "%trunc_ln29_42 = trunc i32 %bitcast_ln29_34 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2821 'trunc' 'trunc_ln29_42' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2822 [1/1] (1.55ns)   --->   "%icmp_ln29_66 = icmp ne i8 %tmp_53, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2822 'icmp' 'icmp_ln29_66' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2823 [1/1] (2.44ns)   --->   "%icmp_ln29_67 = icmp eq i23 %trunc_ln29_41, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2823 'icmp' 'icmp_ln29_67' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2824 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_34)   --->   "%or_ln29_33 = or i1 %icmp_ln29_67, %icmp_ln29_66" [maxpool/max_pool.cpp:29]   --->   Operation 2824 'or' 'or_ln29_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2825 [1/1] (1.55ns)   --->   "%icmp_ln29_68 = icmp ne i8 %tmp_54, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2825 'icmp' 'icmp_ln29_68' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2826 [1/1] (2.44ns)   --->   "%icmp_ln29_69 = icmp eq i23 %trunc_ln29_42, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2826 'icmp' 'icmp_ln29_69' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2827 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_34)   --->   "%or_ln29_34 = or i1 %icmp_ln29_69, %icmp_ln29_68" [maxpool/max_pool.cpp:29]   --->   Operation 2827 'or' 'or_ln29_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2828 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_34)   --->   "%and_ln29_33 = and i1 %or_ln29_33, %or_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 2828 'and' 'and_ln29_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2829 [1/2] (5.43ns)   --->   "%tmp_55 = fcmp ogt float %conv_out_load_19, %select_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 2829 'fcmp' 'tmp_55' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2830 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_34 = and i1 %and_ln29_33, %tmp_55" [maxpool/max_pool.cpp:29]   --->   Operation 2830 'and' 'and_ln29_34' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2831 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_19 = select i1 %and_ln29_34, float %conv_out_load_19, float %select_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 2831 'select' 'select_ln29_19' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 2832 [1/1] (3.25ns)   --->   "store float %select_ln29_19, float* %max_pool_out_addr_4, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 2832 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_66 : Operation 2833 [1/1] (0.00ns)   --->   "%bitcast_ln29_40 = bitcast float %conv_out_load_23 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2833 'bitcast' 'bitcast_ln29_40' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2834 [1/1] (0.00ns)   --->   "%tmp_64 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_40, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2834 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2835 [1/1] (0.00ns)   --->   "%trunc_ln29_48 = trunc i32 %bitcast_ln29_40 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2835 'trunc' 'trunc_ln29_48' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2836 [1/1] (0.00ns)   --->   "%bitcast_ln29_41 = bitcast float %select_ln29_22 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2836 'bitcast' 'bitcast_ln29_41' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2837 [1/1] (0.00ns)   --->   "%tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_41, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2837 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2838 [1/1] (0.00ns)   --->   "%trunc_ln29_49 = trunc i32 %bitcast_ln29_41 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2838 'trunc' 'trunc_ln29_49' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2839 [1/1] (1.55ns)   --->   "%icmp_ln29_80 = icmp ne i8 %tmp_64, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2839 'icmp' 'icmp_ln29_80' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2840 [1/1] (2.44ns)   --->   "%icmp_ln29_81 = icmp eq i23 %trunc_ln29_48, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2840 'icmp' 'icmp_ln29_81' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2841 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_41)   --->   "%or_ln29_40 = or i1 %icmp_ln29_81, %icmp_ln29_80" [maxpool/max_pool.cpp:29]   --->   Operation 2841 'or' 'or_ln29_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2842 [1/1] (1.55ns)   --->   "%icmp_ln29_82 = icmp ne i8 %tmp_65, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2842 'icmp' 'icmp_ln29_82' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2843 [1/1] (2.44ns)   --->   "%icmp_ln29_83 = icmp eq i23 %trunc_ln29_49, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2843 'icmp' 'icmp_ln29_83' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2844 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_41)   --->   "%or_ln29_41 = or i1 %icmp_ln29_83, %icmp_ln29_82" [maxpool/max_pool.cpp:29]   --->   Operation 2844 'or' 'or_ln29_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2845 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_41)   --->   "%and_ln29_40 = and i1 %or_ln29_40, %or_ln29_41" [maxpool/max_pool.cpp:29]   --->   Operation 2845 'and' 'and_ln29_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2846 [1/2] (5.43ns)   --->   "%tmp_66 = fcmp ogt float %conv_out_load_23, %select_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 2846 'fcmp' 'tmp_66' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2847 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_41 = and i1 %and_ln29_40, %tmp_66" [maxpool/max_pool.cpp:29]   --->   Operation 2847 'and' 'and_ln29_41' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2848 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_23 = select i1 %and_ln29_41, float %conv_out_load_23, float %select_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 2848 'select' 'select_ln29_23' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 2849 [1/1] (3.25ns)   --->   "store float %select_ln29_23, float* %max_pool_out_addr_5, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 2849 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_66 : Operation 2850 [2/2] (5.43ns)   --->   "%tmp_77 = fcmp ogt float %conv_out_load_27, %select_ln29_26" [maxpool/max_pool.cpp:29]   --->   Operation 2850 'fcmp' 'tmp_77' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2851 [1/2] (3.25ns)   --->   "%conv_out_load_31 = load float* %conv_out_addr_31, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2851 'load' 'conv_out_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_66 : Operation 2852 [2/2] (5.43ns)   --->   "%tmp_88 = fcmp ogt float %conv_out_load_31, %select_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 2852 'fcmp' 'tmp_88' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2853 [1/2] (3.25ns)   --->   "%conv_out_load_35 = load float* %conv_out_addr_35, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2853 'load' 'conv_out_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_66 : Operation 2854 [2/2] (3.25ns)   --->   "%conv_out_load_39 = load float* %conv_out_addr_39, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2854 'load' 'conv_out_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_66 : Operation 2855 [2/2] (3.25ns)   --->   "%conv_out_load_43 = load float* %conv_out_addr_43, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2855 'load' 'conv_out_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 67 <SV = 66> <Delay = 10.3>
ST_67 : Operation 2856 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_11 = add i11 36, %mul_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 2856 'add' 'add_ln36_11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 2857 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_12 = add i11 %zext_ln13_1, %add_ln36_11" [maxpool/max_pool.cpp:36]   --->   Operation 2857 'add' 'add_ln36_12' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 2858 [1/1] (0.00ns)   --->   "%sext_ln36_6 = sext i11 %add_ln36_12 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 2858 'sext' 'sext_ln36_6' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2859 [1/1] (0.00ns)   --->   "%max_pool_out_addr_6 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_6" [maxpool/max_pool.cpp:36]   --->   Operation 2859 'getelementptr' 'max_pool_out_addr_6' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2860 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_13 = add i11 42, %mul_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 2860 'add' 'add_ln36_13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 2861 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_14 = add i11 %zext_ln13_1, %add_ln36_13" [maxpool/max_pool.cpp:36]   --->   Operation 2861 'add' 'add_ln36_14' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 2862 [1/1] (0.00ns)   --->   "%sext_ln36_7 = sext i11 %add_ln36_14 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 2862 'sext' 'sext_ln36_7' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2863 [1/1] (0.00ns)   --->   "%max_pool_out_addr_7 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_7" [maxpool/max_pool.cpp:36]   --->   Operation 2863 'getelementptr' 'max_pool_out_addr_7' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2864 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_85 = add i13 138, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 2864 'add' 'add_ln29_85' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 2865 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_86 = add i13 %zext_ln13, %add_ln29_85" [maxpool/max_pool.cpp:29]   --->   Operation 2865 'add' 'add_ln29_86' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 2866 [1/1] (0.00ns)   --->   "%sext_ln29_39 = sext i13 %add_ln29_86 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2866 'sext' 'sext_ln29_39' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2867 [1/1] (0.00ns)   --->   "%conv_out_addr_47 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_39" [maxpool/max_pool.cpp:29]   --->   Operation 2867 'getelementptr' 'conv_out_addr_47' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2868 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_89 = add i13 150, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 2868 'add' 'add_ln29_89' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 2869 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_90 = add i13 %zext_ln13, %add_ln29_89" [maxpool/max_pool.cpp:29]   --->   Operation 2869 'add' 'add_ln29_90' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 2870 [1/1] (0.00ns)   --->   "%sext_ln29_41 = sext i13 %add_ln29_90 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2870 'sext' 'sext_ln29_41' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2871 [1/1] (0.00ns)   --->   "%conv_out_addr_51 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_41" [maxpool/max_pool.cpp:29]   --->   Operation 2871 'getelementptr' 'conv_out_addr_51' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2872 [1/1] (0.00ns)   --->   "%bitcast_ln29_47 = bitcast float %conv_out_load_27 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2872 'bitcast' 'bitcast_ln29_47' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2873 [1/1] (0.00ns)   --->   "%tmp_75 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_47, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2873 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2874 [1/1] (0.00ns)   --->   "%trunc_ln29_55 = trunc i32 %bitcast_ln29_47 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2874 'trunc' 'trunc_ln29_55' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2875 [1/1] (0.00ns)   --->   "%bitcast_ln29_48 = bitcast float %select_ln29_26 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2875 'bitcast' 'bitcast_ln29_48' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2876 [1/1] (0.00ns)   --->   "%tmp_76 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_48, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2876 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2877 [1/1] (0.00ns)   --->   "%trunc_ln29_56 = trunc i32 %bitcast_ln29_48 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2877 'trunc' 'trunc_ln29_56' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2878 [1/1] (1.55ns)   --->   "%icmp_ln29_94 = icmp ne i8 %tmp_75, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2878 'icmp' 'icmp_ln29_94' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2879 [1/1] (2.44ns)   --->   "%icmp_ln29_95 = icmp eq i23 %trunc_ln29_55, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2879 'icmp' 'icmp_ln29_95' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2880 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_48)   --->   "%or_ln29_47 = or i1 %icmp_ln29_95, %icmp_ln29_94" [maxpool/max_pool.cpp:29]   --->   Operation 2880 'or' 'or_ln29_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2881 [1/1] (1.55ns)   --->   "%icmp_ln29_96 = icmp ne i8 %tmp_76, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2881 'icmp' 'icmp_ln29_96' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2882 [1/1] (2.44ns)   --->   "%icmp_ln29_97 = icmp eq i23 %trunc_ln29_56, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2882 'icmp' 'icmp_ln29_97' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2883 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_48)   --->   "%or_ln29_48 = or i1 %icmp_ln29_97, %icmp_ln29_96" [maxpool/max_pool.cpp:29]   --->   Operation 2883 'or' 'or_ln29_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2884 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_48)   --->   "%and_ln29_47 = and i1 %or_ln29_47, %or_ln29_48" [maxpool/max_pool.cpp:29]   --->   Operation 2884 'and' 'and_ln29_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2885 [1/2] (5.43ns)   --->   "%tmp_77 = fcmp ogt float %conv_out_load_27, %select_ln29_26" [maxpool/max_pool.cpp:29]   --->   Operation 2885 'fcmp' 'tmp_77' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2886 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_48 = and i1 %and_ln29_47, %tmp_77" [maxpool/max_pool.cpp:29]   --->   Operation 2886 'and' 'and_ln29_48' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2887 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_27 = select i1 %and_ln29_48, float %conv_out_load_27, float %select_ln29_26" [maxpool/max_pool.cpp:29]   --->   Operation 2887 'select' 'select_ln29_27' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 2888 [1/1] (3.25ns)   --->   "store float %select_ln29_27, float* %max_pool_out_addr_6, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 2888 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_67 : Operation 2889 [1/1] (0.00ns)   --->   "%bitcast_ln29_54 = bitcast float %conv_out_load_31 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2889 'bitcast' 'bitcast_ln29_54' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2890 [1/1] (0.00ns)   --->   "%tmp_86 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_54, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2890 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2891 [1/1] (0.00ns)   --->   "%trunc_ln29_62 = trunc i32 %bitcast_ln29_54 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2891 'trunc' 'trunc_ln29_62' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2892 [1/1] (0.00ns)   --->   "%bitcast_ln29_55 = bitcast float %select_ln29_30 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2892 'bitcast' 'bitcast_ln29_55' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2893 [1/1] (0.00ns)   --->   "%tmp_87 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_55, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2893 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2894 [1/1] (0.00ns)   --->   "%trunc_ln29_63 = trunc i32 %bitcast_ln29_55 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2894 'trunc' 'trunc_ln29_63' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2895 [1/1] (1.55ns)   --->   "%icmp_ln29_108 = icmp ne i8 %tmp_86, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2895 'icmp' 'icmp_ln29_108' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2896 [1/1] (2.44ns)   --->   "%icmp_ln29_109 = icmp eq i23 %trunc_ln29_62, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2896 'icmp' 'icmp_ln29_109' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2897 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_55)   --->   "%or_ln29_54 = or i1 %icmp_ln29_109, %icmp_ln29_108" [maxpool/max_pool.cpp:29]   --->   Operation 2897 'or' 'or_ln29_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2898 [1/1] (1.55ns)   --->   "%icmp_ln29_110 = icmp ne i8 %tmp_87, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2898 'icmp' 'icmp_ln29_110' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2899 [1/1] (2.44ns)   --->   "%icmp_ln29_111 = icmp eq i23 %trunc_ln29_63, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2899 'icmp' 'icmp_ln29_111' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2900 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_55)   --->   "%or_ln29_55 = or i1 %icmp_ln29_111, %icmp_ln29_110" [maxpool/max_pool.cpp:29]   --->   Operation 2900 'or' 'or_ln29_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2901 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_55)   --->   "%and_ln29_54 = and i1 %or_ln29_54, %or_ln29_55" [maxpool/max_pool.cpp:29]   --->   Operation 2901 'and' 'and_ln29_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2902 [1/2] (5.43ns)   --->   "%tmp_88 = fcmp ogt float %conv_out_load_31, %select_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 2902 'fcmp' 'tmp_88' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2903 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_55 = and i1 %and_ln29_54, %tmp_88" [maxpool/max_pool.cpp:29]   --->   Operation 2903 'and' 'and_ln29_55' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2904 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_31 = select i1 %and_ln29_55, float %conv_out_load_31, float %select_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 2904 'select' 'select_ln29_31' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 2905 [1/1] (3.25ns)   --->   "store float %select_ln29_31, float* %max_pool_out_addr_7, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 2905 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_67 : Operation 2906 [2/2] (5.43ns)   --->   "%tmp_99 = fcmp ogt float %conv_out_load_35, %select_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 2906 'fcmp' 'tmp_99' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2907 [1/2] (3.25ns)   --->   "%conv_out_load_39 = load float* %conv_out_addr_39, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2907 'load' 'conv_out_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_67 : Operation 2908 [2/2] (5.43ns)   --->   "%tmp_110 = fcmp ogt float %conv_out_load_39, %select_ln29_38" [maxpool/max_pool.cpp:29]   --->   Operation 2908 'fcmp' 'tmp_110' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2909 [1/2] (3.25ns)   --->   "%conv_out_load_43 = load float* %conv_out_addr_43, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2909 'load' 'conv_out_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_67 : Operation 2910 [2/2] (3.25ns)   --->   "%conv_out_load_47 = load float* %conv_out_addr_47, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2910 'load' 'conv_out_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_67 : Operation 2911 [2/2] (3.25ns)   --->   "%conv_out_load_51 = load float* %conv_out_addr_51, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2911 'load' 'conv_out_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 68 <SV = 67> <Delay = 10.3>
ST_68 : Operation 2912 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_15 = add i11 48, %mul_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 2912 'add' 'add_ln36_15' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 2913 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_16 = add i11 %zext_ln13_1, %add_ln36_15" [maxpool/max_pool.cpp:36]   --->   Operation 2913 'add' 'add_ln36_16' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 2914 [1/1] (0.00ns)   --->   "%sext_ln36_8 = sext i11 %add_ln36_16 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 2914 'sext' 'sext_ln36_8' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 2915 [1/1] (0.00ns)   --->   "%max_pool_out_addr_8 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_8" [maxpool/max_pool.cpp:36]   --->   Operation 2915 'getelementptr' 'max_pool_out_addr_8' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 2916 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_17 = add i11 54, %mul_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 2916 'add' 'add_ln36_17' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 2917 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_18 = add i11 %zext_ln13_1, %add_ln36_17" [maxpool/max_pool.cpp:36]   --->   Operation 2917 'add' 'add_ln36_18' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 2918 [1/1] (0.00ns)   --->   "%sext_ln36_9 = sext i11 %add_ln36_18 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 2918 'sext' 'sext_ln36_9' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 2919 [1/1] (0.00ns)   --->   "%max_pool_out_addr_9 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_9" [maxpool/max_pool.cpp:36]   --->   Operation 2919 'getelementptr' 'max_pool_out_addr_9' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 2920 [1/1] (0.00ns)   --->   "%bitcast_ln29_61 = bitcast float %conv_out_load_35 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2920 'bitcast' 'bitcast_ln29_61' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 2921 [1/1] (0.00ns)   --->   "%tmp_97 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_61, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2921 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 2922 [1/1] (0.00ns)   --->   "%trunc_ln29_69 = trunc i32 %bitcast_ln29_61 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2922 'trunc' 'trunc_ln29_69' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 2923 [1/1] (0.00ns)   --->   "%bitcast_ln29_62 = bitcast float %select_ln29_34 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2923 'bitcast' 'bitcast_ln29_62' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 2924 [1/1] (0.00ns)   --->   "%tmp_98 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_62, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2924 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 2925 [1/1] (0.00ns)   --->   "%trunc_ln29_70 = trunc i32 %bitcast_ln29_62 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2925 'trunc' 'trunc_ln29_70' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 2926 [1/1] (1.55ns)   --->   "%icmp_ln29_122 = icmp ne i8 %tmp_97, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2926 'icmp' 'icmp_ln29_122' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2927 [1/1] (2.44ns)   --->   "%icmp_ln29_123 = icmp eq i23 %trunc_ln29_69, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2927 'icmp' 'icmp_ln29_123' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2928 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_62)   --->   "%or_ln29_61 = or i1 %icmp_ln29_123, %icmp_ln29_122" [maxpool/max_pool.cpp:29]   --->   Operation 2928 'or' 'or_ln29_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2929 [1/1] (1.55ns)   --->   "%icmp_ln29_124 = icmp ne i8 %tmp_98, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2929 'icmp' 'icmp_ln29_124' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2930 [1/1] (2.44ns)   --->   "%icmp_ln29_125 = icmp eq i23 %trunc_ln29_70, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2930 'icmp' 'icmp_ln29_125' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2931 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_62)   --->   "%or_ln29_62 = or i1 %icmp_ln29_125, %icmp_ln29_124" [maxpool/max_pool.cpp:29]   --->   Operation 2931 'or' 'or_ln29_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2932 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_62)   --->   "%and_ln29_61 = and i1 %or_ln29_61, %or_ln29_62" [maxpool/max_pool.cpp:29]   --->   Operation 2932 'and' 'and_ln29_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2933 [1/2] (5.43ns)   --->   "%tmp_99 = fcmp ogt float %conv_out_load_35, %select_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 2933 'fcmp' 'tmp_99' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2934 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_62 = and i1 %and_ln29_61, %tmp_99" [maxpool/max_pool.cpp:29]   --->   Operation 2934 'and' 'and_ln29_62' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2935 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_35 = select i1 %and_ln29_62, float %conv_out_load_35, float %select_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 2935 'select' 'select_ln29_35' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 2936 [1/1] (3.25ns)   --->   "store float %select_ln29_35, float* %max_pool_out_addr_8, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 2936 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_68 : Operation 2937 [1/1] (0.00ns)   --->   "%bitcast_ln29_68 = bitcast float %conv_out_load_39 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2937 'bitcast' 'bitcast_ln29_68' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 2938 [1/1] (0.00ns)   --->   "%tmp_108 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_68, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2938 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 2939 [1/1] (0.00ns)   --->   "%trunc_ln29_76 = trunc i32 %bitcast_ln29_68 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2939 'trunc' 'trunc_ln29_76' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 2940 [1/1] (0.00ns)   --->   "%bitcast_ln29_69 = bitcast float %select_ln29_38 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2940 'bitcast' 'bitcast_ln29_69' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 2941 [1/1] (0.00ns)   --->   "%tmp_109 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_69, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2941 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 2942 [1/1] (0.00ns)   --->   "%trunc_ln29_77 = trunc i32 %bitcast_ln29_69 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2942 'trunc' 'trunc_ln29_77' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 2943 [1/1] (1.55ns)   --->   "%icmp_ln29_136 = icmp ne i8 %tmp_108, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2943 'icmp' 'icmp_ln29_136' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2944 [1/1] (2.44ns)   --->   "%icmp_ln29_137 = icmp eq i23 %trunc_ln29_76, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2944 'icmp' 'icmp_ln29_137' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2945 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_69)   --->   "%or_ln29_68 = or i1 %icmp_ln29_137, %icmp_ln29_136" [maxpool/max_pool.cpp:29]   --->   Operation 2945 'or' 'or_ln29_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2946 [1/1] (1.55ns)   --->   "%icmp_ln29_138 = icmp ne i8 %tmp_109, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2946 'icmp' 'icmp_ln29_138' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2947 [1/1] (2.44ns)   --->   "%icmp_ln29_139 = icmp eq i23 %trunc_ln29_77, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2947 'icmp' 'icmp_ln29_139' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2948 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_69)   --->   "%or_ln29_69 = or i1 %icmp_ln29_139, %icmp_ln29_138" [maxpool/max_pool.cpp:29]   --->   Operation 2948 'or' 'or_ln29_69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2949 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_69)   --->   "%and_ln29_68 = and i1 %or_ln29_68, %or_ln29_69" [maxpool/max_pool.cpp:29]   --->   Operation 2949 'and' 'and_ln29_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2950 [1/2] (5.43ns)   --->   "%tmp_110 = fcmp ogt float %conv_out_load_39, %select_ln29_38" [maxpool/max_pool.cpp:29]   --->   Operation 2950 'fcmp' 'tmp_110' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2951 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_69 = and i1 %and_ln29_68, %tmp_110" [maxpool/max_pool.cpp:29]   --->   Operation 2951 'and' 'and_ln29_69' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2952 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_39 = select i1 %and_ln29_69, float %conv_out_load_39, float %select_ln29_38" [maxpool/max_pool.cpp:29]   --->   Operation 2952 'select' 'select_ln29_39' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 2953 [1/1] (3.25ns)   --->   "store float %select_ln29_39, float* %max_pool_out_addr_9, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 2953 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_68 : Operation 2954 [2/2] (5.43ns)   --->   "%tmp_121 = fcmp ogt float %conv_out_load_43, %select_ln29_42" [maxpool/max_pool.cpp:29]   --->   Operation 2954 'fcmp' 'tmp_121' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2955 [1/2] (3.25ns)   --->   "%conv_out_load_47 = load float* %conv_out_addr_47, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2955 'load' 'conv_out_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_68 : Operation 2956 [2/2] (5.43ns)   --->   "%tmp_132 = fcmp ogt float %conv_out_load_47, %select_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 2956 'fcmp' 'tmp_132' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2957 [1/2] (3.25ns)   --->   "%conv_out_load_51 = load float* %conv_out_addr_51, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2957 'load' 'conv_out_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_68 : Operation 2958 [1/1] (0.00ns)   --->   "%or_ln29_294 = or i10 %mul_ln29_6, 1" [maxpool/max_pool.cpp:29]   --->   Operation 2958 'or' 'or_ln29_294' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_68 : Operation 2959 [1/1] (0.00ns)   --->   "%p_shl16_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %or_ln29_294, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 2959 'bitconcatenate' 'p_shl16_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_68 : Operation 2960 [1/1] (0.00ns)   --->   "%tmp_465 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %or_ln29_294, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 2960 'bitconcatenate' 'tmp_465' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_68 : Operation 2961 [1/1] (0.00ns)   --->   "%zext_ln29_34 = zext i11 %tmp_465 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 2961 'zext' 'zext_ln29_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_68 : Operation 2962 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_7 = sub i13 %p_shl16_cast, %zext_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 2962 'sub' 'sub_ln29_7' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 2963 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_133 = add i13 %zext_ln13, %sub_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 2963 'add' 'add_ln29_133' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 2964 [1/1] (0.00ns)   --->   "%zext_ln29_35 = zext i13 %add_ln29_133 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2964 'zext' 'zext_ln29_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_68 : Operation 2965 [1/1] (0.00ns)   --->   "%conv_out_addr_55 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_35" [maxpool/max_pool.cpp:29]   --->   Operation 2965 'getelementptr' 'conv_out_addr_55' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_68 : Operation 2966 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_136 = add i13 18, %mul_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 2966 'add' 'add_ln29_136' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 2967 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_137 = add i13 %zext_ln13, %add_ln29_136" [maxpool/max_pool.cpp:29]   --->   Operation 2967 'add' 'add_ln29_137' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 2968 [1/1] (0.00ns)   --->   "%sext_ln29_61 = sext i13 %add_ln29_137 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 2968 'sext' 'sext_ln29_61' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_68 : Operation 2969 [1/1] (0.00ns)   --->   "%conv_out_addr_59 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_61" [maxpool/max_pool.cpp:29]   --->   Operation 2969 'getelementptr' 'conv_out_addr_59' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_68 : Operation 2970 [2/2] (3.25ns)   --->   "%conv_out_load_55 = load float* %conv_out_addr_55, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2970 'load' 'conv_out_load_55' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_68 : Operation 2971 [2/2] (3.25ns)   --->   "%conv_out_load_59 = load float* %conv_out_addr_59, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 2971 'load' 'conv_out_load_59' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 69 <SV = 68> <Delay = 10.3>
ST_69 : Operation 2972 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_19 = add i11 60, %mul_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 2972 'add' 'add_ln36_19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 2973 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_20 = add i11 %zext_ln13_1, %add_ln36_19" [maxpool/max_pool.cpp:36]   --->   Operation 2973 'add' 'add_ln36_20' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 2974 [1/1] (0.00ns)   --->   "%sext_ln36_10 = sext i11 %add_ln36_20 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 2974 'sext' 'sext_ln36_10' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 2975 [1/1] (0.00ns)   --->   "%max_pool_out_addr_10 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_10" [maxpool/max_pool.cpp:36]   --->   Operation 2975 'getelementptr' 'max_pool_out_addr_10' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 2976 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_21 = add i11 66, %mul_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 2976 'add' 'add_ln36_21' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 2977 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_22 = add i11 %zext_ln13_1, %add_ln36_21" [maxpool/max_pool.cpp:36]   --->   Operation 2977 'add' 'add_ln36_22' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 2978 [1/1] (0.00ns)   --->   "%sext_ln36_11 = sext i11 %add_ln36_22 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 2978 'sext' 'sext_ln36_11' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 2979 [1/1] (0.00ns)   --->   "%max_pool_out_addr_11 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_11" [maxpool/max_pool.cpp:36]   --->   Operation 2979 'getelementptr' 'max_pool_out_addr_11' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 2980 [1/1] (0.00ns)   --->   "%bitcast_ln29_75 = bitcast float %conv_out_load_43 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2980 'bitcast' 'bitcast_ln29_75' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 2981 [1/1] (0.00ns)   --->   "%tmp_119 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_75, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2981 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 2982 [1/1] (0.00ns)   --->   "%trunc_ln29_83 = trunc i32 %bitcast_ln29_75 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2982 'trunc' 'trunc_ln29_83' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 2983 [1/1] (0.00ns)   --->   "%bitcast_ln29_76 = bitcast float %select_ln29_42 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2983 'bitcast' 'bitcast_ln29_76' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 2984 [1/1] (0.00ns)   --->   "%tmp_120 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_76, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2984 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 2985 [1/1] (0.00ns)   --->   "%trunc_ln29_84 = trunc i32 %bitcast_ln29_76 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2985 'trunc' 'trunc_ln29_84' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 2986 [1/1] (1.55ns)   --->   "%icmp_ln29_150 = icmp ne i8 %tmp_119, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2986 'icmp' 'icmp_ln29_150' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2987 [1/1] (2.44ns)   --->   "%icmp_ln29_151 = icmp eq i23 %trunc_ln29_83, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2987 'icmp' 'icmp_ln29_151' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2988 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_76)   --->   "%or_ln29_75 = or i1 %icmp_ln29_151, %icmp_ln29_150" [maxpool/max_pool.cpp:29]   --->   Operation 2988 'or' 'or_ln29_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2989 [1/1] (1.55ns)   --->   "%icmp_ln29_152 = icmp ne i8 %tmp_120, -1" [maxpool/max_pool.cpp:29]   --->   Operation 2989 'icmp' 'icmp_ln29_152' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2990 [1/1] (2.44ns)   --->   "%icmp_ln29_153 = icmp eq i23 %trunc_ln29_84, 0" [maxpool/max_pool.cpp:29]   --->   Operation 2990 'icmp' 'icmp_ln29_153' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2991 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_76)   --->   "%or_ln29_76 = or i1 %icmp_ln29_153, %icmp_ln29_152" [maxpool/max_pool.cpp:29]   --->   Operation 2991 'or' 'or_ln29_76' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2992 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_76)   --->   "%and_ln29_75 = and i1 %or_ln29_75, %or_ln29_76" [maxpool/max_pool.cpp:29]   --->   Operation 2992 'and' 'and_ln29_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2993 [1/2] (5.43ns)   --->   "%tmp_121 = fcmp ogt float %conv_out_load_43, %select_ln29_42" [maxpool/max_pool.cpp:29]   --->   Operation 2993 'fcmp' 'tmp_121' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2994 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_76 = and i1 %and_ln29_75, %tmp_121" [maxpool/max_pool.cpp:29]   --->   Operation 2994 'and' 'and_ln29_76' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2995 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_43 = select i1 %and_ln29_76, float %conv_out_load_43, float %select_ln29_42" [maxpool/max_pool.cpp:29]   --->   Operation 2995 'select' 'select_ln29_43' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 2996 [1/1] (3.25ns)   --->   "store float %select_ln29_43, float* %max_pool_out_addr_10, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 2996 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_69 : Operation 2997 [1/1] (0.00ns)   --->   "%bitcast_ln29_82 = bitcast float %conv_out_load_47 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 2997 'bitcast' 'bitcast_ln29_82' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 2998 [1/1] (0.00ns)   --->   "%tmp_130 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_82, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 2998 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 2999 [1/1] (0.00ns)   --->   "%trunc_ln29_90 = trunc i32 %bitcast_ln29_82 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 2999 'trunc' 'trunc_ln29_90' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3000 [1/1] (0.00ns)   --->   "%bitcast_ln29_83 = bitcast float %select_ln29_46 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3000 'bitcast' 'bitcast_ln29_83' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3001 [1/1] (0.00ns)   --->   "%tmp_131 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_83, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3001 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3002 [1/1] (0.00ns)   --->   "%trunc_ln29_91 = trunc i32 %bitcast_ln29_83 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3002 'trunc' 'trunc_ln29_91' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3003 [1/1] (1.55ns)   --->   "%icmp_ln29_164 = icmp ne i8 %tmp_130, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3003 'icmp' 'icmp_ln29_164' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3004 [1/1] (2.44ns)   --->   "%icmp_ln29_165 = icmp eq i23 %trunc_ln29_90, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3004 'icmp' 'icmp_ln29_165' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3005 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_83)   --->   "%or_ln29_82 = or i1 %icmp_ln29_165, %icmp_ln29_164" [maxpool/max_pool.cpp:29]   --->   Operation 3005 'or' 'or_ln29_82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3006 [1/1] (1.55ns)   --->   "%icmp_ln29_166 = icmp ne i8 %tmp_131, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3006 'icmp' 'icmp_ln29_166' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3007 [1/1] (2.44ns)   --->   "%icmp_ln29_167 = icmp eq i23 %trunc_ln29_91, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3007 'icmp' 'icmp_ln29_167' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3008 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_83)   --->   "%or_ln29_83 = or i1 %icmp_ln29_167, %icmp_ln29_166" [maxpool/max_pool.cpp:29]   --->   Operation 3008 'or' 'or_ln29_83' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3009 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_83)   --->   "%and_ln29_82 = and i1 %or_ln29_82, %or_ln29_83" [maxpool/max_pool.cpp:29]   --->   Operation 3009 'and' 'and_ln29_82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3010 [1/2] (5.43ns)   --->   "%tmp_132 = fcmp ogt float %conv_out_load_47, %select_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 3010 'fcmp' 'tmp_132' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3011 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_83 = and i1 %and_ln29_82, %tmp_132" [maxpool/max_pool.cpp:29]   --->   Operation 3011 'and' 'and_ln29_83' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3012 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_47 = select i1 %and_ln29_83, float %conv_out_load_47, float %select_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 3012 'select' 'select_ln29_47' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 3013 [1/1] (3.25ns)   --->   "store float %select_ln29_47, float* %max_pool_out_addr_11, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 3013 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_69 : Operation 3014 [2/2] (5.43ns)   --->   "%tmp_143 = fcmp ogt float %conv_out_load_51, %select_ln29_50" [maxpool/max_pool.cpp:29]   --->   Operation 3014 'fcmp' 'tmp_143' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3015 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_140 = add i13 30, %mul_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 3015 'add' 'add_ln29_140' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 3016 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_141 = add i13 %zext_ln13, %add_ln29_140" [maxpool/max_pool.cpp:29]   --->   Operation 3016 'add' 'add_ln29_141' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 3017 [1/1] (0.00ns)   --->   "%sext_ln29_63 = sext i13 %add_ln29_141 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 3017 'sext' 'sext_ln29_63' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_69 : Operation 3018 [1/1] (0.00ns)   --->   "%conv_out_addr_63 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_63" [maxpool/max_pool.cpp:29]   --->   Operation 3018 'getelementptr' 'conv_out_addr_63' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_69 : Operation 3019 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_144 = add i13 42, %mul_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 3019 'add' 'add_ln29_144' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 3020 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_145 = add i13 %zext_ln13, %add_ln29_144" [maxpool/max_pool.cpp:29]   --->   Operation 3020 'add' 'add_ln29_145' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 3021 [1/1] (0.00ns)   --->   "%sext_ln29_65 = sext i13 %add_ln29_145 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 3021 'sext' 'sext_ln29_65' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_69 : Operation 3022 [1/1] (0.00ns)   --->   "%conv_out_addr_67 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_65" [maxpool/max_pool.cpp:29]   --->   Operation 3022 'getelementptr' 'conv_out_addr_67' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_69 : Operation 3023 [1/2] (3.25ns)   --->   "%conv_out_load_55 = load float* %conv_out_addr_55, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3023 'load' 'conv_out_load_55' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_69 : Operation 3024 [2/2] (5.43ns)   --->   "%tmp_154 = fcmp ogt float %conv_out_load_55, %select_ln29_54" [maxpool/max_pool.cpp:29]   --->   Operation 3024 'fcmp' 'tmp_154' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3025 [1/2] (3.25ns)   --->   "%conv_out_load_59 = load float* %conv_out_addr_59, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3025 'load' 'conv_out_load_59' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_69 : Operation 3026 [2/2] (3.25ns)   --->   "%conv_out_load_63 = load float* %conv_out_addr_63, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3026 'load' 'conv_out_load_63' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_69 : Operation 3027 [2/2] (3.25ns)   --->   "%conv_out_load_67 = load float* %conv_out_addr_67, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3027 'load' 'conv_out_load_67' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 70 <SV = 69> <Delay = 10.3>
ST_70 : Operation 3028 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 3028 'specloopname' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3029 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 3029 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3030 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:15]   --->   Operation 3030 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3031 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_23 = add i11 72, %mul_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 3031 'add' 'add_ln36_23' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 3032 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_24 = add i11 %zext_ln13_1, %add_ln36_23" [maxpool/max_pool.cpp:36]   --->   Operation 3032 'add' 'add_ln36_24' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 3033 [1/1] (0.00ns)   --->   "%sext_ln36_12 = sext i11 %add_ln36_24 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 3033 'sext' 'sext_ln36_12' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3034 [1/1] (0.00ns)   --->   "%max_pool_out_addr_12 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_12" [maxpool/max_pool.cpp:36]   --->   Operation 3034 'getelementptr' 'max_pool_out_addr_12' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3035 [1/1] (0.00ns)   --->   "%bitcast_ln29_89 = bitcast float %conv_out_load_51 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3035 'bitcast' 'bitcast_ln29_89' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3036 [1/1] (0.00ns)   --->   "%tmp_141 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_89, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3036 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3037 [1/1] (0.00ns)   --->   "%trunc_ln29_97 = trunc i32 %bitcast_ln29_89 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3037 'trunc' 'trunc_ln29_97' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3038 [1/1] (0.00ns)   --->   "%bitcast_ln29_90 = bitcast float %select_ln29_50 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3038 'bitcast' 'bitcast_ln29_90' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3039 [1/1] (0.00ns)   --->   "%tmp_142 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_90, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3039 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3040 [1/1] (0.00ns)   --->   "%trunc_ln29_98 = trunc i32 %bitcast_ln29_90 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3040 'trunc' 'trunc_ln29_98' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3041 [1/1] (1.55ns)   --->   "%icmp_ln29_178 = icmp ne i8 %tmp_141, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3041 'icmp' 'icmp_ln29_178' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3042 [1/1] (2.44ns)   --->   "%icmp_ln29_179 = icmp eq i23 %trunc_ln29_97, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3042 'icmp' 'icmp_ln29_179' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3043 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_90)   --->   "%or_ln29_89 = or i1 %icmp_ln29_179, %icmp_ln29_178" [maxpool/max_pool.cpp:29]   --->   Operation 3043 'or' 'or_ln29_89' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3044 [1/1] (1.55ns)   --->   "%icmp_ln29_180 = icmp ne i8 %tmp_142, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3044 'icmp' 'icmp_ln29_180' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3045 [1/1] (2.44ns)   --->   "%icmp_ln29_181 = icmp eq i23 %trunc_ln29_98, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3045 'icmp' 'icmp_ln29_181' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3046 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_90)   --->   "%or_ln29_90 = or i1 %icmp_ln29_181, %icmp_ln29_180" [maxpool/max_pool.cpp:29]   --->   Operation 3046 'or' 'or_ln29_90' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3047 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_90)   --->   "%and_ln29_89 = and i1 %or_ln29_89, %or_ln29_90" [maxpool/max_pool.cpp:29]   --->   Operation 3047 'and' 'and_ln29_89' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3048 [1/2] (5.43ns)   --->   "%tmp_143 = fcmp ogt float %conv_out_load_51, %select_ln29_50" [maxpool/max_pool.cpp:29]   --->   Operation 3048 'fcmp' 'tmp_143' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3049 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_90 = and i1 %and_ln29_89, %tmp_143" [maxpool/max_pool.cpp:29]   --->   Operation 3049 'and' 'and_ln29_90' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3050 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_51 = select i1 %and_ln29_90, float %conv_out_load_51, float %select_ln29_50" [maxpool/max_pool.cpp:29]   --->   Operation 3050 'select' 'select_ln29_51' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 3051 [1/1] (3.25ns)   --->   "store float %select_ln29_51, float* %max_pool_out_addr_12, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 3051 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_70 : Operation 3052 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_1) nounwind" [maxpool/max_pool.cpp:38]   --->   Operation 3052 'specregionend' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3053 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 3053 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3054 [1/1] (1.63ns)   --->   "%add_ln36_25 = add i11 %zext_ln13_1, %mul_ln36_1" [maxpool/max_pool.cpp:36]   --->   Operation 3054 'add' 'add_ln36_25' <Predicate = (!icmp_ln13)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3055 [1/1] (0.00ns)   --->   "%sext_ln36_13 = sext i11 %add_ln36_25 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 3055 'sext' 'sext_ln36_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_70 : Operation 3056 [1/1] (0.00ns)   --->   "%max_pool_out_addr_13 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_13" [maxpool/max_pool.cpp:36]   --->   Operation 3056 'getelementptr' 'max_pool_out_addr_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_70 : Operation 3057 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_148 = add i13 54, %mul_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 3057 'add' 'add_ln29_148' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 3058 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_149 = add i13 %zext_ln13, %add_ln29_148" [maxpool/max_pool.cpp:29]   --->   Operation 3058 'add' 'add_ln29_149' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 3059 [1/1] (0.00ns)   --->   "%sext_ln29_67 = sext i13 %add_ln29_149 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 3059 'sext' 'sext_ln29_67' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_70 : Operation 3060 [1/1] (0.00ns)   --->   "%conv_out_addr_71 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_67" [maxpool/max_pool.cpp:29]   --->   Operation 3060 'getelementptr' 'conv_out_addr_71' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_70 : Operation 3061 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_152 = add i13 66, %mul_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 3061 'add' 'add_ln29_152' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 3062 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_153 = add i13 %zext_ln13, %add_ln29_152" [maxpool/max_pool.cpp:29]   --->   Operation 3062 'add' 'add_ln29_153' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 3063 [1/1] (0.00ns)   --->   "%sext_ln29_69 = sext i13 %add_ln29_153 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 3063 'sext' 'sext_ln29_69' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_70 : Operation 3064 [1/1] (0.00ns)   --->   "%conv_out_addr_75 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_69" [maxpool/max_pool.cpp:29]   --->   Operation 3064 'getelementptr' 'conv_out_addr_75' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_70 : Operation 3065 [1/1] (0.00ns)   --->   "%bitcast_ln29_96 = bitcast float %conv_out_load_55 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3065 'bitcast' 'bitcast_ln29_96' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_70 : Operation 3066 [1/1] (0.00ns)   --->   "%tmp_152 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_96, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3066 'partselect' 'tmp_152' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_70 : Operation 3067 [1/1] (0.00ns)   --->   "%trunc_ln29_112 = trunc i32 %bitcast_ln29_96 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3067 'trunc' 'trunc_ln29_112' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_70 : Operation 3068 [1/1] (0.00ns)   --->   "%bitcast_ln29_97 = bitcast float %select_ln29_54 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3068 'bitcast' 'bitcast_ln29_97' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_70 : Operation 3069 [1/1] (0.00ns)   --->   "%tmp_153 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_97, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3069 'partselect' 'tmp_153' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_70 : Operation 3070 [1/1] (0.00ns)   --->   "%trunc_ln29_113 = trunc i32 %bitcast_ln29_97 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3070 'trunc' 'trunc_ln29_113' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_70 : Operation 3071 [1/1] (1.55ns)   --->   "%icmp_ln29_192 = icmp ne i8 %tmp_152, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3071 'icmp' 'icmp_ln29_192' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3072 [1/1] (2.44ns)   --->   "%icmp_ln29_193 = icmp eq i23 %trunc_ln29_112, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3072 'icmp' 'icmp_ln29_193' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3073 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_97)   --->   "%or_ln29_96 = or i1 %icmp_ln29_193, %icmp_ln29_192" [maxpool/max_pool.cpp:29]   --->   Operation 3073 'or' 'or_ln29_96' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3074 [1/1] (1.55ns)   --->   "%icmp_ln29_194 = icmp ne i8 %tmp_153, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3074 'icmp' 'icmp_ln29_194' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3075 [1/1] (2.44ns)   --->   "%icmp_ln29_195 = icmp eq i23 %trunc_ln29_113, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3075 'icmp' 'icmp_ln29_195' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3076 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_97)   --->   "%or_ln29_97 = or i1 %icmp_ln29_195, %icmp_ln29_194" [maxpool/max_pool.cpp:29]   --->   Operation 3076 'or' 'or_ln29_97' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3077 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_97)   --->   "%and_ln29_96 = and i1 %or_ln29_96, %or_ln29_97" [maxpool/max_pool.cpp:29]   --->   Operation 3077 'and' 'and_ln29_96' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3078 [1/2] (5.43ns)   --->   "%tmp_154 = fcmp ogt float %conv_out_load_55, %select_ln29_54" [maxpool/max_pool.cpp:29]   --->   Operation 3078 'fcmp' 'tmp_154' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3079 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_97 = and i1 %and_ln29_96, %tmp_154" [maxpool/max_pool.cpp:29]   --->   Operation 3079 'and' 'and_ln29_97' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3080 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_55 = select i1 %and_ln29_97, float %conv_out_load_55, float %select_ln29_54" [maxpool/max_pool.cpp:29]   --->   Operation 3080 'select' 'select_ln29_55' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 3081 [1/1] (3.25ns)   --->   "store float %select_ln29_55, float* %max_pool_out_addr_13, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 3081 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_70 : Operation 3082 [2/2] (5.43ns)   --->   "%tmp_165 = fcmp ogt float %conv_out_load_59, %select_ln29_58" [maxpool/max_pool.cpp:29]   --->   Operation 3082 'fcmp' 'tmp_165' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3083 [1/2] (3.25ns)   --->   "%conv_out_load_63 = load float* %conv_out_addr_63, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3083 'load' 'conv_out_load_63' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_70 : Operation 3084 [2/2] (5.43ns)   --->   "%tmp_176 = fcmp ogt float %conv_out_load_63, %select_ln29_62" [maxpool/max_pool.cpp:29]   --->   Operation 3084 'fcmp' 'tmp_176' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3085 [1/2] (3.25ns)   --->   "%conv_out_load_67 = load float* %conv_out_addr_67, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3085 'load' 'conv_out_load_67' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_70 : Operation 3086 [2/2] (3.25ns)   --->   "%conv_out_load_71 = load float* %conv_out_addr_71, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3086 'load' 'conv_out_load_71' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_70 : Operation 3087 [2/2] (3.25ns)   --->   "%conv_out_load_75 = load float* %conv_out_addr_75, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3087 'load' 'conv_out_load_75' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 71 <SV = 70> <Delay = 10.3>
ST_71 : Operation 3088 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_26 = add i11 6, %mul_ln36_1" [maxpool/max_pool.cpp:36]   --->   Operation 3088 'add' 'add_ln36_26' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 3089 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_27 = add i11 %zext_ln13_1, %add_ln36_26" [maxpool/max_pool.cpp:36]   --->   Operation 3089 'add' 'add_ln36_27' <Predicate = (!icmp_ln13)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 3090 [1/1] (0.00ns)   --->   "%sext_ln36_14 = sext i11 %add_ln36_27 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 3090 'sext' 'sext_ln36_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_71 : Operation 3091 [1/1] (0.00ns)   --->   "%max_pool_out_addr_14 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_14" [maxpool/max_pool.cpp:36]   --->   Operation 3091 'getelementptr' 'max_pool_out_addr_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_71 : Operation 3092 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_28 = add i11 12, %mul_ln36_1" [maxpool/max_pool.cpp:36]   --->   Operation 3092 'add' 'add_ln36_28' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 3093 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_29 = add i11 %zext_ln13_1, %add_ln36_28" [maxpool/max_pool.cpp:36]   --->   Operation 3093 'add' 'add_ln36_29' <Predicate = (!icmp_ln13)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 3094 [1/1] (0.00ns)   --->   "%sext_ln36_15 = sext i11 %add_ln36_29 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 3094 'sext' 'sext_ln36_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_71 : Operation 3095 [1/1] (0.00ns)   --->   "%max_pool_out_addr_15 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_15" [maxpool/max_pool.cpp:36]   --->   Operation 3095 'getelementptr' 'max_pool_out_addr_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_71 : Operation 3096 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_156 = add i13 78, %mul_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 3096 'add' 'add_ln29_156' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 3097 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_157 = add i13 %zext_ln13, %add_ln29_156" [maxpool/max_pool.cpp:29]   --->   Operation 3097 'add' 'add_ln29_157' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 3098 [1/1] (0.00ns)   --->   "%sext_ln29_71 = sext i13 %add_ln29_157 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 3098 'sext' 'sext_ln29_71' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_71 : Operation 3099 [1/1] (0.00ns)   --->   "%conv_out_addr_79 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_71" [maxpool/max_pool.cpp:29]   --->   Operation 3099 'getelementptr' 'conv_out_addr_79' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_71 : Operation 3100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_160 = add i13 90, %mul_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 3100 'add' 'add_ln29_160' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 3101 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_161 = add i13 %zext_ln13, %add_ln29_160" [maxpool/max_pool.cpp:29]   --->   Operation 3101 'add' 'add_ln29_161' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 3102 [1/1] (0.00ns)   --->   "%sext_ln29_73 = sext i13 %add_ln29_161 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 3102 'sext' 'sext_ln29_73' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_71 : Operation 3103 [1/1] (0.00ns)   --->   "%conv_out_addr_83 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_73" [maxpool/max_pool.cpp:29]   --->   Operation 3103 'getelementptr' 'conv_out_addr_83' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_71 : Operation 3104 [1/1] (0.00ns)   --->   "%bitcast_ln29_103 = bitcast float %conv_out_load_59 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3104 'bitcast' 'bitcast_ln29_103' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_71 : Operation 3105 [1/1] (0.00ns)   --->   "%tmp_163 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_103, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3105 'partselect' 'tmp_163' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_71 : Operation 3106 [1/1] (0.00ns)   --->   "%trunc_ln29_119 = trunc i32 %bitcast_ln29_103 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3106 'trunc' 'trunc_ln29_119' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_71 : Operation 3107 [1/1] (0.00ns)   --->   "%bitcast_ln29_104 = bitcast float %select_ln29_58 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3107 'bitcast' 'bitcast_ln29_104' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_71 : Operation 3108 [1/1] (0.00ns)   --->   "%tmp_164 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_104, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3108 'partselect' 'tmp_164' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_71 : Operation 3109 [1/1] (0.00ns)   --->   "%trunc_ln29_120 = trunc i32 %bitcast_ln29_104 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3109 'trunc' 'trunc_ln29_120' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_71 : Operation 3110 [1/1] (1.55ns)   --->   "%icmp_ln29_206 = icmp ne i8 %tmp_163, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3110 'icmp' 'icmp_ln29_206' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3111 [1/1] (2.44ns)   --->   "%icmp_ln29_207 = icmp eq i23 %trunc_ln29_119, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3111 'icmp' 'icmp_ln29_207' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3112 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_104)   --->   "%or_ln29_103 = or i1 %icmp_ln29_207, %icmp_ln29_206" [maxpool/max_pool.cpp:29]   --->   Operation 3112 'or' 'or_ln29_103' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3113 [1/1] (1.55ns)   --->   "%icmp_ln29_208 = icmp ne i8 %tmp_164, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3113 'icmp' 'icmp_ln29_208' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3114 [1/1] (2.44ns)   --->   "%icmp_ln29_209 = icmp eq i23 %trunc_ln29_120, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3114 'icmp' 'icmp_ln29_209' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3115 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_104)   --->   "%or_ln29_104 = or i1 %icmp_ln29_209, %icmp_ln29_208" [maxpool/max_pool.cpp:29]   --->   Operation 3115 'or' 'or_ln29_104' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3116 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_104)   --->   "%and_ln29_103 = and i1 %or_ln29_103, %or_ln29_104" [maxpool/max_pool.cpp:29]   --->   Operation 3116 'and' 'and_ln29_103' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3117 [1/2] (5.43ns)   --->   "%tmp_165 = fcmp ogt float %conv_out_load_59, %select_ln29_58" [maxpool/max_pool.cpp:29]   --->   Operation 3117 'fcmp' 'tmp_165' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3118 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_104 = and i1 %and_ln29_103, %tmp_165" [maxpool/max_pool.cpp:29]   --->   Operation 3118 'and' 'and_ln29_104' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3119 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_59 = select i1 %and_ln29_104, float %conv_out_load_59, float %select_ln29_58" [maxpool/max_pool.cpp:29]   --->   Operation 3119 'select' 'select_ln29_59' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 3120 [1/1] (3.25ns)   --->   "store float %select_ln29_59, float* %max_pool_out_addr_14, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 3120 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_71 : Operation 3121 [1/1] (0.00ns)   --->   "%bitcast_ln29_110 = bitcast float %conv_out_load_63 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3121 'bitcast' 'bitcast_ln29_110' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_71 : Operation 3122 [1/1] (0.00ns)   --->   "%tmp_174 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_110, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3122 'partselect' 'tmp_174' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_71 : Operation 3123 [1/1] (0.00ns)   --->   "%trunc_ln29_126 = trunc i32 %bitcast_ln29_110 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3123 'trunc' 'trunc_ln29_126' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_71 : Operation 3124 [1/1] (0.00ns)   --->   "%bitcast_ln29_111 = bitcast float %select_ln29_62 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3124 'bitcast' 'bitcast_ln29_111' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_71 : Operation 3125 [1/1] (0.00ns)   --->   "%tmp_175 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_111, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3125 'partselect' 'tmp_175' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_71 : Operation 3126 [1/1] (0.00ns)   --->   "%trunc_ln29_127 = trunc i32 %bitcast_ln29_111 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3126 'trunc' 'trunc_ln29_127' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_71 : Operation 3127 [1/1] (1.55ns)   --->   "%icmp_ln29_220 = icmp ne i8 %tmp_174, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3127 'icmp' 'icmp_ln29_220' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3128 [1/1] (2.44ns)   --->   "%icmp_ln29_221 = icmp eq i23 %trunc_ln29_126, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3128 'icmp' 'icmp_ln29_221' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3129 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_111)   --->   "%or_ln29_110 = or i1 %icmp_ln29_221, %icmp_ln29_220" [maxpool/max_pool.cpp:29]   --->   Operation 3129 'or' 'or_ln29_110' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3130 [1/1] (1.55ns)   --->   "%icmp_ln29_222 = icmp ne i8 %tmp_175, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3130 'icmp' 'icmp_ln29_222' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3131 [1/1] (2.44ns)   --->   "%icmp_ln29_223 = icmp eq i23 %trunc_ln29_127, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3131 'icmp' 'icmp_ln29_223' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3132 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_111)   --->   "%or_ln29_111 = or i1 %icmp_ln29_223, %icmp_ln29_222" [maxpool/max_pool.cpp:29]   --->   Operation 3132 'or' 'or_ln29_111' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3133 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_111)   --->   "%and_ln29_110 = and i1 %or_ln29_110, %or_ln29_111" [maxpool/max_pool.cpp:29]   --->   Operation 3133 'and' 'and_ln29_110' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3134 [1/2] (5.43ns)   --->   "%tmp_176 = fcmp ogt float %conv_out_load_63, %select_ln29_62" [maxpool/max_pool.cpp:29]   --->   Operation 3134 'fcmp' 'tmp_176' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3135 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_111 = and i1 %and_ln29_110, %tmp_176" [maxpool/max_pool.cpp:29]   --->   Operation 3135 'and' 'and_ln29_111' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3136 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_63 = select i1 %and_ln29_111, float %conv_out_load_63, float %select_ln29_62" [maxpool/max_pool.cpp:29]   --->   Operation 3136 'select' 'select_ln29_63' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 3137 [1/1] (3.25ns)   --->   "store float %select_ln29_63, float* %max_pool_out_addr_15, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 3137 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_71 : Operation 3138 [2/2] (5.43ns)   --->   "%tmp_187 = fcmp ogt float %conv_out_load_67, %select_ln29_66" [maxpool/max_pool.cpp:29]   --->   Operation 3138 'fcmp' 'tmp_187' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3139 [1/2] (3.25ns)   --->   "%conv_out_load_71 = load float* %conv_out_addr_71, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3139 'load' 'conv_out_load_71' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_71 : Operation 3140 [2/2] (5.43ns)   --->   "%tmp_198 = fcmp ogt float %conv_out_load_71, %select_ln29_70" [maxpool/max_pool.cpp:29]   --->   Operation 3140 'fcmp' 'tmp_198' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3141 [1/2] (3.25ns)   --->   "%conv_out_load_75 = load float* %conv_out_addr_75, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3141 'load' 'conv_out_load_75' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_71 : Operation 3142 [2/2] (3.25ns)   --->   "%conv_out_load_79 = load float* %conv_out_addr_79, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3142 'load' 'conv_out_load_79' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_71 : Operation 3143 [2/2] (3.25ns)   --->   "%conv_out_load_83 = load float* %conv_out_addr_83, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3143 'load' 'conv_out_load_83' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 72 <SV = 71> <Delay = 10.3>
ST_72 : Operation 3144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_30 = add i11 18, %mul_ln36_1" [maxpool/max_pool.cpp:36]   --->   Operation 3144 'add' 'add_ln36_30' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 3145 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_31 = add i11 %zext_ln13_1, %add_ln36_30" [maxpool/max_pool.cpp:36]   --->   Operation 3145 'add' 'add_ln36_31' <Predicate = (!icmp_ln13)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 3146 [1/1] (0.00ns)   --->   "%sext_ln36_16 = sext i11 %add_ln36_31 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 3146 'sext' 'sext_ln36_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_72 : Operation 3147 [1/1] (0.00ns)   --->   "%max_pool_out_addr_16 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_16" [maxpool/max_pool.cpp:36]   --->   Operation 3147 'getelementptr' 'max_pool_out_addr_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_72 : Operation 3148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_32 = add i11 24, %mul_ln36_1" [maxpool/max_pool.cpp:36]   --->   Operation 3148 'add' 'add_ln36_32' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 3149 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_33 = add i11 %zext_ln13_1, %add_ln36_32" [maxpool/max_pool.cpp:36]   --->   Operation 3149 'add' 'add_ln36_33' <Predicate = (!icmp_ln13)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 3150 [1/1] (0.00ns)   --->   "%sext_ln36_17 = sext i11 %add_ln36_33 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 3150 'sext' 'sext_ln36_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_72 : Operation 3151 [1/1] (0.00ns)   --->   "%max_pool_out_addr_17 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_17" [maxpool/max_pool.cpp:36]   --->   Operation 3151 'getelementptr' 'max_pool_out_addr_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_72 : Operation 3152 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_164 = add i13 102, %mul_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 3152 'add' 'add_ln29_164' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 3153 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_165 = add i13 %zext_ln13, %add_ln29_164" [maxpool/max_pool.cpp:29]   --->   Operation 3153 'add' 'add_ln29_165' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 3154 [1/1] (0.00ns)   --->   "%sext_ln29_75 = sext i13 %add_ln29_165 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 3154 'sext' 'sext_ln29_75' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_72 : Operation 3155 [1/1] (0.00ns)   --->   "%conv_out_addr_87 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_75" [maxpool/max_pool.cpp:29]   --->   Operation 3155 'getelementptr' 'conv_out_addr_87' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_72 : Operation 3156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_168 = add i13 114, %mul_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 3156 'add' 'add_ln29_168' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 3157 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_169 = add i13 %zext_ln13, %add_ln29_168" [maxpool/max_pool.cpp:29]   --->   Operation 3157 'add' 'add_ln29_169' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 3158 [1/1] (0.00ns)   --->   "%sext_ln29_77 = sext i13 %add_ln29_169 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 3158 'sext' 'sext_ln29_77' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_72 : Operation 3159 [1/1] (0.00ns)   --->   "%conv_out_addr_91 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_77" [maxpool/max_pool.cpp:29]   --->   Operation 3159 'getelementptr' 'conv_out_addr_91' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_72 : Operation 3160 [1/1] (0.00ns)   --->   "%bitcast_ln29_117 = bitcast float %conv_out_load_67 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3160 'bitcast' 'bitcast_ln29_117' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_72 : Operation 3161 [1/1] (0.00ns)   --->   "%tmp_185 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_117, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3161 'partselect' 'tmp_185' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_72 : Operation 3162 [1/1] (0.00ns)   --->   "%trunc_ln29_133 = trunc i32 %bitcast_ln29_117 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3162 'trunc' 'trunc_ln29_133' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_72 : Operation 3163 [1/1] (0.00ns)   --->   "%bitcast_ln29_118 = bitcast float %select_ln29_66 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3163 'bitcast' 'bitcast_ln29_118' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_72 : Operation 3164 [1/1] (0.00ns)   --->   "%tmp_186 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_118, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3164 'partselect' 'tmp_186' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_72 : Operation 3165 [1/1] (0.00ns)   --->   "%trunc_ln29_134 = trunc i32 %bitcast_ln29_118 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3165 'trunc' 'trunc_ln29_134' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_72 : Operation 3166 [1/1] (1.55ns)   --->   "%icmp_ln29_234 = icmp ne i8 %tmp_185, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3166 'icmp' 'icmp_ln29_234' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3167 [1/1] (2.44ns)   --->   "%icmp_ln29_235 = icmp eq i23 %trunc_ln29_133, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3167 'icmp' 'icmp_ln29_235' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3168 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_118)   --->   "%or_ln29_117 = or i1 %icmp_ln29_235, %icmp_ln29_234" [maxpool/max_pool.cpp:29]   --->   Operation 3168 'or' 'or_ln29_117' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3169 [1/1] (1.55ns)   --->   "%icmp_ln29_236 = icmp ne i8 %tmp_186, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3169 'icmp' 'icmp_ln29_236' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3170 [1/1] (2.44ns)   --->   "%icmp_ln29_237 = icmp eq i23 %trunc_ln29_134, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3170 'icmp' 'icmp_ln29_237' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3171 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_118)   --->   "%or_ln29_118 = or i1 %icmp_ln29_237, %icmp_ln29_236" [maxpool/max_pool.cpp:29]   --->   Operation 3171 'or' 'or_ln29_118' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3172 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_118)   --->   "%and_ln29_117 = and i1 %or_ln29_117, %or_ln29_118" [maxpool/max_pool.cpp:29]   --->   Operation 3172 'and' 'and_ln29_117' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3173 [1/2] (5.43ns)   --->   "%tmp_187 = fcmp ogt float %conv_out_load_67, %select_ln29_66" [maxpool/max_pool.cpp:29]   --->   Operation 3173 'fcmp' 'tmp_187' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3174 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_118 = and i1 %and_ln29_117, %tmp_187" [maxpool/max_pool.cpp:29]   --->   Operation 3174 'and' 'and_ln29_118' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3175 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_67 = select i1 %and_ln29_118, float %conv_out_load_67, float %select_ln29_66" [maxpool/max_pool.cpp:29]   --->   Operation 3175 'select' 'select_ln29_67' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 3176 [1/1] (3.25ns)   --->   "store float %select_ln29_67, float* %max_pool_out_addr_16, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 3176 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_72 : Operation 3177 [1/1] (0.00ns)   --->   "%bitcast_ln29_124 = bitcast float %conv_out_load_71 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3177 'bitcast' 'bitcast_ln29_124' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_72 : Operation 3178 [1/1] (0.00ns)   --->   "%tmp_196 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_124, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3178 'partselect' 'tmp_196' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_72 : Operation 3179 [1/1] (0.00ns)   --->   "%trunc_ln29_140 = trunc i32 %bitcast_ln29_124 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3179 'trunc' 'trunc_ln29_140' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_72 : Operation 3180 [1/1] (0.00ns)   --->   "%bitcast_ln29_125 = bitcast float %select_ln29_70 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3180 'bitcast' 'bitcast_ln29_125' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_72 : Operation 3181 [1/1] (0.00ns)   --->   "%tmp_197 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_125, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3181 'partselect' 'tmp_197' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_72 : Operation 3182 [1/1] (0.00ns)   --->   "%trunc_ln29_141 = trunc i32 %bitcast_ln29_125 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3182 'trunc' 'trunc_ln29_141' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_72 : Operation 3183 [1/1] (1.55ns)   --->   "%icmp_ln29_248 = icmp ne i8 %tmp_196, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3183 'icmp' 'icmp_ln29_248' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3184 [1/1] (2.44ns)   --->   "%icmp_ln29_249 = icmp eq i23 %trunc_ln29_140, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3184 'icmp' 'icmp_ln29_249' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3185 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_125)   --->   "%or_ln29_124 = or i1 %icmp_ln29_249, %icmp_ln29_248" [maxpool/max_pool.cpp:29]   --->   Operation 3185 'or' 'or_ln29_124' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3186 [1/1] (1.55ns)   --->   "%icmp_ln29_250 = icmp ne i8 %tmp_197, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3186 'icmp' 'icmp_ln29_250' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3187 [1/1] (2.44ns)   --->   "%icmp_ln29_251 = icmp eq i23 %trunc_ln29_141, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3187 'icmp' 'icmp_ln29_251' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3188 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_125)   --->   "%or_ln29_125 = or i1 %icmp_ln29_251, %icmp_ln29_250" [maxpool/max_pool.cpp:29]   --->   Operation 3188 'or' 'or_ln29_125' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3189 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_125)   --->   "%and_ln29_124 = and i1 %or_ln29_124, %or_ln29_125" [maxpool/max_pool.cpp:29]   --->   Operation 3189 'and' 'and_ln29_124' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3190 [1/2] (5.43ns)   --->   "%tmp_198 = fcmp ogt float %conv_out_load_71, %select_ln29_70" [maxpool/max_pool.cpp:29]   --->   Operation 3190 'fcmp' 'tmp_198' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3191 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_125 = and i1 %and_ln29_124, %tmp_198" [maxpool/max_pool.cpp:29]   --->   Operation 3191 'and' 'and_ln29_125' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3192 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_71 = select i1 %and_ln29_125, float %conv_out_load_71, float %select_ln29_70" [maxpool/max_pool.cpp:29]   --->   Operation 3192 'select' 'select_ln29_71' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 3193 [1/1] (3.25ns)   --->   "store float %select_ln29_71, float* %max_pool_out_addr_17, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 3193 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_72 : Operation 3194 [2/2] (5.43ns)   --->   "%tmp_209 = fcmp ogt float %conv_out_load_75, %select_ln29_74" [maxpool/max_pool.cpp:29]   --->   Operation 3194 'fcmp' 'tmp_209' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3195 [1/2] (3.25ns)   --->   "%conv_out_load_79 = load float* %conv_out_addr_79, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3195 'load' 'conv_out_load_79' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_72 : Operation 3196 [2/2] (5.43ns)   --->   "%tmp_220 = fcmp ogt float %conv_out_load_79, %select_ln29_78" [maxpool/max_pool.cpp:29]   --->   Operation 3196 'fcmp' 'tmp_220' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3197 [1/2] (3.25ns)   --->   "%conv_out_load_83 = load float* %conv_out_addr_83, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3197 'load' 'conv_out_load_83' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_72 : Operation 3198 [2/2] (3.25ns)   --->   "%conv_out_load_87 = load float* %conv_out_addr_87, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3198 'load' 'conv_out_load_87' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_72 : Operation 3199 [2/2] (3.25ns)   --->   "%conv_out_load_91 = load float* %conv_out_addr_91, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3199 'load' 'conv_out_load_91' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 73 <SV = 72> <Delay = 10.3>
ST_73 : Operation 3200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_34 = add i11 30, %mul_ln36_1" [maxpool/max_pool.cpp:36]   --->   Operation 3200 'add' 'add_ln36_34' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 3201 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_35 = add i11 %zext_ln13_1, %add_ln36_34" [maxpool/max_pool.cpp:36]   --->   Operation 3201 'add' 'add_ln36_35' <Predicate = (!icmp_ln13)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 3202 [1/1] (0.00ns)   --->   "%sext_ln36_18 = sext i11 %add_ln36_35 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 3202 'sext' 'sext_ln36_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_73 : Operation 3203 [1/1] (0.00ns)   --->   "%max_pool_out_addr_18 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_18" [maxpool/max_pool.cpp:36]   --->   Operation 3203 'getelementptr' 'max_pool_out_addr_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_73 : Operation 3204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_36 = add i11 36, %mul_ln36_1" [maxpool/max_pool.cpp:36]   --->   Operation 3204 'add' 'add_ln36_36' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 3205 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_37 = add i11 %zext_ln13_1, %add_ln36_36" [maxpool/max_pool.cpp:36]   --->   Operation 3205 'add' 'add_ln36_37' <Predicate = (!icmp_ln13)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 3206 [1/1] (0.00ns)   --->   "%sext_ln36_19 = sext i11 %add_ln36_37 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 3206 'sext' 'sext_ln36_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_73 : Operation 3207 [1/1] (0.00ns)   --->   "%max_pool_out_addr_19 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_19" [maxpool/max_pool.cpp:36]   --->   Operation 3207 'getelementptr' 'max_pool_out_addr_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_73 : Operation 3208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_172 = add i13 126, %mul_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 3208 'add' 'add_ln29_172' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 3209 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_173 = add i13 %zext_ln13, %add_ln29_172" [maxpool/max_pool.cpp:29]   --->   Operation 3209 'add' 'add_ln29_173' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 3210 [1/1] (0.00ns)   --->   "%sext_ln29_79 = sext i13 %add_ln29_173 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 3210 'sext' 'sext_ln29_79' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_73 : Operation 3211 [1/1] (0.00ns)   --->   "%conv_out_addr_95 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_79" [maxpool/max_pool.cpp:29]   --->   Operation 3211 'getelementptr' 'conv_out_addr_95' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_73 : Operation 3212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_176 = add i13 138, %mul_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 3212 'add' 'add_ln29_176' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 3213 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_177 = add i13 %zext_ln13, %add_ln29_176" [maxpool/max_pool.cpp:29]   --->   Operation 3213 'add' 'add_ln29_177' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 3214 [1/1] (0.00ns)   --->   "%sext_ln29_81 = sext i13 %add_ln29_177 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 3214 'sext' 'sext_ln29_81' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_73 : Operation 3215 [1/1] (0.00ns)   --->   "%conv_out_addr_99 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_81" [maxpool/max_pool.cpp:29]   --->   Operation 3215 'getelementptr' 'conv_out_addr_99' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_73 : Operation 3216 [1/1] (0.00ns)   --->   "%bitcast_ln29_131 = bitcast float %conv_out_load_75 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3216 'bitcast' 'bitcast_ln29_131' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_73 : Operation 3217 [1/1] (0.00ns)   --->   "%tmp_207 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_131, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3217 'partselect' 'tmp_207' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_73 : Operation 3218 [1/1] (0.00ns)   --->   "%trunc_ln29_147 = trunc i32 %bitcast_ln29_131 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3218 'trunc' 'trunc_ln29_147' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_73 : Operation 3219 [1/1] (0.00ns)   --->   "%bitcast_ln29_132 = bitcast float %select_ln29_74 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3219 'bitcast' 'bitcast_ln29_132' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_73 : Operation 3220 [1/1] (0.00ns)   --->   "%tmp_208 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_132, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3220 'partselect' 'tmp_208' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_73 : Operation 3221 [1/1] (0.00ns)   --->   "%trunc_ln29_148 = trunc i32 %bitcast_ln29_132 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3221 'trunc' 'trunc_ln29_148' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_73 : Operation 3222 [1/1] (1.55ns)   --->   "%icmp_ln29_262 = icmp ne i8 %tmp_207, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3222 'icmp' 'icmp_ln29_262' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3223 [1/1] (2.44ns)   --->   "%icmp_ln29_263 = icmp eq i23 %trunc_ln29_147, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3223 'icmp' 'icmp_ln29_263' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3224 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_132)   --->   "%or_ln29_131 = or i1 %icmp_ln29_263, %icmp_ln29_262" [maxpool/max_pool.cpp:29]   --->   Operation 3224 'or' 'or_ln29_131' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3225 [1/1] (1.55ns)   --->   "%icmp_ln29_264 = icmp ne i8 %tmp_208, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3225 'icmp' 'icmp_ln29_264' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3226 [1/1] (2.44ns)   --->   "%icmp_ln29_265 = icmp eq i23 %trunc_ln29_148, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3226 'icmp' 'icmp_ln29_265' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3227 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_132)   --->   "%or_ln29_132 = or i1 %icmp_ln29_265, %icmp_ln29_264" [maxpool/max_pool.cpp:29]   --->   Operation 3227 'or' 'or_ln29_132' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3228 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_132)   --->   "%and_ln29_131 = and i1 %or_ln29_131, %or_ln29_132" [maxpool/max_pool.cpp:29]   --->   Operation 3228 'and' 'and_ln29_131' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3229 [1/2] (5.43ns)   --->   "%tmp_209 = fcmp ogt float %conv_out_load_75, %select_ln29_74" [maxpool/max_pool.cpp:29]   --->   Operation 3229 'fcmp' 'tmp_209' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3230 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_132 = and i1 %and_ln29_131, %tmp_209" [maxpool/max_pool.cpp:29]   --->   Operation 3230 'and' 'and_ln29_132' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3231 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_75 = select i1 %and_ln29_132, float %conv_out_load_75, float %select_ln29_74" [maxpool/max_pool.cpp:29]   --->   Operation 3231 'select' 'select_ln29_75' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 3232 [1/1] (3.25ns)   --->   "store float %select_ln29_75, float* %max_pool_out_addr_18, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 3232 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_73 : Operation 3233 [1/1] (0.00ns)   --->   "%bitcast_ln29_138 = bitcast float %conv_out_load_79 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3233 'bitcast' 'bitcast_ln29_138' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_73 : Operation 3234 [1/1] (0.00ns)   --->   "%tmp_218 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_138, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3234 'partselect' 'tmp_218' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_73 : Operation 3235 [1/1] (0.00ns)   --->   "%trunc_ln29_154 = trunc i32 %bitcast_ln29_138 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3235 'trunc' 'trunc_ln29_154' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_73 : Operation 3236 [1/1] (0.00ns)   --->   "%bitcast_ln29_139 = bitcast float %select_ln29_78 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3236 'bitcast' 'bitcast_ln29_139' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_73 : Operation 3237 [1/1] (0.00ns)   --->   "%tmp_219 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_139, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3237 'partselect' 'tmp_219' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_73 : Operation 3238 [1/1] (0.00ns)   --->   "%trunc_ln29_155 = trunc i32 %bitcast_ln29_139 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3238 'trunc' 'trunc_ln29_155' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_73 : Operation 3239 [1/1] (1.55ns)   --->   "%icmp_ln29_276 = icmp ne i8 %tmp_218, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3239 'icmp' 'icmp_ln29_276' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3240 [1/1] (2.44ns)   --->   "%icmp_ln29_277 = icmp eq i23 %trunc_ln29_154, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3240 'icmp' 'icmp_ln29_277' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3241 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_139)   --->   "%or_ln29_138 = or i1 %icmp_ln29_277, %icmp_ln29_276" [maxpool/max_pool.cpp:29]   --->   Operation 3241 'or' 'or_ln29_138' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3242 [1/1] (1.55ns)   --->   "%icmp_ln29_278 = icmp ne i8 %tmp_219, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3242 'icmp' 'icmp_ln29_278' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3243 [1/1] (2.44ns)   --->   "%icmp_ln29_279 = icmp eq i23 %trunc_ln29_155, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3243 'icmp' 'icmp_ln29_279' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3244 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_139)   --->   "%or_ln29_139 = or i1 %icmp_ln29_279, %icmp_ln29_278" [maxpool/max_pool.cpp:29]   --->   Operation 3244 'or' 'or_ln29_139' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3245 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_139)   --->   "%and_ln29_138 = and i1 %or_ln29_138, %or_ln29_139" [maxpool/max_pool.cpp:29]   --->   Operation 3245 'and' 'and_ln29_138' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3246 [1/2] (5.43ns)   --->   "%tmp_220 = fcmp ogt float %conv_out_load_79, %select_ln29_78" [maxpool/max_pool.cpp:29]   --->   Operation 3246 'fcmp' 'tmp_220' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3247 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_139 = and i1 %and_ln29_138, %tmp_220" [maxpool/max_pool.cpp:29]   --->   Operation 3247 'and' 'and_ln29_139' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3248 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_79 = select i1 %and_ln29_139, float %conv_out_load_79, float %select_ln29_78" [maxpool/max_pool.cpp:29]   --->   Operation 3248 'select' 'select_ln29_79' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 3249 [1/1] (3.25ns)   --->   "store float %select_ln29_79, float* %max_pool_out_addr_19, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 3249 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_73 : Operation 3250 [2/2] (5.43ns)   --->   "%tmp_231 = fcmp ogt float %conv_out_load_83, %select_ln29_82" [maxpool/max_pool.cpp:29]   --->   Operation 3250 'fcmp' 'tmp_231' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3251 [1/2] (3.25ns)   --->   "%conv_out_load_87 = load float* %conv_out_addr_87, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3251 'load' 'conv_out_load_87' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_73 : Operation 3252 [2/2] (5.43ns)   --->   "%tmp_242 = fcmp ogt float %conv_out_load_87, %select_ln29_86" [maxpool/max_pool.cpp:29]   --->   Operation 3252 'fcmp' 'tmp_242' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3253 [1/2] (3.25ns)   --->   "%conv_out_load_91 = load float* %conv_out_addr_91, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3253 'load' 'conv_out_load_91' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_73 : Operation 3254 [2/2] (3.25ns)   --->   "%conv_out_load_95 = load float* %conv_out_addr_95, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3254 'load' 'conv_out_load_95' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_73 : Operation 3255 [2/2] (3.25ns)   --->   "%conv_out_load_99 = load float* %conv_out_addr_99, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3255 'load' 'conv_out_load_99' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 74 <SV = 73> <Delay = 10.3>
ST_74 : Operation 3256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_38 = add i11 42, %mul_ln36_1" [maxpool/max_pool.cpp:36]   --->   Operation 3256 'add' 'add_ln36_38' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 3257 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_39 = add i11 %zext_ln13_1, %add_ln36_38" [maxpool/max_pool.cpp:36]   --->   Operation 3257 'add' 'add_ln36_39' <Predicate = (!icmp_ln13)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 3258 [1/1] (0.00ns)   --->   "%sext_ln36_20 = sext i11 %add_ln36_39 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 3258 'sext' 'sext_ln36_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_74 : Operation 3259 [1/1] (0.00ns)   --->   "%max_pool_out_addr_20 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_20" [maxpool/max_pool.cpp:36]   --->   Operation 3259 'getelementptr' 'max_pool_out_addr_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_74 : Operation 3260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_40 = add i11 48, %mul_ln36_1" [maxpool/max_pool.cpp:36]   --->   Operation 3260 'add' 'add_ln36_40' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 3261 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_41 = add i11 %zext_ln13_1, %add_ln36_40" [maxpool/max_pool.cpp:36]   --->   Operation 3261 'add' 'add_ln36_41' <Predicate = (!icmp_ln13)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 3262 [1/1] (0.00ns)   --->   "%sext_ln36_21 = sext i11 %add_ln36_41 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 3262 'sext' 'sext_ln36_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_74 : Operation 3263 [1/1] (0.00ns)   --->   "%max_pool_out_addr_21 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_21" [maxpool/max_pool.cpp:36]   --->   Operation 3263 'getelementptr' 'max_pool_out_addr_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_74 : Operation 3264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_180 = add i13 150, %mul_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 3264 'add' 'add_ln29_180' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 3265 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_181 = add i13 %zext_ln13, %add_ln29_180" [maxpool/max_pool.cpp:29]   --->   Operation 3265 'add' 'add_ln29_181' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 3266 [1/1] (0.00ns)   --->   "%sext_ln29_83 = sext i13 %add_ln29_181 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 3266 'sext' 'sext_ln29_83' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_74 : Operation 3267 [1/1] (0.00ns)   --->   "%conv_out_addr_103 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_83" [maxpool/max_pool.cpp:29]   --->   Operation 3267 'getelementptr' 'conv_out_addr_103' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_74 : Operation 3268 [1/1] (0.00ns)   --->   "%bitcast_ln29_145 = bitcast float %conv_out_load_83 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3268 'bitcast' 'bitcast_ln29_145' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_74 : Operation 3269 [1/1] (0.00ns)   --->   "%tmp_229 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_145, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3269 'partselect' 'tmp_229' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_74 : Operation 3270 [1/1] (0.00ns)   --->   "%trunc_ln29_161 = trunc i32 %bitcast_ln29_145 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3270 'trunc' 'trunc_ln29_161' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_74 : Operation 3271 [1/1] (0.00ns)   --->   "%bitcast_ln29_146 = bitcast float %select_ln29_82 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3271 'bitcast' 'bitcast_ln29_146' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_74 : Operation 3272 [1/1] (0.00ns)   --->   "%tmp_230 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_146, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3272 'partselect' 'tmp_230' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_74 : Operation 3273 [1/1] (0.00ns)   --->   "%trunc_ln29_162 = trunc i32 %bitcast_ln29_146 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3273 'trunc' 'trunc_ln29_162' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_74 : Operation 3274 [1/1] (1.55ns)   --->   "%icmp_ln29_290 = icmp ne i8 %tmp_229, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3274 'icmp' 'icmp_ln29_290' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3275 [1/1] (2.44ns)   --->   "%icmp_ln29_291 = icmp eq i23 %trunc_ln29_161, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3275 'icmp' 'icmp_ln29_291' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3276 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_146)   --->   "%or_ln29_145 = or i1 %icmp_ln29_291, %icmp_ln29_290" [maxpool/max_pool.cpp:29]   --->   Operation 3276 'or' 'or_ln29_145' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3277 [1/1] (1.55ns)   --->   "%icmp_ln29_292 = icmp ne i8 %tmp_230, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3277 'icmp' 'icmp_ln29_292' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3278 [1/1] (2.44ns)   --->   "%icmp_ln29_293 = icmp eq i23 %trunc_ln29_162, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3278 'icmp' 'icmp_ln29_293' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3279 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_146)   --->   "%or_ln29_146 = or i1 %icmp_ln29_293, %icmp_ln29_292" [maxpool/max_pool.cpp:29]   --->   Operation 3279 'or' 'or_ln29_146' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3280 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_146)   --->   "%and_ln29_145 = and i1 %or_ln29_145, %or_ln29_146" [maxpool/max_pool.cpp:29]   --->   Operation 3280 'and' 'and_ln29_145' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3281 [1/2] (5.43ns)   --->   "%tmp_231 = fcmp ogt float %conv_out_load_83, %select_ln29_82" [maxpool/max_pool.cpp:29]   --->   Operation 3281 'fcmp' 'tmp_231' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3282 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_146 = and i1 %and_ln29_145, %tmp_231" [maxpool/max_pool.cpp:29]   --->   Operation 3282 'and' 'and_ln29_146' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3283 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_83 = select i1 %and_ln29_146, float %conv_out_load_83, float %select_ln29_82" [maxpool/max_pool.cpp:29]   --->   Operation 3283 'select' 'select_ln29_83' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 3284 [1/1] (3.25ns)   --->   "store float %select_ln29_83, float* %max_pool_out_addr_20, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 3284 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_74 : Operation 3285 [1/1] (0.00ns)   --->   "%bitcast_ln29_152 = bitcast float %conv_out_load_87 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3285 'bitcast' 'bitcast_ln29_152' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_74 : Operation 3286 [1/1] (0.00ns)   --->   "%tmp_240 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_152, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3286 'partselect' 'tmp_240' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_74 : Operation 3287 [1/1] (0.00ns)   --->   "%trunc_ln29_168 = trunc i32 %bitcast_ln29_152 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3287 'trunc' 'trunc_ln29_168' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_74 : Operation 3288 [1/1] (0.00ns)   --->   "%bitcast_ln29_153 = bitcast float %select_ln29_86 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3288 'bitcast' 'bitcast_ln29_153' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_74 : Operation 3289 [1/1] (0.00ns)   --->   "%tmp_241 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_153, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3289 'partselect' 'tmp_241' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_74 : Operation 3290 [1/1] (0.00ns)   --->   "%trunc_ln29_169 = trunc i32 %bitcast_ln29_153 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3290 'trunc' 'trunc_ln29_169' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_74 : Operation 3291 [1/1] (1.55ns)   --->   "%icmp_ln29_304 = icmp ne i8 %tmp_240, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3291 'icmp' 'icmp_ln29_304' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3292 [1/1] (2.44ns)   --->   "%icmp_ln29_305 = icmp eq i23 %trunc_ln29_168, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3292 'icmp' 'icmp_ln29_305' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3293 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_153)   --->   "%or_ln29_152 = or i1 %icmp_ln29_305, %icmp_ln29_304" [maxpool/max_pool.cpp:29]   --->   Operation 3293 'or' 'or_ln29_152' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3294 [1/1] (1.55ns)   --->   "%icmp_ln29_306 = icmp ne i8 %tmp_241, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3294 'icmp' 'icmp_ln29_306' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3295 [1/1] (2.44ns)   --->   "%icmp_ln29_307 = icmp eq i23 %trunc_ln29_169, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3295 'icmp' 'icmp_ln29_307' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3296 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_153)   --->   "%or_ln29_153 = or i1 %icmp_ln29_307, %icmp_ln29_306" [maxpool/max_pool.cpp:29]   --->   Operation 3296 'or' 'or_ln29_153' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3297 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_153)   --->   "%and_ln29_152 = and i1 %or_ln29_152, %or_ln29_153" [maxpool/max_pool.cpp:29]   --->   Operation 3297 'and' 'and_ln29_152' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3298 [1/2] (5.43ns)   --->   "%tmp_242 = fcmp ogt float %conv_out_load_87, %select_ln29_86" [maxpool/max_pool.cpp:29]   --->   Operation 3298 'fcmp' 'tmp_242' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3299 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_153 = and i1 %and_ln29_152, %tmp_242" [maxpool/max_pool.cpp:29]   --->   Operation 3299 'and' 'and_ln29_153' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3300 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_87 = select i1 %and_ln29_153, float %conv_out_load_87, float %select_ln29_86" [maxpool/max_pool.cpp:29]   --->   Operation 3300 'select' 'select_ln29_87' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 3301 [1/1] (3.25ns)   --->   "store float %select_ln29_87, float* %max_pool_out_addr_21, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 3301 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_74 : Operation 3302 [2/2] (5.43ns)   --->   "%tmp_253 = fcmp ogt float %conv_out_load_91, %select_ln29_90" [maxpool/max_pool.cpp:29]   --->   Operation 3302 'fcmp' 'tmp_253' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3303 [1/2] (3.25ns)   --->   "%conv_out_load_95 = load float* %conv_out_addr_95, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3303 'load' 'conv_out_load_95' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_74 : Operation 3304 [2/2] (5.43ns)   --->   "%tmp_264 = fcmp ogt float %conv_out_load_95, %select_ln29_94" [maxpool/max_pool.cpp:29]   --->   Operation 3304 'fcmp' 'tmp_264' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3305 [1/2] (3.25ns)   --->   "%conv_out_load_99 = load float* %conv_out_addr_99, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3305 'load' 'conv_out_load_99' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_74 : Operation 3306 [2/2] (3.25ns)   --->   "%conv_out_load_103 = load float* %conv_out_addr_103, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3306 'load' 'conv_out_load_103' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_74 : Operation 3307 [1/1] (0.00ns)   --->   "%or_ln29_305 = or i10 %mul_ln29_10, 1" [maxpool/max_pool.cpp:29]   --->   Operation 3307 'or' 'or_ln29_305' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_74 : Operation 3308 [1/1] (0.00ns)   --->   "%p_shl8_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %or_ln29_305, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 3308 'bitconcatenate' 'p_shl8_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_74 : Operation 3309 [1/1] (0.00ns)   --->   "%tmp_483 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %or_ln29_305, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 3309 'bitconcatenate' 'tmp_483' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_74 : Operation 3310 [1/1] (0.00ns)   --->   "%zext_ln29_52 = zext i11 %tmp_483 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 3310 'zext' 'zext_ln29_52' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_74 : Operation 3311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_11 = sub i13 %p_shl8_cast, %zext_ln29_52" [maxpool/max_pool.cpp:29]   --->   Operation 3311 'sub' 'sub_ln29_11' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 3312 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_224 = add i13 %zext_ln13, %sub_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 3312 'add' 'add_ln29_224' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 3313 [1/1] (0.00ns)   --->   "%zext_ln29_53 = zext i13 %add_ln29_224 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 3313 'zext' 'zext_ln29_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_74 : Operation 3314 [1/1] (0.00ns)   --->   "%conv_out_addr_107 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_53" [maxpool/max_pool.cpp:29]   --->   Operation 3314 'getelementptr' 'conv_out_addr_107' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_74 : Operation 3315 [2/2] (3.25ns)   --->   "%conv_out_load_107 = load float* %conv_out_addr_107, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3315 'load' 'conv_out_load_107' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 75 <SV = 74> <Delay = 10.3>
ST_75 : Operation 3316 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_42 = add i11 54, %mul_ln36_1" [maxpool/max_pool.cpp:36]   --->   Operation 3316 'add' 'add_ln36_42' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3317 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_43 = add i11 %zext_ln13_1, %add_ln36_42" [maxpool/max_pool.cpp:36]   --->   Operation 3317 'add' 'add_ln36_43' <Predicate = (!icmp_ln13)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3318 [1/1] (0.00ns)   --->   "%sext_ln36_22 = sext i11 %add_ln36_43 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 3318 'sext' 'sext_ln36_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_75 : Operation 3319 [1/1] (0.00ns)   --->   "%max_pool_out_addr_22 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_22" [maxpool/max_pool.cpp:36]   --->   Operation 3319 'getelementptr' 'max_pool_out_addr_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_75 : Operation 3320 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_44 = add i11 60, %mul_ln36_1" [maxpool/max_pool.cpp:36]   --->   Operation 3320 'add' 'add_ln36_44' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3321 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_45 = add i11 %zext_ln13_1, %add_ln36_44" [maxpool/max_pool.cpp:36]   --->   Operation 3321 'add' 'add_ln36_45' <Predicate = (!icmp_ln13)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3322 [1/1] (0.00ns)   --->   "%sext_ln36_23 = sext i11 %add_ln36_45 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 3322 'sext' 'sext_ln36_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_75 : Operation 3323 [1/1] (0.00ns)   --->   "%max_pool_out_addr_23 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_23" [maxpool/max_pool.cpp:36]   --->   Operation 3323 'getelementptr' 'max_pool_out_addr_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_75 : Operation 3324 [1/1] (0.00ns)   --->   "%bitcast_ln29_159 = bitcast float %conv_out_load_91 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3324 'bitcast' 'bitcast_ln29_159' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_75 : Operation 3325 [1/1] (0.00ns)   --->   "%tmp_251 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_159, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3325 'partselect' 'tmp_251' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_75 : Operation 3326 [1/1] (0.00ns)   --->   "%trunc_ln29_175 = trunc i32 %bitcast_ln29_159 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3326 'trunc' 'trunc_ln29_175' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_75 : Operation 3327 [1/1] (0.00ns)   --->   "%bitcast_ln29_160 = bitcast float %select_ln29_90 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3327 'bitcast' 'bitcast_ln29_160' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_75 : Operation 3328 [1/1] (0.00ns)   --->   "%tmp_252 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_160, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3328 'partselect' 'tmp_252' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_75 : Operation 3329 [1/1] (0.00ns)   --->   "%trunc_ln29_176 = trunc i32 %bitcast_ln29_160 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3329 'trunc' 'trunc_ln29_176' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_75 : Operation 3330 [1/1] (1.55ns)   --->   "%icmp_ln29_318 = icmp ne i8 %tmp_251, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3330 'icmp' 'icmp_ln29_318' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3331 [1/1] (2.44ns)   --->   "%icmp_ln29_319 = icmp eq i23 %trunc_ln29_175, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3331 'icmp' 'icmp_ln29_319' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3332 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_160)   --->   "%or_ln29_159 = or i1 %icmp_ln29_319, %icmp_ln29_318" [maxpool/max_pool.cpp:29]   --->   Operation 3332 'or' 'or_ln29_159' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3333 [1/1] (1.55ns)   --->   "%icmp_ln29_320 = icmp ne i8 %tmp_252, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3333 'icmp' 'icmp_ln29_320' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3334 [1/1] (2.44ns)   --->   "%icmp_ln29_321 = icmp eq i23 %trunc_ln29_176, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3334 'icmp' 'icmp_ln29_321' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3335 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_160)   --->   "%or_ln29_160 = or i1 %icmp_ln29_321, %icmp_ln29_320" [maxpool/max_pool.cpp:29]   --->   Operation 3335 'or' 'or_ln29_160' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3336 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_160)   --->   "%and_ln29_159 = and i1 %or_ln29_159, %or_ln29_160" [maxpool/max_pool.cpp:29]   --->   Operation 3336 'and' 'and_ln29_159' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3337 [1/2] (5.43ns)   --->   "%tmp_253 = fcmp ogt float %conv_out_load_91, %select_ln29_90" [maxpool/max_pool.cpp:29]   --->   Operation 3337 'fcmp' 'tmp_253' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3338 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_160 = and i1 %and_ln29_159, %tmp_253" [maxpool/max_pool.cpp:29]   --->   Operation 3338 'and' 'and_ln29_160' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3339 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_91 = select i1 %and_ln29_160, float %conv_out_load_91, float %select_ln29_90" [maxpool/max_pool.cpp:29]   --->   Operation 3339 'select' 'select_ln29_91' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 3340 [1/1] (3.25ns)   --->   "store float %select_ln29_91, float* %max_pool_out_addr_22, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 3340 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_75 : Operation 3341 [1/1] (0.00ns)   --->   "%bitcast_ln29_166 = bitcast float %conv_out_load_95 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3341 'bitcast' 'bitcast_ln29_166' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_75 : Operation 3342 [1/1] (0.00ns)   --->   "%tmp_262 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_166, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3342 'partselect' 'tmp_262' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_75 : Operation 3343 [1/1] (0.00ns)   --->   "%trunc_ln29_182 = trunc i32 %bitcast_ln29_166 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3343 'trunc' 'trunc_ln29_182' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_75 : Operation 3344 [1/1] (0.00ns)   --->   "%bitcast_ln29_167 = bitcast float %select_ln29_94 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3344 'bitcast' 'bitcast_ln29_167' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_75 : Operation 3345 [1/1] (0.00ns)   --->   "%tmp_263 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_167, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3345 'partselect' 'tmp_263' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_75 : Operation 3346 [1/1] (0.00ns)   --->   "%trunc_ln29_183 = trunc i32 %bitcast_ln29_167 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3346 'trunc' 'trunc_ln29_183' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_75 : Operation 3347 [1/1] (1.55ns)   --->   "%icmp_ln29_332 = icmp ne i8 %tmp_262, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3347 'icmp' 'icmp_ln29_332' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3348 [1/1] (2.44ns)   --->   "%icmp_ln29_333 = icmp eq i23 %trunc_ln29_182, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3348 'icmp' 'icmp_ln29_333' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3349 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_167)   --->   "%or_ln29_166 = or i1 %icmp_ln29_333, %icmp_ln29_332" [maxpool/max_pool.cpp:29]   --->   Operation 3349 'or' 'or_ln29_166' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3350 [1/1] (1.55ns)   --->   "%icmp_ln29_334 = icmp ne i8 %tmp_263, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3350 'icmp' 'icmp_ln29_334' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3351 [1/1] (2.44ns)   --->   "%icmp_ln29_335 = icmp eq i23 %trunc_ln29_183, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3351 'icmp' 'icmp_ln29_335' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3352 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_167)   --->   "%or_ln29_167 = or i1 %icmp_ln29_335, %icmp_ln29_334" [maxpool/max_pool.cpp:29]   --->   Operation 3352 'or' 'or_ln29_167' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3353 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_167)   --->   "%and_ln29_166 = and i1 %or_ln29_166, %or_ln29_167" [maxpool/max_pool.cpp:29]   --->   Operation 3353 'and' 'and_ln29_166' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3354 [1/2] (5.43ns)   --->   "%tmp_264 = fcmp ogt float %conv_out_load_95, %select_ln29_94" [maxpool/max_pool.cpp:29]   --->   Operation 3354 'fcmp' 'tmp_264' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3355 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_167 = and i1 %and_ln29_166, %tmp_264" [maxpool/max_pool.cpp:29]   --->   Operation 3355 'and' 'and_ln29_167' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3356 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_95 = select i1 %and_ln29_167, float %conv_out_load_95, float %select_ln29_94" [maxpool/max_pool.cpp:29]   --->   Operation 3356 'select' 'select_ln29_95' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 3357 [1/1] (3.25ns)   --->   "store float %select_ln29_95, float* %max_pool_out_addr_23, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 3357 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_75 : Operation 3358 [2/2] (5.43ns)   --->   "%tmp_275 = fcmp ogt float %conv_out_load_99, %select_ln29_98" [maxpool/max_pool.cpp:29]   --->   Operation 3358 'fcmp' 'tmp_275' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3359 [1/2] (3.25ns)   --->   "%conv_out_load_103 = load float* %conv_out_addr_103, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3359 'load' 'conv_out_load_103' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_75 : Operation 3360 [2/2] (5.43ns)   --->   "%tmp_286 = fcmp ogt float %conv_out_load_103, %select_ln29_102" [maxpool/max_pool.cpp:29]   --->   Operation 3360 'fcmp' 'tmp_286' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_227 = add i13 18, %mul_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 3361 'add' 'add_ln29_227' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3362 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_228 = add i13 %zext_ln13, %add_ln29_227" [maxpool/max_pool.cpp:29]   --->   Operation 3362 'add' 'add_ln29_228' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3363 [1/1] (0.00ns)   --->   "%sext_ln29_103 = sext i13 %add_ln29_228 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 3363 'sext' 'sext_ln29_103' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_75 : Operation 3364 [1/1] (0.00ns)   --->   "%conv_out_addr_111 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_103" [maxpool/max_pool.cpp:29]   --->   Operation 3364 'getelementptr' 'conv_out_addr_111' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_75 : Operation 3365 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_231 = add i13 30, %mul_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 3365 'add' 'add_ln29_231' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3366 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_232 = add i13 %zext_ln13, %add_ln29_231" [maxpool/max_pool.cpp:29]   --->   Operation 3366 'add' 'add_ln29_232' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3367 [1/1] (0.00ns)   --->   "%sext_ln29_105 = sext i13 %add_ln29_232 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 3367 'sext' 'sext_ln29_105' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_75 : Operation 3368 [1/1] (0.00ns)   --->   "%conv_out_addr_115 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_105" [maxpool/max_pool.cpp:29]   --->   Operation 3368 'getelementptr' 'conv_out_addr_115' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_75 : Operation 3369 [1/2] (3.25ns)   --->   "%conv_out_load_107 = load float* %conv_out_addr_107, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3369 'load' 'conv_out_load_107' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_75 : Operation 3370 [2/2] (3.25ns)   --->   "%conv_out_load_111 = load float* %conv_out_addr_111, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3370 'load' 'conv_out_load_111' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_75 : Operation 3371 [2/2] (3.25ns)   --->   "%conv_out_load_115 = load float* %conv_out_addr_115, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3371 'load' 'conv_out_load_115' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 76 <SV = 75> <Delay = 10.3>
ST_76 : Operation 3372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_46 = add i11 66, %mul_ln36_1" [maxpool/max_pool.cpp:36]   --->   Operation 3372 'add' 'add_ln36_46' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3373 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_47 = add i11 %zext_ln13_1, %add_ln36_46" [maxpool/max_pool.cpp:36]   --->   Operation 3373 'add' 'add_ln36_47' <Predicate = (!icmp_ln13)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3374 [1/1] (0.00ns)   --->   "%sext_ln36_24 = sext i11 %add_ln36_47 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 3374 'sext' 'sext_ln36_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_76 : Operation 3375 [1/1] (0.00ns)   --->   "%max_pool_out_addr_24 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_24" [maxpool/max_pool.cpp:36]   --->   Operation 3375 'getelementptr' 'max_pool_out_addr_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_76 : Operation 3376 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_48 = add i11 72, %mul_ln36_1" [maxpool/max_pool.cpp:36]   --->   Operation 3376 'add' 'add_ln36_48' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3377 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_49 = add i11 %zext_ln13_1, %add_ln36_48" [maxpool/max_pool.cpp:36]   --->   Operation 3377 'add' 'add_ln36_49' <Predicate = (!icmp_ln13)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3378 [1/1] (0.00ns)   --->   "%sext_ln36_25 = sext i11 %add_ln36_49 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 3378 'sext' 'sext_ln36_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_76 : Operation 3379 [1/1] (0.00ns)   --->   "%max_pool_out_addr_25 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_25" [maxpool/max_pool.cpp:36]   --->   Operation 3379 'getelementptr' 'max_pool_out_addr_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_76 : Operation 3380 [1/1] (0.00ns)   --->   "%bitcast_ln29_173 = bitcast float %conv_out_load_99 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3380 'bitcast' 'bitcast_ln29_173' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_76 : Operation 3381 [1/1] (0.00ns)   --->   "%tmp_273 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_173, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3381 'partselect' 'tmp_273' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_76 : Operation 3382 [1/1] (0.00ns)   --->   "%trunc_ln29_189 = trunc i32 %bitcast_ln29_173 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3382 'trunc' 'trunc_ln29_189' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_76 : Operation 3383 [1/1] (0.00ns)   --->   "%bitcast_ln29_174 = bitcast float %select_ln29_98 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3383 'bitcast' 'bitcast_ln29_174' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_76 : Operation 3384 [1/1] (0.00ns)   --->   "%tmp_274 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_174, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3384 'partselect' 'tmp_274' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_76 : Operation 3385 [1/1] (0.00ns)   --->   "%trunc_ln29_190 = trunc i32 %bitcast_ln29_174 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3385 'trunc' 'trunc_ln29_190' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_76 : Operation 3386 [1/1] (1.55ns)   --->   "%icmp_ln29_346 = icmp ne i8 %tmp_273, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3386 'icmp' 'icmp_ln29_346' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3387 [1/1] (2.44ns)   --->   "%icmp_ln29_347 = icmp eq i23 %trunc_ln29_189, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3387 'icmp' 'icmp_ln29_347' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3388 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_174)   --->   "%or_ln29_173 = or i1 %icmp_ln29_347, %icmp_ln29_346" [maxpool/max_pool.cpp:29]   --->   Operation 3388 'or' 'or_ln29_173' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3389 [1/1] (1.55ns)   --->   "%icmp_ln29_348 = icmp ne i8 %tmp_274, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3389 'icmp' 'icmp_ln29_348' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3390 [1/1] (2.44ns)   --->   "%icmp_ln29_349 = icmp eq i23 %trunc_ln29_190, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3390 'icmp' 'icmp_ln29_349' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3391 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_174)   --->   "%or_ln29_174 = or i1 %icmp_ln29_349, %icmp_ln29_348" [maxpool/max_pool.cpp:29]   --->   Operation 3391 'or' 'or_ln29_174' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3392 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_174)   --->   "%and_ln29_173 = and i1 %or_ln29_173, %or_ln29_174" [maxpool/max_pool.cpp:29]   --->   Operation 3392 'and' 'and_ln29_173' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3393 [1/2] (5.43ns)   --->   "%tmp_275 = fcmp ogt float %conv_out_load_99, %select_ln29_98" [maxpool/max_pool.cpp:29]   --->   Operation 3393 'fcmp' 'tmp_275' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3394 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_174 = and i1 %and_ln29_173, %tmp_275" [maxpool/max_pool.cpp:29]   --->   Operation 3394 'and' 'and_ln29_174' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3395 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_99 = select i1 %and_ln29_174, float %conv_out_load_99, float %select_ln29_98" [maxpool/max_pool.cpp:29]   --->   Operation 3395 'select' 'select_ln29_99' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 3396 [1/1] (3.25ns)   --->   "store float %select_ln29_99, float* %max_pool_out_addr_24, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 3396 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_76 : Operation 3397 [1/1] (0.00ns)   --->   "%bitcast_ln29_180 = bitcast float %conv_out_load_103 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3397 'bitcast' 'bitcast_ln29_180' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_76 : Operation 3398 [1/1] (0.00ns)   --->   "%tmp_284 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_180, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3398 'partselect' 'tmp_284' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_76 : Operation 3399 [1/1] (0.00ns)   --->   "%trunc_ln29_196 = trunc i32 %bitcast_ln29_180 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3399 'trunc' 'trunc_ln29_196' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_76 : Operation 3400 [1/1] (0.00ns)   --->   "%bitcast_ln29_181 = bitcast float %select_ln29_102 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3400 'bitcast' 'bitcast_ln29_181' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_76 : Operation 3401 [1/1] (0.00ns)   --->   "%tmp_285 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_181, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3401 'partselect' 'tmp_285' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_76 : Operation 3402 [1/1] (0.00ns)   --->   "%trunc_ln29_197 = trunc i32 %bitcast_ln29_181 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3402 'trunc' 'trunc_ln29_197' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_76 : Operation 3403 [1/1] (1.55ns)   --->   "%icmp_ln29_360 = icmp ne i8 %tmp_284, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3403 'icmp' 'icmp_ln29_360' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3404 [1/1] (2.44ns)   --->   "%icmp_ln29_361 = icmp eq i23 %trunc_ln29_196, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3404 'icmp' 'icmp_ln29_361' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3405 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_181)   --->   "%or_ln29_180 = or i1 %icmp_ln29_361, %icmp_ln29_360" [maxpool/max_pool.cpp:29]   --->   Operation 3405 'or' 'or_ln29_180' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3406 [1/1] (1.55ns)   --->   "%icmp_ln29_362 = icmp ne i8 %tmp_285, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3406 'icmp' 'icmp_ln29_362' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3407 [1/1] (2.44ns)   --->   "%icmp_ln29_363 = icmp eq i23 %trunc_ln29_197, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3407 'icmp' 'icmp_ln29_363' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3408 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_181)   --->   "%or_ln29_181 = or i1 %icmp_ln29_363, %icmp_ln29_362" [maxpool/max_pool.cpp:29]   --->   Operation 3408 'or' 'or_ln29_181' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3409 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_181)   --->   "%and_ln29_180 = and i1 %or_ln29_180, %or_ln29_181" [maxpool/max_pool.cpp:29]   --->   Operation 3409 'and' 'and_ln29_180' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3410 [1/2] (5.43ns)   --->   "%tmp_286 = fcmp ogt float %conv_out_load_103, %select_ln29_102" [maxpool/max_pool.cpp:29]   --->   Operation 3410 'fcmp' 'tmp_286' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3411 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_181 = and i1 %and_ln29_180, %tmp_286" [maxpool/max_pool.cpp:29]   --->   Operation 3411 'and' 'and_ln29_181' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3412 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_103 = select i1 %and_ln29_181, float %conv_out_load_103, float %select_ln29_102" [maxpool/max_pool.cpp:29]   --->   Operation 3412 'select' 'select_ln29_103' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 3413 [1/1] (3.25ns)   --->   "store float %select_ln29_103, float* %max_pool_out_addr_25, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 3413 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_76 : Operation 3414 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_235 = add i13 42, %mul_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 3414 'add' 'add_ln29_235' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3415 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_236 = add i13 %zext_ln13, %add_ln29_235" [maxpool/max_pool.cpp:29]   --->   Operation 3415 'add' 'add_ln29_236' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3416 [1/1] (0.00ns)   --->   "%sext_ln29_107 = sext i13 %add_ln29_236 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 3416 'sext' 'sext_ln29_107' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_76 : Operation 3417 [1/1] (0.00ns)   --->   "%conv_out_addr_119 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_107" [maxpool/max_pool.cpp:29]   --->   Operation 3417 'getelementptr' 'conv_out_addr_119' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_76 : Operation 3418 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_239 = add i13 54, %mul_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 3418 'add' 'add_ln29_239' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3419 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_240 = add i13 %zext_ln13, %add_ln29_239" [maxpool/max_pool.cpp:29]   --->   Operation 3419 'add' 'add_ln29_240' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3420 [1/1] (0.00ns)   --->   "%sext_ln29_109 = sext i13 %add_ln29_240 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 3420 'sext' 'sext_ln29_109' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_76 : Operation 3421 [1/1] (0.00ns)   --->   "%conv_out_addr_123 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_109" [maxpool/max_pool.cpp:29]   --->   Operation 3421 'getelementptr' 'conv_out_addr_123' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_76 : Operation 3422 [2/2] (5.43ns)   --->   "%tmp_297 = fcmp ogt float %conv_out_load_107, %select_ln29_106" [maxpool/max_pool.cpp:29]   --->   Operation 3422 'fcmp' 'tmp_297' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3423 [1/2] (3.25ns)   --->   "%conv_out_load_111 = load float* %conv_out_addr_111, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3423 'load' 'conv_out_load_111' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_76 : Operation 3424 [2/2] (5.43ns)   --->   "%tmp_308 = fcmp ogt float %conv_out_load_111, %select_ln29_110" [maxpool/max_pool.cpp:29]   --->   Operation 3424 'fcmp' 'tmp_308' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3425 [1/2] (3.25ns)   --->   "%conv_out_load_115 = load float* %conv_out_addr_115, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3425 'load' 'conv_out_load_115' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_76 : Operation 3426 [2/2] (3.25ns)   --->   "%conv_out_load_119 = load float* %conv_out_addr_119, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3426 'load' 'conv_out_load_119' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_76 : Operation 3427 [2/2] (3.25ns)   --->   "%conv_out_load_123 = load float* %conv_out_addr_123, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3427 'load' 'conv_out_load_123' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 77 <SV = 76> <Delay = 10.3>
ST_77 : Operation 3428 [1/1] (1.63ns)   --->   "%add_ln36_50 = add i11 %zext_ln13_1, %mul_ln36_2" [maxpool/max_pool.cpp:36]   --->   Operation 3428 'add' 'add_ln36_50' <Predicate = (!icmp_ln13)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3429 [1/1] (0.00ns)   --->   "%sext_ln36_26 = sext i11 %add_ln36_50 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 3429 'sext' 'sext_ln36_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_77 : Operation 3430 [1/1] (0.00ns)   --->   "%max_pool_out_addr_26 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_26" [maxpool/max_pool.cpp:36]   --->   Operation 3430 'getelementptr' 'max_pool_out_addr_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_77 : Operation 3431 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_51 = add i11 6, %mul_ln36_2" [maxpool/max_pool.cpp:36]   --->   Operation 3431 'add' 'add_ln36_51' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3432 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_52 = add i11 %zext_ln13_1, %add_ln36_51" [maxpool/max_pool.cpp:36]   --->   Operation 3432 'add' 'add_ln36_52' <Predicate = (!icmp_ln13)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3433 [1/1] (0.00ns)   --->   "%sext_ln36_27 = sext i11 %add_ln36_52 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 3433 'sext' 'sext_ln36_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_77 : Operation 3434 [1/1] (0.00ns)   --->   "%max_pool_out_addr_27 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_27" [maxpool/max_pool.cpp:36]   --->   Operation 3434 'getelementptr' 'max_pool_out_addr_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_77 : Operation 3435 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_243 = add i13 66, %mul_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 3435 'add' 'add_ln29_243' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3436 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_244 = add i13 %zext_ln13, %add_ln29_243" [maxpool/max_pool.cpp:29]   --->   Operation 3436 'add' 'add_ln29_244' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3437 [1/1] (0.00ns)   --->   "%sext_ln29_111 = sext i13 %add_ln29_244 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 3437 'sext' 'sext_ln29_111' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_77 : Operation 3438 [1/1] (0.00ns)   --->   "%conv_out_addr_127 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_111" [maxpool/max_pool.cpp:29]   --->   Operation 3438 'getelementptr' 'conv_out_addr_127' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_77 : Operation 3439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_247 = add i13 78, %mul_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 3439 'add' 'add_ln29_247' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3440 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_248 = add i13 %zext_ln13, %add_ln29_247" [maxpool/max_pool.cpp:29]   --->   Operation 3440 'add' 'add_ln29_248' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3441 [1/1] (0.00ns)   --->   "%sext_ln29_113 = sext i13 %add_ln29_248 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 3441 'sext' 'sext_ln29_113' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_77 : Operation 3442 [1/1] (0.00ns)   --->   "%conv_out_addr_131 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_113" [maxpool/max_pool.cpp:29]   --->   Operation 3442 'getelementptr' 'conv_out_addr_131' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_77 : Operation 3443 [1/1] (0.00ns)   --->   "%bitcast_ln29_187 = bitcast float %conv_out_load_107 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3443 'bitcast' 'bitcast_ln29_187' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_77 : Operation 3444 [1/1] (0.00ns)   --->   "%tmp_295 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_187, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3444 'partselect' 'tmp_295' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_77 : Operation 3445 [1/1] (0.00ns)   --->   "%trunc_ln29_211 = trunc i32 %bitcast_ln29_187 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3445 'trunc' 'trunc_ln29_211' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_77 : Operation 3446 [1/1] (0.00ns)   --->   "%bitcast_ln29_188 = bitcast float %select_ln29_106 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3446 'bitcast' 'bitcast_ln29_188' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_77 : Operation 3447 [1/1] (0.00ns)   --->   "%tmp_296 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_188, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3447 'partselect' 'tmp_296' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_77 : Operation 3448 [1/1] (0.00ns)   --->   "%trunc_ln29_212 = trunc i32 %bitcast_ln29_188 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3448 'trunc' 'trunc_ln29_212' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_77 : Operation 3449 [1/1] (1.55ns)   --->   "%icmp_ln29_374 = icmp ne i8 %tmp_295, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3449 'icmp' 'icmp_ln29_374' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3450 [1/1] (2.44ns)   --->   "%icmp_ln29_375 = icmp eq i23 %trunc_ln29_211, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3450 'icmp' 'icmp_ln29_375' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3451 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_188)   --->   "%or_ln29_187 = or i1 %icmp_ln29_375, %icmp_ln29_374" [maxpool/max_pool.cpp:29]   --->   Operation 3451 'or' 'or_ln29_187' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3452 [1/1] (1.55ns)   --->   "%icmp_ln29_376 = icmp ne i8 %tmp_296, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3452 'icmp' 'icmp_ln29_376' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3453 [1/1] (2.44ns)   --->   "%icmp_ln29_377 = icmp eq i23 %trunc_ln29_212, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3453 'icmp' 'icmp_ln29_377' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3454 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_188)   --->   "%or_ln29_188 = or i1 %icmp_ln29_377, %icmp_ln29_376" [maxpool/max_pool.cpp:29]   --->   Operation 3454 'or' 'or_ln29_188' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3455 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_188)   --->   "%and_ln29_187 = and i1 %or_ln29_187, %or_ln29_188" [maxpool/max_pool.cpp:29]   --->   Operation 3455 'and' 'and_ln29_187' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3456 [1/2] (5.43ns)   --->   "%tmp_297 = fcmp ogt float %conv_out_load_107, %select_ln29_106" [maxpool/max_pool.cpp:29]   --->   Operation 3456 'fcmp' 'tmp_297' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3457 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_188 = and i1 %and_ln29_187, %tmp_297" [maxpool/max_pool.cpp:29]   --->   Operation 3457 'and' 'and_ln29_188' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3458 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_107 = select i1 %and_ln29_188, float %conv_out_load_107, float %select_ln29_106" [maxpool/max_pool.cpp:29]   --->   Operation 3458 'select' 'select_ln29_107' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 3459 [1/1] (3.25ns)   --->   "store float %select_ln29_107, float* %max_pool_out_addr_26, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 3459 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_77 : Operation 3460 [1/1] (0.00ns)   --->   "%bitcast_ln29_194 = bitcast float %conv_out_load_111 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3460 'bitcast' 'bitcast_ln29_194' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_77 : Operation 3461 [1/1] (0.00ns)   --->   "%tmp_306 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_194, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3461 'partselect' 'tmp_306' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_77 : Operation 3462 [1/1] (0.00ns)   --->   "%trunc_ln29_218 = trunc i32 %bitcast_ln29_194 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3462 'trunc' 'trunc_ln29_218' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_77 : Operation 3463 [1/1] (0.00ns)   --->   "%bitcast_ln29_195 = bitcast float %select_ln29_110 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3463 'bitcast' 'bitcast_ln29_195' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_77 : Operation 3464 [1/1] (0.00ns)   --->   "%tmp_307 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_195, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3464 'partselect' 'tmp_307' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_77 : Operation 3465 [1/1] (0.00ns)   --->   "%trunc_ln29_219 = trunc i32 %bitcast_ln29_195 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3465 'trunc' 'trunc_ln29_219' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_77 : Operation 3466 [1/1] (1.55ns)   --->   "%icmp_ln29_388 = icmp ne i8 %tmp_306, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3466 'icmp' 'icmp_ln29_388' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3467 [1/1] (2.44ns)   --->   "%icmp_ln29_389 = icmp eq i23 %trunc_ln29_218, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3467 'icmp' 'icmp_ln29_389' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3468 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_195)   --->   "%or_ln29_194 = or i1 %icmp_ln29_389, %icmp_ln29_388" [maxpool/max_pool.cpp:29]   --->   Operation 3468 'or' 'or_ln29_194' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3469 [1/1] (1.55ns)   --->   "%icmp_ln29_390 = icmp ne i8 %tmp_307, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3469 'icmp' 'icmp_ln29_390' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3470 [1/1] (2.44ns)   --->   "%icmp_ln29_391 = icmp eq i23 %trunc_ln29_219, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3470 'icmp' 'icmp_ln29_391' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3471 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_195)   --->   "%or_ln29_195 = or i1 %icmp_ln29_391, %icmp_ln29_390" [maxpool/max_pool.cpp:29]   --->   Operation 3471 'or' 'or_ln29_195' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3472 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_195)   --->   "%and_ln29_194 = and i1 %or_ln29_194, %or_ln29_195" [maxpool/max_pool.cpp:29]   --->   Operation 3472 'and' 'and_ln29_194' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3473 [1/2] (5.43ns)   --->   "%tmp_308 = fcmp ogt float %conv_out_load_111, %select_ln29_110" [maxpool/max_pool.cpp:29]   --->   Operation 3473 'fcmp' 'tmp_308' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3474 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_195 = and i1 %and_ln29_194, %tmp_308" [maxpool/max_pool.cpp:29]   --->   Operation 3474 'and' 'and_ln29_195' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3475 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_111 = select i1 %and_ln29_195, float %conv_out_load_111, float %select_ln29_110" [maxpool/max_pool.cpp:29]   --->   Operation 3475 'select' 'select_ln29_111' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 3476 [1/1] (3.25ns)   --->   "store float %select_ln29_111, float* %max_pool_out_addr_27, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 3476 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_77 : Operation 3477 [2/2] (5.43ns)   --->   "%tmp_319 = fcmp ogt float %conv_out_load_115, %select_ln29_114" [maxpool/max_pool.cpp:29]   --->   Operation 3477 'fcmp' 'tmp_319' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3478 [1/2] (3.25ns)   --->   "%conv_out_load_119 = load float* %conv_out_addr_119, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3478 'load' 'conv_out_load_119' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_77 : Operation 3479 [2/2] (5.43ns)   --->   "%tmp_330 = fcmp ogt float %conv_out_load_119, %select_ln29_118" [maxpool/max_pool.cpp:29]   --->   Operation 3479 'fcmp' 'tmp_330' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3480 [1/2] (3.25ns)   --->   "%conv_out_load_123 = load float* %conv_out_addr_123, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3480 'load' 'conv_out_load_123' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_77 : Operation 3481 [2/2] (3.25ns)   --->   "%conv_out_load_127 = load float* %conv_out_addr_127, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3481 'load' 'conv_out_load_127' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_77 : Operation 3482 [2/2] (3.25ns)   --->   "%conv_out_load_131 = load float* %conv_out_addr_131, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3482 'load' 'conv_out_load_131' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 78 <SV = 77> <Delay = 10.3>
ST_78 : Operation 3483 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_53 = add i11 12, %mul_ln36_2" [maxpool/max_pool.cpp:36]   --->   Operation 3483 'add' 'add_ln36_53' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 3484 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_54 = add i11 %zext_ln13_1, %add_ln36_53" [maxpool/max_pool.cpp:36]   --->   Operation 3484 'add' 'add_ln36_54' <Predicate = (!icmp_ln13)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 3485 [1/1] (0.00ns)   --->   "%sext_ln36_28 = sext i11 %add_ln36_54 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 3485 'sext' 'sext_ln36_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_78 : Operation 3486 [1/1] (0.00ns)   --->   "%max_pool_out_addr_28 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_28" [maxpool/max_pool.cpp:36]   --->   Operation 3486 'getelementptr' 'max_pool_out_addr_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_78 : Operation 3487 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_55 = add i11 18, %mul_ln36_2" [maxpool/max_pool.cpp:36]   --->   Operation 3487 'add' 'add_ln36_55' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 3488 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_56 = add i11 %zext_ln13_1, %add_ln36_55" [maxpool/max_pool.cpp:36]   --->   Operation 3488 'add' 'add_ln36_56' <Predicate = (!icmp_ln13)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 3489 [1/1] (0.00ns)   --->   "%sext_ln36_29 = sext i11 %add_ln36_56 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 3489 'sext' 'sext_ln36_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_78 : Operation 3490 [1/1] (0.00ns)   --->   "%max_pool_out_addr_29 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_29" [maxpool/max_pool.cpp:36]   --->   Operation 3490 'getelementptr' 'max_pool_out_addr_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_78 : Operation 3491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_251 = add i13 90, %mul_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 3491 'add' 'add_ln29_251' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 3492 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_252 = add i13 %zext_ln13, %add_ln29_251" [maxpool/max_pool.cpp:29]   --->   Operation 3492 'add' 'add_ln29_252' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 3493 [1/1] (0.00ns)   --->   "%sext_ln29_115 = sext i13 %add_ln29_252 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 3493 'sext' 'sext_ln29_115' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_78 : Operation 3494 [1/1] (0.00ns)   --->   "%conv_out_addr_135 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_115" [maxpool/max_pool.cpp:29]   --->   Operation 3494 'getelementptr' 'conv_out_addr_135' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_78 : Operation 3495 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_255 = add i13 102, %mul_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 3495 'add' 'add_ln29_255' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 3496 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_256 = add i13 %zext_ln13, %add_ln29_255" [maxpool/max_pool.cpp:29]   --->   Operation 3496 'add' 'add_ln29_256' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 3497 [1/1] (0.00ns)   --->   "%sext_ln29_117 = sext i13 %add_ln29_256 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 3497 'sext' 'sext_ln29_117' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_78 : Operation 3498 [1/1] (0.00ns)   --->   "%conv_out_addr_139 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_117" [maxpool/max_pool.cpp:29]   --->   Operation 3498 'getelementptr' 'conv_out_addr_139' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_78 : Operation 3499 [1/1] (0.00ns)   --->   "%bitcast_ln29_201 = bitcast float %conv_out_load_115 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3499 'bitcast' 'bitcast_ln29_201' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_78 : Operation 3500 [1/1] (0.00ns)   --->   "%tmp_317 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_201, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3500 'partselect' 'tmp_317' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_78 : Operation 3501 [1/1] (0.00ns)   --->   "%trunc_ln29_225 = trunc i32 %bitcast_ln29_201 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3501 'trunc' 'trunc_ln29_225' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_78 : Operation 3502 [1/1] (0.00ns)   --->   "%bitcast_ln29_202 = bitcast float %select_ln29_114 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3502 'bitcast' 'bitcast_ln29_202' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_78 : Operation 3503 [1/1] (0.00ns)   --->   "%tmp_318 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_202, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3503 'partselect' 'tmp_318' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_78 : Operation 3504 [1/1] (0.00ns)   --->   "%trunc_ln29_226 = trunc i32 %bitcast_ln29_202 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3504 'trunc' 'trunc_ln29_226' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_78 : Operation 3505 [1/1] (1.55ns)   --->   "%icmp_ln29_402 = icmp ne i8 %tmp_317, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3505 'icmp' 'icmp_ln29_402' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3506 [1/1] (2.44ns)   --->   "%icmp_ln29_403 = icmp eq i23 %trunc_ln29_225, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3506 'icmp' 'icmp_ln29_403' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3507 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_202)   --->   "%or_ln29_201 = or i1 %icmp_ln29_403, %icmp_ln29_402" [maxpool/max_pool.cpp:29]   --->   Operation 3507 'or' 'or_ln29_201' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3508 [1/1] (1.55ns)   --->   "%icmp_ln29_404 = icmp ne i8 %tmp_318, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3508 'icmp' 'icmp_ln29_404' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3509 [1/1] (2.44ns)   --->   "%icmp_ln29_405 = icmp eq i23 %trunc_ln29_226, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3509 'icmp' 'icmp_ln29_405' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3510 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_202)   --->   "%or_ln29_202 = or i1 %icmp_ln29_405, %icmp_ln29_404" [maxpool/max_pool.cpp:29]   --->   Operation 3510 'or' 'or_ln29_202' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3511 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_202)   --->   "%and_ln29_201 = and i1 %or_ln29_201, %or_ln29_202" [maxpool/max_pool.cpp:29]   --->   Operation 3511 'and' 'and_ln29_201' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3512 [1/2] (5.43ns)   --->   "%tmp_319 = fcmp ogt float %conv_out_load_115, %select_ln29_114" [maxpool/max_pool.cpp:29]   --->   Operation 3512 'fcmp' 'tmp_319' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3513 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_202 = and i1 %and_ln29_201, %tmp_319" [maxpool/max_pool.cpp:29]   --->   Operation 3513 'and' 'and_ln29_202' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3514 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_115 = select i1 %and_ln29_202, float %conv_out_load_115, float %select_ln29_114" [maxpool/max_pool.cpp:29]   --->   Operation 3514 'select' 'select_ln29_115' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 3515 [1/1] (3.25ns)   --->   "store float %select_ln29_115, float* %max_pool_out_addr_28, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 3515 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_78 : Operation 3516 [1/1] (0.00ns)   --->   "%bitcast_ln29_208 = bitcast float %conv_out_load_119 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3516 'bitcast' 'bitcast_ln29_208' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_78 : Operation 3517 [1/1] (0.00ns)   --->   "%tmp_328 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_208, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3517 'partselect' 'tmp_328' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_78 : Operation 3518 [1/1] (0.00ns)   --->   "%trunc_ln29_232 = trunc i32 %bitcast_ln29_208 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3518 'trunc' 'trunc_ln29_232' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_78 : Operation 3519 [1/1] (0.00ns)   --->   "%bitcast_ln29_209 = bitcast float %select_ln29_118 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3519 'bitcast' 'bitcast_ln29_209' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_78 : Operation 3520 [1/1] (0.00ns)   --->   "%tmp_329 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_209, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3520 'partselect' 'tmp_329' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_78 : Operation 3521 [1/1] (0.00ns)   --->   "%trunc_ln29_233 = trunc i32 %bitcast_ln29_209 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3521 'trunc' 'trunc_ln29_233' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_78 : Operation 3522 [1/1] (1.55ns)   --->   "%icmp_ln29_416 = icmp ne i8 %tmp_328, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3522 'icmp' 'icmp_ln29_416' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3523 [1/1] (2.44ns)   --->   "%icmp_ln29_417 = icmp eq i23 %trunc_ln29_232, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3523 'icmp' 'icmp_ln29_417' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3524 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_209)   --->   "%or_ln29_208 = or i1 %icmp_ln29_417, %icmp_ln29_416" [maxpool/max_pool.cpp:29]   --->   Operation 3524 'or' 'or_ln29_208' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3525 [1/1] (1.55ns)   --->   "%icmp_ln29_418 = icmp ne i8 %tmp_329, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3525 'icmp' 'icmp_ln29_418' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3526 [1/1] (2.44ns)   --->   "%icmp_ln29_419 = icmp eq i23 %trunc_ln29_233, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3526 'icmp' 'icmp_ln29_419' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3527 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_209)   --->   "%or_ln29_209 = or i1 %icmp_ln29_419, %icmp_ln29_418" [maxpool/max_pool.cpp:29]   --->   Operation 3527 'or' 'or_ln29_209' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3528 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_209)   --->   "%and_ln29_208 = and i1 %or_ln29_208, %or_ln29_209" [maxpool/max_pool.cpp:29]   --->   Operation 3528 'and' 'and_ln29_208' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3529 [1/2] (5.43ns)   --->   "%tmp_330 = fcmp ogt float %conv_out_load_119, %select_ln29_118" [maxpool/max_pool.cpp:29]   --->   Operation 3529 'fcmp' 'tmp_330' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3530 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_209 = and i1 %and_ln29_208, %tmp_330" [maxpool/max_pool.cpp:29]   --->   Operation 3530 'and' 'and_ln29_209' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3531 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_119 = select i1 %and_ln29_209, float %conv_out_load_119, float %select_ln29_118" [maxpool/max_pool.cpp:29]   --->   Operation 3531 'select' 'select_ln29_119' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 3532 [1/1] (3.25ns)   --->   "store float %select_ln29_119, float* %max_pool_out_addr_29, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 3532 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_78 : Operation 3533 [2/2] (5.43ns)   --->   "%tmp_341 = fcmp ogt float %conv_out_load_123, %select_ln29_122" [maxpool/max_pool.cpp:29]   --->   Operation 3533 'fcmp' 'tmp_341' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3534 [1/2] (3.25ns)   --->   "%conv_out_load_127 = load float* %conv_out_addr_127, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3534 'load' 'conv_out_load_127' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_78 : Operation 3535 [2/2] (5.43ns)   --->   "%tmp_352 = fcmp ogt float %conv_out_load_127, %select_ln29_126" [maxpool/max_pool.cpp:29]   --->   Operation 3535 'fcmp' 'tmp_352' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3536 [1/2] (3.25ns)   --->   "%conv_out_load_131 = load float* %conv_out_addr_131, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3536 'load' 'conv_out_load_131' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_78 : Operation 3537 [2/2] (3.25ns)   --->   "%conv_out_load_135 = load float* %conv_out_addr_135, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3537 'load' 'conv_out_load_135' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_78 : Operation 3538 [2/2] (3.25ns)   --->   "%conv_out_load_139 = load float* %conv_out_addr_139, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3538 'load' 'conv_out_load_139' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 79 <SV = 78> <Delay = 10.3>
ST_79 : Operation 3539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_57 = add i11 24, %mul_ln36_2" [maxpool/max_pool.cpp:36]   --->   Operation 3539 'add' 'add_ln36_57' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 3540 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_58 = add i11 %zext_ln13_1, %add_ln36_57" [maxpool/max_pool.cpp:36]   --->   Operation 3540 'add' 'add_ln36_58' <Predicate = (!icmp_ln13)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 3541 [1/1] (0.00ns)   --->   "%sext_ln36_30 = sext i11 %add_ln36_58 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 3541 'sext' 'sext_ln36_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_79 : Operation 3542 [1/1] (0.00ns)   --->   "%max_pool_out_addr_30 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_30" [maxpool/max_pool.cpp:36]   --->   Operation 3542 'getelementptr' 'max_pool_out_addr_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_79 : Operation 3543 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_59 = add i11 30, %mul_ln36_2" [maxpool/max_pool.cpp:36]   --->   Operation 3543 'add' 'add_ln36_59' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 3544 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_60 = add i11 %zext_ln13_1, %add_ln36_59" [maxpool/max_pool.cpp:36]   --->   Operation 3544 'add' 'add_ln36_60' <Predicate = (!icmp_ln13)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 3545 [1/1] (0.00ns)   --->   "%sext_ln36_31 = sext i11 %add_ln36_60 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 3545 'sext' 'sext_ln36_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_79 : Operation 3546 [1/1] (0.00ns)   --->   "%max_pool_out_addr_31 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_31" [maxpool/max_pool.cpp:36]   --->   Operation 3546 'getelementptr' 'max_pool_out_addr_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_79 : Operation 3547 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_259 = add i13 114, %mul_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 3547 'add' 'add_ln29_259' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 3548 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_260 = add i13 %zext_ln13, %add_ln29_259" [maxpool/max_pool.cpp:29]   --->   Operation 3548 'add' 'add_ln29_260' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 3549 [1/1] (0.00ns)   --->   "%sext_ln29_119 = sext i13 %add_ln29_260 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 3549 'sext' 'sext_ln29_119' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_79 : Operation 3550 [1/1] (0.00ns)   --->   "%conv_out_addr_143 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_119" [maxpool/max_pool.cpp:29]   --->   Operation 3550 'getelementptr' 'conv_out_addr_143' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_79 : Operation 3551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_263 = add i13 126, %mul_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 3551 'add' 'add_ln29_263' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 3552 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_264 = add i13 %zext_ln13, %add_ln29_263" [maxpool/max_pool.cpp:29]   --->   Operation 3552 'add' 'add_ln29_264' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 3553 [1/1] (0.00ns)   --->   "%sext_ln29_121 = sext i13 %add_ln29_264 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 3553 'sext' 'sext_ln29_121' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_79 : Operation 3554 [1/1] (0.00ns)   --->   "%conv_out_addr_147 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_121" [maxpool/max_pool.cpp:29]   --->   Operation 3554 'getelementptr' 'conv_out_addr_147' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_79 : Operation 3555 [1/1] (0.00ns)   --->   "%bitcast_ln29_215 = bitcast float %conv_out_load_123 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3555 'bitcast' 'bitcast_ln29_215' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_79 : Operation 3556 [1/1] (0.00ns)   --->   "%tmp_339 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_215, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3556 'partselect' 'tmp_339' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_79 : Operation 3557 [1/1] (0.00ns)   --->   "%trunc_ln29_239 = trunc i32 %bitcast_ln29_215 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3557 'trunc' 'trunc_ln29_239' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_79 : Operation 3558 [1/1] (0.00ns)   --->   "%bitcast_ln29_216 = bitcast float %select_ln29_122 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3558 'bitcast' 'bitcast_ln29_216' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_79 : Operation 3559 [1/1] (0.00ns)   --->   "%tmp_340 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_216, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3559 'partselect' 'tmp_340' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_79 : Operation 3560 [1/1] (0.00ns)   --->   "%trunc_ln29_240 = trunc i32 %bitcast_ln29_216 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3560 'trunc' 'trunc_ln29_240' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_79 : Operation 3561 [1/1] (1.55ns)   --->   "%icmp_ln29_430 = icmp ne i8 %tmp_339, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3561 'icmp' 'icmp_ln29_430' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3562 [1/1] (2.44ns)   --->   "%icmp_ln29_431 = icmp eq i23 %trunc_ln29_239, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3562 'icmp' 'icmp_ln29_431' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3563 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_216)   --->   "%or_ln29_215 = or i1 %icmp_ln29_431, %icmp_ln29_430" [maxpool/max_pool.cpp:29]   --->   Operation 3563 'or' 'or_ln29_215' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3564 [1/1] (1.55ns)   --->   "%icmp_ln29_432 = icmp ne i8 %tmp_340, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3564 'icmp' 'icmp_ln29_432' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3565 [1/1] (2.44ns)   --->   "%icmp_ln29_433 = icmp eq i23 %trunc_ln29_240, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3565 'icmp' 'icmp_ln29_433' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3566 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_216)   --->   "%or_ln29_216 = or i1 %icmp_ln29_433, %icmp_ln29_432" [maxpool/max_pool.cpp:29]   --->   Operation 3566 'or' 'or_ln29_216' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3567 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_216)   --->   "%and_ln29_215 = and i1 %or_ln29_215, %or_ln29_216" [maxpool/max_pool.cpp:29]   --->   Operation 3567 'and' 'and_ln29_215' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3568 [1/2] (5.43ns)   --->   "%tmp_341 = fcmp ogt float %conv_out_load_123, %select_ln29_122" [maxpool/max_pool.cpp:29]   --->   Operation 3568 'fcmp' 'tmp_341' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3569 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_216 = and i1 %and_ln29_215, %tmp_341" [maxpool/max_pool.cpp:29]   --->   Operation 3569 'and' 'and_ln29_216' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3570 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_123 = select i1 %and_ln29_216, float %conv_out_load_123, float %select_ln29_122" [maxpool/max_pool.cpp:29]   --->   Operation 3570 'select' 'select_ln29_123' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 3571 [1/1] (3.25ns)   --->   "store float %select_ln29_123, float* %max_pool_out_addr_30, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 3571 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_79 : Operation 3572 [1/1] (0.00ns)   --->   "%bitcast_ln29_222 = bitcast float %conv_out_load_127 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3572 'bitcast' 'bitcast_ln29_222' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_79 : Operation 3573 [1/1] (0.00ns)   --->   "%tmp_350 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_222, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3573 'partselect' 'tmp_350' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_79 : Operation 3574 [1/1] (0.00ns)   --->   "%trunc_ln29_246 = trunc i32 %bitcast_ln29_222 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3574 'trunc' 'trunc_ln29_246' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_79 : Operation 3575 [1/1] (0.00ns)   --->   "%bitcast_ln29_223 = bitcast float %select_ln29_126 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3575 'bitcast' 'bitcast_ln29_223' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_79 : Operation 3576 [1/1] (0.00ns)   --->   "%tmp_351 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_223, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3576 'partselect' 'tmp_351' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_79 : Operation 3577 [1/1] (0.00ns)   --->   "%trunc_ln29_247 = trunc i32 %bitcast_ln29_223 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3577 'trunc' 'trunc_ln29_247' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_79 : Operation 3578 [1/1] (1.55ns)   --->   "%icmp_ln29_444 = icmp ne i8 %tmp_350, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3578 'icmp' 'icmp_ln29_444' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3579 [1/1] (2.44ns)   --->   "%icmp_ln29_445 = icmp eq i23 %trunc_ln29_246, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3579 'icmp' 'icmp_ln29_445' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3580 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_223)   --->   "%or_ln29_222 = or i1 %icmp_ln29_445, %icmp_ln29_444" [maxpool/max_pool.cpp:29]   --->   Operation 3580 'or' 'or_ln29_222' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3581 [1/1] (1.55ns)   --->   "%icmp_ln29_446 = icmp ne i8 %tmp_351, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3581 'icmp' 'icmp_ln29_446' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3582 [1/1] (2.44ns)   --->   "%icmp_ln29_447 = icmp eq i23 %trunc_ln29_247, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3582 'icmp' 'icmp_ln29_447' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3583 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_223)   --->   "%or_ln29_223 = or i1 %icmp_ln29_447, %icmp_ln29_446" [maxpool/max_pool.cpp:29]   --->   Operation 3583 'or' 'or_ln29_223' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3584 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_223)   --->   "%and_ln29_222 = and i1 %or_ln29_222, %or_ln29_223" [maxpool/max_pool.cpp:29]   --->   Operation 3584 'and' 'and_ln29_222' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3585 [1/2] (5.43ns)   --->   "%tmp_352 = fcmp ogt float %conv_out_load_127, %select_ln29_126" [maxpool/max_pool.cpp:29]   --->   Operation 3585 'fcmp' 'tmp_352' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3586 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_223 = and i1 %and_ln29_222, %tmp_352" [maxpool/max_pool.cpp:29]   --->   Operation 3586 'and' 'and_ln29_223' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3587 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_127 = select i1 %and_ln29_223, float %conv_out_load_127, float %select_ln29_126" [maxpool/max_pool.cpp:29]   --->   Operation 3587 'select' 'select_ln29_127' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 3588 [1/1] (3.25ns)   --->   "store float %select_ln29_127, float* %max_pool_out_addr_31, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 3588 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_79 : Operation 3589 [2/2] (5.43ns)   --->   "%tmp_363 = fcmp ogt float %conv_out_load_131, %select_ln29_130" [maxpool/max_pool.cpp:29]   --->   Operation 3589 'fcmp' 'tmp_363' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3590 [1/2] (3.25ns)   --->   "%conv_out_load_135 = load float* %conv_out_addr_135, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3590 'load' 'conv_out_load_135' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_79 : Operation 3591 [2/2] (5.43ns)   --->   "%tmp_374 = fcmp ogt float %conv_out_load_135, %select_ln29_134" [maxpool/max_pool.cpp:29]   --->   Operation 3591 'fcmp' 'tmp_374' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3592 [1/2] (3.25ns)   --->   "%conv_out_load_139 = load float* %conv_out_addr_139, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3592 'load' 'conv_out_load_139' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_79 : Operation 3593 [2/2] (3.25ns)   --->   "%conv_out_load_143 = load float* %conv_out_addr_143, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3593 'load' 'conv_out_load_143' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_79 : Operation 3594 [2/2] (3.25ns)   --->   "%conv_out_load_147 = load float* %conv_out_addr_147, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3594 'load' 'conv_out_load_147' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 80 <SV = 79> <Delay = 10.3>
ST_80 : Operation 3595 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_61 = add i11 36, %mul_ln36_2" [maxpool/max_pool.cpp:36]   --->   Operation 3595 'add' 'add_ln36_61' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 3596 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_62 = add i11 %zext_ln13_1, %add_ln36_61" [maxpool/max_pool.cpp:36]   --->   Operation 3596 'add' 'add_ln36_62' <Predicate = (!icmp_ln13)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 3597 [1/1] (0.00ns)   --->   "%sext_ln36_32 = sext i11 %add_ln36_62 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 3597 'sext' 'sext_ln36_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_80 : Operation 3598 [1/1] (0.00ns)   --->   "%max_pool_out_addr_32 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_32" [maxpool/max_pool.cpp:36]   --->   Operation 3598 'getelementptr' 'max_pool_out_addr_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_80 : Operation 3599 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_63 = add i11 42, %mul_ln36_2" [maxpool/max_pool.cpp:36]   --->   Operation 3599 'add' 'add_ln36_63' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 3600 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_64 = add i11 %zext_ln13_1, %add_ln36_63" [maxpool/max_pool.cpp:36]   --->   Operation 3600 'add' 'add_ln36_64' <Predicate = (!icmp_ln13)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 3601 [1/1] (0.00ns)   --->   "%sext_ln36_33 = sext i11 %add_ln36_64 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 3601 'sext' 'sext_ln36_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_80 : Operation 3602 [1/1] (0.00ns)   --->   "%max_pool_out_addr_33 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_33" [maxpool/max_pool.cpp:36]   --->   Operation 3602 'getelementptr' 'max_pool_out_addr_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_80 : Operation 3603 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_267 = add i13 138, %mul_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 3603 'add' 'add_ln29_267' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 3604 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_268 = add i13 %zext_ln13, %add_ln29_267" [maxpool/max_pool.cpp:29]   --->   Operation 3604 'add' 'add_ln29_268' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 3605 [1/1] (0.00ns)   --->   "%sext_ln29_123 = sext i13 %add_ln29_268 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 3605 'sext' 'sext_ln29_123' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_80 : Operation 3606 [1/1] (0.00ns)   --->   "%conv_out_addr_151 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_123" [maxpool/max_pool.cpp:29]   --->   Operation 3606 'getelementptr' 'conv_out_addr_151' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_80 : Operation 3607 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_271 = add i13 150, %mul_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 3607 'add' 'add_ln29_271' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 3608 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_272 = add i13 %zext_ln13, %add_ln29_271" [maxpool/max_pool.cpp:29]   --->   Operation 3608 'add' 'add_ln29_272' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 3609 [1/1] (0.00ns)   --->   "%sext_ln29_125 = sext i13 %add_ln29_272 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 3609 'sext' 'sext_ln29_125' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_80 : Operation 3610 [1/1] (0.00ns)   --->   "%conv_out_addr_155 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_125" [maxpool/max_pool.cpp:29]   --->   Operation 3610 'getelementptr' 'conv_out_addr_155' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_80 : Operation 3611 [1/1] (0.00ns)   --->   "%bitcast_ln29_229 = bitcast float %conv_out_load_131 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3611 'bitcast' 'bitcast_ln29_229' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_80 : Operation 3612 [1/1] (0.00ns)   --->   "%tmp_361 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_229, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3612 'partselect' 'tmp_361' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_80 : Operation 3613 [1/1] (0.00ns)   --->   "%trunc_ln29_253 = trunc i32 %bitcast_ln29_229 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3613 'trunc' 'trunc_ln29_253' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_80 : Operation 3614 [1/1] (0.00ns)   --->   "%bitcast_ln29_230 = bitcast float %select_ln29_130 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3614 'bitcast' 'bitcast_ln29_230' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_80 : Operation 3615 [1/1] (0.00ns)   --->   "%tmp_362 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_230, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3615 'partselect' 'tmp_362' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_80 : Operation 3616 [1/1] (0.00ns)   --->   "%trunc_ln29_254 = trunc i32 %bitcast_ln29_230 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3616 'trunc' 'trunc_ln29_254' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_80 : Operation 3617 [1/1] (1.55ns)   --->   "%icmp_ln29_458 = icmp ne i8 %tmp_361, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3617 'icmp' 'icmp_ln29_458' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3618 [1/1] (2.44ns)   --->   "%icmp_ln29_459 = icmp eq i23 %trunc_ln29_253, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3618 'icmp' 'icmp_ln29_459' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3619 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_230)   --->   "%or_ln29_229 = or i1 %icmp_ln29_459, %icmp_ln29_458" [maxpool/max_pool.cpp:29]   --->   Operation 3619 'or' 'or_ln29_229' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3620 [1/1] (1.55ns)   --->   "%icmp_ln29_460 = icmp ne i8 %tmp_362, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3620 'icmp' 'icmp_ln29_460' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3621 [1/1] (2.44ns)   --->   "%icmp_ln29_461 = icmp eq i23 %trunc_ln29_254, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3621 'icmp' 'icmp_ln29_461' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3622 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_230)   --->   "%or_ln29_230 = or i1 %icmp_ln29_461, %icmp_ln29_460" [maxpool/max_pool.cpp:29]   --->   Operation 3622 'or' 'or_ln29_230' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3623 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_230)   --->   "%and_ln29_229 = and i1 %or_ln29_229, %or_ln29_230" [maxpool/max_pool.cpp:29]   --->   Operation 3623 'and' 'and_ln29_229' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3624 [1/2] (5.43ns)   --->   "%tmp_363 = fcmp ogt float %conv_out_load_131, %select_ln29_130" [maxpool/max_pool.cpp:29]   --->   Operation 3624 'fcmp' 'tmp_363' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3625 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_230 = and i1 %and_ln29_229, %tmp_363" [maxpool/max_pool.cpp:29]   --->   Operation 3625 'and' 'and_ln29_230' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3626 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_131 = select i1 %and_ln29_230, float %conv_out_load_131, float %select_ln29_130" [maxpool/max_pool.cpp:29]   --->   Operation 3626 'select' 'select_ln29_131' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 3627 [1/1] (3.25ns)   --->   "store float %select_ln29_131, float* %max_pool_out_addr_32, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 3627 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_80 : Operation 3628 [1/1] (0.00ns)   --->   "%bitcast_ln29_236 = bitcast float %conv_out_load_135 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3628 'bitcast' 'bitcast_ln29_236' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_80 : Operation 3629 [1/1] (0.00ns)   --->   "%tmp_372 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_236, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3629 'partselect' 'tmp_372' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_80 : Operation 3630 [1/1] (0.00ns)   --->   "%trunc_ln29_260 = trunc i32 %bitcast_ln29_236 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3630 'trunc' 'trunc_ln29_260' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_80 : Operation 3631 [1/1] (0.00ns)   --->   "%bitcast_ln29_237 = bitcast float %select_ln29_134 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3631 'bitcast' 'bitcast_ln29_237' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_80 : Operation 3632 [1/1] (0.00ns)   --->   "%tmp_373 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_237, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3632 'partselect' 'tmp_373' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_80 : Operation 3633 [1/1] (0.00ns)   --->   "%trunc_ln29_261 = trunc i32 %bitcast_ln29_237 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3633 'trunc' 'trunc_ln29_261' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_80 : Operation 3634 [1/1] (1.55ns)   --->   "%icmp_ln29_472 = icmp ne i8 %tmp_372, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3634 'icmp' 'icmp_ln29_472' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3635 [1/1] (2.44ns)   --->   "%icmp_ln29_473 = icmp eq i23 %trunc_ln29_260, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3635 'icmp' 'icmp_ln29_473' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3636 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_237)   --->   "%or_ln29_236 = or i1 %icmp_ln29_473, %icmp_ln29_472" [maxpool/max_pool.cpp:29]   --->   Operation 3636 'or' 'or_ln29_236' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3637 [1/1] (1.55ns)   --->   "%icmp_ln29_474 = icmp ne i8 %tmp_373, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3637 'icmp' 'icmp_ln29_474' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3638 [1/1] (2.44ns)   --->   "%icmp_ln29_475 = icmp eq i23 %trunc_ln29_261, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3638 'icmp' 'icmp_ln29_475' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3639 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_237)   --->   "%or_ln29_237 = or i1 %icmp_ln29_475, %icmp_ln29_474" [maxpool/max_pool.cpp:29]   --->   Operation 3639 'or' 'or_ln29_237' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3640 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_237)   --->   "%and_ln29_236 = and i1 %or_ln29_236, %or_ln29_237" [maxpool/max_pool.cpp:29]   --->   Operation 3640 'and' 'and_ln29_236' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3641 [1/2] (5.43ns)   --->   "%tmp_374 = fcmp ogt float %conv_out_load_135, %select_ln29_134" [maxpool/max_pool.cpp:29]   --->   Operation 3641 'fcmp' 'tmp_374' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3642 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_237 = and i1 %and_ln29_236, %tmp_374" [maxpool/max_pool.cpp:29]   --->   Operation 3642 'and' 'and_ln29_237' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3643 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_135 = select i1 %and_ln29_237, float %conv_out_load_135, float %select_ln29_134" [maxpool/max_pool.cpp:29]   --->   Operation 3643 'select' 'select_ln29_135' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 3644 [1/1] (3.25ns)   --->   "store float %select_ln29_135, float* %max_pool_out_addr_33, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 3644 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_80 : Operation 3645 [2/2] (5.43ns)   --->   "%tmp_385 = fcmp ogt float %conv_out_load_139, %select_ln29_138" [maxpool/max_pool.cpp:29]   --->   Operation 3645 'fcmp' 'tmp_385' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3646 [1/2] (3.25ns)   --->   "%conv_out_load_143 = load float* %conv_out_addr_143, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3646 'load' 'conv_out_load_143' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_80 : Operation 3647 [2/2] (5.43ns)   --->   "%tmp_396 = fcmp ogt float %conv_out_load_143, %select_ln29_142" [maxpool/max_pool.cpp:29]   --->   Operation 3647 'fcmp' 'tmp_396' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3648 [1/2] (3.25ns)   --->   "%conv_out_load_147 = load float* %conv_out_addr_147, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3648 'load' 'conv_out_load_147' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_80 : Operation 3649 [2/2] (3.25ns)   --->   "%conv_out_load_151 = load float* %conv_out_addr_151, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3649 'load' 'conv_out_load_151' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_80 : Operation 3650 [2/2] (3.25ns)   --->   "%conv_out_load_155 = load float* %conv_out_addr_155, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3650 'load' 'conv_out_load_155' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_80 : Operation 3651 [1/1] (1.73ns)   --->   "%add_ln13_2 = add i4 3, %r_0_0" [maxpool/max_pool.cpp:13]   --->   Operation 3651 'add' 'add_ln13_2' <Predicate = (!icmp_ln13)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 10.3>
ST_81 : Operation 3652 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_65 = add i11 48, %mul_ln36_2" [maxpool/max_pool.cpp:36]   --->   Operation 3652 'add' 'add_ln36_65' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 3653 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_66 = add i11 %zext_ln13_1, %add_ln36_65" [maxpool/max_pool.cpp:36]   --->   Operation 3653 'add' 'add_ln36_66' <Predicate = (!icmp_ln13)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 3654 [1/1] (0.00ns)   --->   "%sext_ln36_34 = sext i11 %add_ln36_66 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 3654 'sext' 'sext_ln36_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_81 : Operation 3655 [1/1] (0.00ns)   --->   "%max_pool_out_addr_34 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_34" [maxpool/max_pool.cpp:36]   --->   Operation 3655 'getelementptr' 'max_pool_out_addr_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_81 : Operation 3656 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_67 = add i11 54, %mul_ln36_2" [maxpool/max_pool.cpp:36]   --->   Operation 3656 'add' 'add_ln36_67' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 3657 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_68 = add i11 %zext_ln13_1, %add_ln36_67" [maxpool/max_pool.cpp:36]   --->   Operation 3657 'add' 'add_ln36_68' <Predicate = (!icmp_ln13)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 3658 [1/1] (0.00ns)   --->   "%sext_ln36_35 = sext i11 %add_ln36_68 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 3658 'sext' 'sext_ln36_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_81 : Operation 3659 [1/1] (0.00ns)   --->   "%max_pool_out_addr_35 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_35" [maxpool/max_pool.cpp:36]   --->   Operation 3659 'getelementptr' 'max_pool_out_addr_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_81 : Operation 3660 [1/1] (0.00ns)   --->   "%bitcast_ln29_243 = bitcast float %conv_out_load_139 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3660 'bitcast' 'bitcast_ln29_243' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_81 : Operation 3661 [1/1] (0.00ns)   --->   "%tmp_383 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_243, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3661 'partselect' 'tmp_383' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_81 : Operation 3662 [1/1] (0.00ns)   --->   "%trunc_ln29_267 = trunc i32 %bitcast_ln29_243 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3662 'trunc' 'trunc_ln29_267' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_81 : Operation 3663 [1/1] (0.00ns)   --->   "%bitcast_ln29_244 = bitcast float %select_ln29_138 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3663 'bitcast' 'bitcast_ln29_244' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_81 : Operation 3664 [1/1] (0.00ns)   --->   "%tmp_384 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_244, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3664 'partselect' 'tmp_384' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_81 : Operation 3665 [1/1] (0.00ns)   --->   "%trunc_ln29_268 = trunc i32 %bitcast_ln29_244 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3665 'trunc' 'trunc_ln29_268' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_81 : Operation 3666 [1/1] (1.55ns)   --->   "%icmp_ln29_486 = icmp ne i8 %tmp_383, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3666 'icmp' 'icmp_ln29_486' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3667 [1/1] (2.44ns)   --->   "%icmp_ln29_487 = icmp eq i23 %trunc_ln29_267, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3667 'icmp' 'icmp_ln29_487' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3668 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_244)   --->   "%or_ln29_243 = or i1 %icmp_ln29_487, %icmp_ln29_486" [maxpool/max_pool.cpp:29]   --->   Operation 3668 'or' 'or_ln29_243' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3669 [1/1] (1.55ns)   --->   "%icmp_ln29_488 = icmp ne i8 %tmp_384, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3669 'icmp' 'icmp_ln29_488' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3670 [1/1] (2.44ns)   --->   "%icmp_ln29_489 = icmp eq i23 %trunc_ln29_268, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3670 'icmp' 'icmp_ln29_489' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3671 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_244)   --->   "%or_ln29_244 = or i1 %icmp_ln29_489, %icmp_ln29_488" [maxpool/max_pool.cpp:29]   --->   Operation 3671 'or' 'or_ln29_244' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3672 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_244)   --->   "%and_ln29_243 = and i1 %or_ln29_243, %or_ln29_244" [maxpool/max_pool.cpp:29]   --->   Operation 3672 'and' 'and_ln29_243' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3673 [1/2] (5.43ns)   --->   "%tmp_385 = fcmp ogt float %conv_out_load_139, %select_ln29_138" [maxpool/max_pool.cpp:29]   --->   Operation 3673 'fcmp' 'tmp_385' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3674 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_244 = and i1 %and_ln29_243, %tmp_385" [maxpool/max_pool.cpp:29]   --->   Operation 3674 'and' 'and_ln29_244' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3675 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_139 = select i1 %and_ln29_244, float %conv_out_load_139, float %select_ln29_138" [maxpool/max_pool.cpp:29]   --->   Operation 3675 'select' 'select_ln29_139' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 3676 [1/1] (3.25ns)   --->   "store float %select_ln29_139, float* %max_pool_out_addr_34, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 3676 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_81 : Operation 3677 [1/1] (0.00ns)   --->   "%bitcast_ln29_250 = bitcast float %conv_out_load_143 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3677 'bitcast' 'bitcast_ln29_250' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_81 : Operation 3678 [1/1] (0.00ns)   --->   "%tmp_394 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_250, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3678 'partselect' 'tmp_394' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_81 : Operation 3679 [1/1] (0.00ns)   --->   "%trunc_ln29_274 = trunc i32 %bitcast_ln29_250 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3679 'trunc' 'trunc_ln29_274' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_81 : Operation 3680 [1/1] (0.00ns)   --->   "%bitcast_ln29_251 = bitcast float %select_ln29_142 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3680 'bitcast' 'bitcast_ln29_251' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_81 : Operation 3681 [1/1] (0.00ns)   --->   "%tmp_395 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_251, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3681 'partselect' 'tmp_395' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_81 : Operation 3682 [1/1] (0.00ns)   --->   "%trunc_ln29_275 = trunc i32 %bitcast_ln29_251 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3682 'trunc' 'trunc_ln29_275' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_81 : Operation 3683 [1/1] (1.55ns)   --->   "%icmp_ln29_500 = icmp ne i8 %tmp_394, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3683 'icmp' 'icmp_ln29_500' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3684 [1/1] (2.44ns)   --->   "%icmp_ln29_501 = icmp eq i23 %trunc_ln29_274, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3684 'icmp' 'icmp_ln29_501' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3685 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_251)   --->   "%or_ln29_250 = or i1 %icmp_ln29_501, %icmp_ln29_500" [maxpool/max_pool.cpp:29]   --->   Operation 3685 'or' 'or_ln29_250' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3686 [1/1] (1.55ns)   --->   "%icmp_ln29_502 = icmp ne i8 %tmp_395, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3686 'icmp' 'icmp_ln29_502' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3687 [1/1] (2.44ns)   --->   "%icmp_ln29_503 = icmp eq i23 %trunc_ln29_275, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3687 'icmp' 'icmp_ln29_503' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3688 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_251)   --->   "%or_ln29_251 = or i1 %icmp_ln29_503, %icmp_ln29_502" [maxpool/max_pool.cpp:29]   --->   Operation 3688 'or' 'or_ln29_251' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3689 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_251)   --->   "%and_ln29_250 = and i1 %or_ln29_250, %or_ln29_251" [maxpool/max_pool.cpp:29]   --->   Operation 3689 'and' 'and_ln29_250' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3690 [1/2] (5.43ns)   --->   "%tmp_396 = fcmp ogt float %conv_out_load_143, %select_ln29_142" [maxpool/max_pool.cpp:29]   --->   Operation 3690 'fcmp' 'tmp_396' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3691 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_251 = and i1 %and_ln29_250, %tmp_396" [maxpool/max_pool.cpp:29]   --->   Operation 3691 'and' 'and_ln29_251' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3692 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_143 = select i1 %and_ln29_251, float %conv_out_load_143, float %select_ln29_142" [maxpool/max_pool.cpp:29]   --->   Operation 3692 'select' 'select_ln29_143' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 3693 [1/1] (3.25ns)   --->   "store float %select_ln29_143, float* %max_pool_out_addr_35, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 3693 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_81 : Operation 3694 [2/2] (5.43ns)   --->   "%tmp_407 = fcmp ogt float %conv_out_load_147, %select_ln29_146" [maxpool/max_pool.cpp:29]   --->   Operation 3694 'fcmp' 'tmp_407' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3695 [1/2] (3.25ns)   --->   "%conv_out_load_151 = load float* %conv_out_addr_151, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3695 'load' 'conv_out_load_151' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_81 : Operation 3696 [2/2] (5.43ns)   --->   "%tmp_418 = fcmp ogt float %conv_out_load_151, %select_ln29_150" [maxpool/max_pool.cpp:29]   --->   Operation 3696 'fcmp' 'tmp_418' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3697 [1/2] (3.25ns)   --->   "%conv_out_load_155 = load float* %conv_out_addr_155, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 3697 'load' 'conv_out_load_155' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 82 <SV = 81> <Delay = 10.3>
ST_82 : Operation 3698 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_69 = add i11 60, %mul_ln36_2" [maxpool/max_pool.cpp:36]   --->   Operation 3698 'add' 'add_ln36_69' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 3699 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_70 = add i11 %zext_ln13_1, %add_ln36_69" [maxpool/max_pool.cpp:36]   --->   Operation 3699 'add' 'add_ln36_70' <Predicate = (!icmp_ln13)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 3700 [1/1] (0.00ns)   --->   "%sext_ln36_36 = sext i11 %add_ln36_70 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 3700 'sext' 'sext_ln36_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_82 : Operation 3701 [1/1] (0.00ns)   --->   "%max_pool_out_addr_36 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_36" [maxpool/max_pool.cpp:36]   --->   Operation 3701 'getelementptr' 'max_pool_out_addr_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_82 : Operation 3702 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_71 = add i11 66, %mul_ln36_2" [maxpool/max_pool.cpp:36]   --->   Operation 3702 'add' 'add_ln36_71' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 3703 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_72 = add i11 %zext_ln13_1, %add_ln36_71" [maxpool/max_pool.cpp:36]   --->   Operation 3703 'add' 'add_ln36_72' <Predicate = (!icmp_ln13)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 3704 [1/1] (0.00ns)   --->   "%sext_ln36_37 = sext i11 %add_ln36_72 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 3704 'sext' 'sext_ln36_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_82 : Operation 3705 [1/1] (0.00ns)   --->   "%max_pool_out_addr_37 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_37" [maxpool/max_pool.cpp:36]   --->   Operation 3705 'getelementptr' 'max_pool_out_addr_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_82 : Operation 3706 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_73 = add i11 72, %mul_ln36_2" [maxpool/max_pool.cpp:36]   --->   Operation 3706 'add' 'add_ln36_73' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 3707 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_74 = add i11 %zext_ln13_1, %add_ln36_73" [maxpool/max_pool.cpp:36]   --->   Operation 3707 'add' 'add_ln36_74' <Predicate = (!icmp_ln13)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 3708 [1/1] (0.00ns)   --->   "%bitcast_ln29_257 = bitcast float %conv_out_load_147 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3708 'bitcast' 'bitcast_ln29_257' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_82 : Operation 3709 [1/1] (0.00ns)   --->   "%tmp_405 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_257, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3709 'partselect' 'tmp_405' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_82 : Operation 3710 [1/1] (0.00ns)   --->   "%trunc_ln29_281 = trunc i32 %bitcast_ln29_257 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3710 'trunc' 'trunc_ln29_281' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_82 : Operation 3711 [1/1] (0.00ns)   --->   "%bitcast_ln29_258 = bitcast float %select_ln29_146 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3711 'bitcast' 'bitcast_ln29_258' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_82 : Operation 3712 [1/1] (0.00ns)   --->   "%tmp_406 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_258, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3712 'partselect' 'tmp_406' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_82 : Operation 3713 [1/1] (0.00ns)   --->   "%trunc_ln29_282 = trunc i32 %bitcast_ln29_258 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3713 'trunc' 'trunc_ln29_282' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_82 : Operation 3714 [1/1] (1.55ns)   --->   "%icmp_ln29_514 = icmp ne i8 %tmp_405, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3714 'icmp' 'icmp_ln29_514' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3715 [1/1] (2.44ns)   --->   "%icmp_ln29_515 = icmp eq i23 %trunc_ln29_281, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3715 'icmp' 'icmp_ln29_515' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3716 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_258)   --->   "%or_ln29_257 = or i1 %icmp_ln29_515, %icmp_ln29_514" [maxpool/max_pool.cpp:29]   --->   Operation 3716 'or' 'or_ln29_257' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3717 [1/1] (1.55ns)   --->   "%icmp_ln29_516 = icmp ne i8 %tmp_406, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3717 'icmp' 'icmp_ln29_516' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3718 [1/1] (2.44ns)   --->   "%icmp_ln29_517 = icmp eq i23 %trunc_ln29_282, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3718 'icmp' 'icmp_ln29_517' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3719 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_258)   --->   "%or_ln29_258 = or i1 %icmp_ln29_517, %icmp_ln29_516" [maxpool/max_pool.cpp:29]   --->   Operation 3719 'or' 'or_ln29_258' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3720 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_258)   --->   "%and_ln29_257 = and i1 %or_ln29_257, %or_ln29_258" [maxpool/max_pool.cpp:29]   --->   Operation 3720 'and' 'and_ln29_257' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3721 [1/2] (5.43ns)   --->   "%tmp_407 = fcmp ogt float %conv_out_load_147, %select_ln29_146" [maxpool/max_pool.cpp:29]   --->   Operation 3721 'fcmp' 'tmp_407' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3722 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_258 = and i1 %and_ln29_257, %tmp_407" [maxpool/max_pool.cpp:29]   --->   Operation 3722 'and' 'and_ln29_258' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3723 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_147 = select i1 %and_ln29_258, float %conv_out_load_147, float %select_ln29_146" [maxpool/max_pool.cpp:29]   --->   Operation 3723 'select' 'select_ln29_147' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 3724 [1/1] (3.25ns)   --->   "store float %select_ln29_147, float* %max_pool_out_addr_36, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 3724 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_82 : Operation 3725 [1/1] (0.00ns)   --->   "%bitcast_ln29_264 = bitcast float %conv_out_load_151 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3725 'bitcast' 'bitcast_ln29_264' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_82 : Operation 3726 [1/1] (0.00ns)   --->   "%tmp_416 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_264, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3726 'partselect' 'tmp_416' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_82 : Operation 3727 [1/1] (0.00ns)   --->   "%trunc_ln29_288 = trunc i32 %bitcast_ln29_264 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3727 'trunc' 'trunc_ln29_288' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_82 : Operation 3728 [1/1] (0.00ns)   --->   "%bitcast_ln29_265 = bitcast float %select_ln29_150 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3728 'bitcast' 'bitcast_ln29_265' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_82 : Operation 3729 [1/1] (0.00ns)   --->   "%tmp_417 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_265, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3729 'partselect' 'tmp_417' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_82 : Operation 3730 [1/1] (0.00ns)   --->   "%trunc_ln29_289 = trunc i32 %bitcast_ln29_265 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3730 'trunc' 'trunc_ln29_289' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_82 : Operation 3731 [1/1] (1.55ns)   --->   "%icmp_ln29_528 = icmp ne i8 %tmp_416, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3731 'icmp' 'icmp_ln29_528' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3732 [1/1] (2.44ns)   --->   "%icmp_ln29_529 = icmp eq i23 %trunc_ln29_288, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3732 'icmp' 'icmp_ln29_529' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3733 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_265)   --->   "%or_ln29_264 = or i1 %icmp_ln29_529, %icmp_ln29_528" [maxpool/max_pool.cpp:29]   --->   Operation 3733 'or' 'or_ln29_264' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3734 [1/1] (1.55ns)   --->   "%icmp_ln29_530 = icmp ne i8 %tmp_417, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3734 'icmp' 'icmp_ln29_530' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3735 [1/1] (2.44ns)   --->   "%icmp_ln29_531 = icmp eq i23 %trunc_ln29_289, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3735 'icmp' 'icmp_ln29_531' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3736 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_265)   --->   "%or_ln29_265 = or i1 %icmp_ln29_531, %icmp_ln29_530" [maxpool/max_pool.cpp:29]   --->   Operation 3736 'or' 'or_ln29_265' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3737 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_265)   --->   "%and_ln29_264 = and i1 %or_ln29_264, %or_ln29_265" [maxpool/max_pool.cpp:29]   --->   Operation 3737 'and' 'and_ln29_264' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3738 [1/2] (5.43ns)   --->   "%tmp_418 = fcmp ogt float %conv_out_load_151, %select_ln29_150" [maxpool/max_pool.cpp:29]   --->   Operation 3738 'fcmp' 'tmp_418' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3739 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_265 = and i1 %and_ln29_264, %tmp_418" [maxpool/max_pool.cpp:29]   --->   Operation 3739 'and' 'and_ln29_265' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3740 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_151 = select i1 %and_ln29_265, float %conv_out_load_151, float %select_ln29_150" [maxpool/max_pool.cpp:29]   --->   Operation 3740 'select' 'select_ln29_151' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 3741 [1/1] (3.25ns)   --->   "store float %select_ln29_151, float* %max_pool_out_addr_37, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 3741 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_82 : Operation 3742 [2/2] (5.43ns)   --->   "%tmp_429 = fcmp ogt float %conv_out_load_155, %select_ln29_154" [maxpool/max_pool.cpp:29]   --->   Operation 3742 'fcmp' 'tmp_429' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 10.3>
ST_83 : Operation 3743 [1/1] (0.00ns)   --->   "%sext_ln36_38 = sext i11 %add_ln36_74 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 3743 'sext' 'sext_ln36_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_83 : Operation 3744 [1/1] (0.00ns)   --->   "%max_pool_out_addr_38 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_38" [maxpool/max_pool.cpp:36]   --->   Operation 3744 'getelementptr' 'max_pool_out_addr_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_83 : Operation 3745 [1/1] (0.00ns)   --->   "%bitcast_ln29_271 = bitcast float %conv_out_load_155 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3745 'bitcast' 'bitcast_ln29_271' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_83 : Operation 3746 [1/1] (0.00ns)   --->   "%tmp_427 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_271, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3746 'partselect' 'tmp_427' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_83 : Operation 3747 [1/1] (0.00ns)   --->   "%trunc_ln29_295 = trunc i32 %bitcast_ln29_271 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3747 'trunc' 'trunc_ln29_295' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_83 : Operation 3748 [1/1] (0.00ns)   --->   "%bitcast_ln29_272 = bitcast float %select_ln29_154 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 3748 'bitcast' 'bitcast_ln29_272' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_83 : Operation 3749 [1/1] (0.00ns)   --->   "%tmp_428 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_272, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 3749 'partselect' 'tmp_428' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_83 : Operation 3750 [1/1] (0.00ns)   --->   "%trunc_ln29_296 = trunc i32 %bitcast_ln29_272 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 3750 'trunc' 'trunc_ln29_296' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_83 : Operation 3751 [1/1] (1.55ns)   --->   "%icmp_ln29_542 = icmp ne i8 %tmp_427, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3751 'icmp' 'icmp_ln29_542' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3752 [1/1] (2.44ns)   --->   "%icmp_ln29_543 = icmp eq i23 %trunc_ln29_295, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3752 'icmp' 'icmp_ln29_543' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3753 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_272)   --->   "%or_ln29_271 = or i1 %icmp_ln29_543, %icmp_ln29_542" [maxpool/max_pool.cpp:29]   --->   Operation 3753 'or' 'or_ln29_271' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3754 [1/1] (1.55ns)   --->   "%icmp_ln29_544 = icmp ne i8 %tmp_428, -1" [maxpool/max_pool.cpp:29]   --->   Operation 3754 'icmp' 'icmp_ln29_544' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3755 [1/1] (2.44ns)   --->   "%icmp_ln29_545 = icmp eq i23 %trunc_ln29_296, 0" [maxpool/max_pool.cpp:29]   --->   Operation 3755 'icmp' 'icmp_ln29_545' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3756 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_272)   --->   "%or_ln29_272 = or i1 %icmp_ln29_545, %icmp_ln29_544" [maxpool/max_pool.cpp:29]   --->   Operation 3756 'or' 'or_ln29_272' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3757 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_272)   --->   "%and_ln29_271 = and i1 %or_ln29_271, %or_ln29_272" [maxpool/max_pool.cpp:29]   --->   Operation 3757 'and' 'and_ln29_271' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3758 [1/2] (5.43ns)   --->   "%tmp_429 = fcmp ogt float %conv_out_load_155, %select_ln29_154" [maxpool/max_pool.cpp:29]   --->   Operation 3758 'fcmp' 'tmp_429' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3759 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_272 = and i1 %and_ln29_271, %tmp_429" [maxpool/max_pool.cpp:29]   --->   Operation 3759 'and' 'and_ln29_272' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3760 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_155 = select i1 %and_ln29_272, float %conv_out_load_155, float %select_ln29_154" [maxpool/max_pool.cpp:29]   --->   Operation 3760 'select' 'select_ln29_155' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 3761 [1/1] (3.25ns)   --->   "store float %select_ln29_155, float* %max_pool_out_addr_38, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 3761 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_83 : Operation 3762 [1/1] (0.00ns)   --->   "br label %Row_Loop" [maxpool/max_pool.cpp:13]   --->   Operation 3762 'br' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 84 <SV = 70> <Delay = 0.00>
ST_84 : Operation 3763 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind" [maxpool/max_pool.cpp:39]   --->   Operation 3763 'specregionend' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 3764 [1/1] (0.00ns)   --->   "br label %1" [maxpool/max_pool.cpp:10]   --->   Operation 3764 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('f') with incoming values : ('f', maxpool/max_pool.cpp:10) [8]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r_0_0', maxpool/max_pool.cpp:13) with incoming values : ('add_ln13_2', maxpool/max_pool.cpp:13) [20]  (1.77 ns)

 <State 3>: 10.8ns
The critical path consists of the following:
	'phi' operation ('r_0_0', maxpool/max_pool.cpp:13) with incoming values : ('add_ln13_2', maxpool/max_pool.cpp:13) [20]  (0 ns)
	'mul' operation ('mul_ln29', maxpool/max_pool.cpp:29) [80]  (3.78 ns)
	'or' operation ('or_ln29_274', maxpool/max_pool.cpp:29) [89]  (0 ns)
	'sub' operation ('sub_ln29', maxpool/max_pool.cpp:29) [93]  (0 ns)
	'add' operation ('add_ln29', maxpool/max_pool.cpp:29) [94]  (3.82 ns)
	'getelementptr' operation ('conv_out_addr_1', maxpool/max_pool.cpp:29) [96]  (0 ns)
	'load' operation ('conv_out_load_1', maxpool/max_pool.cpp:29) on array 'conv_out' [229]  (3.25 ns)

 <State 4>: 10.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln29_1', maxpool/max_pool.cpp:29) [81]  (4.35 ns)
	'add' operation ('add_ln29_3', maxpool/max_pool.cpp:29) [113]  (1.68 ns)
	'or' operation ('or_ln29_277', maxpool/max_pool.cpp:29) [115]  (0.965 ns)
	'getelementptr' operation ('conv_out_addr_8', maxpool/max_pool.cpp:29) [119]  (0 ns)
	'load' operation ('conv_out_load_8', maxpool/max_pool.cpp:29) on array 'conv_out' [455]  (3.25 ns)

 <State 5>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load', maxpool/max_pool.cpp:29) on array 'conv_out' [219]  (3.25 ns)
	'fcmp' operation ('tmp_3', maxpool/max_pool.cpp:29) [226]  (5.43 ns)

 <State 6>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_12', maxpool/max_pool.cpp:29) on array 'conv_out' [517]  (3.25 ns)
	'fcmp' operation ('tmp_35', maxpool/max_pool.cpp:29) [524]  (5.43 ns)

 <State 7>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_20', maxpool/max_pool.cpp:29) on array 'conv_out' [641]  (3.25 ns)
	'fcmp' operation ('tmp_57', maxpool/max_pool.cpp:29) [648]  (5.43 ns)

 <State 8>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_28', maxpool/max_pool.cpp:29) on array 'conv_out' [765]  (3.25 ns)
	'fcmp' operation ('tmp_79', maxpool/max_pool.cpp:29) [772]  (5.43 ns)

 <State 9>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_36', maxpool/max_pool.cpp:29) on array 'conv_out' [889]  (3.25 ns)
	'fcmp' operation ('tmp_101', maxpool/max_pool.cpp:29) [896]  (5.43 ns)

 <State 10>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_44', maxpool/max_pool.cpp:29) on array 'conv_out' [1013]  (3.25 ns)
	'fcmp' operation ('tmp_123', maxpool/max_pool.cpp:29) [1020]  (5.43 ns)

 <State 11>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_52', maxpool/max_pool.cpp:29) on array 'conv_out' [1338]  (3.25 ns)
	'fcmp' operation ('tmp_145', maxpool/max_pool.cpp:29) [1345]  (5.43 ns)

 <State 12>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_60', maxpool/max_pool.cpp:29) on array 'conv_out' [1574]  (3.25 ns)
	'fcmp' operation ('tmp_167', maxpool/max_pool.cpp:29) [1581]  (5.43 ns)

 <State 13>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_68', maxpool/max_pool.cpp:29) on array 'conv_out' [1698]  (3.25 ns)
	'fcmp' operation ('tmp_189', maxpool/max_pool.cpp:29) [1705]  (5.43 ns)

 <State 14>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_76', maxpool/max_pool.cpp:29) on array 'conv_out' [1822]  (3.25 ns)
	'fcmp' operation ('tmp_211', maxpool/max_pool.cpp:29) [1829]  (5.43 ns)

 <State 15>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_84', maxpool/max_pool.cpp:29) on array 'conv_out' [1946]  (3.25 ns)
	'fcmp' operation ('tmp_233', maxpool/max_pool.cpp:29) [1953]  (5.43 ns)

 <State 16>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_92', maxpool/max_pool.cpp:29) on array 'conv_out' [2070]  (3.25 ns)
	'fcmp' operation ('tmp_255', maxpool/max_pool.cpp:29) [2077]  (5.43 ns)

 <State 17>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_100', maxpool/max_pool.cpp:29) on array 'conv_out' [2194]  (3.25 ns)
	'fcmp' operation ('tmp_277', maxpool/max_pool.cpp:29) [2201]  (5.43 ns)

 <State 18>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_108', maxpool/max_pool.cpp:29) on array 'conv_out' [2626]  (3.25 ns)
	'fcmp' operation ('tmp_299', maxpool/max_pool.cpp:29) [2633]  (5.43 ns)

 <State 19>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_116', maxpool/max_pool.cpp:29) on array 'conv_out' [2750]  (3.25 ns)
	'fcmp' operation ('tmp_321', maxpool/max_pool.cpp:29) [2757]  (5.43 ns)

 <State 20>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_124', maxpool/max_pool.cpp:29) on array 'conv_out' [2874]  (3.25 ns)
	'fcmp' operation ('tmp_343', maxpool/max_pool.cpp:29) [2881]  (5.43 ns)

 <State 21>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_132', maxpool/max_pool.cpp:29) on array 'conv_out' [2998]  (3.25 ns)
	'fcmp' operation ('tmp_365', maxpool/max_pool.cpp:29) [3005]  (5.43 ns)

 <State 22>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_140', maxpool/max_pool.cpp:29) on array 'conv_out' [3122]  (3.25 ns)
	'fcmp' operation ('tmp_387', maxpool/max_pool.cpp:29) [3129]  (5.43 ns)

 <State 23>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_148', maxpool/max_pool.cpp:29) on array 'conv_out' [3246]  (3.25 ns)
	'fcmp' operation ('tmp_409', maxpool/max_pool.cpp:29) [3253]  (5.43 ns)

 <State 24>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_5', maxpool/max_pool.cpp:29) on array 'conv_out' [403]  (3.25 ns)
	'fcmp' operation ('tmp_16', maxpool/max_pool.cpp:29) [417]  (5.43 ns)

 <State 25>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_13', maxpool/max_pool.cpp:29) on array 'conv_out' [527]  (3.25 ns)
	'fcmp' operation ('tmp_38', maxpool/max_pool.cpp:29) [541]  (5.43 ns)

 <State 26>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_21', maxpool/max_pool.cpp:29) on array 'conv_out' [651]  (3.25 ns)
	'fcmp' operation ('tmp_60', maxpool/max_pool.cpp:29) [665]  (5.43 ns)

 <State 27>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_29', maxpool/max_pool.cpp:29) on array 'conv_out' [775]  (3.25 ns)
	'fcmp' operation ('tmp_82', maxpool/max_pool.cpp:29) [789]  (5.43 ns)

 <State 28>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_37', maxpool/max_pool.cpp:29) on array 'conv_out' [899]  (3.25 ns)
	'fcmp' operation ('tmp_104', maxpool/max_pool.cpp:29) [913]  (5.43 ns)

 <State 29>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_45', maxpool/max_pool.cpp:29) on array 'conv_out' [1023]  (3.25 ns)
	'fcmp' operation ('tmp_126', maxpool/max_pool.cpp:29) [1037]  (5.43 ns)

 <State 30>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_53', maxpool/max_pool.cpp:29) on array 'conv_out' [1348]  (3.25 ns)
	'fcmp' operation ('tmp_148', maxpool/max_pool.cpp:29) [1362]  (5.43 ns)

 <State 31>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_61', maxpool/max_pool.cpp:29) on array 'conv_out' [1584]  (3.25 ns)
	'fcmp' operation ('tmp_170', maxpool/max_pool.cpp:29) [1598]  (5.43 ns)

 <State 32>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_69', maxpool/max_pool.cpp:29) on array 'conv_out' [1708]  (3.25 ns)
	'fcmp' operation ('tmp_192', maxpool/max_pool.cpp:29) [1722]  (5.43 ns)

 <State 33>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_77', maxpool/max_pool.cpp:29) on array 'conv_out' [1832]  (3.25 ns)
	'fcmp' operation ('tmp_214', maxpool/max_pool.cpp:29) [1846]  (5.43 ns)

 <State 34>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_85', maxpool/max_pool.cpp:29) on array 'conv_out' [1956]  (3.25 ns)
	'fcmp' operation ('tmp_236', maxpool/max_pool.cpp:29) [1970]  (5.43 ns)

 <State 35>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_93', maxpool/max_pool.cpp:29) on array 'conv_out' [2080]  (3.25 ns)
	'fcmp' operation ('tmp_258', maxpool/max_pool.cpp:29) [2094]  (5.43 ns)

 <State 36>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_101', maxpool/max_pool.cpp:29) on array 'conv_out' [2204]  (3.25 ns)
	'fcmp' operation ('tmp_280', maxpool/max_pool.cpp:29) [2218]  (5.43 ns)

 <State 37>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_109', maxpool/max_pool.cpp:29) on array 'conv_out' [2636]  (3.25 ns)
	'fcmp' operation ('tmp_302', maxpool/max_pool.cpp:29) [2650]  (5.43 ns)

 <State 38>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_117', maxpool/max_pool.cpp:29) on array 'conv_out' [2760]  (3.25 ns)
	'fcmp' operation ('tmp_324', maxpool/max_pool.cpp:29) [2774]  (5.43 ns)

 <State 39>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_125', maxpool/max_pool.cpp:29) on array 'conv_out' [2884]  (3.25 ns)
	'fcmp' operation ('tmp_346', maxpool/max_pool.cpp:29) [2898]  (5.43 ns)

 <State 40>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_133', maxpool/max_pool.cpp:29) on array 'conv_out' [3008]  (3.25 ns)
	'fcmp' operation ('tmp_368', maxpool/max_pool.cpp:29) [3022]  (5.43 ns)

 <State 41>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_141', maxpool/max_pool.cpp:29) on array 'conv_out' [3132]  (3.25 ns)
	'fcmp' operation ('tmp_390', maxpool/max_pool.cpp:29) [3146]  (5.43 ns)

 <State 42>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_149', maxpool/max_pool.cpp:29) on array 'conv_out' [3256]  (3.25 ns)
	'fcmp' operation ('tmp_412', maxpool/max_pool.cpp:29) [3270]  (5.43 ns)

 <State 43>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_2', maxpool/max_pool.cpp:29) on array 'conv_out' [358]  (3.25 ns)
	'fcmp' operation ('tmp_9', maxpool/max_pool.cpp:29) [372]  (5.43 ns)

 <State 44>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_10', maxpool/max_pool.cpp:29) on array 'conv_out' [482]  (3.25 ns)
	'fcmp' operation ('tmp_30', maxpool/max_pool.cpp:29) [496]  (5.43 ns)

 <State 45>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_18', maxpool/max_pool.cpp:29) on array 'conv_out' [606]  (3.25 ns)
	'fcmp' operation ('tmp_52', maxpool/max_pool.cpp:29) [620]  (5.43 ns)

 <State 46>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_26', maxpool/max_pool.cpp:29) on array 'conv_out' [730]  (3.25 ns)
	'fcmp' operation ('tmp_74', maxpool/max_pool.cpp:29) [744]  (5.43 ns)

 <State 47>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_34', maxpool/max_pool.cpp:29) on array 'conv_out' [854]  (3.25 ns)
	'fcmp' operation ('tmp_96', maxpool/max_pool.cpp:29) [868]  (5.43 ns)

 <State 48>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_42', maxpool/max_pool.cpp:29) on array 'conv_out' [978]  (3.25 ns)
	'fcmp' operation ('tmp_118', maxpool/max_pool.cpp:29) [992]  (5.43 ns)

 <State 49>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_50', maxpool/max_pool.cpp:29) on array 'conv_out' [1102]  (3.25 ns)
	'fcmp' operation ('tmp_140', maxpool/max_pool.cpp:29) [1116]  (5.43 ns)

 <State 50>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_58', maxpool/max_pool.cpp:29) on array 'conv_out' [1539]  (3.25 ns)
	'fcmp' operation ('tmp_162', maxpool/max_pool.cpp:29) [1553]  (5.43 ns)

 <State 51>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_66', maxpool/max_pool.cpp:29) on array 'conv_out' [1663]  (3.25 ns)
	'fcmp' operation ('tmp_184', maxpool/max_pool.cpp:29) [1677]  (5.43 ns)

 <State 52>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_74', maxpool/max_pool.cpp:29) on array 'conv_out' [1787]  (3.25 ns)
	'fcmp' operation ('tmp_206', maxpool/max_pool.cpp:29) [1801]  (5.43 ns)

 <State 53>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_82', maxpool/max_pool.cpp:29) on array 'conv_out' [1911]  (3.25 ns)
	'fcmp' operation ('tmp_228', maxpool/max_pool.cpp:29) [1925]  (5.43 ns)

 <State 54>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_90', maxpool/max_pool.cpp:29) on array 'conv_out' [2035]  (3.25 ns)
	'fcmp' operation ('tmp_250', maxpool/max_pool.cpp:29) [2049]  (5.43 ns)

 <State 55>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_98', maxpool/max_pool.cpp:29) on array 'conv_out' [2159]  (3.25 ns)
	'fcmp' operation ('tmp_272', maxpool/max_pool.cpp:29) [2173]  (5.43 ns)

 <State 56>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_106', maxpool/max_pool.cpp:29) on array 'conv_out' [2591]  (3.25 ns)
	'fcmp' operation ('tmp_294', maxpool/max_pool.cpp:29) [2605]  (5.43 ns)

 <State 57>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_114', maxpool/max_pool.cpp:29) on array 'conv_out' [2715]  (3.25 ns)
	'fcmp' operation ('tmp_316', maxpool/max_pool.cpp:29) [2729]  (5.43 ns)

 <State 58>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_122', maxpool/max_pool.cpp:29) on array 'conv_out' [2839]  (3.25 ns)
	'fcmp' operation ('tmp_338', maxpool/max_pool.cpp:29) [2853]  (5.43 ns)

 <State 59>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_130', maxpool/max_pool.cpp:29) on array 'conv_out' [2963]  (3.25 ns)
	'fcmp' operation ('tmp_360', maxpool/max_pool.cpp:29) [2977]  (5.43 ns)

 <State 60>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_138', maxpool/max_pool.cpp:29) on array 'conv_out' [3087]  (3.25 ns)
	'fcmp' operation ('tmp_382', maxpool/max_pool.cpp:29) [3101]  (5.43 ns)

 <State 61>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_146', maxpool/max_pool.cpp:29) on array 'conv_out' [3211]  (3.25 ns)
	'fcmp' operation ('tmp_404', maxpool/max_pool.cpp:29) [3225]  (5.43 ns)

 <State 62>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_154', maxpool/max_pool.cpp:29) on array 'conv_out' [3335]  (3.25 ns)
	'fcmp' operation ('tmp_426', maxpool/max_pool.cpp:29) [3349]  (5.43 ns)

 <State 63>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_7', maxpool/max_pool.cpp:29) on array 'conv_out' [437]  (3.25 ns)
	'fcmp' operation ('tmp_22', maxpool/max_pool.cpp:29) [451]  (5.43 ns)

 <State 64>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_11', maxpool/max_pool.cpp:29) [389]  (5.43 ns)
	'and' operation ('and_ln29_6', maxpool/max_pool.cpp:29) [390]  (0.978 ns)
	'select' operation ('select_ln29_3', maxpool/max_pool.cpp:29) [391]  (0.698 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_3', maxpool/max_pool.cpp:29 on array 'max_pool_out' [392]  (3.25 ns)

 <State 65>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_33', maxpool/max_pool.cpp:29) [513]  (5.43 ns)
	'and' operation ('and_ln29_20', maxpool/max_pool.cpp:29) [514]  (0.978 ns)
	'select' operation ('select_ln29_11', maxpool/max_pool.cpp:29) [515]  (0.698 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_11', maxpool/max_pool.cpp:29 on array 'max_pool_out' [516]  (3.25 ns)

 <State 66>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_55', maxpool/max_pool.cpp:29) [637]  (5.43 ns)
	'and' operation ('and_ln29_34', maxpool/max_pool.cpp:29) [638]  (0.978 ns)
	'select' operation ('select_ln29_19', maxpool/max_pool.cpp:29) [639]  (0.698 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_19', maxpool/max_pool.cpp:29 on array 'max_pool_out' [640]  (3.25 ns)

 <State 67>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_77', maxpool/max_pool.cpp:29) [761]  (5.43 ns)
	'and' operation ('and_ln29_48', maxpool/max_pool.cpp:29) [762]  (0.978 ns)
	'select' operation ('select_ln29_27', maxpool/max_pool.cpp:29) [763]  (0.698 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_27', maxpool/max_pool.cpp:29 on array 'max_pool_out' [764]  (3.25 ns)

 <State 68>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_99', maxpool/max_pool.cpp:29) [885]  (5.43 ns)
	'and' operation ('and_ln29_62', maxpool/max_pool.cpp:29) [886]  (0.978 ns)
	'select' operation ('select_ln29_35', maxpool/max_pool.cpp:29) [887]  (0.698 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_35', maxpool/max_pool.cpp:29 on array 'max_pool_out' [888]  (3.25 ns)

 <State 69>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_121', maxpool/max_pool.cpp:29) [1009]  (5.43 ns)
	'and' operation ('and_ln29_76', maxpool/max_pool.cpp:29) [1010]  (0.978 ns)
	'select' operation ('select_ln29_43', maxpool/max_pool.cpp:29) [1011]  (0.698 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_43', maxpool/max_pool.cpp:29 on array 'max_pool_out' [1012]  (3.25 ns)

 <State 70>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_143', maxpool/max_pool.cpp:29) [1133]  (5.43 ns)
	'and' operation ('and_ln29_90', maxpool/max_pool.cpp:29) [1134]  (0.978 ns)
	'select' operation ('select_ln29_51', maxpool/max_pool.cpp:29) [1135]  (0.698 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_51', maxpool/max_pool.cpp:29 on array 'max_pool_out' [1136]  (3.25 ns)

 <State 71>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_165', maxpool/max_pool.cpp:29) [1570]  (5.43 ns)
	'and' operation ('and_ln29_104', maxpool/max_pool.cpp:29) [1571]  (0.978 ns)
	'select' operation ('select_ln29_59', maxpool/max_pool.cpp:29) [1572]  (0.698 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_59', maxpool/max_pool.cpp:29 on array 'max_pool_out' [1573]  (3.25 ns)

 <State 72>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_187', maxpool/max_pool.cpp:29) [1694]  (5.43 ns)
	'and' operation ('and_ln29_118', maxpool/max_pool.cpp:29) [1695]  (0.978 ns)
	'select' operation ('select_ln29_67', maxpool/max_pool.cpp:29) [1696]  (0.698 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_67', maxpool/max_pool.cpp:29 on array 'max_pool_out' [1697]  (3.25 ns)

 <State 73>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_209', maxpool/max_pool.cpp:29) [1818]  (5.43 ns)
	'and' operation ('and_ln29_132', maxpool/max_pool.cpp:29) [1819]  (0.978 ns)
	'select' operation ('select_ln29_75', maxpool/max_pool.cpp:29) [1820]  (0.698 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_75', maxpool/max_pool.cpp:29 on array 'max_pool_out' [1821]  (3.25 ns)

 <State 74>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_231', maxpool/max_pool.cpp:29) [1942]  (5.43 ns)
	'and' operation ('and_ln29_146', maxpool/max_pool.cpp:29) [1943]  (0.978 ns)
	'select' operation ('select_ln29_83', maxpool/max_pool.cpp:29) [1944]  (0.698 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_83', maxpool/max_pool.cpp:29 on array 'max_pool_out' [1945]  (3.25 ns)

 <State 75>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_253', maxpool/max_pool.cpp:29) [2066]  (5.43 ns)
	'and' operation ('and_ln29_160', maxpool/max_pool.cpp:29) [2067]  (0.978 ns)
	'select' operation ('select_ln29_91', maxpool/max_pool.cpp:29) [2068]  (0.698 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_91', maxpool/max_pool.cpp:29 on array 'max_pool_out' [2069]  (3.25 ns)

 <State 76>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_275', maxpool/max_pool.cpp:29) [2190]  (5.43 ns)
	'and' operation ('and_ln29_174', maxpool/max_pool.cpp:29) [2191]  (0.978 ns)
	'select' operation ('select_ln29_99', maxpool/max_pool.cpp:29) [2192]  (0.698 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_99', maxpool/max_pool.cpp:29 on array 'max_pool_out' [2193]  (3.25 ns)

 <State 77>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_297', maxpool/max_pool.cpp:29) [2622]  (5.43 ns)
	'and' operation ('and_ln29_188', maxpool/max_pool.cpp:29) [2623]  (0.978 ns)
	'select' operation ('select_ln29_107', maxpool/max_pool.cpp:29) [2624]  (0.698 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_107', maxpool/max_pool.cpp:29 on array 'max_pool_out' [2625]  (3.25 ns)

 <State 78>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_319', maxpool/max_pool.cpp:29) [2746]  (5.43 ns)
	'and' operation ('and_ln29_202', maxpool/max_pool.cpp:29) [2747]  (0.978 ns)
	'select' operation ('select_ln29_115', maxpool/max_pool.cpp:29) [2748]  (0.698 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_115', maxpool/max_pool.cpp:29 on array 'max_pool_out' [2749]  (3.25 ns)

 <State 79>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_341', maxpool/max_pool.cpp:29) [2870]  (5.43 ns)
	'and' operation ('and_ln29_216', maxpool/max_pool.cpp:29) [2871]  (0.978 ns)
	'select' operation ('select_ln29_123', maxpool/max_pool.cpp:29) [2872]  (0.698 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_123', maxpool/max_pool.cpp:29 on array 'max_pool_out' [2873]  (3.25 ns)

 <State 80>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_363', maxpool/max_pool.cpp:29) [2994]  (5.43 ns)
	'and' operation ('and_ln29_230', maxpool/max_pool.cpp:29) [2995]  (0.978 ns)
	'select' operation ('select_ln29_131', maxpool/max_pool.cpp:29) [2996]  (0.698 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_131', maxpool/max_pool.cpp:29 on array 'max_pool_out' [2997]  (3.25 ns)

 <State 81>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_385', maxpool/max_pool.cpp:29) [3118]  (5.43 ns)
	'and' operation ('and_ln29_244', maxpool/max_pool.cpp:29) [3119]  (0.978 ns)
	'select' operation ('select_ln29_139', maxpool/max_pool.cpp:29) [3120]  (0.698 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_139', maxpool/max_pool.cpp:29 on array 'max_pool_out' [3121]  (3.25 ns)

 <State 82>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_407', maxpool/max_pool.cpp:29) [3242]  (5.43 ns)
	'and' operation ('and_ln29_258', maxpool/max_pool.cpp:29) [3243]  (0.978 ns)
	'select' operation ('select_ln29_147', maxpool/max_pool.cpp:29) [3244]  (0.698 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_147', maxpool/max_pool.cpp:29 on array 'max_pool_out' [3245]  (3.25 ns)

 <State 83>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_429', maxpool/max_pool.cpp:29) [3366]  (5.43 ns)
	'and' operation ('and_ln29_272', maxpool/max_pool.cpp:29) [3367]  (0.978 ns)
	'select' operation ('select_ln29_155', maxpool/max_pool.cpp:29) [3368]  (0.698 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_155', maxpool/max_pool.cpp:29 on array 'max_pool_out' [3369]  (3.25 ns)

 <State 84>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
