/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [36:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [9:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire [12:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [7:0] celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  reg [8:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~((in_data[153] | in_data[153]) & in_data[179]);
  assign celloutsig_1_19z = ~((celloutsig_1_4z[4] | celloutsig_1_1z) & celloutsig_1_16z);
  assign celloutsig_0_3z = in_data[75] | celloutsig_0_1z[1];
  assign celloutsig_0_10z = in_data[12] | celloutsig_0_3z;
  assign celloutsig_1_11z = { celloutsig_1_5z[7:0], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_9z } >= { celloutsig_1_5z[8:1], celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_16z = { celloutsig_0_2z[1:0], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_11z } >= { celloutsig_0_0z[2:0], celloutsig_0_14z };
  assign celloutsig_0_45z = { celloutsig_0_12z[9:6], celloutsig_0_29z } > celloutsig_0_4z[7:3];
  assign celloutsig_0_8z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z } > in_data[16:11];
  assign celloutsig_1_3z = { in_data[117:115], celloutsig_1_0z } <= { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_13z = { celloutsig_0_0z[3:0], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_11z } <= { celloutsig_0_12z[14:0], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_19z = celloutsig_0_12z[11:2] <= celloutsig_0_14z;
  assign celloutsig_0_20z = { in_data[52:47], celloutsig_0_16z } <= celloutsig_0_14z[8:2];
  assign celloutsig_0_29z = { celloutsig_0_22z[5], celloutsig_0_21z, celloutsig_0_6z } <= { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_1_2z = in_data[134] & ~(celloutsig_1_0z);
  assign celloutsig_0_6z = in_data[70] & ~(celloutsig_0_0z[5]);
  assign celloutsig_1_16z = celloutsig_1_10z & ~(celloutsig_1_11z);
  assign celloutsig_0_9z = celloutsig_0_4z[4] & ~(celloutsig_0_5z[2]);
  assign celloutsig_0_17z = celloutsig_0_1z[0] & ~(celloutsig_0_12z[19]);
  assign celloutsig_0_11z = celloutsig_0_5z[0] ? celloutsig_0_5z[7:2] : { celloutsig_0_0z[2], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_18z = celloutsig_0_4z[6] ? { celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_13z } : { celloutsig_0_11z[1:0], celloutsig_0_9z };
  assign celloutsig_0_7z = { celloutsig_0_0z[5:2], celloutsig_0_1z } !== celloutsig_0_4z[7:1];
  assign celloutsig_0_46z = | { celloutsig_0_26z, celloutsig_0_14z[7:0] };
  assign celloutsig_1_1z = | in_data[179:161];
  assign celloutsig_1_10z = | { celloutsig_1_3z, in_data[124:122] };
  assign celloutsig_1_8z = ^ { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_18z = celloutsig_1_5z[4:1] <<< celloutsig_1_6z[4:1];
  assign celloutsig_0_0z = in_data[70:65] >>> in_data[65:60];
  assign celloutsig_0_4z = { in_data[76], celloutsig_0_0z, celloutsig_0_3z } >>> { celloutsig_0_0z[4:1], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_5z = { celloutsig_0_0z[3], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z } >>> { celloutsig_0_0z[2:1], celloutsig_0_0z };
  assign celloutsig_1_9z = { celloutsig_1_4z[3:2], celloutsig_1_3z, celloutsig_1_2z } >>> { celloutsig_1_6z[8:6], celloutsig_1_3z };
  assign celloutsig_0_12z = { celloutsig_0_4z[6:0], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_7z } >>> { celloutsig_0_0z[5:1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[95:93] >>> in_data[51:49];
  assign celloutsig_0_2z = celloutsig_0_0z[2:0] >>> in_data[53:51];
  assign celloutsig_1_4z = in_data[134:128] ^ { in_data[180:178], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_6z = { celloutsig_1_5z[6:1], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } ^ { celloutsig_1_5z[1], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_21z = { celloutsig_0_4z[4:0], celloutsig_0_8z } ^ { celloutsig_0_12z[13], celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_17z };
  assign celloutsig_0_22z = { celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_8z } ^ { celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_21z };
  assign celloutsig_0_26z = { celloutsig_0_4z[4:1], celloutsig_0_6z } ^ celloutsig_0_0z[4:0];
  always_latch
    if (!clkin_data[96]) celloutsig_1_5z = 9'h000;
    else if (clkin_data[32]) celloutsig_1_5z = { in_data[104:103], celloutsig_1_4z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_14z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_14z = { celloutsig_0_12z[36:28], celloutsig_0_10z };
  assign { out_data[131:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
