// Seed: 2667586683
module module_0 (
    input tri id_0,
    output uwire id_1,
    input wor id_2,
    input uwire id_3,
    input supply0 id_4,
    output tri id_5,
    output tri id_6,
    output tri0 id_7,
    input tri1 id_8,
    input uwire id_9,
    input supply1 id_10,
    input tri id_11,
    input supply1 id_12,
    output tri1 id_13,
    output tri id_14,
    input tri0 id_15,
    output wand id_16,
    input tri id_17,
    input wor id_18,
    input wire id_19,
    output supply0 id_20,
    input tri0 id_21,
    input tri0 id_22,
    input tri1 id_23,
    input tri1 id_24,
    input tri1 id_25,
    output supply1 id_26,
    output supply0 id_27,
    input wor id_28,
    input tri id_29,
    input tri id_30,
    input tri0 id_31,
    input wor id_32,
    input wor id_33,
    input wire id_34,
    output wor id_35,
    output wand id_36
);
  assign id_14 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    input uwire id_2,
    input tri id_3,
    input supply1 id_4,
    input tri id_5,
    input wand id_6
    , id_29,
    input tri0 id_7,
    input tri id_8,
    input tri0 id_9,
    input tri0 id_10,
    output tri id_11,
    output tri0 id_12,
    input supply0 id_13,
    input uwire id_14,
    input wor id_15,
    output wand id_16,
    output supply0 id_17,
    output wand id_18,
    output uwire id_19,
    input tri id_20
    , id_30,
    input wor id_21,
    input wire id_22,
    input uwire id_23,
    input wire id_24,
    input tri0 id_25,
    input supply0 id_26,
    output wand id_27
);
  wire id_31 = id_29;
  id_32(
      .id_0(1'd0), .id_1(1), .id_2(id_27)
  );
  wire id_33;
  module_0(
      id_4,
      id_27,
      id_7,
      id_15,
      id_9,
      id_17,
      id_19,
      id_11,
      id_26,
      id_15,
      id_5,
      id_3,
      id_25,
      id_0,
      id_18,
      id_24,
      id_18,
      id_13,
      id_26,
      id_9,
      id_11,
      id_15,
      id_25,
      id_14,
      id_9,
      id_10,
      id_11,
      id_0,
      id_3,
      id_26,
      id_4,
      id_1,
      id_7,
      id_7,
      id_1,
      id_16,
      id_17
  );
endmodule
