{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[{'abstracts': [{'lang': 'JA',\n",
      "                 'paragraph_markup': '<abstract lang=\"JA\" '\n",
      "                                     'load-source=\"patent-office\" '\n",
      "                                     'mxw-id=\"PA58764623\"><p>(57)【要約】\\n'\n",
      "                                     '【課題】  '\n",
      "                                     'スーパスカラ方式におけるデータ・ハザード<br/>のよるパイプライン・ストールを削減し、処理速度の向<br/>上を実現することにある。\\n'\n",
      "                                     '【解決手段】  '\n",
      "                                     '隣接する２つの２オペランド命令が、１<br/>つの３オペランド命令と同等であることを検出する回路<br/>と、そうであれば２つの命令を１つの３オペランド命令<br/>に統合して後続の実行ステージに送出する回路を命令デ<br/>コーダに設ける。また隣接する２つの命令がデータフロ<br/>ーの関係にあるが１つの３オペランド命令には統合でき<br/>ないことを検出すると、先行命令のソースデータを後続<br/>命令のための演算器に送る回路を設ける。\\n'\n",
      "                                     '【効果】  '\n",
      "                                     '隣接命令間のデータフローにより従来であれ<br/>ば２クロックの時間を要していた２つの命令処理を１ク<br/>ロックで実行できる。したがって、全体としての実行ク<br/>ロック数を削減できる。\\n'\n",
      "                                     '</p></abstract>'},\n",
      "                {'lang': 'EN',\n",
      "                 'paragraph_markup': '<abstract lang=\"EN\" load-source=\"docdb\" '\n",
      "                                     'mxw-id=\"PA114921630\" '\n",
      "                                     'source=\"PAJ\"><p>PROBLEM TO BE SOLVED: To '\n",
      "                                     'reduce a pipeline stall due to a data '\n",
      "                                     'hazard of a superscalar system and to '\n",
      "                                     'improve the processing speed by changing '\n",
      "                                     'an instruction in 1st instruction format '\n",
      "                                     'stored in an instruction memory into an '\n",
      "                                     'instruction in 2nd instruction format. '\n",
      "                                     'SOLUTION: The instruction is taken in a '\n",
      "                                     '1st stage from the instruction memory '\n",
      "                                     'and the instruction taken in the 1st '\n",
      "                                     'stage 101 is decoded in a 2nd stage 103. '\n",
      "                                     'The decoded instruction is executed in a '\n",
      "                                     '3rd stage and when the execution result '\n",
      "                                     'is written in a register in a 4th stage '\n",
      "                                     '107, the instruction in the 1st '\n",
      "                                     'instruction format stored in the '\n",
      "                                     'instruction memory is changed into the '\n",
      "                                     'instruction in the 2nd instruction '\n",
      "                                     'format and executed. Consequently, the '\n",
      "                                     'pipeline stall due to the data hazard of '\n",
      "                                     'the superscalar system can be reduced '\n",
      "                                     'and the processing speed is '\n",
      "                                     'improved.</p></abstract>'},\n",
      "                {'lang': 'EN',\n",
      "                 'paragraph_markup': '<abstract lang=\"EN\" load-source=\"google\" '\n",
      "                                     'mxw-id=\"PA385658575\" '\n",
      "                                     'source=\"translation\"><p>(57) [Abstract] '\n",
      "                                     '[PROBLEMS] To reduce the pipeline stall '\n",
      "                                     'due to data hazard in the superscalar '\n",
      "                                     'method and to improve the processing '\n",
      "                                     'speed. Two adjacent two-operand '\n",
      "                                     'instructions are merged into one. <br/> '\n",
      "                                     'The instruction decoder is provided with '\n",
      "                                     'a circuit for detecting equality with '\n",
      "                                     'three three-operand instructions and, if '\n",
      "                                     'so, a circuit for integrating two '\n",
      "                                     'instructions into one three-operand '\n",
      "                                     'instruction and sending it to the '\n",
      "                                     'subsequent execution stage. Further, '\n",
      "                                     'when it is detected that two adjacent '\n",
      "                                     'instructions have a data flow '\n",
      "                                     'relationship but cannot be integrated '\n",
      "                                     'into one 3-operand instruction, a '\n",
      "                                     'circuit for sending the source data of '\n",
      "                                     'the preceding instruction to the '\n",
      "                                     'arithmetic unit for the succeeding '\n",
      "                                     'instruction is provided. [Effect] With '\n",
      "                                     'the data flow between adjacent '\n",
      "                                     'instructions, it is possible to execute '\n",
      "                                     'two instruction processing in one clock, '\n",
      "                                     'which conventionally takes two clocks. '\n",
      "                                     'Therefore, the number of execution '\n",
      "                                     'clocks as a whole can be reduced. '\n",
      "                                     '</p></abstract>'}],\n",
      "  'application_date': '1997-03-07',\n",
      "  'assignees': [],\n",
      "  'claims': [{'claims': [{'num': 1,\n",
      "                          'paragraph_markup': '<claim '\n",
      "                                              'num=\"1\"><claim-text>【請求項１】複数のステージに分割して命令を実行する<br/>データ処理装置であって、 '\n",
      "                                              '前記複数のステージは、少なくとも命令メモリから命令<br/>を取り込む第１のステージと、前記第１のステージで取<br/>り込んだ命令を解読する第２のステージと、前記第２の<br/>ステージで解読された命令を実行する第３のステージ<br/>と、前記第３のステージで実行された結果をレジスタに<br/>書き込む第４のステージとであり、 '\n",
      "                                              '前記命令メモリに格納される第１の命令フォーマットの<br/>命令を第２の命令フォーマットの命令に変更して実行す<br/>ることを特徴とするデータ処理装置。</claim-text></claim>',\n",
      "                          'parent': -1,\n",
      "                          'type': 'independent'},\n",
      "                         {'num': 2,\n",
      "                          'paragraph_markup': '<claim '\n",
      "                                              'num=\"2\"><claim-text>【請求項２】前記第１の命令フォーマットは、演算命令<br/>において第１のオペランドと第２のオペランドとを演算<br/>し、第２のオペランドに演算結果を格納する命令フォー<br/>マットであり、 '\n",
      "                                              '前記第２の命令フォーマットは、演算命令において第１<br/>のオペランドと第２のオペランドとを演算し、第３のオ<br/>ペランドに演算結果を格納する命令フォーマットである<br/>ことを特徴とする請求項１に記載のデータ処理装置。</claim-text></claim>',\n",
      "                          'parent': -1,\n",
      "                          'type': 'independent'},\n",
      "                         {'num': 3,\n",
      "                          'paragraph_markup': '<claim '\n",
      "                                              'num=\"3\"><claim-text>【請求項３】前記第２のステージは、先行命令がレジス<br/>タ間のデータ転送命令であることを検出し、後続命令が<br/>演算命令であることを検出し、さらに先行命令の転送先<br/>レジスタ番号と後続命令の転送先レジスタ番号が同一で<br/>あることを検出して、 '\n",
      "                                              '前記第２の命令フォーマットの演算命令に変換して前記<br/>第３のステージに送出することを特徴とする請求項２に<br/>記載のデータ処理装置。</claim-text></claim>',\n",
      "                          'parent': -1,\n",
      "                          'type': 'independent'},\n",
      "                         {'num': 4,\n",
      "                          'paragraph_markup': '<claim '\n",
      "                                              'num=\"4\"><claim-text>【請求項４】前記請求項３に記載のデータ処理装置は、<br/>単一の半導体基板上に形成される。</claim-text></claim>',\n",
      "                          'parent': -1,\n",
      "                          'type': 'independent'},\n",
      "                         {'num': 5,\n",
      "                          'paragraph_markup': '<claim '\n",
      "                                              'num=\"5\"><claim-text>【請求項５】前記先行命令が転送元レジスタの内容をそ<br/>のまま転送先レジスタに転送するデータ転送命令である<br/>請求項４に記載のデータ処理装置。</claim-text></claim>',\n",
      "                          'parent': -1,\n",
      "                          'type': 'independent'},\n",
      "                         {'num': 6,\n",
      "                          'paragraph_markup': '<claim '\n",
      "                                              'num=\"6\"><claim-text>【請求項６】前記先行命令が転送先のレジスタの内容を<br/>シフトして転送先のレジスタに転送するデータ転送命令<br/>である請求項４に記載のデータ処理装置。</claim-text></claim>',\n",
      "                          'parent': -1,\n",
      "                          'type': 'independent'},\n",
      "                         {'num': 7,\n",
      "                          'paragraph_markup': '<claim '\n",
      "                                              'num=\"7\"><claim-text>【請求項７】前記先行命令が転送元レジスタの内容を０<br/>拡張または符号拡張して転送元のレジスタに転送するデ<br/>ータ転送命令である請求項４に記載のデータ処理装置。</claim-text></claim>',\n",
      "                          'parent': -1,\n",
      "                          'type': 'independent'},\n",
      "                         {'num': 8,\n",
      "                          'paragraph_markup': '<claim '\n",
      "                                              'num=\"8\"><claim-text>【請求項８】前記第２の命令フォーマットは、前記第１<br/>の命令フォーマットの命令を複数組み合わせた命令を有<br/>することを特徴とする請求項１に記載のデータ処理装<br/>置。</claim-text></claim>',\n",
      "                          'parent': -1,\n",
      "                          'type': 'independent'},\n",
      "                         {'num': 9,\n",
      "                          'paragraph_markup': '<claim '\n",
      "                                              'num=\"9\"><claim-text>【請求項９】前記第２のステージは、先行命令がレジス<br/>タ間のデータ転送であることを検出し、後続命令が固定<br/>ビットシフト命令であることを検出し、さらに先行命令<br/>の転送先レジスタ番号と後続命令の転送元レジスタ番号<br/>が同一であることを検出して、 '\n",
      "                                              '前記第２の命令フォーマットである１つのシフト命令に<br/>変換して第３のステージに送出することを特徴とする請<br/>求項８に記載のデータ処理装置。</claim-text></claim>',\n",
      "                          'parent': -1,\n",
      "                          'type': 'independent'},\n",
      "                         {'num': 10,\n",
      "                          'paragraph_markup': '<claim '\n",
      "                                              'num=\"10\"><claim-text>【請求項１０】前記第２ステージは、先行命令がレジス<br/>タ間のデータ転送命令であることを検出し、後続命令が<br/>演算命令であることを検出し、さらに先行命令の転送先<br/>レジスタ番号と後続命令の転送元レジスタ番号が同一で<br/>あることを検出して、 '\n",
      "                                              '後続命令を先行命令とデータフローの関係にない前記第<br/>２の命令フォーマットの演算命令に変換して前記第３の<br/>ステージに送出し、複数の同一ステージを並列実行可能<br/>とすることを特徴とする請求項２に記載のデータ処理装<br/>置。</claim-text></claim>',\n",
      "                          'parent': -1,\n",
      "                          'type': 'independent'},\n",
      "                         {'num': 11,\n",
      "                          'paragraph_markup': '<claim '\n",
      "                                              'num=\"11\"><claim-text>【請求項１１】前記第１の命令フォーマットは、２バイ<br/>ト固定長命令であることを特徴とする請求項１０に記載<br/>のデータ処理装置。</claim-text></claim>',\n",
      "                          'parent': -1,\n",
      "                          'type': 'independent'},\n",
      "                         {'num': 12,\n",
      "                          'paragraph_markup': '<claim '\n",
      "                                              'num=\"12\"><claim-text>【請求項１２】前記先行命令が転送元レジスタの内容を<br/>そのまま転送先レジスタに転送するデータ転送命令であ<br/>る請求項１１に記載のデータ処理装置。</claim-text></claim>',\n",
      "                          'parent': -1,\n",
      "                          'type': 'independent'},\n",
      "                         {'num': 13,\n",
      "                          'paragraph_markup': '<claim '\n",
      "                                              'num=\"13\"><claim-text>【請求項１３】前記先行命令が転送先のレジスタの内容<br/>をシフトして転送先のレジスタに転送するデータ転送命<br/>令である請求項１１に記載のデータ処理装置。</claim-text></claim>',\n",
      "                          'parent': -1,\n",
      "                          'type': 'independent'},\n",
      "                         {'num': 14,\n",
      "                          'paragraph_markup': '<claim '\n",
      "                                              'num=\"14\"><claim-text>【請求項１４】前記先行命令が転送元レジスタの内容を<br/>０拡張または符号拡張して転送元のレジスタに転送する<br/>データ転送命令である請求項１１に記載のデータ処理装<br/>置。</claim-text></claim>',\n",
      "                          'parent': -1,\n",
      "                          'type': 'independent'},\n",
      "                         {'num': 15,\n",
      "                          'paragraph_markup': '<claim '\n",
      "                                              'num=\"15\"><claim-text>【請求項１５】パイプライン方式のデータ処理装置であ<br/>って、 '\n",
      "                                              '命令メモリに格納される固定長命令を読み込む第１のス<br/>テージと、 '\n",
      "                                              '読み込まれた複数の命令が実行するデータに依存性が有<br/>り、かつ前記複数の命令に所定の関係がある場合、前記<br/>複数の命令を複数のパイプラインで並列に実行できるよ<br/>うに前記複数の命令を変更する第２のステージと、 '\n",
      "                                              '変更された前記複数の命令を並列に実行する第３のステ<br/>ージとを有することを特徴とするデータ処理装置。</claim-text></claim>',\n",
      "                          'parent': -1,\n",
      "                          'type': 'independent'},\n",
      "                         {'num': 16,\n",
      "                          'paragraph_markup': '<claim '\n",
      "                                              'num=\"16\"><claim-text>【請求項１６】請求項１５に記載の第１のステージは２<br/>つの命令を同時に読み込み、第２のステージは２つの命<br/>令を２本のパイプラインで並列に実行できるように前記<br/>２つの命令を変更することを特徴とするデータ処理装<br/>置。</claim-text></claim>',\n",
      "                          'parent': -1,\n",
      "                          'type': 'independent'},\n",
      "                         {'num': 17,\n",
      "                          'paragraph_markup': '<claim '\n",
      "                                              'num=\"17\"><claim-text>【請求項１７】請求項１６に記載の第１のステージは、<br/>２バイト固定長命令を読み込むことを特徴とするデータ<br/>処理装置。</claim-text></claim>',\n",
      "                          'parent': -1,\n",
      "                          'type': 'independent'},\n",
      "                         {'num': 18,\n",
      "                          'paragraph_markup': '<claim '\n",
      "                                              'num=\"18\"><claim-text>【請求項１８】ＣＰＵと命令メモリとを単一の半導体基<br/>板上に形成するマイクロコンピュータであって、 '\n",
      "                                              '前記ＣＰＵは、 '\n",
      "                                              '命令メモリに格納される２バイト固定長命令を２つ読み<br/>込む命令フェッチユニットと、 '\n",
      "                                              '読み込まれた前記２つの命令が実行するデータに依存性<br/>が有り、かつ前記２つの命令に所定の関係がある場合、<br/>２つの命令を２本のパイプラインで並列に実行できるよ<br/>うに前記２つの命令を変更する命令デコーダと、 '\n",
      "                                              '変更された２つの命令を並列に実行する２つの４バイト<br/>長の演算器とを有することを特徴とするマイクロコンピ<br/>ュータ。</claim-text></claim>',\n",
      "                          'parent': -1,\n",
      "                          'type': 'independent'},\n",
      "                         {'num': 19,\n",
      "                          'paragraph_markup': '<claim '\n",
      "                                              'num=\"19\"><claim-text>【請求項１９】請求項１８に記載の前記命令デコーダ<br/>は、演算命令において第１のオペランドと第２のオペラ<br/>ンドとを演算し、 '\n",
      "                                              '第２のオペランドに演算結果を格納する命令を、第１の<br/>オペランドと第２のオペランドとを演算し、第３のオペ<br/>ランドに演算結果を格納する命令に変更することを特徴<br/>とするマイクロコンピュータ。</claim-text></claim>',\n",
      "                          'parent': -1,\n",
      "                          'type': 'independent'},\n",
      "                         {'num': 20,\n",
      "                          'paragraph_markup': '<claim '\n",
      "                                              'num=\"20\"><claim-text>【請求項２０】請求項１８に記載の前記命令デコーダ<br/>は、先行命令がレジスタ間のデータ転送命令であること<br/>を検出し、後続命令が演算命令であることを検出し、 '\n",
      "                                              'さらに先行命令の転送先レジスタ番号と後続命令の転送<br/>元レジスタ番号が同一であることを検出して、後続命令<br/>を先行命令とデータフローの関係にない演算命令に変更<br/>することを特徴とするマイクロコンピュータ。</claim-text></claim>',\n",
      "                          'parent': -1,\n",
      "                          'type': 'independent'}],\n",
      "              'lang': 'JA'},\n",
      "             {'claims': [{'num': 1,\n",
      "                          'paragraph_markup': '<claim num=\"1\"><claim-text>1. A '\n",
      "                                              'data processing device that '\n",
      "                                              'divides into a plurality of '\n",
      "                                              'stages to execute an '\n",
      "                                              'instruction, wherein the '\n",
      "                                              'plurality of stages include a '\n",
      "                                              'first stage for fetching at '\n",
      "                                              'least an instruction from an '\n",
      "                                              'instruction memory and a fetch '\n",
      "                                              'stage for the first stage. A '\n",
      "                                              'second stage for decoding the '\n",
      "                                              'instruction, a third stage for '\n",
      "                                              'executing the instruction '\n",
      "                                              'decoded in the second stage, '\n",
      "                                              'and a fourth stage for writing '\n",
      "                                              'the result executed in the '\n",
      "                                              'third stage into a register. A '\n",
      "                                              'data processing device, wherein '\n",
      "                                              'an instruction of a first '\n",
      "                                              'instruction format stored in '\n",
      "                                              'the instruction memory is '\n",
      "                                              'changed to an instruction of a '\n",
      "                                              'second instruction format and '\n",
      "                                              'executed.</claim-text></claim>',\n",
      "                          'parent': -1,\n",
      "                          'type': 'independent'},\n",
      "                         {'num': 2,\n",
      "                          'paragraph_markup': '<claim num=\"2\"><claim-text>2. '\n",
      "                                              'The first instruction format is '\n",
      "                                              'an instruction format for '\n",
      "                                              'operating a first operand and a '\n",
      "                                              'second operand in an operation '\n",
      "                                              'instruction and storing an '\n",
      "                                              'operation result in the second '\n",
      "                                              'operand. The format is the '\n",
      "                                              'first in the operation '\n",
      "                                              'instruction <br/> 2. The data '\n",
      "                                              'processing device according to '\n",
      "                                              'claim 1, wherein the data '\n",
      "                                              'processing device has an '\n",
      "                                              'instruction format in which the '\n",
      "                                              'operand of [1] and the second '\n",
      "                                              'operand are operated and the '\n",
      "                                              'operation result is stored in '\n",
      "                                              'the third '\n",
      "                                              'operand.</claim-text></claim>',\n",
      "                          'parent': 1,\n",
      "                          'type': 'dependent'},\n",
      "                         {'num': 3,\n",
      "                          'paragraph_markup': '<claim num=\"3\"><claim-text>3. '\n",
      "                                              'The second stage detects that '\n",
      "                                              'the preceding instruction is a '\n",
      "                                              'data transfer instruction '\n",
      "                                              'between registers, detects that '\n",
      "                                              'the succeeding instruction is '\n",
      "                                              'an arithmetic instruction, and '\n",
      "                                              'further detects the transfer '\n",
      "                                              'destination register number and '\n",
      "                                              'the succeeding instruction of '\n",
      "                                              'the preceding instruction. 3. '\n",
      "                                              'The data processing according '\n",
      "                                              'to claim 2, wherein it is '\n",
      "                                              'detected that the instruction '\n",
      "                                              'transfer destination register '\n",
      "                                              'numbers are the same, the '\n",
      "                                              'instruction is converted into '\n",
      "                                              'an operation instruction of the '\n",
      "                                              'second instruction format, and '\n",
      "                                              'the operation instruction is '\n",
      "                                              'sent to the third stage. '\n",
      "                                              'apparatus.</claim-text></claim>',\n",
      "                          'parent': 2,\n",
      "                          'type': 'dependent'},\n",
      "                         {'num': 4,\n",
      "                          'paragraph_markup': '<claim num=\"4\"><claim-text>4. '\n",
      "                                              'The data processing device '\n",
      "                                              'according to claim 3, <br/> It '\n",
      "                                              'is formed on a single '\n",
      "                                              'semiconductor '\n",
      "                                              'substrate.</claim-text></claim>',\n",
      "                          'parent': 3,\n",
      "                          'type': 'dependent'},\n",
      "                         {'num': 5,\n",
      "                          'paragraph_markup': '<claim num=\"5\"><claim-text>5. '\n",
      "                                              'The data processing apparatus '\n",
      "                                              'according to claim 4, wherein '\n",
      "                                              'the preceding instruction is a '\n",
      "                                              'data transfer instruction that '\n",
      "                                              'transfers the content of the '\n",
      "                                              'transfer source register to the '\n",
      "                                              'transfer destination register '\n",
      "                                              'as it is.</claim-text></claim>',\n",
      "                          'parent': 4,\n",
      "                          'type': 'dependent'},\n",
      "                         {'num': 6,\n",
      "                          'paragraph_markup': '<claim num=\"6\"><claim-text>6. '\n",
      "                                              'The data processing apparatus '\n",
      "                                              'according to claim 4, wherein '\n",
      "                                              'the preceding instruction is a '\n",
      "                                              'data transfer instruction that '\n",
      "                                              'shifts the contents of a '\n",
      "                                              'transfer destination register '\n",
      "                                              'and transfers the contents to '\n",
      "                                              'the transfer destination '\n",
      "                                              'register.</claim-text></claim>',\n",
      "                          'parent': 4,\n",
      "                          'type': 'dependent'},\n",
      "                         {'num': 7,\n",
      "                          'paragraph_markup': '<claim num=\"7\"><claim-text>7. '\n",
      "                                              'The preceding instruction '\n",
      "                                              'resets the contents of the '\n",
      "                                              'transfer source register to 0. '\n",
      "                                              '<br/> The data processing '\n",
      "                                              'apparatus according to claim 4, '\n",
      "                                              'wherein the data processing '\n",
      "                                              'instruction is a data transfer '\n",
      "                                              'instruction that is expanded or '\n",
      "                                              'sign-extended and transferred '\n",
      "                                              'to a transfer source '\n",
      "                                              'register.</claim-text></claim>',\n",
      "                          'parent': 4,\n",
      "                          'type': 'dependent'},\n",
      "                         {'num': 8,\n",
      "                          'paragraph_markup': '<claim num=\"8\"><claim-text>8. '\n",
      "                                              'The second instruction format '\n",
      "                                              'is the first instruction '\n",
      "                                              'format. <br/> 2. The data '\n",
      "                                              'processing device according to '\n",
      "                                              'claim 1, further comprising an '\n",
      "                                              'instruction in which a '\n",
      "                                              'plurality of instructions of '\n",
      "                                              'the instruction format are '\n",
      "                                              'combined.</claim-text></claim>',\n",
      "                          'parent': 1,\n",
      "                          'type': 'dependent'},\n",
      "                         {'num': 9,\n",
      "                          'paragraph_markup': '<claim num=\"9\"><claim-text>9. '\n",
      "                                              'The second stage detects that '\n",
      "                                              'the preceding instruction is a '\n",
      "                                              'data transfer between '\n",
      "                                              'registers, detects that the '\n",
      "                                              'following instruction is a '\n",
      "                                              'fixed bit shift instruction, '\n",
      "                                              'and further detects the '\n",
      "                                              'transfer destination register '\n",
      "                                              'number of the preceding '\n",
      "                                              'instruction. 9. The method '\n",
      "                                              'according to claim 8, wherein '\n",
      "                                              'it is detected that the '\n",
      "                                              'transfer source register '\n",
      "                                              'numbers of the subsequent '\n",
      "                                              'instructions are the same, the '\n",
      "                                              'single instruction is converted '\n",
      "                                              'into the one shift instruction '\n",
      "                                              'of the second instruction '\n",
      "                                              'format, and the shift '\n",
      "                                              'instruction is sent to the '\n",
      "                                              'third stage. Data processing '\n",
      "                                              'equipment.</claim-text></claim>',\n",
      "                          'parent': 8,\n",
      "                          'type': 'dependent'},\n",
      "                         {'num': 10,\n",
      "                          'paragraph_markup': '<claim num=\"10\"><claim-text>10. '\n",
      "                                              'The second stage detects that '\n",
      "                                              'the preceding instruction is a '\n",
      "                                              'data transfer instruction '\n",
      "                                              'between registers, detects that '\n",
      "                                              'the succeeding instruction is '\n",
      "                                              'an arithmetic instruction, and '\n",
      "                                              'further transfers the register '\n",
      "                                              'number of the transfer '\n",
      "                                              'destination of the preceding '\n",
      "                                              'instruction and the succeeding '\n",
      "                                              'instruction. Detecting that the '\n",
      "                                              'transfer source register '\n",
      "                                              'numbers of the two are the '\n",
      "                                              'same, converting the subsequent '\n",
      "                                              'instruction into an operation '\n",
      "                                              'instruction of the second '\n",
      "                                              'instruction format having no '\n",
      "                                              'data flow relationship with the '\n",
      "                                              'preceding instruction, and '\n",
      "                                              'sending the operation '\n",
      "                                              'instruction to the third stage. '\n",
      "                                              '3. The data processing '\n",
      "                                              'apparatus according to claim 2, '\n",
      "                                              'wherein the same stage can be '\n",
      "                                              'executed in '\n",
      "                                              'parallel.</claim-text></claim>',\n",
      "                          'parent': 2,\n",
      "                          'type': 'dependent'},\n",
      "                         {'num': 11,\n",
      "                          'paragraph_markup': '<claim num=\"11\"><claim-text>11. '\n",
      "                                              'The data processing apparatus '\n",
      "                                              'according to claim 10, wherein '\n",
      "                                              'the first instruction format is '\n",
      "                                              'a 2-byte fixed length '\n",
      "                                              'instruction.</claim-text></claim>',\n",
      "                          'parent': 10,\n",
      "                          'type': 'dependent'},\n",
      "                         {'num': 12,\n",
      "                          'paragraph_markup': '<claim num=\"12\"><claim-text>12. '\n",
      "                                              'The data processing device '\n",
      "                                              'according to claim 11, wherein '\n",
      "                                              'the preceding instruction is a '\n",
      "                                              'data transfer instruction for '\n",
      "                                              'directly transferring the '\n",
      "                                              'contents of the transfer source '\n",
      "                                              'register to the transfer '\n",
      "                                              'destination '\n",
      "                                              'register.</claim-text></claim>',\n",
      "                          'parent': 11,\n",
      "                          'type': 'dependent'},\n",
      "                         {'num': 13,\n",
      "                          'paragraph_markup': '<claim num=\"13\"><claim-text>13. '\n",
      "                                              'The data processing apparatus '\n",
      "                                              'according to claim 11, wherein '\n",
      "                                              'the preceding instruction is a '\n",
      "                                              'data transfer instruction that '\n",
      "                                              'shifts the contents of a '\n",
      "                                              'transfer destination register '\n",
      "                                              'and transfers the contents to '\n",
      "                                              'the transfer destination '\n",
      "                                              'register.</claim-text></claim>',\n",
      "                          'parent': 11,\n",
      "                          'type': 'dependent'},\n",
      "                         {'num': 14,\n",
      "                          'paragraph_markup': '<claim num=\"14\"><claim-text>14. '\n",
      "                                              'The data processing apparatus '\n",
      "                                              'according to claim 11, wherein '\n",
      "                                              'the preceding instruction is a '\n",
      "                                              'data transfer instruction for '\n",
      "                                              '0-extending or sign-extending '\n",
      "                                              'the contents of the transfer '\n",
      "                                              'source register and '\n",
      "                                              'transferring the result to the '\n",
      "                                              'transfer source '\n",
      "                                              'register.</claim-text></claim>',\n",
      "                          'parent': 11,\n",
      "                          'type': 'dependent'},\n",
      "                         {'num': 15,\n",
      "                          'paragraph_markup': '<claim num=\"15\"><claim-text>15. '\n",
      "                                              'A pipeline type data processing '\n",
      "                                              'apparatus, comprising: a first '\n",
      "                                              'stage for reading a fixed '\n",
      "                                              'length instruction stored in an '\n",
      "                                              'instruction memory; and data '\n",
      "                                              'executed by a plurality of read '\n",
      "                                              'instructions, and When the '\n",
      "                                              'plurality of instructions have '\n",
      "                                              'a predetermined relationship, a '\n",
      "                                              'second stage that changes the '\n",
      "                                              'plurality of instructions so '\n",
      "                                              'that the plurality of '\n",
      "                                              'instructions can be executed in '\n",
      "                                              'parallel in a plurality of '\n",
      "                                              'pipelines; and the changed '\n",
      "                                              'plurality of instructions in '\n",
      "                                              'parallel. And a third stage for '\n",
      "                                              'executing the data processing '\n",
      "                                              'device.</claim-text></claim>',\n",
      "                          'parent': -1,\n",
      "                          'type': 'independent'},\n",
      "                         {'num': 16,\n",
      "                          'paragraph_markup': '<claim num=\"16\"><claim-text>16. '\n",
      "                                              'The first stage according to '\n",
      "                                              'claim 15 has two stages. <br/> '\n",
      "                                              'A data processing device, '\n",
      "                                              'wherein two instructions are '\n",
      "                                              'read simultaneously, and the '\n",
      "                                              'second stage modifies the two '\n",
      "                                              'instructions so that the two '\n",
      "                                              'instructions can be executed in '\n",
      "                                              'parallel by two '\n",
      "                                              'pipelines.</claim-text></claim>',\n",
      "                          'parent': 15,\n",
      "                          'type': 'dependent'},\n",
      "                         {'num': 17,\n",
      "                          'paragraph_markup': '<claim num=\"17\"><claim-text>17. '\n",
      "                                              'The first stage according to '\n",
      "                                              'claim 16, <br/> A data '\n",
      "                                              'processing device characterized '\n",
      "                                              'by reading a 2-byte fixed '\n",
      "                                              'length '\n",
      "                                              'instruction.</claim-text></claim>',\n",
      "                          'parent': 16,\n",
      "                          'type': 'dependent'},\n",
      "                         {'num': 18,\n",
      "                          'paragraph_markup': '<claim num=\"18\"><claim-text>18. '\n",
      "                                              'A microcomputer in which a CPU '\n",
      "                                              'and an instruction memory are '\n",
      "                                              'formed on a single '\n",
      "                                              'semiconductor substrate, '\n",
      "                                              'wherein the CPU includes an '\n",
      "                                              'instruction fetch unit for '\n",
      "                                              'reading two 2-byte fixed length '\n",
      "                                              'instructions stored in the '\n",
      "                                              'instruction memory. If the read '\n",
      "                                              'two instructions have a '\n",
      "                                              'dependency on the data to be '\n",
      "                                              'executed and the two '\n",
      "                                              'instructions have a '\n",
      "                                              'predetermined relationship, '\n",
      "                                              '<br/> An instruction decoder '\n",
      "                                              'that modifies the two '\n",
      "                                              'instructions so that the two '\n",
      "                                              'instructions can be executed in '\n",
      "                                              'parallel by two pipelines, and '\n",
      "                                              'two 4-byte-long arithmetic '\n",
      "                                              'units that execute the two '\n",
      "                                              'modified instructions in '\n",
      "                                              'parallel. Microcomputer '\n",
      "                                              'characterized '\n",
      "                                              'by.</claim-text></claim>',\n",
      "                          'parent': -1,\n",
      "                          'type': 'independent'},\n",
      "                         {'num': 19,\n",
      "                          'paragraph_markup': '<claim num=\"19\"><claim-text>19. '\n",
      "                                              'The instruction decoder '\n",
      "                                              'according to claim 18, wherein '\n",
      "                                              'an instruction for operating a '\n",
      "                                              'first operand and a second '\n",
      "                                              'operand in an operation '\n",
      "                                              'instruction and storing an '\n",
      "                                              'operation result in the second '\n",
      "                                              'operand is a first operand. And '\n",
      "                                              'a second operand are operated, '\n",
      "                                              'and the instruction is changed '\n",
      "                                              'to an instruction for storing '\n",
      "                                              'the operation result in the '\n",
      "                                              'third '\n",
      "                                              'operand.</claim-text></claim>',\n",
      "                          'parent': 18,\n",
      "                          'type': 'dependent'},\n",
      "                         {'num': 20,\n",
      "                          'paragraph_markup': '<claim num=\"20\"><claim-text>20. '\n",
      "                                              'The instruction decoder '\n",
      "                                              'according to claim 18, wherein '\n",
      "                                              'the preceding instruction is a '\n",
      "                                              'data transfer instruction '\n",
      "                                              'between registers, the '\n",
      "                                              'subsequent instruction is an '\n",
      "                                              'arithmetic instruction, and the '\n",
      "                                              'destination of the preceding '\n",
      "                                              'instruction is further '\n",
      "                                              'detected. A microcomputer '\n",
      "                                              'characterized by detecting that '\n",
      "                                              'a register number and a '\n",
      "                                              'transfer source register number '\n",
      "                                              'of a succeeding instruction are '\n",
      "                                              'the same and changing the '\n",
      "                                              'succeeding instruction to an '\n",
      "                                              'operation instruction having no '\n",
      "                                              'data flow relationship with the '\n",
      "                                              'preceding '\n",
      "                                              'instruction.</claim-text></claim>',\n",
      "                          'parent': 18,\n",
      "                          'type': 'dependent'}],\n",
      "              'lang': 'EN'}],\n",
      "  'cpc_classes': [],\n",
      "  'descriptions': [{'lang': 'EN',\n",
      "                    'paragraph_markup': '<description lang=\"EN\" '\n",
      "                                        'load-source=\"google\" '\n",
      "                                        'mxw-id=\"PDES255291448\"><h4>Detailed '\n",
      "                                        'Description of the Invention</h4><p '\n",
      "                                        'num=\"0001\">[0001]</p><p>BACKGROUND OF '\n",
      "                                        'THE INVENTION 1. Field of the '\n",
      "                                        'Invention The present invention '\n",
      "                                        'relates to a data processing device '\n",
      "                                        'such as a microprocessor or a '\n",
      "                                        'microcomputer, and more particularly '\n",
      "                                        'to a technique effective when applied '\n",
      "                                        'to a data processing device such as '\n",
      "                                        'superscalar for parallel '\n",
      "                                        'processing.</p><p '\n",
      "                                        'num=\"0002\">[0002]</p><p>2. '\n",
      "                                        'Description of the Related Art A '\n",
      "                                        'microprocessor (CPU (Central P <br/> '\n",
      "                                        'rocessing unit), microcomputer, etc. '\n",
      "                                        ') Sequentially fetches a sequence of '\n",
      "                                        'instructions, <br/> Decrypt and '\n",
      "                                        'execute. The instructions executed by '\n",
      "                                        'the microprocessor are now of fixed '\n",
      "                                        'length with the aim of simplifying '\n",
      "                                        'the decoding circuit. A '\n",
      "                                        'microprocessor that executes '\n",
      "                                        'fixed-length instructions in a '\n",
      "                                        'pipeline (Pipelining) <br/> It is '\n",
      "                                        'called an ISC (Red used Instruction '\n",
      "                                        'Set Computer) type processor.</p><p '\n",
      "                                        'num=\"0003\">FIG. 1 shows a pipelined '\n",
      "                                        'implementation method of a '\n",
      "                                        'microprocessor. Here, for '\n",
      "                                        'simplification, the normally existing '\n",
      "                                        'memory access stage (M <br/> EM) is '\n",
      "                                        'omitted. Individual stages (101, 10) '\n",
      "                                        '<br/> 3, 105, 107) is a unit of time '\n",
      "                                        '(clock) <br/> The individual '\n",
      "                                        'instruction processing is completed '\n",
      "                                        'by sequentially stacking the '\n",
      "                                        'processing from the first stage to '\n",
      "                                        'the last stage through the latch '\n",
      "                                        'group (102, 104, 106). The first '\n",
      "                                        'stage 101 fetches an instruction '\n",
      "                                        '(IF). Second <br/> The stage 103 '\n",
      "                                        'interprets an instruction and reads a '\n",
      "                                        'register (ID). The third stage 105 '\n",
      "                                        'executes the operation designated by '\n",
      "                                        'the instruction function (EX). The '\n",
      "                                        'fourth stage 107 writes the '\n",
      "                                        'calculation result to the register '\n",
      "                                        'arranged in the second stage 103 via '\n",
      "                                        'the signal line 108 (WB).</p><p '\n",
      "                                        'num=\"0004\">FIG. 2 shows a conceptual '\n",
      "                                        'diagram when processing four '\n",
      "                                        'instructions in a pipeline. If a '\n",
      "                                        'subsequent instruction uses the '\n",
      "                                        'contents of the register of the '\n",
      "                                        'preceding instruction, there is room '\n",
      "                                        'in the pipeline for the subsequent '\n",
      "                                        'instruction (called pipeline stall '\n",
      "                                        'due to data hazard). This state is '\n",
      "                                        'shown in FIG. The two arrows pointing '\n",
      "                                        'to the lower left in (a) of FIG. 2 '\n",
      "                                        'indicate the register read of the '\n",
      "                                        'subsequent instruction after the '\n",
      "                                        'register write of the preceding '\n",
      "                                        'instruction.</p><p '\n",
      "                                        'num=\"0005\">Therefore, as a means for '\n",
      "                                        'solving this problem, when the '\n",
      "                                        'subsequent instruction uses the '\n",
      "                                        'result of the previous operation, '\n",
      "                                        'that value is also sent to the '\n",
      "                                        'operator in the third stage 105 via '\n",
      "                                        'the signal line 108. The control line '\n",
      "                                        'for the above is the signal line 109, '\n",
      "                                        '<br/> 110. This adjustment is <br/> '\n",
      "                                        'This is known as g), which allows '\n",
      "                                        'execution every clock. It should be '\n",
      "                                        'noted that 2 facing downward left in '\n",
      "                                        'FIG. <br/> The two arrows indicate '\n",
      "                                        'forwarding. Therefore, the number of '\n",
      "                                        'clocks required for individual '\n",
      "                                        'instruction processing is four, for '\n",
      "                                        'example. <br/> However, since each '\n",
      "                                        'stage processes a new instruction '\n",
      "                                        'every clock, the instruction '\n",
      "                                        'processing becomes one instruction '\n",
      "                                        'per clock. Therefore, since one '\n",
      "                                        'instruction can be executed in one '\n",
      "                                        'clock, the smaller the number of '\n",
      "                                        'execution instructions for performing '\n",
      "                                        'a certain process (program), the '\n",
      "                                        'shorter the execution time.</p><p '\n",
      "                                        'num=\"0006\">Regarding pipeline and '\n",
      "                                        'forwarding, 1994 Morgan Kaufman '\n",
      "                                        'Publishers, I <br/> Hennessy et al., '\n",
      "                                        '`` Computer Organization a <br/> nd '\n",
      "                                        'Design ”Chapter 6 Enhancing '\n",
      "                                        'Performance with Pipeli <br/> ning '\n",
      "                                        '(pages 362 to 450).</p><p '\n",
      "                                        'num=\"0007\">Next, as an example of a '\n",
      "                                        'method for improving the processing '\n",
      "                                        'speed of a microprocessor, a '\n",
      "                                        'superscalar method (Superscalar '\n",
      "                                        'method) <br/> ar). In the superscalar '\n",
      "                                        'system, the number of arithmetic '\n",
      "                                        'units that can be executed at the '\n",
      "                                        'same time is plural, for example, '\n",
      "                                        'two, and accordingly, two instruction '\n",
      "                                        'fetches and two instruction decodes '\n",
      "                                        'can be performed at one time. In this '\n",
      "                                        'case, as shown in FIG. 3A without '\n",
      "                                        'data dependence, ideally, two '\n",
      "                                        'instructions can be executed every '\n",
      "                                        'clock, so that the execution time '\n",
      "                                        'becomes half as compared with the '\n",
      "                                        'normal pipeline method. . For the '\n",
      "                                        'superscalar method, see Nikkei '\n",
      "                                        'Electronics, November 2, 1989. <br/> '\n",
      "                                        '7th issue (No.487), pages 191 to 200, '\n",
      "                                        '\"Next Generation RI <br/> SC, aiming '\n",
      "                                        'for 100 MIPS in CMOS by introducing '\n",
      "                                        'parallel processing ”.</p><p '\n",
      "                                        'num=\"0008\">R adopting the '\n",
      "                                        'conventional superscalar system <br/> '\n",
      "                                        'The instruction length of an ISC type '\n",
      "                                        'microprocessor is fixed at 4 bytes, '\n",
      "                                        'and the number of operands of '\n",
      "                                        'arithmetic instructions such as '\n",
      "                                        'arithmetic operations is generally '\n",
      "                                        'three. This example is disclosed in '\n",
      "                                        'Japanese Patent Laid-Open No. 2-1 '\n",
      "                                        '<br/> No. 30634. On the other hand, '\n",
      "                                        'there is a RISC-type microprocessor '\n",
      "                                        'with a 2-byte fixed length '\n",
      "                                        'instruction in order to improve code '\n",
      "                                        'efficiency (reduce the amount of '\n",
      "                                        'memory used for storing '\n",
      "                                        'instructions). However, the RI of the '\n",
      "                                        '2-byte fixed length instruction <br/> '\n",
      "                                        'The SC type microprocessor does not '\n",
      "                                        'employ the superscalar system. This '\n",
      "                                        'example is described in '\n",
      "                                        'JP-A-5-197546.</p><p '\n",
      "                                        'num=\"0009\">[0009]</p><p>In order to '\n",
      "                                        'clarify the problems caused by the '\n",
      "                                        'superscalar method, description will '\n",
      "                                        'be made with reference to FIG. The '\n",
      "                                        'operation of the instructions shown '\n",
      "                                        'in FIG. 3 is shown below.</p><p '\n",
      "                                        'num=\"0010\">(1) mov R3, R2 \"copy '\n",
      "                                        'contents of register R3 to register '\n",
      "                                        'R2\" (2) mov # 32, R5 \"copy data * 32 '\n",
      "                                        '* to register R5\" (3) add R4, R2 '\n",
      "                                        '\"register R4 Add the contents of R2 '\n",
      "                                        'and the contents of R2 and store the '\n",
      "                                        'result in R2. ”(4) and R3, R5“ AND '\n",
      "                                        'the contents of registers R3 and R5 '\n",
      "                                        'and store the result in R5. '\n",
      "                                        '”Instruction (1) above The '\n",
      "                                        'instruction (2) and the instruction '\n",
      "                                        '(3) and the instruction (4) have no '\n",
      "                                        'data dependency (data flow). However, '\n",
      "                                        'the instruction (1) and the '\n",
      "                                        'instruction (3), and the instruction '\n",
      "                                        '(2) and the instruction (4) have data '\n",
      "                                        'dependency (data flow). That is, '\n",
      "                                        'instruction (1) and instruction (3) '\n",
      "                                        '<br/> Both use register R2. Further, '\n",
      "                                        'the register R5 is used by both the '\n",
      "                                        'instruction (2) and the instruction '\n",
      "                                        '(4). Therefore, the instruction (3) '\n",
      "                                        'must be executed after the execution '\n",
      "                                        'of the instruction (1). Also, the '\n",
      "                                        'instruction (4) must be executed '\n",
      "                                        'after the execution of the '\n",
      "                                        'instruction (2).</p><p '\n",
      "                                        'num=\"0011\">That is, when there is no '\n",
      "                                        'data dependency between the '\n",
      "                                        'instructions to be executed at the '\n",
      "                                        'same time, there is no space in the '\n",
      "                                        'pipeline as shown in FIG. A '\n",
      "                                        'processing speed twice as fast as '\n",
      "                                        'when executing only instructions is '\n",
      "                                        'obtained. However, if there is a data '\n",
      "                                        'dependency between the instructions '\n",
      "                                        'that are executed at the same time, '\n",
      "                                        'the pipeline will be disturbed as '\n",
      "                                        'shown in FIG. <br/> The processing '\n",
      "                                        'speed will be the same as when '\n",
      "                                        'executing only instructions.</p><p '\n",
      "                                        'num=\"0012\">Therefore, as shown in '\n",
      "                                        'FIG. 3C, when there is a data '\n",
      "                                        'dependency between the instructions '\n",
      "                                        'executed simultaneously, <br/> A '\n",
      "                                        'method is conceivable in which the '\n",
      "                                        'subsequent instruction is sent to the '\n",
      "                                        'next pipeline and the unprocessed '\n",
      "                                        'instruction nop is executed at the '\n",
      "                                        'same time as the preceding '\n",
      "                                        'instruction in place of the '\n",
      "                                        'subsequent instruction to avoid the '\n",
      "                                        'disturbance of the pipeline. However, '\n",
      "                                        'the number of useless instructions '\n",
      "                                        'increases, the total number of '\n",
      "                                        'execution instructions increases, and '\n",
      "                                        'the execution time increases.</p><p '\n",
      "                                        'num=\"0013\">Next, in order to clarify '\n",
      "                                        'the problems caused by the '\n",
      "                                        'instruction format and instruction '\n",
      "                                        'system, description will be given '\n",
      "                                        'below with reference to FIGS. 4 and '\n",
      "                                        '5.</p><p num=\"0014\">FIG. 4 shows an '\n",
      "                                        'example of an instruction format '\n",
      "                                        '(instruction format) and an '\n",
      "                                        'instruction repertoire in the case of '\n",
      "                                        'a 4-byte / 3-operand instruction '\n",
      "                                        '(4-byte fixed length instruction) '\n",
      "                                        'system. In this figure, the OP field '\n",
      "                                        '401 specifies the instruction '\n",
      "                                        'function. The S1 field 403 is a '\n",
      "                                        'register number specifying the first '\n",
      "                                        'input (first operand), the S2 field '\n",
      "                                        '404 is a register number specifying '\n",
      "                                        'the second input (second operand), '\n",
      "                                        'and the D field 402 is a register '\n",
      "                                        'number specifying the output (third '\n",
      "                                        'operand). ) Is placed. That is, this '\n",
      "                                        'instruction format can specify three '\n",
      "                                        'operands. Command functions include '\n",
      "                                        'copying (data transfer), addition, '\n",
      "                                        'subtraction, and the like. In '\n",
      "                                        'addition, 4 <br/> Compound '\n",
      "                                        'instructions such as a 1-bit left '\n",
      "                                        'shift addition instruction asl1add '\n",
      "                                        'and a 0 extension addition '\n",
      "                                        'instruction zextadd are also provided '\n",
      "                                        'due to the margin of the instruction '\n",
      "                                        'length of the byte instruction '\n",
      "                                        'system. The asl1add instruction '\n",
      "                                        'shifts the bit pattern of the first '\n",
      "                                        'operand one bit to the left and then '\n",
      "                                        'performs the normal addition, and the '\n",
      "                                        'zextadd instruction zeros the left '\n",
      "                                        'half of the bit pattern of the first '\n",
      "                                        'operand and then performs the normal '\n",
      "                                        'addition. is there. Note that, for '\n",
      "                                        'simplification, memory access '\n",
      "                                        'instructions, branch instructions, '\n",
      "                                        'etc. that would normally exist are '\n",
      "                                        'omitted. In the case of a copy '\n",
      "                                        'command (data transfer command), the '\n",
      "                                        'S2 field 404 is ignored, and the '\n",
      "                                        'contents of the register (transfer '\n",
      "                                        'source register) specified in the S1 '\n",
      "                                        'field 403 remain unchanged in the D '\n",
      "                                        'field 402. <br/> It is copied '\n",
      "                                        '(transferred) to the register '\n",
      "                                        '(transfer destination register) '\n",
      "                                        'specified by.</p><p num=\"0015\">FIG. 5 '\n",
      "                                        'shows an example of the instruction '\n",
      "                                        'format and instruction repertoire in '\n",
      "                                        'the case of a 2-byte / 2-operand '\n",
      "                                        'instruction (2-byte fixed length '\n",
      "                                        'instruction) system. In FIG. 5, the '\n",
      "                                        'OP field 501 <br/> Specifies the '\n",
      "                                        'command function. The S1 field 503 '\n",
      "                                        'has a register number (first operand) '\n",
      "                                        'that specifies the first input, and '\n",
      "                                        'the D field 502 has a register number '\n",
      "                                        '(the same as the register number that '\n",
      "                                        'specifies the output, the second '\n",
      "                                        'operand) that specifies the second '\n",
      "                                        'input. That is, this instruction '\n",
      "                                        'format can specify two operands. As '\n",
      "                                        'compared with FIG. 4, the point that '\n",
      "                                        'the S2 field does not exist is the '\n",
      "                                        'part that is clearly different from '\n",
      "                                        'the instruction format of FIG. That '\n",
      "                                        'is, the number of operands is one '\n",
      "                                        'less. Further, the remaining field '\n",
      "                                        'length is shorter than that of '\n",
      "                                        'FIG.</p><p num=\"0016\">The instruction '\n",
      "                                        'function includes a copy instruction '\n",
      "                                        '(data transfer instruction), a 0 '\n",
      "                                        'extension instruction, a sign '\n",
      "                                        'extension instruction, and a 1 input '\n",
      "                                        'transfer instruction as 1 input '\n",
      "                                        'transfer instruction. <br/> Bit shift '\n",
      "                                        'left instruction, addition '\n",
      "                                        'instruction as 2 input operation '\n",
      "                                        'instruction, <br/> There is a '\n",
      "                                        'subtraction instruction, etc. Of '\n",
      "                                        'these, the 1-bit left shift '\n",
      "                                        'instruction is <br/> Due to the '\n",
      "                                        'instruction length, the numbers of '\n",
      "                                        'the input register (transfer source '\n",
      "                                        'register) and the output register '\n",
      "                                        '(transfer destination register) are '\n",
      "                                        'the same. Therefore, in this case, '\n",
      "                                        'the S1 field stores not the register '\n",
      "                                        'number but the extended instruction '\n",
      "                                        'code for specifying the asl1 '\n",
      "                                        'instruction.</p><p num=\"0017\">In '\n",
      "                                        'order to clarify the advantages and '\n",
      "                                        'disadvantages of the 4-byte / '\n",
      "                                        '3-operand instruction system and the '\n",
      "                                        '2-byte / 2-operand instruction '\n",
      "                                        'system, consider the following '\n",
      "                                        'formula, for example.</p><p '\n",
      "                                        'num=\"0018\">A = b + c + d; (A) This is '\n",
      "                                        'converted into an instruction '\n",
      "                                        'sequence (instruction sequence (A1)) '\n",
      "                                        'of a 4-byte / 3-operand instruction '\n",
      "                                        'system as follows.</p><p '\n",
      "                                        'num=\"0019\">Add Rb, Rc, Ra add Ra, Rd, '\n",
      "                                        'Ra On the other hand, when this is '\n",
      "                                        'converted into an instruction '\n",
      "                                        'sequence (instruction sequence (A2)) '\n",
      "                                        'of a 2-byte / 2-operand instruction '\n",
      "                                        'system, it becomes as follows.</p><p '\n",
      "                                        'num=\"0020\">Mov Rb, Ra add Rc, Ra add '\n",
      "                                        'Rd, Ra If the instruction system has '\n",
      "                                        '4 bytes and 3 operands, the number of '\n",
      "                                        'execution instructions is 2, but '\n",
      "                                        'storage in the instruction memory '\n",
      "                                        '(and instruction fetch for execution) '\n",
      "                                        'The number of bytes is 8 bytes. On '\n",
      "                                        'the other hand 2 <br/> In the case of '\n",
      "                                        'an instruction system of bytes and 2 '\n",
      "                                        'operands, the number of executed '\n",
      "                                        'instructions increases to 3, but the '\n",
      "                                        'number of bytes stored (and '\n",
      "                                        'instruction fetch for execution) in '\n",
      "                                        'the instruction memory decreases to 6 '\n",
      "                                        'bytes. This tendency generally holds. '\n",
      "                                        'It is generally accepted that the '\n",
      "                                        '4-byte / 3-operand instruction system '\n",
      "                                        'has a 10 to 20% smaller number of '\n",
      "                                        'executed instructions than the 2-byte '\n",
      "                                        '/ 2-operand instruction system, but '\n",
      "                                        'the stored byte number is increased '\n",
      "                                        'by 60%.</p><p num=\"0021\">However, '\n",
      "                                        'there is one problem with the 2-byte '\n",
      "                                        '/ 2-operand instruction system. It '\n",
      "                                        'involves the extra data transfer '\n",
      "                                        'instructions needed in the '\n",
      "                                        'two-operand instruction set. Although '\n",
      "                                        'the above equation (A) can be '\n",
      "                                        'similarly explained, the following '\n",
      "                                        'equation (B) will be explained '\n",
      "                                        'here.</p><p num=\"0022\">A = b + c; '\n",
      "                                        'This is converted into an instruction '\n",
      "                                        'sequence (instruction sequence (B1)) '\n",
      "                                        'of a 4-byte / 3-operand instruction '\n",
      "                                        'system as follows.</p><p '\n",
      "                                        'num=\"0023\">On the other hand, when '\n",
      "                                        'this is converted into a 2-byte / '\n",
      "                                        '2-operand instruction sequence '\n",
      "                                        '(instruction sequence (B2)), it '\n",
      "                                        'becomes as follows.</p><p '\n",
      "                                        'num=\"0024\">Mov Rb, Ra add Rc, Ra 4 '\n",
      "                                        'bytes / 3 operands instruction system '\n",
      "                                        'can be executed in one clock by using '\n",
      "                                        'only one of the pipelines. On the '\n",
      "                                        'other hand, in the case of a 2-byte / '\n",
      "                                        '2-operand instruction system, a data '\n",
      "                                        'flow exists between two extra '\n",
      "                                        'instructions, a copy (data transfer) '\n",
      "                                        'instruction mov and a subsequent add '\n",
      "                                        'instruction add. That is, the value '\n",
      "                                        'resulting from the preceding '\n",
      "                                        'instruction is used by the subsequent '\n",
      "                                        'instruction. Therefore, it is '\n",
      "                                        'necessary to wait for the result of '\n",
      "                                        'the preceding instruction mov to '\n",
      "                                        'execute the succeeding instruction '\n",
      "                                        'add, which takes two clocks. If the '\n",
      "                                        'following instruction sequence mov '\n",
      "                                        'Rb, Ra add Rc, Rd, there is no data '\n",
      "                                        'flow between two instructions, so 2 '\n",
      "                                        '<br/> Although it can be executed in '\n",
      "                                        'one clock using one pipeline, the '\n",
      "                                        'instruction string (B2) corresponding '\n",
      "                                        'to the expression (B) requires extra '\n",
      "                                        'processing time because of the data '\n",
      "                                        'flow. When the superscalar system is '\n",
      "                                        'adopted, it can be said that the '\n",
      "                                        '2-byte / 2-operand instruction system '\n",
      "                                        'tends to take more execution time '\n",
      "                                        'than the 4-byte / 3-operand '\n",
      "                                        'instruction system because of the '\n",
      "                                        'large number of execution '\n",
      "                                        'instructions.</p><p num=\"0025\">The '\n",
      "                                        'problem of the 2-byte / 2-operand '\n",
      "                                        'instruction system has been explained '\n",
      "                                        'by comparing it with the 4-byte / '\n",
      "                                        '3-operand instruction system. <br/> '\n",
      "                                        'When executing a 4-operand operation, '\n",
      "                                        'the instruction sequence (A <br/> '\n",
      "                                        'There is a data flow as in 1), and '\n",
      "                                        'there are similar problems to the '\n",
      "                                        '2-byte / 2-operand instruction '\n",
      "                                        'system.</p><p num=\"0026\">The existing '\n",
      "                                        'microprocessors are: <br/> Due to the '\n",
      "                                        'accumulation of software assets and '\n",
      "                                        'the inheritance of software assets '\n",
      "                                        'that have been built up to date, it '\n",
      "                                        'is difficult to change the '\n",
      "                                        'instruction format and instruction '\n",
      "                                        'system. Therefore, it is necessary to '\n",
      "                                        'improve the processing speed while '\n",
      "                                        'maintaining the conventional '\n",
      "                                        'instruction format and instruction '\n",
      "                                        'system.</p><p num=\"0027\">An object of '\n",
      "                                        'the present invention is to reduce '\n",
      "                                        'the pipeline stall due to data hazard '\n",
      "                                        'in the superscalar system and to '\n",
      "                                        'realize the improvement of the '\n",
      "                                        'processing speed.</p><p '\n",
      "                                        'num=\"0028\">Another object of the '\n",
      "                                        'present invention is to reduce the '\n",
      "                                        'number of execution instructions and '\n",
      "                                        'realize an improvement in processing '\n",
      "                                        'speed.</p><p num=\"0029\">Further, '\n",
      "                                        'another object of the present '\n",
      "                                        'invention is 2 bytes. <br/> It is to '\n",
      "                                        'realize an improvement in the '\n",
      "                                        'processing speed of a data processing '\n",
      "                                        'device that executes a two-operand '\n",
      "                                        'instruction system.</p><p '\n",
      "                                        'num=\"0030\">The above and other '\n",
      "                                        'objects and novel characteristics of '\n",
      "                                        'the present invention will be '\n",
      "                                        'apparent from the description of this '\n",
      "                                        'specification and the accompanying '\n",
      "                                        'drawings.</p><p '\n",
      "                                        'num=\"0031\">[0031]</p><p>The following '\n",
      "                                        'is a brief description of an outline '\n",
      "                                        'of a typical invention among the '\n",
      "                                        'inventions disclosed in the present '\n",
      "                                        'application.</p><p num=\"0032\">The '\n",
      "                                        'pipeline type data processing device '\n",
      "                                        'has a dependency on the stage for '\n",
      "                                        'reading a fixed length instruction '\n",
      "                                        'stored in the instruction memory and '\n",
      "                                        'the data executed by the plurality of '\n",
      "                                        'read instructions, and the plurality '\n",
      "                                        'of instructions have a predetermined '\n",
      "                                        'value. If there is a relationship, '\n",
      "                                        '<br/> It has a stage for changing the '\n",
      "                                        'plurality of instructions so that the '\n",
      "                                        'plurality of instructions can be '\n",
      "                                        'executed in parallel in a plurality '\n",
      "                                        'of pipelines, and a stage for '\n",
      "                                        'executing the changed plurality of '\n",
      "                                        'instructions in parallel.</p><p '\n",
      "                                        'num=\"0033\">The instruction system is '\n",
      "                                        'a 2-byte 2-operand instruction '\n",
      "                                        'system, but is internally processed '\n",
      "                                        'as a 3-operand instruction system. '\n",
      "                                        'That is, the instruction fetch stage '\n",
      "                                        'fetches two instructions. The '\n",
      "                                        'instruction decode stage decodes two '\n",
      "                                        'adjacent instructions. Two sets of '\n",
      "                                        'computing units for the computing '\n",
      "                                        'stage are prepared. Then, two '\n",
      "                                        'adjacent two-operand instructions are '\n",
      "                                        '<br/> The instruction decoder is '\n",
      "                                        'provided with means for detecting '\n",
      "                                        'equality with three three-operand '\n",
      "                                        'instructions and, if so, means for '\n",
      "                                        'integrating two instructions into one '\n",
      "                                        'three-operand instruction and sending '\n",
      "                                        'it to the subsequent execution stage. '\n",
      "                                        'As a result, one 3-operand '\n",
      "                                        'instruction is sent to the execution '\n",
      "                                        'stage and executed in one clock. '\n",
      "                                        'Further, when it is detected that two '\n",
      "                                        'adjacent instructions have a data '\n",
      "                                        'flow relationship but cannot be '\n",
      "                                        'integrated into one three-operand '\n",
      "                                        'instruction, means for sending the '\n",
      "                                        'source data of the preceding '\n",
      "                                        'instruction to the arithmetic unit '\n",
      "                                        'for the subsequent instruction is '\n",
      "                                        'provided.</p><p num=\"0034\">This '\n",
      "                                        'allows two instructions to be '\n",
      "                                        'executed simultaneously. Due to the '\n",
      "                                        'above two, it is possible to execute '\n",
      "                                        'two instruction processing in one '\n",
      "                                        'clock, which conventionally took two '\n",
      "                                        'clocks due to the data flow between '\n",
      "                                        'the adjacent instructions. Therefore, '\n",
      "                                        'the number of execution clocks as a '\n",
      "                                        'whole can be reduced.</p><p '\n",
      "                                        'num=\"0035\">[0035]</p><p>DESCRIPTION '\n",
      "                                        'OF THE PREFERRED EMBODIMENTS A '\n",
      "                                        'microprocessor according to an '\n",
      "                                        'embodiment of the present invention '\n",
      "                                        'will be described in order of '\n",
      "                                        'items.</p><p num=\"0036\">&lt;&lt; '\n",
      "                                        'Microprocessor Pipeline Data Path '\n",
      "                                        '&gt;&gt; FIG. 6 shows a pipeline data '\n",
      "                                        'path of the microprocessor according '\n",
      "                                        'to the embodiment of the present '\n",
      "                                        'invention. It will be described below '\n",
      "                                        'that the microprocessor fetches and '\n",
      "                                        'executes an instruction of a 2-byte / '\n",
      "                                        '2-operand instruction system as shown '\n",
      "                                        'in FIG.</p><p num=\"0037\">The first '\n",
      "                                        'stage 700 is an instruction fetch '\n",
      "                                        'stage. The second stage 800 is an '\n",
      "                                        'instruction decode stage. The third '\n",
      "                                        'stage 900 is a calculation stage. The '\n",
      "                                        'fourth stage 1000 is a stage for '\n",
      "                                        'writing to a register and forwarding. '\n",
      "                                        'A first latch group 750, a second '\n",
      "                                        'latch group 850, and a third latch '\n",
      "                                        'group 850 are provided between each '\n",
      "                                        'stage. <br/> There is a latch group '\n",
      "                                        '950. It should be noted that each '\n",
      "                                        'stage in the embodiments of FIG. 6 '\n",
      "                                        'and subsequent figures shows the flow '\n",
      "                                        'of data, and does not show the '\n",
      "                                        'physical arrangement of the circuits '\n",
      "                                        'and the like described in each '\n",
      "                                        'stage.</p><p num=\"0038\">&lt;&lt; '\n",
      "                                        'Instruction Fetch Stage &gt;&gt; FIG. '\n",
      "                                        '7 is a detailed block diagram of the '\n",
      "                                        'first stage 700 and the first latch '\n",
      "                                        'group 750. The first stage 700 '\n",
      "                                        'includes a program counter (PC) 701, '\n",
      "                                        'a fetch controller 702, and an '\n",
      "                                        'instruction memory 703. The role of '\n",
      "                                        'the instruction fetch stage of the '\n",
      "                                        'first stage 700 is to pass the '\n",
      "                                        'instructions in the instruction '\n",
      "                                        'memory to the next instruction decode '\n",
      "                                        'stage of the second stage 800.</p><p '\n",
      "                                        'num=\"0039\">The address indicated by '\n",
      "                                        'the program counter 701 is sent to '\n",
      "                                        'the signal line 704, and the '\n",
      "                                        'instruction 4 bytes (2 instructions) '\n",
      "                                        'in the instruction memory 703 are '\n",
      "                                        'fetched to the fetch control unit 702 '\n",
      "                                        'via the signal line 705. The two '\n",
      "                                        'instructions fetched by the fetch '\n",
      "                                        'control unit 702 are sent to the '\n",
      "                                        'signal line 7 according to the signal '\n",
      "                                        'line 803. <br/> It is sent to 06 and '\n",
      "                                        '707. Then the first latch group 750 '\n",
      "                                        '<br/> The content of the signal line '\n",
      "                                        '706 is stored in the latch 751 '\n",
      "                                        'therein, and the content of the '\n",
      "                                        'signal line 707 is stored in the '\n",
      "                                        'latch 752. The latch 751 stores the '\n",
      "                                        'first instruction and the latch 752 '\n",
      "                                        'stores the second instruction. Here, '\n",
      "                                        'the first instruction is the second '\n",
      "                                        'instruction in the instruction '\n",
      "                                        'sequence. <br/> It precedes the '\n",
      "                                        'order. In the present application, '\n",
      "                                        'the first instruction is also '\n",
      "                                        'referred to as a preceding '\n",
      "                                        'instruction and the second '\n",
      "                                        'instruction is also referred to as a '\n",
      "                                        'subsequent instruction.</p><p '\n",
      "                                        'num=\"0040\">The value of the program '\n",
      "                                        'counter 701 is set to 4 <br/> The '\n",
      "                                        'value added with is reset to the '\n",
      "                                        'program counter 701. The value of the '\n",
      "                                        'program counter 701 (the value of the '\n",
      "                                        'address that accesses the instruction '\n",
      "                                        'memory) is set to be a multiple of 2 '\n",
      "                                        'so that a 4-byte instruction (2 '\n",
      "                                        'instructions) is fetched from the '\n",
      "                                        'instruction memory and latched in the '\n",
      "                                        'first latch group 750. The first '\n",
      "                                        'stage 700 operates. However, the '\n",
      "                                        '4-byte instruction fetched from the '\n",
      "                                        'instruction memory is not always '\n",
      "                                        'latched in the first latch group 750 '\n",
      "                                        'as it is. That is, the second stage '\n",
      "                                        '80 <br/> When viewed from the '\n",
      "                                        'instruction decoder stage which is 0, '\n",
      "                                        'information about how many bytes '\n",
      "                                        'ahead of the current instruction the '\n",
      "                                        'next desired instruction is sent to '\n",
      "                                        'the fetch control unit 702 of the '\n",
      "                                        'first stage 700 via the signal line '\n",
      "                                        '803. <br/> In response to this, the '\n",
      "                                        'fetch control unit 702 of the first '\n",
      "                                        'stage 700 utilizes the buffer '\n",
      "                                        'existing in the fetch control unit '\n",
      "                                        '702 to send out the desired 4 bytes '\n",
      "                                        '(2 instructions) of the instruction '\n",
      "                                        'decoding stage to the signal lines '\n",
      "                                        '706 and 707. 1 latch group 7 <br/> It '\n",
      "                                        'stores in the latches 751 and 752 in '\n",
      "                                        '50.</p><p num=\"0041\">&lt;&lt; '\n",
      "                                        'Instruction Decode Stage &gt;&gt; '\n",
      "                                        'FIG. 8 shows a detailed block diagram '\n",
      "                                        'of the second stage 800 and the '\n",
      "                                        'second latch group 850. The second '\n",
      "                                        'stage 800 includes a decode '\n",
      "                                        'controller 8 <br/> 01 and register '\n",
      "                                        'file 802. The role of the instruction '\n",
      "                                        'decode stage of the second stage 800 '\n",
      "                                        'is as follows. (1) Prepare input data '\n",
      "                                        'used by two instructions and pass it '\n",
      "                                        'to the next operation stage (third '\n",
      "                                        'stage 900).</p><p num=\"0042\">(2) The '\n",
      "                                        'data flow between two instructions is '\n",
      "                                        'inspected, and the execution result '\n",
      "                                        'of the preceding instruction (first '\n",
      "                                        'instruction) is compared with the '\n",
      "                                        'subsequent instruction (second '\n",
      "                                        'instruction). <br/> If two '\n",
      "                                        'instructions are not used, the '\n",
      "                                        'processing stage is requested to '\n",
      "                                        'process two instructions.</p><p '\n",
      "                                        'num=\"0043\">(3) The data flow between '\n",
      "                                        'two instructions is checked, and if '\n",
      "                                        'the execution result of the preceding '\n",
      "                                        'instruction is used by the succeeding '\n",
      "                                        'instruction, <br/> Modify the two '\n",
      "                                        'instructions according to the given '\n",
      "                                        'rules.</p><p num=\"0044\">(4) The '\n",
      "                                        'number of instructions requested to '\n",
      "                                        'be processed in the operation stage '\n",
      "                                        'is sent to the instruction fetch '\n",
      "                                        'stage to prepare for the next '\n",
      "                                        'pipeline processing.</p><p '\n",
      "                                        'num=\"0045\">Instruction decode stage '\n",
      "                                        '(second stage 80 <br/> The operation '\n",
      "                                        'of 0) will be described below. FIG. '\n",
      "                                        '12 shows a detailed block diagram of '\n",
      "                                        'a part of the decoding control unit '\n",
      "                                        '801. The decode control unit 801 has '\n",
      "                                        'a data flow detection circuit DFDC, '\n",
      "                                        'an instruction conversion circuit '\n",
      "                                        'INCC, and the like. Instruction '\n",
      "                                        'conversion circuit INCC <br/> Has '\n",
      "                                        'selectors SEL1 to SEL4, processes the '\n",
      "                                        'contents of the latches 751 and 752 '\n",
      "                                        'under the control of the data flow '\n",
      "                                        'detection circuit DFDC, and converts '\n",
      "                                        'them into the contents of the latches '\n",
      "                                        '851 and 852.</p><p num=\"0046\">OP of '\n",
      "                                        'the first instruction which is the '\n",
      "                                        'content of the latch 751 <br/> The '\n",
      "                                        'field is OP-1, the D field is D-1, '\n",
      "                                        'and the S1 field is S1-1. The OP '\n",
      "                                        'field of the second instruction, '\n",
      "                                        'which is the contents of the latch '\n",
      "                                        '752, is OP-2, the D field is D-2, and '\n",
      "                                        'the S1 field is S1-2. Latch 85 <br/> '\n",
      "                                        'The OP field of the first '\n",
      "                                        'instruction, which is the content of '\n",
      "                                        '1, is OPN- <br/> 1, D field is DN-1, '\n",
      "                                        'S1 field is S1N- <br/> Let it be 1. '\n",
      "                                        'The OP field of the second '\n",
      "                                        'instruction, which is the contents of '\n",
      "                                        'the latch 852, is OPN-2, the D field '\n",
      "                                        'is DN-2, and S1. <br/> Let the field '\n",
      "                                        'be S1N-2. The second instruction, '\n",
      "                                        'which is the content of the latch '\n",
      "                                        '852, further has an S2 field, which '\n",
      "                                        'is S2. <br/> 2N-2.</p><p '\n",
      "                                        'num=\"0047\">The decode control unit '\n",
      "                                        '801 fetches two instructions, a '\n",
      "                                        'preceding instruction and a '\n",
      "                                        'succeeding instruction, from the '\n",
      "                                        'latches 751 and 752 in the latch '\n",
      "                                        'group 750 via signal lines 753 and '\n",
      "                                        '754. Then, the data flow detection '\n",
      "                                        'circuit DFDC checks whether or not '\n",
      "                                        'the register number of the D field '\n",
      "                                        '(D-1) of the preceding instruction is '\n",
      "                                        'equal to the register number of the '\n",
      "                                        'S1 field (S1-2) or the D field (D-2) '\n",
      "                                        'of the subsequent instruction. '\n",
      "                                        '.</p><p num=\"0048\">If the register '\n",
      "                                        'numbers are not equal, it can be '\n",
      "                                        'determined that there is no data '\n",
      "                                        'flow. If the register numbers are the '\n",
      "                                        'same, it can be determined that there '\n",
      "                                        'is a data flow. Then, the data flow '\n",
      "                                        'detection circuit DFDC receives the '\n",
      "                                        'control signal 821. <br/> To 824, and '\n",
      "                                        'switches the selectors SEL1 to SEL4 '\n",
      "                                        'respectively to switch the latch 8 '\n",
      "                                        'via the signal lines 813 and 804. '\n",
      "                                        '<br/> The first and second '\n",
      "                                        'instructions converted into 51 and '\n",
      "                                        '852 are stored. The invalid command '\n",
      "                                        'NOP820 generated by INCC is always '\n",
      "                                        'input to one input of the selectors '\n",
      "                                        'SEL1 and SEL2.</p><p '\n",
      "                                        'num=\"0049\">Further, a new command '\n",
      "                                        'generated by the data flow detection '\n",
      "                                        'circuit DFDC is input to the selector '\n",
      "                                        'SEL2 via the signal line 840. The new '\n",
      "                                        'instruction input to the selector '\n",
      "                                        'SEL2 via the signal line 840 is '\n",
      "                                        'generated by the data flow detection '\n",
      "                                        'circuit DFDC based on 0P-1 of the '\n",
      "                                        'latch 751 and 0P-2 of the latch 752, '\n",
      "                                        'and is input to 0P-2 of the latch '\n",
      "                                        '852. Is stored. As an example of the '\n",
      "                                        'new instruction generated, 0P-1 is a '\n",
      "                                        '1-bit shift instruction asl1 <br/> '\n",
      "                                        'There is a 1-bit shift addition '\n",
      "                                        'instruction asl1add generated when '\n",
      "                                        '0P-2 is the addition instruction '\n",
      "                                        'add.</p><p num=\"0050\">The selector '\n",
      "                                        'SEL3 is S1-1 or D-. <br/> This is for '\n",
      "                                        'selecting one of the two values and '\n",
      "                                        'storing it in S1N-2.</p><p '\n",
      "                                        'num=\"0051\">The selector SEL4 is S1-1 '\n",
      "                                        'or S1. <br/> -2 is selected and '\n",
      "                                        'stored in S2N-2.</p><p '\n",
      "                                        'num=\"0052\">FIG. 11 shows rules for '\n",
      "                                        'converting two instructions in the '\n",
      "                                        'instruction decode stage into two '\n",
      "                                        'instructions in the operation stage '\n",
      "                                        '(conditions and instructions across '\n",
      "                                        'the operation stage). The first '\n",
      "                                        'instruction is either translated or '\n",
      "                                        'not translated into an invalid '\n",
      "                                        'instruction nop. The second '\n",
      "                                        'instruction is converted from the '\n",
      "                                        '2-byte / 2-operand format shown in '\n",
      "                                        'FIG. 5 to the 4-byte / 3-operand '\n",
      "                                        'format shown in FIG. 4 or converted '\n",
      "                                        'into an invalid instruction nop. The '\n",
      "                                        'ALU in FIG. 11 is a general name for '\n",
      "                                        'two-input operation instructions such '\n",
      "                                        'as arithmetic operations (addition, '\n",
      "                                        'subtraction, etc.) and logical '\n",
      "                                        'operations (logical product, logical '\n",
      "                                        'sum, etc.). As described above, '\n",
      "                                        'zextALU is an instruction that '\n",
      "                                        'zero-extends the first input to the '\n",
      "                                        'arithmetic unit and performs ALU '\n",
      "                                        'operation. asl1ALU is an instruction '\n",
      "                                        'for shifting the first input to the '\n",
      "                                        'arithmetic unit to the left by 1 bit '\n",
      "                                        'and performing the ALU '\n",
      "                                        'operation.</p><p num=\"0053\">FIG. 11A '\n",
      "                                        'shows a 2-operand type operation '\n",
      "                                        'instruction which requires two '\n",
      "                                        'instructions, a copy instruction mov '\n",
      "                                        'and an operation instruction ALU, in '\n",
      "                                        'order to execute a three-operand '\n",
      "                                        'operation instruction. <br/> It is '\n",
      "                                        'converted into a three-operand '\n",
      "                                        'operation instruction ALU. This is '\n",
      "                                        'the case where the register number of '\n",
      "                                        'the D field of the copy instruction '\n",
      "                                        'mov matches the register number of '\n",
      "                                        'the D field of the arithmetic '\n",
      "                                        'instruction ALU. In this case, the '\n",
      "                                        'first instruction is converted into '\n",
      "                                        'an invalid instruction nop, and the '\n",
      "                                        'second instruction is converted into '\n",
      "                                        'a three-operand arithmetic '\n",
      "                                        'instruction and passed to the '\n",
      "                                        'arithmetic stage.</p><p '\n",
      "                                        'num=\"0054\">The values stored in the '\n",
      "                                        'fields of the latches 851 and 852 are '\n",
      "                                        'summarized as follows. In addition, '\n",
      "                                        '<br/> “←” means that the value on the '\n",
      "                                        'right side of “←” is stored on the '\n",
      "                                        'left side of “←”.</p><p '\n",
      "                                        'num=\"0055\">[0055]  Specifically, it '\n",
      "                                        'is as follows. OP-1 of the latch 751 '\n",
      "                                        '<br/> It is assumed that \"mov\" is '\n",
      "                                        'stored in \"\", \"RN\" is stored in '\n",
      "                                        '\"D-1\", and \"Rm\" is stored in \"S1-1\". '\n",
      "                                        'Also, the latch 752 <br/> OP-2 has '\n",
      "                                        '\"ALU\", D-2 has \"RN\", S <br/> It is '\n",
      "                                        'assumed that “Rl” is stored in 1-2. '\n",
      "                                        'Where D <br/> The data flow detection '\n",
      "                                        'circuit DFDC detects that both -1 and '\n",
      "                                        'D-2 are \"RN\" and the register numbers '\n",
      "                                        'match. Then, the data flow detection '\n",
      "                                        'circuit DFDC causes the selector SEL1 '\n",
      "                                        'via 821 so that SEL1 selects the nop '\n",
      "                                        'instruction 820. <br/> And stores the '\n",
      "                                        'nop instruction 820 in OPN-1 of the '\n",
      "                                        'latch 851. The data flow detection '\n",
      "                                        'circuit DFDC includes a latch 7 <br/> '\n",
      "                                        '51 D-1 and S1-1 are directly '\n",
      "                                        'connected to the signal lines 753 and '\n",
      "                                        '8 <br/> The data is stored in DN-1 '\n",
      "                                        'and S1N-1 of the latch 851 via '\n",
      "                                        '13.</p><p num=\"0056\">Further, the '\n",
      "                                        'data flow detection circuit DFDC '\n",
      "                                        'controls the selector SEL2 via the '\n",
      "                                        'control signal 822 so that the '\n",
      "                                        'selector SEL2 selects OP-2 of the '\n",
      "                                        'latch 752, and OP-2 of the latch 752 '\n",
      "                                        'is OPN- of the latch 852. <br/> 2 is '\n",
      "                                        'stored. Further data flow detection '\n",
      "                                        'circuit DFDC <br/> Controls the '\n",
      "                                        'selector SEL3 via the control signal '\n",
      "                                        '823 so that the selector SEL3 selects '\n",
      "                                        'S1-1 of the latch 751, and the S1-1 '\n",
      "                                        'of the latch 751 is changed to the '\n",
      "                                        'S1N of the latch 852. <br/> -2. '\n",
      "                                        'Further, the data flow detection '\n",
      "                                        'circuit DFDC stores D-2 of the latch '\n",
      "                                        '752 in DN-2 of the latch 852 as it is '\n",
      "                                        'via the signal line 754. Further, in '\n",
      "                                        'the data flow detection circuit DFDC, '\n",
      "                                        'the selector SEL4 has a latch 75. '\n",
      "                                        '<br/> The selector SEL4 is controlled '\n",
      "                                        'via 834 so as to select S1-1 of 2 and '\n",
      "                                        'S1-1 of latch 752 is changed to S2N−. '\n",
      "                                        '<br/> 2 is stored.</p><p '\n",
      "                                        'num=\"0057\">FIG. 11B shows the case '\n",
      "                                        'where the register number of the D '\n",
      "                                        'field of the copy instruction mov '\n",
      "                                        'matches the register number of the S1 '\n",
      "                                        'field of the arithmetic instruction '\n",
      "                                        'ALU. In this case, the second '\n",
      "                                        'instruction is converted into a '\n",
      "                                        'three-operand operation instruction '\n",
      "                                        'and passed to the operation stage '\n",
      "                                        'without changing the first '\n",
      "                                        'instruction.</p><p num=\"0058\">The '\n",
      "                                        'values stored in the fields of the '\n",
      "                                        'latches 851 and 852 are summarized as '\n",
      "                                        'follows.  Specifically, it is as '\n",
      "                                        'follows. OP-1 of the latch 751 <br/> '\n",
      "                                        'It is assumed that \"mov\" is stored in '\n",
      "                                        '\"\", \"RN\" is stored in \"D-1\", and \"Rm\" '\n",
      "                                        'is stored in \"S1-1\". Also, the latch '\n",
      "                                        '752 <br/> OP-2 has \"ALU\", D-2 has '\n",
      "                                        '\"Rx\", S <br/> It is assumed that “RN” '\n",
      "                                        'is stored in 1-2. Where D <br/> The '\n",
      "                                        'data flow detection circuit DFDC '\n",
      "                                        'detects that both -1 and S1-2 are '\n",
      "                                        '\"RN\" and the register numbers match. '\n",
      "                                        'The data flow detection circuit DFDC '\n",
      "                                        'then selects the selector SEL. <br/> '\n",
      "                                        '1 controls the selector SEL1 via 821 '\n",
      "                                        'so that OP-1 of the latch 751 (mov '\n",
      "                                        'instruction in this case) is '\n",
      "                                        'selected. <br/> The v instruction is '\n",
      "                                        'stored in OPN-1 of the latch '\n",
      "                                        '851.</p><p num=\"0059\">In the data '\n",
      "                                        'flow detection circuit DFDC, the D-1 '\n",
      "                                        'and S1-1 of the latch 751 are '\n",
      "                                        'directly connected to the signal line '\n",
      "                                        '753, <br/> The data is stored in DN-1 '\n",
      "                                        'and S1N-1 of the latch 851 via 813. '\n",
      "                                        'Further, the data flow detection '\n",
      "                                        'circuit DFDC controls the selector '\n",
      "                                        'SEL2 via the control signal 822 so '\n",
      "                                        'that the selector SEL2 selects OP-2 '\n",
      "                                        'of the latch 752, and stores OP-2 of '\n",
      "                                        'the latch 752 in OPN-2 of the latch '\n",
      "                                        '852. . The data flow detection '\n",
      "                                        'circuit DFDC stores D-2 of the latch '\n",
      "                                        '752 as it is in DN-2 of the latch 852 '\n",
      "                                        'via the signal lines 754 and 804. '\n",
      "                                        'Further, the data flow detection '\n",
      "                                        'circuit DFDC controls the selector '\n",
      "                                        'SEL3 via the control signal 823 so '\n",
      "                                        'that the selector SEL3 selects S1-1 '\n",
      "                                        'of the latch 751, and the S1N-2 of '\n",
      "                                        'the latch 852 is controlled by the '\n",
      "                                        'selector SEL3 via the signal line '\n",
      "                                        '804. Store S1-1. The data flow '\n",
      "                                        'detection circuit DFDC connects S1-2 '\n",
      "                                        'of the latch 752 via the signal lines '\n",
      "                                        '754 and 804. <br/> It is stored in '\n",
      "                                        'S2N-2 of the latch 852 as it '\n",
      "                                        'is.</p><p num=\"0060\">It should be '\n",
      "                                        'noted that the values specifically '\n",
      "                                        'stored in the latches 851 and 852 are '\n",
      "                                        'made as described above. <br/> (2) It '\n",
      "                                        'will be omitted after this. This is '\n",
      "                                        'because the values to be stored in '\n",
      "                                        'the latches 851 and 852 can be '\n",
      "                                        'created in the same manner as (1) and '\n",
      "                                        '(2) in FIG.</p><p num=\"0061\">FIG. 11 '\n",
      "                                        '(3) is for converting a 1-operand '\n",
      "                                        'type 1-bit left shift instruction '\n",
      "                                        'into a 2-operand type 1-bit left '\n",
      "                                        'shift instruction. Register field '\n",
      "                                        'number of copy instruction mov and D '\n",
      "                                        'of 1-bit left shift instruction asl1 '\n",
      "                                        '<br/> This is the case when the field '\n",
      "                                        'register numbers match. In this case, '\n",
      "                                        'the first instruction becomes an '\n",
      "                                        'invalid instruction nop in the '\n",
      "                                        'operation stage, <br/> The second '\n",
      "                                        'instruction is converted into a '\n",
      "                                        '2-operand 1-bit left shift '\n",
      "                                        'instruction asl1 and passed.</p><p '\n",
      "                                        'num=\"0062\">That is, each field is '\n",
      "                                        'converted as follows.</p><p '\n",
      "                                        'num=\"0063\">[0063]  In FIG. 11, (4) is '\n",
      "                                        'a case where the first instruction is '\n",
      "                                        'the copy instruction mov and the '\n",
      "                                        'second instruction or condition does '\n",
      "                                        'not correspond to (1), (2) and (3) in '\n",
      "                                        'FIG. In this case, the first '\n",
      "                                        'instruction remains unchanged and the '\n",
      "                                        'second instruction is converted into '\n",
      "                                        'the invalid instruction nop and '\n",
      "                                        'passed to the operation stage. The '\n",
      "                                        '\"other\" instructions are executed in '\n",
      "                                        'the next pipeline, which is one clock '\n",
      "                                        'offset.</p><p num=\"0064\">That is, '\n",
      "                                        'each field is converted as '\n",
      "                                        'follows.</p><p num=\"0065\">OPN-1 ← '\n",
      "                                        'OP-1, DN-1 ← D-1, S1N-1 ← S1-1, OPN-2 '\n",
      "                                        '← nop In FIG. 11 (5), 0 extension '\n",
      "                                        'instruction zext and operation '\n",
      "                                        'instruction ALU are set to 0. <br/> '\n",
      "                                        'It is combined with the extended '\n",
      "                                        'operation instruction zextALU. This '\n",
      "                                        'is the case where the register number '\n",
      "                                        'of the D field of the 0 extension '\n",
      "                                        'instruction zext matches the register '\n",
      "                                        'number of the D field of the '\n",
      "                                        'arithmetic instruction ALU. <br/> In '\n",
      "                                        'this case, the first instruction is '\n",
      "                                        'an invalid instruction nop in the '\n",
      "                                        'operation stage. <br/> The second '\n",
      "                                        'instruction is a 3-operand 0-extended '\n",
      "                                        'operation instruction zextALU <br/> '\n",
      "                                        'Is converted to and passed.</p><p '\n",
      "                                        'num=\"0066\">That is, each field is '\n",
      "                                        'converted as follows.</p><p '\n",
      "                                        'num=\"0067\">[0067]  FIG. 11 (6) shows '\n",
      "                                        'a case where the register number in '\n",
      "                                        'the D field of the 0 extension '\n",
      "                                        'instruction zext and the register '\n",
      "                                        'number in the S1 field of the add '\n",
      "                                        'instruction add match. In this case, '\n",
      "                                        'the first instruction remains in the '\n",
      "                                        'operation stage, and the second '\n",
      "                                        'instruction has a 3-operand value of '\n",
      "                                        '0. <br/> Converted to the extended '\n",
      "                                        'addition instruction zextadd and '\n",
      "                                        'passed.</p><p num=\"0068\">That is, '\n",
      "                                        'each field is converted as '\n",
      "                                        'follows.</p><p num=\"0069\">[0069]  In '\n",
      "                                        'addition to the addition instruction '\n",
      "                                        'add, a commutative logical product '\n",
      "                                        'instruction and, a logical sum '\n",
      "                                        'instruction or, or the like may be '\n",
      "                                        'converted in the same manner.</p><p '\n",
      "                                        'num=\"0070\">In (7) of FIG. 11, the '\n",
      "                                        'first instruction is the 0 extension '\n",
      "                                        'instruction ze. <br/> This is the '\n",
      "                                        'case where the second instruction or '\n",
      "                                        'condition does not correspond to (5) '\n",
      "                                        'or (6) in FIG. 11 at xt. In this '\n",
      "                                        'case, the first instruction remains '\n",
      "                                        'unchanged and the second instruction '\n",
      "                                        'is converted into the invalid '\n",
      "                                        'instruction nop and passed to the '\n",
      "                                        'operation stage. The \"other\" '\n",
      "                                        'instructions are executed in the next '\n",
      "                                        'pipeline, which is one clock '\n",
      "                                        'offset.</p><p num=\"0071\">That is, '\n",
      "                                        'each field is converted as '\n",
      "                                        'follows.</p><p num=\"0072\">OPN-1 ← '\n",
      "                                        'OP-1, DN-1 ← D-1, S1N-1 ← S1-1, OPN-2 '\n",
      "                                        '← nop (8) in FIG. 11 is a 1-bit left '\n",
      "                                        'shift instruction asl1 and an '\n",
      "                                        'operation instruction <br/> ALU and '\n",
      "                                        '1-bit left shift operation '\n",
      "                                        'instruction asl1ALU are combined. '\n",
      "                                        'This is the case where the register '\n",
      "                                        'number of the D field of the 1-bit '\n",
      "                                        'left shift instruction asl1 and the '\n",
      "                                        'register number of the D field of the '\n",
      "                                        'arithmetic instruction ALU match. In '\n",
      "                                        'this case, the first instruction is '\n",
      "                                        'converted into the invalid '\n",
      "                                        'instruction nop, and the second '\n",
      "                                        'instruction is converted into the '\n",
      "                                        '3-operand 1-bit left shift operation '\n",
      "                                        'instruction asl1ALU and passed to the '\n",
      "                                        'operation stage.</p><p '\n",
      "                                        'num=\"0073\">That is, each field is '\n",
      "                                        'converted as follows.</p><p '\n",
      "                                        'num=\"0074\">[0074]  FIG. 11 (9) shows '\n",
      "                                        'a case where the register number of '\n",
      "                                        'the D field of the 1-bit left shift '\n",
      "                                        'instruction asl1 and the register '\n",
      "                                        'number of the S1 field of the add '\n",
      "                                        'instruction add match. In this case, '\n",
      "                                        'the second instruction is converted '\n",
      "                                        'to the 3-operand 1-bit left shift '\n",
      "                                        'addition instruction asl1add and '\n",
      "                                        'passed to the operation stage without '\n",
      "                                        'changing the first instruction.</p><p '\n",
      "                                        'num=\"0075\">That is, each field is '\n",
      "                                        'converted as follows.</p><p '\n",
      "                                        'num=\"0076\">[0076]  In (10) of FIG. '\n",
      "                                        '11, the first instruction is a 1-bit '\n",
      "                                        'left shift instruction as. <br/> This '\n",
      "                                        'is the case where the second '\n",
      "                                        'instruction or condition does not '\n",
      "                                        'correspond to (8) or (9) in FIG. 11 '\n",
      "                                        'at l1. In this case, the first '\n",
      "                                        'instruction remains unchanged and the '\n",
      "                                        'second instruction is converted into '\n",
      "                                        'the invalid instruction nop and '\n",
      "                                        'passed to the operation stage. The '\n",
      "                                        '\"other\" instructions are executed in '\n",
      "                                        'the next pipeline, which is one clock '\n",
      "                                        'offset.</p><p num=\"0077\">That is, '\n",
      "                                        'each field is converted as '\n",
      "                                        'follows.</p><p num=\"0078\">OPN-1 ← '\n",
      "                                        'OP-1, DN-1 ← D-1, S1N-1 ← S1-1, OPN-2 '\n",
      "                                        '← nop (11) in FIG. 11 shows a case '\n",
      "                                        'where there is no data flow between '\n",
      "                                        'two instructions. No instruction '\n",
      "                                        'conversion is performed.</p><p '\n",
      "                                        'num=\"0079\">The two new instructions '\n",
      "                                        'converted by the decode controller '\n",
      "                                        '801 are sent to the signal lines 813 '\n",
      "                                        'and 804 and stored in the latches 851 '\n",
      "                                        'and 852 in the second latch group '\n",
      "                                        '850, respectively. In addition, the '\n",
      "                                        'inspection result of the relationship '\n",
      "                                        'between the preceding instruction and '\n",
      "                                        'the succeeding instruction in the '\n",
      "                                        'data flow detection circuit DFDC is '\n",
      "                                        'shown in the PC of FIG. <br/> The '\n",
      "                                        'instruction fetch stage (first stage '\n",
      "                                        '700) is communicated via the signal '\n",
      "                                        'line 803 based on the updated value. '\n",
      "                                        'That is, <br/> The instruction fetch '\n",
      "                                        'stage is informed of the information '\n",
      "                                        'specifying the two instructions to be '\n",
      "                                        'decoded in the next pipeline.</p><p '\n",
      "                                        'num=\"0080\">Further, the decode '\n",
      "                                        'controller 801 <br/> S1 field (S1-1), '\n",
      "                                        'D field (D- <br/> 1), and the S1 '\n",
      "                                        'field 503 (S1- <br/> 2), the four '\n",
      "                                        'register numbers of the D field 502 '\n",
      "                                        '(D-2) are sent to the register file '\n",
      "                                        '802 via the signal lines 805, 806, '\n",
      "                                        '807 and 808. Register file 80 <br/> '\n",
      "                                        'The contents of the four registers in '\n",
      "                                        '2 are the signal lines 809 and 81. '\n",
      "                                        '<br/> 0, 811, and 812, and latches '\n",
      "                                        '853 (1-1st input) and latches 854 '\n",
      "                                        '(first latch) in the second latch '\n",
      "                                        'group 74. <br/> -2 input), latch 855 '\n",
      "                                        '(2-1 input), latch 8 <br/> 56 '\n",
      "                                        '(2nd-2nd input).</p><p num=\"0081\">A '\n",
      "                                        'block diagram of the register file '\n",
      "                                        '802 is shown in FIG. The register '\n",
      "                                        'file 802 includes a register RGSTR, a '\n",
      "                                        'register control circuit RCC, and the '\n",
      "                                        'like. Register RGSTR has 4 read ports '\n",
      "                                        'and 2 <br/> There is a light port of '\n",
      "                                        'a book and signal lines 809 and 8 '\n",
      "                                        'respectively. <br/> 10, 811, 812 and '\n",
      "                                        'signal lines 955, 956 are connected. '\n",
      "                                        'Therefore, the register file 802 can '\n",
      "                                        'read the contents of four registers '\n",
      "                                        'at the same time. Also, it is '\n",
      "                                        'possible to write to two registers at '\n",
      "                                        'the same time.</p><p num=\"0082\">In '\n",
      "                                        'the case of (1), (5), and (8) of FIG. '\n",
      "                                        '11, the contents of the two registers '\n",
      "                                        'designated by (S1-1) and (S1-2) are '\n",
      "                                        'read onto the signal lines 811, 812. '\n",
      "                                        'The latch 855 (the 2nd-1st input) and '\n",
      "                                        'the latch 856 (the 2nd-2nd) <br/> '\n",
      "                                        'Input).</p><p num=\"0083\">In the case '\n",
      "                                        'of (2), (6), and (9) of FIG. 11, the '\n",
      "                                        'contents of the register designated '\n",
      "                                        'in (S1-1) are read out on the signal '\n",
      "                                        'lines 809 and 811, and the latch 853 '\n",
      "                                        '(first-first) is read. 1 <br/> Input) '\n",
      "                                        'and the latch 855 (2-1st input). The '\n",
      "                                        'content of the register designated by '\n",
      "                                        '(D-2) is the signal line 81. <br/> 2 '\n",
      "                                        'is read out and stored in the latch '\n",
      "                                        '856 (2-2nd input).</p><p '\n",
      "                                        'num=\"0084\">In the case of (3) in FIG. '\n",
      "                                        '11, the contents of the register '\n",
      "                                        'designated in (S1-1) are read out to '\n",
      "                                        'the signal line 811, and stored in '\n",
      "                                        'the latch 855 (second 2-1 '\n",
      "                                        'input).</p><p num=\"0085\">In the case '\n",
      "                                        'of (4), (7), and (10) of FIG. 11, the '\n",
      "                                        'contents of the register designated '\n",
      "                                        'by (S1-1) are read out to the signal '\n",
      "                                        'line 809, and the latch 853 (first-1 '\n",
      "                                        'input) is read. ).</p><p '\n",
      "                                        'num=\"0086\">In the case of (11) in '\n",
      "                                        'FIG. 11, (S1- <br/> 1), (D-1), '\n",
      "                                        '(S1-2), and the contents of the four '\n",
      "                                        'registers designated by (D-2) are '\n",
      "                                        'signal lines 809, 810, and 8 <br/> 11 '\n",
      "                                        'and 812, the latch 853 (first-1 '\n",
      "                                        'input), the latch 854 (first-2 '\n",
      "                                        'input), the latch 855. <br/> It is '\n",
      "                                        'stored in the latch 856 (the 2-2nd '\n",
      "                                        'input).</p><p num=\"0087\">&lt;&lt; '\n",
      "                                        'Execution Stage &gt;&gt; FIG. 9 shows '\n",
      "                                        'the third stage 9 <br/> 00 and the '\n",
      "                                        'third latch group 950 are shown in '\n",
      "                                        'detail. The third stage 900 includes '\n",
      "                                        'an arithmetic control unit 901 and an '\n",
      "                                        'ALU. <br/> Operation units 902, 90 '\n",
      "                                        'including (Alithmetic Logic Unit) '\n",
      "                                        '<br/> 3, the first input adjustment '\n",
      "                                        'circuits 904 and 905, the selector '\n",
      "                                        '906, <br/> And 907. The role of the '\n",
      "                                        'execution stage, which is the third '\n",
      "                                        'stage 900, is to execute the '\n",
      "                                        'operation of two instructions.</p><p '\n",
      "                                        'num=\"0088\">The computing unit 902 and '\n",
      "                                        'the first input adjusting circuit 904 '\n",
      "                                        'are circuits for computing the '\n",
      "                                        'preceding instruction, and are the '\n",
      "                                        'second latch group 850. <br/> From '\n",
      "                                        'the two latches 853 and 854 in the '\n",
      "                                        'first input to the first input and '\n",
      "                                        'the second input from the second '\n",
      "                                        'input via the signal lines 859 and '\n",
      "                                        '860 to the selector 90. <br/> Sent to '\n",
      "                                        '6. In addition, the first and second '\n",
      "                                        'outputs from the two latches 953 and '\n",
      "                                        '954 in the third latch group 950 are '\n",
      "                                        'the signal line 9 <br/> 55, 956 to '\n",
      "                                        'the selector 906.</p><p '\n",
      "                                        'num=\"0089\">The selector 906 selects '\n",
      "                                        'one of the signal lines 859, 955 and '\n",
      "                                        '956 according to the signal line '\n",
      "                                        '1001, and selects the arithmetic unit '\n",
      "                                        '90 via the first input circuit 904 '\n",
      "                                        'and the signal line 912. <br/> Send '\n",
      "                                        'the data to 2. Also, the selector 906 '\n",
      "                                        'is the signal line 86. <br/> One of '\n",
      "                                        '0, 955 and 956 is selected according '\n",
      "                                        'to the signal line 1001 and data is '\n",
      "                                        'sent to the arithmetic unit 902 via '\n",
      "                                        'the signal line 913.</p><p '\n",
      "                                        'num=\"0090\">The arithmetic control '\n",
      "                                        'unit 901 takes in the instruction of '\n",
      "                                        'the latch 851 in the second latch '\n",
      "                                        'group 850, and connects the '\n",
      "                                        'arithmetic unit 902 and the first '\n",
      "                                        'input adjusting circuit 904 to the '\n",
      "                                        'signal line 911 according to the '\n",
      "                                        'instruction function. <br/> And 908 '\n",
      "                                        'to perform the operation for the '\n",
      "                                        'preceding instruction. The resulting '\n",
      "                                        'value (first output) is stored in the '\n",
      "                                        'latch 953 in the third latch group '\n",
      "                                        '950 via the signal line 918.</p><p '\n",
      "                                        'num=\"0091\">On the other hand, the '\n",
      "                                        'arithmetic unit 903 and the first '\n",
      "                                        'input adjusting circuit 9 <br/> '\n",
      "                                        'Reference numeral 05 denotes a '\n",
      "                                        'circuit for calculating a subsequent '\n",
      "                                        'instruction. The two latches 855 and '\n",
      "                                        '856 in the second latch group 850 '\n",
      "                                        'connect the 2-1 input and the 2-2 '\n",
      "                                        'input to the selector 907 via the '\n",
      "                                        'signal lines 861 and 862. Sent. In '\n",
      "                                        'addition, 2 in the third latch group '\n",
      "                                        '950 <br/> The first output and the '\n",
      "                                        'second output from one of the latches '\n",
      "                                        '953 and 954 are sent to the selector '\n",
      "                                        '907 via the signal lines 955 and '\n",
      "                                        '956.</p><p num=\"0092\">The selector '\n",
      "                                        '907 selects one of the signal lines '\n",
      "                                        '861, 955 and 956 according to the '\n",
      "                                        'signal line 1002, and selects the '\n",
      "                                        'arithmetic unit 90 via the first '\n",
      "                                        'input circuit 905 and the signal line '\n",
      "                                        '914. <br/> Send data to 3. Also, the '\n",
      "                                        'selector 907 is the signal line 86. '\n",
      "                                        '<br/> One of 2, 955 and 956 is '\n",
      "                                        'selected according to the signal line '\n",
      "                                        '1002 and data is sent to the '\n",
      "                                        'arithmetic unit 903 via the signal '\n",
      "                                        'line 915. The arithmetic control unit '\n",
      "                                        '901 takes in the instruction of the '\n",
      "                                        'latch 852 in the second latch group '\n",
      "                                        '850, controls the arithmetic unit 903 '\n",
      "                                        'and the first input adjustment '\n",
      "                                        'circuit 905 with the signal lines 910 '\n",
      "                                        'and 909 according to the instruction '\n",
      "                                        'function, and performs the arithmetic '\n",
      "                                        'operation for the subsequent '\n",
      "                                        'instruction. I do. The resulting '\n",
      "                                        'value (second output) is stored in '\n",
      "                                        'the latch 954 in the third latch '\n",
      "                                        'group 950 via the signal line '\n",
      "                                        '919.</p><p num=\"0093\">The above is '\n",
      "                                        'the execution stage (third stage 90). '\n",
      "                                        '<br/> 0), but the s1add instruction '\n",
      "                                        'and zextadd instruction will be '\n",
      "                                        'supplementarily described. The '\n",
      "                                        'asl1add instruction and zextadd '\n",
      "                                        'instruction can be realized by finely '\n",
      "                                        'adjusting the first input to the '\n",
      "                                        'arithmetic unit 902 or 903 capable of '\n",
      "                                        'realizing addition. That is, the '\n",
      "                                        'first input is not directly input to '\n",
      "                                        'the arithmetic unit, but is input to '\n",
      "                                        'the first input adjustment circuit '\n",
      "                                        '904 or 905, and the arithmetic '\n",
      "                                        'control unit 901 controls it. <br/> '\n",
      "                                        'This can be realized by performing '\n",
      "                                        '1-bit left shift or 0-extension '\n",
      "                                        'adjustment, inputting it to the '\n",
      "                                        'arithmetic unit 902 or 903, and '\n",
      "                                        'controlling it to perform normal '\n",
      "                                        'addition.</p><p num=\"0094\">&lt;&lt; '\n",
      "                                        'Write Stage &gt;&gt; FIG. 10 is a '\n",
      "                                        'block diagram for explaining the '\n",
      "                                        'operation of the fourth stage 1000. '\n",
      "                                        'The fourth stage 1000 is composed of '\n",
      "                                        'a register number decoding circuit '\n",
      "                                        '1010 and a forwarding control circuit '\n",
      "                                        '1020. The role of the fourth stage '\n",
      "                                        '1000, which is a stage that performs '\n",
      "                                        'writing to a register and forwarding, '\n",
      "                                        'is as follows.</p><p num=\"0095\">(1) '\n",
      "                                        'Write the operation results of two '\n",
      "                                        'instructions to the register of the '\n",
      "                                        'specified number.</p><p '\n",
      "                                        'num=\"0096\">(2) If the operation '\n",
      "                                        'results of two instructions are used '\n",
      "                                        'in the operation stage (next '\n",
      "                                        'pipeline) at the current clock, it is '\n",
      "                                        'not the value latched in the second '\n",
      "                                        'latch group 850, <br/> The value '\n",
      "                                        'latched in the third latch group 950 '\n",
      "                                        'is adjusted so as to be input to the '\n",
      "                                        'arithmetic unit (forwarding).</p><p '\n",
      "                                        'num=\"0097\">First, the process (1) '\n",
      "                                        'will be described. The fourth stage '\n",
      "                                        '1000 includes latches 95 in the third '\n",
      "                                        'latch group 950. <br/> The two '\n",
      "                                        'instructions calculated immediately '\n",
      "                                        'before from 1, 952 are sent to the '\n",
      "                                        'signal line 9 <br/> It is taken into '\n",
      "                                        'the register number decoding circuit '\n",
      "                                        '1010 via 57 and 958. Further, the '\n",
      "                                        'latch 953 in the third latch group '\n",
      "                                        '950, <br/> The value of the '\n",
      "                                        'immediately preceding calculation '\n",
      "                                        'result from 954 is output to signal '\n",
      "                                        'lines 955 and 956 <br/> To send to. '\n",
      "                                        'Then, the register number decoding '\n",
      "                                        'circuit 1010 sends the register '\n",
      "                                        'numbers in the two D fields of the '\n",
      "                                        'instruction executed immediately '\n",
      "                                        'before to the signal lines 1003 and '\n",
      "                                        '1004 to specify the write register '\n",
      "                                        'number of the register file 802 of '\n",
      "                                        'the second stage 800. Thus, the '\n",
      "                                        'values of the two calculation results '\n",
      "                                        'are written in the register file '\n",
      "                                        '802.</p><p num=\"0098\">Next, the '\n",
      "                                        'process (2) will be described. The '\n",
      "                                        'fourth stage 1000 includes latches '\n",
      "                                        '851 in the second latch group 850, '\n",
      "                                        '<br/> The two instructions to be '\n",
      "                                        'calculated this time from 852 are '\n",
      "                                        'signal line 857, <br/> It is taken '\n",
      "                                        'into the forwarding control circuit '\n",
      "                                        '1020 via 858. In addition, the '\n",
      "                                        'latches 951 in the third latch group '\n",
      "                                        '950, <br/> The two instructions '\n",
      "                                        'calculated immediately before from '\n",
      "                                        '952 are sent to the signal line 95. '\n",
      "                                        '<br/> Forwarding control circuit 1020 '\n",
      "                                        'via 7, 958 <br/> Take in. Then, the '\n",
      "                                        'forwarding control circuit 102 <br/> '\n",
      "                                        'For 0, it is checked whether the '\n",
      "                                        'register numbers in the two D fields '\n",
      "                                        'of the instruction executed '\n",
      "                                        'immediately before and the numbers of '\n",
      "                                        'the S1 field and S2 field of the two '\n",
      "                                        'instructions to be calculated this '\n",
      "                                        'time have the same value. If there is '\n",
      "                                        'the same one as a result of the '\n",
      "                                        'inspection, the latches 853, 854, 8 '\n",
      "                                        'in the second latch group 850 are '\n",
      "                                        'checked for that portion. <br/> The '\n",
      "                                        'forwarding control circuit 1020 is '\n",
      "                                        'configured so that the values (signal '\n",
      "                                        'lines 955 and 956) in the latches 953 '\n",
      "                                        'and 954 in the third latch group 950 '\n",
      "                                        'are input to the arithmetic units 902 '\n",
      "                                        'and 903 instead of the values in 55 '\n",
      "                                        'and 856. , 1002 to control the two '\n",
      "                                        'selectors 906 and 907.</p><p '\n",
      "                                        'num=\"0099\">&lt;&lt; Processing of '\n",
      "                                        'Instruction Sequence &gt;&gt; FIG. 13 '\n",
      "                                        'shows how the instruction sequence is '\n",
      "                                        'processed by individual clocks in the '\n",
      "                                        'superscalar processing of the present '\n",
      "                                        'invention. For comparison, it is also '\n",
      "                                        'shown how the instruction sequence is '\n",
      "                                        'processed with individual clocks only '\n",
      "                                        'when the invalid instruction nop is '\n",
      "                                        'inserted when the two instructions '\n",
      "                                        'cannot be executed in parallel. In '\n",
      "                                        'the present invention, it is possible '\n",
      "                                        'to process two instructions per '\n",
      "                                        'clock. Also, <br/> In the present '\n",
      "                                        'invention, the number of execution '\n",
      "                                        'instructions is 6 less and the '\n",
      "                                        'execution time is shorter than that '\n",
      "                                        'in the case where the invalid '\n",
      "                                        'instruction nop is inserted when two '\n",
      "                                        'instructions cannot be executed in '\n",
      "                                        'parallel (about 40% in this '\n",
      "                                        'instruction sequence). <br/> There '\n",
      "                                        'are less execution '\n",
      "                                        'instructions).</p><p num=\"0100\">If '\n",
      "                                        'the preceding instruction is a '\n",
      "                                        'transfer type instruction such as '\n",
      "                                        'mov, zext, asl1 and the following '\n",
      "                                        'instruction is an addition '\n",
      "                                        'instruction such as add, two '\n",
      "                                        'instructions are converted into one '\n",
      "                                        'instruction and executed in one '\n",
      "                                        'clock. The number of clocks can be '\n",
      "                                        'reduced and the speed can be '\n",
      "                                        'increased. Further, even if the '\n",
      "                                        'preceding instruction is a transfer '\n",
      "                                        'instruction and the subsequent '\n",
      "                                        'instruction is an operation '\n",
      "                                        'instruction, and there is a data flow '\n",
      "                                        'between the two, it is executed with '\n",
      "                                        'one clock, so that the number of '\n",
      "                                        'clocks as a whole can be reduced and '\n",
      "                                        'the speed can be increased. .</p><p '\n",
      "                                        'num=\"0101\">&lt;&lt; Application '\n",
      "                                        'Example to Microcomputer &gt;&gt; '\n",
      "                                        'FIG. 1 <br/> 4 shows a microcomputer '\n",
      "                                        'system using the superscalar system '\n",
      "                                        'of the present invention. The '\n",
      "                                        'microcomputer MCU includes a central '\n",
      "                                        'processing unit CPU, a floating point '\n",
      "                                        'processing unit FPU, and a multiplier '\n",
      "                                        'MULT having a product-sum operation '\n",
      "                                        'function. <br/> A memory management '\n",
      "                                        'unit MMU for converting a logical '\n",
      "                                        'address into a physical address, an '\n",
      "                                        'instruction and data cache memory '\n",
      "                                        'CACHE, a cache controller CCNT, an '\n",
      "                                        'external bus interface EBIF, a 32-bit '\n",
      "                                        'logical address bus LABUS, and a '\n",
      "                                        '32-bit physical address data bus. '\n",
      "                                        'PABUS and 32-bit data bus DBUS, D '\n",
      "                                        '<br/> BS and BS are formed on a '\n",
      "                                        'semiconductor substrate such as '\n",
      "                                        'single crystal silicon and '\n",
      "                                        'resin-sealed (sealed in a plastic '\n",
      "                                        'package).</p><p num=\"0102\">The '\n",
      "                                        'microcomputer MCU is connected via an '\n",
      "                                        'external address bus EAB and a data '\n",
      "                                        'bus EDB to a main memory unit MM '\n",
      "                                        'composed of a semiconductor memory '\n",
      "                                        'using dynamic memory elements such as '\n",
      "                                        'DRAM as memory cells.</p><p '\n",
      "                                        'num=\"0103\">The central processing '\n",
      "                                        'unit CPU is composed of the pipeline '\n",
      "                                        'data path shown in FIG. However, a '\n",
      "                                        'memory access stage is provided '\n",
      "                                        'between the third stage and the '\n",
      "                                        'fourth stage to form a so-called '\n",
      "                                        '5-stage pipeline. In addition, <br/> '\n",
      "                                        'The data memory and the instruction '\n",
      "                                        'memory 703 correspond to the cache '\n",
      "                                        'memory CACHE or the main memory MM '\n",
      "                                        'and do not exist in the central '\n",
      "                                        'processing unit CPU. The central '\n",
      "                                        'processing unit CPU executes the '\n",
      "                                        'instruction of the instruction system '\n",
      "                                        'of the 2-byte fixed length '\n",
      "                                        'instruction, and the arithmetic unit '\n",
      "                                        '90 <br/> Reference numerals 2 and 903 '\n",
      "                                        'each have a 32-bit ALU or the like. '\n",
      "                                        'The register file 802 has 16 '\n",
      "                                        'general-purpose registers having a '\n",
      "                                        '32-bit length. That is, the central '\n",
      "                                        'processing unit CPU executes the '\n",
      "                                        'instructions of the 2-byte / '\n",
      "                                        '2-operand instruction system '\n",
      "                                        '(instruction set) described in '\n",
      "                                        'Japanese Patent Laid-Open No. '\n",
      "                                        '5-197546. The CPU described in '\n",
      "                                        'JP-A-5-197546 is not a superscalar '\n",
      "                                        'system. On the other hand, the '\n",
      "                                        'central processing unit CPU is a '\n",
      "                                        'superscalar system, and the central '\n",
      "                                        'processing unit CPU can execute the '\n",
      "                                        'same command system as the command '\n",
      "                                        'system described in the application '\n",
      "                                        'number 1992/897457. Therefore, <br/> '\n",
      "                                        'High-speed performance can be '\n",
      "                                        'achieved while maintaining '\n",
      "                                        'compatibility with existing software '\n",
      "                                        '(object code compatibility). Also, '\n",
      "                                        '<br/> The high code efficiency, which '\n",
      "                                        'is a characteristic of 2-byte fixed '\n",
      "                                        'length instructions, can be '\n",
      "                                        'maintained.</p><p num=\"0104\">Although '\n",
      "                                        'the invention made by the present '\n",
      "                                        'inventor has been specifically '\n",
      "                                        'described based on the embodiments, '\n",
      "                                        'the present invention is not limited '\n",
      "                                        'to the embodiments and various '\n",
      "                                        'modifications can be made without '\n",
      "                                        'departing from the scope of the '\n",
      "                                        'invention. There is no end. For '\n",
      "                                        'example, <br/> In the embodiment '\n",
      "                                        'shown in FIG. 6 and the following, '\n",
      "                                        'the case of the 2-byte / 2-operand '\n",
      "                                        'instruction system has been '\n",
      "                                        'described, but it is also applicable '\n",
      "                                        'to the case of the 4-byte / 3-operand '\n",
      "                                        'instruction system. Although the 0 '\n",
      "                                        'extension instruction and the 0 '\n",
      "                                        'extension operation instruction have '\n",
      "                                        'been described, the same can be '\n",
      "                                        'applied to the sign extension '\n",
      "                                        'instruction and the sign extension '\n",
      "                                        'operation instruction. Further, '\n",
      "                                        'although the case where the register '\n",
      "                                        'is specified in the S1 field of the '\n",
      "                                        'transfer instruction of the first '\n",
      "                                        'instruction has been described, the '\n",
      "                                        'case where the S1 field is immediate '\n",
      "                                        'data can be applied.</p><p '\n",
      "                                        'num=\"0105\">[0105]</p><p>The effects '\n",
      "                                        'obtained by typical ones of the '\n",
      "                                        'inventions disclosed in the present '\n",
      "                                        'application will be briefly described '\n",
      "                                        'as follows.</p><p num=\"0106\">The '\n",
      "                                        'instructions can be executed in '\n",
      "                                        'parallel by detecting the data flow '\n",
      "                                        'between adjacent instructions and '\n",
      "                                        'converting the instructions. '\n",
      "                                        'Therefore, it is possible to execute '\n",
      "                                        'a plurality of instruction processes '\n",
      "                                        'in one clock, which conventionally '\n",
      "                                        'takes a plurality of clocks. Thereby, '\n",
      "                                        '<br/> The number of execution clocks '\n",
      "                                        'as a whole can be '\n",
      "                                        'reduced.</p><h4>[Brief description of '\n",
      "                                        'drawings]</h4><p>FIG. 1 illustrates a '\n",
      "                                        'pipelined implementation of a '\n",
      "                                        'microprocessor.</p><p>FIG. 2 shows a '\n",
      "                                        'concept of pipeline '\n",
      "                                        'processing.</p><p>FIG. 3 shows the '\n",
      "                                        'concept of superscalar '\n",
      "                                        'processing.</p><p>FIG. 4 shows an '\n",
      "                                        'example of an instruction format and '\n",
      "                                        'an instruction repertoire of a 4-byte '\n",
      "                                        'instruction system.</p><p>FIG. 5 '\n",
      "                                        'shows an example of a command format '\n",
      "                                        'and a command repertoire of a 2-byte '\n",
      "                                        'command system.</p><p>FIG. 6 is a '\n",
      "                                        'diagram showing a data path of a '\n",
      "                                        'pipeline of a microprocessor '\n",
      "                                        'according to an embodiment of the '\n",
      "                                        'present invention.</p><p>FIG. 7 is a '\n",
      "                                        'detailed block diagram of a first '\n",
      "                                        'stage and a first latch '\n",
      "                                        'group.</p><p>FIG. 8 is a detailed '\n",
      "                                        'block diagram of a second stage and a '\n",
      "                                        'second latch group.</p><p>FIG. 9 is a '\n",
      "                                        'detailed block diagram of a third '\n",
      "                                        'stage and a third latch '\n",
      "                                        'group.</p><p>FIG. 10 is a block '\n",
      "                                        'diagram illustrating the operation of '\n",
      "                                        'the fourth stage.</p><p>FIG. 11 shows '\n",
      "                                        'rules for converting two instructions '\n",
      "                                        'in the instruction decode stage into '\n",
      "                                        'two instructions in the operation '\n",
      "                                        'stage.</p><p>FIG. 12 shows a detailed '\n",
      "                                        'block diagram of a part of a decoding '\n",
      "                                        'control unit.</p><p>FIG. 13 shows how '\n",
      "                                        'an instruction sequence is processed '\n",
      "                                        'with individual clocks.</p><p>FIG. 14 '\n",
      "                                        'is a diagram of a microcomputer '\n",
      "                                        'system using the superscalar system '\n",
      "                                        'of the present invention.</p><p>FIG. '\n",
      "                                        '15 is a block diagram of a register '\n",
      "                                        'file.</p><h4>[Explanation of '\n",
      "                                        'symbols]</h4><p>101 ... 1st stage, '\n",
      "                                        '103 ... 2nd stage, 1 <br/> 05 ... 3rd '\n",
      "                                        'stage, 107 ... 4th stage, 10 <br/> 8, '\n",
      "                                        '109, 110 ... Signal line, 401 ... OP '\n",
      "                                        'field, 402 ... D field, 403 ... S1 '\n",
      "                                        'field, 404 ... S2 field, 501 ... OP '\n",
      "                                        'field, 502 ... D field, 503 ... S1 '\n",
      "                                        'Field: 700 ... First stage, 800 ... '\n",
      "                                        'Second stage, 900 ... Third stage, '\n",
      "                                        '1000 ... Fourth stage, 701 ... '\n",
      "                                        'Program counter, 702 ... Fetch '\n",
      "                                        'controller, 703 ... Instruction '\n",
      "                                        'memory, 704 , 705, <br/> 706, 707 ... '\n",
      "                                        'Signal line, 751, 752 ... Latch, 801, '\n",
      "                                        'Decode control unit, 802 ... Register '\n",
      "                                        'file, 803, 804, 805, 806, 807, 8 '\n",
      "                                        '<br/> 08, 809, 810, 811, 812, 813 ... '\n",
      "                                        'Signal lines, 851, 852, 853, 854, '\n",
      "                                        '855, 85 <br/> 6 ... Latch, 857, 858, '\n",
      "                                        '859, 860, 86 <br/> 1, 862 ... Signal '\n",
      "                                        'line, 901 ... Arithmetic control '\n",
      "                                        'unit, 902 <br/> ... calculator, 903 '\n",
      "                                        '... calculator, 904 ... first input '\n",
      "                                        'adjusting circuit, 905 ... first '\n",
      "                                        'input adjusting circuit, 906 ... '\n",
      "                                        'selector, 907 ... selector, 908, 909, '\n",
      "                                        '910, 91 <br/> 1, 912, 913, 914, 915, '\n",
      "                                        '916, 91 <br/> 7, 918, 919 ... Signal '\n",
      "                                        'line, 951, 952, 95 <br/> 3, 954 ... '\n",
      "                                        'Latch, 955, 956, 957, 95 <br/> 8 ... '\n",
      "                                        'Signal line, 1001, 1002, 1003, 100 '\n",
      "                                        '<br/> 4 ... Signal line, 1010 ... '\n",
      "                                        'Register number control circuit, 1 '\n",
      "                                        '<br/> 020 ... Forwarding control '\n",
      "                                        'circuit, INCC ... Command conversion '\n",
      "                                        'circuit, DFDC ... Data flow detection '\n",
      "                                        'circuit, MC <br/> U ... '\n",
      "                                        'Microcomputer, CPU ... Central '\n",
      "                                        'processing unit, FPU ... Floating '\n",
      "                                        'point processing unit, MULT ... <br/> '\n",
      "                                        '... Multiplier, MMU ... Memory '\n",
      "                                        'management unit, CACHE <br/> ... '\n",
      "                                        'Instruction and data cache memory, '\n",
      "                                        'CCNT ... <br/> ... cache controller, '\n",
      "                                        'EBIF ... external bus interface, '\n",
      "                                        'LABUS ... 32-bit logical address bus, '\n",
      "                                        'PABUS ... 32-bit physical address '\n",
      "                                        'data bus, DBUS, DBS ... 32-bit data '\n",
      "                                        'bus, <br/> EAB ... External address '\n",
      "                                        'bus, EDB ... External data bus, MM '\n",
      "                                        '... Main memory, RCC ... Register '\n",
      "                                        'control circuit, RGSTR ... '\n",
      "                                        'Register.</p></description>'},\n",
      "                   {'lang': 'JA',\n",
      "                    'paragraph_markup': '<description lang=\"JA\" '\n",
      "                                        'load-source=\"patent-office\" '\n",
      "                                        'mxw-id=\"PDES24219682\"><h4>【発明の詳細な説明】</h4><p '\n",
      "                                        'num=\"0001\">【０００１】</p><p>【発明の属する技術分野】本発明は、マイクロプロセッ<br/>サやマイクロコンピュータ等のデータ処理装置に係わ<br/>り、特にスーパスカラ等の並列処理を行うデータ処理装<br/>置に適用して有効な技術に関する。</p><p '\n",
      "                                        'num=\"0002\">【０００２】</p><p>【従来の技術】マイクロプロセッサ（ＣＰＵ(Central '\n",
      "                                        'P<br/>rocessing '\n",
      "                                        'Unit)、マイクロコンピュータ等の総称とし<br/>て以下使用する。）は、命令の列を順次にフェッチし、<br/>解読し、実行していく。マイクロプロセッサが実行して<br/>いく命令は、デコード回路の簡単化を狙って現在固定長<br/>のものが広まってきている。固定長命令をパイプライン<br/>方式(Pipelining)で実行するマイクロプロセッサは、Ｒ<br/>ＩＳＣ(Redused '\n",
      "                                        'Instruction Set '\n",
      "                                        'Computer)型プロセッ<br/>サと呼ばれている。</p><p '\n",
      "                                        'num=\"0003\">【０００３】図１は、マイクロプロセッサのパイプライ<br/>ン化された実現方法を示したものである。ここでは簡単<br/>化のため通常は存在するメモリアクセスのステージ（Ｍ<br/>ＥＭ）を省略してある。個別のステージ（１０１、１０<br/>３、１０５、１０７）は１単位の時間刻み（クロック）<br/>で実行され、最初のステージから最後のステージまでラ<br/>ッチ群（１０２、１０４、１０６）を介して順次に処理<br/>を積み重ねていくことで個別の命令処理が完了する。第<br/>１ステージ１０１は命令フェッチを行う（ＩＦ）。第２<br/>ステージ１０３は命令の解釈及びレジスタの読み出しを<br/>行う（ＩＤ）。第３ステージ１０５は命令機能が指定し<br/>た演算を実行する（ＥＸ）。第４ステージ１０７は演算<br/>結果を信号線１０８を介して第２ステージ１０３内に配<br/>置されたレジスタに書き込みを行う（ＷＢ）。</p><p '\n",
      "                                        'num=\"0004\">【０００４】図２にはパイプラインで４つの命令を処理<br/>していく時の概念図が示される。後続の命令が先行命令<br/>のレジスタの内容を使用する場合は、後続の命令のパイ<br/>プラインに空きができてしまう(データ・ハザードによ<br/>るパイプライン・ストールと呼ばれる)。この様子が図<br/>２の（ａ）に示されている。図２の（ａ）内の左下を向<br/>いた２つの矢印は先行命令のレジスタ書き込み後、後続<br/>命令のレジスタ読み出しを示している。</p><p '\n",
      "                                        'num=\"0005\">【０００５】したがって、この問題を解決する手段とし<br/>て、後続の命令が前の演算結果を使用する場合にはその<br/>値を信号線１０８を介して第３ステージ１０５内の演算<br/>器にも送出する。以上のための制御線が信号線１０９、<br/>１１０である。この調整はフォワーディング(Forwardin<br/>g)として知られており、これにより１クロック毎の実行<br/>が可能となる。なお、図２の（ｂ）内の左下を向いた２<br/>つの矢印はフォワーディングを示している。したがって<br/>個別の命令処理に要するクロック数は例えば４となる。<br/>しかし、個別のステージが毎クロック新たな命令を処理<br/>していくので、命令処理は１クロック当たり１命令とな<br/>る。したがって、１命令が１クロックで実行できるの<br/>で、ある処理(プログラム)を行うための実行命令数が少<br/>ないほど実行時間が短くなる。</p><p '\n",
      "                                        'num=\"0006\">【０００６】なお、パイプライン及びフォワーディング<br/>については、１９９４年Morgan '\n",
      "                                        'Kaufman Publishers, I<br/>nc. '\n",
      "                                        '発行のHennessy et al.「Computer '\n",
      "                                        'Organization a<br/>nd '\n",
      "                                        'Design」第６章Enhancing Performance with '\n",
      "                                        'Pipeli<br/>ning(３６２頁から４５０頁)に記載されている。</p><p '\n",
      "                                        'num=\"0007\">【０００７】次に、マイクロプロセッサの処理速度を向<br/>上する方式の１例として、スーパスカラ方式(Superscal<br/>ar)がある。スーパスカラ方式は、同時に実行できる演<br/>算器の数を複数個、例えば２個にし、それに応じて命令<br/>フェッチと命令デコードも１時期に２つ行えるようにし<br/>たものである。この場合、図３の（ａ）データ依存無し<br/>に示されるように、理想的には１クロック毎に２つの命<br/>令が実行可能にされるので、通常のパイプライン方式に<br/>較べ実行時間が半分になる。なお、スーパスカラ方式に<br/>ついては、日経エレクトロニクス、１９８９年１１月２<br/>７日号(No.487)、１９１頁から２００頁の「次世代ＲＩ<br/>ＳＣ、並列処理を導入しＣＭＯＳで１００ＭＩＰＳねら<br/>う」に記載されている。</p><p '\n",
      "                                        'num=\"0008\">【０００８】従来のスーパスカラ方式を採用しているＲ<br/>ＩＳＣ型のマイクロプロセッサの命令長は４バイト固定<br/>であり、算術演算等の演算命令のオペランド数は３つと<br/>なっているのが一般的である。この例は、特開平２―１<br/>３０６３４号に記載されている。一方、コード効率を高<br/>める（命令を格納するメモリの使用量を少なくする）た<br/>めに、２バイト固定長命令のＲＩＳＣ型のマイクロプロ<br/>セッサがある。ただし、前記２バイト固定長命令のＲＩ<br/>ＳＣ型のマイクロプロセッサにはスーパスカラ方式は採<br/>用されていない。この例は、特開平５―１９７５４６号<br/>に記載されている。</p><p '\n",
      "                                        'num=\"0009\">【０００９】</p><p>【発明が解決しようとする課題】スーパスカラ方式によ<br/>り生ずる課題を明らかにするために、図３を用いて説明<br/>する。図３に示される命令の動作が下記に示される。</p><p '\n",
      "                                        'num=\"0010\">【００１０】（１）mov R3, R2 '\n",
      "                                        '「レジスタR3の内容を<br/>レジスタR2に複写」 （２）mov '\n",
      "                                        '#32, R5「データ*32*をレジスタR5に複写」 （３）add R4, '\n",
      "                                        'R2 '\n",
      "                                        '「レジスタR4の内容とR2の内容を<br/>加算して、結果をR2に格納」 '\n",
      "                                        '（４）and R3, R5 '\n",
      "                                        '「レジスタR3の内容とR5の内容を<br/>論理積して、結果をR5に格納」 '\n",
      "                                        '上記命令（１）と命令（２）、及び命令（３）と命令<br/>（４）にはそれぞれデータの依存性（データフロー）は<br/>ない。しかし、命令（１）と命令（３）、及び命令<br/>（２）と命令（４）にはそれぞれデータの依存性（デー<br/>タフロー）がある。すなわち、命令（１）と命令（３）<br/>の両方でレジスタR2を使用する。また、命令（２）と命<br/>令（４）の両方でレジスタR5を使用する。従って、命令<br/>（１）の実行後に命令（３）を実行しなければならな<br/>い。また、命令（２）の実行後に命令（４）を実行しな<br/>ければならない。</p><p '\n",
      "                                        'num=\"0011\">【００１１】すなわち、同時に実行する命令間にデータ<br/>依存性が無い場合、図３の（ａ）に示されるようにパイ<br/>プラインの空きが無く、２命令が完全に並列実行されの<br/>で、従来の同時に１命令のみを実行する場合の２倍の処<br/>理速度が得られる。しかし、同時に実行する命令間にデ<br/>ータ依存性がある場合、図３の（ｂ）に示されるよう<br/>に、パイプラインに乱れが出てしまい、従来の同時に１<br/>命令のみを実行する場合と同一の処理速度になってしま<br/>う。</p><p '\n",
      "                                        'num=\"0012\">【００１２】そのために、図３の（C）に示されるよう<br/>に、同時に実行する命令間にデータ依存性がある場合、<br/>後続命令は次のパイプラインに回し、後続命令の替りに<br/>無処理命令nopを先行命令と同時に実行して、パイプラ<br/>インの乱れを回避する方法が考えられる。しかし、無駄<br/>な命令が増え、全体の実行命令数が増加して実行時間が<br/>長くなる。</p><p '\n",
      "                                        'num=\"0013\">【００１３】次に命令フォーマット及び命令体系により<br/>生ずる課題を明らかにするため、図４及び図５を用いて<br/>以下に説明する。</p><p '\n",
      "                                        'num=\"0014\">【００１４】図４には、４バイト・３オペランド命令<br/>（４バイト固定長命令）体系の場合の命令形式（命令フ<br/>ォーマット）と命令レパートリの例が示される。この図<br/>でＯＰフィールド４０１は命令機能を特定する。Ｓ１フ<br/>ィールド４０３は第１入力を特定するレジスタ番号（第<br/>１オペランド）、Ｓ２フィールド４０４は第２入力を特<br/>定するレジスタ番号（第２オペランド）、Ｄフィールド<br/>４０２は出力を特定するレジスタ番号（第３オペラン<br/>ド）が置かれている。すなわち、この命令形式は３つの<br/>オペランドを指定することができる。命令機能には、複<br/>写（データ転送）、加算、減算などがある。さらに、４<br/>バイト命令体系の命令長の余裕から１ビット左シフト加<br/>算命令asl1addや０拡張加算命令zextaddなどの複合命令<br/>も提供される。asl1add命令は第１オペランドのビット<br/>パタンを１ビット左シフトした後で通常の加算を行うも<br/>ので、zextadd命令は第１オペランドのビットパタンの<br/>左半分を０にした後で通常の加算を行うものである。な<br/>おここでは簡単化のため通常は存在するであろうメモリ<br/>アクセス命令や分岐命令等を省略してある。なお複写命<br/>令（データ転送命令）の場合Ｓ２フィールド４０４は無<br/>視され、Ｓ１フィールド４０３で特定されたレジスタ<br/>（転送元レジスタ）内容がそのままＤフィールド４０２<br/>で特定されたレジスタ（転送先レジスタ）に複写（転<br/>送）される。</p><p '\n",
      "                                        'num=\"0015\">【００１５】図５には、２バイト・２オペランド命令<br/>（２バイト固定長命令）体系の場合の命令形式と命令レ<br/>パートリの例が示される。図５でＯＰフィールド５０１<br/>は命令機能を特定する。Ｓ１フィールド５０３は第１入<br/>力を特定するレジスタ番号（第１オペランド）、 '\n",
      "                                        'Ｄフ<br/>ィールド５０２は第２入力を特定するレジスタ番号（出<br/>力を特定するレジスタ番号と同一、第２オペランド）が<br/>置かれている。すなわち、この命令形式は２つのオペラ<br/>ンドを指定することができる。図４と較べてフS２フィ<br/>ールドが存在しない点が図４の命令形式と明確に異なっ<br/>ている部分である。すなわち、オペランドの数が１つ少<br/>ない。さらに残りのフィールド長も図４のものに較べて<br/>短くなっている。</p><p '\n",
      "                                        'num=\"0016\">【００１６】命令機能には１入力転送命令として複写命<br/>令（データ転送命令）、０拡張命令、符号拡張命令、１<br/>ビット左シフト命令、２入力演算命令として加算命令、<br/>減算命令等がある。このうち１ビット左シフト命令は、<br/>命令長の都合で入力レジスタ（転送元レジスタ）と出力<br/>レジスタ（転送先レジスタ）の番号が同じである。した<br/>がってこの場合、S１フィールドはレジスタ番号でな<br/>く、asl1命令を特定するための拡張命令コードが格納さ<br/>れる。</p><p '\n",
      "                                        'num=\"0017\">【００１７】さて、４バイト・３オペランド命令体系と<br/>２バイト・２オペランド命令体系の利害得失を明確化す<br/>るために例えば、以下の式を考える。</p><p '\n",
      "                                        'num=\"0018\">【００１８】 a=b+c+d; （Ａ） '\n",
      "                                        'これを４バイト・３オペランド命令体系の命令列（命令<br/>列（Ａ１））に変換すると以下のようになる。</p><p '\n",
      "                                        'num=\"0019\">【００１９】 add Rb,Rc,Ra add '\n",
      "                                        'Ra,Rd,Ra '\n",
      "                                        '一方これを２バイト・２オペランド命令体系の命令列<br/>（命令列（Ａ２））に変換すると以下のようになる。</p><p '\n",
      "                                        'num=\"0020\">【００２０】 mov Rb,Ra add Rc,Ra '\n",
      "                                        'add Rd,Ra '\n",
      "                                        '４バイト・３オペランドの命令体系であれば、実行命令<br/>数は２であるが、命令メモリでの格納（および実行のた<br/>めの命令フェッチ）バイト数は８バイトである。一方２<br/>バイト・２オペランドの命令体系であると、実行命令数<br/>は３に増えるが、命令メモリでの格納（および実行のた<br/>めの命令フェッチ）バイト数は６バイトに減少する。こ<br/>の傾向は一般的に成立する。そして、４バイト・３オペ<br/>ランド命令体系は２バイト・２オペランド命令体系に較<br/>べ実行命令数が１〜２割程度少ないが、格納バイト数は<br/>６割程度多くなる、という点が一般的に認められる。</p><p '\n",
      "                                        'num=\"0021\">【００２１】しかし、２バイト・２オペランドの命令体<br/>系には１つ課題が存在する。それは２オペランド命令体<br/>系の場合に必要となる余分なデータ転送命令にかかわ<br/>る。上の式（Ａ）でも同様に説明できるのであるが、こ<br/>こでは以下の式（Ｂ）で説明する。</p><p '\n",
      "                                        'num=\"0022\">【００２２】a=b+c; '\n",
      "                                        'これを４バイト・３オペランドの命令体系の命令列（命<br/>令列（Ｂ１））に変換すると以下のようになる。</p><p '\n",
      "                                        'num=\"0023\">【００２３】add Rb,Rc,Ra '\n",
      "                                        '一方これを２バイト・２オペランドの命令列（命令列<br/>（Ｂ２））に変換すると以下のようになる。</p><p '\n",
      "                                        'num=\"0024\">【００２４】 mov Rb,Ra add Rc,Ra '\n",
      "                                        '４バイト・３オペランドの命令体系であれば、パイプラ<br/>インの片方だけを使用して１クロックで実行できる。一<br/>方２バイト・２オペランドの命令体系であれば、余分に<br/>必要となった複写（データ転送）命令mov '\n",
      "                                        'と後続の加算<br/>命令addの２つの命令間にデータフローが存在する。つ<br/>まり先行命令の結果の値を後続命令が使用している。し<br/>たがって先行命令movの結果を待って後続命令addを実行<br/>する必要があり、２クロックの実行時間がかかる。以下<br/>の命令列 '\n",
      "                                        'mov Rb,Ra add Rc,Rd '\n",
      "                                        'であれば、２つの命令間でデータフローがないので、２<br/>つのパイプラインを使用して１クロックで実行できる訳<br/>であるが、式（Ｂ) '\n",
      "                                        'に対応する命令列（Ｂ２）ではデー<br/>タフローが存在することにより処理時間が余分にかかる<br/>ことになる。スーパスカラ方式を採用した場合、２バイ<br/>ト・２オペランド命令体系は４バイト・３オペランド命<br/>令体系に較べ、実行命令数の多さ以上に実行時間がかか<br/>る傾向があるといえる。</p><p '\n",
      "                                        'num=\"0025\">【００２５】なお、２バイト・２オペランド命令体系の<br/>課題を４バイト・３オペランド命令体系と比較して説明<br/>したが、４バイト・３オペランド命令体系においても、<br/>４オペランドの演算を実行する場合、前記命令列（Ａ<br/>１）のようにデータフローが存在し、２バイト・２オペ<br/>ランド命令体系と同様な課題が存在する。</p><p '\n",
      "                                        'num=\"0026\">【００２６】従来から存在するマイクロプロセッサは、<br/>ソフトウエア資産の蓄積があり、これまで築き上げてき<br/>たソフトウエア資産の継承の関係で、命令フォーマッ<br/>ト、命令体系を変更することは困難である。従って、従<br/>来の命令フォーマット、命令体系を維持したまま、処理<br/>速度の向上を図る必要がある。</p><p '\n",
      "                                        'num=\"0027\">【００２７】本発明の課題は、スーパスカラ方式におけ<br/>るデータ・ハザードのよるパイプライン・ストールを削<br/>減し、処理速度の向上を実現することにある。</p><p '\n",
      "                                        'num=\"0028\">【００２８】本発明の他の課題は、実行命令数を削減<br/>し、処理速度の向上を実現することにある。</p><p '\n",
      "                                        'num=\"0029\">【００２９】さらに、本発明の他の課題は、２バイト・<br/>２オペランド命令体系を実行するデータ処理装置の処理<br/>速度の向上を実現することにある。</p><p '\n",
      "                                        'num=\"0030\">【００３０】本発明の前記並びにその他の課題と新規な<br/>特徴は本明細書の記述及び添付図面から明らかになるで<br/>あろう。</p><p '\n",
      "                                        'num=\"0031\">【００３１】</p><p>【課題を解決するための手段】本願において開示される<br/>発明のうち代表的なものの概要を簡単に説明すれば下記<br/>の通りである。</p><p '\n",
      "                                        'num=\"0032\">【００３２】パイプライン方式のデータ処理装置は、命<br/>令メモリに格納される固定長命令を読み込むステージ<br/>と、読み込まれた複数の命令が実行するデータに依存性<br/>が有り、かつ前記複数の命令に所定の関係がある場合、<br/>前記複数の命令を複数のパイプラインで並列に実行でき<br/>るように前記複数の命令を変更するステージと、変更さ<br/>れた前記複数の命令を並列に実行するステージとを有す<br/>る。</p><p '\n",
      "                                        'num=\"0033\">【００３３】命令体系上は２バイト２オペランド命令体<br/>系であるが、内部処理的には３オペランド命令体系とし<br/>て処理する。つまり、命令フェッチステージは２命令を<br/>フェッチする。命令デコードステージは２つの隣接した<br/>命令をデコードする。演算ステージの演算器は２組用意<br/>する。そして、隣接する２つの２オペランド命令が、１<br/>つの３オペランド命令と同等であることを検出する手段<br/>と、そうであれば２つの命令を１つの３オペランド命令<br/>に統合して後続の実行ステージに送出する手段を命令デ<br/>コーダに設ける。これにより、１つの３オペランド命令<br/>として実行ステージに送られ１つのクロックで実行され<br/>る。また隣接する２つの命令がデータフローの関係にあ<br/>るが１つの３オペランド命令には統合できないことを検<br/>出すると、先行命令のソースデータを後続命令のための<br/>演算器に送る手段を設ける。</p><p '\n",
      "                                        'num=\"0034\">【００３４】これにより、２つの命令を同時に実行でき<br/>ることになる。以上の２つにより、隣接命令間のデータ<br/>フローにより従来であれば２クロックの時間を要してい<br/>た２つの命令処理を１クロックで実行できることにな<br/>る。したがって、全体としての実行クロック数を削減で<br/>きる。</p><p '\n",
      "                                        'num=\"0035\">【００３５】</p><p>【発明の実施の形態】本発明の実施例に係るマイクロプ<br/>ロセッサを順次項目に従って説明する。</p><p '\n",
      "                                        'num=\"0036\">【００３６】《マイクロプロセッサのパイプラインデー<br/>タパス》図６には本発明の実施例に係るマイクロプロセ<br/>ッサのパイプラインのデータパスが示される。前記マイ<br/>クロプロセッサは図５に示すような２バイト・２オペラ<br/>ンド命令体系の命令をフェッチし、実行するものである<br/>として以下説明する。</p><p '\n",
      "                                        'num=\"0037\">【００３７】第１ステージ７００は命令フェッチステー<br/>ジである。第２ステージ８００は命令デコードステージ<br/>である。第３ステージ９００は演算ステージである。第<br/>４ステージ１０００はレジスタへの書き込みとフォワー<br/>ディングを行うステージである。前記各ステージの間に<br/>は、第１ラッチ群７５０、第２ラッチ群８５０及び第３<br/>ラッチ群９５０がある。なお、図６以下の実施例におけ<br/>る各ステージは、データの流れを示すもので、各ステー<br/>ジ内に記載される回路等の物理的な配置を示すものでは<br/>ない。</p><p '\n",
      "                                        'num=\"0038\">【００３８】《命令フェッチステージ》図７には第１ス<br/>テージ７００と第１ラッチ群７５０との詳細ブロック図<br/>が示される。第１ステージ７００は、プログラムカウン<br/>タ（ＰＣ）７０１とフェッチ制御部７０２と命令メモリ<br/>７０３とで構成される。第１ステージ７００の命令フェ<br/>ッチステージの役割は命令メモリ内の命令を次の第２ス<br/>テージ８００の命令デコードステージに渡すことであ<br/>る。</p><p '\n",
      "                                        'num=\"0039\">【００３９】プログラムカウンタ７０１の指すアドレス<br/>を信号線７０４に送出し命令メモリ７０３内の命令４バ<br/>イト（２命令）を信号線７０５を介してフェッチ制御部<br/>７０２にフェッチする。フェッチ制御部７０２にフェッ<br/>チされた２つの命令を信号線８０３に従って、信号線７<br/>０６、７０７に送出する。それから第１ラッチ群７５０<br/>内のラッチ７５１に信号線７０６の内容が格納され、ラ<br/>ッチ７５２に信号線７０７の内容が格納される。ラッチ<br/>７５１には第１命令が、ラッチ７５２には第２命令が格<br/>納される。ここで、命令列の中において第１命令は第２<br/>命令よりも先にある。なお、本願では第１命令を先行命<br/>令、第２命令を後続命令ともいう。</p><p '\n",
      "                                        'num=\"0040\">【００４０】また、プログラムカウンタ７０１の値に４<br/>を加えた値をプログラムカウンタ７０１に設定しなお<br/>す。プログラムカウンタ７０１の値（命令メモリをアク<br/>セスするアドレスの値）は２の倍数という制約のもとで<br/>命令メモリから４バイト分の命令（２命令）をフェッチ<br/>し第１ラッチ群７５０内にラッチするよう第１ステージ<br/>７００が動作する。但し、常に命令メモリからフェッチ<br/>した４バイト分の命令をそのまま第１ラッチ群７５０に<br/>ラッチするものではない。すなわち、第２ステージ８０<br/>０である命令デコーダステージから見て、次に欲しい命<br/>令が現命令の何バイト先かの情報を信号線８０３を介し<br/>て第１ステージ７００のフェッチ制御部７０２に送る。<br/>第１ステージ７００のフェッチ制御部７０２はそれに応<br/>答してフェッチ制御部７０２内に存在するバッファを活<br/>用して命令デコードステージの望みの４バイト（２命<br/>令）を信号線７０６、７０７に送出し、第１ラッチ群７<br/>５０内のラッチ７５１、７５２に格納する。</p><p '\n",
      "                                        'num=\"0041\">【００４１】《命令デコードステージ》図８には第２ス<br/>テージ８００と第２ラッチ群８５０との詳細ブロック図<br/>が示される。第２ステージ８００は、デコード制御部８<br/>０１とレジスタファイル８０２とで構成される。第２ス<br/>テージ８００の命令デコードステージの役割は以下の通<br/>りである。 '\n",
      "                                        '（１）２つの命令で使用される入力データを用意し、次<br/>の演算ステージ（第３ステージ９００）に渡す。</p><p '\n",
      "                                        'num=\"0042\">【００４２】（２）２つの命令間のデータフローを検査<br/>し、先行命令（第１命令）の実行結果を後続命令（第２<br/>命令）が使用していなければ、２つの命令処理を演算ス<br/>テージに依頼する。</p><p '\n",
      "                                        'num=\"0043\">【００４３】（３）２つの命令間のデータフローを検査<br/>し、先行命令の実行結果を後続命令が使用していれば、<br/>所定の規則に従い２つの命令を変更する。</p><p '\n",
      "                                        'num=\"0044\">【００４４】（４）演算ステージに処理依頼した命令数<br/>を命令フェッチステージに連絡し、次のパイプラインの<br/>処理に備える。</p><p '\n",
      "                                        'num=\"0045\">【００４５】命令デコードステージ（第２ステージ８０<br/>０）の動作を以下に説明する。 '\n",
      "                                        '図１２にはデコード制<br/>御部８０１の一部の詳細ブロック図が示される。デコー<br/>ド制御部８０１はデータフロー検出回路ＤＦＤＣ、命令<br/>変換回路ＩＮＣＣ等を有する。命令変換回路ＩＮＣＣ<br/>は、セレクタＳＥＬ１から４を有し、データフロー検出<br/>回路ＤＦＤＣの制御に基づいてラッチ７５１、７５２の<br/>内容を加工し、ラッチ８５１、８５２の内容に変換す<br/>る。</p><p '\n",
      "                                        'num=\"0046\">【００４６】ラッチ７５１の内容である第１命令のＯＰ<br/>フィールドをＯＰ−１、ＤフィールドをＤ−１、Ｓ１フ<br/>ィールドをＳ１−１とする。ラッチ７５２の内容である<br/>第２命令のＯＰフィールドをＯＰ−２、Ｄフィールドを<br/>Ｄ−２、Ｓ１フィールドをＳ１−２とする。ラッチ８５<br/>１の内容である第１命令のＯＰフィールドをＯＰN−<br/>１、ＤフィールドをＤN−１、Ｓ１フィールドをＳ１N−<br/>１とする。ラッチ８５２の内容である第２命令のＯＰフ<br/>ィールドをＯＰN−２、ＤフィールドをＤＮ−２、Ｓ１<br/>フィールドをＳ１Ｎ−２とする。ラッチ８５２の内容で<br/>ある第２命令はさらにＳ２フィールドを有し、これをＳ<br/>２Ｎ−２とする。</p><p '\n",
      "                                        'num=\"0047\">【００４７】デコード制御部８０１はラッチ群７５０内<br/>のラッチ７５１、７５２より先行命令と後続命令の２つ<br/>の命令を信号線７５３、７５４を介して取り込む。そし<br/>て先行命令のＤフィールド（Ｄ−１）のレジスタ番号が<br/>後続命令のＳ１フィールド（Ｓ１−２）又はＤフィール<br/>ド（Ｄ−２）のレジスタ番号と等しいか否かをデータフ<br/>ロー検出回路ＤＦＤＣで検査する。</p><p '\n",
      "                                        'num=\"0048\">【００４８】レジスタ番号が等しくない場合、データフ<br/>ローは存在しないと判断できる。レジスタ番号が等しい<br/>場合、データフローが存在すると判断できる。そうする<br/>と、データフロー検出回路ＤＦＤＣは、制御信号８２１<br/>から８２４を出力し、セレクタＳＥＬ１から４をそれぞ<br/>れ切り替えて信号線８１３、８０４を介して、ラッチ８<br/>５１、８５２に変換した第１命令、第２命令を格納す<br/>る。なお、セレクタＳＥＬ１、 '\n",
      "                                        'ＳＥＬ２の一つの入力<br/>にはＩＮＣＣで生成された無効命令ＮＯＰ８２０が常時<br/>入力される。</p><p '\n",
      "                                        'num=\"0049\">【００４９】さらに、 '\n",
      "                                        'セレクタＳＥＬ２には、信号線<br/>８４０を介してデータフロー検出回路ＤＦＤＣにより生<br/>成した新たな命令が入力される。信号線８４０によりセ<br/>レクタＳＥＬ２に入力される新たな命令は、データフロ<br/>ー検出回路ＤＦＤＣがラッチ７５１の０Ｐ−１とラッチ<br/>７５２の０Ｐ−２に基づいて生成したものであり、ラッ<br/>チ８５２の０Ｐ−２に格納される。生成される新たな命<br/>令の一例としては、０Ｐ−１が１ビットシフト命令asl1<br/>で０Ｐ−２が加算命令addのときに生成される１ビット<br/>シフト加算命令asl1addがある。</p><p '\n",
      "                                        'num=\"0050\">【００５０】セレクタＳＥＬ３は、Ｓ１−１またはＤ−<br/>２の一方の値を選択し、Ｓ１Ｎ−２に格納するためのも<br/>のである。</p><p '\n",
      "                                        'num=\"0051\">【００５１】セレクタＳＥＬ４は、Ｓ１−１またはＳ１<br/>−２の一方の値を選択し、Ｓ２Ｎ−２に格納するための<br/>ものである。</p><p '\n",
      "                                        'num=\"0052\">【００５２】図１１には命令デコードステージの２つの<br/>命令を演算ステージの２つの命令に変換する規則(条件<br/>と演算ステージに渡る命令)が示されている。第１命令<br/>は、無効命令nopに変換されるか又は変換されないかの<br/>どちらかである。第２命令は命令形式を図５の２バイト<br/>・２オペランド形式ものから図４の４バイト・３オペラ<br/>ンド形式ものに変換されるか又は無効命令nopに変換さ<br/>れる。図１１のALUは算術演算（加算、減算等）や論理<br/>演算（論理積、論理和等）などの２入力演算命令を総称<br/>する命令名である。前述したように、zextALU '\n",
      "                                        'は演算器<br/>への第１入力を０拡張し、そしてALU演算する命令であ<br/>る。asl1ALUは演算器への第１入力を１ビット左シフト<br/>し、そしてALU演算する命令である。</p><p '\n",
      "                                        'num=\"0053\">【００５３】図１１の（１）は２オペランド形式の演算<br/>命令で３オペランドの演算命令を実行するためには複写<br/>命令movと演算命令ALUとの２命令必要であったものを１<br/>つの３オペランドの演算命令ALUに変換するものであ<br/>る。複写命令movのＤフィールドのレジスタ番号と演算<br/>命令ALUのＤフィールドのレジスタ番号とが一致する場<br/>合である。この場合、演算ステージには第１命令が無効<br/>命令nopに、第２命令が３オペランドの演算命令に変換<br/>されて渡される。</p><p '\n",
      "                                        'num=\"0054\">【００５４】ラッチ８５１,８５２の各フィールドに格<br/>納される値を要約すると以下のようになる。なお、<br/>「←」は、「←」の右側の値を「←」の左側に格納する<br/>ことを意味する。</p><p '\n",
      "                                        'num=\"0055\">【００５５】 '\n",
      "                                        '具体的には以下のようになる。ラッチ７５１のＯＰ−１<br/>には「mov」が、Ｄ−１には「ＲＮ」が、Ｓ１−１には<br/>「Ｒｍ」が格納されているとする。また、ラッチ７５２<br/>のＯＰ−２には「ALU」が、Ｄ−２には「ＲＮ」が、Ｓ<br/>１−２には「Ｒｌ」が格納されているとする。ここでＤ<br/>−１とＤ−２が共に「ＲＮ」でレジスタ番号が一致する<br/>ことをデータフロー検出回路ＤＦＤＣが検出する。する<br/>とデータフロー検出回路ＤＦＤＣは、ＳＥL１がnop命令<br/>８２０を選択するように８２１を介しセレクタＳＥＬ1<br/>を制御し、nop命令８２０をラッチ８５１のＯＰN−１に<br/>格納する。データフロー検出回路ＤＦＤＣは、ラッチ７<br/>５１のＤ−１、 '\n",
      "                                        'Ｓ１−１をそのまま信号線７５３、８<br/>１３を介してラッチ８５１のＤN−１、 '\n",
      "                                        'Ｓ１N−１に格<br/>納する。</p><p '\n",
      "                                        'num=\"0056\">【００５６】またデータフロー検出回路ＤＦＤＣは、セ<br/>レクタＳＥＬ２がラッチ７５２のＯＰ−２を選択するよ<br/>うに制御信号８２２を介してセレクタＳＥＬ２を制御<br/>し、ラッチ７５２のＯＰ−２をラッチ８５２のＯＰN−<br/>２に格納する。さらにデータフロー検出回路ＤＦＤＣ<br/>は、セレクタＳＥＬ３がラッチ７５１のＳ１−１を選択<br/>するように制御信号８２３を介しセレクタＳＥＬ３を制<br/>御し、ラッチ７５１のＳ１−１をラッチ８５２のＳ１Ｎ<br/>−２に格納する。またデータフロー検出回路ＤＦＤＣは<br/>ラッチ７５２のＤ−２を信号線７５４を介してそのまま<br/>ラッチ８５２のＤＮ−２に格納する。さらにデータフロ<br/>ー検出回路ＤＦＤＣは、セレクタＳＥＬ４がラッチ７５<br/>２のＳ１−１を選択するように８３４を介してセレクタ<br/>ＳＥＬ４を制御し、ラッチ７５２のＳ１−１をＳ２Ｎ−<br/>２に格納する。</p><p '\n",
      "                                        'num=\"0057\">【００５７】図１１の（２）は複写命令movのDフィール<br/>ドのレジスタ番号と演算命令ALUのＳ１フィールドのレ<br/>ジスタ番号とが一致する場合である。この場合、演算ス<br/>テージには第１命令はそのままで、第２命令が３オペラ<br/>ンドの演算命令に変換されて渡される。</p><p '\n",
      "                                        'num=\"0058\">【００５８】ラッチ８５１,８５２の各フィールドに格<br/>納される値を要約すると以下のようになる。 '\n",
      "                                        '具体的には以下のようである。ラッチ７５１のＯＰ−１<br/>には「mov」が、Ｄ−１には「ＲＮ」が、Ｓ１−１には<br/>「Ｒｍ」が格納されているとする。また、ラッチ７５２<br/>のＯＰ−２には「ALU」が、Ｄ−２には「Ｒｘ」が、Ｓ<br/>１−２には「ＲＮ」が格納されているとする。ここでＤ<br/>−１とＳ１−２が共に「ＲＮ」でレジスタ番号が一致す<br/>ることをデータフロー検出回路ＤＦＤＣが検出する。そ<br/>してデータフロー検出回路ＤＦＤＣは、セレクタＳＥＬ<br/>１がラッチ７５１のＯＰ−１(この場合mov命令)を選択<br/>するように８２１を介しセレクタＳＥＬ１を制御し、mo<br/>v命令をラッチ８５１のＯＰN−１に格納する。</p><p '\n",
      "                                        'num=\"0059\">【００５９】データフロー検出回路ＤＦＤＣは、ラッチ<br/>７５１のＤ−１、Ｓ１−１を、そのまま信号線７５３、<br/>８１３を介してラッチ８５１のＤN−１、Ｓ１N−１に格<br/>納する。またデータフロー検出回路ＤＦＤＣは、セレク<br/>タＳＥＬ２がラッチ７５２のＯＰ−２を選択するように<br/>制御信号８２２を介してセレクタＳＥＬ２を制御し、ラ<br/>ッチ７５２のＯＰ−２をラッチ８５２のＯＰN−２に格<br/>納する。なお '\n",
      "                                        'データフロー検出回路ＤＦＤＣは、ラッ<br/>チ７５２のＤ−２をそのまま信号線７５４、８０４を介<br/>してラッチ８５２のＤＮ−２に格納する。さらにデータ<br/>フロー検出回路ＤＦＤＣは、セレクタＳＥＬ３がラッチ<br/>７５１のＳ１−１を選択するように制御信号８２３を介<br/>してセレクタＳＥＬ３を制御し、信号線８０４を介して<br/>ラッチ８５２のＳ１Ｎ−２にラッチ７５１のＳ１−１を<br/>格納する。なおデータフロー検出回路ＤＦＤＣは、ラッ<br/>チ７５２のＳ１−２を信号線７５４、８０４を介して、<br/>そのままラッチ８５２のＳ２Ｎ−２に格納する。</p><p '\n",
      "                                        'num=\"0060\">【００６０】なお、ラッチ８５１、８５２に具体的に格<br/>納される値を作っていく以上のような説明は図１１の<br/>(２) '\n",
      "                                        '以降では省略する。図１１の(1),(2) '\n",
      "                                        'と同様なや<br/>り方でラッチ８５１,８５２に格納する値を作っていけ<br/>るからである。</p><p '\n",
      "                                        'num=\"0061\">【００６１】図１１の（３）は１オペランド形式の１ビ<br/>ット左シフト命令を２オペランド形式の１ビット左シフ<br/>ト命令に変換するものである。複写命令movの '\n",
      "                                        'Ｄフィー<br/>ルドのレジスタ番号と１ビット左シフト命令asl1の '\n",
      "                                        'Ｄ<br/>フィールドのレジスタ番号とが一致する場合である。こ<br/>の場合、演算ステージには第１命令が無効命令nopに、<br/>第２命令が２オペランドの１ビット左シフト命令asl1に<br/>変換されて渡される。</p><p '\n",
      "                                        'num=\"0062\">【００６２】すなわち、各フィールドは下記のように変<br/>換される。</p><p '\n",
      "                                        'num=\"0063\">【００６３】 '\n",
      "                                        '図１１の（４）は第１命令が複写命令movで、第２命令<br/>又は条件が図１１の（１）、（２）、（３）に該当しな<br/>かった場合である。この場合、演算ステージには第１命<br/>令はそのままで、第２命令が無効命令nopに変換されて<br/>渡される。「その他」の命令は１クロックずれた次のパ<br/>イプラインで実行される。</p><p '\n",
      "                                        'num=\"0064\">【００６４】すなわち、各フィールドは下記のように変<br/>換される。</p><p '\n",
      "                                        'num=\"0065\">【００６５】 ＯＰＮ−１←ＯＰ−１、 '\n",
      "                                        'ＤＮ−１←Ｄ−１、 Ｓ１Ｎ−１←Ｓ１−１、 ＯＰＮ−２←nop '\n",
      "                                        '図１１の（５）は０拡張命令zextと演算命令ALUとを０<br/>拡張演算命令zextALUに複合するものである。０拡張命<br/>令zextのＤフィールドのレジスタ番号と演算命令ALUの<br/>Ｄフィールドのレジスタ番号とが一致する場合である。<br/>この場合、演算ステージには第１命令が無効命令nop<br/>に、第２命令が３オペランドの０拡張演算命令zextALU<br/>に変換されて渡される。</p><p '\n",
      "                                        'num=\"0066\">【００６６】すなわち、各フィールドは下記のように変<br/>換される。</p><p '\n",
      "                                        'num=\"0067\">【００６７】 図１１の（６）は０拡張命令zextの '\n",
      "                                        'Ｄフィールドのレ<br/>ジスタ番号と加算命令addのS１フィールドのレジスタ番<br/>号とが一致する場合である。この場合、演算ステージに<br/>は第１命令はそのままで、第２命令が３オペランドの０<br/>拡張加算命令zextaddに変換されて渡される。</p><p '\n",
      "                                        'num=\"0068\">【００６８】すなわち、各フィールドは下記のように変<br/>換される。</p><p '\n",
      "                                        'num=\"0069\">【００６９】 '\n",
      "                                        'なお、加算命令add以外に可換な論理積命令andや論理和<br/>命令or等も同様な変換を行っても良い。</p><p '\n",
      "                                        'num=\"0070\">【００７０】図１１の（７）は第１命令が０拡張命令ze<br/>xtで、第２命令又は条件が図１１の（５）又は（６）に<br/>該当しない場合である。この場合、演算ステージには第<br/>１命令はそのままで、第２命令が無効命令nopに変換さ<br/>れて渡される。「その他」の命令は１クロックずれた次<br/>のパイプラインで実行される。</p><p '\n",
      "                                        'num=\"0071\">【００７１】すなわち、各フィールドは下記のように変<br/>換される。</p><p '\n",
      "                                        'num=\"0072\">【００７２】 ＯＰＮ−１←ＯＰ−１、 '\n",
      "                                        'ＤＮ−１←Ｄ−１、 Ｓ１Ｎ−１←Ｓ１−１、 ＯＰＮ−２←nop '\n",
      "                                        '図１１の（８）は１ビット左シフト命令asl1と演算命令<br/>ALUとを１ビット左シフト演算命令asl1ALUに複合するも<br/>のである。１ビット左シフト命令asl1のＤフィールドの<br/>レジスタ番号と演算命令ALUのＤフィールドのレジスタ<br/>番号とが一致する場合である。この場合、演算ステージ<br/>には第１命令が無効命令nopに、第２命令が３オペラン<br/>ドの１ビット左シフト演算命令asl1ALUに変換されて渡<br/>される。</p><p '\n",
      "                                        'num=\"0073\">【００７３】すなわち、各フィールドは下記のように変<br/>換される。</p><p '\n",
      "                                        'num=\"0074\">【００７４】 '\n",
      "                                        '図１１の（９）は１ビット左シフト命令asl1の '\n",
      "                                        'Ｄフィ<br/>ールドのレジスタ番号と加算命令addのS１フィールドの<br/>レジスタ番号とが一致する場合である。この場合、演算<br/>ステージには第１命令はそのままで、第２命令が３オペ<br/>ランドの１ビット左シフト加算命令asl1addに変換され<br/>て渡される。</p><p '\n",
      "                                        'num=\"0075\">【００７５】すなわち、各フィールドは下記のように変<br/>換される。</p><p '\n",
      "                                        'num=\"0076\">【００７６】 '\n",
      "                                        '図１１の（１０）は第１命令が１ビット左シフト命令as<br/>l1で、第２命令又は条件が図１１の（８）又は（９）に<br/>該当しない場合である。この場合、演算ステージには第<br/>１命令はそのままで、第２命令が無効命令nopに変換さ<br/>れて渡される。「その他」の命令は１クロックずれた次<br/>のパイプラインで実行される。</p><p '\n",
      "                                        'num=\"0077\">【００７７】すなわち、各フィールドは下記のように変<br/>換される。</p><p '\n",
      "                                        'num=\"0078\">【００７８】 ＯＰＮ−１←ＯＰ−１、 '\n",
      "                                        'ＤＮ−１←Ｄ−１、 Ｓ１Ｎ−１←Ｓ１−１、 ＯＰＮ−２←nop '\n",
      "                                        '図１１の（１１）は２つの命令間にデータフローがない<br/>場合のもので、命令の変換は行わない。</p><p '\n",
      "                                        'num=\"0079\">【００７９】デコード制御部８０１で変換された新しい<br/>２つの命令は信号線８１３、８０４に送出され、それぞ<br/>れ第２ラッチ群８５０内のラッチ８５１、８５２に格納<br/>される。また、データフロー検出回路ＤＦＤＣにおける<br/>先行命令と後続命令との関係の検査結果を図１１のＰＣ<br/>更新の値に基づき命令フェッチステージ（第１ステージ<br/>７００）に信号線８０３を介して連絡する。すなわち、<br/>次のパイプラインでデコードする２つの命令を指定する<br/>情報を命令フェッチステージに連絡する。</p><p '\n",
      "                                        'num=\"0080\">【００８０】さらにデコード制御部８０１は先行命令の<br/>S１フィールド（Ｓ１−１）、Ｄフィールド（Ｄ−<br/>１）、さらに後続命令のS１フィールド５０３（Ｓ１−<br/>２）、Ｄフィールド５０２（Ｄ−２）の４つのレジスタ<br/>番号を信号線８０５、８０６、８０７、８０８を介して<br/>レジスタファイル８０２に送る。レジスタファイル８０<br/>２内の４つのレジスタの内容は、信号線８０９、８１<br/>０、８１１、８１２に読み出され、第２ラッチ群７４内<br/>のラッチ８５３（第１−１入力）、ラッチ８５４（第１<br/>−２入力）、ラッチ８５５（第２−１入力）、ラッチ８<br/>５６（第２−２入力）に格納される。</p><p '\n",
      "                                        'num=\"0081\">【００８１】図１５には、レジスタファイル８０２のブ<br/>ロック図が示される。レジスタファイル８０２は、レジ<br/>スタＲＧＳＴＲとレジスタ制御回路ＲＣＣと等で構成さ<br/>れる。レジスタＲＧＳＴＲは、４本のリードポートと２<br/>本のライトポートとがあり、それぞれ信号線８０９、８<br/>１０、８１１、８１２、信号線９５５、９５６に接続さ<br/>れる。従って、レジスタファイル８０２は４つのレジス<br/>タの内容を同時に読み出すことができる。また、２つの<br/>レジスタに同時に書き込むことができる。</p><p '\n",
      "                                        'num=\"0082\">【００８２】図１１の（１）、（５）、（８）の場合<br/>は、（Ｓ１−１）と（Ｓ１−２）で指定される２つのレ<br/>ジスタの内容が信号線８１１、８１２に読み出され、ラ<br/>ッチ８５５（第２−１入力）、ラッチ８５６（第２−２<br/>入力）に格納される。</p><p '\n",
      "                                        'num=\"0083\">【００８３】図１１の（２）、（６）、（９）の場合<br/>は、（Ｓ１−１）で指定されるレジスタの内容が信号線<br/>８０９、８１１に読み出され、ラッチ８５３（第１−１<br/>入力）とラッチ８５５（第２−１入力）とに格納され<br/>る。（Ｄ−２）で指定されるレジスタ内容が信号線８１<br/>２に読み出され '\n",
      "                                        '、ラッチ８５６（第２−２入力）に格<br/>納される。</p><p '\n",
      "                                        'num=\"0084\">【００８４】図１１の（３）の場合は、（Ｓ１−１）で<br/>指定されるレジスタの内容が信号線８１１に読み出さ<br/>れ、ラッチ８５５（第２−１入力）に格納される。</p><p '\n",
      "                                        'num=\"0085\">【００８５】図１１の（４）、（７）、（１０）の場合<br/>は、（Ｓ１−１）で指定されるレジスタの内容が信号線<br/>８０９に読み出され、ラッチ８５３（第１−１入力）に<br/>格納される。</p><p '\n",
      "                                        'num=\"0086\">【００８６】図１１の（１１）の場合は、（Ｓ１−<br/>１）、（Ｄ−１）、（Ｓ１−２）、（Ｄ−２）で指定さ<br/>れる４つのレジスタの内容が信号線８０９、８１０、８<br/>１１、８１２に読み出され、ラッチ８５３（第１−１入<br/>力）、ラッチ８５４（第１−２入力）、ラッチ８５５<br/>（第２−１入力）、ラッチ８５６（第２−２入力）に格<br/>納される。</p><p '\n",
      "                                        'num=\"0087\">【００８７】《実行ステージ》図９には第３ステージ９<br/>００と第３ラッチ群９５０との詳細ブロック図が示され<br/>る。第３ステージ９００は、演算制御部９０１とＡＬＵ<br/>(Alithmetic '\n",
      "                                        'Logic '\n",
      "                                        'Unit)等を含む演算器９０２、９０<br/>３と第１入力調整回路９０４、９０５、選択器９０６、<br/>９０７とで構成される。第３ステージ９００である実行<br/>ステージの役割は、２つの命令の演算を実行することで<br/>ある。</p><p '\n",
      "                                        'num=\"0088\">【００８８】演算器９０２と第１入力調整回路９０４は<br/>先行命令を演算するための回路で、第２ラッチ群８５０<br/>内の２つのラッチ８５３、８５４から第１−１入力、第<br/>１−２入力が信号線８５９、８６０を介して選択器９０<br/>６に送られる。また、第３ラッチ群９５０内の２つのラ<br/>ッチ９５３、９５４から第１出力、第２出力が信号線９<br/>５５、９５６を介して選択器９０６に送られる。</p><p '\n",
      "                                        'num=\"0089\">【００８９】選択器９０６は信号線８５９、９５５及び<br/>９５６のうちの１つを信号線１００１に従い選択して第<br/>１入力回路９０４及び信号線９１２を介して演算器９０<br/>２にデータを送る。また、選択器９０６は信号線８６<br/>０、９５５及び９５６のうちの１つを信号線１００１に<br/>従い選択して信号線９１３を介して演算器９０２にデー<br/>タを送る。</p><p '\n",
      "                                        'num=\"0090\">【００９０】演算制御部９０１は第２ラッチ群８５０内<br/>のラッチ８５１の命令を取り込み、その命令機能に従い<br/>演算器９０２、第１入力調整回路９０４を信号線９１１<br/>と９０８で制御し、先行命令のための演算を行う。そし<br/>て結果の値（第１出力）は第３ラッチ群９５０内のラッ<br/>チ９５３に信号線９１８を介して格納される。</p><p '\n",
      "                                        'num=\"0091\">【００９１】一方、演算器９０３と第１入力調整回路９<br/>０５は後続命令を演算するための回路で、第２ラッチ群<br/>８５０内の２つのラッチ８５５、８５６から第２−１入<br/>力、第２−２入力が信号線８６１、８６２を介して選択<br/>器９０７に送られる。また、第３ラッチ群９５０内の２<br/>つのラッチ９５３、９５４から第１出力、第２出力が信<br/>号線９５５、９５６を介して選択器９０７に送られる。</p><p '\n",
      "                                        'num=\"0092\">【００９２】選択器９０７は信号線８６１、９５５及び<br/>９５６のうちの１つを信号線１００２に従い選択して第<br/>１入力回路９０５及び信号線９１４を介して演算器９０<br/>３にデータを送る。また、選択器９０７は信号線８６<br/>２、９５５及び９５６のうちの１つを信号線１００２に<br/>従い選択して信号線９１５を介して演算器９０３にデー<br/>タを送る。演算制御部９０１は第２ラッチ群８５０内の<br/>ラッチ８５２の命令を取り込み、その命令機能に従い演<br/>算器９０３、第１入力調整回路９０５を信号線９１０と<br/>９０９とで制御し、後続命令のための演算を行う。そし<br/>て結果の値（第２出力）は第３ラッチ群９５０内のラッ<br/>チ９５４に信号線９１９を介して格納される。</p><p '\n",
      "                                        'num=\"0093\">【００９３】以上が、実行ステージ（第３ステージ９０<br/>０）の処理であるが、s1add命令やzextadd命令について<br/>補足説明しておく。asl1add命令やzextadd命令は、加算<br/>を実現できる演算器９０２または９０３への第１入力を<br/>微調整することで実現できる。すなわち第１入力を演算<br/>器に直接入力するのでなく、第１入力調整回路９０４ま<br/>たは９０５に入力しそれを演算制御部９０１が制御し、<br/>１ビット左シフトや０拡張の調整を行っておき、それを<br/>演算器９０２または９０３へ入力し、そこで通常の加算<br/>をするよう制御することで実現できる。</p><p '\n",
      "                                        'num=\"0094\">【００９４】《書き込みステージ》図１０には第４ステ<br/>ージ１０００の動作を説明するためのブロック図が示さ<br/>れる。第４ステージ１０００は、レジスタ番号解読回路<br/>１０１０とフォワーディング制御回路１０２０とで構成<br/>される。第４ステージ１０００であるレジスタへの書き<br/>込みとフォワーディングを行うステージの役割は以下の<br/>通り。</p><p '\n",
      "                                        'num=\"0095\">【００９５】（１）２つの命令の演算結果を指定された<br/>番号のレジスタに書き込む。</p><p '\n",
      "                                        'num=\"0096\">【００９６】（２）２つの命令の演算結果が現クロック<br/>での演算ステージ（次のパイプライン）で使用されるな<br/>ら第２ラッチ群８５０内にラッチされている値でなく、<br/>第３ラッチ群９５０内にラッチされている値を演算器に<br/>入力するように調整する（フォーワーディング）。</p><p '\n",
      "                                        'num=\"0097\">【００９７】まず、（１）の処理から説明する。第４ス<br/>テージ１０００は、第３ラッチ群９５０内のラッチ９５<br/>１、９５２から直前に演算された２つの命令を信号線９<br/>５７、９５８を介してレジスタ番号解読回路１０１０に<br/>取り込む。また第３ラッチ群９５０内のラッチ９５３、<br/>９５４から直前の演算結果の値を信号線９５５、９５６<br/>に送出する。そして、レジスタ番号解読回路１０１０は<br/>直前に実行された命令の２つのＤフィールド内のレジス<br/>タ番号を信号線１００３、１００４に送出して第２ステ<br/>ージ８００のレジスタファイル８０２の書き込みレジス<br/>タ番号を指定する。これで２つの演算結果の値がレジス<br/>タファイル８０２に書き込まれることになる。</p><p '\n",
      "                                        'num=\"0098\">【００９８】次に（２）の処理を説明する。第４ステー<br/>ジ１０００は、第２ラッチ群８５０内のラッチ８５１、<br/>８５２から今回演算すべき２つの命令を信号線８５７、<br/>８５８を介してフォワーディング制御回路１０２０に取<br/>り込む。また、第３ラッチ群９５０内のラッチ９５１、<br/>９５２から直前に演算された２つの命令を信号線９５<br/>７、９５８を介してフォワーディング制御回路１０２０<br/>に取り込む。そして、フォワーディング制御回路１０２<br/>０は直前に実行された命令の２つのＤフィールド内のレ<br/>ジスタ番号と今回演算されるべき２つの命令のS１フィ<br/>ールド、S２フィールドの番号に同じものがあるか検査<br/>する。検査の結果同じものがあれば、その部分につい<br/>て、第２ラッチ群８５０内のラッチ８５３、８５４、８<br/>５５、８５６内の値でなく、第３ラッチ群９５０内のラ<br/>ッチ９５３、９５４内の値（信号線９５５、９５６）が<br/>演算器９０２、９０３に入力されるようにフォワーディ<br/>ング制御回路１０２０は信号線１００１、１００２を送<br/>出して２つの選択器９０６、９０７を制御する。</p><p '\n",
      "                                        'num=\"0099\">【００９９】《命令列の処理》図１３には本発明のスー<br/>パスカラ処理において命令列が個別のクロックでどのよ<br/>うに処理されていくかが示されている。また、比較のた<br/>め２命令が並列に実行できないときに無効命令nopを挿<br/>入するのみ場合に命令列が個別のクロックでどのように<br/>処理されていくかも示されている。本発明では、１クロ<br/>ック当たり２つの命令処理が可能となっている。また、<br/>本発明では、２命令が並列に実行できないときに無効命<br/>令nopを挿入する場合に比べて、実行命令数が６つ少な<br/>く実行時間が短くなる（この命令列においては約４０％<br/>実行命令が少なくなる）。</p><p '\n",
      "                                        'num=\"0100\">【０１００】先行命令がmov, zext, '\n",
      "                                        'asl1等の転送系命<br/>令で後続命令がaddなどの加算命令であれば、２つの命<br/>令を１つの命令に変換し、１つのクロックで実行するの<br/>で、全体としてのクロック数を削減でき、高速化を図れ<br/>る。また、先行命令が転送系命令で後続命令が演算命令<br/>であり、さらに両者間にデータフローが存在する場合で<br/>も、１つのクロックで実行するので、全体としてのクロ<br/>ック数を削減でき、高速化を図れる。</p><p '\n",
      "                                        'num=\"0101\">【０１０１】《マイクロコンピュータへの適用例》図１<br/>４には本発明のスーパスカラ方式を用いたマイクロプロ<br/>コンピュータシステムが示される。マイクロコンピュー<br/>タＭＣＵは、中央処理装置ＣＰＵと、浮動小数点処理ユ<br/>ニットＦＰＵと、積和演算機能を有する乗算器ＭＵＬＴ<br/>と、論理アドレスを物理アドレスに変換するメモリ管理<br/>ユニットＭＭＵと、命令及びデータのキャッシュメモリ<br/>ＣＡＣＨＥと、キャッシュコントローラＣＣＮＴと、外<br/>部バスインタフェースＥＢＩＦと、３２ビット論理アド<br/>レスバスＬＡＢＵＳと、３２ビット物理アドレスデータ<br/>バスＰＡＢＵＳと、３２ビットデータバスＤＢＵＳ、Ｄ<br/>ＢＳとを単結晶シリコンのような半導体基板上に形成さ<br/>れ、樹脂封止される（プラスチックパッケージに封止さ<br/>れる）。</p><p '\n",
      "                                        'num=\"0102\">【０１０２】マイクロコンピュータＭＣＵは、外部アド<br/>レスバスＥＡＢとデータバスＥＤＢを介してDRAM等のダ<br/>イナミック記憶素子をメモリセルに使用した半導体メモ<br/>リ等からなる主記憶装置ＭＭに接続される。</p><p '\n",
      "                                        'num=\"0103\">【０１０３】中央処理装置ＣＰＵは、図６に示されるパ<br/>イプライン・データパスで構成される。ただし、第３ス<br/>テージと第４ステージとの間にメモリアクセスステージ<br/>を有し、いわゆる５段パイプラインを構成する。なお、<br/>データメモリと命令メモリ７０３は、キャッシュメモリ<br/>ＣＡＣＨＥ又は主記憶装置ＭＭに対応し、中央処理装置<br/>ＣＰＵ内には存在しない。中央処理装置ＣＰＵは２バイ<br/>ト固定長命令の命令体系の命令を実行し、演算器９０<br/>２、９０３は、３２ビット長のＡＬＵ等をそれぞれ有す<br/>る。また、レジスタファイル８０２は、３２ビット長の<br/>汎用レジスタを１６本を有する。すなわち、中央処理装<br/>置ＣＰＵは特開平５−１９７５４６号公報に記載される<br/>２バイト・２オペランド命令体系（命令セット）の命令<br/>を実行する。特開平５−１９７５４６号公報に記載され<br/>るＣＰＵはスーパスカラ方式でない。これに比べて中央<br/>処理装置ＣＰＵはスーパスカラ方式であり、中央処理装<br/>置ＣＰＵは出願番号１９９２／８９７４５７号に記載さ<br/>れる命令体系と同一の命令体系を実行できる。従って、<br/>従来のソフトウエアと互換性（オブジェクト・コード互<br/>換性）を維持しながら、高速性能を実現できる。また、<br/>２バイト固定長命令の特徴である高コード効率化も維持<br/>できる。</p><p '\n",
      "                                        'num=\"0104\">【０１０４】以上本発明者によってなされた発明を実施<br/>例に基づいて具体的に説明したが、本発明はそれに限定<br/>されるものではなく、その要旨を逸脱しない範囲におい<br/>て種々変更可能であることはいうまでもない。例えば、<br/>図６以下の実施例では、２バイト・２オペランド命令体<br/>系の場合について説明したが、４バイト・３オペランド<br/>命令体系の場合にも適用できる。０拡張命令、０拡張演<br/>算命令について説明したが、符号拡張命令、符号拡張演<br/>算命令についてもの同様に適用できる。また、第１命令<br/>の転送命令のＳ１フィールドはレジスタを指定する場合<br/>について説明したが、即値データである場合についても<br/>適用できる。</p><p '\n",
      "                                        'num=\"0105\">【０１０５】</p><p>【発明の効果】本願において開示される発明のうち代表<br/>的なものによって得られる効果を簡単に説明すれば下記<br/>の通りである。</p><p '\n",
      "                                        'num=\"0106\">【０１０６】隣接命令間のデータフローを検出し、命令<br/>を変換することにより、並列に命令を実行できる。従っ<br/>て、従来であれば複数クロックの時間を要していた複数<br/>の命令処理を１クロックで実行できる。それによって、<br/>全体としての実行クロック数を削減できる。</p><h4>【図面の簡単な説明】</h4><p>【図１】マイクロプロセッサのパイプライン化された実<br/>現方式を示す図。</p><p>【図２】パイプライン処理の概念を示す。</p><p>【図３】スーパースカラ処理の概念を示す。</p><p>【図４】４バイト命令体系の命令形式と命令レパートリ<br/>の例を示す。</p><p>【図５】２バイト命令体系の命令形式と命令レパートリ<br/>の例を示す。</p><p>【図６】本発明の実施例に係るマイクロプロセッサのパ<br/>イプラインのデータパスを示す図。</p><p>【図７】第１ステージと第１ラッチ群との詳細ブロック<br/>図。</p><p>【図８】第２ステージと第２ラッチ群との詳細ブロック<br/>図。</p><p>【図９】第３ステージと第３ラッチ群との詳細ブロック<br/>図。</p><p>【図１０】第４ステージの動作を説明するブロック図。</p><p>【図１１】命令デコードステージの２つの命令を演算ス<br/>テージの２つの命令に変換する規則を示す。</p><p>【図１２】デコード制御部の一部の詳細ブロック図を示<br/>す。</p><p>【図１３】命令列が個別のクロックでどのように処理さ<br/>れていくかを示す。</p><p>【図１４】本発明のスーパスカラ方式を用いたマイクロ<br/>コンピュータシステムの図。</p><p>【図１５】レジスタファイルのブロック図。</p><h4>【符号の説明】</h4><p> '\n",
      "                                        '１０１……第１ステージ、１０３……第２ステージ、１<br/>０５……第３ステージ、１０７……第４ステージ、１０<br/>８、１０９、１１０……信号線、４０１……ＯＰフィー<br/>ルド、４０２……Ｄフィールド、４０３……Ｓ１フィー<br/>ルド、４０４……Ｓ２フィールド、５０１……ＯＰフィ<br/>ールド、５０２……Ｄフィールド、５０３……Ｓ１フィ<br/>ールド、７００……第１ステージ、８００……第２ステ<br/>ージ、９００……第３ステージ、１０００……第４ステ<br/>ージ、７０１……プログラムカウンタ、７０２……フェ<br/>ッチ制御部、７０３……命令メモリ、７０４、７０５、<br/>７０６、７０７……信号線、７５１、７５２……ラッ<br/>チ、８０１……デコード制御部、８０２……レジスタフ<br/>ァイル、８０３、８０４、８０５、８０６、８０７、８<br/>０８、８０９、８１０、８１１、８１２、８１３……信<br/>号線、８５１、８５２、８５３、８５４、８５５、８５<br/>６……ラッチ、８５７、８５８、８５９、８６０、８６<br/>１、８６２……信号線、９０１……演算制御部、９０２<br/>……演算器、９０３……演算器、９０４……第１入力調<br/>整回路、９０５……第１入力調整回路、９０６……選択<br/>器、９０７……選択器、９０８、９０９、９１０、９１<br/>１、９１２、９１３、９１４、９１５、９１６、９１<br/>７、９１８、９１９……信号線、９５１、９５２、９５<br/>３、９５４……ラッチ、９５５、９５６、９５７、９５<br/>８……信号線、１００１、１００２、１００３、１００<br/>４……信号線、１０１０……レジスタ番号制御回路、１<br/>０２０……フォワーディング制御回路、ＩＮＣＣ……命<br/>令変換回路、ＤＦＤＣ……データフロー検出回路、ＭＣ<br/>Ｕ……マイクロコンピュータ、 '\n",
      "                                        'ＣＰＵ……中央処理装<br/>置、 ＦＰＵ……浮動小数点処理ユニット、 '\n",
      "                                        'ＭＵＬＴ…<br/>…乗算器、ＭＭＵ……メモリ管理ユニット、ＣＡＣＨＥ<br/>……命令及びデータのキャッシュメモリ、 '\n",
      "                                        'ＣＣＮＴ…<br/>…キャッシュコントローラ、 '\n",
      "                                        'ＥＢＩＦ……外部バスイ<br/>ンタフェース、 '\n",
      "                                        'ＬＡＢＵＳ……３２ビット論理アドレ<br/>スバス、 '\n",
      "                                        'ＰＡＢＵＳ……３２ビット物理アドレスデー<br/>タバス、ＤＢＵＳ、ＤＢＳ……３２ビットデータバス、<br/>ＥＡＢ……外部アドレスバス、ＥＤＢ……外部データバ<br/>ス、ＭＭ……主記憶装置、ＲＣＣ……レジスタ制御回<br/>路、ＲＧＳＴＲ……レジスタ。</p></description>'}],\n",
      "  'ecla_classes': [],\n",
      "  'f_term_classes': [{'label': '5B013 AA00'},\n",
      "                     {'label': '5B013 AA11'},\n",
      "                     {'label': '5B013 AA12'},\n",
      "                     {'label': '5B013 CC10'}],\n",
      "  'family_id': 26393432,\n",
      "  'family_members': [{'titles': [{'lang': 'JA', 'text': 'データ処理装置'},\n",
      "                                 {'lang': 'EN', 'text': 'DATA PROCESSOR'}],\n",
      "                      'ucid': 'JP-H09311786-A'}],\n",
      "  'inventors': [{'first_name': '', 'last_name': 'UMINAGA MASAHIRO', 'name': ''},\n",
      "                {'first_name': '', 'last_name': 'SAITO YASUHIKO', 'name': ''}],\n",
      "  'ipc_classes': [{'label': 'G06F   9/38', 'primary': True}],\n",
      "  'ipcr_classes': [{'label': 'G06F   9/38        20060101AFI20051220RMJP'}],\n",
      "  'legal_status': 'Pending',\n",
      "  'locarno_classes': [],\n",
      "  'national_classes': [{'label': 'G06F   9/38    310X', 'primary': True}],\n",
      "  'patent_number': 'JP-H09311786-A',\n",
      "  'priority_date': '1996-03-18',\n",
      "  'publication_date': '1997-12-02',\n",
      "  'publication_id': 143280786,\n",
      "  'titles': [{'lang': 'JA', 'text': 'データ処理装置'},\n",
      "             {'lang': 'EN', 'text': 'DATA PROCESSOR'}]}]\n"
     ]
    }
   ],
   "source": [
    "import requests\n",
    "import json\n",
    "from pprint import pprint\n",
    "\n",
    "# run api.py\n",
    "url = 'http://127.0.0.1:8000/search'\n",
    "\n",
    "query = \"To reduce a pipeline stall due to a data hazard of a superscalar system and to improve the processing speed by changing an instruction in 1st instruction format stored in an instruction memory into an instruction in 2nd instruction format.\"\n",
    "response = requests.post(url ,data = json.dumps({\"query\" :query }))\n",
    "pprint(response.json())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{'message': 'ok'}\n"
     ]
    }
   ],
   "source": [
    "# HEALTH CHECK\n",
    "\n",
    "# run api.py\n",
    "url = 'http://127.0.0.1:8000/health/status'\n",
    "\n",
    "response = requests.get(url)\n",
    "pprint(response.json())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "patents_env",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
