/* Copyright (c) 2023, Canaan Bright Sight Co., Ltd
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 * 1. Redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND
 * CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
 * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
 * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#include <rtthread.h>
#include <rtdevice.h>
#include "riscv_io.h"
#include "board.h"
#include "ioremap.h"
#include <rtdbg.h>
#include <stdbool.h>
#include <stdio.h>
#include <rthw.h>
#include "sysctl_clk.h"
#include "sysctl_rst.h"
#include "drv_timer.h"

/**
 * @brief timer
 * channel-0
 * channel-1
 * channel-2
 * channel-3
 * channel-4
 * channel-5
 */


struct kd_timer_Type
{
    kendryte_timer_t *base_addr;
    uint32_t id;
};


#ifdef RT_USING_HW_TIMER0
static rt_hwtimer_t _timer0;
static struct kd_timer_Type kd_timer0;
#endif
#ifdef RT_USING_HW_TIMER1
static rt_hwtimer_t _timer1;
static struct kd_timer_Type kd_timer1;
#endif
#ifdef RT_USING_HW_TIMER2
static rt_hwtimer_t _timer2;
static struct kd_timer_Type kd_timer2;
#endif
#ifdef RT_USING_HW_TIMER3
static rt_hwtimer_t _timer3;
static struct kd_timer_Type kd_timer3;
#endif
#ifdef RT_USING_HW_TIMER4
static rt_hwtimer_t _timer4;
static struct kd_timer_Type kd_timer4;
#endif
#ifdef RT_USING_HW_TIMER5
static rt_hwtimer_t _timer5;
static struct kd_timer_Type kd_timer5;
#endif


static void kd_timer_init(rt_hwtimer_t *timer, rt_uint32_t state)
{
    struct kd_timer_Type *kd_timer = (struct kd_timer_Type *)timer->parent.user_data;
    uint8_t id = kd_timer->id;
    if (state == 0)
    {
        timer->ops->stop(timer);
    }
    else if (state == 1)
    {
        switch(id)
        {
        case 0:
            sysctl_clk_set_leaf_parent(SYSCTL_CLK_TIMER_0_CLK, SYSCTL_CLK_TIMER_0_SRC);
            if (timer->freq == timer->info->minfreq)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_0_SRC, 1, 8);
            if (timer->freq == timer->info->maxfreq)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_0_SRC, 1, 1);
            if (timer->freq == 50*MHz)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_0_SRC, 1, 2);
            if (timer->freq == 25*MHz)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_0_SRC, 1, 4);
            return;
        case 1:
            sysctl_clk_set_leaf_parent(SYSCTL_CLK_TIMER_1_CLK, SYSCTL_CLK_TIMER_1_SRC);
            if (timer->freq == timer->info->minfreq)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_1_SRC, 1, 8);
            if (timer->freq == timer->info->maxfreq)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_1_SRC, 1, 1);
            if (timer->freq == 50*MHz)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_1_SRC, 1, 2);
            if (timer->freq == 25*MHz)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_1_SRC, 1, 4);
            return;
        case 2:
            sysctl_clk_set_leaf_parent(SYSCTL_CLK_TIMER_2_CLK, SYSCTL_CLK_TIMER_2_SRC);
            if (timer->freq == timer->info->minfreq)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_2_SRC, 1, 8);
            if (timer->freq == timer->info->maxfreq)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_2_SRC, 1, 1);
            if (timer->freq == 50*MHz)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_2_SRC, 1, 2);
            if (timer->freq == 25*MHz)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_2_SRC, 1, 4);
            return;
        case 3:
            sysctl_clk_set_leaf_parent(SYSCTL_CLK_TIMER_3_CLK, SYSCTL_CLK_TIMER_3_SRC);
            if (timer->freq == timer->info->minfreq)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_3_SRC, 1, 8);
            if (timer->freq == timer->info->maxfreq)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_3_SRC, 1, 1);
            if (timer->freq == 50*MHz)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_3_SRC, 1, 2);
            if (timer->freq == 25*MHz)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_3_SRC, 1, 4);
            return;
        case 4:
            sysctl_clk_set_leaf_parent(SYSCTL_CLK_TIMER_4_CLK, SYSCTL_CLK_TIMER_4_SRC);
            if (timer->freq == timer->info->minfreq)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_4_SRC, 1, 8);
            if (timer->freq == timer->info->maxfreq)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_4_SRC, 1, 1);
            if (timer->freq == 50*MHz)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_4_SRC, 1, 2);
            if (timer->freq == 25*MHz)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_4_SRC, 1, 4);
            return;
        case 5:
            sysctl_clk_set_leaf_parent(SYSCTL_CLK_TIMER_5_CLK, SYSCTL_CLK_TIMER_5_SRC);
            if (timer->freq == timer->info->minfreq)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_5_SRC, 1, 8);
            if (timer->freq == timer->info->maxfreq)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_5_SRC, 1, 1);
            if (timer->freq == 50*MHz)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_5_SRC, 1, 2);
            if (timer->freq == 25*MHz)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_5_SRC, 1, 4);
            return;
        default:
            return;
        }
    }
}

static rt_err_t kd_timer_start(rt_hwtimer_t *timer, rt_uint32_t cnt, rt_hwtimer_mode_t mode)
{
    struct kd_timer_Type *kd_timer = (struct kd_timer_Type *)timer->parent.user_data;
    uint8_t id = kd_timer->id;
    kendryte_timer_t* reg = kd_timer->base_addr;
    reg->channel[id].load_count = cnt;
    reg->channel[id].control &= ~(TIMER_CR_INTERRUPT_MASK);
    reg->channel[id].control |= (TIMER_CR_USER_MODE | TIMER_CR_ENABLE);
    return RT_EOK;
}

static void kd_timer_stop(rt_hwtimer_t *timer)
{
    struct kd_timer_Type *kd_timer = (struct kd_timer_Type *)timer->parent.user_data;
    uint8_t id = kd_timer->id;
    kendryte_timer_t* reg = kd_timer->base_addr;
    reg->channel[id].control &= ~TIMER_CR_ENABLE;
    reg->channel[id].control |= TIMER_CR_INTERRUPT_MASK;
}

static rt_uint32_t kd_timer_get(rt_hwtimer_t *timer)
{
    struct kd_timer_Type *kd_timer = (struct kd_timer_Type *)timer->parent.user_data;
    uint8_t id = kd_timer->id;
    kendryte_timer_t* reg = kd_timer->base_addr;
    return reg->channel[id].current_value;
}

static rt_err_t kd_timer_ctrl(rt_hwtimer_t *timer, rt_uint32_t cmd, void *arg)
{
    struct kd_timer_Type *kd_timer = (struct kd_timer_Type *)timer->parent.user_data;
    uint8_t id = kd_timer->id;
    timer->freq = *((rt_uint32_t*)arg);
    if (cmd == HWTIMER_CTRL_FREQ_SET)
    {
        switch(id)
        {
        case 0:
            sysctl_clk_set_leaf_parent(SYSCTL_CLK_TIMER_0_CLK, SYSCTL_CLK_TIMER_0_SRC);
            if (timer->freq == timer->info->minfreq)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_0_SRC, 1, 8);
            if (timer->freq == timer->info->maxfreq)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_0_SRC, 1, 1);
            if (timer->freq == 50*MHz)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_0_SRC, 1, 2);
            if (timer->freq == 25*MHz)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_0_SRC, 1, 4);
            break;
        case 1:
            sysctl_clk_set_leaf_parent(SYSCTL_CLK_TIMER_1_CLK, SYSCTL_CLK_TIMER_1_SRC);
            if (timer->freq == timer->info->minfreq)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_1_SRC, 1, 8);
            if (timer->freq == timer->info->maxfreq)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_1_SRC, 1, 1);
            if (timer->freq == 50*MHz)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_1_SRC, 1, 2);
            if (timer->freq == 25*MHz)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_1_SRC, 1, 4);
            break;
        case 2:
            sysctl_clk_set_leaf_parent(SYSCTL_CLK_TIMER_2_CLK, SYSCTL_CLK_TIMER_2_SRC);
            if (timer->freq == timer->info->minfreq)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_2_SRC, 1, 8);
            if (timer->freq == timer->info->maxfreq)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_2_SRC, 1, 1);
            if (timer->freq == 50*MHz)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_2_SRC, 1, 2);
            if (timer->freq == 25*MHz)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_2_SRC, 1, 4);
            break;
        case 3:
            sysctl_clk_set_leaf_parent(SYSCTL_CLK_TIMER_3_CLK, SYSCTL_CLK_TIMER_3_SRC);
            if (timer->freq == timer->info->minfreq)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_3_SRC, 1, 8);
            if (timer->freq == timer->info->maxfreq)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_3_SRC, 1, 1);
            if (timer->freq == 50*MHz)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_3_SRC, 1, 2);
            if (timer->freq == 25*MHz)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_3_SRC, 1, 4);
            break;
        case 4:
            sysctl_clk_set_leaf_parent(SYSCTL_CLK_TIMER_4_CLK, SYSCTL_CLK_TIMER_4_SRC);
            if (timer->freq == timer->info->minfreq)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_4_SRC, 1, 8);
            if (timer->freq == timer->info->maxfreq)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_4_SRC, 1, 1);
            if (timer->freq == 50*MHz)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_4_SRC, 1, 2);
            if (timer->freq == 25*MHz)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_4_SRC, 1, 4);
            break;
        case 5:
            sysctl_clk_set_leaf_parent(SYSCTL_CLK_TIMER_5_CLK, SYSCTL_CLK_TIMER_5_SRC);
            if (timer->freq == timer->info->minfreq)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_5_SRC, 1, 8);
            if (timer->freq == timer->info->maxfreq)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_5_SRC, 1, 1);
            if (timer->freq == 50*MHz)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_5_SRC, 1, 2);
            if (timer->freq == 25*MHz)
                sysctl_clk_set_leaf_div(SYSCTL_CLK_TIMER_5_SRC, 1, 4);
            break;
        default:
            break;
        }
        return RT_EOK;
    }

    return RT_EOK;
}


static const struct rt_hwtimer_info _info =
{
    100000000,            /* the maximum count frequency can be set */
    12500000,            /* the minimum count frequency can be set */
    0xFFFFFFFF,         /* the maximum counter value */
    HWTIMER_CNTMODE_DW, /* Increment or Decreasing count mode */
};

static const struct rt_hwtimer_ops _ops =
{
    .init = kd_timer_init,
    .start = kd_timer_start,
    .stop = kd_timer_stop,
    .count_get = kd_timer_get,
    .control = kd_timer_ctrl,
};


void kd_hwtimer_isr(int vector, void *param)
{
    uint32_t ret;
    rt_hwtimer_t *hwtimer = (rt_hwtimer_t *)param;
    struct kd_timer_Type *kd_timer = (struct kd_timer_Type *)hwtimer->parent.user_data;

    RT_ASSERT(kd_timer != RT_NULL);

    int id = kd_timer->id;
    kendryte_timer_t* reg = kd_timer->base_addr;

    ret = (reg->channel[id].eoi);

    rt_device_hwtimer_isr(hwtimer);
}


int rt_hw_timer_init(void)
{
    volatile void* addr =  (void *)rt_ioremap((void *)HW_TIMER_BASE_ADDR, HW_TIMER_IO_SIZE);

#ifdef RT_USING_HW_TIMER0
    kd_timer0.base_addr = addr;
    kd_timer0.id = 0;

    _timer0.info = &_info;
    _timer0.ops = &_ops;
    rt_device_hwtimer_register(&_timer0, "hwtimer0", &kd_timer0);
    rt_hw_interrupt_install(IRQN_TIMER_0_INTERRUPT, kd_hwtimer_isr, &_timer0, "hwtimer0");
    rt_hw_interrupt_umask(IRQN_TIMER_0_INTERRUPT);
#ifndef RT_FASTBOOT
    rt_kprintf("timer0 register OK\n");
#endif
#endif

#ifdef RT_USING_HW_TIMER1
    kd_timer1.base_addr = addr;
    kd_timer1.id = 1;

    _timer1.info = &_info;
    _timer1.ops = &_ops;
    rt_device_hwtimer_register(&_timer1, "hwtimer1", &kd_timer1);
    rt_hw_interrupt_install(IRQN_TIMER_1_INTERRUPT, kd_hwtimer_isr, &_timer1, "hwtimer1");
    rt_hw_interrupt_umask(IRQN_TIMER_1_INTERRUPT);
#ifndef RT_FASTBOOT
    rt_kprintf("timer1 register OK\n");
#endif
#endif

#ifdef RT_USING_HW_TIMER2
    kd_timer2.base_addr = addr;
    kd_timer2.id = 2;

    _timer2.info = &_info;
    _timer2.ops = &_ops;
    rt_device_hwtimer_register(&_timer2, "hwtimer2", &kd_timer2);
    rt_hw_interrupt_install(IRQN_TIMER_2_INTERRUPT, kd_hwtimer_isr, &_timer2, "hwtimer2");
    rt_hw_interrupt_umask(IRQN_TIMER_2_INTERRUPT);
#ifndef RT_FASTBOOT
    rt_kprintf("timer2 register OK\n");
#endif
#endif

#ifdef RT_USING_HW_TIMER3
    kd_timer3.base_addr = addr;
    kd_timer3.id = 3;

    _timer3.info = &_info;
    _timer3.ops = &_ops;
    rt_device_hwtimer_register(&_timer3, "hwtimer3", &kd_timer3);
    rt_hw_interrupt_install(IRQN_TIMER_3_INTERRUPT, kd_hwtimer_isr, &_timer3, "hwtimer3");
    rt_hw_interrupt_umask(IRQN_TIMER_3_INTERRUPT);
#ifndef RT_FASTBOOT
    rt_kprintf("timer3 register OK\n");
#endif
#endif

#ifdef RT_USING_HW_TIMER4
    kd_timer4.base_addr = addr;
    kd_timer4.id = 4;

    _timer4.info = &_info;
    _timer4.ops = &_ops;
    rt_device_hwtimer_register(&_timer4, "hwtimer4", &kd_timer4);
    rt_hw_interrupt_install(IRQN_TIMER_4_INTERRUPT, kd_hwtimer_isr, &_timer4, "hwtimer4");
    rt_hw_interrupt_umask(IRQN_TIMER_4_INTERRUPT);
#ifndef RT_FASTBOOT
    rt_kprintf("timer4 register OK\n");
#endif
#endif

#ifdef RT_USING_HW_TIMER5
    kd_timer5.base_addr = addr;
    kd_timer5.id = 5;

    _timer5.info = &_info;
    _timer5.ops = &_ops;
    rt_device_hwtimer_register(&_timer5, "hwtimer5", &kd_timer5);
    rt_hw_interrupt_install(IRQN_TIMER_5_INTERRUPT, kd_hwtimer_isr, &_timer5, "hwtimer5");
    rt_hw_interrupt_umask(IRQN_TIMER_5_INTERRUPT);
#ifndef RT_FASTBOOT
    rt_kprintf("timer5 register OK\n");
#endif
#endif
}
INIT_DEVICE_EXPORT(rt_hw_timer_init);
