LIBRARY IEEE;
USE ieee.std_logic_1164.all;

-------------------------------------------------------------------------------------------------------------------

ENTITY priority_encoder IS

	PORT(	x			: 	IN 	STD_LOGIC_VECTOR(7 DOWNTO 0);
			y			: 	OUT 	STD_LOGIC_VECTOR(3 DOWNTO 0)
			);

END ENTITY;
--------------------------------------------------------------------------------------------------------------------
ARCHITECTURE functional OF priority_encoder IS
	SIGNAL lt10	:	STD_LOGIC;
--------------------------------------------------------------------------------------------------------------------
BEGIN


   lt10 <= '1' WHEN x<"00001010" else
			'0';

	y	<=	"1000" WHEN x(0)='1' ELSE
			"0111" WHEN x(1)='1' ELSE
			"0110" WHEN x(2)='1' ELSE
			"0101" WHEN x(3)='1' ELSE
			"0100" WHEN x(4)='1' ELSE
			"0011" WHEN x(5)='1' ELSE
			"0010" WHEN x(6)='1' ELSE
			"0001" WHEN x(7)='1' AND lt10='0' ELSE
			"0000";
			
		
			
			
			

END ARCHITECTURE;
