--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml LED_1hertz.twx LED_1hertz.ncd -o LED_1hertz.twr
LED_1hertz.pcf -ucf LED_1hertz.ucf

Design file:              LED_1hertz.ncd
Physical constraint file: LED_1hertz.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1054 paths analyzed, 54 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.501ns.
--------------------------------------------------------------------------------

Paths for end point counter_23 (SLICE_X18Y19.C4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          counter_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.444ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.331 - 0.353)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1 to counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y15.CQ      Tcko                  0.391   counter<2>
                                                       counter_1
    SLICE_X21Y15.D3      net (fanout=2)        0.755   counter<1>
    SLICE_X21Y15.D       Tilo                  0.259   led_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<26>3
    SLICE_X21Y17.A1      net (fanout=3)        0.803   GND_1_o_GND_1_o_equal_3_o<26>2
    SLICE_X21Y17.A       Tilo                  0.259   counter<16>
                                                       Mcount_counter_val271_1
    SLICE_X18Y19.C4      net (fanout=12)       0.688   Mcount_counter_val271
    SLICE_X18Y19.CLK     Tas                   0.289   counter<24>
                                                       counter_23_rstpot
                                                       counter_23
    -------------------------------------------------  ---------------------------
    Total                                      3.444ns (1.198ns logic, 2.246ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_4 (FF)
  Destination:          counter_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.343ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.331 - 0.363)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_4 to counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y15.BQ      Tcko                  0.391   counter<6>
                                                       counter_4
    SLICE_X21Y15.D1      net (fanout=2)        0.654   counter<4>
    SLICE_X21Y15.D       Tilo                  0.259   led_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<26>3
    SLICE_X21Y17.A1      net (fanout=3)        0.803   GND_1_o_GND_1_o_equal_3_o<26>2
    SLICE_X21Y17.A       Tilo                  0.259   counter<16>
                                                       Mcount_counter_val271_1
    SLICE_X18Y19.C4      net (fanout=12)       0.688   Mcount_counter_val271
    SLICE_X18Y19.CLK     Tas                   0.289   counter<24>
                                                       counter_23_rstpot
                                                       counter_23
    -------------------------------------------------  ---------------------------
    Total                                      3.343ns (1.198ns logic, 2.145ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_3 (FF)
  Destination:          counter_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.310ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.331 - 0.363)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_3 to counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y15.AQ      Tcko                  0.391   counter<6>
                                                       counter_3
    SLICE_X21Y15.D2      net (fanout=2)        0.621   counter<3>
    SLICE_X21Y15.D       Tilo                  0.259   led_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<26>3
    SLICE_X21Y17.A1      net (fanout=3)        0.803   GND_1_o_GND_1_o_equal_3_o<26>2
    SLICE_X21Y17.A       Tilo                  0.259   counter<16>
                                                       Mcount_counter_val271_1
    SLICE_X18Y19.C4      net (fanout=12)       0.688   Mcount_counter_val271
    SLICE_X18Y19.CLK     Tas                   0.289   counter<24>
                                                       counter_23_rstpot
                                                       counter_23
    -------------------------------------------------  ---------------------------
    Total                                      3.310ns (1.198ns logic, 2.112ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point counter_24 (SLICE_X18Y19.D4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          counter_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.444ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.331 - 0.353)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1 to counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y15.CQ      Tcko                  0.391   counter<2>
                                                       counter_1
    SLICE_X21Y15.D3      net (fanout=2)        0.755   counter<1>
    SLICE_X21Y15.D       Tilo                  0.259   led_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<26>3
    SLICE_X21Y17.A1      net (fanout=3)        0.803   GND_1_o_GND_1_o_equal_3_o<26>2
    SLICE_X21Y17.A       Tilo                  0.259   counter<16>
                                                       Mcount_counter_val271_1
    SLICE_X18Y19.D4      net (fanout=12)       0.688   Mcount_counter_val271
    SLICE_X18Y19.CLK     Tas                   0.289   counter<24>
                                                       counter_24_rstpot
                                                       counter_24
    -------------------------------------------------  ---------------------------
    Total                                      3.444ns (1.198ns logic, 2.246ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_4 (FF)
  Destination:          counter_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.343ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.331 - 0.363)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_4 to counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y15.BQ      Tcko                  0.391   counter<6>
                                                       counter_4
    SLICE_X21Y15.D1      net (fanout=2)        0.654   counter<4>
    SLICE_X21Y15.D       Tilo                  0.259   led_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<26>3
    SLICE_X21Y17.A1      net (fanout=3)        0.803   GND_1_o_GND_1_o_equal_3_o<26>2
    SLICE_X21Y17.A       Tilo                  0.259   counter<16>
                                                       Mcount_counter_val271_1
    SLICE_X18Y19.D4      net (fanout=12)       0.688   Mcount_counter_val271
    SLICE_X18Y19.CLK     Tas                   0.289   counter<24>
                                                       counter_24_rstpot
                                                       counter_24
    -------------------------------------------------  ---------------------------
    Total                                      3.343ns (1.198ns logic, 2.145ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_3 (FF)
  Destination:          counter_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.310ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.331 - 0.363)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_3 to counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y15.AQ      Tcko                  0.391   counter<6>
                                                       counter_3
    SLICE_X21Y15.D2      net (fanout=2)        0.621   counter<3>
    SLICE_X21Y15.D       Tilo                  0.259   led_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<26>3
    SLICE_X21Y17.A1      net (fanout=3)        0.803   GND_1_o_GND_1_o_equal_3_o<26>2
    SLICE_X21Y17.A       Tilo                  0.259   counter<16>
                                                       Mcount_counter_val271_1
    SLICE_X18Y19.D4      net (fanout=12)       0.688   Mcount_counter_val271
    SLICE_X18Y19.CLK     Tas                   0.289   counter<24>
                                                       counter_24_rstpot
                                                       counter_24
    -------------------------------------------------  ---------------------------
    Total                                      3.310ns (1.198ns logic, 2.112ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point counter_9 (SLICE_X22Y16.C4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_15 (FF)
  Destination:          counter_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.390ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.254 - 0.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_15 to counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y17.CQ      Tcko                  0.391   counter<16>
                                                       counter_15
    SLICE_X21Y15.C2      net (fanout=2)        0.790   counter<15>
    SLICE_X21Y15.C       Tilo                  0.259   led_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<26>2
    SLICE_X19Y15.B2      net (fanout=3)        0.638   GND_1_o_GND_1_o_equal_3_o<26>1
    SLICE_X19Y15.B       Tilo                  0.259   counter<2>
                                                       Mcount_counter_val271
    SLICE_X22Y16.C4      net (fanout=14)       0.764   Mcount_counter_val
    SLICE_X22Y16.CLK     Tas                   0.289   counter<10>
                                                       counter_9_rstpot
                                                       counter_9
    -------------------------------------------------  ---------------------------
    Total                                      3.390ns (1.198ns logic, 2.192ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_22 (FF)
  Destination:          counter_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.343ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.254 - 0.255)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_22 to counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.BQ      Tcko                  0.447   counter<24>
                                                       counter_22
    SLICE_X21Y19.B2      net (fanout=2)        0.630   counter<22>
    SLICE_X21Y19.B       Tilo                  0.259   counter<25>
                                                       GND_1_o_GND_1_o_equal_3_o<26>1
    SLICE_X19Y15.B6      net (fanout=3)        0.695   GND_1_o_GND_1_o_equal_3_o<26>
    SLICE_X19Y15.B       Tilo                  0.259   counter<2>
                                                       Mcount_counter_val271
    SLICE_X22Y16.C4      net (fanout=14)       0.764   Mcount_counter_val
    SLICE_X22Y16.CLK     Tas                   0.289   counter<10>
                                                       counter_9_rstpot
                                                       counter_9
    -------------------------------------------------  ---------------------------
    Total                                      3.343ns (1.254ns logic, 2.089ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_17 (FF)
  Destination:          counter_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.247ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.254 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_17 to counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y18.AQ      Tcko                  0.391   counter<20>
                                                       counter_17
    SLICE_X21Y15.C3      net (fanout=2)        0.647   counter<17>
    SLICE_X21Y15.C       Tilo                  0.259   led_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<26>2
    SLICE_X19Y15.B2      net (fanout=3)        0.638   GND_1_o_GND_1_o_equal_3_o<26>1
    SLICE_X19Y15.B       Tilo                  0.259   counter<2>
                                                       Mcount_counter_val271
    SLICE_X22Y16.C4      net (fanout=14)       0.764   Mcount_counter_val
    SLICE_X22Y16.CLK     Tas                   0.289   counter<10>
                                                       counter_9_rstpot
                                                       counter_9
    -------------------------------------------------  ---------------------------
    Total                                      3.247ns (1.198ns logic, 2.049ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point led (SLICE_X21Y15.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led (FF)
  Destination:          led (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led to led
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y15.AQ      Tcko                  0.198   led_OBUF
                                                       led
    SLICE_X21Y15.A6      net (fanout=2)        0.025   led_OBUF
    SLICE_X21Y15.CLK     Tah         (-Th)    -0.215   led_OBUF
                                                       led_rstpot1
                                                       led
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point counter_20 (SLICE_X21Y18.D6), 21 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.906ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_19 (FF)
  Destination:          counter_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.906ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_19 to counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y18.CQ      Tcko                  0.198   counter<20>
                                                       counter_19
    SLICE_X20Y18.D5      net (fanout=2)        0.067   counter<19>
    SLICE_X20Y18.COUT    Topcyd                0.181   Mcount_counter_cy<19>
                                                       counter<19>_rt
                                                       Mcount_counter_cy<19>
    SLICE_X20Y19.CIN     net (fanout=1)        0.001   Mcount_counter_cy<19>
    SLICE_X20Y19.AMUX    Tcina                 0.127   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X21Y18.D6      net (fanout=1)        0.117   Result<20>
    SLICE_X21Y18.CLK     Tah         (-Th)    -0.215   counter<20>
                                                       counter_20_rstpot
                                                       counter_20
    -------------------------------------------------  ---------------------------
    Total                                      0.906ns (0.721ns logic, 0.185ns route)
                                                       (79.6% logic, 20.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.942ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_15 (FF)
  Destination:          counter_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.943ns (Levels of Logic = 4)
  Clock Path Skew:      0.001ns (0.042 - 0.041)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_15 to counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y17.CQ      Tcko                  0.198   counter<16>
                                                       counter_15
    SLICE_X20Y17.D5      net (fanout=2)        0.071   counter<15>
    SLICE_X20Y17.COUT    Topcyd                0.181   Mcount_counter_cy<15>
                                                       counter<15>_rt
                                                       Mcount_counter_cy<15>
    SLICE_X20Y18.CIN     net (fanout=1)        0.001   Mcount_counter_cy<15>
    SLICE_X20Y18.COUT    Tbyp                  0.032   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X20Y19.CIN     net (fanout=1)        0.001   Mcount_counter_cy<19>
    SLICE_X20Y19.AMUX    Tcina                 0.127   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X21Y18.D6      net (fanout=1)        0.117   Result<20>
    SLICE_X21Y18.CLK     Tah         (-Th)    -0.215   counter<20>
                                                       counter_20_rstpot
                                                       counter_20
    -------------------------------------------------  ---------------------------
    Total                                      0.943ns (0.753ns logic, 0.190ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.974ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_18 (FF)
  Destination:          counter_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.974ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_18 to counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y18.BQ      Tcko                  0.198   counter<20>
                                                       counter_18
    SLICE_X20Y18.C4      net (fanout=3)        0.121   counter<18>
    SLICE_X20Y18.COUT    Topcyc                0.195   Mcount_counter_cy<19>
                                                       counter<18>_rt
                                                       Mcount_counter_cy<19>
    SLICE_X20Y19.CIN     net (fanout=1)        0.001   Mcount_counter_cy<19>
    SLICE_X20Y19.AMUX    Tcina                 0.127   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X21Y18.D6      net (fanout=1)        0.117   Result<20>
    SLICE_X21Y18.CLK     Tah         (-Th)    -0.215   counter<20>
                                                       counter_20_rstpot
                                                       counter_20
    -------------------------------------------------  ---------------------------
    Total                                      0.974ns (0.735ns logic, 0.239ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point counter_16 (SLICE_X21Y17.D6), 17 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.910ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_15 (FF)
  Destination:          counter_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.910ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_15 to counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y17.CQ      Tcko                  0.198   counter<16>
                                                       counter_15
    SLICE_X20Y17.D5      net (fanout=2)        0.071   counter<15>
    SLICE_X20Y17.COUT    Topcyd                0.181   Mcount_counter_cy<15>
                                                       counter<15>_rt
                                                       Mcount_counter_cy<15>
    SLICE_X20Y18.CIN     net (fanout=1)        0.001   Mcount_counter_cy<15>
    SLICE_X20Y18.AMUX    Tcina                 0.127   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X21Y17.D6      net (fanout=1)        0.117   Result<16>
    SLICE_X21Y17.CLK     Tah         (-Th)    -0.215   counter<16>
                                                       counter_16_rstpot
                                                       counter_16
    -------------------------------------------------  ---------------------------
    Total                                      0.910ns (0.721ns logic, 0.189ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.970ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_14 (FF)
  Destination:          counter_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.970ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_14 to counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y17.BQ      Tcko                  0.198   counter<16>
                                                       counter_14
    SLICE_X20Y17.C4      net (fanout=2)        0.117   counter<14>
    SLICE_X20Y17.COUT    Topcyc                0.195   Mcount_counter_cy<15>
                                                       counter<14>_rt
                                                       Mcount_counter_cy<15>
    SLICE_X20Y18.CIN     net (fanout=1)        0.001   Mcount_counter_cy<15>
    SLICE_X20Y18.AMUX    Tcina                 0.127   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X21Y17.D6      net (fanout=1)        0.117   Result<16>
    SLICE_X21Y17.CLK     Tah         (-Th)    -0.215   counter<16>
                                                       counter_16_rstpot
                                                       counter_16
    -------------------------------------------------  ---------------------------
    Total                                      0.970ns (0.735ns logic, 0.235ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_11 (FF)
  Destination:          counter_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.016ns (Levels of Logic = 4)
  Clock Path Skew:      0.001ns (0.043 - 0.042)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_11 to counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y16.AQ      Tcko                  0.198   counter<13>
                                                       counter_11
    SLICE_X20Y16.D3      net (fanout=2)        0.144   counter<11>
    SLICE_X20Y16.COUT    Topcyd                0.181   Mcount_counter_cy<11>
                                                       counter<11>_rt
                                                       Mcount_counter_cy<11>
    SLICE_X20Y17.CIN     net (fanout=1)        0.001   Mcount_counter_cy<11>
    SLICE_X20Y17.COUT    Tbyp                  0.032   Mcount_counter_cy<15>
                                                       Mcount_counter_cy<15>
    SLICE_X20Y18.CIN     net (fanout=1)        0.001   Mcount_counter_cy<15>
    SLICE_X20Y18.AMUX    Tcina                 0.127   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X21Y17.D6      net (fanout=1)        0.117   Result<16>
    SLICE_X21Y17.CLK     Tah         (-Th)    -0.215   counter<16>
                                                       counter_16_rstpot
                                                       counter_16
    -------------------------------------------------  ---------------------------
    Total                                      1.016ns (0.753ns logic, 0.263ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: counter<24>/CLK
  Logical resource: counter_21/CK
  Location pin: SLICE_X18Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: counter<24>/CLK
  Logical resource: counter_22/CK
  Location pin: SLICE_X18Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.501|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1054 paths, 0 nets, and 138 connections

Design statistics:
   Minimum period:   3.501ns{1}   (Maximum frequency: 285.633MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan 09 12:26:34 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



