[2025-09-17 23:36:58] START suite=cs trace=classification_phase4_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase4_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2361859 heartbeat IPC: 4.234 cumulative IPC: 4.234 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4956587 cumulative IPC: 4.035 (Simulation time: 00 hr 00 min 59 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4956587 cumulative IPC: 4.035 (Simulation time: 00 hr 00 min 59 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 4956588 heartbeat IPC: 3.854 cumulative IPC: 5 (Simulation time: 00 hr 00 min 59 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 17287749 heartbeat IPC: 0.811 cumulative IPC: 0.811 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 29459418 heartbeat IPC: 0.8216 cumulative IPC: 0.8162 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 42021831 heartbeat IPC: 0.796 cumulative IPC: 0.8094 (Simulation time: 00 hr 04 min 52 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 55388814 heartbeat IPC: 0.7481 cumulative IPC: 0.7931 (Simulation time: 00 hr 06 min 11 sec)
Heartbeat CPU 0 instructions: 70000018 cycles: 69138322 heartbeat IPC: 0.7273 cumulative IPC: 0.779 (Simulation time: 00 hr 07 min 35 sec)
Heartbeat CPU 0 instructions: 80000022 cycles: 83576124 heartbeat IPC: 0.6926 cumulative IPC: 0.7632 (Simulation time: 00 hr 08 min 59 sec)
Heartbeat CPU 0 instructions: 90000023 cycles: 98458958 heartbeat IPC: 0.6719 cumulative IPC: 0.7486 (Simulation time: 00 hr 10 min 19 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase4_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000024 cycles: 113552493 heartbeat IPC: 0.6625 cumulative IPC: 0.7367 (Simulation time: 00 hr 11 min 37 sec)
Heartbeat CPU 0 instructions: 110000026 cycles: 123928428 heartbeat IPC: 0.9638 cumulative IPC: 0.7565 (Simulation time: 00 hr 12 min 40 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 128063501 cumulative IPC: 0.7809 (Simulation time: 00 hr 13 min 40 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 128063501 cumulative IPC: 0.7809 (Simulation time: 00 hr 13 min 40 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase4_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7809 instructions: 100000003 cycles: 128063501
CPU 0 Branch Prediction Accuracy: 99.95% MPKI: 0.00189 Average ROB Occupancy at Mispredict: 1.115e+06
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00084
BRANCH_INDIRECT: 0.0003
BRANCH_CONDITIONAL: 0.00075
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1955892
LQ_STALL: 4874
SQ_STALL: 186534


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 181.24983
REPLAY_LOAD: 77.83793
NON_REPLAY_LOAD: 17.070848

== Total ==
ADDR_TRANS: 817618
REPLAY_LOAD: 702643
NON_REPLAY_LOAD: 435631

== Counts ==
ADDR_TRANS: 4511
REPLAY_LOAD: 9027
NON_REPLAY_LOAD: 25519

cpu0->cpu0_STLB TOTAL        ACCESS:     566908 HIT:     414559 MISS:     152349 MSHR_MERGE:          1
cpu0->cpu0_STLB LOAD         ACCESS:     566908 HIT:     414559 MISS:     152349 MSHR_MERGE:          1
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 210.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1320481 HIT:     550822 MISS:     769659 MSHR_MERGE:      19689
cpu0->cpu0_L2C LOAD         ACCESS:     640792 HIT:     240360 MISS:     400432 MSHR_MERGE:       1076
cpu0->cpu0_L2C RFO          ACCESS:      67631 HIT:      44774 MISS:      22857 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     186589 HIT:      95538 MISS:      91051 MSHR_MERGE:      18613
cpu0->cpu0_L2C WRITE        ACCESS:      88573 HIT:      88313 MISS:        260 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     336896 HIT:      81837 MISS:     255059 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     138794 ISSUED:     138794 USEFUL:      34760 USELESS:      14707
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 90.82 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5711089 HIT:    5702787 MISS:       8302 MSHR_MERGE:       2988
cpu0->cpu0_L1I LOAD         ACCESS:    5711089 HIT:    5702787 MISS:       8302 MSHR_MERGE:       2988
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 76.78 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11291014 HIT:    9833174 MISS:    1457840 MSHR_MERGE:     370030
cpu0->cpu0_L1D LOAD         ACCESS:    9053972 HIT:    8224403 MISS:     829569 MSHR_MERGE:     194090
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     210008 HIT:     140777 MISS:      69231 MSHR_MERGE:      21428
cpu0->cpu0_L1D WRITE        ACCESS:    1670542 HIT:    1448748 MISS:     221794 MSHR_MERGE:     154162
cpu0->cpu0_L1D TRANSLATION  ACCESS:     356492 HIT:      19246 MISS:     337246 MSHR_MERGE:        350
cpu0->cpu0_L1D PREFETCH REQUESTED:     227558 ISSUED:     210008 USEFUL:      28752 USELESS:      17971
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 69.58 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4761428 HIT:    4759681 MISS:       1747 MSHR_MERGE:       1061
cpu0->cpu0_ITLB LOAD         ACCESS:    4761428 HIT:    4759681 MISS:       1747 MSHR_MERGE:       1061
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 132.8 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10664432 HIT:    9983755 MISS:     680677 MSHR_MERGE:     114455
cpu0->cpu0_DTLB LOAD         ACCESS:   10664432 HIT:    9983755 MISS:     680677 MSHR_MERGE:     114455
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 60.74 cycles
cpu0->LLC TOTAL        ACCESS:     785304 HIT:     240249 MISS:     545055 MSHR_MERGE:        576
cpu0->LLC LOAD         ACCESS:     399356 HIT:     100341 MISS:     299015 MSHR_MERGE:        247
cpu0->LLC RFO          ACCESS:      22857 HIT:        256 MISS:      22601 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      72438 HIT:      23402 MISS:      49036 MSHR_MERGE:        329
cpu0->LLC WRITE        ACCESS:      35594 HIT:      35460 MISS:        134 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     255059 HIT:      80790 MISS:     174269 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91.89 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      19393
  ROW_BUFFER_MISS:     524951
  AVG DBUS CONGESTED CYCLE: 6.74
Channel 0 WQ ROW_BUFFER_HIT:       7698
  ROW_BUFFER_MISS:      25775
  FULL:          0
Channel 0 REFRESHES ISSUED:      10672

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       292706        77920        36156        52826
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          915         6468         7768        26824
  STLB miss resolved @ L2C                0         2552        32875        18305        73294
  STLB miss resolved @ LLC                0         1914        15871        19972        74699
  STLB miss resolved @ MEM                0         1156        11338        50485       158245

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                408           31          381           12          254
---------------------------------------------------------------
  STLB miss resolved @ L1D                6            0            2            1           73
  STLB miss resolved @ L2C                3            2            2            0           22
  STLB miss resolved @ LLC                6            1            3            6           20
  STLB miss resolved @ MEM               33            3           12           20          486
[2025-09-17 23:50:38] END   suite=cs trace=classification_phase4_core0 (rc=0)
