{
  "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\fifo.v": {
    "modules": [],
    "ports": [],
    "signals": [],
    "registers": [],
    "wires": [],
    "parameters": [],
    "instances": [],
    "assigns": [],
    "always_blocks": [
      {
        "lineno": 20,
        "senlist": [
          {
            "edge": "posedge",
            "sig": "clock"
          }
        ],
        "ast": "Always",
        "startline": 20,
        "endline": 29,
        "logic_type": "sequential",
        "cfg_data": {
          "wr_ptr": [
            {
              "condition": "reset",
              "line": 24,
              "logic_type": "sequential",
              "assignment_type": "non-blocking",
              "right_expr": "{AWIDTH{{1'b0}}}"
            },
            {
              "condition": "!(reset) && (wr_en && !f_full)",
              "line": 29,
              "logic_type": "sequential",
              "assignment_type": "non-blocking",
              "right_expr": "wr"
            }
          ],
          "mem[wr_ptr]": [
            {
              "condition": "!(reset) && (wr_en && !f_full)",
              "line": 28,
              "logic_type": "sequential",
              "assignment_type": "non-blocking",
              "right_expr": "data_in"
            }
          ]
        },
        "parent_module": "fifo"
      },
      {
        "lineno": 32,
        "senlist": [
          {
            "edge": "posedge",
            "sig": "clock"
          }
        ],
        "ast": "Always",
        "startline": 32,
        "endline": 40,
        "logic_type": "sequential",
        "cfg_data": {
          "rd_ptr": [
            {
              "condition": "reset",
              "line": 36,
              "logic_type": "sequential",
              "assignment_type": "non-blocking",
              "right_expr": "{AWIDTH{{1'b0}}}"
            },
            {
              "condition": "!(reset) && (rd_en && !f_empty)",
              "line": 40,
              "logic_type": "sequential",
              "assignment_type": "non-blocking",
              "right_expr": "rd"
            }
          ]
        },
        "parent_module": "fifo"
      },
      {
        "lineno": 43,
        "senlist": [
          {
            "edge": "posedge",
            "sig": "clock"
          }
        ],
        "ast": "Always",
        "startline": 43,
        "endline": 57,
        "logic_type": "sequential",
        "cfg_data": {
          "counter": [
            {
              "condition": "reset",
              "line": 47,
              "logic_type": "sequential",
              "assignment_type": "non-blocking",
              "right_expr": "{AWIDTH{{1'b0}}}"
            },
            {
              "condition": "!(reset) && ((rd_en && !f_empty) && !wr_en)",
              "line": 53,
              "logic_type": "sequential",
              "assignment_type": "non-blocking",
              "right_expr": "w_counter"
            },
            {
              "condition": "!(reset) && !(((rd_en && !f_empty) && !wr_en)) && ((wr_en && !f_full) && !rd_en)",
              "line": 57,
              "logic_type": "sequential",
              "assignment_type": "non-blocking",
              "right_expr": "w_counter"
            }
          ]
        },
        "parent_module": "fifo"
      }
    ],
    "initial_blocks": [],
    "dataflow": []
  }
}