// Seed: 328886444
module module_0 (
    input tri id_0,
    input tri id_1,
    input supply0 id_2,
    input wor id_3,
    input uwire id_4,
    input uwire id_5,
    output tri id_6,
    input supply1 id_7,
    input uwire id_8,
    input uwire id_9,
    input wand id_10,
    output supply0 id_11,
    input supply0 id_12,
    input supply1 id_13,
    output supply0 id_14,
    output tri0 id_15,
    output tri id_16,
    input supply0 id_17,
    output wor id_18,
    input tri id_19,
    output tri1 id_20,
    input tri id_21,
    output wire id_22,
    output tri1 id_23,
    output uwire id_24,
    output tri0 id_25,
    input tri1 id_26,
    input tri0 void id_27,
    input tri0 id_28
);
  wire id_30, id_31;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output tri1 id_2,
    inout wor id_3,
    input supply1 id_4,
    output wire id_5,
    input uwire id_6,
    input supply0 id_7,
    input supply0 id_8,
    output tri1 id_9,
    input wor id_10,
    input supply0 id_11,
    input tri0 id_12,
    input supply0 id_13,
    input wor id_14,
    output uwire id_15,
    output wor id_16,
    output uwire id_17,
    input tri0 id_18,
    output tri0 id_19,
    input wire id_20
    , id_24,
    input wand id_21,
    input wire id_22
);
  assign id_9 = 1;
  module_0(
      id_7,
      id_18,
      id_13,
      id_13,
      id_12,
      id_8,
      id_2,
      id_20,
      id_22,
      id_20,
      id_22,
      id_9,
      id_22,
      id_8,
      id_9,
      id_9,
      id_17,
      id_4,
      id_5,
      id_4,
      id_19,
      id_18,
      id_15,
      id_2,
      id_16,
      id_2,
      id_10,
      id_20,
      id_3
  );
endmodule
