[{"name":"陳雲潮","email":"mikechen@ieee.org","latestUpdate":"2017-02-16 16:05:55","objective":"1. Concurrent Code \n2. Sequential Code\n3. Signal and Variable\n4. Package and Component\n5. Simulation with Testbench\n6. Design of State Machines\n7. Intel/Terasic DE2-115 and DE0-NANO-SOC Boards \n8. Design and Synthesis with FPGA Boards\n9. System on a Chip with ARM Embedded System\n10. Hardware test with Logic Pattern Generator and Logic Analyzer","schedule":"Week- 1  Introduction to Digital System Design (2/22)\nWeek- 2  Concurrent Code and Devices Design (3/1)\nWeek- 3  Simulation with VHDL Testbench (3/8)  \nWeek- 4  Testing with Pattern Generator and Digital Analyzer (3/15)\nWeek- 5  Sequential Code and Devices Design (3/22) \nWeek- 6  Signal and Variables (3/29 )\nWeek- 7  Package and Component for System design (4/5)   \nWeek- 8  Function and Procedure in System Design (4/12)\nWeek- 9  Midterm test (4/19)\nWeek- 10  Design with State Machines (4/26)\nWeek- 11  Introduction to DE2-115 (5/3)\nWeek- 12  Memoy and NIOS soft CPU and FPGA (5/10) \nWeek- 13  Synthesis with Quartus II (5/17)  \nWeek- 14  Qsys and NIOS-SOC (5/24)   \nWeek- 15  Monitor Program and ASM and C Program  (5/31) \nWeek- 16  Introduction to DE0-NANO-SOC and ARM System  (6/7)\nWeek- 17  Windows to Linux Cross Compiler for ARM System (6/14)\nWeek- 18  Final Test (6/21)","scorePolicy":"1. Two Quizes　　        20%\n2. Mid term test　　20%\n3. Final test　　        20%\n4. Home works　　40%","materials":"1. Text Book: Circuit Design and Simulation with VHDL 2nd Edition\n       Volnei A.pedroni / The MIT Press 　　2010 \n2. Reference Book: Finite State Machine in Hardware\n       Volnei A.pedroni / The MIT Press 　　2013　　　　\n3. Reference Book: Digital System Design with VHDL 2nd Edition\n       Mark Zwolinski / Pearson　　　　2004\n4. Lab Book: iLAB-FPGA 數位系統設計摸擬測試與硬體除錯\n       陳雲潮 / 東華書局　　　　　　　　2016","foreignLanguageTextbooks":true}]
