

================================================================
== Synthesis Summary Report of 'top'
================================================================
+ General Information: 
    * Date:           Wed Apr 16 09:19:49 2025
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        convtranspose.prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------------------------+--------+-------+------------+-----------+----------+------------+------+----------+----------+---------+------------+------------+---------+
    |                                 Modules                                |  Issue |       |  Latency   |  Latency  | Iteration|            | Trip |          |          |         |            |            |         |
    |                                 & Loops                                |  Type  | Slack |  (cycles)  |    (ns)   |  Latency |  Interval  | Count| Pipelined|   BRAM   |   DSP   |     FF     |     LUT    |   URAM  |
    +------------------------------------------------------------------------+--------+-------+------------+-----------+----------+------------+------+----------+----------+---------+------------+------------+---------+
    |+ top                                                                   |  Timing|  -0.00|  3676479525|  1.224e+10|         -|  3676479526|     -|        no|  24 (~0%)|  5 (~0%)|  6020 (~0%)|  6420 (~0%)|  1 (~0%)|
    | + load_bias_tile_1                                                     |  Timing|  -0.00|          26|     86.580|         -|          16|     -|    rewind|         -|        -|   438 (~0%)|   228 (~0%)|        -|
    |  o VITIS_LOOP_128_1                                                    |       -|   2.43|          25|     83.250|        11|           1|    16|       yes|         -|        -|           -|           -|        -|
    | o VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3_VITIS_LOOP_109_4  |       -|   2.43|        8192|  2.728e+04|         2|           1|  8192|       yes|         -|        -|           -|           -|        -|
    | o VITIS_LOOP_182_1_VITIS_LOOP_183_2                                    |       -|   2.43|  3676471295|  1.224e+10|    897576|           -|  4096|        no|         -|        -|           -|           -|        -|
    |  o VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3_VITIS_LOOP_71_4     |       -|   2.43|        4108|  1.368e+04|        14|           1|  4096|       yes|         -|        -|           -|           -|        -|
    |  o VITIS_LOOP_37_1                                                     |       -|   2.43|      893328|  2.975e+06|    111666|           -|     8|        no|         -|        -|           -|           -|        -|
    |   o VITIS_LOOP_38_2                                                    |       -|   2.43|      111664|  3.718e+05|      6979|           -|    16|        no|         -|        -|           -|           -|        -|
    |    o VITIS_LOOP_41_3                                                   |       -|   2.43|        6976|  2.323e+04|       218|           -|    32|        no|         -|        -|           -|           -|        -|
    |     o VITIS_LOOP_43_4                                                  |       -|   2.43|         216|    719.280|        54|           -|     4|        no|         -|        -|           -|           -|        -|
    |      o VITIS_LOOP_45_5                                                 |       -|   2.43|          52|    173.160|        13|           -|     4|        no|         -|        -|           -|           -|        -|
    |  o VITIS_LOOP_146_1_VITIS_LOOP_147_2                                   |       -|   2.43|         134|    446.220|         8|           1|   128|       yes|         -|        -|           -|           -|        -|
    +------------------------------------------------------------------------+--------+-------+------------+-----------+----------+------------+------+----------+----------+---------+------------+------------+---------+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem0 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem1 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem2 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem3 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+---------------+--------+-------+--------+----------------------------+
| Interface     | Register      | Offset | Width | Access | Description                |
+---------------+---------------+--------+-------+--------+----------------------------+
| s_axi_control | input_data_1  | 0x10   | 32    | W      | Data signal of input_data  |
| s_axi_control | input_data_2  | 0x14   | 32    | W      | Data signal of input_data  |
| s_axi_control | weight_data_1 | 0x1c   | 32    | W      | Data signal of weight_data |
| s_axi_control | weight_data_2 | 0x20   | 32    | W      | Data signal of weight_data |
| s_axi_control | bias_data_1   | 0x28   | 32    | W      | Data signal of bias_data   |
| s_axi_control | bias_data_2   | 0x2c   | 32    | W      | Data signal of bias_data   |
| s_axi_control | output_data_1 | 0x34   | 32    | W      | Data signal of output_data |
| s_axi_control | output_data_2 | 0x38   | 32    | W      | Data signal of output_data |
+---------------+---------------+--------+-------+--------+----------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------+
| Argument    | Direction | Datatype |
+-------------+-----------+----------+
| input_data  | in        | float*   |
| weight_data | in        | float*   |
| bias_data   | in        | float*   |
| output_data | out       | float*   |
+-------------+-----------+----------+

* SW-to-HW Mapping
+-------------+---------------+-----------+----------+-----------------------------------------+
| Argument    | HW Interface  | HW Type   | HW Usage | HW Info                                 |
+-------------+---------------+-----------+----------+-----------------------------------------+
| input_data  | m_axi_gmem0   | interface |          |                                         |
| input_data  | s_axi_control | register  | offset   | name=input_data_1 offset=0x10 range=32  |
| input_data  | s_axi_control | register  | offset   | name=input_data_2 offset=0x14 range=32  |
| weight_data | m_axi_gmem1   | interface |          |                                         |
| weight_data | s_axi_control | register  | offset   | name=weight_data_1 offset=0x1c range=32 |
| weight_data | s_axi_control | register  | offset   | name=weight_data_2 offset=0x20 range=32 |
| bias_data   | m_axi_gmem2   | interface |          |                                         |
| bias_data   | s_axi_control | register  | offset   | name=bias_data_1 offset=0x28 range=32   |
| bias_data   | s_axi_control | register  | offset   | name=bias_data_2 offset=0x2c range=32   |
| output_data | m_axi_gmem3   | interface |          |                                         |
| output_data | s_axi_control | register  | offset   | name=output_data_1 offset=0x34 range=32 |
| output_data | s_axi_control | register  | offset   | name=output_data_2 offset=0x38 range=32 |
+-------------+---------------+-----------+----------+-----------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+------------------+----------------------------------+
| HW Interface | Direction | Length | Width | Loop             | Loop Location                    |
+--------------+-----------+--------+-------+------------------+----------------------------------+
| m_axi_gmem1  | read      | 8192   | 32    | VITIS_LOOP_106_1 | convolution_transpose.cpp:106:21 |
| m_axi_gmem2  | read      | 16     | 32    | VITIS_LOOP_128_1 | convolution_transpose.cpp:128:21 |
+--------------+-----------+--------+-------+------------------+----------------------------------+

* All M_AXI Variable Accesses
+--------------+-------------+----------------------------------+-----------+--------------+--------+------------------+----------------------------------+------------+---------------------------------------------------------------------------------------------------------+
| HW Interface | Variable    | Access Location                  | Direction | Burst Status | Length | Loop             | Loop Location                    | Resolution | Problem                                                                                                 |
+--------------+-------------+----------------------------------+-----------+--------------+--------+------------------+----------------------------------+------------+---------------------------------------------------------------------------------------------------------+
| m_axi_gmem0  | input_data  | convolution_transpose.cpp:87:52  | read      | Fail         |        | VITIS_LOOP_71_4  | convolution_transpose.cpp:71:26  | 214-232    | Access load is in the conditional branch                                                                |
| m_axi_gmem1  | weight_data | convolution_transpose.cpp:116:72 | read      | Widen Fail   |        | VITIS_LOOP_109_4 | convolution_transpose.cpp:109:27 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem1  | weight_data | convolution_transpose.cpp:116:72 | read      | Inferred     | 8192   | VITIS_LOOP_106_1 | convolution_transpose.cpp:106:21 |            |                                                                                                         |
| m_axi_gmem2  | bias_data   | convolution_transpose.cpp:130:12 | read      | Widen Fail   |        | VITIS_LOOP_128_1 | convolution_transpose.cpp:128:21 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem2  | bias_data   | convolution_transpose.cpp:130:12 | read      | Inferred     | 16     | VITIS_LOOP_128_1 | convolution_transpose.cpp:128:21 |            |                                                                                                         |
| m_axi_gmem3  | output_data | convolution_transpose.cpp:154:28 | write     | Fail         |        | VITIS_LOOP_147_2 | convolution_transpose.cpp:147:25 | 214-230    | Stride is incompatible                                                                                  |
+--------------+-------------+----------------------------------+-----------+--------------+--------+------------------+----------------------------------+------------+---------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+--------------+------+---------+---------+
| Name                                | DSP | Pragma | Variable     | Op   | Impl    | Latency |
+-------------------------------------+-----+--------+--------------+------+---------+---------+
| + top                               | 5   |        |              |      |         |         |
|   add_ln106_fu_849_p2               |     |        | add_ln106    | add  | fabric  | 0       |
|   add_ln107_fu_887_p2               |     |        | add_ln107    | add  | fabric  | 0       |
|   add_ln108_fu_939_p2               |     |        | add_ln108    | add  | fabric  | 0       |
|   add_ln108_2_fu_1055_p2            |     |        | add_ln108_2  | add  | fabric  | 0       |
|   kernel_col_1_fu_981_p2            |     |        | kernel_col_1 | add  | fabric  | 0       |
|   add_ln108_1_fu_987_p2             |     |        | add_ln108_1  | add  | fabric  | 0       |
|   add_ln107_1_fu_1001_p2            |     |        | add_ln107_1  | add  | fabric  | 0       |
|   add_ln106_1_fu_1015_p2            |     |        | add_ln106_1  | add  | fabric  | 0       |
|   add_ln182_fu_1090_p2              |     |        | add_ln182    | add  | fabric  | 0       |
|   add_ln138_fu_1112_p2              |     |        | add_ln138    | add  | fabric  | 0       |
|   add_ln182_1_fu_1122_p2            |     |        | add_ln182_1  | add  | fabric  | 0       |
|   add_ln68_fu_1536_p2               |     |        | add_ln68     | add  | fabric  | 0       |
|   add_ln69_fu_1562_p2               |     |        | add_ln69     | add  | fabric  | 0       |
|   add_ln70_fu_1178_p2               |     |        | add_ln70     | add  | fabric  | 0       |
|   add_ln87_1_fu_1609_p2             |     |        | add_ln87_1   | add  | fabric  | 0       |
|   add_ln87_2_fu_1626_p2             |     |        | add_ln87_2   | add  | fabric  | 0       |
|   empty_35_fu_1361_p2               |     |        | empty_35     | add  | fabric  | 0       |
|   p_neg_fu_1382_p2                  |     |        | p_neg        | sub  | fabric  | 0       |
|   p_neg_t_fu_1406_p2                |     |        | p_neg_t      | sub  | fabric  | 0       |
|   add_ln87_3_fu_1643_p2             |     |        | add_ln87_3   | add  | fabric  | 0       |
|   add_ln78_1_fu_1240_p2             |     |        | add_ln78_1   | add  | fabric  | 0       |
|   add_ln78_fu_1250_p2               |     |        | add_ln78     | add  | fabric  | 0       |
|   sub_ln78_fu_1268_p2               |     |        | sub_ln78     | sub  | fabric  | 0       |
|   sub_ln78_1_fu_1470_p2             |     |        | sub_ln78_1   | sub  | fabric  | 0       |
|   add_ln68_1_fu_1294_p2             |     |        | add_ln68_1   | add  | fabric  | 0       |
|   add_ln86_fu_1593_p2               |     |        | add_ln86     | add  | fabric  | 0       |
|   index_fu_1669_p2                  |     |        | index        | add  | fabric  | 0       |
|   add_ln87_fu_1691_p2               |     |        | add_ln87     | add  | fabric  | 0       |
|   col_fu_1300_p2                    |     |        | col          | add  | fabric  | 0       |
|   add_ln70_1_fu_1306_p2             |     |        | add_ln70_1   | add  | fabric  | 0       |
|   add_ln69_1_fu_1320_p2             |     |        | add_ln69_1   | add  | fabric  | 0       |
|   add_ln37_fu_1730_p2               |     |        | add_ln37     | add  | fabric  | 0       |
|   add_ln38_fu_1758_p2               |     |        | add_ln38     | add  | fabric  | 0       |
|   add_ln53_fu_1777_p2               |     |        | add_ln53     | add  | fabric  | 0       |
|   add_ln41_fu_1797_p2               |     |        | add_ln41     | add  | fabric  | 0       |
|   add_ln48_fu_1807_p2               |     |        | add_ln48     | add  | fabric  | 0       |
|   add_ln47_fu_1828_p2               |     |        | add_ln47     | add  | fabric  | 0       |
|   add_ln43_fu_1847_p2               |     |        | add_ln43     | add  | fabric  | 0       |
|   add_ln48_1_fu_1861_p2             |     |        | add_ln48_1   | add  | fabric  | 0       |
|   add_ln47_1_fu_1874_p2             |     |        | add_ln47_1   | add  | fabric  | 0       |
|   add_ln45_fu_1893_p2               |     |        | add_ln45     | add  | fabric  | 0       |
|   add_ln48_2_fu_1907_p2             |     |        | add_ln48_2   | add  | fabric  | 0       |
|   add_ln47_2_fu_1917_p2             |     |        | add_ln47_2   | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U5  | 3   |        | mul_i        | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_7_full_dsp_1_U4 | 2   |        | sum_2        | fadd | fulldsp | 6       |
|   add_ln146_fu_1927_p2              |     |        | add_ln146    | add  | fabric  | 0       |
|   add_ln154_1_fu_1965_p2            |     |        | add_ln154_1  | add  | fabric  | 0       |
|   add_ln154_fu_1996_p2              |     |        | add_ln154    | add  | fabric  | 0       |
|   channel_2_fu_2021_p2              |     |        | channel_2    | add  | fabric  | 0       |
|   add_ln146_1_fu_2027_p2            |     |        | add_ln146_1  | add  | fabric  | 0       |
|   add_ln183_fu_2049_p2              |     |        | add_ln183    | add  | fabric  | 0       |
|  + load_bias_tile_1                 | 0   |        |              |      |         |         |
|    i_fu_160_p2                      |     |        | i            | add  | fabric  | 0       |
+-------------------------------------+-----+--------+--------------+------+---------+---------+


================================================================
== Storage Report
================================================================
+---------------------+--------------+-----------+------+------+--------+-----------------+------+---------+------------------+
| Name                | Usage        | Type      | BRAM | URAM | Pragma | Variable        | Impl | Latency | Bitwidth, Depth, |
|                     |              |           |      |      |        |                 |      |         | Banks            |
+---------------------+--------------+-----------+------+------+--------+-----------------+------+---------+------------------+
| + top               |              |           | 24   | 1    |        |                 |      |         |                  |
|   control_s_axi_U   | interface    | s_axilite |      |      |        |                 |      |         |                  |
|   gmem0_m_axi_U     | interface    | m_axi     | 2    |      |        |                 |      |         |                  |
|   gmem1_m_axi_U     | interface    | m_axi     | 2    |      |        |                 |      |         |                  |
|   gmem2_m_axi_U     | interface    | m_axi     | 2    |      |        |                 |      |         |                  |
|   gmem3_m_axi_U     | interface    | m_axi     | 2    |      |        |                 |      |         |                  |
|   input_tile_U      | ram_1p array |           |      | 1    |        | input_tile      | auto | 1       | 32, 4096, 1      |
|   weights_U         | ram_1p array |           | 16   |      |        | weights         | auto | 1       | 32, 8192, 1      |
|   bias_U            | ram_1p array |           |      |      |        | bias            | auto | 1       | 32, 16, 1        |
|   output_tile_0_0_U | ram_1p array |           |      |      |        | output_tile_0_0 | auto | 1       | 32, 128, 1       |
+---------------------+--------------+-----------+------+------+--------+-----------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------------------------+---------------------------------------------------------------+
| Type      | Options                                          | Location                                                      |
+-----------+--------------------------------------------------+---------------------------------------------------------------+
| unroll    | factor=UNROLL_FACTOR                             | convolution_transpose.cpp:42 in kernel_convolution_layer_tile |
| unroll    | factor=UNROLL_FACTOR                             | convolution_transpose.cpp:44 in kernel_convolution_layer_tile |
| unroll    | factor=UNROLL_FACTOR                             | convolution_transpose.cpp:46 in kernel_convolution_layer_tile |
| pipeline  | II=1 rewind                                      | convolution_transpose.cpp:72 in load_input_tile               |
| pipeline  | II=1 rewind                                      | convolution_transpose.cpp:110 in load_weights_tile            |
| pipeline  | II=1 rewind                                      | convolution_transpose.cpp:129 in load_bias_tile               |
| pipeline  | II=1 rewind                                      | convolution_transpose.cpp:148 in store_output_tile            |
| interface | m_axi port=input_data offset=slave bundle=gmem0  | convolution_transpose.cpp:166 in top, input_data              |
| interface | m_axi port=weight_data offset=slave bundle=gmem1 | convolution_transpose.cpp:167 in top, weight_data             |
| interface | m_axi port=bias_data offset=slave bundle=gmem2   | convolution_transpose.cpp:168 in top, bias_data               |
| interface | m_axi port=output_data offset=slave bundle=gmem3 | convolution_transpose.cpp:169 in top, output_data             |
+-----------+--------------------------------------------------+---------------------------------------------------------------+


