# Register Configuration no-OS

REG 00 (INTERFACE_CONFIG_A        ): 0x00000018
REG 01 (INTERFACE_CONFIG_B        ): 0x00000080
REG 02 (DEVICE_CONFIG             ): 0x000000c1
REG 03 (CHIP_TYPE                 ): 0x00000007
REG 04 (PRODUCT_ID_LSB            ): 0x000000d3
REG 05 (PRODUCT_ID_MSB            ): 0x000000c2
REG 06 (CHIP_GRADE                ): 0x00000000
REG 07 (SILICON_REV               ): 0x00000002
REG 0a (SCRATCH_PAD               ): 0x00000000
REG 0b (SPI_REVISION              ): 0x00000002
REG 0c (VENDOR_ID_LSB             ): 0x00000056
REG 0d (VENDOR_ID_MSB             ): 0x00000004
REG 0e (STREAM_MODE               ): 0x00000000
REG 0f (TRANSFER_REGISTER         ): 0x00000000
REG 10 (DEVICE_CONFIG_1           ): 0x00000001
REG 11 (DATA_PACKET_CONFIG        ): 0x00000020
REG 12 (DIGITAL_INTERFACE_CONFIG  ): 0x00000002
REG 13 (POWER_DOWN_CONTROL        ): 0x00000000
REG 14 (RESERVED                  ): 0x00000000
REG 15 (DEVICE_STATUS             ): 0x00000005
REG 16 (ODR_VAL_INT_LSB           ): 0x00000040
REG 17 (ODR_VAL_INT_MID           ): 0x00000000
REG 18 (ODR_VAL_INT_MSB           ): 0x00000000
REG 19 (ODR_VAL_FLT_LSB           ): 0x00000072
REG 1a (ODR_VAL_FLT_MID0          ): 0x000000b7
REG 1b (ODR_VAL_FLT_MID1          ): 0x000000ce
REG 1c (ODR_VAL_FLT_MSB           ): 0x0000002b
REG 1d (CHANNEL_ODR_SELECT        ): 0x00000000
REG 1e (CHAN_DIG_FILTER_SEL       ): 0x000000aa
REG 1f (FIR_BW_SEL                ): 0x00000000
REG 20 (GPIO_DIR_CTRL             ): 0x00000000
REG 21 (GPIO_DATA                 ): 0x000000ff
REG 22 (ERROR_PIN_SRC_CONTROL     ): 0x00000000
REG 23 (ERROR_PIN_CONTROL         ): 0x00000000
REG 24 (VCMBUF_CTRL               ): 0x00000000
REG 25 (DIAGNOSTIC_CONTROL        ): 0x00000000
REG 26 (MPC_CONFIG                ): 0x00000000
REG 27 (CH0_GAIN_LSB              ): 0x00000000
REG 28 (CH0_GAIN_MID              ): 0x00000000
REG 29 (CH0_GAIN_MSB              ): 0x00000000
REG 2a (CH0_OFFSET_LSB            ): 0x00000000
REG 2b (CH0_OFFSET_MID            ): 0x00000000
REG 2c (CH0_OFFSET_MSB            ): 0x00000000
REG 2d (CH1_GAIN_LSB              ): 0x00000000
REG 2e (CH1_GAIN_MID              ): 0x00000000
REG 2f (CH1_GAIN_MSB              ): 0x00000000
REG 30 (CH1_OFFSET_LSB            ): 0x00000000
REG 31 (CH1_OFFSET_MID            ): 0x00000000
REG 32 (CH1_OFFSET_MSB            ): 0x00000000
REG 33 (CH2_GAIN_LSB              ): 0x00000000
REG 34 (CH2_GAIN_MID              ): 0x00000000
REG 35 (CH2_GAIN_MSB              ): 0x00000000
REG 36 (CH2_OFFSET_LSB            ): 0x00000000
REG 37 (CH2_OFFSET_MID            ): 0x00000000
REG 38 (CH2_OFFSET_MSB            ): 0x00000000
REG 39 (CH3_GAIN_LSB              ): 0x00000000
REG 3a (CH3_GAIN_MID              ): 0x00000000
REG 3b (CH3_GAIN_MSB              ): 0x00000000
REG 3c (CH3_OFFSET_LSB            ): 0x00000000
REG 3d (CH3_OFFSET_MID            ): 0x00000000
REG 3e (CH3_OFFSET_MSB            ): 0x00000000
REG 3f (MCLK_COUNTER              ): 0x00000000
REG 40 (DIG_FILTER_OFUF           ): 0x00000000
REG 41 (DIG_FILTER_SETTLED        ): 0x0000000f
REG 42 (INTERNAL_ERROR            ): 0x00000022
REG 47 (SPI_Error                 ): 0x00000000
REG 48 (AIN_OR_ERROR              ): 0x00000000
 