#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Aug  1 10:25:06 2024
# Process ID: 6856
# Current directory: C:/Users/hp/Universal/Universal.runs/synth_1
# Command line: vivado.exe -log Universal_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Universal_wrapper.tcl
# Log file: C:/Users/hp/Universal/Universal.runs/synth_1/Universal_wrapper.vds
# Journal file: C:/Users/hp/Universal/Universal.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Universal_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 402.789 ; gain = 75.805
Command: synth_design -top Universal_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11372 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 500.098 ; gain = 95.586
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Universal_wrapper' [C:/Users/hp/Universal/Universal.srcs/sources_1/bd/Universal/hdl/Universal_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/hp/Universal/Universal.srcs/sources_1/bd/Universal/hdl/Universal_wrapper.v:18]
INFO: [Synth 8-6157] synthesizing module 'Universal' [C:/Users/hp/Universal/Universal.srcs/sources_1/bd/Universal/synth/Universal.v:13]
INFO: [Synth 8-6157] synthesizing module 'Universal_c_addsub_0_0' [C:/Users/hp/Universal/Universal.runs/synth_1/.Xil/Vivado-6856-DESKTOP-9SQ9M3B/realtime/Universal_c_addsub_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Universal_c_addsub_0_0' (1#1) [C:/Users/hp/Universal/Universal.runs/synth_1/.Xil/Vivado-6856-DESKTOP-9SQ9M3B/realtime/Universal_c_addsub_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/hp/Universal/Universal.srcs/sources_1/bd/Universal/synth/Universal.v:34]
INFO: [Synth 8-6157] synthesizing module 'Universal_ila_0_0' [C:/Users/hp/Universal/Universal.runs/synth_1/.Xil/Vivado-6856-DESKTOP-9SQ9M3B/realtime/Universal_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Universal_ila_0_0' (2#1) [C:/Users/hp/Universal/Universal.runs/synth_1/.Xil/Vivado-6856-DESKTOP-9SQ9M3B/realtime/Universal_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Universal_vio_0_0' [C:/Users/hp/Universal/Universal.runs/synth_1/.Xil/Vivado-6856-DESKTOP-9SQ9M3B/realtime/Universal_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Universal_vio_0_0' (3#1) [C:/Users/hp/Universal/Universal.runs/synth_1/.Xil/Vivado-6856-DESKTOP-9SQ9M3B/realtime/Universal_vio_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [C:/Users/hp/Universal/Universal.srcs/sources_1/bd/Universal/synth/Universal.v:42]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [C:/Users/hp/Universal/Universal.srcs/sources_1/bd/Universal/synth/Universal.v:34]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'c_addsub_0'. This will prevent further optimization [C:/Users/hp/Universal/Universal.srcs/sources_1/bd/Universal/synth/Universal.v:26]
INFO: [Synth 8-6155] done synthesizing module 'Universal' (4#1) [C:/Users/hp/Universal/Universal.srcs/sources_1/bd/Universal/synth/Universal.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Universal_wrapper' (5#1) [C:/Users/hp/Universal/Universal.srcs/sources_1/bd/Universal/hdl/Universal_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 553.922 ; gain = 149.410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 553.922 ; gain = 149.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 553.922 ; gain = 149.410
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/hp/Universal/Universal.srcs/sources_1/bd/Universal/ip/Universal_c_addsub_0_0/Universal_c_addsub_0_0/Universal_c_addsub_0_0_in_context.xdc] for cell 'Universal_i/c_addsub_0'
Finished Parsing XDC File [c:/Users/hp/Universal/Universal.srcs/sources_1/bd/Universal/ip/Universal_c_addsub_0_0/Universal_c_addsub_0_0/Universal_c_addsub_0_0_in_context.xdc] for cell 'Universal_i/c_addsub_0'
Parsing XDC File [c:/Users/hp/Universal/Universal.srcs/sources_1/bd/Universal/ip/Universal_vio_0_0/Universal_vio_0_0/Universal_vio_0_0_in_context.xdc] for cell 'Universal_i/vio_0'
Finished Parsing XDC File [c:/Users/hp/Universal/Universal.srcs/sources_1/bd/Universal/ip/Universal_vio_0_0/Universal_vio_0_0/Universal_vio_0_0_in_context.xdc] for cell 'Universal_i/vio_0'
Parsing XDC File [c:/Users/hp/Universal/Universal.srcs/sources_1/bd/Universal/ip/Universal_ila_0_0/Universal_ila_0_0/Universal_ila_0_0_in_context.xdc] for cell 'Universal_i/ila_0'
Finished Parsing XDC File [c:/Users/hp/Universal/Universal.srcs/sources_1/bd/Universal/ip/Universal_ila_0_0/Universal_ila_0_0/Universal_ila_0_0_in_context.xdc] for cell 'Universal_i/ila_0'
Parsing XDC File [C:/Users/hp/Universal/Universal.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [C:/Users/hp/Universal/Universal.srcs/constrs_1/new/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hp/Universal/Universal.srcs/constrs_1/new/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Universal_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Universal_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/hp/Universal/Universal.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/hp/Universal/Universal.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 830.430 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 830.430 ; gain = 425.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 830.430 ; gain = 425.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Universal_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Universal_i/c_addsub_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Universal_i/vio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Universal_i/ila_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 830.430 ; gain = 425.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 830.430 ; gain = 425.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 830.430 ; gain = 425.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 896.688 ; gain = 492.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 896.688 ; gain = 492.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 896.934 ; gain = 492.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 897.875 ; gain = 493.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 897.875 ; gain = 493.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 897.875 ; gain = 493.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 897.875 ; gain = 493.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 897.875 ; gain = 493.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 897.875 ; gain = 493.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |Universal_c_addsub_0_0 |         1|
|2     |Universal_ila_0_0      |         1|
|3     |Universal_vio_0_0      |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |Universal_c_addsub_0_0 |     1|
|2     |Universal_ila_0_0      |     1|
|3     |Universal_vio_0_0      |     1|
|4     |IBUF                   |     1|
+------+-----------------------+------+

Report Instance Areas: 
+------+--------------+----------+------+
|      |Instance      |Module    |Cells |
+------+--------------+----------+------+
|1     |top           |          |   196|
|2     |  Universal_i |Universal |   195|
+------+--------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 897.875 ; gain = 493.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 897.879 ; gain = 216.859
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:05 . Memory (MB): peak = 897.879 ; gain = 493.367
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:10 . Memory (MB): peak = 920.441 ; gain = 517.652
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/hp/Universal/Universal.runs/synth_1/Universal_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Universal_wrapper_utilization_synth.rpt -pb Universal_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 920.777 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Aug  1 10:26:43 2024...
