

================================================================
== Vitis HLS Report for 'DNN'
================================================================
* Date:           Fri Jun  2 02:54:15 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        DNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  21.295 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      753|      753|  22.590 us|  22.590 us|  754|  754|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 50
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%max_idx_loc = alloca i64 1"   --->   Operation 51 'alloca' 'max_idx_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%s_loc = alloca i64 1"   --->   Operation 52 'alloca' 's_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%temp_input = alloca i64 1" [DNN.cpp:16]   --->   Operation 53 'alloca' 'temp_input' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%conv1_output = alloca i64 1" [DNN.cpp:97]   --->   Operation 54 'alloca' 'conv1_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%pool1_output = alloca i64 1" [DNN.cpp:98]   --->   Operation 55 'alloca' 'pool1_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%conv2_output = alloca i64 1" [DNN.cpp:99]   --->   Operation 56 'alloca' 'conv2_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%pool2_output_0_0 = alloca i64 1" [DNN.cpp:100]   --->   Operation 57 'alloca' 'pool2_output_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%flatten_output = alloca i64 1" [DNN.cpp:101]   --->   Operation 58 'alloca' 'flatten_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%fc1_output = alloca i64 1" [DNN.cpp:102]   --->   Operation 59 'alloca' 'fc1_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%fc2_output = alloca i64 1" [DNN.cpp:103]   --->   Operation 60 'alloca' 'fc2_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%temp_output = alloca i64 1" [DNN.cpp:104]   --->   Operation 61 'alloca' 'temp_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%output = alloca i64 1" [DNN.cpp:105]   --->   Operation 62 'alloca' 'output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_1, i32 %conv1_output"   --->   Operation 63 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 64 [2/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_2, i32 %pool1_output"   --->   Operation 64 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_3, i32 %conv2_output"   --->   Operation 65 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%pool2_output_0_0_addr = getelementptr i32 %pool2_output_0_0, i64 0, i64 0" [DNN.cpp:100]   --->   Operation 66 'getelementptr' 'pool2_output_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (2.32ns)   --->   "%store_ln100 = store i32 1, i4 %pool2_output_0_0_addr" [DNN.cpp:100]   --->   Operation 67 'store' 'store_ln100' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 68 [2/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_4, i32 %flatten_output"   --->   Operation 68 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 69 [2/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_5, i32 %fc1_output"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 70 [2/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_6, i32 %fc2_output"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 71 [2/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_7, i32 %temp_output"   --->   Operation 71 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 72 [2/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_8, i32 %output"   --->   Operation 72 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_9, i32 %temp_input"   --->   Operation 73 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_1, i32 %conv1_output"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_2, i32 %pool1_output"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 76 [1/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_3, i32 %conv2_output"   --->   Operation 76 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_4, i32 %flatten_output"   --->   Operation 77 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_5, i32 %fc1_output"   --->   Operation 78 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_6, i32 %fc2_output"   --->   Operation 79 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_7, i32 %temp_output"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 81 [1/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_8, i32 %output"   --->   Operation 81 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_9, i32 %temp_input"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%temp_input_addr = getelementptr i32 %temp_input, i64 0, i64 0" [DNN.cpp:16]   --->   Operation 83 'getelementptr' 'temp_input_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%conv1_output_addr = getelementptr i32 %conv1_output, i64 0, i64 0" [DNN.cpp:97]   --->   Operation 84 'getelementptr' 'conv1_output_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%pool1_output_addr = getelementptr i32 %pool1_output, i64 0, i64 0" [DNN.cpp:98]   --->   Operation 85 'getelementptr' 'pool1_output_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%conv2_output_addr = getelementptr i32 %conv2_output, i64 0, i64 0" [DNN.cpp:99]   --->   Operation 86 'getelementptr' 'conv2_output_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 1, i6 %conv1_output_addr" [DNN.cpp:97]   --->   Operation 87 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 88 [1/1] (2.32ns)   --->   "%store_ln98 = store i32 1, i4 %pool1_output_addr" [DNN.cpp:98]   --->   Operation 88 'store' 'store_ln98' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 89 [1/1] (3.25ns)   --->   "%store_ln99 = store i32 1, i6 %conv2_output_addr" [DNN.cpp:99]   --->   Operation 89 'store' 'store_ln99' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%temp_output_addr = getelementptr i32 %temp_output, i64 0, i64 0" [DNN.cpp:104]   --->   Operation 90 'getelementptr' 'temp_output_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (2.32ns)   --->   "%store_ln104 = store i32 1, i4 %temp_output_addr" [DNN.cpp:104]   --->   Operation 91 'store' 'store_ln104' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 92 [1/1] (3.25ns)   --->   "%store_ln16 = store i32 1, i7 %temp_input_addr" [DNN.cpp:16]   --->   Operation 92 'store' 'store_ln16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 93 [2/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2, i32 %temp_input, i32 %input_r"   --->   Operation 93 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2, i32 %temp_input, i32 %input_r"   --->   Operation 94 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 95 [2/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4, i32 %temp_input, i32 %conv1_output"   --->   Operation 95 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 96 [1/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4, i32 %temp_input, i32 %conv1_output"   --->   Operation 96 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 97 [2/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2, i32 %conv1_output, i32 %pool1_output"   --->   Operation 97 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 98 [1/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2, i32 %conv1_output, i32 %pool1_output"   --->   Operation 98 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 99 [2/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3, i32 %pool1_output, i32 %conv2_output, i32 %conv2_kernel_0_0, i32 %conv2_kernel_0_1, i32 %conv2_kernel_0_2, i32 %conv2_kernel_1_0, i32 %conv2_kernel_1_1, i32 %conv2_kernel_1_2, i32 %conv2_kernel_2_0, i32 %conv2_kernel_2_1, i32 %conv2_kernel_2_2"   --->   Operation 99 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 100 [1/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3, i32 %pool1_output, i32 %conv2_output, i32 %conv2_kernel_0_0, i32 %conv2_kernel_0_1, i32 %conv2_kernel_0_2, i32 %conv2_kernel_1_0, i32 %conv2_kernel_1_1, i32 %conv2_kernel_1_2, i32 %conv2_kernel_2_0, i32 %conv2_kernel_2_1, i32 %conv2_kernel_2_2"   --->   Operation 100 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 101 [2/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_VITIS_LOOP_78_1, i32 %conv2_output, i32 %pool2_output_0_0"   --->   Operation 101 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%flatten_output_addr = getelementptr i32 %flatten_output, i64 0, i64 0" [DNN.cpp:101]   --->   Operation 102 'getelementptr' 'flatten_output_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (2.32ns)   --->   "%store_ln101 = store i32 1, i4 %flatten_output_addr" [DNN.cpp:101]   --->   Operation 103 'store' 'store_ln101' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 104 [1/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_VITIS_LOOP_78_1, i32 %conv2_output, i32 %pool2_output_0_0"   --->   Operation 104 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 105 [2/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_VITIS_LOOP_117_1, i32 %flatten_output, i32 %pool2_output_0_0"   --->   Operation 105 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 106 [1/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_VITIS_LOOP_117_1, i32 %flatten_output, i32 %pool2_output_0_0"   --->   Operation 106 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 107 [2/2] (2.32ns)   --->   "%flatten_output_load = load i4 %flatten_output_addr" [DNN.cpp:129]   --->   Operation 107 'load' 'flatten_output_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%flatten_output_addr_1 = getelementptr i32 %flatten_output, i64 0, i64 1" [DNN.cpp:129]   --->   Operation 108 'getelementptr' 'flatten_output_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 109 [2/2] (2.32ns)   --->   "%flatten_output_load_1 = load i4 %flatten_output_addr_1" [DNN.cpp:129]   --->   Operation 109 'load' 'flatten_output_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 110 [1/2] (2.32ns)   --->   "%flatten_output_load = load i4 %flatten_output_addr" [DNN.cpp:129]   --->   Operation 110 'load' 'flatten_output_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 111 [1/2] (2.32ns)   --->   "%flatten_output_load_1 = load i4 %flatten_output_addr_1" [DNN.cpp:129]   --->   Operation 111 'load' 'flatten_output_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%flatten_output_addr_2 = getelementptr i32 %flatten_output, i64 0, i64 2" [DNN.cpp:129]   --->   Operation 112 'getelementptr' 'flatten_output_addr_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 113 [2/2] (2.32ns)   --->   "%flatten_output_load_2 = load i4 %flatten_output_addr_2" [DNN.cpp:129]   --->   Operation 113 'load' 'flatten_output_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 114 [1/1] (0.00ns)   --->   "%flatten_output_addr_3 = getelementptr i32 %flatten_output, i64 0, i64 3" [DNN.cpp:129]   --->   Operation 114 'getelementptr' 'flatten_output_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 115 [2/2] (2.32ns)   --->   "%flatten_output_load_3 = load i4 %flatten_output_addr_3" [DNN.cpp:129]   --->   Operation 115 'load' 'flatten_output_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 116 [1/2] (2.32ns)   --->   "%flatten_output_load_2 = load i4 %flatten_output_addr_2" [DNN.cpp:129]   --->   Operation 116 'load' 'flatten_output_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 117 [1/2] (2.32ns)   --->   "%flatten_output_load_3 = load i4 %flatten_output_addr_3" [DNN.cpp:129]   --->   Operation 117 'load' 'flatten_output_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%flatten_output_addr_4 = getelementptr i32 %flatten_output, i64 0, i64 4" [DNN.cpp:129]   --->   Operation 118 'getelementptr' 'flatten_output_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 119 [2/2] (2.32ns)   --->   "%flatten_output_load_4 = load i4 %flatten_output_addr_4" [DNN.cpp:129]   --->   Operation 119 'load' 'flatten_output_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%flatten_output_addr_5 = getelementptr i32 %flatten_output, i64 0, i64 5" [DNN.cpp:129]   --->   Operation 120 'getelementptr' 'flatten_output_addr_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 121 [2/2] (2.32ns)   --->   "%flatten_output_load_5 = load i4 %flatten_output_addr_5" [DNN.cpp:129]   --->   Operation 121 'load' 'flatten_output_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 122 [1/2] (2.32ns)   --->   "%flatten_output_load_4 = load i4 %flatten_output_addr_4" [DNN.cpp:129]   --->   Operation 122 'load' 'flatten_output_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_19 : Operation 123 [1/2] (2.32ns)   --->   "%flatten_output_load_5 = load i4 %flatten_output_addr_5" [DNN.cpp:129]   --->   Operation 123 'load' 'flatten_output_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_19 : Operation 124 [1/1] (0.00ns)   --->   "%flatten_output_addr_6 = getelementptr i32 %flatten_output, i64 0, i64 6" [DNN.cpp:129]   --->   Operation 124 'getelementptr' 'flatten_output_addr_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 125 [2/2] (2.32ns)   --->   "%flatten_output_load_6 = load i4 %flatten_output_addr_6" [DNN.cpp:129]   --->   Operation 125 'load' 'flatten_output_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%flatten_output_addr_7 = getelementptr i32 %flatten_output, i64 0, i64 7" [DNN.cpp:129]   --->   Operation 126 'getelementptr' 'flatten_output_addr_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 127 [2/2] (2.32ns)   --->   "%flatten_output_load_7 = load i4 %flatten_output_addr_7" [DNN.cpp:129]   --->   Operation 127 'load' 'flatten_output_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 128 [1/2] (2.32ns)   --->   "%flatten_output_load_6 = load i4 %flatten_output_addr_6" [DNN.cpp:129]   --->   Operation 128 'load' 'flatten_output_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_20 : Operation 129 [1/2] (2.32ns)   --->   "%flatten_output_load_7 = load i4 %flatten_output_addr_7" [DNN.cpp:129]   --->   Operation 129 'load' 'flatten_output_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_20 : Operation 130 [1/1] (0.00ns)   --->   "%flatten_output_addr_8 = getelementptr i32 %flatten_output, i64 0, i64 8" [DNN.cpp:129]   --->   Operation 130 'getelementptr' 'flatten_output_addr_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 131 [2/2] (2.32ns)   --->   "%flatten_output_load_8 = load i4 %flatten_output_addr_8" [DNN.cpp:129]   --->   Operation 131 'load' 'flatten_output_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "%flatten_output_addr_9 = getelementptr i32 %flatten_output, i64 0, i64 9" [DNN.cpp:129]   --->   Operation 132 'getelementptr' 'flatten_output_addr_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 133 [2/2] (2.32ns)   --->   "%flatten_output_load_9 = load i4 %flatten_output_addr_9" [DNN.cpp:129]   --->   Operation 133 'load' 'flatten_output_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 21 <SV = 20> <Delay = 2.32>
ST_21 : Operation 134 [1/2] (2.32ns)   --->   "%flatten_output_load_8 = load i4 %flatten_output_addr_8" [DNN.cpp:129]   --->   Operation 134 'load' 'flatten_output_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_21 : Operation 135 [1/2] (2.32ns)   --->   "%flatten_output_load_9 = load i4 %flatten_output_addr_9" [DNN.cpp:129]   --->   Operation 135 'load' 'flatten_output_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%flatten_output_addr_10 = getelementptr i32 %flatten_output, i64 0, i64 10" [DNN.cpp:129]   --->   Operation 136 'getelementptr' 'flatten_output_addr_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 137 [2/2] (2.32ns)   --->   "%flatten_output_load_10 = load i4 %flatten_output_addr_10" [DNN.cpp:129]   --->   Operation 137 'load' 'flatten_output_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%flatten_output_addr_11 = getelementptr i32 %flatten_output, i64 0, i64 11" [DNN.cpp:129]   --->   Operation 138 'getelementptr' 'flatten_output_addr_11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 139 [2/2] (2.32ns)   --->   "%flatten_output_load_11 = load i4 %flatten_output_addr_11" [DNN.cpp:129]   --->   Operation 139 'load' 'flatten_output_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 22 <SV = 21> <Delay = 2.32>
ST_22 : Operation 140 [1/2] (2.32ns)   --->   "%flatten_output_load_10 = load i4 %flatten_output_addr_10" [DNN.cpp:129]   --->   Operation 140 'load' 'flatten_output_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_22 : Operation 141 [1/2] (2.32ns)   --->   "%flatten_output_load_11 = load i4 %flatten_output_addr_11" [DNN.cpp:129]   --->   Operation 141 'load' 'flatten_output_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%flatten_output_addr_12 = getelementptr i32 %flatten_output, i64 0, i64 12" [DNN.cpp:129]   --->   Operation 142 'getelementptr' 'flatten_output_addr_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 143 [2/2] (2.32ns)   --->   "%flatten_output_load_12 = load i4 %flatten_output_addr_12" [DNN.cpp:129]   --->   Operation 143 'load' 'flatten_output_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%flatten_output_addr_13 = getelementptr i32 %flatten_output, i64 0, i64 13" [DNN.cpp:129]   --->   Operation 144 'getelementptr' 'flatten_output_addr_13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 145 [2/2] (2.32ns)   --->   "%flatten_output_load_13 = load i4 %flatten_output_addr_13" [DNN.cpp:129]   --->   Operation 145 'load' 'flatten_output_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 23 <SV = 22> <Delay = 2.32>
ST_23 : Operation 146 [1/1] (0.00ns)   --->   "%fc1_output_addr = getelementptr i32 %fc1_output, i64 0, i64 0" [DNN.cpp:102]   --->   Operation 146 'getelementptr' 'fc1_output_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 147 [1/1] (2.32ns)   --->   "%store_ln102 = store i32 1, i4 %fc1_output_addr" [DNN.cpp:102]   --->   Operation 147 'store' 'store_ln102' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 148 [1/2] (2.32ns)   --->   "%flatten_output_load_12 = load i4 %flatten_output_addr_12" [DNN.cpp:129]   --->   Operation 148 'load' 'flatten_output_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 149 [1/2] (2.32ns)   --->   "%flatten_output_load_13 = load i4 %flatten_output_addr_13" [DNN.cpp:129]   --->   Operation 149 'load' 'flatten_output_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%flatten_output_addr_14 = getelementptr i32 %flatten_output, i64 0, i64 14" [DNN.cpp:129]   --->   Operation 150 'getelementptr' 'flatten_output_addr_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 151 [2/2] (2.32ns)   --->   "%flatten_output_load_14 = load i4 %flatten_output_addr_14" [DNN.cpp:129]   --->   Operation 151 'load' 'flatten_output_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%flatten_output_addr_15 = getelementptr i32 %flatten_output, i64 0, i64 15" [DNN.cpp:129]   --->   Operation 152 'getelementptr' 'flatten_output_addr_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 153 [2/2] (2.32ns)   --->   "%flatten_output_load_15 = load i4 %flatten_output_addr_15" [DNN.cpp:129]   --->   Operation 153 'load' 'flatten_output_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 24 <SV = 23> <Delay = 2.32>
ST_24 : Operation 154 [1/2] (2.32ns)   --->   "%flatten_output_load_14 = load i4 %flatten_output_addr_14" [DNN.cpp:129]   --->   Operation 154 'load' 'flatten_output_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_24 : Operation 155 [1/2] (2.32ns)   --->   "%flatten_output_load_15 = load i4 %flatten_output_addr_15" [DNN.cpp:129]   --->   Operation 155 'load' 'flatten_output_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_24 : Operation 156 [2/2] (0.00ns)   --->   "%call_ln129 = call void @DNN_Pipeline_VITIS_LOOP_126_4, i32 %flatten_output_load, i32 %flatten_output_load_1, i32 %flatten_output_load_2, i32 %flatten_output_load_3, i32 %flatten_output_load_4, i32 %flatten_output_load_5, i32 %flatten_output_load_6, i32 %flatten_output_load_7, i32 %flatten_output_load_8, i32 %flatten_output_load_9, i32 %flatten_output_load_10, i32 %flatten_output_load_11, i32 %flatten_output_load_12, i32 %flatten_output_load_13, i32 %flatten_output_load_14, i32 %flatten_output_load_15, i32 %fc1_output, i32 %fc1_weight_0, i32 %fc1_weight_1, i32 %fc1_weight_2, i32 %fc1_weight_3, i32 %fc1_weight_4, i32 %fc1_weight_5, i32 %fc1_weight_6, i32 %fc1_weight_7, i32 %fc1_weight_8, i32 %fc1_weight_9, i32 %fc1_weight_10, i32 %fc1_weight_11, i32 %fc1_weight_12, i32 %fc1_weight_13, i32 %fc1_weight_14, i32 %fc1_weight_15" [DNN.cpp:129]   --->   Operation 156 'call' 'call_ln129' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 157 [1/2] (0.00ns)   --->   "%call_ln129 = call void @DNN_Pipeline_VITIS_LOOP_126_4, i32 %flatten_output_load, i32 %flatten_output_load_1, i32 %flatten_output_load_2, i32 %flatten_output_load_3, i32 %flatten_output_load_4, i32 %flatten_output_load_5, i32 %flatten_output_load_6, i32 %flatten_output_load_7, i32 %flatten_output_load_8, i32 %flatten_output_load_9, i32 %flatten_output_load_10, i32 %flatten_output_load_11, i32 %flatten_output_load_12, i32 %flatten_output_load_13, i32 %flatten_output_load_14, i32 %flatten_output_load_15, i32 %fc1_output, i32 %fc1_weight_0, i32 %fc1_weight_1, i32 %fc1_weight_2, i32 %fc1_weight_3, i32 %fc1_weight_4, i32 %fc1_weight_5, i32 %fc1_weight_6, i32 %fc1_weight_7, i32 %fc1_weight_8, i32 %fc1_weight_9, i32 %fc1_weight_10, i32 %fc1_weight_11, i32 %fc1_weight_12, i32 %fc1_weight_13, i32 %fc1_weight_14, i32 %fc1_weight_15" [DNN.cpp:129]   --->   Operation 157 'call' 'call_ln129' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 2.32>
ST_26 : Operation 158 [2/2] (2.32ns)   --->   "%fc1_output_load = load i4 %fc1_output_addr" [DNN.cpp:138]   --->   Operation 158 'load' 'fc1_output_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_26 : Operation 159 [1/1] (0.00ns)   --->   "%fc1_output_addr_1 = getelementptr i32 %fc1_output, i64 0, i64 1" [DNN.cpp:138]   --->   Operation 159 'getelementptr' 'fc1_output_addr_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 160 [2/2] (2.32ns)   --->   "%fc1_output_load_1 = load i4 %fc1_output_addr_1" [DNN.cpp:138]   --->   Operation 160 'load' 'fc1_output_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 27 <SV = 26> <Delay = 2.32>
ST_27 : Operation 161 [1/2] (2.32ns)   --->   "%fc1_output_load = load i4 %fc1_output_addr" [DNN.cpp:138]   --->   Operation 161 'load' 'fc1_output_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_27 : Operation 162 [1/2] (2.32ns)   --->   "%fc1_output_load_1 = load i4 %fc1_output_addr_1" [DNN.cpp:138]   --->   Operation 162 'load' 'fc1_output_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_27 : Operation 163 [1/1] (0.00ns)   --->   "%fc1_output_addr_2 = getelementptr i32 %fc1_output, i64 0, i64 2" [DNN.cpp:138]   --->   Operation 163 'getelementptr' 'fc1_output_addr_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 164 [2/2] (2.32ns)   --->   "%fc1_output_load_2 = load i4 %fc1_output_addr_2" [DNN.cpp:138]   --->   Operation 164 'load' 'fc1_output_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_27 : Operation 165 [1/1] (0.00ns)   --->   "%fc1_output_addr_3 = getelementptr i32 %fc1_output, i64 0, i64 3" [DNN.cpp:138]   --->   Operation 165 'getelementptr' 'fc1_output_addr_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 166 [2/2] (2.32ns)   --->   "%fc1_output_load_3 = load i4 %fc1_output_addr_3" [DNN.cpp:138]   --->   Operation 166 'load' 'fc1_output_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 28 <SV = 27> <Delay = 2.32>
ST_28 : Operation 167 [1/2] (2.32ns)   --->   "%fc1_output_load_2 = load i4 %fc1_output_addr_2" [DNN.cpp:138]   --->   Operation 167 'load' 'fc1_output_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_28 : Operation 168 [1/2] (2.32ns)   --->   "%fc1_output_load_3 = load i4 %fc1_output_addr_3" [DNN.cpp:138]   --->   Operation 168 'load' 'fc1_output_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_28 : Operation 169 [1/1] (0.00ns)   --->   "%fc1_output_addr_4 = getelementptr i32 %fc1_output, i64 0, i64 4" [DNN.cpp:138]   --->   Operation 169 'getelementptr' 'fc1_output_addr_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 170 [2/2] (2.32ns)   --->   "%fc1_output_load_4 = load i4 %fc1_output_addr_4" [DNN.cpp:138]   --->   Operation 170 'load' 'fc1_output_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_28 : Operation 171 [1/1] (0.00ns)   --->   "%fc1_output_addr_5 = getelementptr i32 %fc1_output, i64 0, i64 5" [DNN.cpp:138]   --->   Operation 171 'getelementptr' 'fc1_output_addr_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 172 [2/2] (2.32ns)   --->   "%fc1_output_load_5 = load i4 %fc1_output_addr_5" [DNN.cpp:138]   --->   Operation 172 'load' 'fc1_output_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 29 <SV = 28> <Delay = 2.32>
ST_29 : Operation 173 [1/2] (2.32ns)   --->   "%fc1_output_load_4 = load i4 %fc1_output_addr_4" [DNN.cpp:138]   --->   Operation 173 'load' 'fc1_output_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_29 : Operation 174 [1/2] (2.32ns)   --->   "%fc1_output_load_5 = load i4 %fc1_output_addr_5" [DNN.cpp:138]   --->   Operation 174 'load' 'fc1_output_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_29 : Operation 175 [1/1] (0.00ns)   --->   "%fc1_output_addr_6 = getelementptr i32 %fc1_output, i64 0, i64 6" [DNN.cpp:138]   --->   Operation 175 'getelementptr' 'fc1_output_addr_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 176 [2/2] (2.32ns)   --->   "%fc1_output_load_6 = load i4 %fc1_output_addr_6" [DNN.cpp:138]   --->   Operation 176 'load' 'fc1_output_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_29 : Operation 177 [1/1] (0.00ns)   --->   "%fc1_output_addr_7 = getelementptr i32 %fc1_output, i64 0, i64 7" [DNN.cpp:138]   --->   Operation 177 'getelementptr' 'fc1_output_addr_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 178 [2/2] (2.32ns)   --->   "%fc1_output_load_7 = load i4 %fc1_output_addr_7" [DNN.cpp:138]   --->   Operation 178 'load' 'fc1_output_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 30 <SV = 29> <Delay = 2.32>
ST_30 : Operation 179 [1/2] (2.32ns)   --->   "%fc1_output_load_6 = load i4 %fc1_output_addr_6" [DNN.cpp:138]   --->   Operation 179 'load' 'fc1_output_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_30 : Operation 180 [1/2] (2.32ns)   --->   "%fc1_output_load_7 = load i4 %fc1_output_addr_7" [DNN.cpp:138]   --->   Operation 180 'load' 'fc1_output_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_30 : Operation 181 [1/1] (0.00ns)   --->   "%fc1_output_addr_8 = getelementptr i32 %fc1_output, i64 0, i64 8" [DNN.cpp:138]   --->   Operation 181 'getelementptr' 'fc1_output_addr_8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 182 [2/2] (2.32ns)   --->   "%fc1_output_load_8 = load i4 %fc1_output_addr_8" [DNN.cpp:138]   --->   Operation 182 'load' 'fc1_output_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_30 : Operation 183 [1/1] (0.00ns)   --->   "%fc1_output_addr_9 = getelementptr i32 %fc1_output, i64 0, i64 9" [DNN.cpp:138]   --->   Operation 183 'getelementptr' 'fc1_output_addr_9' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 184 [2/2] (2.32ns)   --->   "%fc1_output_load_9 = load i4 %fc1_output_addr_9" [DNN.cpp:138]   --->   Operation 184 'load' 'fc1_output_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 31 <SV = 30> <Delay = 2.32>
ST_31 : Operation 185 [1/2] (2.32ns)   --->   "%fc1_output_load_8 = load i4 %fc1_output_addr_8" [DNN.cpp:138]   --->   Operation 185 'load' 'fc1_output_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 186 [1/2] (2.32ns)   --->   "%fc1_output_load_9 = load i4 %fc1_output_addr_9" [DNN.cpp:138]   --->   Operation 186 'load' 'fc1_output_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 187 [1/1] (0.00ns)   --->   "%fc1_output_addr_10 = getelementptr i32 %fc1_output, i64 0, i64 10" [DNN.cpp:138]   --->   Operation 187 'getelementptr' 'fc1_output_addr_10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 188 [2/2] (2.32ns)   --->   "%fc1_output_load_10 = load i4 %fc1_output_addr_10" [DNN.cpp:138]   --->   Operation 188 'load' 'fc1_output_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 189 [1/1] (0.00ns)   --->   "%fc1_output_addr_11 = getelementptr i32 %fc1_output, i64 0, i64 11" [DNN.cpp:138]   --->   Operation 189 'getelementptr' 'fc1_output_addr_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 190 [2/2] (2.32ns)   --->   "%fc1_output_load_11 = load i4 %fc1_output_addr_11" [DNN.cpp:138]   --->   Operation 190 'load' 'fc1_output_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 32 <SV = 31> <Delay = 2.32>
ST_32 : Operation 191 [1/2] (2.32ns)   --->   "%fc1_output_load_10 = load i4 %fc1_output_addr_10" [DNN.cpp:138]   --->   Operation 191 'load' 'fc1_output_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 192 [1/2] (2.32ns)   --->   "%fc1_output_load_11 = load i4 %fc1_output_addr_11" [DNN.cpp:138]   --->   Operation 192 'load' 'fc1_output_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 193 [1/1] (0.00ns)   --->   "%fc1_output_addr_12 = getelementptr i32 %fc1_output, i64 0, i64 12" [DNN.cpp:138]   --->   Operation 193 'getelementptr' 'fc1_output_addr_12' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 194 [2/2] (2.32ns)   --->   "%fc1_output_load_12 = load i4 %fc1_output_addr_12" [DNN.cpp:138]   --->   Operation 194 'load' 'fc1_output_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 195 [1/1] (0.00ns)   --->   "%fc1_output_addr_13 = getelementptr i32 %fc1_output, i64 0, i64 13" [DNN.cpp:138]   --->   Operation 195 'getelementptr' 'fc1_output_addr_13' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 196 [2/2] (2.32ns)   --->   "%fc1_output_load_13 = load i4 %fc1_output_addr_13" [DNN.cpp:138]   --->   Operation 196 'load' 'fc1_output_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 33 <SV = 32> <Delay = 2.32>
ST_33 : Operation 197 [1/1] (0.00ns)   --->   "%fc2_output_addr = getelementptr i32 %fc2_output, i64 0, i64 0" [DNN.cpp:103]   --->   Operation 197 'getelementptr' 'fc2_output_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 198 [1/1] (2.32ns)   --->   "%store_ln103 = store i32 1, i4 %fc2_output_addr" [DNN.cpp:103]   --->   Operation 198 'store' 'store_ln103' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_33 : Operation 199 [1/2] (2.32ns)   --->   "%fc1_output_load_12 = load i4 %fc1_output_addr_12" [DNN.cpp:138]   --->   Operation 199 'load' 'fc1_output_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_33 : Operation 200 [1/2] (2.32ns)   --->   "%fc1_output_load_13 = load i4 %fc1_output_addr_13" [DNN.cpp:138]   --->   Operation 200 'load' 'fc1_output_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_33 : Operation 201 [1/1] (0.00ns)   --->   "%fc1_output_addr_14 = getelementptr i32 %fc1_output, i64 0, i64 14" [DNN.cpp:138]   --->   Operation 201 'getelementptr' 'fc1_output_addr_14' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 202 [2/2] (2.32ns)   --->   "%fc1_output_load_14 = load i4 %fc1_output_addr_14" [DNN.cpp:138]   --->   Operation 202 'load' 'fc1_output_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_33 : Operation 203 [1/1] (0.00ns)   --->   "%fc1_output_addr_15 = getelementptr i32 %fc1_output, i64 0, i64 15" [DNN.cpp:138]   --->   Operation 203 'getelementptr' 'fc1_output_addr_15' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 204 [2/2] (2.32ns)   --->   "%fc1_output_load_15 = load i4 %fc1_output_addr_15" [DNN.cpp:138]   --->   Operation 204 'load' 'fc1_output_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 34 <SV = 33> <Delay = 2.32>
ST_34 : Operation 205 [1/2] (2.32ns)   --->   "%fc1_output_load_14 = load i4 %fc1_output_addr_14" [DNN.cpp:138]   --->   Operation 205 'load' 'fc1_output_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_34 : Operation 206 [1/2] (2.32ns)   --->   "%fc1_output_load_15 = load i4 %fc1_output_addr_15" [DNN.cpp:138]   --->   Operation 206 'load' 'fc1_output_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_34 : Operation 207 [2/2] (0.00ns)   --->   "%call_ln138 = call void @DNN_Pipeline_VITIS_LOOP_135_6, i32 %fc1_output_load, i32 %fc1_output_load_1, i32 %fc1_output_load_2, i32 %fc1_output_load_3, i32 %fc1_output_load_4, i32 %fc1_output_load_5, i32 %fc1_output_load_6, i32 %fc1_output_load_7, i32 %fc1_output_load_8, i32 %fc1_output_load_9, i32 %fc1_output_load_10, i32 %fc1_output_load_11, i32 %fc1_output_load_12, i32 %fc1_output_load_13, i32 %fc1_output_load_14, i32 %fc1_output_load_15, i32 %fc2_output, i32 %fc2_weight_0, i32 %fc2_weight_1, i32 %fc2_weight_2, i32 %fc2_weight_3, i32 %fc2_weight_4, i32 %fc2_weight_5, i32 %fc2_weight_6, i32 %fc2_weight_7, i32 %fc2_weight_8, i32 %fc2_weight_9, i32 %fc2_weight_10, i32 %fc2_weight_11, i32 %fc2_weight_12, i32 %fc2_weight_13, i32 %fc2_weight_14, i32 %fc2_weight_15" [DNN.cpp:138]   --->   Operation 207 'call' 'call_ln138' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 208 [1/2] (0.00ns)   --->   "%call_ln138 = call void @DNN_Pipeline_VITIS_LOOP_135_6, i32 %fc1_output_load, i32 %fc1_output_load_1, i32 %fc1_output_load_2, i32 %fc1_output_load_3, i32 %fc1_output_load_4, i32 %fc1_output_load_5, i32 %fc1_output_load_6, i32 %fc1_output_load_7, i32 %fc1_output_load_8, i32 %fc1_output_load_9, i32 %fc1_output_load_10, i32 %fc1_output_load_11, i32 %fc1_output_load_12, i32 %fc1_output_load_13, i32 %fc1_output_load_14, i32 %fc1_output_load_15, i32 %fc2_output, i32 %fc2_weight_0, i32 %fc2_weight_1, i32 %fc2_weight_2, i32 %fc2_weight_3, i32 %fc2_weight_4, i32 %fc2_weight_5, i32 %fc2_weight_6, i32 %fc2_weight_7, i32 %fc2_weight_8, i32 %fc2_weight_9, i32 %fc2_weight_10, i32 %fc2_weight_11, i32 %fc2_weight_12, i32 %fc2_weight_13, i32 %fc2_weight_14, i32 %fc2_weight_15" [DNN.cpp:138]   --->   Operation 208 'call' 'call_ln138' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 2.32>
ST_36 : Operation 209 [2/2] (2.32ns)   --->   "%fc2_output_load = load i4 %fc2_output_addr" [DNN.cpp:146]   --->   Operation 209 'load' 'fc2_output_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_36 : Operation 210 [1/1] (0.00ns)   --->   "%fc2_output_addr_1 = getelementptr i32 %fc2_output, i64 0, i64 1" [DNN.cpp:146]   --->   Operation 210 'getelementptr' 'fc2_output_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 211 [2/2] (2.32ns)   --->   "%fc2_output_load_1 = load i4 %fc2_output_addr_1" [DNN.cpp:146]   --->   Operation 211 'load' 'fc2_output_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 37 <SV = 36> <Delay = 2.32>
ST_37 : Operation 212 [1/2] (2.32ns)   --->   "%fc2_output_load = load i4 %fc2_output_addr" [DNN.cpp:146]   --->   Operation 212 'load' 'fc2_output_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_37 : Operation 213 [1/2] (2.32ns)   --->   "%fc2_output_load_1 = load i4 %fc2_output_addr_1" [DNN.cpp:146]   --->   Operation 213 'load' 'fc2_output_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_37 : Operation 214 [1/1] (0.00ns)   --->   "%fc2_output_addr_2 = getelementptr i32 %fc2_output, i64 0, i64 2" [DNN.cpp:146]   --->   Operation 214 'getelementptr' 'fc2_output_addr_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 215 [2/2] (2.32ns)   --->   "%fc2_output_load_2 = load i4 %fc2_output_addr_2" [DNN.cpp:146]   --->   Operation 215 'load' 'fc2_output_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_37 : Operation 216 [1/1] (0.00ns)   --->   "%fc2_output_addr_3 = getelementptr i32 %fc2_output, i64 0, i64 3" [DNN.cpp:146]   --->   Operation 216 'getelementptr' 'fc2_output_addr_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 217 [2/2] (2.32ns)   --->   "%fc2_output_load_3 = load i4 %fc2_output_addr_3" [DNN.cpp:146]   --->   Operation 217 'load' 'fc2_output_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 38 <SV = 37> <Delay = 2.32>
ST_38 : Operation 218 [1/2] (2.32ns)   --->   "%fc2_output_load_2 = load i4 %fc2_output_addr_2" [DNN.cpp:146]   --->   Operation 218 'load' 'fc2_output_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_38 : Operation 219 [1/2] (2.32ns)   --->   "%fc2_output_load_3 = load i4 %fc2_output_addr_3" [DNN.cpp:146]   --->   Operation 219 'load' 'fc2_output_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_38 : Operation 220 [1/1] (0.00ns)   --->   "%fc2_output_addr_4 = getelementptr i32 %fc2_output, i64 0, i64 4" [DNN.cpp:146]   --->   Operation 220 'getelementptr' 'fc2_output_addr_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 221 [2/2] (2.32ns)   --->   "%fc2_output_load_4 = load i4 %fc2_output_addr_4" [DNN.cpp:146]   --->   Operation 221 'load' 'fc2_output_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_38 : Operation 222 [1/1] (0.00ns)   --->   "%fc2_output_addr_5 = getelementptr i32 %fc2_output, i64 0, i64 5" [DNN.cpp:146]   --->   Operation 222 'getelementptr' 'fc2_output_addr_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 223 [2/2] (2.32ns)   --->   "%fc2_output_load_5 = load i4 %fc2_output_addr_5" [DNN.cpp:146]   --->   Operation 223 'load' 'fc2_output_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 39 <SV = 38> <Delay = 2.32>
ST_39 : Operation 224 [1/2] (2.32ns)   --->   "%fc2_output_load_4 = load i4 %fc2_output_addr_4" [DNN.cpp:146]   --->   Operation 224 'load' 'fc2_output_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_39 : Operation 225 [1/2] (2.32ns)   --->   "%fc2_output_load_5 = load i4 %fc2_output_addr_5" [DNN.cpp:146]   --->   Operation 225 'load' 'fc2_output_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_39 : Operation 226 [1/1] (0.00ns)   --->   "%fc2_output_addr_6 = getelementptr i32 %fc2_output, i64 0, i64 6" [DNN.cpp:146]   --->   Operation 226 'getelementptr' 'fc2_output_addr_6' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 227 [2/2] (2.32ns)   --->   "%fc2_output_load_6 = load i4 %fc2_output_addr_6" [DNN.cpp:146]   --->   Operation 227 'load' 'fc2_output_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_39 : Operation 228 [1/1] (0.00ns)   --->   "%fc2_output_addr_7 = getelementptr i32 %fc2_output, i64 0, i64 7" [DNN.cpp:146]   --->   Operation 228 'getelementptr' 'fc2_output_addr_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 229 [2/2] (2.32ns)   --->   "%fc2_output_load_7 = load i4 %fc2_output_addr_7" [DNN.cpp:146]   --->   Operation 229 'load' 'fc2_output_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 40 <SV = 39> <Delay = 2.32>
ST_40 : Operation 230 [1/2] (2.32ns)   --->   "%fc2_output_load_6 = load i4 %fc2_output_addr_6" [DNN.cpp:146]   --->   Operation 230 'load' 'fc2_output_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_40 : Operation 231 [1/2] (2.32ns)   --->   "%fc2_output_load_7 = load i4 %fc2_output_addr_7" [DNN.cpp:146]   --->   Operation 231 'load' 'fc2_output_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_40 : Operation 232 [1/1] (0.00ns)   --->   "%fc2_output_addr_8 = getelementptr i32 %fc2_output, i64 0, i64 8" [DNN.cpp:146]   --->   Operation 232 'getelementptr' 'fc2_output_addr_8' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 233 [2/2] (2.32ns)   --->   "%fc2_output_load_8 = load i4 %fc2_output_addr_8" [DNN.cpp:146]   --->   Operation 233 'load' 'fc2_output_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_40 : Operation 234 [1/1] (0.00ns)   --->   "%fc2_output_addr_9 = getelementptr i32 %fc2_output, i64 0, i64 9" [DNN.cpp:146]   --->   Operation 234 'getelementptr' 'fc2_output_addr_9' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 235 [2/2] (2.32ns)   --->   "%fc2_output_load_9 = load i4 %fc2_output_addr_9" [DNN.cpp:146]   --->   Operation 235 'load' 'fc2_output_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 41 <SV = 40> <Delay = 2.32>
ST_41 : Operation 236 [1/2] (2.32ns)   --->   "%fc2_output_load_8 = load i4 %fc2_output_addr_8" [DNN.cpp:146]   --->   Operation 236 'load' 'fc2_output_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_41 : Operation 237 [1/2] (2.32ns)   --->   "%fc2_output_load_9 = load i4 %fc2_output_addr_9" [DNN.cpp:146]   --->   Operation 237 'load' 'fc2_output_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_41 : Operation 238 [1/1] (0.00ns)   --->   "%fc2_output_addr_10 = getelementptr i32 %fc2_output, i64 0, i64 10" [DNN.cpp:146]   --->   Operation 238 'getelementptr' 'fc2_output_addr_10' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 239 [2/2] (2.32ns)   --->   "%fc2_output_load_10 = load i4 %fc2_output_addr_10" [DNN.cpp:146]   --->   Operation 239 'load' 'fc2_output_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_41 : Operation 240 [1/1] (0.00ns)   --->   "%fc2_output_addr_11 = getelementptr i32 %fc2_output, i64 0, i64 11" [DNN.cpp:146]   --->   Operation 240 'getelementptr' 'fc2_output_addr_11' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 241 [2/2] (2.32ns)   --->   "%fc2_output_load_11 = load i4 %fc2_output_addr_11" [DNN.cpp:146]   --->   Operation 241 'load' 'fc2_output_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 42 <SV = 41> <Delay = 2.32>
ST_42 : Operation 242 [1/2] (2.32ns)   --->   "%fc2_output_load_10 = load i4 %fc2_output_addr_10" [DNN.cpp:146]   --->   Operation 242 'load' 'fc2_output_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_42 : Operation 243 [1/2] (2.32ns)   --->   "%fc2_output_load_11 = load i4 %fc2_output_addr_11" [DNN.cpp:146]   --->   Operation 243 'load' 'fc2_output_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_42 : Operation 244 [2/2] (0.00ns)   --->   "%call_ln146 = call void @DNN_Pipeline_VITIS_LOOP_143_8, i32 %fc2_output_load, i32 %fc2_output_load_1, i32 %fc2_output_load_2, i32 %fc2_output_load_3, i32 %fc2_output_load_4, i32 %fc2_output_load_5, i32 %fc2_output_load_6, i32 %fc2_output_load_7, i32 %fc2_output_load_8, i32 %fc2_output_load_9, i32 %fc2_output_load_10, i32 %fc2_output_load_11, i32 %temp_output, i32 %output_weight_0, i32 %output_weight_1, i32 %output_weight_2, i32 %output_weight_3, i32 %output_weight_4, i32 %output_weight_5, i32 %output_weight_6, i32 %output_weight_7, i32 %output_weight_8, i32 %output_weight_9, i32 %output_weight_10, i32 %output_weight_11" [DNN.cpp:146]   --->   Operation 244 'call' 'call_ln146' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 0.00>
ST_43 : Operation 245 [1/2] (0.00ns)   --->   "%call_ln146 = call void @DNN_Pipeline_VITIS_LOOP_143_8, i32 %fc2_output_load, i32 %fc2_output_load_1, i32 %fc2_output_load_2, i32 %fc2_output_load_3, i32 %fc2_output_load_4, i32 %fc2_output_load_5, i32 %fc2_output_load_6, i32 %fc2_output_load_7, i32 %fc2_output_load_8, i32 %fc2_output_load_9, i32 %fc2_output_load_10, i32 %fc2_output_load_11, i32 %temp_output, i32 %output_weight_0, i32 %output_weight_1, i32 %output_weight_2, i32 %output_weight_3, i32 %output_weight_4, i32 %output_weight_5, i32 %output_weight_6, i32 %output_weight_7, i32 %output_weight_8, i32 %output_weight_9, i32 %output_weight_10, i32 %output_weight_11" [DNN.cpp:146]   --->   Operation 245 'call' 'call_ln146' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 0.00>
ST_44 : Operation 246 [2/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_VITIS_LOOP_150_10, i32 %temp_output, i32 %s_loc"   --->   Operation 246 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 2.32>
ST_45 : Operation 247 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output, i64 0, i64 0" [DNN.cpp:105]   --->   Operation 247 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 248 [1/1] (2.32ns)   --->   "%store_ln105 = store i32 1, i4 %output_addr" [DNN.cpp:105]   --->   Operation 248 'store' 'store_ln105' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_45 : Operation 249 [1/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_VITIS_LOOP_150_10, i32 %temp_output, i32 %s_loc"   --->   Operation 249 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 0.00>
ST_46 : Operation 250 [1/1] (0.00ns)   --->   "%s_loc_load = load i32 %s_loc"   --->   Operation 250 'load' 's_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 251 [2/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_VITIS_LOOP_153_11, i32 %temp_output, i32 %s_loc_load, i32 %output"   --->   Operation 251 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 0.00>
ST_47 : Operation 252 [1/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_VITIS_LOOP_153_11, i32 %temp_output, i32 %s_loc_load, i32 %output"   --->   Operation 252 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 0.00>
ST_48 : Operation 253 [2/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_VITIS_LOOP_158_12, i32 %output, i32 %max_idx_loc"   --->   Operation 253 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 0.00>
ST_49 : Operation 254 [1/2] (0.00ns)   --->   "%call_ln0 = call void @DNN_Pipeline_VITIS_LOOP_158_12, i32 %output, i32 %max_idx_loc"   --->   Operation 254 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 0.00>
ST_50 : Operation 255 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 255 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 256 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 256 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 257 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_2, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 257 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 258 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r"   --->   Operation 258 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 259 [1/1] (0.00ns)   --->   "%max_idx_loc_load = load i32 %max_idx_loc"   --->   Operation 259 'load' 'max_idx_loc_load' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 260 [1/1] (0.00ns)   --->   "%ret_ln165 = ret i32 %max_idx_loc_load" [DNN.cpp:165]   --->   Operation 260 'ret' 'ret_ln165' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30ns, clock uncertainty: 8.1ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'alloca' operation ('pool2_output[0][0]', DNN.cpp:100) [69]  (0 ns)
	'getelementptr' operation ('pool2_output_0_0_addr', DNN.cpp:100) [81]  (0 ns)
	'store' operation ('store_ln100', DNN.cpp:100) of constant 1 on array 'pool2_output[0][0]', DNN.cpp:100 [82]  (2.32 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('conv1_output_addr', DNN.cpp:97) [64]  (0 ns)
	'store' operation ('store_ln97', DNN.cpp:97) of constant 1 on array 'input', DNN.cpp:97 [76]  (3.25 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('flatten_output_addr', DNN.cpp:101) [84]  (0 ns)
	'store' operation ('store_ln101', DNN.cpp:101) of constant 1 on array 'flatten_output', DNN.cpp:101 [85]  (2.32 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 2.32ns
The critical path consists of the following:
	'load' operation ('flatten_output_load', DNN.cpp:129) on array 'flatten_output', DNN.cpp:101 [106]  (2.32 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'load' operation ('flatten_output_load', DNN.cpp:129) on array 'flatten_output', DNN.cpp:101 [106]  (2.32 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'load' operation ('flatten_output_load_2', DNN.cpp:129) on array 'flatten_output', DNN.cpp:101 [110]  (2.32 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'load' operation ('flatten_output_load_4', DNN.cpp:129) on array 'flatten_output', DNN.cpp:101 [114]  (2.32 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'load' operation ('flatten_output_load_6', DNN.cpp:129) on array 'flatten_output', DNN.cpp:101 [118]  (2.32 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'load' operation ('flatten_output_load_8', DNN.cpp:129) on array 'flatten_output', DNN.cpp:101 [122]  (2.32 ns)

 <State 22>: 2.32ns
The critical path consists of the following:
	'load' operation ('flatten_output_load_10', DNN.cpp:129) on array 'flatten_output', DNN.cpp:101 [126]  (2.32 ns)

 <State 23>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fc1_output_addr', DNN.cpp:102) [87]  (0 ns)
	'store' operation ('store_ln102', DNN.cpp:102) of constant 1 on array 'fc1_output', DNN.cpp:102 [88]  (2.32 ns)

 <State 24>: 2.32ns
The critical path consists of the following:
	'load' operation ('flatten_output_load_14', DNN.cpp:129) on array 'flatten_output', DNN.cpp:101 [134]  (2.32 ns)

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 2.32ns
The critical path consists of the following:
	'load' operation ('fc1_output_load', DNN.cpp:138) on array 'fc1_output', DNN.cpp:102 [138]  (2.32 ns)

 <State 27>: 2.32ns
The critical path consists of the following:
	'load' operation ('fc1_output_load', DNN.cpp:138) on array 'fc1_output', DNN.cpp:102 [138]  (2.32 ns)

 <State 28>: 2.32ns
The critical path consists of the following:
	'load' operation ('fc1_output_load_2', DNN.cpp:138) on array 'fc1_output', DNN.cpp:102 [142]  (2.32 ns)

 <State 29>: 2.32ns
The critical path consists of the following:
	'load' operation ('fc1_output_load_4', DNN.cpp:138) on array 'fc1_output', DNN.cpp:102 [146]  (2.32 ns)

 <State 30>: 2.32ns
The critical path consists of the following:
	'load' operation ('fc1_output_load_6', DNN.cpp:138) on array 'fc1_output', DNN.cpp:102 [150]  (2.32 ns)

 <State 31>: 2.32ns
The critical path consists of the following:
	'load' operation ('fc1_output_load_8', DNN.cpp:138) on array 'fc1_output', DNN.cpp:102 [154]  (2.32 ns)

 <State 32>: 2.32ns
The critical path consists of the following:
	'load' operation ('fc1_output_load_10', DNN.cpp:138) on array 'fc1_output', DNN.cpp:102 [158]  (2.32 ns)

 <State 33>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fc2_output_addr', DNN.cpp:103) [90]  (0 ns)
	'store' operation ('store_ln103', DNN.cpp:103) of constant 1 on array 'fc2_output', DNN.cpp:103 [91]  (2.32 ns)

 <State 34>: 2.32ns
The critical path consists of the following:
	'load' operation ('fc1_output_load_14', DNN.cpp:138) on array 'fc1_output', DNN.cpp:102 [166]  (2.32 ns)

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 2.32ns
The critical path consists of the following:
	'load' operation ('fc2_output_load', DNN.cpp:146) on array 'fc2_output', DNN.cpp:103 [170]  (2.32 ns)

 <State 37>: 2.32ns
The critical path consists of the following:
	'load' operation ('fc2_output_load', DNN.cpp:146) on array 'fc2_output', DNN.cpp:103 [170]  (2.32 ns)

 <State 38>: 2.32ns
The critical path consists of the following:
	'load' operation ('fc2_output_load_2', DNN.cpp:146) on array 'fc2_output', DNN.cpp:103 [174]  (2.32 ns)

 <State 39>: 2.32ns
The critical path consists of the following:
	'load' operation ('fc2_output_load_4', DNN.cpp:146) on array 'fc2_output', DNN.cpp:103 [178]  (2.32 ns)

 <State 40>: 2.32ns
The critical path consists of the following:
	'load' operation ('fc2_output_load_6', DNN.cpp:146) on array 'fc2_output', DNN.cpp:103 [182]  (2.32 ns)

 <State 41>: 2.32ns
The critical path consists of the following:
	'load' operation ('fc2_output_load_8', DNN.cpp:146) on array 'fc2_output', DNN.cpp:103 [186]  (2.32 ns)

 <State 42>: 2.32ns
The critical path consists of the following:
	'load' operation ('fc2_output_load_10', DNN.cpp:146) on array 'fc2_output', DNN.cpp:103 [190]  (2.32 ns)

 <State 43>: 0ns
The critical path consists of the following:

 <State 44>: 0ns
The critical path consists of the following:

 <State 45>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('output_addr', DNN.cpp:105) [96]  (0 ns)
	'store' operation ('store_ln105', DNN.cpp:105) of constant 1 on array 'output', DNN.cpp:105 [97]  (2.32 ns)

 <State 46>: 0ns
The critical path consists of the following:

 <State 47>: 0ns
The critical path consists of the following:

 <State 48>: 0ns
The critical path consists of the following:

 <State 49>: 0ns
The critical path consists of the following:

 <State 50>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
