# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Pmod-I2S2-Arty-S7-50.gen/sources_1/ip/dds_compiler_0/sim/dds_compiler_0.vhd" \

# Do not sort compile order
nosort
