{"topicSections":[{"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Type\/!=(_:_:)"],"title":"Operators","generated":true}],"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Type"]]},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/type\/equatable-implementations"]}],"metadata":{"roleHeading":"API Collection","role":"collectionGroup","modules":[{"name":"VHDLParsing"}],"title":"Equatable Implementations"},"kind":"article","identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Type\/Equatable-Implementations","interfaceLanguage":"swift"},"schemaVersion":{"minor":3,"major":0,"patch":0},"sections":[],"references":{"doc://VHDLParsing/documentation/VHDLParsing/Type":{"fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"Type"}],"title":"Type","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"Type"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Type","role":"symbol","type":"topic","abstract":[{"type":"text","text":"A type in "},{"code":"VHDL","type":"codeVoice"},{"type":"text","text":"."}],"url":"\/documentation\/vhdlparsing\/type"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/Type/!=(_:_:)":{"abstract":[],"fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"!="},{"kind":"text","text":" "},{"kind":"text","text":"("},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":", "},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":") -> "},{"preciseIdentifier":"s:Sb","kind":"typeIdentifier","text":"Bool"}],"type":"topic","kind":"symbol","title":"!=(_:_:)","role":"symbol","url":"\/documentation\/vhdlparsing\/type\/!=(_:_:)","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Type\/!=(_:_:)"}}}