{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1424823485172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1424823485184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 24 18:18:04 2015 " "Processing started: Tue Feb 24 18:18:04 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1424823485184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1424823485184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8bitmult -c 8bitmult " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8bitmult -c 8bitmult" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1424823485185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1424823485739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my8bitmult.v 1 1 " "Found 1 design units, including 1 entities, in source file my8bitmult.v" { { "Info" "ISGN_ENTITY_NAME" "1 my8bitmult " "Found entity 1: my8bitmult" {  } { { "my8bitmult.v" "" { Text "/home/zachrice/385/385/exp5/my8bitmult.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424823486232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424823486232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "/home/zachrice/385/385/exp5/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424823486282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424823486282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DeeFF.sv 1 1 " "Found 1 design units, including 1 entities, in source file DeeFF.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DeeFF " "Found entity 1: DeeFF" {  } { { "DeeFF.sv" "" { Text "/home/zachrice/385/385/exp5/DeeFF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424823486301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424823486301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_unit " "Found entity 1: register_unit" {  } { { "register_unit.sv" "" { Text "/home/zachrice/385/385/exp5/register_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424823486319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424823486319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "/home/zachrice/385/385/exp5/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424823486343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424823486343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADD_SUB9.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADD_SUB9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB9 " "Found entity 1: ADD_SUB9" {  } { { "ADD_SUB9.sv" "" { Text "/home/zachrice/385/385/exp5/ADD_SUB9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424823486361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424823486361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8 " "Found entity 1: reg_8" {  } { { "reg_8.sv" "" { Text "/home/zachrice/385/385/exp5/reg_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424823486374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424823486374 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "/home/zachrice/385/385/exp5/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1424823486400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HexDriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file HexDriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "/home/zachrice/385/385/exp5/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424823486401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424823486401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "/home/zachrice/385/385/exp5/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424823486418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424823486418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-SYN " "Found design unit 1: mux21-SYN" {  } { { "mux21.vhd" "" { Text "/home/zachrice/385/385/exp5/mux21.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424823486976 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.vhd" "" { Text "/home/zachrice/385/385/exp5/mux21.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424823486976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424823486976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "/home/zachrice/385/385/exp5/lpm_mux0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424823486999 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "/home/zachrice/385/385/exp5/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424823486999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424823486999 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "my8bitmult " "Elaborating entity \"my8bitmult\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1424823487379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:b2v_inst " "Elaborating entity \"control\" for hierarchy \"control:b2v_inst\"" {  } { { "my8bitmult.v" "b2v_inst" { Text "/home/zachrice/385/385/exp5/my8bitmult.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424823487388 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "control.sv(142) " "Verilog HDL Case Statement warning at control.sv(142): case item expression covers a value already covered by a previous case item" {  } { { "control.sv" "" { Text "/home/zachrice/385/385/exp5/control.sv" 142 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424823487392 "|my8bitmult|control:b2v_inst"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "control.sv(154) " "Verilog HDL Case Statement warning at control.sv(154): case item expression covers a value already covered by a previous case item" {  } { { "control.sv" "" { Text "/home/zachrice/385/385/exp5/control.sv" 154 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424823487392 "|my8bitmult|control:b2v_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AhexU control.sv(4) " "Output port \"AhexU\" at control.sv(4) has no driver" {  } { { "control.sv" "" { Text "/home/zachrice/385/385/exp5/control.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1424823487392 "|my8bitmult|control:b2v_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AhexL control.sv(4) " "Output port \"AhexL\" at control.sv(4) has no driver" {  } { { "control.sv" "" { Text "/home/zachrice/385/385/exp5/control.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1424823487392 "|my8bitmult|control:b2v_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BhexU control.sv(4) " "Output port \"BhexU\" at control.sv(4) has no driver" {  } { { "control.sv" "" { Text "/home/zachrice/385/385/exp5/control.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1424823487392 "|my8bitmult|control:b2v_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Aval control.sv(5) " "Output port \"Aval\" at control.sv(5) has no driver" {  } { { "control.sv" "" { Text "/home/zachrice/385/385/exp5/control.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1424823487392 "|my8bitmult|control:b2v_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Bval control.sv(5) " "Output port \"Bval\" at control.sv(5) has no driver" {  } { { "control.sv" "" { Text "/home/zachrice/385/385/exp5/control.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1424823487393 "|my8bitmult|control:b2v_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "X control.sv(6) " "Output port \"X\" at control.sv(6) has no driver" {  } { { "control.sv" "" { Text "/home/zachrice/385/385/exp5/control.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1424823487393 "|my8bitmult|control:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB9 ADD_SUB9:b2v_inst1 " "Elaborating entity \"ADD_SUB9\" for hierarchy \"ADD_SUB9:b2v_inst1\"" {  } { { "my8bitmult.v" "b2v_inst1" { Text "/home/zachrice/385/385/exp5/my8bitmult.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424823487398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ADD_SUB9:b2v_inst1\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"ADD_SUB9:b2v_inst1\|full_adder:FA0\"" {  } { { "ADD_SUB9.sv" "FA0" { Text "/home/zachrice/385/385/exp5/ADD_SUB9.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424823487407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8 reg_8:b2v_inst10 " "Elaborating entity \"reg_8\" for hierarchy \"reg_8:b2v_inst10\"" {  } { { "my8bitmult.v" "b2v_inst10" { Text "/home/zachrice/385/385/exp5/my8bitmult.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424823487431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeeFF DeeFF:b2v_inst5 " "Elaborating entity \"DeeFF\" for hierarchy \"DeeFF:b2v_inst5\"" {  } { { "my8bitmult.v" "b2v_inst5" { Text "/home/zachrice/385/385/exp5/my8bitmult.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424823487436 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "DeeFF.sv(9) " "Verilog HDL warning at DeeFF.sv(9): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "DeeFF.sv" "" { Text "/home/zachrice/385/385/exp5/DeeFF.sv" 9 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1424823487437 "|my8bitmult|DeeFF:b2v_inst5"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1424823488034 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1424823488143 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1424823488646 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424823488646 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLR_LDB " "No output dependent on input pin \"CLR_LDB\"" {  } { { "my8bitmult.v" "" { Text "/home/zachrice/385/385/exp5/my8bitmult.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424823488893 "|my8bitmult|CLR_LDB"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset2 " "No output dependent on input pin \"Reset2\"" {  } { { "my8bitmult.v" "" { Text "/home/zachrice/385/385/exp5/my8bitmult.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424823488893 "|my8bitmult|Reset2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[0\] " "No output dependent on input pin \"Switches\[0\]\"" {  } { { "my8bitmult.v" "" { Text "/home/zachrice/385/385/exp5/my8bitmult.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424823488893 "|my8bitmult|Switches[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[1\] " "No output dependent on input pin \"Switches\[1\]\"" {  } { { "my8bitmult.v" "" { Text "/home/zachrice/385/385/exp5/my8bitmult.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424823488893 "|my8bitmult|Switches[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[2\] " "No output dependent on input pin \"Switches\[2\]\"" {  } { { "my8bitmult.v" "" { Text "/home/zachrice/385/385/exp5/my8bitmult.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424823488893 "|my8bitmult|Switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[3\] " "No output dependent on input pin \"Switches\[3\]\"" {  } { { "my8bitmult.v" "" { Text "/home/zachrice/385/385/exp5/my8bitmult.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424823488893 "|my8bitmult|Switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[4\] " "No output dependent on input pin \"Switches\[4\]\"" {  } { { "my8bitmult.v" "" { Text "/home/zachrice/385/385/exp5/my8bitmult.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424823488893 "|my8bitmult|Switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[5\] " "No output dependent on input pin \"Switches\[5\]\"" {  } { { "my8bitmult.v" "" { Text "/home/zachrice/385/385/exp5/my8bitmult.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424823488893 "|my8bitmult|Switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[6\] " "No output dependent on input pin \"Switches\[6\]\"" {  } { { "my8bitmult.v" "" { Text "/home/zachrice/385/385/exp5/my8bitmult.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424823488893 "|my8bitmult|Switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[7\] " "No output dependent on input pin \"Switches\[7\]\"" {  } { { "my8bitmult.v" "" { Text "/home/zachrice/385/385/exp5/my8bitmult.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424823488893 "|my8bitmult|Switches[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Run " "No output dependent on input pin \"Run\"" {  } { { "my8bitmult.v" "" { Text "/home/zachrice/385/385/exp5/my8bitmult.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424823488893 "|my8bitmult|Run"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk " "No output dependent on input pin \"Clk\"" {  } { { "my8bitmult.v" "" { Text "/home/zachrice/385/385/exp5/my8bitmult.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424823488893 "|my8bitmult|Clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "No output dependent on input pin \"Reset\"" {  } { { "my8bitmult.v" "" { Text "/home/zachrice/385/385/exp5/my8bitmult.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424823488893 "|my8bitmult|Reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1424823488893 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1424823488895 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1424823488895 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1424823488895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "404 " "Peak virtual memory: 404 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1424823488953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 24 18:18:08 2015 " "Processing ended: Tue Feb 24 18:18:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1424823488953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1424823488953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1424823488953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1424823488953 ""}
