Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/Users/rosdrigo/Documents/Eng-eletronica/Dispositivos_Reprovaveis/aula_201029/ --output-directory=D:/Users/rosdrigo/Documents/Eng-eletronica/Dispositivos_Reprovaveis/aula_201029/aula_201029_qsys/ --report-file=bsf:D:/Users/rosdrigo/Documents/Eng-eletronica/Dispositivos_Reprovaveis/aula_201029/aula_201029_qsys.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=D:/Users/rosdrigo/Documents/Eng-eletronica/Dispositivos_Reprovaveis/aula_201029/aula_201029_qsys.qsys
Progress: Loading aula_201029/aula_201029_qsys.qsys
Progress: Reading input file
Progress: Adding clk_rc [clock_source 13.0]
Progress: Parameterizing module clk_rc
Progress: Adding nios2_qsys_rc [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_rc
Progress: Adding onchip_memory2_rc [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_rc
Progress: Adding jtag_uart_rc [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_rc
Progress: Adding sw_rc [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module sw_rc
Progress: Adding key_rc [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module key_rc
Progress: Adding ledr_rc [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module ledr_rc
Progress: Adding hex0_rc [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module hex0_rc
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: aula_201029_qsys.sw_rc: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: aula_201029_qsys.key_rc: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/Users/rosdrigo/Documents/Eng-eletronica/Dispositivos_Reprovaveis/aula_201029/ --output-directory=D:/Users/rosdrigo/Documents/Eng-eletronica/Dispositivos_Reprovaveis/aula_201029/aula_201029_qsys/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:D:/Users/rosdrigo/Documents/Eng-eletronica/Dispositivos_Reprovaveis/aula_201029/aula_201029_qsys.sopcinfo --report-file=html:D:/Users/rosdrigo/Documents/Eng-eletronica/Dispositivos_Reprovaveis/aula_201029/aula_201029_qsys.html --report-file=qip:D:/Users/rosdrigo/Documents/Eng-eletronica/Dispositivos_Reprovaveis/aula_201029/aula_201029_qsys/synthesis/aula_201029_qsys.qip --report-file=cmp:D:/Users/rosdrigo/Documents/Eng-eletronica/Dispositivos_Reprovaveis/aula_201029/aula_201029_qsys.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=D:/Users/rosdrigo/Documents/Eng-eletronica/Dispositivos_Reprovaveis/aula_201029/aula_201029_qsys.qsys --language=VHDL
Progress: Loading aula_201029/aula_201029_qsys.qsys
Progress: Reading input file
Progress: Adding clk_rc [clock_source 13.0]
Progress: Parameterizing module clk_rc
Progress: Adding nios2_qsys_rc [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_rc
Progress: Adding onchip_memory2_rc [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_rc
Progress: Adding jtag_uart_rc [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_rc
Progress: Adding sw_rc [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module sw_rc
Progress: Adding key_rc [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module key_rc
Progress: Adding ledr_rc [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module ledr_rc
Progress: Adding hex0_rc [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module hex0_rc
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: aula_201029_qsys.sw_rc: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: aula_201029_qsys.key_rc: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: aula_201029_qsys: Generating aula_201029_qsys "aula_201029_qsys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 8 modules, 29 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 17 modules, 56 connections
Info: merlin_domain_transform: After transform: 34 modules, 140 connections
Info: merlin_router_transform: After transform: 43 modules, 167 connections
Info: reset_adaptation_transform: After transform: 44 modules, 169 connections
Info: merlin_network_to_switch_transform: After transform: 61 modules, 215 connections
Info: merlin_mm_transform: After transform: 61 modules, 215 connections
Info: merlin_interrupt_mapper_transform: After transform: 62 modules, 218 connections
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_201029_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: nios2_qsys_rc: Starting RTL generation for module 'aula_201029_qsys_nios2_qsys_rc'
Info: nios2_qsys_rc:   Generation command is [exec D:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=aula_201029_qsys_nios2_qsys_rc --dir=C:/Users/rosdrigo/AppData/Local/Temp/alt8564_5173642919103146664.dir/0001_nios2_qsys_rc_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/rosdrigo/AppData/Local/Temp/alt8564_5173642919103146664.dir/0001_nios2_qsys_rc_gen//aula_201029_qsys_nios2_qsys_rc_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_rc: # 2020.10.29 19:38:35 (*) Starting Nios II generation
Info: nios2_qsys_rc: # 2020.10.29 19:38:35 (*)   Checking for plaintext license.
Info: nios2_qsys_rc: # 2020.10.29 19:38:39 (*)   Couldn't query license setup in Quartus directory D:/altera/13.0sp1/quartus
Info: nios2_qsys_rc: # 2020.10.29 19:38:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_rc: # 2020.10.29 19:38:39 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_rc: # 2020.10.29 19:38:39 (*)   Plaintext license not found.
Info: nios2_qsys_rc: # 2020.10.29 19:38:39 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_rc: # 2020.10.29 19:38:39 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_rc: # 2020.10.29 19:38:39 (*)   Creating all objects for CPU
Info: nios2_qsys_rc: # 2020.10.29 19:38:41 (*)   Generating RTL from CPU objects
Info: nios2_qsys_rc: # 2020.10.29 19:38:41 (*)   Creating plain-text RTL
Info: nios2_qsys_rc: # 2020.10.29 19:38:44 (*) Done Nios II generation
Info: nios2_qsys_rc: Done RTL generation for module 'aula_201029_qsys_nios2_qsys_rc'
Info: nios2_qsys_rc: "aula_201029_qsys" instantiated altera_nios2_qsys "nios2_qsys_rc"
Info: onchip_memory2_rc: Starting RTL generation for module 'aula_201029_qsys_onchip_memory2_rc'
Info: onchip_memory2_rc:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=aula_201029_qsys_onchip_memory2_rc --dir=C:/Users/rosdrigo/AppData/Local/Temp/alt8564_5173642919103146664.dir/0002_onchip_memory2_rc_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/rosdrigo/AppData/Local/Temp/alt8564_5173642919103146664.dir/0002_onchip_memory2_rc_gen//aula_201029_qsys_onchip_memory2_rc_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_rc: Done RTL generation for module 'aula_201029_qsys_onchip_memory2_rc'
Info: onchip_memory2_rc: "aula_201029_qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_rc"
Info: jtag_uart_rc: Starting RTL generation for module 'aula_201029_qsys_jtag_uart_rc'
Info: jtag_uart_rc:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=aula_201029_qsys_jtag_uart_rc --dir=C:/Users/rosdrigo/AppData/Local/Temp/alt8564_5173642919103146664.dir/0003_jtag_uart_rc_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/rosdrigo/AppData/Local/Temp/alt8564_5173642919103146664.dir/0003_jtag_uart_rc_gen//aula_201029_qsys_jtag_uart_rc_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_rc: Done RTL generation for module 'aula_201029_qsys_jtag_uart_rc'
Info: jtag_uart_rc: "aula_201029_qsys" instantiated altera_avalon_jtag_uart "jtag_uart_rc"
Info: sw_rc: Starting RTL generation for module 'aula_201029_qsys_sw_rc'
Info: sw_rc:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula_201029_qsys_sw_rc --dir=C:/Users/rosdrigo/AppData/Local/Temp/alt8564_5173642919103146664.dir/0004_sw_rc_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/rosdrigo/AppData/Local/Temp/alt8564_5173642919103146664.dir/0004_sw_rc_gen//aula_201029_qsys_sw_rc_component_configuration.pl  --do_build_sim=0  ]
Info: sw_rc: Done RTL generation for module 'aula_201029_qsys_sw_rc'
Info: sw_rc: "aula_201029_qsys" instantiated altera_avalon_pio "sw_rc"
Info: key_rc: Starting RTL generation for module 'aula_201029_qsys_key_rc'
Info: key_rc:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula_201029_qsys_key_rc --dir=C:/Users/rosdrigo/AppData/Local/Temp/alt8564_5173642919103146664.dir/0005_key_rc_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/rosdrigo/AppData/Local/Temp/alt8564_5173642919103146664.dir/0005_key_rc_gen//aula_201029_qsys_key_rc_component_configuration.pl  --do_build_sim=0  ]
Info: key_rc: Done RTL generation for module 'aula_201029_qsys_key_rc'
Info: key_rc: "aula_201029_qsys" instantiated altera_avalon_pio "key_rc"
Info: ledr_rc: Starting RTL generation for module 'aula_201029_qsys_ledr_rc'
Info: ledr_rc:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula_201029_qsys_ledr_rc --dir=C:/Users/rosdrigo/AppData/Local/Temp/alt8564_5173642919103146664.dir/0006_ledr_rc_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/rosdrigo/AppData/Local/Temp/alt8564_5173642919103146664.dir/0006_ledr_rc_gen//aula_201029_qsys_ledr_rc_component_configuration.pl  --do_build_sim=0  ]
Info: ledr_rc: Done RTL generation for module 'aula_201029_qsys_ledr_rc'
Info: ledr_rc: "aula_201029_qsys" instantiated altera_avalon_pio "ledr_rc"
Info: hex0_rc: Starting RTL generation for module 'aula_201029_qsys_hex0_rc'
Info: hex0_rc:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula_201029_qsys_hex0_rc --dir=C:/Users/rosdrigo/AppData/Local/Temp/alt8564_5173642919103146664.dir/0007_hex0_rc_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/rosdrigo/AppData/Local/Temp/alt8564_5173642919103146664.dir/0007_hex0_rc_gen//aula_201029_qsys_hex0_rc_component_configuration.pl  --do_build_sim=0  ]
Info: hex0_rc: Done RTL generation for module 'aula_201029_qsys_hex0_rc'
Info: hex0_rc: "aula_201029_qsys" instantiated altera_avalon_pio "hex0_rc"
Info: nios2_qsys_rc_instruction_master_translator: "aula_201029_qsys" instantiated altera_merlin_master_translator "nios2_qsys_rc_instruction_master_translator"
Info: nios2_qsys_rc_jtag_debug_module_translator: "aula_201029_qsys" instantiated altera_merlin_slave_translator "nios2_qsys_rc_jtag_debug_module_translator"
Info: nios2_qsys_rc_instruction_master_translator_avalon_universal_master_0_agent: "aula_201029_qsys" instantiated altera_merlin_master_agent "nios2_qsys_rc_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_rc_jtag_debug_module_translator_avalon_universal_slave_0_agent: "aula_201029_qsys" instantiated altera_merlin_slave_agent "nios2_qsys_rc_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_rc_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "aula_201029_qsys" instantiated altera_avalon_sc_fifo "nios2_qsys_rc_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "aula_201029_qsys" instantiated altera_merlin_router "addr_router"
Info: id_router: "aula_201029_qsys" instantiated altera_merlin_router "id_router"
Info: rst_controller: "aula_201029_qsys" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "aula_201029_qsys" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "aula_201029_qsys" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "aula_201029_qsys" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "aula_201029_qsys" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/Users/rosdrigo/Documents/Eng-eletronica/Dispositivos_Reprovaveis/aula_201029/aula_201029_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "aula_201029_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: aula_201029_qsys: Done aula_201029_qsys" with 21 modules, 103 files, 2182176 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
