Classic Timing Analyzer report for PQP
Fri May 17 09:37:03 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                    ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------+-------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                       ; To                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------+-------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 10.572 ns                        ; ControlUnit:ControlUnit|state.Sub          ; stateout[3]                               ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 90.09 MHz ( period = 11.100 ns ) ; ControlUnit:ControlUnit|nextstate.Addi_762 ; ControlUnit:ControlUnit|state.Addi        ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Instr_Reg:InstructionRegister|Instr15_0[5] ; ControlUnit:ControlUnit|nextstate.Rte_681 ; clock      ; clock    ; 87           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                            ;                                           ;            ;          ; 87           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------+-------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                 ; To                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 90.09 MHz ( period = 11.100 ns )                    ; ControlUnit:ControlUnit|nextstate.Addi_762           ; ControlUnit:ControlUnit|state.Addi           ; clock      ; clock    ; None                        ; None                      ; 0.532 ns                ;
; N/A                                     ; 92.94 MHz ( period = 10.760 ns )                    ; ControlUnit:ControlUnit|nextstate.Sra_611            ; ControlUnit:ControlUnit|state.Sra            ; clock      ; clock    ; None                        ; None                      ; 0.516 ns                ;
; N/A                                     ; 94.45 MHz ( period = 10.588 ns )                    ; ControlUnit:ControlUnit|nextstate.Sub_716            ; ControlUnit:ControlUnit|state.Sub            ; clock      ; clock    ; None                        ; None                      ; 0.623 ns                ;
; N/A                                     ; 96.10 MHz ( period = 10.406 ns )                    ; ControlUnit:ControlUnit|nextstate.Break_705          ; ControlUnit:ControlUnit|state.Break          ; clock      ; clock    ; None                        ; None                      ; 0.531 ns                ;
; N/A                                     ; 96.30 MHz ( period = 10.384 ns )                    ; ControlUnit:ControlUnit|nextstate.And_727            ; ControlUnit:ControlUnit|state.And            ; clock      ; clock    ; None                        ; None                      ; 0.521 ns                ;
; N/A                                     ; 96.32 MHz ( period = 10.382 ns )                    ; ControlUnit:ControlUnit|nextstate.Sll_659            ; ControlUnit:ControlUnit|state.Sll            ; clock      ; clock    ; None                        ; None                      ; 0.524 ns                ;
; N/A                                     ; 96.66 MHz ( period = 10.346 ns )                    ; ControlUnit:ControlUnit|nextstate.Add_799            ; ControlUnit:ControlUnit|state.Add            ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 103.69 MHz ( period = 9.644 ns )                    ; ControlUnit:ControlUnit|nextstate.Srav_548           ; ControlUnit:ControlUnit|state.Srav           ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 103.71 MHz ( period = 9.642 ns )                    ; ControlUnit:ControlUnit|nextstate.Sllv_635           ; ControlUnit:ControlUnit|state.Sllv           ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 103.71 MHz ( period = 9.642 ns )                    ; ControlUnit:ControlUnit|nextstate.Jr_670             ; ControlUnit:ControlUnit|state.Jr             ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; ControlUnit:ControlUnit|nextstate.Rte_681            ; ControlUnit:ControlUnit|state.Rte            ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 106.93 MHz ( period = 9.352 ns )                    ; ControlUnit:ControlUnit|nextstate.SraWriteReg_587    ; ControlUnit:ControlUnit|state.SraWriteReg    ; clock      ; clock    ; None                        ; None                      ; 0.521 ns                ;
; N/A                                     ; 107.02 MHz ( period = 9.344 ns )                    ; ControlUnit:ControlUnit|nextstate.SraOp_600          ; ControlUnit:ControlUnit|state.SraOp          ; clock      ; clock    ; None                        ; None                      ; 0.518 ns                ;
; N/A                                     ; 107.55 MHz ( period = 9.298 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInReg_788     ; ControlUnit:ControlUnit|state.WriteInReg     ; clock      ; clock    ; None                        ; None                      ; 0.520 ns                ;
; N/A                                     ; 107.57 MHz ( period = 9.296 ns )                    ; ControlUnit:ControlUnit|nextstate.SllOp_561          ; ControlUnit:ControlUnit|state.SllOp          ; clock      ; clock    ; None                        ; None                      ; 0.518 ns                ;
; N/A                                     ; 107.60 MHz ( period = 9.294 ns )                    ; ControlUnit:ControlUnit|nextstate.Decode_812         ; ControlUnit:ControlUnit|state.Decode         ; clock      ; clock    ; None                        ; None                      ; 0.519 ns                ;
; N/A                                     ; 107.81 MHz ( period = 9.276 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_624   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; clock      ; clock    ; None                        ; None                      ; 0.514 ns                ;
; N/A                                     ; 107.83 MHz ( period = 9.274 ns )                    ; ControlUnit:ControlUnit|nextstate.SllWriteReg_648    ; ControlUnit:ControlUnit|state.SllWriteReg    ; clock      ; clock    ; None                        ; None                      ; 0.513 ns                ;
; N/A                                     ; 107.87 MHz ( period = 9.270 ns )                    ; ControlUnit:ControlUnit|nextstate.SravWriteReg_524   ; ControlUnit:ControlUnit|state.SravWriteReg   ; clock      ; clock    ; None                        ; None                      ; 0.511 ns                ;
; N/A                                     ; 115.96 MHz ( period = 8.624 ns )                    ; ControlUnit:ControlUnit|nextstate.Wait_775           ; ControlUnit:ControlUnit|state.Wait           ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 115.98 MHz ( period = 8.622 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_753 ; ControlUnit:ControlUnit|state.WriteInRegAddi ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 116.41 MHz ( period = 8.590 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead_825    ; ControlUnit:ControlUnit|state.WaitMemRead    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 116.44 MHz ( period = 8.588 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_740   ; ControlUnit:ControlUnit|state.WaitMemRead2   ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 116.63 MHz ( period = 8.574 ns )                    ; ControlUnit:ControlUnit|nextstate.SravOp_537         ; ControlUnit:ControlUnit|state.SravOp         ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 116.66 MHz ( period = 8.572 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvOp_574         ; ControlUnit:ControlUnit|state.SllvOp         ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 116.80 MHz ( period = 8.562 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInPC_694      ; ControlUnit:ControlUnit|state.WriteInPC      ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 116.90 MHz ( period = 8.554 ns )                    ; ControlUnit:ControlUnit|nextstate.Start_838          ; ControlUnit:ControlUnit|state.Start          ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 125.06 MHz ( period = 7.996 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.817 ns                ;
; N/A                                     ; 129.20 MHz ( period = 7.740 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.561 ns                ;
; N/A                                     ; 129.22 MHz ( period = 7.739 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.560 ns                ;
; N/A                                     ; 129.32 MHz ( period = 7.733 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.554 ns                ;
; N/A                                     ; 129.33 MHz ( period = 7.732 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.553 ns                ;
; N/A                                     ; 130.21 MHz ( period = 7.680 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.516 ns                ;
; N/A                                     ; 132.38 MHz ( period = 7.554 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.375 ns                ;
; N/A                                     ; 133.48 MHz ( period = 7.492 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 7.326 ns                ;
; N/A                                     ; 133.51 MHz ( period = 7.490 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.311 ns                ;
; N/A                                     ; 133.53 MHz ( period = 7.489 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 7.310 ns                ;
; N/A                                     ; 133.60 MHz ( period = 7.485 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 7.306 ns                ;
; N/A                                     ; 134.30 MHz ( period = 7.446 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.267 ns                ;
; N/A                                     ; 134.52 MHz ( period = 7.434 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 7.270 ns                ;
; N/A                                     ; 134.59 MHz ( period = 7.430 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 7.266 ns                ;
; N/A                                     ; 134.64 MHz ( period = 7.427 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 7.263 ns                ;
; N/A                                     ; 134.95 MHz ( period = 7.410 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.244 ns                ;
; N/A                                     ; 135.10 MHz ( period = 7.402 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 7.215 ns                ;
; N/A                                     ; 137.02 MHz ( period = 7.298 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.119 ns                ;
; N/A                                     ; 137.04 MHz ( period = 7.297 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.118 ns                ;
; N/A                                     ; 137.16 MHz ( period = 7.291 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.112 ns                ;
; N/A                                     ; 137.17 MHz ( period = 7.290 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.111 ns                ;
; N/A                                     ; 137.61 MHz ( period = 7.267 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.088 ns                ;
; N/A                                     ; 138.16 MHz ( period = 7.238 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.074 ns                ;
; N/A                                     ; 138.35 MHz ( period = 7.228 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 7.043 ns                ;
; N/A                                     ; 138.95 MHz ( period = 7.197 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.018 ns                ;
; N/A                                     ; 138.99 MHz ( period = 7.195 ns )                    ; ControlUnit:ControlUnit|state.SllWriteReg            ; RegDesloc:RegDesloc|temp[16]                 ; clock      ; clock    ; None                        ; None                      ; 7.006 ns                ;
; N/A                                     ; 139.08 MHz ( period = 7.190 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.011 ns                ;
; N/A                                     ; 139.10 MHz ( period = 7.189 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.010 ns                ;
; N/A                                     ; 139.22 MHz ( period = 7.183 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.004 ns                ;
; N/A                                     ; 139.24 MHz ( period = 7.182 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.003 ns                ;
; N/A                                     ; 139.26 MHz ( period = 7.181 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.002 ns                ;
; N/A                                     ; 139.68 MHz ( period = 7.159 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 6.993 ns                ;
; N/A                                     ; 139.76 MHz ( period = 7.155 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 6.989 ns                ;
; N/A                                     ; 140.02 MHz ( period = 7.142 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[20]                     ; clock      ; clock    ; None                        ; None                      ; 6.955 ns                ;
; N/A                                     ; 140.10 MHz ( period = 7.138 ns )                    ; Registrador:B|Saida[2]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.955 ns                ;
; N/A                                     ; 140.11 MHz ( period = 7.137 ns )                    ; ControlUnit:ControlUnit|state.SllWriteReg            ; RegDesloc:RegDesloc|temp[15]                 ; clock      ; clock    ; None                        ; None                      ; 6.951 ns                ;
; N/A                                     ; 140.21 MHz ( period = 7.132 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 140.25 MHz ( period = 7.130 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.966 ns                ;
; N/A                                     ; 140.77 MHz ( period = 7.104 ns )                    ; ControlUnit:ControlUnit|state.SllWriteReg            ; RegDesloc:RegDesloc|temp[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.919 ns                ;
; N/A                                     ; 140.79 MHz ( period = 7.103 ns )                    ; ControlUnit:ControlUnit|state.Sll                    ; RegDesloc:RegDesloc|temp[16]                 ; clock      ; clock    ; None                        ; None                      ; 6.917 ns                ;
; N/A                                     ; 140.96 MHz ( period = 7.094 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.888 ns                ;
; N/A                                     ; 141.44 MHz ( period = 7.070 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.888 ns                ;
; N/A                                     ; 141.56 MHz ( period = 7.064 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.885 ns                ;
; N/A                                     ; 141.70 MHz ( period = 7.057 ns )                    ; Registrador:A|Saida[2]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.875 ns                ;
; N/A                                     ; 141.84 MHz ( period = 7.050 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.884 ns                ;
; N/A                                     ; 141.88 MHz ( period = 7.048 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.869 ns                ;
; N/A                                     ; 141.90 MHz ( period = 7.047 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.868 ns                ;
; N/A                                     ; 141.94 MHz ( period = 7.045 ns )                    ; ControlUnit:ControlUnit|state.Sll                    ; RegDesloc:RegDesloc|temp[15]                 ; clock      ; clock    ; None                        ; None                      ; 6.862 ns                ;
; N/A                                     ; 141.98 MHz ( period = 7.043 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.864 ns                ;
; N/A                                     ; 142.61 MHz ( period = 7.012 ns )                    ; ControlUnit:ControlUnit|state.Sll                    ; RegDesloc:RegDesloc|temp[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.830 ns                ;
; N/A                                     ; 142.63 MHz ( period = 7.011 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.832 ns                ;
; N/A                                     ; 142.65 MHz ( period = 7.010 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.831 ns                ;
; N/A                                     ; 142.78 MHz ( period = 7.004 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.825 ns                ;
; N/A                                     ; 142.80 MHz ( period = 7.003 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.824 ns                ;
; N/A                                     ; 143.02 MHz ( period = 6.992 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 6.828 ns                ;
; N/A                                     ; 143.10 MHz ( period = 6.988 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 6.824 ns                ;
; N/A                                     ; 143.16 MHz ( period = 6.985 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 6.821 ns                ;
; N/A                                     ; 143.27 MHz ( period = 6.980 ns )                    ; ControlUnit:ControlUnit|state.SllOp                  ; RegDesloc:RegDesloc|temp[16]                 ; clock      ; clock    ; None                        ; None                      ; 6.796 ns                ;
; N/A                                     ; 143.35 MHz ( period = 6.976 ns )                    ; Registrador:PC|Saida[1]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.794 ns                ;
; N/A                                     ; 143.41 MHz ( period = 6.973 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[23]                 ; clock      ; clock    ; None                        ; None                      ; 6.788 ns                ;
; N/A                                     ; 143.51 MHz ( period = 6.968 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.802 ns                ;
; N/A                                     ; 143.53 MHz ( period = 6.967 ns )                    ; ControlUnit:ControlUnit|state.SraWriteReg            ; RegDesloc:RegDesloc|temp[16]                 ; clock      ; clock    ; None                        ; None                      ; 6.785 ns                ;
; N/A                                     ; 143.53 MHz ( period = 6.967 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[22]                     ; clock      ; clock    ; None                        ; None                      ; 6.782 ns                ;
; N/A                                     ; 143.68 MHz ( period = 6.960 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 6.773 ns                ;
; N/A                                     ; 143.70 MHz ( period = 6.959 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[22]                 ; clock      ; clock    ; None                        ; None                      ; 6.774 ns                ;
; N/A                                     ; 143.72 MHz ( period = 6.958 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.776 ns                ;
; N/A                                     ; 143.86 MHz ( period = 6.951 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.787 ns                ;
; N/A                                     ; 144.05 MHz ( period = 6.942 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.776 ns                ;
; N/A                                     ; 144.07 MHz ( period = 6.941 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.762 ns                ;
; N/A                                     ; 144.09 MHz ( period = 6.940 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.761 ns                ;
; N/A                                     ; 144.09 MHz ( period = 6.940 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.761 ns                ;
; N/A                                     ; 144.11 MHz ( period = 6.939 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.760 ns                ;
; N/A                                     ; 144.20 MHz ( period = 6.935 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.756 ns                ;
; N/A                                     ; 144.22 MHz ( period = 6.934 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.755 ns                ;
; N/A                                     ; 144.24 MHz ( period = 6.933 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.754 ns                ;
; N/A                                     ; 144.32 MHz ( period = 6.929 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.674 ns                ;
; N/A                                     ; 144.40 MHz ( period = 6.925 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.746 ns                ;
; N/A                                     ; 144.43 MHz ( period = 6.924 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.745 ns                ;
; N/A                                     ; 144.47 MHz ( period = 6.922 ns )                    ; ControlUnit:ControlUnit|state.SllOp                  ; RegDesloc:RegDesloc|temp[15]                 ; clock      ; clock    ; None                        ; None                      ; 6.741 ns                ;
; N/A                                     ; 144.55 MHz ( period = 6.918 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.739 ns                ;
; N/A                                     ; 144.57 MHz ( period = 6.917 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.738 ns                ;
; N/A                                     ; 144.74 MHz ( period = 6.909 ns )                    ; ControlUnit:ControlUnit|state.SraWriteReg            ; RegDesloc:RegDesloc|temp[15]                 ; clock      ; clock    ; None                        ; None                      ; 6.730 ns                ;
; N/A                                     ; 145.03 MHz ( period = 6.895 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[4]           ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.565 ns                ;
; N/A                                     ; 145.12 MHz ( period = 6.891 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[21]                 ; clock      ; clock    ; None                        ; None                      ; 6.704 ns                ;
; N/A                                     ; 145.16 MHz ( period = 6.889 ns )                    ; ControlUnit:ControlUnit|state.SllOp                  ; RegDesloc:RegDesloc|temp[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.709 ns                ;
; N/A                                     ; 145.20 MHz ( period = 6.887 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[20]                 ; clock      ; clock    ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 145.26 MHz ( period = 6.884 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 6.720 ns                ;
; N/A                                     ; 145.31 MHz ( period = 6.882 ns )                    ; Registrador:B|Saida[2]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.699 ns                ;
; N/A                                     ; 145.33 MHz ( period = 6.881 ns )                    ; Registrador:B|Saida[2]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.698 ns                ;
; N/A                                     ; 145.33 MHz ( period = 6.881 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.717 ns                ;
; N/A                                     ; 145.35 MHz ( period = 6.880 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 6.716 ns                ;
; N/A                                     ; 145.41 MHz ( period = 6.877 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 6.713 ns                ;
; N/A                                     ; 145.43 MHz ( period = 6.876 ns )                    ; ControlUnit:ControlUnit|state.SraWriteReg            ; RegDesloc:RegDesloc|temp[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.698 ns                ;
; N/A                                     ; 145.43 MHz ( period = 6.876 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.697 ns                ;
; N/A                                     ; 145.45 MHz ( period = 6.875 ns )                    ; Registrador:B|Saida[2]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.692 ns                ;
; N/A                                     ; 145.45 MHz ( period = 6.875 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.696 ns                ;
; N/A                                     ; 145.48 MHz ( period = 6.874 ns )                    ; Registrador:B|Saida[2]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.691 ns                ;
; N/A                                     ; 145.58 MHz ( period = 6.869 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.690 ns                ;
; N/A                                     ; 145.60 MHz ( period = 6.868 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.689 ns                ;
; N/A                                     ; 145.62 MHz ( period = 6.867 ns )                    ; ControlUnit:ControlUnit|state.SraOp                  ; RegDesloc:RegDesloc|temp[16]                 ; clock      ; clock    ; None                        ; None                      ; 6.685 ns                ;
; N/A                                     ; 145.67 MHz ( period = 6.865 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.701 ns                ;
; N/A                                     ; 145.77 MHz ( period = 6.860 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.694 ns                ;
; N/A                                     ; 145.94 MHz ( period = 6.852 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 6.665 ns                ;
; N/A                                     ; 146.11 MHz ( period = 6.844 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[5]           ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.514 ns                ;
; N/A                                     ; 146.24 MHz ( period = 6.838 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.632 ns                ;
; N/A                                     ; 146.26 MHz ( period = 6.837 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.631 ns                ;
; N/A                                     ; 146.33 MHz ( period = 6.834 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.582 ns                ;
; N/A                                     ; 146.35 MHz ( period = 6.833 ns )                    ; ControlUnit:ControlUnit|state.Sra                    ; RegDesloc:RegDesloc|temp[16]                 ; clock      ; clock    ; None                        ; None                      ; 6.647 ns                ;
; N/A                                     ; 146.39 MHz ( period = 6.831 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.625 ns                ;
; N/A                                     ; 146.41 MHz ( period = 6.830 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.624 ns                ;
; N/A                                     ; 146.58 MHz ( period = 6.822 ns )                    ; Registrador:B|Saida[2]                               ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.654 ns                ;
; N/A                                     ; 146.71 MHz ( period = 6.816 ns )                    ; ControlUnit:ControlUnit|state.SllWriteReg            ; RegDesloc:RegDesloc|temp[8]                  ; clock      ; clock    ; None                        ; None                      ; 6.626 ns                ;
; N/A                                     ; 146.71 MHz ( period = 6.816 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.652 ns                ;
; N/A                                     ; 146.76 MHz ( period = 6.814 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.632 ns                ;
; N/A                                     ; 146.78 MHz ( period = 6.813 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.631 ns                ;
; N/A                                     ; 146.86 MHz ( period = 6.809 ns )                    ; ControlUnit:ControlUnit|state.SraOp                  ; RegDesloc:RegDesloc|temp[15]                 ; clock      ; clock    ; None                        ; None                      ; 6.630 ns                ;
; N/A                                     ; 146.89 MHz ( period = 6.808 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.629 ns                ;
; N/A                                     ; 146.91 MHz ( period = 6.807 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.625 ns                ;
; N/A                                     ; 146.91 MHz ( period = 6.807 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.628 ns                ;
; N/A                                     ; 146.93 MHz ( period = 6.806 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.624 ns                ;
; N/A                                     ; 147.04 MHz ( period = 6.801 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.622 ns                ;
; N/A                                     ; 147.04 MHz ( period = 6.801 ns )                    ; Registrador:A|Saida[2]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.619 ns                ;
; N/A                                     ; 147.04 MHz ( period = 6.801 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.619 ns                ;
; N/A                                     ; 147.06 MHz ( period = 6.800 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.621 ns                ;
; N/A                                     ; 147.06 MHz ( period = 6.800 ns )                    ; Registrador:A|Saida[2]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.618 ns                ;
; N/A                                     ; 147.19 MHz ( period = 6.794 ns )                    ; Registrador:A|Saida[2]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.612 ns                ;
; N/A                                     ; 147.21 MHz ( period = 6.793 ns )                    ; Registrador:A|Saida[2]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.611 ns                ;
; N/A                                     ; 147.36 MHz ( period = 6.786 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 6.601 ns                ;
; N/A                                     ; 147.54 MHz ( period = 6.778 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.587 ns                ;
; N/A                                     ; 147.58 MHz ( period = 6.776 ns )                    ; ControlUnit:ControlUnit|state.SraOp                  ; RegDesloc:RegDesloc|temp[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.598 ns                ;
; N/A                                     ; 147.60 MHz ( period = 6.775 ns )                    ; ControlUnit:ControlUnit|state.Sra                    ; RegDesloc:RegDesloc|temp[15]                 ; clock      ; clock    ; None                        ; None                      ; 6.592 ns                ;
; N/A                                     ; 147.75 MHz ( period = 6.768 ns )                    ; ControlUnit:ControlUnit|state.SllWriteReg            ; RegDesloc:RegDesloc|temp[27]                 ; clock      ; clock    ; None                        ; None                      ; 6.588 ns                ;
; N/A                                     ; 147.86 MHz ( period = 6.763 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.597 ns                ;
; N/A                                     ; 147.91 MHz ( period = 6.761 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.582 ns                ;
; N/A                                     ; 147.93 MHz ( period = 6.760 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.581 ns                ;
; N/A                                     ; 148.02 MHz ( period = 6.756 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.577 ns                ;
; N/A                                     ; 148.06 MHz ( period = 6.754 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.587 ns                ;
; N/A                                     ; 148.19 MHz ( period = 6.748 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.584 ns                ;
; N/A                                     ; 148.32 MHz ( period = 6.742 ns )                    ; ControlUnit:ControlUnit|state.Sra                    ; RegDesloc:RegDesloc|temp[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.560 ns                ;
; N/A                                     ; 148.35 MHz ( period = 6.741 ns )                    ; Registrador:A|Saida[2]                               ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.574 ns                ;
; N/A                                     ; 148.72 MHz ( period = 6.724 ns )                    ; ControlUnit:ControlUnit|state.Sll                    ; RegDesloc:RegDesloc|temp[8]                  ; clock      ; clock    ; None                        ; None                      ; 6.537 ns                ;
; N/A                                     ; 148.77 MHz ( period = 6.722 ns )                    ; Registrador:B|Saida[4]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.541 ns                ;
; N/A                                     ; 148.81 MHz ( period = 6.720 ns )                    ; Registrador:PC|Saida[1]                              ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.538 ns                ;
; N/A                                     ; 148.83 MHz ( period = 6.719 ns )                    ; Registrador:PC|Saida[1]                              ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.537 ns                ;
; N/A                                     ; 148.88 MHz ( period = 6.717 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 6.551 ns                ;
; N/A                                     ; 148.96 MHz ( period = 6.713 ns )                    ; Registrador:PC|Saida[1]                              ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.531 ns                ;
; N/A                                     ; 148.96 MHz ( period = 6.713 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 6.547 ns                ;
; N/A                                     ; 148.99 MHz ( period = 6.712 ns )                    ; Registrador:PC|Saida[1]                              ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.530 ns                ;
; N/A                                     ; 149.14 MHz ( period = 6.705 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 6.541 ns                ;
; N/A                                     ; 149.14 MHz ( period = 6.705 ns )                    ; Registrador:PC|Saida[5]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.504 ns                ;
; N/A                                     ; 149.21 MHz ( period = 6.702 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.520 ns                ;
; N/A                                     ; 149.23 MHz ( period = 6.701 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.519 ns                ;
; N/A                                     ; 149.23 MHz ( period = 6.701 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 6.537 ns                ;
; N/A                                     ; 149.25 MHz ( period = 6.700 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[20]                     ; clock      ; clock    ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 6.534 ns                ;
; N/A                                     ; 149.37 MHz ( period = 6.695 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 149.39 MHz ( period = 6.694 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.512 ns                ;
; N/A                                     ; 149.41 MHz ( period = 6.693 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.527 ns                ;
; N/A                                     ; 149.45 MHz ( period = 6.691 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.512 ns                ;
; N/A                                     ; 149.48 MHz ( period = 6.690 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.511 ns                ;
; N/A                                     ; 149.57 MHz ( period = 6.686 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.507 ns                ;
; N/A                                     ; 149.68 MHz ( period = 6.681 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.515 ns                ;
; N/A                                     ; 149.72 MHz ( period = 6.679 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 6.494 ns                ;
; N/A                                     ; 149.75 MHz ( period = 6.678 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 6.493 ns                ;
; N/A                                     ; 149.77 MHz ( period = 6.677 ns )                    ; ControlUnit:ControlUnit|state.SllWriteReg            ; RegDesloc:RegDesloc|temp[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.490 ns                ;
; N/A                                     ; 149.77 MHz ( period = 6.677 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.511 ns                ;
; N/A                                     ; 149.79 MHz ( period = 6.676 ns )                    ; ControlUnit:ControlUnit|state.Sll                    ; RegDesloc:RegDesloc|temp[27]                 ; clock      ; clock    ; None                        ; None                      ; 6.499 ns                ;
; N/A                                     ; 149.81 MHz ( period = 6.675 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.496 ns                ;
; N/A                                     ; 149.84 MHz ( period = 6.674 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.495 ns                ;
; N/A                                     ; 149.86 MHz ( period = 6.673 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.418 ns                ;
; N/A                                     ; 149.86 MHz ( period = 6.673 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 6.486 ns                ;
; N/A                                     ; 149.88 MHz ( period = 6.672 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.417 ns                ;
; N/A                                     ; 149.93 MHz ( period = 6.670 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.491 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                      ;                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                         ;
+------------------------------------------+----------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                         ; To                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Rte_681            ; clock      ; clock    ; None                       ; None                       ; 0.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sra            ; ControlUnit:ControlUnit|nextstate.SraOp_600          ; clock      ; clock    ; None                       ; None                       ; 0.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_740   ; clock      ; clock    ; None                       ; None                       ; 0.758 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllOp          ; ControlUnit:ControlUnit|nextstate.SllWriteReg_648    ; clock      ; clock    ; None                       ; None                       ; 0.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start          ; ControlUnit:ControlUnit|nextstate.WaitMemRead_825    ; clock      ; clock    ; None                       ; None                       ; 0.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break          ; ControlUnit:ControlUnit|nextstate.WriteInPC_694      ; clock      ; clock    ; None                       ; None                       ; 0.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Rte_681            ; clock      ; clock    ; None                       ; None                       ; 1.178 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvOp         ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_624   ; clock      ; clock    ; None                       ; None                       ; 0.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srav           ; ControlUnit:ControlUnit|nextstate.SravOp_537         ; clock      ; clock    ; None                       ; None                       ; 0.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sllv           ; ControlUnit:ControlUnit|nextstate.SllvOp_574         ; clock      ; clock    ; None                       ; None                       ; 0.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Rte_681            ; clock      ; clock    ; None                       ; None                       ; 1.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Sra_611            ; clock      ; clock    ; None                       ; None                       ; 1.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Add_799            ; clock      ; clock    ; None                       ; None                       ; 1.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraOp          ; ControlUnit:ControlUnit|nextstate.SraWriteReg_587    ; clock      ; clock    ; None                       ; None                       ; 1.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Rte_681            ; clock      ; clock    ; None                       ; None                       ; 1.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Add_799            ; clock      ; clock    ; None                       ; None                       ; 1.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Rte_681            ; clock      ; clock    ; None                       ; None                       ; 1.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Sub_716            ; clock      ; clock    ; None                       ; None                       ; 1.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Add_799            ; clock      ; clock    ; None                       ; None                       ; 1.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravOp         ; ControlUnit:ControlUnit|nextstate.SravWriteReg_524   ; clock      ; clock    ; None                       ; None                       ; 1.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Sllv_635           ; clock      ; clock    ; None                       ; None                       ; 1.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Rte_681            ; clock      ; clock    ; None                       ; None                       ; 1.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Sra_611            ; clock      ; clock    ; None                       ; None                       ; 1.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Sub_716            ; clock      ; clock    ; None                       ; None                       ; 1.669 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.And_727            ; clock      ; clock    ; None                       ; None                       ; 1.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jr             ; ControlUnit:ControlUnit|nextstate.Wait_775           ; clock      ; clock    ; None                       ; None                       ; 1.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Add            ; ControlUnit:ControlUnit|nextstate.WriteInReg_788     ; clock      ; clock    ; None                       ; None                       ; 1.328 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Sub_716            ; clock      ; clock    ; None                       ; None                       ; 1.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Sll_659            ; clock      ; clock    ; None                       ; None                       ; 1.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Sra_611            ; clock      ; clock    ; None                       ; None                       ; 2.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub            ; ControlUnit:ControlUnit|nextstate.WriteInReg_788     ; clock      ; clock    ; None                       ; None                       ; 1.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Srav_548           ; clock      ; clock    ; None                       ; None                       ; 1.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Sub_716            ; clock      ; clock    ; None                       ; None                       ; 1.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sll            ; ControlUnit:ControlUnit|nextstate.SllOp_561          ; clock      ; clock    ; None                       ; None                       ; 1.465 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Jr_670             ; clock      ; clock    ; None                       ; None                       ; 1.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Sllv_635           ; clock      ; clock    ; None                       ; None                       ; 2.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Sllv_635           ; clock      ; clock    ; None                       ; None                       ; 2.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Srav_548           ; clock      ; clock    ; None                       ; None                       ; 2.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Sub_716            ; clock      ; clock    ; None                       ; None                       ; 2.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Add_799            ; clock      ; clock    ; None                       ; None                       ; 2.465 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Jr_670             ; clock      ; clock    ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Sll_659            ; clock      ; clock    ; None                       ; None                       ; 2.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Srav_548           ; clock      ; clock    ; None                       ; None                       ; 2.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Jr_670             ; clock      ; clock    ; None                       ; None                       ; 2.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Sra_611            ; clock      ; clock    ; None                       ; None                       ; 2.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Wait           ; ControlUnit:ControlUnit|nextstate.Start_838          ; clock      ; clock    ; None                       ; None                       ; 1.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And            ; ControlUnit:ControlUnit|nextstate.WriteInReg_788     ; clock      ; clock    ; None                       ; None                       ; 1.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Srav_548           ; clock      ; clock    ; None                       ; None                       ; 2.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Sllv_635           ; clock      ; clock    ; None                       ; None                       ; 2.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Add_799            ; clock      ; clock    ; None                       ; None                       ; 2.623 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInPC      ; ControlUnit:ControlUnit|nextstate.Wait_775           ; clock      ; clock    ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Jr_670             ; clock      ; clock    ; None                       ; None                       ; 2.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.And_727            ; clock      ; clock    ; None                       ; None                       ; 2.233 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Jr_670             ; clock      ; clock    ; None                       ; None                       ; 2.250 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Sll_659            ; clock      ; clock    ; None                       ; None                       ; 2.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Sll_659            ; clock      ; clock    ; None                       ; None                       ; 2.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Sra_611            ; clock      ; clock    ; None                       ; None                       ; 2.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraWriteReg    ; ControlUnit:ControlUnit|nextstate.Wait_775           ; clock      ; clock    ; None                       ; None                       ; 1.961 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Jr_670             ; clock      ; clock    ; None                       ; None                       ; 2.412 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Sra_611            ; clock      ; clock    ; None                       ; None                       ; 2.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Srav_548           ; clock      ; clock    ; None                       ; None                       ; 2.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Srav_548           ; clock      ; clock    ; None                       ; None                       ; 2.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.And_727            ; clock      ; clock    ; None                       ; None                       ; 2.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Sllv_635           ; clock      ; clock    ; None                       ; None                       ; 2.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravWriteReg   ; ControlUnit:ControlUnit|nextstate.Wait_775           ; clock      ; clock    ; None                       ; None                       ; 2.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Sllv_635           ; clock      ; clock    ; None                       ; None                       ; 2.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Sub_716            ; clock      ; clock    ; None                       ; None                       ; 2.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi           ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_753 ; clock      ; clock    ; None                       ; None                       ; 2.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Sll_659            ; clock      ; clock    ; None                       ; None                       ; 2.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.And_727            ; clock      ; clock    ; None                       ; None                       ; 2.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Sll_659            ; clock      ; clock    ; None                       ; None                       ; 2.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.And_727            ; clock      ; clock    ; None                       ; None                       ; 2.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllWriteReg    ; ControlUnit:ControlUnit|nextstate.Wait_775           ; clock      ; clock    ; None                       ; None                       ; 2.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead2   ; ControlUnit:ControlUnit|nextstate.Decode_812         ; clock      ; clock    ; None                       ; None                       ; 2.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Add_799            ; clock      ; clock    ; None                       ; None                       ; 3.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Rte            ; ControlUnit:ControlUnit|nextstate.Wait_775           ; clock      ; clock    ; None                       ; None                       ; 2.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Break_705          ; clock      ; clock    ; None                       ; None                       ; 2.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInReg     ; ControlUnit:ControlUnit|nextstate.Wait_775           ; clock      ; clock    ; None                       ; None                       ; 2.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvWriteReg   ; ControlUnit:ControlUnit|nextstate.Wait_775           ; clock      ; clock    ; None                       ; None                       ; 2.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Break_705          ; clock      ; clock    ; None                       ; None                       ; 2.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInRegAddi ; ControlUnit:ControlUnit|nextstate.Wait_775           ; clock      ; clock    ; None                       ; None                       ; 2.460 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Reset          ; ControlUnit:ControlUnit|nextstate.Start_838          ; clock      ; clock    ; None                       ; None                       ; 2.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Break_705          ; clock      ; clock    ; None                       ; None                       ; 2.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.And_727            ; clock      ; clock    ; None                       ; None                       ; 3.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Break_705          ; clock      ; clock    ; None                       ; None                       ; 3.165 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Break_705          ; clock      ; clock    ; None                       ; None                       ; 3.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Break_705          ; clock      ; clock    ; None                       ; None                       ; 3.263 ns                 ;
+------------------------------------------+----------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------+--------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                         ; To                 ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------+--------------------+------------+
; N/A                                     ; None                                                ; 10.572 ns  ; ControlUnit:ControlUnit|state.Sub            ; stateout[3]        ; clock      ;
; N/A                                     ; None                                                ; 10.445 ns  ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftSrcOut[25] ; clock      ;
; N/A                                     ; None                                                ; 10.353 ns  ; ControlUnit:ControlUnit|state.Sll            ; MuxShiftSrcOut[25] ; clock      ;
; N/A                                     ; None                                                ; 10.230 ns  ; ControlUnit:ControlUnit|state.SllOp          ; MuxShiftSrcOut[25] ; clock      ;
; N/A                                     ; None                                                ; 10.217 ns  ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxShiftSrcOut[25] ; clock      ;
; N/A                                     ; None                                                ; 10.117 ns  ; ControlUnit:ControlUnit|state.SraOp          ; MuxShiftSrcOut[25] ; clock      ;
; N/A                                     ; None                                                ; 10.089 ns  ; ControlUnit:ControlUnit|state.Rte            ; stateout[3]        ; clock      ;
; N/A                                     ; None                                                ; 10.083 ns  ; ControlUnit:ControlUnit|state.Sra            ; MuxShiftSrcOut[25] ; clock      ;
; N/A                                     ; None                                                ; 10.020 ns  ; ControlUnit:ControlUnit|state.Break          ; stateout[3]        ; clock      ;
; N/A                                     ; None                                                ; 10.013 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxRegDstOut[2]    ; clock      ;
; N/A                                     ; None                                                ; 9.962 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftSrcOut[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.870 ns   ; ControlUnit:ControlUnit|state.Sll            ; MuxShiftSrcOut[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.835 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[14] ; clock      ;
; N/A                                     ; None                                                ; 9.793 ns   ; ControlUnit:ControlUnit|state.Sub            ; stateout[2]        ; clock      ;
; N/A                                     ; None                                                ; 9.770 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxRegDstOut[2]    ; clock      ;
; N/A                                     ; None                                                ; 9.747 ns   ; ControlUnit:ControlUnit|state.SllOp          ; MuxShiftSrcOut[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.734 ns   ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxShiftSrcOut[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.729 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftSrcOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 9.716 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 9.705 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftSrcOut[29] ; clock      ;
; N/A                                     ; None                                                ; 9.697 ns   ; Registrador:B|Saida[29]                      ; MuxShiftSrcOut[29] ; clock      ;
; N/A                                     ; None                                                ; 9.678 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[11] ; clock      ;
; N/A                                     ; None                                                ; 9.637 ns   ; ControlUnit:ControlUnit|state.Sll            ; MuxShiftSrcOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 9.634 ns   ; ControlUnit:ControlUnit|state.SraOp          ; MuxShiftSrcOut[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.613 ns   ; ControlUnit:ControlUnit|state.Sll            ; MuxShiftSrcOut[29] ; clock      ;
; N/A                                     ; None                                                ; 9.606 ns   ; ControlUnit:ControlUnit|state.SravWriteReg   ; MuxRegDstOut[2]    ; clock      ;
; N/A                                     ; None                                                ; 9.600 ns   ; ControlUnit:ControlUnit|state.Sra            ; MuxShiftSrcOut[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.592 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[14] ; clock      ;
; N/A                                     ; None                                                ; 9.567 ns   ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxRegDstOut[2]    ; clock      ;
; N/A                                     ; None                                                ; 9.532 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[18] ; clock      ;
; N/A                                     ; None                                                ; 9.514 ns   ; ControlUnit:ControlUnit|state.SllOp          ; MuxShiftSrcOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 9.501 ns   ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxShiftSrcOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 9.498 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[24] ; clock      ;
; N/A                                     ; None                                                ; 9.490 ns   ; ControlUnit:ControlUnit|state.SllOp          ; MuxShiftSrcOut[29] ; clock      ;
; N/A                                     ; None                                                ; 9.481 ns   ; ControlUnit:ControlUnit|state.WriteInRegAddi ; stateout[0]        ; clock      ;
; N/A                                     ; None                                                ; 9.477 ns   ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxShiftSrcOut[29] ; clock      ;
; N/A                                     ; None                                                ; 9.473 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 9.471 ns   ; ControlUnit:ControlUnit|state.Sll            ; stateout[0]        ; clock      ;
; N/A                                     ; None                                                ; 9.469 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[19] ; clock      ;
; N/A                                     ; None                                                ; 9.453 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftSrcOut[21] ; clock      ;
; N/A                                     ; None                                                ; 9.435 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[11] ; clock      ;
; N/A                                     ; None                                                ; 9.432 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftSrcOut[6]  ; clock      ;
; N/A                                     ; None                                                ; 9.428 ns   ; ControlUnit:ControlUnit|state.SravWriteReg   ; MuxMemToRegOut[14] ; clock      ;
; N/A                                     ; None                                                ; 9.420 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[5]  ; clock      ;
; N/A                                     ; None                                                ; 9.414 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftSrcOut[8]  ; clock      ;
; N/A                                     ; None                                                ; 9.412 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[22] ; clock      ;
; N/A                                     ; None                                                ; 9.401 ns   ; ControlUnit:ControlUnit|state.SraOp          ; MuxShiftSrcOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 9.389 ns   ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxMemToRegOut[14] ; clock      ;
; N/A                                     ; None                                                ; 9.384 ns   ; ControlUnit:ControlUnit|state.WriteInPC      ; stateout[3]        ; clock      ;
; N/A                                     ; None                                                ; 9.377 ns   ; ControlUnit:ControlUnit|state.SraOp          ; MuxShiftSrcOut[29] ; clock      ;
; N/A                                     ; None                                                ; 9.373 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftSrcOut[5]  ; clock      ;
; N/A                                     ; None                                                ; 9.369 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftSrcOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.367 ns   ; ControlUnit:ControlUnit|state.Sra            ; MuxShiftSrcOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 9.361 ns   ; ControlUnit:ControlUnit|state.Sll            ; MuxShiftSrcOut[21] ; clock      ;
; N/A                                     ; None                                                ; 9.359 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftAmtOut[3]  ; clock      ;
; N/A                                     ; None                                                ; 9.349 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.343 ns   ; ControlUnit:ControlUnit|state.Sra            ; MuxShiftSrcOut[29] ; clock      ;
; N/A                                     ; None                                                ; 9.340 ns   ; ControlUnit:ControlUnit|state.Sll            ; MuxShiftSrcOut[6]  ; clock      ;
; N/A                                     ; None                                                ; 9.322 ns   ; ControlUnit:ControlUnit|state.Sll            ; MuxShiftSrcOut[8]  ; clock      ;
; N/A                                     ; None                                                ; 9.310 ns   ; ControlUnit:ControlUnit|state.Rte            ; stateout[2]        ; clock      ;
; N/A                                     ; None                                                ; 9.309 ns   ; ControlUnit:ControlUnit|state.SravWriteReg   ; MuxMemToRegOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 9.299 ns   ; ControlUnit:ControlUnit|state.SravWriteReg   ; stateout[3]        ; clock      ;
; N/A                                     ; None                                                ; 9.289 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[18] ; clock      ;
; N/A                                     ; None                                                ; 9.282 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[3]  ; clock      ;
; N/A                                     ; None                                                ; 9.281 ns   ; ControlUnit:ControlUnit|state.Sll            ; MuxShiftSrcOut[5]  ; clock      ;
; N/A                                     ; None                                                ; 9.277 ns   ; ControlUnit:ControlUnit|state.Sll            ; MuxShiftSrcOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.271 ns   ; ControlUnit:ControlUnit|state.SravWriteReg   ; MuxMemToRegOut[11] ; clock      ;
; N/A                                     ; None                                                ; 9.270 ns   ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxMemToRegOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 9.267 ns   ; ControlUnit:ControlUnit|state.Sll            ; MuxShiftAmtOut[3]  ; clock      ;
; N/A                                     ; None                                                ; 9.267 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[17] ; clock      ;
; N/A                                     ; None                                                ; 9.263 ns   ; ControlUnit:ControlUnit|state.And            ; stateout[0]        ; clock      ;
; N/A                                     ; None                                                ; 9.255 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[24] ; clock      ;
; N/A                                     ; None                                                ; 9.250 ns   ; ControlUnit:ControlUnit|state.Rte            ; stateout[0]        ; clock      ;
; N/A                                     ; None                                                ; 9.242 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[20] ; clock      ;
; N/A                                     ; None                                                ; 9.241 ns   ; ControlUnit:ControlUnit|state.Break          ; stateout[2]        ; clock      ;
; N/A                                     ; None                                                ; 9.238 ns   ; ControlUnit:ControlUnit|state.SllOp          ; MuxShiftSrcOut[21] ; clock      ;
; N/A                                     ; None                                                ; 9.232 ns   ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxMemToRegOut[11] ; clock      ;
; N/A                                     ; None                                                ; 9.226 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[19] ; clock      ;
; N/A                                     ; None                                                ; 9.225 ns   ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxShiftSrcOut[21] ; clock      ;
; N/A                                     ; None                                                ; 9.217 ns   ; ControlUnit:ControlUnit|state.SllOp          ; MuxShiftSrcOut[6]  ; clock      ;
; N/A                                     ; None                                                ; 9.204 ns   ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxShiftSrcOut[6]  ; clock      ;
; N/A                                     ; None                                                ; 9.200 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[25] ; clock      ;
; N/A                                     ; None                                                ; 9.199 ns   ; ControlUnit:ControlUnit|state.SllOp          ; MuxShiftSrcOut[8]  ; clock      ;
; N/A                                     ; None                                                ; 9.186 ns   ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxShiftSrcOut[8]  ; clock      ;
; N/A                                     ; None                                                ; 9.177 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[5]  ; clock      ;
; N/A                                     ; None                                                ; 9.169 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[22] ; clock      ;
; N/A                                     ; None                                                ; 9.158 ns   ; ControlUnit:ControlUnit|state.SllOp          ; MuxShiftSrcOut[5]  ; clock      ;
; N/A                                     ; None                                                ; 9.154 ns   ; ControlUnit:ControlUnit|state.SllOp          ; MuxShiftSrcOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.148 ns   ; ControlUnit:ControlUnit|state.Sub            ; stateout[1]        ; clock      ;
; N/A                                     ; None                                                ; 9.145 ns   ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxShiftSrcOut[5]  ; clock      ;
; N/A                                     ; None                                                ; 9.144 ns   ; ControlUnit:ControlUnit|state.SllOp          ; MuxShiftAmtOut[3]  ; clock      ;
; N/A                                     ; None                                                ; 9.141 ns   ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxShiftSrcOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.132 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[13] ; clock      ;
; N/A                                     ; None                                                ; 9.131 ns   ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxShiftAmtOut[3]  ; clock      ;
; N/A                                     ; None                                                ; 9.126 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[29] ; clock      ;
; N/A                                     ; None                                                ; 9.125 ns   ; ControlUnit:ControlUnit|state.SraOp          ; MuxShiftSrcOut[21] ; clock      ;
; N/A                                     ; None                                                ; 9.125 ns   ; ControlUnit:ControlUnit|state.SravWriteReg   ; MuxMemToRegOut[18] ; clock      ;
; N/A                                     ; None                                                ; 9.122 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[26] ; clock      ;
; N/A                                     ; None                                                ; 9.118 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.118 ns   ; ControlUnit:ControlUnit|state.Addi           ; stateout[1]        ; clock      ;
; N/A                                     ; None                                                ; 9.107 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftAmtOut[2]  ; clock      ;
; N/A                                     ; None                                                ; 9.106 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.105 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 9.104 ns   ; ControlUnit:ControlUnit|state.SraOp          ; MuxShiftSrcOut[6]  ; clock      ;
; N/A                                     ; None                                                ; 9.095 ns   ; ControlUnit:ControlUnit|state.WaitMemRead    ; stateout[0]        ; clock      ;
; N/A                                     ; None                                                ; 9.093 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftSrcOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 9.091 ns   ; ControlUnit:ControlUnit|state.Sra            ; MuxShiftSrcOut[21] ; clock      ;
; N/A                                     ; None                                                ; 9.091 ns   ; ControlUnit:ControlUnit|state.SravWriteReg   ; MuxMemToRegOut[24] ; clock      ;
; N/A                                     ; None                                                ; 9.086 ns   ; ControlUnit:ControlUnit|state.SraOp          ; MuxShiftSrcOut[8]  ; clock      ;
; N/A                                     ; None                                                ; 9.086 ns   ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxMemToRegOut[18] ; clock      ;
; N/A                                     ; None                                                ; 9.070 ns   ; ControlUnit:ControlUnit|state.Sra            ; MuxShiftSrcOut[6]  ; clock      ;
; N/A                                     ; None                                                ; 9.066 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[8]  ; clock      ;
; N/A                                     ; None                                                ; 9.062 ns   ; ControlUnit:ControlUnit|state.SravWriteReg   ; MuxMemToRegOut[19] ; clock      ;
; N/A                                     ; None                                                ; 9.062 ns   ; ControlUnit:ControlUnit|state.Add            ; stateout[0]        ; clock      ;
; N/A                                     ; None                                                ; 9.052 ns   ; ControlUnit:ControlUnit|state.Sra            ; MuxShiftSrcOut[8]  ; clock      ;
; N/A                                     ; None                                                ; 9.052 ns   ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxMemToRegOut[24] ; clock      ;
; N/A                                     ; None                                                ; 9.051 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[10] ; clock      ;
; N/A                                     ; None                                                ; 9.045 ns   ; ControlUnit:ControlUnit|state.SraOp          ; MuxShiftSrcOut[5]  ; clock      ;
; N/A                                     ; None                                                ; 9.041 ns   ; ControlUnit:ControlUnit|state.SraOp          ; MuxShiftSrcOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.039 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[3]  ; clock      ;
; N/A                                     ; None                                                ; 9.038 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[6]  ; clock      ;
; N/A                                     ; None                                                ; 9.037 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[12] ; clock      ;
; N/A                                     ; None                                                ; 9.031 ns   ; ControlUnit:ControlUnit|state.SraOp          ; MuxShiftAmtOut[3]  ; clock      ;
; N/A                                     ; None                                                ; 9.024 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[17] ; clock      ;
; N/A                                     ; None                                                ; 9.023 ns   ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxMemToRegOut[19] ; clock      ;
; N/A                                     ; None                                                ; 9.020 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftSrcOut[22] ; clock      ;
; N/A                                     ; None                                                ; 9.015 ns   ; ControlUnit:ControlUnit|state.Sll            ; MuxShiftAmtOut[2]  ; clock      ;
; N/A                                     ; None                                                ; 9.013 ns   ; ControlUnit:ControlUnit|state.SravWriteReg   ; MuxMemToRegOut[5]  ; clock      ;
; N/A                                     ; None                                                ; 9.011 ns   ; ControlUnit:ControlUnit|state.Sra            ; MuxShiftSrcOut[5]  ; clock      ;
; N/A                                     ; None                                                ; 9.007 ns   ; ControlUnit:ControlUnit|state.Sra            ; MuxShiftSrcOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.005 ns   ; ControlUnit:ControlUnit|state.SravWriteReg   ; MuxMemToRegOut[22] ; clock      ;
; N/A                                     ; None                                                ; 9.001 ns   ; ControlUnit:ControlUnit|state.Sll            ; MuxShiftSrcOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 8.999 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[20] ; clock      ;
; N/A                                     ; None                                                ; 8.997 ns   ; ControlUnit:ControlUnit|state.Sra            ; MuxShiftAmtOut[3]  ; clock      ;
; N/A                                     ; None                                                ; 8.993 ns   ; RegDesloc:RegDesloc|temp[0]                  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 8.974 ns   ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxMemToRegOut[5]  ; clock      ;
; N/A                                     ; None                                                ; 8.973 ns   ; RegDesloc:RegDesloc|temp[14]                 ; MuxMemToRegOut[14] ; clock      ;
; N/A                                     ; None                                                ; 8.966 ns   ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxMemToRegOut[22] ; clock      ;
; N/A                                     ; None                                                ; 8.960 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[23] ; clock      ;
; N/A                                     ; None                                                ; 8.957 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[25] ; clock      ;
; N/A                                     ; None                                                ; 8.955 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftSrcOut[3]  ; clock      ;
; N/A                                     ; None                                                ; 8.949 ns   ; Registrador:A|Saida[29]                      ; MuxShiftSrcOut[29] ; clock      ;
; N/A                                     ; None                                                ; 8.947 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 8.943 ns   ; ControlUnit:ControlUnit|state.Break          ; stateout[0]        ; clock      ;
; N/A                                     ; None                                                ; 8.942 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[15] ; clock      ;
; N/A                                     ; None                                                ; 8.942 ns   ; ControlUnit:ControlUnit|state.SravWriteReg   ; MuxMemToRegOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 8.937 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftSrcOut[10] ; clock      ;
; N/A                                     ; None                                                ; 8.934 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxRegDstOut[3]    ; clock      ;
; N/A                                     ; None                                                ; 8.929 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[2]  ; clock      ;
; N/A                                     ; None                                                ; 8.928 ns   ; ControlUnit:ControlUnit|state.Sll            ; MuxShiftSrcOut[22] ; clock      ;
; N/A                                     ; None                                                ; 8.904 ns   ; ControlUnit:ControlUnit|state.Addi           ; stateout[3]        ; clock      ;
; N/A                                     ; None                                                ; 8.903 ns   ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxMemToRegOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 8.892 ns   ; ControlUnit:ControlUnit|state.SllOp          ; MuxShiftAmtOut[2]  ; clock      ;
; N/A                                     ; None                                                ; 8.891 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftSrcOut[24] ; clock      ;
; N/A                                     ; None                                                ; 8.889 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[13] ; clock      ;
; N/A                                     ; None                                                ; 8.883 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[29] ; clock      ;
; N/A                                     ; None                                                ; 8.879 ns   ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxShiftAmtOut[2]  ; clock      ;
; N/A                                     ; None                                                ; 8.879 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[26] ; clock      ;
; N/A                                     ; None                                                ; 8.878 ns   ; ControlUnit:ControlUnit|state.SllOp          ; MuxShiftSrcOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 8.875 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[7]  ; clock      ;
; N/A                                     ; None                                                ; 8.875 ns   ; ControlUnit:ControlUnit|state.SravWriteReg   ; MuxMemToRegOut[3]  ; clock      ;
; N/A                                     ; None                                                ; 8.873 ns   ; ControlUnit:ControlUnit|state.Reset          ; stateout[0]        ; clock      ;
; N/A                                     ; None                                                ; 8.865 ns   ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxShiftSrcOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 8.863 ns   ; ControlUnit:ControlUnit|state.Sll            ; MuxShiftSrcOut[3]  ; clock      ;
; N/A                                     ; None                                                ; 8.862 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 8.861 ns   ; Instr_Reg:InstructionRegister|Instr20_16[2]  ; MuxRegDstOut[2]    ; clock      ;
; N/A                                     ; None                                                ; 8.860 ns   ; ControlUnit:ControlUnit|state.SravWriteReg   ; MuxMemToRegOut[17] ; clock      ;
; N/A                                     ; None                                                ; 8.848 ns   ; Instr_Reg:InstructionRegister|Instr20_16[3]  ; MuxRegDstOut[3]    ; clock      ;
; N/A                                     ; None                                                ; 8.845 ns   ; ControlUnit:ControlUnit|state.Sll            ; MuxShiftSrcOut[10] ; clock      ;
; N/A                                     ; None                                                ; 8.836 ns   ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxMemToRegOut[3]  ; clock      ;
; N/A                                     ; None                                                ; 8.835 ns   ; ControlUnit:ControlUnit|state.SravWriteReg   ; MuxMemToRegOut[20] ; clock      ;
; N/A                                     ; None                                                ; 8.823 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[8]  ; clock      ;
; N/A                                     ; None                                                ; 8.821 ns   ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxMemToRegOut[17] ; clock      ;
; N/A                                     ; None                                                ; 8.808 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[10] ; clock      ;
; N/A                                     ; None                                                ; 8.806 ns   ; ControlUnit:ControlUnit|state.WriteInRegAddi ; stateout[3]        ; clock      ;
; N/A                                     ; None                                                ; 8.805 ns   ; ControlUnit:ControlUnit|state.SllOp          ; MuxShiftSrcOut[22] ; clock      ;
; N/A                                     ; None                                                ; 8.799 ns   ; ControlUnit:ControlUnit|state.Sll            ; MuxShiftSrcOut[24] ; clock      ;
; N/A                                     ; None                                                ; 8.796 ns   ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxMemToRegOut[20] ; clock      ;
; N/A                                     ; None                                                ; 8.795 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[6]  ; clock      ;
; N/A                                     ; None                                                ; 8.794 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[12] ; clock      ;
; N/A                                     ; None                                                ; 8.793 ns   ; ControlUnit:ControlUnit|state.Reset          ; MuxRegDstOut[2]    ; clock      ;
; N/A                                     ; None                                                ; 8.793 ns   ; ControlUnit:ControlUnit|state.SravWriteReg   ; MuxMemToRegOut[25] ; clock      ;
; N/A                                     ; None                                                ; 8.792 ns   ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxShiftSrcOut[22] ; clock      ;
; N/A                                     ; None                                                ; 8.779 ns   ; ControlUnit:ControlUnit|state.SraOp          ; MuxShiftAmtOut[2]  ; clock      ;
; N/A                                     ; None                                                ; 8.770 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftSrcOut[19] ; clock      ;
; N/A                                     ; None                                                ; 8.765 ns   ; ControlUnit:ControlUnit|state.SraOp          ; MuxShiftSrcOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 8.755 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxShiftSrcOut[12] ; clock      ;
; N/A                                     ; None                                                ; 8.754 ns   ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxMemToRegOut[25] ; clock      ;
; N/A                                     ; None                                                ; 8.745 ns   ; ControlUnit:ControlUnit|state.Sra            ; MuxShiftAmtOut[2]  ; clock      ;
; N/A                                     ; None                                                ; 8.740 ns   ; ControlUnit:ControlUnit|state.SllOp          ; MuxShiftSrcOut[3]  ; clock      ;
; N/A                                     ; None                                                ; 8.740 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[30] ; clock      ;
; N/A                                     ; None                                                ; 8.731 ns   ; ControlUnit:ControlUnit|state.Sra            ; MuxShiftSrcOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 8.727 ns   ; ControlUnit:ControlUnit|state.SraWriteReg    ; MuxShiftSrcOut[3]  ; clock      ;
; N/A                                     ; None                                                ; 8.725 ns   ; ControlUnit:ControlUnit|state.SravWriteReg   ; MuxMemToRegOut[13] ; clock      ;
; N/A                                     ; None                                                ; 8.724 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; MuxMemToRegOut[21] ; clock      ;
; N/A                                     ; None                                                ; 8.722 ns   ; ControlUnit:ControlUnit|state.SllOp          ; MuxShiftSrcOut[10] ; clock      ;
; N/A                                     ; None                                                ; 8.720 ns   ; Registrador:A|Saida[1]                       ; MuxShiftSrcOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 8.719 ns   ; ControlUnit:ControlUnit|state.SravWriteReg   ; MuxMemToRegOut[29] ; clock      ;
; N/A                                     ; None                                                ; 8.717 ns   ; ControlUnit:ControlUnit|state.SllWriteReg    ; MuxMemToRegOut[23] ; clock      ;
; N/A                                     ; None                                                ; 8.716 ns   ; ControlUnit:ControlUnit|state.Sllv           ; stateout[0]        ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                              ;                    ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------+--------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 17 09:37:02 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sra_611" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sllv_635" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sll_659" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srav_548" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead2_740" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllOp_561" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraWriteReg_587" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraOp_600" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravOp_537" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvOp_574" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllWriteReg_648" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravWriteReg_524" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Decode_812" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvWriteReg_624" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jr_670" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead_825" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Rte_681" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInPC_694" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Start_838" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Break_705" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addi_762" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Add_799" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.And_727" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sub_716" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInReg_788" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInRegAddi_753" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Wait_775" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[3]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr15~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr15~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[2]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector51~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[2]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.SraOp~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Equal0~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[3]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Decode" as buffer
Info: Clock "clock" has Internal fmax of 90.09 MHz between source register "ControlUnit:ControlUnit|nextstate.Addi_762" and destination register "ControlUnit:ControlUnit|state.Addi" (period= 11.1 ns)
    Info: + Longest register to register delay is 0.532 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y10_N28; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.Addi_762'
        Info: 2: + IC(0.223 ns) + CELL(0.309 ns) = 0.532 ns; Loc. = LCFF_X14_Y10_N21; Fanout = 49; REG Node = 'ControlUnit:ControlUnit|state.Addi'
        Info: Total cell delay = 0.309 ns ( 58.08 % )
        Info: Total interconnect delay = 0.223 ns ( 41.92 % )
    Info: - Smallest clock skew is -4.928 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.462 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1391; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.647 ns) + CELL(0.618 ns) = 2.462 ns; Loc. = LCFF_X14_Y10_N21; Fanout = 49; REG Node = 'ControlUnit:ControlUnit|state.Addi'
            Info: Total cell delay = 1.472 ns ( 59.79 % )
            Info: Total interconnect delay = 0.990 ns ( 40.21 % )
        Info: - Longest clock path from clock "clock" to source register is 7.390 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(1.066 ns) + CELL(0.712 ns) = 2.632 ns; Loc. = LCFF_X14_Y10_N9; Fanout = 14; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[2]'
            Info: 3: + IC(0.977 ns) + CELL(0.154 ns) = 3.763 ns; Loc. = LCCOMB_X13_Y11_N26; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|WideOr15~0'
            Info: 4: + IC(0.366 ns) + CELL(0.346 ns) = 4.475 ns; Loc. = LCCOMB_X13_Y11_N16; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.SraOp~0'
            Info: 5: + IC(1.613 ns) + CELL(0.000 ns) = 6.088 ns; Loc. = CLKCTRL_G0; Fanout = 11; COMB Node = 'ControlUnit:ControlUnit|nextstate.SraOp~0clkctrl'
            Info: 6: + IC(0.956 ns) + CELL(0.346 ns) = 7.390 ns; Loc. = LCCOMB_X14_Y10_N28; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.Addi_762'
            Info: Total cell delay = 2.412 ns ( 32.64 % )
            Info: Total interconnect delay = 4.978 ns ( 67.36 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 87 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Instr_Reg:InstructionRegister|Instr15_0[5]" and destination pin or register "ControlUnit:ControlUnit|nextstate.Rte_681" for clock "clock" (Hold time is 3.383 ns)
    Info: + Largest clock skew is 4.405 ns
        Info: + Longest clock path from clock "clock" to destination register is 7.018 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(1.066 ns) + CELL(0.712 ns) = 2.632 ns; Loc. = LCFF_X14_Y10_N9; Fanout = 14; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[2]'
            Info: 3: + IC(0.977 ns) + CELL(0.154 ns) = 3.763 ns; Loc. = LCCOMB_X13_Y11_N26; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|WideOr15~0'
            Info: 4: + IC(0.366 ns) + CELL(0.346 ns) = 4.475 ns; Loc. = LCCOMB_X13_Y11_N16; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.SraOp~0'
            Info: 5: + IC(1.613 ns) + CELL(0.000 ns) = 6.088 ns; Loc. = CLKCTRL_G0; Fanout = 11; COMB Node = 'ControlUnit:ControlUnit|nextstate.SraOp~0clkctrl'
            Info: 6: + IC(0.877 ns) + CELL(0.053 ns) = 7.018 ns; Loc. = LCCOMB_X13_Y11_N14; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.Rte_681'
            Info: Total cell delay = 2.119 ns ( 30.19 % )
            Info: Total interconnect delay = 4.899 ns ( 69.81 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.613 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(1.141 ns) + CELL(0.618 ns) = 2.613 ns; Loc. = LCFF_X14_Y11_N21; Fanout = 11; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[5]'
            Info: Total cell delay = 1.472 ns ( 56.33 % )
            Info: Total interconnect delay = 1.141 ns ( 43.67 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.928 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y11_N21; Fanout = 11; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[5]'
        Info: 2: + IC(0.323 ns) + CELL(0.053 ns) = 0.376 ns; Loc. = LCCOMB_X13_Y11_N26; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|WideOr15~0'
        Info: 3: + IC(0.327 ns) + CELL(0.225 ns) = 0.928 ns; Loc. = LCCOMB_X13_Y11_N14; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.Rte_681'
        Info: Total cell delay = 0.278 ns ( 29.96 % )
        Info: Total interconnect delay = 0.650 ns ( 70.04 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "stateout[3]" through register "ControlUnit:ControlUnit|state.Sub" is 10.572 ns
    Info: + Longest clock path from clock "clock" to source register is 2.462 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 14; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1391; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.647 ns) + CELL(0.618 ns) = 2.462 ns; Loc. = LCFF_X14_Y10_N27; Fanout = 23; REG Node = 'ControlUnit:ControlUnit|state.Sub'
        Info: Total cell delay = 1.472 ns ( 59.79 % )
        Info: Total interconnect delay = 0.990 ns ( 40.21 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 8.016 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y10_N27; Fanout = 23; REG Node = 'ControlUnit:ControlUnit|state.Sub'
        Info: 2: + IC(1.727 ns) + CELL(0.346 ns) = 2.073 ns; Loc. = LCCOMB_X21_Y9_N20; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|WideOr2~0'
        Info: 3: + IC(2.033 ns) + CELL(0.228 ns) = 4.334 ns; Loc. = LCCOMB_X22_Y9_N28; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|WideOr1'
        Info: 4: + IC(1.558 ns) + CELL(2.124 ns) = 8.016 ns; Loc. = PIN_P5; Fanout = 0; PIN Node = 'stateout[3]'
        Info: Total cell delay = 2.698 ns ( 33.66 % )
        Info: Total interconnect delay = 5.318 ns ( 66.34 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 252 megabytes
    Info: Processing ended: Fri May 17 09:37:03 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


