<stg><name>k2c_affine_matmul</name>


<trans_list>

<trans id="104" from="1" to="2">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="2" to="3">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="3" to="3">
<condition id="43">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="3" to="4">
<condition id="45">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="4" to="5">
<condition id="47">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="5" to="6">
<condition id="49">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="5" to="4">
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="6" to="7">
<condition id="51">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="6" to="17">
<condition id="50">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="7" to="8">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="8" to="9">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="9" to="10">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="10" to="11">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="11" to="12">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="12" to="13">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="13" to="14">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="14" to="15">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="15" to="16">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="16" to="6">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="17" to="18">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="18" to="19">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="19" to="20">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="20" to="21">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="21" to="22">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="22" to="23">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="23" to="5">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %outcols_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %outcols)

]]></Node>
<StgValue><ssdm name="outcols_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %outrows_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %outrows)

]]></Node>
<StgValue><ssdm name="outrows_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp = mul i64 %outcols_read, %outrows_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %innerdim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %innerdim)

]]></Node>
<StgValue><ssdm name="innerdim_read"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp = mul i64 %outcols_read, %outrows_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %p = phi i6 [ 0, %0 ], [ %p_1, %2 ]

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="6">
<![CDATA[
:1  %p_cast = zext i6 %p to i64

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond3 = icmp eq i64 %p_cast, %tmp

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %p_1 = add i6 %p, 1

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3, label %.preheader4.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %C_addr = getelementptr [50 x float]* %C, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:1  store float 0.000000e+00, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="64">
<![CDATA[
.preheader4.preheader:0  %tmp_121 = trunc i64 %outcols_read to i7

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="64">
<![CDATA[
.preheader4.preheader:1  %tmp_122 = trunc i64 %innerdim_read to i8

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="64">
<![CDATA[
.preheader4.preheader:2  %tmp_123 = trunc i64 %outcols_read to i14

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:3  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader4:0  %i = phi i64 [ 0, %.preheader4.preheader ], [ %i_67, %.preheader4.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="64">
<![CDATA[
.preheader4:1  %tmp_124 = trunc i64 %i to i8

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="64">
<![CDATA[
.preheader4:2  %tmp_125 = trunc i64 %i to i7

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:3  %exitcond2 = icmp eq i64 %i, %outrows_read

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:4  %i_67 = add i64 1, %i

]]></Node>
<StgValue><ssdm name="i_67"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:5  br i1 %exitcond2, label %7, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %outrowidx = mul i7 %tmp_125, %tmp_121

]]></Node>
<StgValue><ssdm name="outrowidx"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %inneridx = mul i8 %tmp_124, %tmp_122

]]></Node>
<StgValue><ssdm name="inneridx"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %j = phi i64 [ 0, %3 ], [ %j_15, %6 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="64">
<![CDATA[
:1  %tmp_126 = trunc i64 %j to i14

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="64">
<![CDATA[
:2  %tmp_127 = trunc i64 %j to i7

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %exitcond1 = icmp eq i64 %j, %outcols_read

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %j_15 = add i64 1, %j

]]></Node>
<StgValue><ssdm name="j_15"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1, label %.preheader4.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:0  %sum2 = add i7 %tmp_127, %outrowidx

]]></Node>
<StgValue><ssdm name="sum2"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="7">
<![CDATA[
.preheader.preheader:1  %sum2_cast = zext i7 %sum2 to i64

]]></Node>
<StgValue><ssdm name="sum2_cast"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:2  %C_addr_8 = getelementptr [50 x float]* %C, i64 0, i64 %sum2_cast

]]></Node>
<StgValue><ssdm name="C_addr_8"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:3  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.loopexit:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader:0  %k = phi i64 [ %k_3, %5 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="64">
<![CDATA[
.preheader:1  %tmp_128 = trunc i64 %k to i14

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="64">
<![CDATA[
.preheader:2  %tmp_129 = trunc i64 %k to i8

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:3  %exitcond = icmp eq i64 %k, %innerdim_read

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:4  %k_3 = add i64 1, %k

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %6, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %sum5 = add i8 %tmp_129, %inneridx

]]></Node>
<StgValue><ssdm name="sum5"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="8">
<![CDATA[
:1  %sum5_cast = zext i8 %sum5 to i64

]]></Node>
<StgValue><ssdm name="sum5_cast"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr = getelementptr [100 x float]* %A, i64 0, i64 %sum5_cast

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="7">
<![CDATA[
:3  %A_load = load float* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_9 = mul i14 %tmp_128, %tmp_123

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5  %sum8 = add i14 %tmp_9, %tmp_126

]]></Node>
<StgValue><ssdm name="sum8"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="14">
<![CDATA[
:6  %sum8_cast = zext i14 %sum8 to i64

]]></Node>
<StgValue><ssdm name="sum8_cast"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr = getelementptr [5000 x float]* %B, i64 0, i64 %sum8_cast

]]></Node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="13">
<![CDATA[
:8  %B_load = load float* %B_addr, align 4

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %d_addr = getelementptr [50 x float]* %d, i64 0, i64 %j

]]></Node>
<StgValue><ssdm name="d_addr"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="6">
<![CDATA[
:1  %d_load = load float* %d_addr, align 4

]]></Node>
<StgValue><ssdm name="d_load"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="6">
<![CDATA[
:2  %C_load = load float* %C_addr_8, align 4

]]></Node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="81" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="7">
<![CDATA[
:3  %A_load = load float* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="13">
<![CDATA[
:8  %B_load = load float* %B_addr, align 4

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="83" st_id="8" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_1 = fmul float %A_load, %B_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="84" st_id="9" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_1 = fmul float %A_load, %B_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="6">
<![CDATA[
:10  %C_load_1 = load float* %C_addr_8, align 4

]]></Node>
<StgValue><ssdm name="C_load_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="86" st_id="10" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_1 = fmul float %A_load, %B_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="6">
<![CDATA[
:10  %C_load_1 = load float* %C_addr_8, align 4

]]></Node>
<StgValue><ssdm name="C_load_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="88" st_id="11" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_2 = fadd float %C_load_1, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="89" st_id="12" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_2 = fadd float %C_load_1, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="90" st_id="13" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_2 = fadd float %C_load_1, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="91" st_id="14" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_2 = fadd float %C_load_1, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="92" st_id="15" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_2 = fadd float %C_load_1, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="93" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:12  store float %tmp_2, float* %C_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="95" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="6">
<![CDATA[
:1  %d_load = load float* %d_addr, align 4

]]></Node>
<StgValue><ssdm name="d_load"/></StgValue>
</operation>

<operation id="96" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="6">
<![CDATA[
:2  %C_load = load float* %C_addr_8, align 4

]]></Node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="97" st_id="18" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_s = fadd float %C_load, %d_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="98" st_id="19" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_s = fadd float %C_load, %d_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="99" st_id="20" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_s = fadd float %C_load, %d_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="100" st_id="21" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_s = fadd float %C_load, %d_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="101" st_id="22" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_s = fadd float %C_load, %d_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="102" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:4  store float %tmp_s, float* %C_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="132" name="C" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="C"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="133" name="A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="134" name="B" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="135" name="d" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="d"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="136" name="outrows" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="outrows"/></StgValue>
</port>
<port id="137" name="outcols" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="outcols"/></StgValue>
</port>
<port id="138" name="innerdim" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="innerdim"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="140" from="_ssdm_op_Read.ap_auto.i64" to="outcols_read" fromId="139" toId="24">
</dataflow>
<dataflow id="141" from="outcols" to="outcols_read" fromId="137" toId="24">
</dataflow>
<dataflow id="142" from="_ssdm_op_Read.ap_auto.i64" to="outrows_read" fromId="139" toId="25">
</dataflow>
<dataflow id="143" from="outrows" to="outrows_read" fromId="136" toId="25">
</dataflow>
<dataflow id="144" from="outcols_read" to="tmp" fromId="24" toId="26">
</dataflow>
<dataflow id="145" from="outrows_read" to="tmp" fromId="25" toId="26">
</dataflow>
<dataflow id="146" from="_ssdm_op_Read.ap_auto.i64" to="innerdim_read" fromId="139" toId="27">
</dataflow>
<dataflow id="147" from="innerdim" to="innerdim_read" fromId="138" toId="27">
</dataflow>
<dataflow id="148" from="outcols_read" to="tmp" fromId="24" toId="28">
</dataflow>
<dataflow id="149" from="outrows_read" to="tmp" fromId="25" toId="28">
</dataflow>
<dataflow id="151" from="StgValue_150" to="p" fromId="150" toId="30">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="152" from="StgValue_29" to="p" fromId="29" toId="30">
</dataflow>
<dataflow id="153" from="p_1" to="p" fromId="33" toId="30">
<BackEdge/>
<condition id="99">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="154" from="StgValue_37" to="p" fromId="37" toId="30">
<BackEdge/>
</dataflow>
<dataflow id="155" from="p" to="p_cast" fromId="30" toId="31">
</dataflow>
<dataflow id="156" from="p_cast" to="exitcond3" fromId="31" toId="32">
</dataflow>
<dataflow id="157" from="tmp" to="exitcond3" fromId="28" toId="32">
</dataflow>
<dataflow id="158" from="p" to="p_1" fromId="30" toId="33">
</dataflow>
<dataflow id="160" from="StgValue_159" to="p_1" fromId="159" toId="33">
</dataflow>
<dataflow id="161" from="exitcond3" to="StgValue_34" fromId="32" toId="34">
</dataflow>
<dataflow id="162" from="C" to="C_addr" fromId="132" toId="35">
</dataflow>
<dataflow id="164" from="StgValue_163" to="C_addr" fromId="163" toId="35">
</dataflow>
<dataflow id="165" from="p_cast" to="C_addr" fromId="31" toId="35">
</dataflow>
<dataflow id="167" from="StgValue_166" to="StgValue_36" fromId="166" toId="36">
</dataflow>
<dataflow id="168" from="C_addr" to="StgValue_36" fromId="35" toId="36">
</dataflow>
<dataflow id="169" from="outcols_read" to="tmp_121" fromId="24" toId="38">
</dataflow>
<dataflow id="170" from="innerdim_read" to="tmp_122" fromId="27" toId="39">
</dataflow>
<dataflow id="171" from="outcols_read" to="tmp_123" fromId="24" toId="40">
</dataflow>
<dataflow id="172" from="StgValue_163" to="i" fromId="163" toId="42">
<condition id="100">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="173" from="StgValue_41" to="i" fromId="41" toId="42">
</dataflow>
<dataflow id="174" from="i_67" to="i" fromId="46" toId="42">
<BackEdge/>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="175" from="StgValue_62" to="i" fromId="62" toId="42">
<BackEdge/>
</dataflow>
<dataflow id="176" from="i" to="tmp_124" fromId="42" toId="43">
</dataflow>
<dataflow id="177" from="i" to="tmp_125" fromId="42" toId="44">
</dataflow>
<dataflow id="178" from="i" to="exitcond2" fromId="42" toId="45">
</dataflow>
<dataflow id="179" from="outrows_read" to="exitcond2" fromId="25" toId="45">
</dataflow>
<dataflow id="181" from="StgValue_180" to="i_67" fromId="180" toId="46">
</dataflow>
<dataflow id="182" from="i" to="i_67" fromId="42" toId="46">
</dataflow>
<dataflow id="183" from="exitcond2" to="StgValue_47" fromId="45" toId="47">
</dataflow>
<dataflow id="184" from="tmp_125" to="outrowidx" fromId="44" toId="48">
</dataflow>
<dataflow id="185" from="tmp_121" to="outrowidx" fromId="38" toId="48">
</dataflow>
<dataflow id="186" from="tmp_124" to="inneridx" fromId="43" toId="49">
</dataflow>
<dataflow id="187" from="tmp_122" to="inneridx" fromId="39" toId="49">
</dataflow>
<dataflow id="188" from="StgValue_163" to="j" fromId="163" toId="52">
<condition id="102">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="189" from="StgValue_50" to="j" fromId="50" toId="52">
</dataflow>
<dataflow id="190" from="j_15" to="j" fromId="56" toId="52">
<BackEdge/>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="191" from="StgValue_103" to="j" fromId="103" toId="52">
<BackEdge/>
</dataflow>
<dataflow id="192" from="j" to="tmp_126" fromId="52" toId="53">
</dataflow>
<dataflow id="193" from="j" to="tmp_127" fromId="52" toId="54">
</dataflow>
<dataflow id="194" from="j" to="exitcond1" fromId="52" toId="55">
</dataflow>
<dataflow id="195" from="outcols_read" to="exitcond1" fromId="24" toId="55">
</dataflow>
<dataflow id="196" from="StgValue_180" to="j_15" fromId="180" toId="56">
</dataflow>
<dataflow id="197" from="j" to="j_15" fromId="52" toId="56">
</dataflow>
<dataflow id="198" from="exitcond1" to="StgValue_57" fromId="55" toId="57">
</dataflow>
<dataflow id="199" from="tmp_127" to="sum2" fromId="54" toId="58">
</dataflow>
<dataflow id="200" from="outrowidx" to="sum2" fromId="48" toId="58">
</dataflow>
<dataflow id="201" from="sum2" to="sum2_cast" fromId="58" toId="59">
</dataflow>
<dataflow id="202" from="C" to="C_addr_8" fromId="132" toId="60">
</dataflow>
<dataflow id="203" from="StgValue_163" to="C_addr_8" fromId="163" toId="60">
</dataflow>
<dataflow id="204" from="sum2_cast" to="C_addr_8" fromId="59" toId="60">
</dataflow>
<dataflow id="205" from="k_3" to="k" fromId="67" toId="63">
<BackEdge/>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="206" from="StgValue_94" to="k" fromId="94" toId="63">
<BackEdge/>
</dataflow>
<dataflow id="207" from="StgValue_163" to="k" fromId="163" toId="63">
<condition id="105">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="208" from="StgValue_61" to="k" fromId="61" toId="63">
</dataflow>
<dataflow id="209" from="k" to="tmp_128" fromId="63" toId="64">
</dataflow>
<dataflow id="210" from="k" to="tmp_129" fromId="63" toId="65">
</dataflow>
<dataflow id="211" from="k" to="exitcond" fromId="63" toId="66">
</dataflow>
<dataflow id="212" from="innerdim_read" to="exitcond" fromId="27" toId="66">
</dataflow>
<dataflow id="213" from="StgValue_180" to="k_3" fromId="180" toId="67">
</dataflow>
<dataflow id="214" from="k" to="k_3" fromId="63" toId="67">
</dataflow>
<dataflow id="215" from="exitcond" to="StgValue_68" fromId="66" toId="68">
</dataflow>
<dataflow id="216" from="tmp_129" to="sum5" fromId="65" toId="69">
</dataflow>
<dataflow id="217" from="inneridx" to="sum5" fromId="49" toId="69">
</dataflow>
<dataflow id="218" from="sum5" to="sum5_cast" fromId="69" toId="70">
</dataflow>
<dataflow id="219" from="A" to="A_addr" fromId="133" toId="71">
</dataflow>
<dataflow id="220" from="StgValue_163" to="A_addr" fromId="163" toId="71">
</dataflow>
<dataflow id="221" from="sum5_cast" to="A_addr" fromId="70" toId="71">
</dataflow>
<dataflow id="222" from="A_addr" to="A_load" fromId="71" toId="72">
</dataflow>
<dataflow id="223" from="tmp_128" to="tmp_9" fromId="64" toId="73">
</dataflow>
<dataflow id="224" from="tmp_123" to="tmp_9" fromId="40" toId="73">
</dataflow>
<dataflow id="225" from="tmp_9" to="sum8" fromId="73" toId="74">
</dataflow>
<dataflow id="226" from="tmp_126" to="sum8" fromId="53" toId="74">
</dataflow>
<dataflow id="227" from="sum8" to="sum8_cast" fromId="74" toId="75">
</dataflow>
<dataflow id="228" from="B" to="B_addr" fromId="134" toId="76">
</dataflow>
<dataflow id="229" from="StgValue_163" to="B_addr" fromId="163" toId="76">
</dataflow>
<dataflow id="230" from="sum8_cast" to="B_addr" fromId="75" toId="76">
</dataflow>
<dataflow id="231" from="B_addr" to="B_load" fromId="76" toId="77">
</dataflow>
<dataflow id="232" from="d" to="d_addr" fromId="135" toId="78">
</dataflow>
<dataflow id="233" from="StgValue_163" to="d_addr" fromId="163" toId="78">
</dataflow>
<dataflow id="234" from="j" to="d_addr" fromId="52" toId="78">
</dataflow>
<dataflow id="235" from="d_addr" to="d_load" fromId="78" toId="79">
</dataflow>
<dataflow id="236" from="C_addr_8" to="C_load" fromId="60" toId="80">
</dataflow>
<dataflow id="237" from="A_addr" to="A_load" fromId="71" toId="81">
</dataflow>
<dataflow id="238" from="B_addr" to="B_load" fromId="76" toId="82">
</dataflow>
<dataflow id="239" from="A_load" to="tmp_1" fromId="81" toId="83">
</dataflow>
<dataflow id="240" from="B_load" to="tmp_1" fromId="82" toId="83">
</dataflow>
<dataflow id="241" from="A_load" to="tmp_1" fromId="81" toId="84">
</dataflow>
<dataflow id="242" from="B_load" to="tmp_1" fromId="82" toId="84">
</dataflow>
<dataflow id="243" from="C_addr_8" to="C_load_1" fromId="60" toId="85">
</dataflow>
<dataflow id="244" from="A_load" to="tmp_1" fromId="81" toId="86">
</dataflow>
<dataflow id="245" from="B_load" to="tmp_1" fromId="82" toId="86">
</dataflow>
<dataflow id="246" from="C_addr_8" to="C_load_1" fromId="60" toId="87">
</dataflow>
<dataflow id="247" from="C_load_1" to="tmp_2" fromId="87" toId="88">
</dataflow>
<dataflow id="248" from="tmp_1" to="tmp_2" fromId="86" toId="88">
</dataflow>
<dataflow id="249" from="C_load_1" to="tmp_2" fromId="87" toId="89">
</dataflow>
<dataflow id="250" from="tmp_1" to="tmp_2" fromId="86" toId="89">
</dataflow>
<dataflow id="251" from="C_load_1" to="tmp_2" fromId="87" toId="90">
</dataflow>
<dataflow id="252" from="tmp_1" to="tmp_2" fromId="86" toId="90">
</dataflow>
<dataflow id="253" from="C_load_1" to="tmp_2" fromId="87" toId="91">
</dataflow>
<dataflow id="254" from="tmp_1" to="tmp_2" fromId="86" toId="91">
</dataflow>
<dataflow id="255" from="C_load_1" to="tmp_2" fromId="87" toId="92">
</dataflow>
<dataflow id="256" from="tmp_1" to="tmp_2" fromId="86" toId="92">
</dataflow>
<dataflow id="257" from="tmp_2" to="StgValue_93" fromId="92" toId="93">
</dataflow>
<dataflow id="258" from="C_addr_8" to="StgValue_93" fromId="60" toId="93">
</dataflow>
<dataflow id="259" from="d_addr" to="d_load" fromId="78" toId="95">
</dataflow>
<dataflow id="260" from="C_addr_8" to="C_load" fromId="60" toId="96">
</dataflow>
<dataflow id="261" from="C_load" to="tmp_s" fromId="96" toId="97">
</dataflow>
<dataflow id="262" from="d_load" to="tmp_s" fromId="95" toId="97">
</dataflow>
<dataflow id="263" from="C_load" to="tmp_s" fromId="96" toId="98">
</dataflow>
<dataflow id="264" from="d_load" to="tmp_s" fromId="95" toId="98">
</dataflow>
<dataflow id="265" from="C_load" to="tmp_s" fromId="96" toId="99">
</dataflow>
<dataflow id="266" from="d_load" to="tmp_s" fromId="95" toId="99">
</dataflow>
<dataflow id="267" from="C_load" to="tmp_s" fromId="96" toId="100">
</dataflow>
<dataflow id="268" from="d_load" to="tmp_s" fromId="95" toId="100">
</dataflow>
<dataflow id="269" from="C_load" to="tmp_s" fromId="96" toId="101">
</dataflow>
<dataflow id="270" from="d_load" to="tmp_s" fromId="95" toId="101">
</dataflow>
<dataflow id="271" from="tmp_s" to="StgValue_102" fromId="101" toId="102">
</dataflow>
<dataflow id="272" from="C_addr_8" to="StgValue_102" fromId="60" toId="102">
</dataflow>
<dataflow id="273" from="exitcond3" to="StgValue_3" fromId="32" toId="3">
</dataflow>
<dataflow id="274" from="exitcond2" to="StgValue_4" fromId="45" toId="4">
</dataflow>
<dataflow id="275" from="exitcond1" to="StgValue_5" fromId="55" toId="5">
</dataflow>
<dataflow id="276" from="exitcond" to="StgValue_6" fromId="66" toId="6">
</dataflow>
</dataflows>


</stg>
