/*
 * Copyright (c) 2009-2019 ARM Limited. All rights reserved.
 * 
 * SPDX-License-Identifier: Apache-2.0
 * 
 * Licensed under the Apache License, Version 2.0 (the License); you may
 * not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * 
 * http://www.apache.org/licenses/LICENSE-2.0
 * 
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 * @file     STM32L412.sfd
 * @brief    CMSIS-SVD SFD File
 * @version  1.5
 * @date     05. November 2020
 * @note     Generated by SVDConv V3.3.29 on Thursday, 05.11.2020 18:19:10
 *           from File 'STM32L412.svd',
 *           last modified on Tuesday, 05.05.2020 19:19:52
 */




// -----------------------------  Register Item Address: ADC1_ISR  --------------------------------
// SVD Line: 43

unsigned int ADC1_ISR __AT (0x50040000);



// -------------------------------  Field Item: ADC1_ISR_JQOVF  -----------------------------------
// SVD Line: 52

//  <item> SFDITEM_FIELD__ADC1_ISR_JQOVF
//    <name> JQOVF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x50040000) JQOVF </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_ISR ) </loc>
//      <o.10..10> JQOVF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_ISR_AWD3  -----------------------------------
// SVD Line: 58

//  <item> SFDITEM_FIELD__ADC1_ISR_AWD3
//    <name> AWD3 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x50040000) AWD3 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_ISR ) </loc>
//      <o.9..9> AWD3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_ISR_AWD2  -----------------------------------
// SVD Line: 64

//  <item> SFDITEM_FIELD__ADC1_ISR_AWD2
//    <name> AWD2 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x50040000) AWD2 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_ISR ) </loc>
//      <o.8..8> AWD2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_ISR_AWD1  -----------------------------------
// SVD Line: 70

//  <item> SFDITEM_FIELD__ADC1_ISR_AWD1
//    <name> AWD1 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x50040000) AWD1 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_ISR ) </loc>
//      <o.7..7> AWD1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_ISR_JEOS  -----------------------------------
// SVD Line: 76

//  <item> SFDITEM_FIELD__ADC1_ISR_JEOS
//    <name> JEOS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x50040000) JEOS </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_ISR ) </loc>
//      <o.6..6> JEOS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_ISR_JEOC  -----------------------------------
// SVD Line: 82

//  <item> SFDITEM_FIELD__ADC1_ISR_JEOC
//    <name> JEOC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x50040000) JEOC </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_ISR ) </loc>
//      <o.5..5> JEOC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_ISR_OVR  ------------------------------------
// SVD Line: 88

//  <item> SFDITEM_FIELD__ADC1_ISR_OVR
//    <name> OVR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50040000) OVR </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_ISR ) </loc>
//      <o.4..4> OVR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_ISR_EOS  ------------------------------------
// SVD Line: 94

//  <item> SFDITEM_FIELD__ADC1_ISR_EOS
//    <name> EOS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50040000) EOS </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_ISR ) </loc>
//      <o.3..3> EOS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_ISR_EOC  ------------------------------------
// SVD Line: 100

//  <item> SFDITEM_FIELD__ADC1_ISR_EOC
//    <name> EOC </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x50040000) EOC </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_ISR ) </loc>
//      <o.2..2> EOC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_ISR_EOSMP  -----------------------------------
// SVD Line: 106

//  <item> SFDITEM_FIELD__ADC1_ISR_EOSMP
//    <name> EOSMP </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50040000) EOSMP </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_ISR ) </loc>
//      <o.1..1> EOSMP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_ISR_ADRDY  -----------------------------------
// SVD Line: 112

//  <item> SFDITEM_FIELD__ADC1_ISR_ADRDY
//    <name> ADRDY </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50040000) ADRDY </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_ISR ) </loc>
//      <o.0..0> ADRDY
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_ISR  ------------------------------------
// SVD Line: 43

//  <rtree> SFDITEM_REG__ADC1_ISR
//    <name> ISR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50040000) interrupt and status register </i>
//    <loc> ( (unsigned int)((ADC1_ISR >> 0) & 0xFFFFFFFF), ((ADC1_ISR = (ADC1_ISR & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_ISR_JQOVF </item>
//    <item> SFDITEM_FIELD__ADC1_ISR_AWD3 </item>
//    <item> SFDITEM_FIELD__ADC1_ISR_AWD2 </item>
//    <item> SFDITEM_FIELD__ADC1_ISR_AWD1 </item>
//    <item> SFDITEM_FIELD__ADC1_ISR_JEOS </item>
//    <item> SFDITEM_FIELD__ADC1_ISR_JEOC </item>
//    <item> SFDITEM_FIELD__ADC1_ISR_OVR </item>
//    <item> SFDITEM_FIELD__ADC1_ISR_EOS </item>
//    <item> SFDITEM_FIELD__ADC1_ISR_EOC </item>
//    <item> SFDITEM_FIELD__ADC1_ISR_EOSMP </item>
//    <item> SFDITEM_FIELD__ADC1_ISR_ADRDY </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: ADC1_IER  --------------------------------
// SVD Line: 120

unsigned int ADC1_IER __AT (0x50040004);



// ------------------------------  Field Item: ADC1_IER_JQOVFIE  ----------------------------------
// SVD Line: 129

//  <item> SFDITEM_FIELD__ADC1_IER_JQOVFIE
//    <name> JQOVFIE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x50040004) JQOVFIE </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_IER ) </loc>
//      <o.10..10> JQOVFIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_IER_AWD3IE  ----------------------------------
// SVD Line: 135

//  <item> SFDITEM_FIELD__ADC1_IER_AWD3IE
//    <name> AWD3IE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x50040004) AWD3IE </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_IER ) </loc>
//      <o.9..9> AWD3IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_IER_AWD2IE  ----------------------------------
// SVD Line: 141

//  <item> SFDITEM_FIELD__ADC1_IER_AWD2IE
//    <name> AWD2IE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x50040004) AWD2IE </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_IER ) </loc>
//      <o.8..8> AWD2IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_IER_AWD1IE  ----------------------------------
// SVD Line: 147

//  <item> SFDITEM_FIELD__ADC1_IER_AWD1IE
//    <name> AWD1IE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x50040004) AWD1IE </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_IER ) </loc>
//      <o.7..7> AWD1IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_IER_JEOSIE  ----------------------------------
// SVD Line: 153

//  <item> SFDITEM_FIELD__ADC1_IER_JEOSIE
//    <name> JEOSIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x50040004) JEOSIE </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_IER ) </loc>
//      <o.6..6> JEOSIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_IER_JEOCIE  ----------------------------------
// SVD Line: 159

//  <item> SFDITEM_FIELD__ADC1_IER_JEOCIE
//    <name> JEOCIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x50040004) JEOCIE </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_IER ) </loc>
//      <o.5..5> JEOCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_IER_OVRIE  -----------------------------------
// SVD Line: 165

//  <item> SFDITEM_FIELD__ADC1_IER_OVRIE
//    <name> OVRIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50040004) OVRIE </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_IER ) </loc>
//      <o.4..4> OVRIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_IER_EOSIE  -----------------------------------
// SVD Line: 171

//  <item> SFDITEM_FIELD__ADC1_IER_EOSIE
//    <name> EOSIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50040004) EOSIE </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_IER ) </loc>
//      <o.3..3> EOSIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_IER_EOCIE  -----------------------------------
// SVD Line: 177

//  <item> SFDITEM_FIELD__ADC1_IER_EOCIE
//    <name> EOCIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x50040004) EOCIE </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_IER ) </loc>
//      <o.2..2> EOCIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC1_IER_EOSMPIE  ----------------------------------
// SVD Line: 183

//  <item> SFDITEM_FIELD__ADC1_IER_EOSMPIE
//    <name> EOSMPIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50040004) EOSMPIE </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_IER ) </loc>
//      <o.1..1> EOSMPIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC1_IER_ADRDYIE  ----------------------------------
// SVD Line: 189

//  <item> SFDITEM_FIELD__ADC1_IER_ADRDYIE
//    <name> ADRDYIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50040004) ADRDYIE </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_IER ) </loc>
//      <o.0..0> ADRDYIE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_IER  ------------------------------------
// SVD Line: 120

//  <rtree> SFDITEM_REG__ADC1_IER
//    <name> IER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50040004) interrupt enable register </i>
//    <loc> ( (unsigned int)((ADC1_IER >> 0) & 0xFFFFFFFF), ((ADC1_IER = (ADC1_IER & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_IER_JQOVFIE </item>
//    <item> SFDITEM_FIELD__ADC1_IER_AWD3IE </item>
//    <item> SFDITEM_FIELD__ADC1_IER_AWD2IE </item>
//    <item> SFDITEM_FIELD__ADC1_IER_AWD1IE </item>
//    <item> SFDITEM_FIELD__ADC1_IER_JEOSIE </item>
//    <item> SFDITEM_FIELD__ADC1_IER_JEOCIE </item>
//    <item> SFDITEM_FIELD__ADC1_IER_OVRIE </item>
//    <item> SFDITEM_FIELD__ADC1_IER_EOSIE </item>
//    <item> SFDITEM_FIELD__ADC1_IER_EOCIE </item>
//    <item> SFDITEM_FIELD__ADC1_IER_EOSMPIE </item>
//    <item> SFDITEM_FIELD__ADC1_IER_ADRDYIE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: ADC1_CR  ---------------------------------
// SVD Line: 197

unsigned int ADC1_CR __AT (0x50040008);



// --------------------------------  Field Item: ADC1_CR_ADCAL  -----------------------------------
// SVD Line: 206

//  <item> SFDITEM_FIELD__ADC1_CR_ADCAL
//    <name> ADCAL </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x50040008) ADCAL </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR ) </loc>
//      <o.31..31> ADCAL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC1_CR_ADCALDIF  ----------------------------------
// SVD Line: 212

//  <item> SFDITEM_FIELD__ADC1_CR_ADCALDIF
//    <name> ADCALDIF </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x50040008) ADCALDIF </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR ) </loc>
//      <o.30..30> ADCALDIF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CR_DEEPPWD  ----------------------------------
// SVD Line: 218

//  <item> SFDITEM_FIELD__ADC1_CR_DEEPPWD
//    <name> DEEPPWD </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x50040008) DEEPPWD </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR ) </loc>
//      <o.29..29> DEEPPWD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC1_CR_ADVREGEN  ----------------------------------
// SVD Line: 224

//  <item> SFDITEM_FIELD__ADC1_CR_ADVREGEN
//    <name> ADVREGEN </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x50040008) ADVREGEN </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR ) </loc>
//      <o.28..28> ADVREGEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CR_JADSTP  -----------------------------------
// SVD Line: 230

//  <item> SFDITEM_FIELD__ADC1_CR_JADSTP
//    <name> JADSTP </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x50040008) JADSTP </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR ) </loc>
//      <o.5..5> JADSTP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_CR_ADSTP  -----------------------------------
// SVD Line: 236

//  <item> SFDITEM_FIELD__ADC1_CR_ADSTP
//    <name> ADSTP </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50040008) ADSTP </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR ) </loc>
//      <o.4..4> ADSTP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC1_CR_JADSTART  ----------------------------------
// SVD Line: 242

//  <item> SFDITEM_FIELD__ADC1_CR_JADSTART
//    <name> JADSTART </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50040008) JADSTART </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR ) </loc>
//      <o.3..3> JADSTART
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CR_ADSTART  ----------------------------------
// SVD Line: 248

//  <item> SFDITEM_FIELD__ADC1_CR_ADSTART
//    <name> ADSTART </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x50040008) ADSTART </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR ) </loc>
//      <o.2..2> ADSTART
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_CR_ADDIS  -----------------------------------
// SVD Line: 254

//  <item> SFDITEM_FIELD__ADC1_CR_ADDIS
//    <name> ADDIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50040008) ADDIS </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR ) </loc>
//      <o.1..1> ADDIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_CR_ADEN  ------------------------------------
// SVD Line: 260

//  <item> SFDITEM_FIELD__ADC1_CR_ADEN
//    <name> ADEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50040008) ADEN </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR ) </loc>
//      <o.0..0> ADEN
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: ADC1_CR  ------------------------------------
// SVD Line: 197

//  <rtree> SFDITEM_REG__ADC1_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50040008) control register </i>
//    <loc> ( (unsigned int)((ADC1_CR >> 0) & 0xFFFFFFFF), ((ADC1_CR = (ADC1_CR & ~(0xF000003FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF000003F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_CR_ADCAL </item>
//    <item> SFDITEM_FIELD__ADC1_CR_ADCALDIF </item>
//    <item> SFDITEM_FIELD__ADC1_CR_DEEPPWD </item>
//    <item> SFDITEM_FIELD__ADC1_CR_ADVREGEN </item>
//    <item> SFDITEM_FIELD__ADC1_CR_JADSTP </item>
//    <item> SFDITEM_FIELD__ADC1_CR_ADSTP </item>
//    <item> SFDITEM_FIELD__ADC1_CR_JADSTART </item>
//    <item> SFDITEM_FIELD__ADC1_CR_ADSTART </item>
//    <item> SFDITEM_FIELD__ADC1_CR_ADDIS </item>
//    <item> SFDITEM_FIELD__ADC1_CR_ADEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_CFGR  --------------------------------
// SVD Line: 268

unsigned int ADC1_CFGR __AT (0x5004000C);



// -------------------------------  Field Item: ADC1_CFGR_JQDIS  ----------------------------------
// SVD Line: 277

//  <item> SFDITEM_FIELD__ADC1_CFGR_JQDIS
//    <name> JQDIS </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x5004000C) JQDIS </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CFGR ) </loc>
//      <o.31..31> JQDIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC1_CFGR_AWDCH1CH  ---------------------------------
// SVD Line: 283

//  <item> SFDITEM_FIELD__ADC1_CFGR_AWDCH1CH
//    <name> AWDCH1CH </name>
//    <rw> 
//    <i> [Bits 30..26] RW (@ 0x5004000C) AWDCH1CH </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_CFGR >> 26) & 0x1F), ((ADC1_CFGR = (ADC1_CFGR & ~(0x1FUL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CFGR_JAUTO  ----------------------------------
// SVD Line: 289

//  <item> SFDITEM_FIELD__ADC1_CFGR_JAUTO
//    <name> JAUTO </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x5004000C) JAUTO </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CFGR ) </loc>
//      <o.25..25> JAUTO
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC1_CFGR_JAWD1EN  ---------------------------------
// SVD Line: 295

//  <item> SFDITEM_FIELD__ADC1_CFGR_JAWD1EN
//    <name> JAWD1EN </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x5004000C) JAWD1EN </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CFGR ) </loc>
//      <o.24..24> JAWD1EN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC1_CFGR_AWD1EN  ----------------------------------
// SVD Line: 301

//  <item> SFDITEM_FIELD__ADC1_CFGR_AWD1EN
//    <name> AWD1EN </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x5004000C) AWD1EN </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CFGR ) </loc>
//      <o.23..23> AWD1EN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC1_CFGR_AWD1SGL  ---------------------------------
// SVD Line: 307

//  <item> SFDITEM_FIELD__ADC1_CFGR_AWD1SGL
//    <name> AWD1SGL </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x5004000C) AWD1SGL </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CFGR ) </loc>
//      <o.22..22> AWD1SGL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_CFGR_JQM  -----------------------------------
// SVD Line: 313

//  <item> SFDITEM_FIELD__ADC1_CFGR_JQM
//    <name> JQM </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x5004000C) JQM </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CFGR ) </loc>
//      <o.21..21> JQM
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC1_CFGR_JDISCEN  ---------------------------------
// SVD Line: 319

//  <item> SFDITEM_FIELD__ADC1_CFGR_JDISCEN
//    <name> JDISCEN </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x5004000C) JDISCEN </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CFGR ) </loc>
//      <o.20..20> JDISCEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC1_CFGR_DISCNUM  ---------------------------------
// SVD Line: 325

//  <item> SFDITEM_FIELD__ADC1_CFGR_DISCNUM
//    <name> DISCNUM </name>
//    <rw> 
//    <i> [Bits 19..17] RW (@ 0x5004000C) DISCNUM </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_CFGR >> 17) & 0x7), ((ADC1_CFGR = (ADC1_CFGR & ~(0x7UL << 17 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC1_CFGR_DISCEN  ----------------------------------
// SVD Line: 331

//  <item> SFDITEM_FIELD__ADC1_CFGR_DISCEN
//    <name> DISCEN </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x5004000C) DISCEN </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CFGR ) </loc>
//      <o.16..16> DISCEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC1_CFGR_AUTDLY  ----------------------------------
// SVD Line: 337

//  <item> SFDITEM_FIELD__ADC1_CFGR_AUTDLY
//    <name> AUTDLY </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x5004000C) AUTDLY </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CFGR ) </loc>
//      <o.14..14> AUTDLY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CFGR_CONT  -----------------------------------
// SVD Line: 343

//  <item> SFDITEM_FIELD__ADC1_CFGR_CONT
//    <name> CONT </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x5004000C) CONT </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CFGR ) </loc>
//      <o.13..13> CONT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC1_CFGR_OVRMOD  ----------------------------------
// SVD Line: 349

//  <item> SFDITEM_FIELD__ADC1_CFGR_OVRMOD
//    <name> OVRMOD </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x5004000C) OVRMOD </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CFGR ) </loc>
//      <o.12..12> OVRMOD
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CFGR_EXTEN  ----------------------------------
// SVD Line: 355

//  <item> SFDITEM_FIELD__ADC1_CFGR_EXTEN
//    <name> EXTEN </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x5004000C) EXTEN </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_CFGR >> 10) & 0x3), ((ADC1_CFGR = (ADC1_CFGR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC1_CFGR_EXTSEL  ----------------------------------
// SVD Line: 361

//  <item> SFDITEM_FIELD__ADC1_CFGR_EXTSEL
//    <name> EXTSEL </name>
//    <rw> 
//    <i> [Bits 9..6] RW (@ 0x5004000C) EXTSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_CFGR >> 6) & 0xF), ((ADC1_CFGR = (ADC1_CFGR & ~(0xFUL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CFGR_ALIGN  ----------------------------------
// SVD Line: 367

//  <item> SFDITEM_FIELD__ADC1_CFGR_ALIGN
//    <name> ALIGN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x5004000C) ALIGN </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CFGR ) </loc>
//      <o.5..5> ALIGN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_CFGR_RES  -----------------------------------
// SVD Line: 373

//  <item> SFDITEM_FIELD__ADC1_CFGR_RES
//    <name> RES </name>
//    <rw> 
//    <i> [Bits 4..3] RW (@ 0x5004000C) RES </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_CFGR >> 3) & 0x3), ((ADC1_CFGR = (ADC1_CFGR & ~(0x3UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC1_CFGR_DMACFG  ----------------------------------
// SVD Line: 379

//  <item> SFDITEM_FIELD__ADC1_CFGR_DMACFG
//    <name> DMACFG </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x5004000C) DMACFG </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CFGR ) </loc>
//      <o.1..1> DMACFG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CFGR_DMAEN  ----------------------------------
// SVD Line: 385

//  <item> SFDITEM_FIELD__ADC1_CFGR_DMAEN
//    <name> DMAEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x5004000C) DMAEN </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CFGR ) </loc>
//      <o.0..0> DMAEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_CFGR  -----------------------------------
// SVD Line: 268

//  <rtree> SFDITEM_REG__ADC1_CFGR
//    <name> CFGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5004000C) configuration register </i>
//    <loc> ( (unsigned int)((ADC1_CFGR >> 0) & 0xFFFFFFFF), ((ADC1_CFGR = (ADC1_CFGR & ~(0xFFFF7FFBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF7FFB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_CFGR_JQDIS </item>
//    <item> SFDITEM_FIELD__ADC1_CFGR_AWDCH1CH </item>
//    <item> SFDITEM_FIELD__ADC1_CFGR_JAUTO </item>
//    <item> SFDITEM_FIELD__ADC1_CFGR_JAWD1EN </item>
//    <item> SFDITEM_FIELD__ADC1_CFGR_AWD1EN </item>
//    <item> SFDITEM_FIELD__ADC1_CFGR_AWD1SGL </item>
//    <item> SFDITEM_FIELD__ADC1_CFGR_JQM </item>
//    <item> SFDITEM_FIELD__ADC1_CFGR_JDISCEN </item>
//    <item> SFDITEM_FIELD__ADC1_CFGR_DISCNUM </item>
//    <item> SFDITEM_FIELD__ADC1_CFGR_DISCEN </item>
//    <item> SFDITEM_FIELD__ADC1_CFGR_AUTDLY </item>
//    <item> SFDITEM_FIELD__ADC1_CFGR_CONT </item>
//    <item> SFDITEM_FIELD__ADC1_CFGR_OVRMOD </item>
//    <item> SFDITEM_FIELD__ADC1_CFGR_EXTEN </item>
//    <item> SFDITEM_FIELD__ADC1_CFGR_EXTSEL </item>
//    <item> SFDITEM_FIELD__ADC1_CFGR_ALIGN </item>
//    <item> SFDITEM_FIELD__ADC1_CFGR_RES </item>
//    <item> SFDITEM_FIELD__ADC1_CFGR_DMACFG </item>
//    <item> SFDITEM_FIELD__ADC1_CFGR_DMAEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_CFGR2  -------------------------------
// SVD Line: 393

unsigned int ADC1_CFGR2 __AT (0x50040010);



// ------------------------------  Field Item: ADC1_CFGR2_ROVSM  ----------------------------------
// SVD Line: 402

//  <item> SFDITEM_FIELD__ADC1_CFGR2_ROVSM
//    <name> ROVSM </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x50040010) EXTEN </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CFGR2 ) </loc>
//      <o.10..10> ROVSM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CFGR2_TOVS  ----------------------------------
// SVD Line: 408

//  <item> SFDITEM_FIELD__ADC1_CFGR2_TOVS
//    <name> TOVS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x50040010) EXTSEL </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CFGR2 ) </loc>
//      <o.9..9> TOVS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CFGR2_OVSS  ----------------------------------
// SVD Line: 414

//  <item> SFDITEM_FIELD__ADC1_CFGR2_OVSS
//    <name> OVSS </name>
//    <rw> 
//    <i> [Bits 8..5] RW (@ 0x50040010) ALIGN </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_CFGR2 >> 5) & 0xF), ((ADC1_CFGR2 = (ADC1_CFGR2 & ~(0xFUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CFGR2_OVSR  ----------------------------------
// SVD Line: 420

//  <item> SFDITEM_FIELD__ADC1_CFGR2_OVSR
//    <name> OVSR </name>
//    <rw> 
//    <i> [Bits 4..2] RW (@ 0x50040010) RES </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_CFGR2 >> 2) & 0x7), ((ADC1_CFGR2 = (ADC1_CFGR2 & ~(0x7UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC1_CFGR2_JOVSE  ----------------------------------
// SVD Line: 426

//  <item> SFDITEM_FIELD__ADC1_CFGR2_JOVSE
//    <name> JOVSE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50040010) DMACFG </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CFGR2 ) </loc>
//      <o.1..1> JOVSE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC1_CFGR2_ROVSE  ----------------------------------
// SVD Line: 432

//  <item> SFDITEM_FIELD__ADC1_CFGR2_ROVSE
//    <name> ROVSE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50040010) DMAEN </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CFGR2 ) </loc>
//      <o.0..0> ROVSE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: ADC1_CFGR2  -----------------------------------
// SVD Line: 393

//  <rtree> SFDITEM_REG__ADC1_CFGR2
//    <name> CFGR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50040010) configuration register </i>
//    <loc> ( (unsigned int)((ADC1_CFGR2 >> 0) & 0xFFFFFFFF), ((ADC1_CFGR2 = (ADC1_CFGR2 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_CFGR2_ROVSM </item>
//    <item> SFDITEM_FIELD__ADC1_CFGR2_TOVS </item>
//    <item> SFDITEM_FIELD__ADC1_CFGR2_OVSS </item>
//    <item> SFDITEM_FIELD__ADC1_CFGR2_OVSR </item>
//    <item> SFDITEM_FIELD__ADC1_CFGR2_JOVSE </item>
//    <item> SFDITEM_FIELD__ADC1_CFGR2_ROVSE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_SMPR1  -------------------------------
// SVD Line: 440

unsigned int ADC1_SMPR1 __AT (0x50040014);



// -------------------------------  Field Item: ADC1_SMPR1_SMP9  ----------------------------------
// SVD Line: 449

//  <item> SFDITEM_FIELD__ADC1_SMPR1_SMP9
//    <name> SMP9 </name>
//    <rw> 
//    <i> [Bits 29..27] RW (@ 0x50040014) SMP9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SMPR1 >> 27) & 0x7), ((ADC1_SMPR1 = (ADC1_SMPR1 & ~(0x7UL << 27 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 27 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_SMPR1_SMP8  ----------------------------------
// SVD Line: 455

//  <item> SFDITEM_FIELD__ADC1_SMPR1_SMP8
//    <name> SMP8 </name>
//    <rw> 
//    <i> [Bits 26..24] RW (@ 0x50040014) SMP8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SMPR1 >> 24) & 0x7), ((ADC1_SMPR1 = (ADC1_SMPR1 & ~(0x7UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_SMPR1_SMP7  ----------------------------------
// SVD Line: 461

//  <item> SFDITEM_FIELD__ADC1_SMPR1_SMP7
//    <name> SMP7 </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x50040014) SMP7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SMPR1 >> 21) & 0x7), ((ADC1_SMPR1 = (ADC1_SMPR1 & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_SMPR1_SMP6  ----------------------------------
// SVD Line: 467

//  <item> SFDITEM_FIELD__ADC1_SMPR1_SMP6
//    <name> SMP6 </name>
//    <rw> 
//    <i> [Bits 20..18] RW (@ 0x50040014) SMP6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SMPR1 >> 18) & 0x7), ((ADC1_SMPR1 = (ADC1_SMPR1 & ~(0x7UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_SMPR1_SMP5  ----------------------------------
// SVD Line: 473

//  <item> SFDITEM_FIELD__ADC1_SMPR1_SMP5
//    <name> SMP5 </name>
//    <rw> 
//    <i> [Bits 17..15] RW (@ 0x50040014) SMP5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SMPR1 >> 15) & 0x7), ((ADC1_SMPR1 = (ADC1_SMPR1 & ~(0x7UL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_SMPR1_SMP4  ----------------------------------
// SVD Line: 479

//  <item> SFDITEM_FIELD__ADC1_SMPR1_SMP4
//    <name> SMP4 </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x50040014) SMP4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SMPR1 >> 12) & 0x7), ((ADC1_SMPR1 = (ADC1_SMPR1 & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_SMPR1_SMP3  ----------------------------------
// SVD Line: 485

//  <item> SFDITEM_FIELD__ADC1_SMPR1_SMP3
//    <name> SMP3 </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x50040014) SMP3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SMPR1 >> 9) & 0x7), ((ADC1_SMPR1 = (ADC1_SMPR1 & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_SMPR1_SMP2  ----------------------------------
// SVD Line: 491

//  <item> SFDITEM_FIELD__ADC1_SMPR1_SMP2
//    <name> SMP2 </name>
//    <rw> 
//    <i> [Bits 8..6] RW (@ 0x50040014) SMP2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SMPR1 >> 6) & 0x7), ((ADC1_SMPR1 = (ADC1_SMPR1 & ~(0x7UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_SMPR1_SMP1  ----------------------------------
// SVD Line: 497

//  <item> SFDITEM_FIELD__ADC1_SMPR1_SMP1
//    <name> SMP1 </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x50040014) SMP1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SMPR1 >> 3) & 0x7), ((ADC1_SMPR1 = (ADC1_SMPR1 & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_SMPR1_SMP0  ----------------------------------
// SVD Line: 503

//  <item> SFDITEM_FIELD__ADC1_SMPR1_SMP0
//    <name> SMP0 </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x50040014) SMP0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SMPR1 >> 0) & 0x7), ((ADC1_SMPR1 = (ADC1_SMPR1 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC1_SMPR1  -----------------------------------
// SVD Line: 440

//  <rtree> SFDITEM_REG__ADC1_SMPR1
//    <name> SMPR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50040014) sample time register 1 </i>
//    <loc> ( (unsigned int)((ADC1_SMPR1 >> 0) & 0xFFFFFFFF), ((ADC1_SMPR1 = (ADC1_SMPR1 & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_SMPR1_SMP9 </item>
//    <item> SFDITEM_FIELD__ADC1_SMPR1_SMP8 </item>
//    <item> SFDITEM_FIELD__ADC1_SMPR1_SMP7 </item>
//    <item> SFDITEM_FIELD__ADC1_SMPR1_SMP6 </item>
//    <item> SFDITEM_FIELD__ADC1_SMPR1_SMP5 </item>
//    <item> SFDITEM_FIELD__ADC1_SMPR1_SMP4 </item>
//    <item> SFDITEM_FIELD__ADC1_SMPR1_SMP3 </item>
//    <item> SFDITEM_FIELD__ADC1_SMPR1_SMP2 </item>
//    <item> SFDITEM_FIELD__ADC1_SMPR1_SMP1 </item>
//    <item> SFDITEM_FIELD__ADC1_SMPR1_SMP0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_SMPR2  -------------------------------
// SVD Line: 511

unsigned int ADC1_SMPR2 __AT (0x50040018);



// ------------------------------  Field Item: ADC1_SMPR2_SMP18  ----------------------------------
// SVD Line: 520

//  <item> SFDITEM_FIELD__ADC1_SMPR2_SMP18
//    <name> SMP18 </name>
//    <rw> 
//    <i> [Bits 26..24] RW (@ 0x50040018) SMP18 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SMPR2 >> 24) & 0x7), ((ADC1_SMPR2 = (ADC1_SMPR2 & ~(0x7UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC1_SMPR2_SMP17  ----------------------------------
// SVD Line: 526

//  <item> SFDITEM_FIELD__ADC1_SMPR2_SMP17
//    <name> SMP17 </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x50040018) SMP17 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SMPR2 >> 21) & 0x7), ((ADC1_SMPR2 = (ADC1_SMPR2 & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC1_SMPR2_SMP16  ----------------------------------
// SVD Line: 532

//  <item> SFDITEM_FIELD__ADC1_SMPR2_SMP16
//    <name> SMP16 </name>
//    <rw> 
//    <i> [Bits 20..18] RW (@ 0x50040018) SMP16 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SMPR2 >> 18) & 0x7), ((ADC1_SMPR2 = (ADC1_SMPR2 & ~(0x7UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC1_SMPR2_SMP15  ----------------------------------
// SVD Line: 538

//  <item> SFDITEM_FIELD__ADC1_SMPR2_SMP15
//    <name> SMP15 </name>
//    <rw> 
//    <i> [Bits 17..15] RW (@ 0x50040018) SMP15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SMPR2 >> 15) & 0x7), ((ADC1_SMPR2 = (ADC1_SMPR2 & ~(0x7UL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC1_SMPR2_SMP14  ----------------------------------
// SVD Line: 544

//  <item> SFDITEM_FIELD__ADC1_SMPR2_SMP14
//    <name> SMP14 </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x50040018) SMP14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SMPR2 >> 12) & 0x7), ((ADC1_SMPR2 = (ADC1_SMPR2 & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC1_SMPR2_SMP13  ----------------------------------
// SVD Line: 550

//  <item> SFDITEM_FIELD__ADC1_SMPR2_SMP13
//    <name> SMP13 </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x50040018) SMP13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SMPR2 >> 9) & 0x7), ((ADC1_SMPR2 = (ADC1_SMPR2 & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC1_SMPR2_SMP12  ----------------------------------
// SVD Line: 556

//  <item> SFDITEM_FIELD__ADC1_SMPR2_SMP12
//    <name> SMP12 </name>
//    <rw> 
//    <i> [Bits 8..6] RW (@ 0x50040018) SMP12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SMPR2 >> 6) & 0x7), ((ADC1_SMPR2 = (ADC1_SMPR2 & ~(0x7UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC1_SMPR2_SMP11  ----------------------------------
// SVD Line: 562

//  <item> SFDITEM_FIELD__ADC1_SMPR2_SMP11
//    <name> SMP11 </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x50040018) SMP11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SMPR2 >> 3) & 0x7), ((ADC1_SMPR2 = (ADC1_SMPR2 & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC1_SMPR2_SMP10  ----------------------------------
// SVD Line: 568

//  <item> SFDITEM_FIELD__ADC1_SMPR2_SMP10
//    <name> SMP10 </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x50040018) SMP10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SMPR2 >> 0) & 0x7), ((ADC1_SMPR2 = (ADC1_SMPR2 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC1_SMPR2  -----------------------------------
// SVD Line: 511

//  <rtree> SFDITEM_REG__ADC1_SMPR2
//    <name> SMPR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50040018) sample time register 2 </i>
//    <loc> ( (unsigned int)((ADC1_SMPR2 >> 0) & 0xFFFFFFFF), ((ADC1_SMPR2 = (ADC1_SMPR2 & ~(0x7FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_SMPR2_SMP18 </item>
//    <item> SFDITEM_FIELD__ADC1_SMPR2_SMP17 </item>
//    <item> SFDITEM_FIELD__ADC1_SMPR2_SMP16 </item>
//    <item> SFDITEM_FIELD__ADC1_SMPR2_SMP15 </item>
//    <item> SFDITEM_FIELD__ADC1_SMPR2_SMP14 </item>
//    <item> SFDITEM_FIELD__ADC1_SMPR2_SMP13 </item>
//    <item> SFDITEM_FIELD__ADC1_SMPR2_SMP12 </item>
//    <item> SFDITEM_FIELD__ADC1_SMPR2_SMP11 </item>
//    <item> SFDITEM_FIELD__ADC1_SMPR2_SMP10 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: ADC1_TR1  --------------------------------
// SVD Line: 576

unsigned int ADC1_TR1 __AT (0x50040020);



// --------------------------------  Field Item: ADC1_TR1_HT1  ------------------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__ADC1_TR1_HT1
//    <name> HT1 </name>
//    <rw> 
//    <i> [Bits 27..16] RW (@ 0x50040020) HT1 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_TR1 >> 16) & 0xFFF), ((ADC1_TR1 = (ADC1_TR1 & ~(0xFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC1_TR1_LT1  ------------------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__ADC1_TR1_LT1
//    <name> LT1 </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x50040020) LT1 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_TR1 >> 0) & 0xFFF), ((ADC1_TR1 = (ADC1_TR1 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_TR1  ------------------------------------
// SVD Line: 576

//  <rtree> SFDITEM_REG__ADC1_TR1
//    <name> TR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50040020) watchdog threshold register 1 </i>
//    <loc> ( (unsigned int)((ADC1_TR1 >> 0) & 0xFFFFFFFF), ((ADC1_TR1 = (ADC1_TR1 & ~(0xFFF0FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF0FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_TR1_HT1 </item>
//    <item> SFDITEM_FIELD__ADC1_TR1_LT1 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: ADC1_TR2  --------------------------------
// SVD Line: 599

unsigned int ADC1_TR2 __AT (0x50040024);



// --------------------------------  Field Item: ADC1_TR2_HT2  ------------------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__ADC1_TR2_HT2
//    <name> HT2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x50040024) HT2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_TR2 >> 16) & 0xFF), ((ADC1_TR2 = (ADC1_TR2 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC1_TR2_LT2  ------------------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__ADC1_TR2_LT2
//    <name> LT2 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x50040024) LT2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_TR2 >> 0) & 0xFF), ((ADC1_TR2 = (ADC1_TR2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_TR2  ------------------------------------
// SVD Line: 599

//  <rtree> SFDITEM_REG__ADC1_TR2
//    <name> TR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50040024) watchdog threshold register </i>
//    <loc> ( (unsigned int)((ADC1_TR2 >> 0) & 0xFFFFFFFF), ((ADC1_TR2 = (ADC1_TR2 & ~(0xFF00FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF00FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_TR2_HT2 </item>
//    <item> SFDITEM_FIELD__ADC1_TR2_LT2 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: ADC1_TR3  --------------------------------
// SVD Line: 622

unsigned int ADC1_TR3 __AT (0x50040028);



// --------------------------------  Field Item: ADC1_TR3_HT3  ------------------------------------
// SVD Line: 631

//  <item> SFDITEM_FIELD__ADC1_TR3_HT3
//    <name> HT3 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x50040028) HT3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_TR3 >> 16) & 0xFF), ((ADC1_TR3 = (ADC1_TR3 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC1_TR3_LT3  ------------------------------------
// SVD Line: 637

//  <item> SFDITEM_FIELD__ADC1_TR3_LT3
//    <name> LT3 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x50040028) LT3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_TR3 >> 0) & 0xFF), ((ADC1_TR3 = (ADC1_TR3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_TR3  ------------------------------------
// SVD Line: 622

//  <rtree> SFDITEM_REG__ADC1_TR3
//    <name> TR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50040028) watchdog threshold register 3 </i>
//    <loc> ( (unsigned int)((ADC1_TR3 >> 0) & 0xFFFFFFFF), ((ADC1_TR3 = (ADC1_TR3 & ~(0xFF00FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF00FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_TR3_HT3 </item>
//    <item> SFDITEM_FIELD__ADC1_TR3_LT3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_SQR1  --------------------------------
// SVD Line: 645

unsigned int ADC1_SQR1 __AT (0x50040030);



// --------------------------------  Field Item: ADC1_SQR1_SQ4  -----------------------------------
// SVD Line: 654

//  <item> SFDITEM_FIELD__ADC1_SQR1_SQ4
//    <name> SQ4 </name>
//    <rw> 
//    <i> [Bits 28..24] RW (@ 0x50040030) SQ4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR1 >> 24) & 0x1F), ((ADC1_SQR1 = (ADC1_SQR1 & ~(0x1FUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC1_SQR1_SQ3  -----------------------------------
// SVD Line: 660

//  <item> SFDITEM_FIELD__ADC1_SQR1_SQ3
//    <name> SQ3 </name>
//    <rw> 
//    <i> [Bits 22..18] RW (@ 0x50040030) SQ3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR1 >> 18) & 0x1F), ((ADC1_SQR1 = (ADC1_SQR1 & ~(0x1FUL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC1_SQR1_SQ2  -----------------------------------
// SVD Line: 666

//  <item> SFDITEM_FIELD__ADC1_SQR1_SQ2
//    <name> SQ2 </name>
//    <rw> 
//    <i> [Bits 16..12] RW (@ 0x50040030) SQ2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR1 >> 12) & 0x1F), ((ADC1_SQR1 = (ADC1_SQR1 & ~(0x1FUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC1_SQR1_SQ1  -----------------------------------
// SVD Line: 672

//  <item> SFDITEM_FIELD__ADC1_SQR1_SQ1
//    <name> SQ1 </name>
//    <rw> 
//    <i> [Bits 10..6] RW (@ 0x50040030) SQ1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR1 >> 6) & 0x1F), ((ADC1_SQR1 = (ADC1_SQR1 & ~(0x1FUL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: ADC1_SQR1_L  ------------------------------------
// SVD Line: 678

//  <item> SFDITEM_FIELD__ADC1_SQR1_L
//    <name> L </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x50040030) L </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR1 >> 0) & 0xF), ((ADC1_SQR1 = (ADC1_SQR1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_SQR1  -----------------------------------
// SVD Line: 645

//  <rtree> SFDITEM_REG__ADC1_SQR1
//    <name> SQR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50040030) regular sequence register 1 </i>
//    <loc> ( (unsigned int)((ADC1_SQR1 >> 0) & 0xFFFFFFFF), ((ADC1_SQR1 = (ADC1_SQR1 & ~(0x1F7DF7CFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F7DF7CF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_SQR1_SQ4 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR1_SQ3 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR1_SQ2 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR1_SQ1 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR1_L </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_SQR2  --------------------------------
// SVD Line: 686

unsigned int ADC1_SQR2 __AT (0x50040034);



// --------------------------------  Field Item: ADC1_SQR2_SQ9  -----------------------------------
// SVD Line: 695

//  <item> SFDITEM_FIELD__ADC1_SQR2_SQ9
//    <name> SQ9 </name>
//    <rw> 
//    <i> [Bits 28..24] RW (@ 0x50040034) SQ9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR2 >> 24) & 0x1F), ((ADC1_SQR2 = (ADC1_SQR2 & ~(0x1FUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC1_SQR2_SQ8  -----------------------------------
// SVD Line: 701

//  <item> SFDITEM_FIELD__ADC1_SQR2_SQ8
//    <name> SQ8 </name>
//    <rw> 
//    <i> [Bits 22..18] RW (@ 0x50040034) SQ8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR2 >> 18) & 0x1F), ((ADC1_SQR2 = (ADC1_SQR2 & ~(0x1FUL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC1_SQR2_SQ7  -----------------------------------
// SVD Line: 707

//  <item> SFDITEM_FIELD__ADC1_SQR2_SQ7
//    <name> SQ7 </name>
//    <rw> 
//    <i> [Bits 16..12] RW (@ 0x50040034) SQ7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR2 >> 12) & 0x1F), ((ADC1_SQR2 = (ADC1_SQR2 & ~(0x1FUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC1_SQR2_SQ6  -----------------------------------
// SVD Line: 713

//  <item> SFDITEM_FIELD__ADC1_SQR2_SQ6
//    <name> SQ6 </name>
//    <rw> 
//    <i> [Bits 10..6] RW (@ 0x50040034) SQ6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR2 >> 6) & 0x1F), ((ADC1_SQR2 = (ADC1_SQR2 & ~(0x1FUL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC1_SQR2_SQ5  -----------------------------------
// SVD Line: 719

//  <item> SFDITEM_FIELD__ADC1_SQR2_SQ5
//    <name> SQ5 </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x50040034) SQ5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR2 >> 0) & 0x1F), ((ADC1_SQR2 = (ADC1_SQR2 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_SQR2  -----------------------------------
// SVD Line: 686

//  <rtree> SFDITEM_REG__ADC1_SQR2
//    <name> SQR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50040034) regular sequence register 2 </i>
//    <loc> ( (unsigned int)((ADC1_SQR2 >> 0) & 0xFFFFFFFF), ((ADC1_SQR2 = (ADC1_SQR2 & ~(0x1F7DF7DFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F7DF7DF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_SQR2_SQ9 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR2_SQ8 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR2_SQ7 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR2_SQ6 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR2_SQ5 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_SQR3  --------------------------------
// SVD Line: 727

unsigned int ADC1_SQR3 __AT (0x50040038);



// -------------------------------  Field Item: ADC1_SQR3_SQ14  -----------------------------------
// SVD Line: 736

//  <item> SFDITEM_FIELD__ADC1_SQR3_SQ14
//    <name> SQ14 </name>
//    <rw> 
//    <i> [Bits 28..24] RW (@ 0x50040038) SQ14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR3 >> 24) & 0x1F), ((ADC1_SQR3 = (ADC1_SQR3 & ~(0x1FUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_SQR3_SQ13  -----------------------------------
// SVD Line: 742

//  <item> SFDITEM_FIELD__ADC1_SQR3_SQ13
//    <name> SQ13 </name>
//    <rw> 
//    <i> [Bits 22..18] RW (@ 0x50040038) SQ13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR3 >> 18) & 0x1F), ((ADC1_SQR3 = (ADC1_SQR3 & ~(0x1FUL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_SQR3_SQ12  -----------------------------------
// SVD Line: 748

//  <item> SFDITEM_FIELD__ADC1_SQR3_SQ12
//    <name> SQ12 </name>
//    <rw> 
//    <i> [Bits 16..12] RW (@ 0x50040038) SQ12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR3 >> 12) & 0x1F), ((ADC1_SQR3 = (ADC1_SQR3 & ~(0x1FUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_SQR3_SQ11  -----------------------------------
// SVD Line: 754

//  <item> SFDITEM_FIELD__ADC1_SQR3_SQ11
//    <name> SQ11 </name>
//    <rw> 
//    <i> [Bits 10..6] RW (@ 0x50040038) SQ11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR3 >> 6) & 0x1F), ((ADC1_SQR3 = (ADC1_SQR3 & ~(0x1FUL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_SQR3_SQ10  -----------------------------------
// SVD Line: 760

//  <item> SFDITEM_FIELD__ADC1_SQR3_SQ10
//    <name> SQ10 </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x50040038) SQ10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR3 >> 0) & 0x1F), ((ADC1_SQR3 = (ADC1_SQR3 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_SQR3  -----------------------------------
// SVD Line: 727

//  <rtree> SFDITEM_REG__ADC1_SQR3
//    <name> SQR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50040038) regular sequence register 3 </i>
//    <loc> ( (unsigned int)((ADC1_SQR3 >> 0) & 0xFFFFFFFF), ((ADC1_SQR3 = (ADC1_SQR3 & ~(0x1F7DF7DFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F7DF7DF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_SQR3_SQ14 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR3_SQ13 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR3_SQ12 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR3_SQ11 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR3_SQ10 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_SQR4  --------------------------------
// SVD Line: 768

unsigned int ADC1_SQR4 __AT (0x5004003C);



// -------------------------------  Field Item: ADC1_SQR4_SQ16  -----------------------------------
// SVD Line: 777

//  <item> SFDITEM_FIELD__ADC1_SQR4_SQ16
//    <name> SQ16 </name>
//    <rw> 
//    <i> [Bits 10..6] RW (@ 0x5004003C) SQ16 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR4 >> 6) & 0x1F), ((ADC1_SQR4 = (ADC1_SQR4 & ~(0x1FUL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_SQR4_SQ15  -----------------------------------
// SVD Line: 783

//  <item> SFDITEM_FIELD__ADC1_SQR4_SQ15
//    <name> SQ15 </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x5004003C) SQ15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR4 >> 0) & 0x1F), ((ADC1_SQR4 = (ADC1_SQR4 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_SQR4  -----------------------------------
// SVD Line: 768

//  <rtree> SFDITEM_REG__ADC1_SQR4
//    <name> SQR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5004003C) regular sequence register 4 </i>
//    <loc> ( (unsigned int)((ADC1_SQR4 >> 0) & 0xFFFFFFFF), ((ADC1_SQR4 = (ADC1_SQR4 & ~(0x7DFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7DF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_SQR4_SQ16 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR4_SQ15 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: ADC1_DR  ---------------------------------
// SVD Line: 791

unsigned int ADC1_DR __AT (0x50040040);



// -----------------------------  Field Item: ADC1_DR_regularDATA  --------------------------------
// SVD Line: 800

//  <item> SFDITEM_FIELD__ADC1_DR_regularDATA
//    <name> regularDATA </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x50040040) regularDATA </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_DR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: ADC1_DR  ------------------------------------
// SVD Line: 791

//  <rtree> SFDITEM_REG__ADC1_DR
//    <name> DR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x50040040) regular Data Register </i>
//    <loc> ( (unsigned int)((ADC1_DR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC1_DR_regularDATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_JSQR  --------------------------------
// SVD Line: 808

unsigned int ADC1_JSQR __AT (0x5004004C);



// -------------------------------  Field Item: ADC1_JSQR_JSQ4  -----------------------------------
// SVD Line: 817

//  <item> SFDITEM_FIELD__ADC1_JSQR_JSQ4
//    <name> JSQ4 </name>
//    <rw> 
//    <i> [Bits 30..26] RW (@ 0x5004004C) JSQ4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_JSQR >> 26) & 0x1F), ((ADC1_JSQR = (ADC1_JSQR & ~(0x1FUL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_JSQR_JSQ3  -----------------------------------
// SVD Line: 823

//  <item> SFDITEM_FIELD__ADC1_JSQR_JSQ3
//    <name> JSQ3 </name>
//    <rw> 
//    <i> [Bits 24..20] RW (@ 0x5004004C) JSQ3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_JSQR >> 20) & 0x1F), ((ADC1_JSQR = (ADC1_JSQR & ~(0x1FUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_JSQR_JSQ2  -----------------------------------
// SVD Line: 829

//  <item> SFDITEM_FIELD__ADC1_JSQR_JSQ2
//    <name> JSQ2 </name>
//    <rw> 
//    <i> [Bits 18..14] RW (@ 0x5004004C) JSQ2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_JSQR >> 14) & 0x1F), ((ADC1_JSQR = (ADC1_JSQR & ~(0x1FUL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_JSQR_JSQ1  -----------------------------------
// SVD Line: 835

//  <item> SFDITEM_FIELD__ADC1_JSQR_JSQ1
//    <name> JSQ1 </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x5004004C) JSQ1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_JSQR >> 8) & 0x1F), ((ADC1_JSQR = (ADC1_JSQR & ~(0x1FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC1_JSQR_JEXTEN  ----------------------------------
// SVD Line: 841

//  <item> SFDITEM_FIELD__ADC1_JSQR_JEXTEN
//    <name> JEXTEN </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x5004004C) JEXTEN </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_JSQR >> 6) & 0x3), ((ADC1_JSQR = (ADC1_JSQR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC1_JSQR_JEXTSEL  ---------------------------------
// SVD Line: 847

//  <item> SFDITEM_FIELD__ADC1_JSQR_JEXTSEL
//    <name> JEXTSEL </name>
//    <rw> 
//    <i> [Bits 5..2] RW (@ 0x5004004C) JEXTSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_JSQR >> 2) & 0xF), ((ADC1_JSQR = (ADC1_JSQR & ~(0xFUL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC1_JSQR_JL  ------------------------------------
// SVD Line: 853

//  <item> SFDITEM_FIELD__ADC1_JSQR_JL
//    <name> JL </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x5004004C) JL </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_JSQR >> 0) & 0x3), ((ADC1_JSQR = (ADC1_JSQR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_JSQR  -----------------------------------
// SVD Line: 808

//  <rtree> SFDITEM_REG__ADC1_JSQR
//    <name> JSQR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5004004C) injected sequence register </i>
//    <loc> ( (unsigned int)((ADC1_JSQR >> 0) & 0xFFFFFFFF), ((ADC1_JSQR = (ADC1_JSQR & ~(0x7DF7DFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7DF7DFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_JSQR_JSQ4 </item>
//    <item> SFDITEM_FIELD__ADC1_JSQR_JSQ3 </item>
//    <item> SFDITEM_FIELD__ADC1_JSQR_JSQ2 </item>
//    <item> SFDITEM_FIELD__ADC1_JSQR_JSQ1 </item>
//    <item> SFDITEM_FIELD__ADC1_JSQR_JEXTEN </item>
//    <item> SFDITEM_FIELD__ADC1_JSQR_JEXTSEL </item>
//    <item> SFDITEM_FIELD__ADC1_JSQR_JL </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_OFR1  --------------------------------
// SVD Line: 861

unsigned int ADC1_OFR1 __AT (0x50040060);



// ----------------------------  Field Item: ADC1_OFR1_OFFSET1_EN  --------------------------------
// SVD Line: 870

//  <item> SFDITEM_FIELD__ADC1_OFR1_OFFSET1_EN
//    <name> OFFSET1_EN </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x50040060) OFFSET1_EN </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_OFR1 ) </loc>
//      <o.31..31> OFFSET1_EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC1_OFR1_OFFSET1_CH  --------------------------------
// SVD Line: 876

//  <item> SFDITEM_FIELD__ADC1_OFR1_OFFSET1_CH
//    <name> OFFSET1_CH </name>
//    <rw> 
//    <i> [Bits 30..26] RW (@ 0x50040060) OFFSET1_CH </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_OFR1 >> 26) & 0x1F), ((ADC1_OFR1 = (ADC1_OFR1 & ~(0x1FUL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC1_OFR1_OFFSET1  ---------------------------------
// SVD Line: 882

//  <item> SFDITEM_FIELD__ADC1_OFR1_OFFSET1
//    <name> OFFSET1 </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x50040060) OFFSET1 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_OFR1 >> 0) & 0xFFF), ((ADC1_OFR1 = (ADC1_OFR1 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_OFR1  -----------------------------------
// SVD Line: 861

//  <rtree> SFDITEM_REG__ADC1_OFR1
//    <name> OFR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50040060) offset register 1 </i>
//    <loc> ( (unsigned int)((ADC1_OFR1 >> 0) & 0xFFFFFFFF), ((ADC1_OFR1 = (ADC1_OFR1 & ~(0xFC000FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFC000FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_OFR1_OFFSET1_EN </item>
//    <item> SFDITEM_FIELD__ADC1_OFR1_OFFSET1_CH </item>
//    <item> SFDITEM_FIELD__ADC1_OFR1_OFFSET1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_OFR2  --------------------------------
// SVD Line: 890

unsigned int ADC1_OFR2 __AT (0x50040064);



// ----------------------------  Field Item: ADC1_OFR2_OFFSET2_EN  --------------------------------
// SVD Line: 899

//  <item> SFDITEM_FIELD__ADC1_OFR2_OFFSET2_EN
//    <name> OFFSET2_EN </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x50040064) OFFSET2_EN </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_OFR2 ) </loc>
//      <o.31..31> OFFSET2_EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC1_OFR2_OFFSET2_CH  --------------------------------
// SVD Line: 905

//  <item> SFDITEM_FIELD__ADC1_OFR2_OFFSET2_CH
//    <name> OFFSET2_CH </name>
//    <rw> 
//    <i> [Bits 30..26] RW (@ 0x50040064) OFFSET2_CH </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_OFR2 >> 26) & 0x1F), ((ADC1_OFR2 = (ADC1_OFR2 & ~(0x1FUL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC1_OFR2_OFFSET2  ---------------------------------
// SVD Line: 911

//  <item> SFDITEM_FIELD__ADC1_OFR2_OFFSET2
//    <name> OFFSET2 </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x50040064) OFFSET2 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_OFR2 >> 0) & 0xFFF), ((ADC1_OFR2 = (ADC1_OFR2 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_OFR2  -----------------------------------
// SVD Line: 890

//  <rtree> SFDITEM_REG__ADC1_OFR2
//    <name> OFR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50040064) offset register 2 </i>
//    <loc> ( (unsigned int)((ADC1_OFR2 >> 0) & 0xFFFFFFFF), ((ADC1_OFR2 = (ADC1_OFR2 & ~(0xFC000FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFC000FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_OFR2_OFFSET2_EN </item>
//    <item> SFDITEM_FIELD__ADC1_OFR2_OFFSET2_CH </item>
//    <item> SFDITEM_FIELD__ADC1_OFR2_OFFSET2 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_OFR3  --------------------------------
// SVD Line: 919

unsigned int ADC1_OFR3 __AT (0x50040068);



// ----------------------------  Field Item: ADC1_OFR3_OFFSET3_EN  --------------------------------
// SVD Line: 928

//  <item> SFDITEM_FIELD__ADC1_OFR3_OFFSET3_EN
//    <name> OFFSET3_EN </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x50040068) OFFSET3_EN </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_OFR3 ) </loc>
//      <o.31..31> OFFSET3_EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC1_OFR3_OFFSET3_CH  --------------------------------
// SVD Line: 934

//  <item> SFDITEM_FIELD__ADC1_OFR3_OFFSET3_CH
//    <name> OFFSET3_CH </name>
//    <rw> 
//    <i> [Bits 30..26] RW (@ 0x50040068) OFFSET3_CH </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_OFR3 >> 26) & 0x1F), ((ADC1_OFR3 = (ADC1_OFR3 & ~(0x1FUL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC1_OFR3_OFFSET3  ---------------------------------
// SVD Line: 940

//  <item> SFDITEM_FIELD__ADC1_OFR3_OFFSET3
//    <name> OFFSET3 </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x50040068) OFFSET3 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_OFR3 >> 0) & 0xFFF), ((ADC1_OFR3 = (ADC1_OFR3 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_OFR3  -----------------------------------
// SVD Line: 919

//  <rtree> SFDITEM_REG__ADC1_OFR3
//    <name> OFR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50040068) offset register 3 </i>
//    <loc> ( (unsigned int)((ADC1_OFR3 >> 0) & 0xFFFFFFFF), ((ADC1_OFR3 = (ADC1_OFR3 & ~(0xFC000FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFC000FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_OFR3_OFFSET3_EN </item>
//    <item> SFDITEM_FIELD__ADC1_OFR3_OFFSET3_CH </item>
//    <item> SFDITEM_FIELD__ADC1_OFR3_OFFSET3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_OFR4  --------------------------------
// SVD Line: 948

unsigned int ADC1_OFR4 __AT (0x5004006C);



// ----------------------------  Field Item: ADC1_OFR4_OFFSET4_EN  --------------------------------
// SVD Line: 957

//  <item> SFDITEM_FIELD__ADC1_OFR4_OFFSET4_EN
//    <name> OFFSET4_EN </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x5004006C) OFFSET4_EN </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_OFR4 ) </loc>
//      <o.31..31> OFFSET4_EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC1_OFR4_OFFSET4_CH  --------------------------------
// SVD Line: 963

//  <item> SFDITEM_FIELD__ADC1_OFR4_OFFSET4_CH
//    <name> OFFSET4_CH </name>
//    <rw> 
//    <i> [Bits 30..26] RW (@ 0x5004006C) OFFSET4_CH </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_OFR4 >> 26) & 0x1F), ((ADC1_OFR4 = (ADC1_OFR4 & ~(0x1FUL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC1_OFR4_OFFSET4  ---------------------------------
// SVD Line: 969

//  <item> SFDITEM_FIELD__ADC1_OFR4_OFFSET4
//    <name> OFFSET4 </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x5004006C) OFFSET4 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_OFR4 >> 0) & 0xFFF), ((ADC1_OFR4 = (ADC1_OFR4 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_OFR4  -----------------------------------
// SVD Line: 948

//  <rtree> SFDITEM_REG__ADC1_OFR4
//    <name> OFR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5004006C) offset register 4 </i>
//    <loc> ( (unsigned int)((ADC1_OFR4 >> 0) & 0xFFFFFFFF), ((ADC1_OFR4 = (ADC1_OFR4 & ~(0xFC000FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFC000FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_OFR4_OFFSET4_EN </item>
//    <item> SFDITEM_FIELD__ADC1_OFR4_OFFSET4_CH </item>
//    <item> SFDITEM_FIELD__ADC1_OFR4_OFFSET4 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_JDR1  --------------------------------
// SVD Line: 977

unsigned int ADC1_JDR1 __AT (0x50040080);



// ------------------------------  Field Item: ADC1_JDR1_JDATA1  ----------------------------------
// SVD Line: 986

//  <item> SFDITEM_FIELD__ADC1_JDR1_JDATA1
//    <name> JDATA1 </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x50040080) JDATA1 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_JDR1 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_JDR1  -----------------------------------
// SVD Line: 977

//  <rtree> SFDITEM_REG__ADC1_JDR1
//    <name> JDR1 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x50040080) injected data register 1 </i>
//    <loc> ( (unsigned int)((ADC1_JDR1 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC1_JDR1_JDATA1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_JDR2  --------------------------------
// SVD Line: 994

unsigned int ADC1_JDR2 __AT (0x50040084);



// ------------------------------  Field Item: ADC1_JDR2_JDATA2  ----------------------------------
// SVD Line: 1003

//  <item> SFDITEM_FIELD__ADC1_JDR2_JDATA2
//    <name> JDATA2 </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x50040084) JDATA2 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_JDR2 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_JDR2  -----------------------------------
// SVD Line: 994

//  <rtree> SFDITEM_REG__ADC1_JDR2
//    <name> JDR2 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x50040084) injected data register 2 </i>
//    <loc> ( (unsigned int)((ADC1_JDR2 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC1_JDR2_JDATA2 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_JDR3  --------------------------------
// SVD Line: 1011

unsigned int ADC1_JDR3 __AT (0x50040088);



// ------------------------------  Field Item: ADC1_JDR3_JDATA3  ----------------------------------
// SVD Line: 1020

//  <item> SFDITEM_FIELD__ADC1_JDR3_JDATA3
//    <name> JDATA3 </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x50040088) JDATA3 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_JDR3 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_JDR3  -----------------------------------
// SVD Line: 1011

//  <rtree> SFDITEM_REG__ADC1_JDR3
//    <name> JDR3 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x50040088) injected data register 3 </i>
//    <loc> ( (unsigned int)((ADC1_JDR3 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC1_JDR3_JDATA3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_JDR4  --------------------------------
// SVD Line: 1028

unsigned int ADC1_JDR4 __AT (0x5004008C);



// ------------------------------  Field Item: ADC1_JDR4_JDATA4  ----------------------------------
// SVD Line: 1037

//  <item> SFDITEM_FIELD__ADC1_JDR4_JDATA4
//    <name> JDATA4 </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x5004008C) JDATA4 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_JDR4 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_JDR4  -----------------------------------
// SVD Line: 1028

//  <rtree> SFDITEM_REG__ADC1_JDR4
//    <name> JDR4 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x5004008C) injected data register 4 </i>
//    <loc> ( (unsigned int)((ADC1_JDR4 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC1_JDR4_JDATA4 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC1_AWD2CR  -------------------------------
// SVD Line: 1045

unsigned int ADC1_AWD2CR __AT (0x500400A0);



// -----------------------------  Field Item: ADC1_AWD2CR_AWD2CH  ---------------------------------
// SVD Line: 1055

//  <item> SFDITEM_FIELD__ADC1_AWD2CR_AWD2CH
//    <name> AWD2CH </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x500400A0) AWD2CH </i>
//    <edit> 
//      <loc> ( (unsigned int)((ADC1_AWD2CR >> 0) & 0x7FFFF), ((ADC1_AWD2CR = (ADC1_AWD2CR & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC1_AWD2CR  ----------------------------------
// SVD Line: 1045

//  <rtree> SFDITEM_REG__ADC1_AWD2CR
//    <name> AWD2CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x500400A0) Analog Watchdog 2 Configuration  Register </i>
//    <loc> ( (unsigned int)((ADC1_AWD2CR >> 0) & 0xFFFFFFFF), ((ADC1_AWD2CR = (ADC1_AWD2CR & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_AWD2CR_AWD2CH </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC1_AWD3CR  -------------------------------
// SVD Line: 1063

unsigned int ADC1_AWD3CR __AT (0x500400A4);



// -----------------------------  Field Item: ADC1_AWD3CR_AWD3CH  ---------------------------------
// SVD Line: 1073

//  <item> SFDITEM_FIELD__ADC1_AWD3CR_AWD3CH
//    <name> AWD3CH </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x500400A4) AWD3CH </i>
//    <edit> 
//      <loc> ( (unsigned int)((ADC1_AWD3CR >> 0) & 0x7FFFF), ((ADC1_AWD3CR = (ADC1_AWD3CR & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC1_AWD3CR  ----------------------------------
// SVD Line: 1063

//  <rtree> SFDITEM_REG__ADC1_AWD3CR
//    <name> AWD3CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x500400A4) Analog Watchdog 3 Configuration  Register </i>
//    <loc> ( (unsigned int)((ADC1_AWD3CR >> 0) & 0xFFFFFFFF), ((ADC1_AWD3CR = (ADC1_AWD3CR & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_AWD3CR_AWD3CH </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC1_DIFSEL  -------------------------------
// SVD Line: 1081

unsigned int ADC1_DIFSEL __AT (0x500400B0);



// ----------------------------  Field Item: ADC1_DIFSEL_DIFSEL_0  --------------------------------
// SVD Line: 1090

//  <item> SFDITEM_FIELD__ADC1_DIFSEL_DIFSEL_0
//    <name> DIFSEL_0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x500400B0) Differential mode for channel  0 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_DIFSEL ) </loc>
//      <o.0..0> DIFSEL_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: ADC1_DIFSEL_DIFSEL_1_15  ------------------------------
// SVD Line: 1098

//  <item> SFDITEM_FIELD__ADC1_DIFSEL_DIFSEL_1_15
//    <name> DIFSEL_1_15 </name>
//    <rw> 
//    <i> [Bits 15..1] RW (@ 0x500400B0) Differential mode for channels 15 to  1 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_DIFSEL >> 1) & 0x7FFF), ((ADC1_DIFSEL = (ADC1_DIFSEL & ~(0x7FFFUL << 1 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: ADC1_DIFSEL_DIFSEL_16_18  ------------------------------
// SVD Line: 1106

//  <item> SFDITEM_FIELD__ADC1_DIFSEL_DIFSEL_16_18
//    <name> DIFSEL_16_18 </name>
//    <r> 
//    <i> [Bits 18..16] RO (@ 0x500400B0) Differential mode for channels 18 to  16 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_DIFSEL >> 16) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC1_DIFSEL  ----------------------------------
// SVD Line: 1081

//  <rtree> SFDITEM_REG__ADC1_DIFSEL
//    <name> DIFSEL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x500400B0) Differential Mode Selection Register  2 </i>
//    <loc> ( (unsigned int)((ADC1_DIFSEL >> 0) & 0xFFFFFFFF), ((ADC1_DIFSEL = (ADC1_DIFSEL & ~(0xFFFEUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFE) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_DIFSEL_DIFSEL_0 </item>
//    <item> SFDITEM_FIELD__ADC1_DIFSEL_DIFSEL_1_15 </item>
//    <item> SFDITEM_FIELD__ADC1_DIFSEL_DIFSEL_16_18 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC1_CALFACT  ------------------------------
// SVD Line: 1116

unsigned int ADC1_CALFACT __AT (0x500400B4);



// ---------------------------  Field Item: ADC1_CALFACT_CALFACT_D  -------------------------------
// SVD Line: 1125

//  <item> SFDITEM_FIELD__ADC1_CALFACT_CALFACT_D
//    <name> CALFACT_D </name>
//    <rw> 
//    <i> [Bits 22..16] RW (@ 0x500400B4) CALFACT_D </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_CALFACT >> 16) & 0x7F), ((ADC1_CALFACT = (ADC1_CALFACT & ~(0x7FUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: ADC1_CALFACT_CALFACT_S  -------------------------------
// SVD Line: 1131

//  <item> SFDITEM_FIELD__ADC1_CALFACT_CALFACT_S
//    <name> CALFACT_S </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x500400B4) CALFACT_S </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_CALFACT >> 0) & 0x7F), ((ADC1_CALFACT = (ADC1_CALFACT & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: ADC1_CALFACT  ----------------------------------
// SVD Line: 1116

//  <rtree> SFDITEM_REG__ADC1_CALFACT
//    <name> CALFACT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x500400B4) Calibration Factors </i>
//    <loc> ( (unsigned int)((ADC1_CALFACT >> 0) & 0xFFFFFFFF), ((ADC1_CALFACT = (ADC1_CALFACT & ~(0x7F007FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F007F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_CALFACT_CALFACT_D </item>
//    <item> SFDITEM_FIELD__ADC1_CALFACT_CALFACT_S </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: ADC1  -------------------------------------
// SVD Line: 27

//  <view> ADC1
//    <name> ADC1 </name>
//    <item> SFDITEM_REG__ADC1_ISR </item>
//    <item> SFDITEM_REG__ADC1_IER </item>
//    <item> SFDITEM_REG__ADC1_CR </item>
//    <item> SFDITEM_REG__ADC1_CFGR </item>
//    <item> SFDITEM_REG__ADC1_CFGR2 </item>
//    <item> SFDITEM_REG__ADC1_SMPR1 </item>
//    <item> SFDITEM_REG__ADC1_SMPR2 </item>
//    <item> SFDITEM_REG__ADC1_TR1 </item>
//    <item> SFDITEM_REG__ADC1_TR2 </item>
//    <item> SFDITEM_REG__ADC1_TR3 </item>
//    <item> SFDITEM_REG__ADC1_SQR1 </item>
//    <item> SFDITEM_REG__ADC1_SQR2 </item>
//    <item> SFDITEM_REG__ADC1_SQR3 </item>
//    <item> SFDITEM_REG__ADC1_SQR4 </item>
//    <item> SFDITEM_REG__ADC1_DR </item>
//    <item> SFDITEM_REG__ADC1_JSQR </item>
//    <item> SFDITEM_REG__ADC1_OFR1 </item>
//    <item> SFDITEM_REG__ADC1_OFR2 </item>
//    <item> SFDITEM_REG__ADC1_OFR3 </item>
//    <item> SFDITEM_REG__ADC1_OFR4 </item>
//    <item> SFDITEM_REG__ADC1_JDR1 </item>
//    <item> SFDITEM_REG__ADC1_JDR2 </item>
//    <item> SFDITEM_REG__ADC1_JDR3 </item>
//    <item> SFDITEM_REG__ADC1_JDR4 </item>
//    <item> SFDITEM_REG__ADC1_AWD2CR </item>
//    <item> SFDITEM_REG__ADC1_AWD3CR </item>
//    <item> SFDITEM_REG__ADC1_DIFSEL </item>
//    <item> SFDITEM_REG__ADC1_CALFACT </item>
//  </view>
//  


// -----------------------------  Register Item Address: ADC2_ISR  --------------------------------
// SVD Line: 43

unsigned int ADC2_ISR __AT (0x50040100);



// -------------------------------  Field Item: ADC2_ISR_JQOVF  -----------------------------------
// SVD Line: 52

//  <item> SFDITEM_FIELD__ADC2_ISR_JQOVF
//    <name> JQOVF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x50040100) JQOVF </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_ISR ) </loc>
//      <o.10..10> JQOVF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC2_ISR_AWD3  -----------------------------------
// SVD Line: 58

//  <item> SFDITEM_FIELD__ADC2_ISR_AWD3
//    <name> AWD3 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x50040100) AWD3 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_ISR ) </loc>
//      <o.9..9> AWD3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC2_ISR_AWD2  -----------------------------------
// SVD Line: 64

//  <item> SFDITEM_FIELD__ADC2_ISR_AWD2
//    <name> AWD2 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x50040100) AWD2 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_ISR ) </loc>
//      <o.8..8> AWD2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC2_ISR_AWD1  -----------------------------------
// SVD Line: 70

//  <item> SFDITEM_FIELD__ADC2_ISR_AWD1
//    <name> AWD1 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x50040100) AWD1 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_ISR ) </loc>
//      <o.7..7> AWD1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC2_ISR_JEOS  -----------------------------------
// SVD Line: 76

//  <item> SFDITEM_FIELD__ADC2_ISR_JEOS
//    <name> JEOS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x50040100) JEOS </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_ISR ) </loc>
//      <o.6..6> JEOS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC2_ISR_JEOC  -----------------------------------
// SVD Line: 82

//  <item> SFDITEM_FIELD__ADC2_ISR_JEOC
//    <name> JEOC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x50040100) JEOC </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_ISR ) </loc>
//      <o.5..5> JEOC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC2_ISR_OVR  ------------------------------------
// SVD Line: 88

//  <item> SFDITEM_FIELD__ADC2_ISR_OVR
//    <name> OVR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50040100) OVR </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_ISR ) </loc>
//      <o.4..4> OVR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC2_ISR_EOS  ------------------------------------
// SVD Line: 94

//  <item> SFDITEM_FIELD__ADC2_ISR_EOS
//    <name> EOS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50040100) EOS </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_ISR ) </loc>
//      <o.3..3> EOS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC2_ISR_EOC  ------------------------------------
// SVD Line: 100

//  <item> SFDITEM_FIELD__ADC2_ISR_EOC
//    <name> EOC </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x50040100) EOC </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_ISR ) </loc>
//      <o.2..2> EOC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC2_ISR_EOSMP  -----------------------------------
// SVD Line: 106

//  <item> SFDITEM_FIELD__ADC2_ISR_EOSMP
//    <name> EOSMP </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50040100) EOSMP </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_ISR ) </loc>
//      <o.1..1> EOSMP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC2_ISR_ADRDY  -----------------------------------
// SVD Line: 112

//  <item> SFDITEM_FIELD__ADC2_ISR_ADRDY
//    <name> ADRDY </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50040100) ADRDY </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_ISR ) </loc>
//      <o.0..0> ADRDY
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: ADC2_ISR  ------------------------------------
// SVD Line: 43

//  <rtree> SFDITEM_REG__ADC2_ISR
//    <name> ISR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50040100) interrupt and status register </i>
//    <loc> ( (unsigned int)((ADC2_ISR >> 0) & 0xFFFFFFFF), ((ADC2_ISR = (ADC2_ISR & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC2_ISR_JQOVF </item>
//    <item> SFDITEM_FIELD__ADC2_ISR_AWD3 </item>
//    <item> SFDITEM_FIELD__ADC2_ISR_AWD2 </item>
//    <item> SFDITEM_FIELD__ADC2_ISR_AWD1 </item>
//    <item> SFDITEM_FIELD__ADC2_ISR_JEOS </item>
//    <item> SFDITEM_FIELD__ADC2_ISR_JEOC </item>
//    <item> SFDITEM_FIELD__ADC2_ISR_OVR </item>
//    <item> SFDITEM_FIELD__ADC2_ISR_EOS </item>
//    <item> SFDITEM_FIELD__ADC2_ISR_EOC </item>
//    <item> SFDITEM_FIELD__ADC2_ISR_EOSMP </item>
//    <item> SFDITEM_FIELD__ADC2_ISR_ADRDY </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: ADC2_IER  --------------------------------
// SVD Line: 120

unsigned int ADC2_IER __AT (0x50040104);



// ------------------------------  Field Item: ADC2_IER_JQOVFIE  ----------------------------------
// SVD Line: 129

//  <item> SFDITEM_FIELD__ADC2_IER_JQOVFIE
//    <name> JQOVFIE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x50040104) JQOVFIE </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_IER ) </loc>
//      <o.10..10> JQOVFIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC2_IER_AWD3IE  ----------------------------------
// SVD Line: 135

//  <item> SFDITEM_FIELD__ADC2_IER_AWD3IE
//    <name> AWD3IE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x50040104) AWD3IE </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_IER ) </loc>
//      <o.9..9> AWD3IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC2_IER_AWD2IE  ----------------------------------
// SVD Line: 141

//  <item> SFDITEM_FIELD__ADC2_IER_AWD2IE
//    <name> AWD2IE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x50040104) AWD2IE </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_IER ) </loc>
//      <o.8..8> AWD2IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC2_IER_AWD1IE  ----------------------------------
// SVD Line: 147

//  <item> SFDITEM_FIELD__ADC2_IER_AWD1IE
//    <name> AWD1IE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x50040104) AWD1IE </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_IER ) </loc>
//      <o.7..7> AWD1IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC2_IER_JEOSIE  ----------------------------------
// SVD Line: 153

//  <item> SFDITEM_FIELD__ADC2_IER_JEOSIE
//    <name> JEOSIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x50040104) JEOSIE </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_IER ) </loc>
//      <o.6..6> JEOSIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC2_IER_JEOCIE  ----------------------------------
// SVD Line: 159

//  <item> SFDITEM_FIELD__ADC2_IER_JEOCIE
//    <name> JEOCIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x50040104) JEOCIE </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_IER ) </loc>
//      <o.5..5> JEOCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC2_IER_OVRIE  -----------------------------------
// SVD Line: 165

//  <item> SFDITEM_FIELD__ADC2_IER_OVRIE
//    <name> OVRIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50040104) OVRIE </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_IER ) </loc>
//      <o.4..4> OVRIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC2_IER_EOSIE  -----------------------------------
// SVD Line: 171

//  <item> SFDITEM_FIELD__ADC2_IER_EOSIE
//    <name> EOSIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50040104) EOSIE </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_IER ) </loc>
//      <o.3..3> EOSIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC2_IER_EOCIE  -----------------------------------
// SVD Line: 177

//  <item> SFDITEM_FIELD__ADC2_IER_EOCIE
//    <name> EOCIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x50040104) EOCIE </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_IER ) </loc>
//      <o.2..2> EOCIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC2_IER_EOSMPIE  ----------------------------------
// SVD Line: 183

//  <item> SFDITEM_FIELD__ADC2_IER_EOSMPIE
//    <name> EOSMPIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50040104) EOSMPIE </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_IER ) </loc>
//      <o.1..1> EOSMPIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC2_IER_ADRDYIE  ----------------------------------
// SVD Line: 189

//  <item> SFDITEM_FIELD__ADC2_IER_ADRDYIE
//    <name> ADRDYIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50040104) ADRDYIE </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_IER ) </loc>
//      <o.0..0> ADRDYIE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: ADC2_IER  ------------------------------------
// SVD Line: 120

//  <rtree> SFDITEM_REG__ADC2_IER
//    <name> IER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50040104) interrupt enable register </i>
//    <loc> ( (unsigned int)((ADC2_IER >> 0) & 0xFFFFFFFF), ((ADC2_IER = (ADC2_IER & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC2_IER_JQOVFIE </item>
//    <item> SFDITEM_FIELD__ADC2_IER_AWD3IE </item>
//    <item> SFDITEM_FIELD__ADC2_IER_AWD2IE </item>
//    <item> SFDITEM_FIELD__ADC2_IER_AWD1IE </item>
//    <item> SFDITEM_FIELD__ADC2_IER_JEOSIE </item>
//    <item> SFDITEM_FIELD__ADC2_IER_JEOCIE </item>
//    <item> SFDITEM_FIELD__ADC2_IER_OVRIE </item>
//    <item> SFDITEM_FIELD__ADC2_IER_EOSIE </item>
//    <item> SFDITEM_FIELD__ADC2_IER_EOCIE </item>
//    <item> SFDITEM_FIELD__ADC2_IER_EOSMPIE </item>
//    <item> SFDITEM_FIELD__ADC2_IER_ADRDYIE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: ADC2_CR  ---------------------------------
// SVD Line: 197

unsigned int ADC2_CR __AT (0x50040108);



// --------------------------------  Field Item: ADC2_CR_ADCAL  -----------------------------------
// SVD Line: 206

//  <item> SFDITEM_FIELD__ADC2_CR_ADCAL
//    <name> ADCAL </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x50040108) ADCAL </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_CR ) </loc>
//      <o.31..31> ADCAL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC2_CR_ADCALDIF  ----------------------------------
// SVD Line: 212

//  <item> SFDITEM_FIELD__ADC2_CR_ADCALDIF
//    <name> ADCALDIF </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x50040108) ADCALDIF </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_CR ) </loc>
//      <o.30..30> ADCALDIF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC2_CR_DEEPPWD  ----------------------------------
// SVD Line: 218

//  <item> SFDITEM_FIELD__ADC2_CR_DEEPPWD
//    <name> DEEPPWD </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x50040108) DEEPPWD </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_CR ) </loc>
//      <o.29..29> DEEPPWD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC2_CR_ADVREGEN  ----------------------------------
// SVD Line: 224

//  <item> SFDITEM_FIELD__ADC2_CR_ADVREGEN
//    <name> ADVREGEN </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x50040108) ADVREGEN </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_CR ) </loc>
//      <o.28..28> ADVREGEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC2_CR_JADSTP  -----------------------------------
// SVD Line: 230

//  <item> SFDITEM_FIELD__ADC2_CR_JADSTP
//    <name> JADSTP </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x50040108) JADSTP </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_CR ) </loc>
//      <o.5..5> JADSTP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC2_CR_ADSTP  -----------------------------------
// SVD Line: 236

//  <item> SFDITEM_FIELD__ADC2_CR_ADSTP
//    <name> ADSTP </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50040108) ADSTP </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_CR ) </loc>
//      <o.4..4> ADSTP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC2_CR_JADSTART  ----------------------------------
// SVD Line: 242

//  <item> SFDITEM_FIELD__ADC2_CR_JADSTART
//    <name> JADSTART </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50040108) JADSTART </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_CR ) </loc>
//      <o.3..3> JADSTART
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC2_CR_ADSTART  ----------------------------------
// SVD Line: 248

//  <item> SFDITEM_FIELD__ADC2_CR_ADSTART
//    <name> ADSTART </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x50040108) ADSTART </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_CR ) </loc>
//      <o.2..2> ADSTART
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC2_CR_ADDIS  -----------------------------------
// SVD Line: 254

//  <item> SFDITEM_FIELD__ADC2_CR_ADDIS
//    <name> ADDIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50040108) ADDIS </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_CR ) </loc>
//      <o.1..1> ADDIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC2_CR_ADEN  ------------------------------------
// SVD Line: 260

//  <item> SFDITEM_FIELD__ADC2_CR_ADEN
//    <name> ADEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50040108) ADEN </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_CR ) </loc>
//      <o.0..0> ADEN
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: ADC2_CR  ------------------------------------
// SVD Line: 197

//  <rtree> SFDITEM_REG__ADC2_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50040108) control register </i>
//    <loc> ( (unsigned int)((ADC2_CR >> 0) & 0xFFFFFFFF), ((ADC2_CR = (ADC2_CR & ~(0xF000003FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF000003F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC2_CR_ADCAL </item>
//    <item> SFDITEM_FIELD__ADC2_CR_ADCALDIF </item>
//    <item> SFDITEM_FIELD__ADC2_CR_DEEPPWD </item>
//    <item> SFDITEM_FIELD__ADC2_CR_ADVREGEN </item>
//    <item> SFDITEM_FIELD__ADC2_CR_JADSTP </item>
//    <item> SFDITEM_FIELD__ADC2_CR_ADSTP </item>
//    <item> SFDITEM_FIELD__ADC2_CR_JADSTART </item>
//    <item> SFDITEM_FIELD__ADC2_CR_ADSTART </item>
//    <item> SFDITEM_FIELD__ADC2_CR_ADDIS </item>
//    <item> SFDITEM_FIELD__ADC2_CR_ADEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC2_CFGR  --------------------------------
// SVD Line: 268

unsigned int ADC2_CFGR __AT (0x5004010C);



// -------------------------------  Field Item: ADC2_CFGR_JQDIS  ----------------------------------
// SVD Line: 277

//  <item> SFDITEM_FIELD__ADC2_CFGR_JQDIS
//    <name> JQDIS </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x5004010C) JQDIS </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_CFGR ) </loc>
//      <o.31..31> JQDIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC2_CFGR_AWDCH1CH  ---------------------------------
// SVD Line: 283

//  <item> SFDITEM_FIELD__ADC2_CFGR_AWDCH1CH
//    <name> AWDCH1CH </name>
//    <rw> 
//    <i> [Bits 30..26] RW (@ 0x5004010C) AWDCH1CH </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_CFGR >> 26) & 0x1F), ((ADC2_CFGR = (ADC2_CFGR & ~(0x1FUL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC2_CFGR_JAUTO  ----------------------------------
// SVD Line: 289

//  <item> SFDITEM_FIELD__ADC2_CFGR_JAUTO
//    <name> JAUTO </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x5004010C) JAUTO </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_CFGR ) </loc>
//      <o.25..25> JAUTO
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC2_CFGR_JAWD1EN  ---------------------------------
// SVD Line: 295

//  <item> SFDITEM_FIELD__ADC2_CFGR_JAWD1EN
//    <name> JAWD1EN </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x5004010C) JAWD1EN </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_CFGR ) </loc>
//      <o.24..24> JAWD1EN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC2_CFGR_AWD1EN  ----------------------------------
// SVD Line: 301

//  <item> SFDITEM_FIELD__ADC2_CFGR_AWD1EN
//    <name> AWD1EN </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x5004010C) AWD1EN </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_CFGR ) </loc>
//      <o.23..23> AWD1EN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC2_CFGR_AWD1SGL  ---------------------------------
// SVD Line: 307

//  <item> SFDITEM_FIELD__ADC2_CFGR_AWD1SGL
//    <name> AWD1SGL </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x5004010C) AWD1SGL </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_CFGR ) </loc>
//      <o.22..22> AWD1SGL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC2_CFGR_JQM  -----------------------------------
// SVD Line: 313

//  <item> SFDITEM_FIELD__ADC2_CFGR_JQM
//    <name> JQM </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x5004010C) JQM </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_CFGR ) </loc>
//      <o.21..21> JQM
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC2_CFGR_JDISCEN  ---------------------------------
// SVD Line: 319

//  <item> SFDITEM_FIELD__ADC2_CFGR_JDISCEN
//    <name> JDISCEN </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x5004010C) JDISCEN </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_CFGR ) </loc>
//      <o.20..20> JDISCEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC2_CFGR_DISCNUM  ---------------------------------
// SVD Line: 325

//  <item> SFDITEM_FIELD__ADC2_CFGR_DISCNUM
//    <name> DISCNUM </name>
//    <rw> 
//    <i> [Bits 19..17] RW (@ 0x5004010C) DISCNUM </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_CFGR >> 17) & 0x7), ((ADC2_CFGR = (ADC2_CFGR & ~(0x7UL << 17 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC2_CFGR_DISCEN  ----------------------------------
// SVD Line: 331

//  <item> SFDITEM_FIELD__ADC2_CFGR_DISCEN
//    <name> DISCEN </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x5004010C) DISCEN </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_CFGR ) </loc>
//      <o.16..16> DISCEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC2_CFGR_AUTDLY  ----------------------------------
// SVD Line: 337

//  <item> SFDITEM_FIELD__ADC2_CFGR_AUTDLY
//    <name> AUTDLY </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x5004010C) AUTDLY </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_CFGR ) </loc>
//      <o.14..14> AUTDLY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC2_CFGR_CONT  -----------------------------------
// SVD Line: 343

//  <item> SFDITEM_FIELD__ADC2_CFGR_CONT
//    <name> CONT </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x5004010C) CONT </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_CFGR ) </loc>
//      <o.13..13> CONT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC2_CFGR_OVRMOD  ----------------------------------
// SVD Line: 349

//  <item> SFDITEM_FIELD__ADC2_CFGR_OVRMOD
//    <name> OVRMOD </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x5004010C) OVRMOD </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_CFGR ) </loc>
//      <o.12..12> OVRMOD
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC2_CFGR_EXTEN  ----------------------------------
// SVD Line: 355

//  <item> SFDITEM_FIELD__ADC2_CFGR_EXTEN
//    <name> EXTEN </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x5004010C) EXTEN </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_CFGR >> 10) & 0x3), ((ADC2_CFGR = (ADC2_CFGR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC2_CFGR_EXTSEL  ----------------------------------
// SVD Line: 361

//  <item> SFDITEM_FIELD__ADC2_CFGR_EXTSEL
//    <name> EXTSEL </name>
//    <rw> 
//    <i> [Bits 9..6] RW (@ 0x5004010C) EXTSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_CFGR >> 6) & 0xF), ((ADC2_CFGR = (ADC2_CFGR & ~(0xFUL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC2_CFGR_ALIGN  ----------------------------------
// SVD Line: 367

//  <item> SFDITEM_FIELD__ADC2_CFGR_ALIGN
//    <name> ALIGN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x5004010C) ALIGN </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_CFGR ) </loc>
//      <o.5..5> ALIGN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC2_CFGR_RES  -----------------------------------
// SVD Line: 373

//  <item> SFDITEM_FIELD__ADC2_CFGR_RES
//    <name> RES </name>
//    <rw> 
//    <i> [Bits 4..3] RW (@ 0x5004010C) RES </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_CFGR >> 3) & 0x3), ((ADC2_CFGR = (ADC2_CFGR & ~(0x3UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC2_CFGR_DMACFG  ----------------------------------
// SVD Line: 379

//  <item> SFDITEM_FIELD__ADC2_CFGR_DMACFG
//    <name> DMACFG </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x5004010C) DMACFG </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_CFGR ) </loc>
//      <o.1..1> DMACFG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC2_CFGR_DMAEN  ----------------------------------
// SVD Line: 385

//  <item> SFDITEM_FIELD__ADC2_CFGR_DMAEN
//    <name> DMAEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x5004010C) DMAEN </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_CFGR ) </loc>
//      <o.0..0> DMAEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: ADC2_CFGR  -----------------------------------
// SVD Line: 268

//  <rtree> SFDITEM_REG__ADC2_CFGR
//    <name> CFGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5004010C) configuration register </i>
//    <loc> ( (unsigned int)((ADC2_CFGR >> 0) & 0xFFFFFFFF), ((ADC2_CFGR = (ADC2_CFGR & ~(0xFFFF7FFBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF7FFB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC2_CFGR_JQDIS </item>
//    <item> SFDITEM_FIELD__ADC2_CFGR_AWDCH1CH </item>
//    <item> SFDITEM_FIELD__ADC2_CFGR_JAUTO </item>
//    <item> SFDITEM_FIELD__ADC2_CFGR_JAWD1EN </item>
//    <item> SFDITEM_FIELD__ADC2_CFGR_AWD1EN </item>
//    <item> SFDITEM_FIELD__ADC2_CFGR_AWD1SGL </item>
//    <item> SFDITEM_FIELD__ADC2_CFGR_JQM </item>
//    <item> SFDITEM_FIELD__ADC2_CFGR_JDISCEN </item>
//    <item> SFDITEM_FIELD__ADC2_CFGR_DISCNUM </item>
//    <item> SFDITEM_FIELD__ADC2_CFGR_DISCEN </item>
//    <item> SFDITEM_FIELD__ADC2_CFGR_AUTDLY </item>
//    <item> SFDITEM_FIELD__ADC2_CFGR_CONT </item>
//    <item> SFDITEM_FIELD__ADC2_CFGR_OVRMOD </item>
//    <item> SFDITEM_FIELD__ADC2_CFGR_EXTEN </item>
//    <item> SFDITEM_FIELD__ADC2_CFGR_EXTSEL </item>
//    <item> SFDITEM_FIELD__ADC2_CFGR_ALIGN </item>
//    <item> SFDITEM_FIELD__ADC2_CFGR_RES </item>
//    <item> SFDITEM_FIELD__ADC2_CFGR_DMACFG </item>
//    <item> SFDITEM_FIELD__ADC2_CFGR_DMAEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC2_CFGR2  -------------------------------
// SVD Line: 393

unsigned int ADC2_CFGR2 __AT (0x50040110);



// ------------------------------  Field Item: ADC2_CFGR2_ROVSM  ----------------------------------
// SVD Line: 402

//  <item> SFDITEM_FIELD__ADC2_CFGR2_ROVSM
//    <name> ROVSM </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x50040110) EXTEN </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_CFGR2 ) </loc>
//      <o.10..10> ROVSM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC2_CFGR2_TOVS  ----------------------------------
// SVD Line: 408

//  <item> SFDITEM_FIELD__ADC2_CFGR2_TOVS
//    <name> TOVS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x50040110) EXTSEL </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_CFGR2 ) </loc>
//      <o.9..9> TOVS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC2_CFGR2_OVSS  ----------------------------------
// SVD Line: 414

//  <item> SFDITEM_FIELD__ADC2_CFGR2_OVSS
//    <name> OVSS </name>
//    <rw> 
//    <i> [Bits 8..5] RW (@ 0x50040110) ALIGN </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_CFGR2 >> 5) & 0xF), ((ADC2_CFGR2 = (ADC2_CFGR2 & ~(0xFUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC2_CFGR2_OVSR  ----------------------------------
// SVD Line: 420

//  <item> SFDITEM_FIELD__ADC2_CFGR2_OVSR
//    <name> OVSR </name>
//    <rw> 
//    <i> [Bits 4..2] RW (@ 0x50040110) RES </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_CFGR2 >> 2) & 0x7), ((ADC2_CFGR2 = (ADC2_CFGR2 & ~(0x7UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC2_CFGR2_JOVSE  ----------------------------------
// SVD Line: 426

//  <item> SFDITEM_FIELD__ADC2_CFGR2_JOVSE
//    <name> JOVSE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50040110) DMACFG </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_CFGR2 ) </loc>
//      <o.1..1> JOVSE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC2_CFGR2_ROVSE  ----------------------------------
// SVD Line: 432

//  <item> SFDITEM_FIELD__ADC2_CFGR2_ROVSE
//    <name> ROVSE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50040110) DMAEN </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_CFGR2 ) </loc>
//      <o.0..0> ROVSE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: ADC2_CFGR2  -----------------------------------
// SVD Line: 393

//  <rtree> SFDITEM_REG__ADC2_CFGR2
//    <name> CFGR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50040110) configuration register </i>
//    <loc> ( (unsigned int)((ADC2_CFGR2 >> 0) & 0xFFFFFFFF), ((ADC2_CFGR2 = (ADC2_CFGR2 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC2_CFGR2_ROVSM </item>
//    <item> SFDITEM_FIELD__ADC2_CFGR2_TOVS </item>
//    <item> SFDITEM_FIELD__ADC2_CFGR2_OVSS </item>
//    <item> SFDITEM_FIELD__ADC2_CFGR2_OVSR </item>
//    <item> SFDITEM_FIELD__ADC2_CFGR2_JOVSE </item>
//    <item> SFDITEM_FIELD__ADC2_CFGR2_ROVSE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC2_SMPR1  -------------------------------
// SVD Line: 440

unsigned int ADC2_SMPR1 __AT (0x50040114);



// -------------------------------  Field Item: ADC2_SMPR1_SMP9  ----------------------------------
// SVD Line: 449

//  <item> SFDITEM_FIELD__ADC2_SMPR1_SMP9
//    <name> SMP9 </name>
//    <rw> 
//    <i> [Bits 29..27] RW (@ 0x50040114) SMP9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SMPR1 >> 27) & 0x7), ((ADC2_SMPR1 = (ADC2_SMPR1 & ~(0x7UL << 27 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 27 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC2_SMPR1_SMP8  ----------------------------------
// SVD Line: 455

//  <item> SFDITEM_FIELD__ADC2_SMPR1_SMP8
//    <name> SMP8 </name>
//    <rw> 
//    <i> [Bits 26..24] RW (@ 0x50040114) SMP8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SMPR1 >> 24) & 0x7), ((ADC2_SMPR1 = (ADC2_SMPR1 & ~(0x7UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC2_SMPR1_SMP7  ----------------------------------
// SVD Line: 461

//  <item> SFDITEM_FIELD__ADC2_SMPR1_SMP7
//    <name> SMP7 </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x50040114) SMP7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SMPR1 >> 21) & 0x7), ((ADC2_SMPR1 = (ADC2_SMPR1 & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC2_SMPR1_SMP6  ----------------------------------
// SVD Line: 467

//  <item> SFDITEM_FIELD__ADC2_SMPR1_SMP6
//    <name> SMP6 </name>
//    <rw> 
//    <i> [Bits 20..18] RW (@ 0x50040114) SMP6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SMPR1 >> 18) & 0x7), ((ADC2_SMPR1 = (ADC2_SMPR1 & ~(0x7UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC2_SMPR1_SMP5  ----------------------------------
// SVD Line: 473

//  <item> SFDITEM_FIELD__ADC2_SMPR1_SMP5
//    <name> SMP5 </name>
//    <rw> 
//    <i> [Bits 17..15] RW (@ 0x50040114) SMP5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SMPR1 >> 15) & 0x7), ((ADC2_SMPR1 = (ADC2_SMPR1 & ~(0x7UL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC2_SMPR1_SMP4  ----------------------------------
// SVD Line: 479

//  <item> SFDITEM_FIELD__ADC2_SMPR1_SMP4
//    <name> SMP4 </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x50040114) SMP4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SMPR1 >> 12) & 0x7), ((ADC2_SMPR1 = (ADC2_SMPR1 & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC2_SMPR1_SMP3  ----------------------------------
// SVD Line: 485

//  <item> SFDITEM_FIELD__ADC2_SMPR1_SMP3
//    <name> SMP3 </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x50040114) SMP3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SMPR1 >> 9) & 0x7), ((ADC2_SMPR1 = (ADC2_SMPR1 & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC2_SMPR1_SMP2  ----------------------------------
// SVD Line: 491

//  <item> SFDITEM_FIELD__ADC2_SMPR1_SMP2
//    <name> SMP2 </name>
//    <rw> 
//    <i> [Bits 8..6] RW (@ 0x50040114) SMP2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SMPR1 >> 6) & 0x7), ((ADC2_SMPR1 = (ADC2_SMPR1 & ~(0x7UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC2_SMPR1_SMP1  ----------------------------------
// SVD Line: 497

//  <item> SFDITEM_FIELD__ADC2_SMPR1_SMP1
//    <name> SMP1 </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x50040114) SMP1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SMPR1 >> 3) & 0x7), ((ADC2_SMPR1 = (ADC2_SMPR1 & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC2_SMPR1_SMP0  ----------------------------------
// SVD Line: 503

//  <item> SFDITEM_FIELD__ADC2_SMPR1_SMP0
//    <name> SMP0 </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x50040114) SMP0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SMPR1 >> 0) & 0x7), ((ADC2_SMPR1 = (ADC2_SMPR1 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC2_SMPR1  -----------------------------------
// SVD Line: 440

//  <rtree> SFDITEM_REG__ADC2_SMPR1
//    <name> SMPR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50040114) sample time register 1 </i>
//    <loc> ( (unsigned int)((ADC2_SMPR1 >> 0) & 0xFFFFFFFF), ((ADC2_SMPR1 = (ADC2_SMPR1 & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC2_SMPR1_SMP9 </item>
//    <item> SFDITEM_FIELD__ADC2_SMPR1_SMP8 </item>
//    <item> SFDITEM_FIELD__ADC2_SMPR1_SMP7 </item>
//    <item> SFDITEM_FIELD__ADC2_SMPR1_SMP6 </item>
//    <item> SFDITEM_FIELD__ADC2_SMPR1_SMP5 </item>
//    <item> SFDITEM_FIELD__ADC2_SMPR1_SMP4 </item>
//    <item> SFDITEM_FIELD__ADC2_SMPR1_SMP3 </item>
//    <item> SFDITEM_FIELD__ADC2_SMPR1_SMP2 </item>
//    <item> SFDITEM_FIELD__ADC2_SMPR1_SMP1 </item>
//    <item> SFDITEM_FIELD__ADC2_SMPR1_SMP0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC2_SMPR2  -------------------------------
// SVD Line: 511

unsigned int ADC2_SMPR2 __AT (0x50040118);



// ------------------------------  Field Item: ADC2_SMPR2_SMP18  ----------------------------------
// SVD Line: 520

//  <item> SFDITEM_FIELD__ADC2_SMPR2_SMP18
//    <name> SMP18 </name>
//    <rw> 
//    <i> [Bits 26..24] RW (@ 0x50040118) SMP18 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SMPR2 >> 24) & 0x7), ((ADC2_SMPR2 = (ADC2_SMPR2 & ~(0x7UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC2_SMPR2_SMP17  ----------------------------------
// SVD Line: 526

//  <item> SFDITEM_FIELD__ADC2_SMPR2_SMP17
//    <name> SMP17 </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x50040118) SMP17 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SMPR2 >> 21) & 0x7), ((ADC2_SMPR2 = (ADC2_SMPR2 & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC2_SMPR2_SMP16  ----------------------------------
// SVD Line: 532

//  <item> SFDITEM_FIELD__ADC2_SMPR2_SMP16
//    <name> SMP16 </name>
//    <rw> 
//    <i> [Bits 20..18] RW (@ 0x50040118) SMP16 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SMPR2 >> 18) & 0x7), ((ADC2_SMPR2 = (ADC2_SMPR2 & ~(0x7UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC2_SMPR2_SMP15  ----------------------------------
// SVD Line: 538

//  <item> SFDITEM_FIELD__ADC2_SMPR2_SMP15
//    <name> SMP15 </name>
//    <rw> 
//    <i> [Bits 17..15] RW (@ 0x50040118) SMP15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SMPR2 >> 15) & 0x7), ((ADC2_SMPR2 = (ADC2_SMPR2 & ~(0x7UL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC2_SMPR2_SMP14  ----------------------------------
// SVD Line: 544

//  <item> SFDITEM_FIELD__ADC2_SMPR2_SMP14
//    <name> SMP14 </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x50040118) SMP14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SMPR2 >> 12) & 0x7), ((ADC2_SMPR2 = (ADC2_SMPR2 & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC2_SMPR2_SMP13  ----------------------------------
// SVD Line: 550

//  <item> SFDITEM_FIELD__ADC2_SMPR2_SMP13
//    <name> SMP13 </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x50040118) SMP13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SMPR2 >> 9) & 0x7), ((ADC2_SMPR2 = (ADC2_SMPR2 & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC2_SMPR2_SMP12  ----------------------------------
// SVD Line: 556

//  <item> SFDITEM_FIELD__ADC2_SMPR2_SMP12
//    <name> SMP12 </name>
//    <rw> 
//    <i> [Bits 8..6] RW (@ 0x50040118) SMP12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SMPR2 >> 6) & 0x7), ((ADC2_SMPR2 = (ADC2_SMPR2 & ~(0x7UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC2_SMPR2_SMP11  ----------------------------------
// SVD Line: 562

//  <item> SFDITEM_FIELD__ADC2_SMPR2_SMP11
//    <name> SMP11 </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x50040118) SMP11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SMPR2 >> 3) & 0x7), ((ADC2_SMPR2 = (ADC2_SMPR2 & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC2_SMPR2_SMP10  ----------------------------------
// SVD Line: 568

//  <item> SFDITEM_FIELD__ADC2_SMPR2_SMP10
//    <name> SMP10 </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x50040118) SMP10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SMPR2 >> 0) & 0x7), ((ADC2_SMPR2 = (ADC2_SMPR2 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC2_SMPR2  -----------------------------------
// SVD Line: 511

//  <rtree> SFDITEM_REG__ADC2_SMPR2
//    <name> SMPR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50040118) sample time register 2 </i>
//    <loc> ( (unsigned int)((ADC2_SMPR2 >> 0) & 0xFFFFFFFF), ((ADC2_SMPR2 = (ADC2_SMPR2 & ~(0x7FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC2_SMPR2_SMP18 </item>
//    <item> SFDITEM_FIELD__ADC2_SMPR2_SMP17 </item>
//    <item> SFDITEM_FIELD__ADC2_SMPR2_SMP16 </item>
//    <item> SFDITEM_FIELD__ADC2_SMPR2_SMP15 </item>
//    <item> SFDITEM_FIELD__ADC2_SMPR2_SMP14 </item>
//    <item> SFDITEM_FIELD__ADC2_SMPR2_SMP13 </item>
//    <item> SFDITEM_FIELD__ADC2_SMPR2_SMP12 </item>
//    <item> SFDITEM_FIELD__ADC2_SMPR2_SMP11 </item>
//    <item> SFDITEM_FIELD__ADC2_SMPR2_SMP10 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: ADC2_TR1  --------------------------------
// SVD Line: 576

unsigned int ADC2_TR1 __AT (0x50040120);



// --------------------------------  Field Item: ADC2_TR1_HT1  ------------------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__ADC2_TR1_HT1
//    <name> HT1 </name>
//    <rw> 
//    <i> [Bits 27..16] RW (@ 0x50040120) HT1 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC2_TR1 >> 16) & 0xFFF), ((ADC2_TR1 = (ADC2_TR1 & ~(0xFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC2_TR1_LT1  ------------------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__ADC2_TR1_LT1
//    <name> LT1 </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x50040120) LT1 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC2_TR1 >> 0) & 0xFFF), ((ADC2_TR1 = (ADC2_TR1 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC2_TR1  ------------------------------------
// SVD Line: 576

//  <rtree> SFDITEM_REG__ADC2_TR1
//    <name> TR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50040120) watchdog threshold register 1 </i>
//    <loc> ( (unsigned int)((ADC2_TR1 >> 0) & 0xFFFFFFFF), ((ADC2_TR1 = (ADC2_TR1 & ~(0xFFF0FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF0FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC2_TR1_HT1 </item>
//    <item> SFDITEM_FIELD__ADC2_TR1_LT1 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: ADC2_TR2  --------------------------------
// SVD Line: 599

unsigned int ADC2_TR2 __AT (0x50040124);



// --------------------------------  Field Item: ADC2_TR2_HT2  ------------------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__ADC2_TR2_HT2
//    <name> HT2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x50040124) HT2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_TR2 >> 16) & 0xFF), ((ADC2_TR2 = (ADC2_TR2 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC2_TR2_LT2  ------------------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__ADC2_TR2_LT2
//    <name> LT2 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x50040124) LT2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_TR2 >> 0) & 0xFF), ((ADC2_TR2 = (ADC2_TR2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC2_TR2  ------------------------------------
// SVD Line: 599

//  <rtree> SFDITEM_REG__ADC2_TR2
//    <name> TR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50040124) watchdog threshold register </i>
//    <loc> ( (unsigned int)((ADC2_TR2 >> 0) & 0xFFFFFFFF), ((ADC2_TR2 = (ADC2_TR2 & ~(0xFF00FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF00FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC2_TR2_HT2 </item>
//    <item> SFDITEM_FIELD__ADC2_TR2_LT2 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: ADC2_TR3  --------------------------------
// SVD Line: 622

unsigned int ADC2_TR3 __AT (0x50040128);



// --------------------------------  Field Item: ADC2_TR3_HT3  ------------------------------------
// SVD Line: 631

//  <item> SFDITEM_FIELD__ADC2_TR3_HT3
//    <name> HT3 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x50040128) HT3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_TR3 >> 16) & 0xFF), ((ADC2_TR3 = (ADC2_TR3 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC2_TR3_LT3  ------------------------------------
// SVD Line: 637

//  <item> SFDITEM_FIELD__ADC2_TR3_LT3
//    <name> LT3 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x50040128) LT3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_TR3 >> 0) & 0xFF), ((ADC2_TR3 = (ADC2_TR3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC2_TR3  ------------------------------------
// SVD Line: 622

//  <rtree> SFDITEM_REG__ADC2_TR3
//    <name> TR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50040128) watchdog threshold register 3 </i>
//    <loc> ( (unsigned int)((ADC2_TR3 >> 0) & 0xFFFFFFFF), ((ADC2_TR3 = (ADC2_TR3 & ~(0xFF00FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF00FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC2_TR3_HT3 </item>
//    <item> SFDITEM_FIELD__ADC2_TR3_LT3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC2_SQR1  --------------------------------
// SVD Line: 645

unsigned int ADC2_SQR1 __AT (0x50040130);



// --------------------------------  Field Item: ADC2_SQR1_SQ4  -----------------------------------
// SVD Line: 654

//  <item> SFDITEM_FIELD__ADC2_SQR1_SQ4
//    <name> SQ4 </name>
//    <rw> 
//    <i> [Bits 28..24] RW (@ 0x50040130) SQ4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SQR1 >> 24) & 0x1F), ((ADC2_SQR1 = (ADC2_SQR1 & ~(0x1FUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC2_SQR1_SQ3  -----------------------------------
// SVD Line: 660

//  <item> SFDITEM_FIELD__ADC2_SQR1_SQ3
//    <name> SQ3 </name>
//    <rw> 
//    <i> [Bits 22..18] RW (@ 0x50040130) SQ3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SQR1 >> 18) & 0x1F), ((ADC2_SQR1 = (ADC2_SQR1 & ~(0x1FUL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC2_SQR1_SQ2  -----------------------------------
// SVD Line: 666

//  <item> SFDITEM_FIELD__ADC2_SQR1_SQ2
//    <name> SQ2 </name>
//    <rw> 
//    <i> [Bits 16..12] RW (@ 0x50040130) SQ2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SQR1 >> 12) & 0x1F), ((ADC2_SQR1 = (ADC2_SQR1 & ~(0x1FUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC2_SQR1_SQ1  -----------------------------------
// SVD Line: 672

//  <item> SFDITEM_FIELD__ADC2_SQR1_SQ1
//    <name> SQ1 </name>
//    <rw> 
//    <i> [Bits 10..6] RW (@ 0x50040130) SQ1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SQR1 >> 6) & 0x1F), ((ADC2_SQR1 = (ADC2_SQR1 & ~(0x1FUL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: ADC2_SQR1_L  ------------------------------------
// SVD Line: 678

//  <item> SFDITEM_FIELD__ADC2_SQR1_L
//    <name> L </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x50040130) L </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SQR1 >> 0) & 0xF), ((ADC2_SQR1 = (ADC2_SQR1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC2_SQR1  -----------------------------------
// SVD Line: 645

//  <rtree> SFDITEM_REG__ADC2_SQR1
//    <name> SQR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50040130) regular sequence register 1 </i>
//    <loc> ( (unsigned int)((ADC2_SQR1 >> 0) & 0xFFFFFFFF), ((ADC2_SQR1 = (ADC2_SQR1 & ~(0x1F7DF7CFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F7DF7CF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC2_SQR1_SQ4 </item>
//    <item> SFDITEM_FIELD__ADC2_SQR1_SQ3 </item>
//    <item> SFDITEM_FIELD__ADC2_SQR1_SQ2 </item>
//    <item> SFDITEM_FIELD__ADC2_SQR1_SQ1 </item>
//    <item> SFDITEM_FIELD__ADC2_SQR1_L </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC2_SQR2  --------------------------------
// SVD Line: 686

unsigned int ADC2_SQR2 __AT (0x50040134);



// --------------------------------  Field Item: ADC2_SQR2_SQ9  -----------------------------------
// SVD Line: 695

//  <item> SFDITEM_FIELD__ADC2_SQR2_SQ9
//    <name> SQ9 </name>
//    <rw> 
//    <i> [Bits 28..24] RW (@ 0x50040134) SQ9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SQR2 >> 24) & 0x1F), ((ADC2_SQR2 = (ADC2_SQR2 & ~(0x1FUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC2_SQR2_SQ8  -----------------------------------
// SVD Line: 701

//  <item> SFDITEM_FIELD__ADC2_SQR2_SQ8
//    <name> SQ8 </name>
//    <rw> 
//    <i> [Bits 22..18] RW (@ 0x50040134) SQ8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SQR2 >> 18) & 0x1F), ((ADC2_SQR2 = (ADC2_SQR2 & ~(0x1FUL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC2_SQR2_SQ7  -----------------------------------
// SVD Line: 707

//  <item> SFDITEM_FIELD__ADC2_SQR2_SQ7
//    <name> SQ7 </name>
//    <rw> 
//    <i> [Bits 16..12] RW (@ 0x50040134) SQ7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SQR2 >> 12) & 0x1F), ((ADC2_SQR2 = (ADC2_SQR2 & ~(0x1FUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC2_SQR2_SQ6  -----------------------------------
// SVD Line: 713

//  <item> SFDITEM_FIELD__ADC2_SQR2_SQ6
//    <name> SQ6 </name>
//    <rw> 
//    <i> [Bits 10..6] RW (@ 0x50040134) SQ6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SQR2 >> 6) & 0x1F), ((ADC2_SQR2 = (ADC2_SQR2 & ~(0x1FUL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC2_SQR2_SQ5  -----------------------------------
// SVD Line: 719

//  <item> SFDITEM_FIELD__ADC2_SQR2_SQ5
//    <name> SQ5 </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x50040134) SQ5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SQR2 >> 0) & 0x1F), ((ADC2_SQR2 = (ADC2_SQR2 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC2_SQR2  -----------------------------------
// SVD Line: 686

//  <rtree> SFDITEM_REG__ADC2_SQR2
//    <name> SQR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50040134) regular sequence register 2 </i>
//    <loc> ( (unsigned int)((ADC2_SQR2 >> 0) & 0xFFFFFFFF), ((ADC2_SQR2 = (ADC2_SQR2 & ~(0x1F7DF7DFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F7DF7DF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC2_SQR2_SQ9 </item>
//    <item> SFDITEM_FIELD__ADC2_SQR2_SQ8 </item>
//    <item> SFDITEM_FIELD__ADC2_SQR2_SQ7 </item>
//    <item> SFDITEM_FIELD__ADC2_SQR2_SQ6 </item>
//    <item> SFDITEM_FIELD__ADC2_SQR2_SQ5 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC2_SQR3  --------------------------------
// SVD Line: 727

unsigned int ADC2_SQR3 __AT (0x50040138);



// -------------------------------  Field Item: ADC2_SQR3_SQ14  -----------------------------------
// SVD Line: 736

//  <item> SFDITEM_FIELD__ADC2_SQR3_SQ14
//    <name> SQ14 </name>
//    <rw> 
//    <i> [Bits 28..24] RW (@ 0x50040138) SQ14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SQR3 >> 24) & 0x1F), ((ADC2_SQR3 = (ADC2_SQR3 & ~(0x1FUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC2_SQR3_SQ13  -----------------------------------
// SVD Line: 742

//  <item> SFDITEM_FIELD__ADC2_SQR3_SQ13
//    <name> SQ13 </name>
//    <rw> 
//    <i> [Bits 22..18] RW (@ 0x50040138) SQ13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SQR3 >> 18) & 0x1F), ((ADC2_SQR3 = (ADC2_SQR3 & ~(0x1FUL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC2_SQR3_SQ12  -----------------------------------
// SVD Line: 748

//  <item> SFDITEM_FIELD__ADC2_SQR3_SQ12
//    <name> SQ12 </name>
//    <rw> 
//    <i> [Bits 16..12] RW (@ 0x50040138) SQ12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SQR3 >> 12) & 0x1F), ((ADC2_SQR3 = (ADC2_SQR3 & ~(0x1FUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC2_SQR3_SQ11  -----------------------------------
// SVD Line: 754

//  <item> SFDITEM_FIELD__ADC2_SQR3_SQ11
//    <name> SQ11 </name>
//    <rw> 
//    <i> [Bits 10..6] RW (@ 0x50040138) SQ11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SQR3 >> 6) & 0x1F), ((ADC2_SQR3 = (ADC2_SQR3 & ~(0x1FUL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC2_SQR3_SQ10  -----------------------------------
// SVD Line: 760

//  <item> SFDITEM_FIELD__ADC2_SQR3_SQ10
//    <name> SQ10 </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x50040138) SQ10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SQR3 >> 0) & 0x1F), ((ADC2_SQR3 = (ADC2_SQR3 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC2_SQR3  -----------------------------------
// SVD Line: 727

//  <rtree> SFDITEM_REG__ADC2_SQR3
//    <name> SQR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50040138) regular sequence register 3 </i>
//    <loc> ( (unsigned int)((ADC2_SQR3 >> 0) & 0xFFFFFFFF), ((ADC2_SQR3 = (ADC2_SQR3 & ~(0x1F7DF7DFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F7DF7DF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC2_SQR3_SQ14 </item>
//    <item> SFDITEM_FIELD__ADC2_SQR3_SQ13 </item>
//    <item> SFDITEM_FIELD__ADC2_SQR3_SQ12 </item>
//    <item> SFDITEM_FIELD__ADC2_SQR3_SQ11 </item>
//    <item> SFDITEM_FIELD__ADC2_SQR3_SQ10 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC2_SQR4  --------------------------------
// SVD Line: 768

unsigned int ADC2_SQR4 __AT (0x5004013C);



// -------------------------------  Field Item: ADC2_SQR4_SQ16  -----------------------------------
// SVD Line: 777

//  <item> SFDITEM_FIELD__ADC2_SQR4_SQ16
//    <name> SQ16 </name>
//    <rw> 
//    <i> [Bits 10..6] RW (@ 0x5004013C) SQ16 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SQR4 >> 6) & 0x1F), ((ADC2_SQR4 = (ADC2_SQR4 & ~(0x1FUL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC2_SQR4_SQ15  -----------------------------------
// SVD Line: 783

//  <item> SFDITEM_FIELD__ADC2_SQR4_SQ15
//    <name> SQ15 </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x5004013C) SQ15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_SQR4 >> 0) & 0x1F), ((ADC2_SQR4 = (ADC2_SQR4 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC2_SQR4  -----------------------------------
// SVD Line: 768

//  <rtree> SFDITEM_REG__ADC2_SQR4
//    <name> SQR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5004013C) regular sequence register 4 </i>
//    <loc> ( (unsigned int)((ADC2_SQR4 >> 0) & 0xFFFFFFFF), ((ADC2_SQR4 = (ADC2_SQR4 & ~(0x7DFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7DF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC2_SQR4_SQ16 </item>
//    <item> SFDITEM_FIELD__ADC2_SQR4_SQ15 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: ADC2_DR  ---------------------------------
// SVD Line: 791

unsigned int ADC2_DR __AT (0x50040140);



// -----------------------------  Field Item: ADC2_DR_regularDATA  --------------------------------
// SVD Line: 800

//  <item> SFDITEM_FIELD__ADC2_DR_regularDATA
//    <name> regularDATA </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x50040140) regularDATA </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC2_DR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: ADC2_DR  ------------------------------------
// SVD Line: 791

//  <rtree> SFDITEM_REG__ADC2_DR
//    <name> DR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x50040140) regular Data Register </i>
//    <loc> ( (unsigned int)((ADC2_DR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC2_DR_regularDATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC2_JSQR  --------------------------------
// SVD Line: 808

unsigned int ADC2_JSQR __AT (0x5004014C);



// -------------------------------  Field Item: ADC2_JSQR_JSQ4  -----------------------------------
// SVD Line: 817

//  <item> SFDITEM_FIELD__ADC2_JSQR_JSQ4
//    <name> JSQ4 </name>
//    <rw> 
//    <i> [Bits 30..26] RW (@ 0x5004014C) JSQ4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_JSQR >> 26) & 0x1F), ((ADC2_JSQR = (ADC2_JSQR & ~(0x1FUL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC2_JSQR_JSQ3  -----------------------------------
// SVD Line: 823

//  <item> SFDITEM_FIELD__ADC2_JSQR_JSQ3
//    <name> JSQ3 </name>
//    <rw> 
//    <i> [Bits 24..20] RW (@ 0x5004014C) JSQ3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_JSQR >> 20) & 0x1F), ((ADC2_JSQR = (ADC2_JSQR & ~(0x1FUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC2_JSQR_JSQ2  -----------------------------------
// SVD Line: 829

//  <item> SFDITEM_FIELD__ADC2_JSQR_JSQ2
//    <name> JSQ2 </name>
//    <rw> 
//    <i> [Bits 18..14] RW (@ 0x5004014C) JSQ2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_JSQR >> 14) & 0x1F), ((ADC2_JSQR = (ADC2_JSQR & ~(0x1FUL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC2_JSQR_JSQ1  -----------------------------------
// SVD Line: 835

//  <item> SFDITEM_FIELD__ADC2_JSQR_JSQ1
//    <name> JSQ1 </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x5004014C) JSQ1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_JSQR >> 8) & 0x1F), ((ADC2_JSQR = (ADC2_JSQR & ~(0x1FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC2_JSQR_JEXTEN  ----------------------------------
// SVD Line: 841

//  <item> SFDITEM_FIELD__ADC2_JSQR_JEXTEN
//    <name> JEXTEN </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x5004014C) JEXTEN </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_JSQR >> 6) & 0x3), ((ADC2_JSQR = (ADC2_JSQR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC2_JSQR_JEXTSEL  ---------------------------------
// SVD Line: 847

//  <item> SFDITEM_FIELD__ADC2_JSQR_JEXTSEL
//    <name> JEXTSEL </name>
//    <rw> 
//    <i> [Bits 5..2] RW (@ 0x5004014C) JEXTSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_JSQR >> 2) & 0xF), ((ADC2_JSQR = (ADC2_JSQR & ~(0xFUL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC2_JSQR_JL  ------------------------------------
// SVD Line: 853

//  <item> SFDITEM_FIELD__ADC2_JSQR_JL
//    <name> JL </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x5004014C) JL </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_JSQR >> 0) & 0x3), ((ADC2_JSQR = (ADC2_JSQR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC2_JSQR  -----------------------------------
// SVD Line: 808

//  <rtree> SFDITEM_REG__ADC2_JSQR
//    <name> JSQR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5004014C) injected sequence register </i>
//    <loc> ( (unsigned int)((ADC2_JSQR >> 0) & 0xFFFFFFFF), ((ADC2_JSQR = (ADC2_JSQR & ~(0x7DF7DFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7DF7DFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC2_JSQR_JSQ4 </item>
//    <item> SFDITEM_FIELD__ADC2_JSQR_JSQ3 </item>
//    <item> SFDITEM_FIELD__ADC2_JSQR_JSQ2 </item>
//    <item> SFDITEM_FIELD__ADC2_JSQR_JSQ1 </item>
//    <item> SFDITEM_FIELD__ADC2_JSQR_JEXTEN </item>
//    <item> SFDITEM_FIELD__ADC2_JSQR_JEXTSEL </item>
//    <item> SFDITEM_FIELD__ADC2_JSQR_JL </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC2_OFR1  --------------------------------
// SVD Line: 861

unsigned int ADC2_OFR1 __AT (0x50040160);



// ----------------------------  Field Item: ADC2_OFR1_OFFSET1_EN  --------------------------------
// SVD Line: 870

//  <item> SFDITEM_FIELD__ADC2_OFR1_OFFSET1_EN
//    <name> OFFSET1_EN </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x50040160) OFFSET1_EN </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_OFR1 ) </loc>
//      <o.31..31> OFFSET1_EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC2_OFR1_OFFSET1_CH  --------------------------------
// SVD Line: 876

//  <item> SFDITEM_FIELD__ADC2_OFR1_OFFSET1_CH
//    <name> OFFSET1_CH </name>
//    <rw> 
//    <i> [Bits 30..26] RW (@ 0x50040160) OFFSET1_CH </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_OFR1 >> 26) & 0x1F), ((ADC2_OFR1 = (ADC2_OFR1 & ~(0x1FUL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC2_OFR1_OFFSET1  ---------------------------------
// SVD Line: 882

//  <item> SFDITEM_FIELD__ADC2_OFR1_OFFSET1
//    <name> OFFSET1 </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x50040160) OFFSET1 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC2_OFR1 >> 0) & 0xFFF), ((ADC2_OFR1 = (ADC2_OFR1 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC2_OFR1  -----------------------------------
// SVD Line: 861

//  <rtree> SFDITEM_REG__ADC2_OFR1
//    <name> OFR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50040160) offset register 1 </i>
//    <loc> ( (unsigned int)((ADC2_OFR1 >> 0) & 0xFFFFFFFF), ((ADC2_OFR1 = (ADC2_OFR1 & ~(0xFC000FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFC000FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC2_OFR1_OFFSET1_EN </item>
//    <item> SFDITEM_FIELD__ADC2_OFR1_OFFSET1_CH </item>
//    <item> SFDITEM_FIELD__ADC2_OFR1_OFFSET1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC2_OFR2  --------------------------------
// SVD Line: 890

unsigned int ADC2_OFR2 __AT (0x50040164);



// ----------------------------  Field Item: ADC2_OFR2_OFFSET2_EN  --------------------------------
// SVD Line: 899

//  <item> SFDITEM_FIELD__ADC2_OFR2_OFFSET2_EN
//    <name> OFFSET2_EN </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x50040164) OFFSET2_EN </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_OFR2 ) </loc>
//      <o.31..31> OFFSET2_EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC2_OFR2_OFFSET2_CH  --------------------------------
// SVD Line: 905

//  <item> SFDITEM_FIELD__ADC2_OFR2_OFFSET2_CH
//    <name> OFFSET2_CH </name>
//    <rw> 
//    <i> [Bits 30..26] RW (@ 0x50040164) OFFSET2_CH </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_OFR2 >> 26) & 0x1F), ((ADC2_OFR2 = (ADC2_OFR2 & ~(0x1FUL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC2_OFR2_OFFSET2  ---------------------------------
// SVD Line: 911

//  <item> SFDITEM_FIELD__ADC2_OFR2_OFFSET2
//    <name> OFFSET2 </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x50040164) OFFSET2 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC2_OFR2 >> 0) & 0xFFF), ((ADC2_OFR2 = (ADC2_OFR2 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC2_OFR2  -----------------------------------
// SVD Line: 890

//  <rtree> SFDITEM_REG__ADC2_OFR2
//    <name> OFR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50040164) offset register 2 </i>
//    <loc> ( (unsigned int)((ADC2_OFR2 >> 0) & 0xFFFFFFFF), ((ADC2_OFR2 = (ADC2_OFR2 & ~(0xFC000FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFC000FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC2_OFR2_OFFSET2_EN </item>
//    <item> SFDITEM_FIELD__ADC2_OFR2_OFFSET2_CH </item>
//    <item> SFDITEM_FIELD__ADC2_OFR2_OFFSET2 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC2_OFR3  --------------------------------
// SVD Line: 919

unsigned int ADC2_OFR3 __AT (0x50040168);



// ----------------------------  Field Item: ADC2_OFR3_OFFSET3_EN  --------------------------------
// SVD Line: 928

//  <item> SFDITEM_FIELD__ADC2_OFR3_OFFSET3_EN
//    <name> OFFSET3_EN </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x50040168) OFFSET3_EN </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_OFR3 ) </loc>
//      <o.31..31> OFFSET3_EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC2_OFR3_OFFSET3_CH  --------------------------------
// SVD Line: 934

//  <item> SFDITEM_FIELD__ADC2_OFR3_OFFSET3_CH
//    <name> OFFSET3_CH </name>
//    <rw> 
//    <i> [Bits 30..26] RW (@ 0x50040168) OFFSET3_CH </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_OFR3 >> 26) & 0x1F), ((ADC2_OFR3 = (ADC2_OFR3 & ~(0x1FUL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC2_OFR3_OFFSET3  ---------------------------------
// SVD Line: 940

//  <item> SFDITEM_FIELD__ADC2_OFR3_OFFSET3
//    <name> OFFSET3 </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x50040168) OFFSET3 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC2_OFR3 >> 0) & 0xFFF), ((ADC2_OFR3 = (ADC2_OFR3 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC2_OFR3  -----------------------------------
// SVD Line: 919

//  <rtree> SFDITEM_REG__ADC2_OFR3
//    <name> OFR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50040168) offset register 3 </i>
//    <loc> ( (unsigned int)((ADC2_OFR3 >> 0) & 0xFFFFFFFF), ((ADC2_OFR3 = (ADC2_OFR3 & ~(0xFC000FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFC000FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC2_OFR3_OFFSET3_EN </item>
//    <item> SFDITEM_FIELD__ADC2_OFR3_OFFSET3_CH </item>
//    <item> SFDITEM_FIELD__ADC2_OFR3_OFFSET3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC2_OFR4  --------------------------------
// SVD Line: 948

unsigned int ADC2_OFR4 __AT (0x5004016C);



// ----------------------------  Field Item: ADC2_OFR4_OFFSET4_EN  --------------------------------
// SVD Line: 957

//  <item> SFDITEM_FIELD__ADC2_OFR4_OFFSET4_EN
//    <name> OFFSET4_EN </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x5004016C) OFFSET4_EN </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_OFR4 ) </loc>
//      <o.31..31> OFFSET4_EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC2_OFR4_OFFSET4_CH  --------------------------------
// SVD Line: 963

//  <item> SFDITEM_FIELD__ADC2_OFR4_OFFSET4_CH
//    <name> OFFSET4_CH </name>
//    <rw> 
//    <i> [Bits 30..26] RW (@ 0x5004016C) OFFSET4_CH </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_OFR4 >> 26) & 0x1F), ((ADC2_OFR4 = (ADC2_OFR4 & ~(0x1FUL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC2_OFR4_OFFSET4  ---------------------------------
// SVD Line: 969

//  <item> SFDITEM_FIELD__ADC2_OFR4_OFFSET4
//    <name> OFFSET4 </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x5004016C) OFFSET4 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC2_OFR4 >> 0) & 0xFFF), ((ADC2_OFR4 = (ADC2_OFR4 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC2_OFR4  -----------------------------------
// SVD Line: 948

//  <rtree> SFDITEM_REG__ADC2_OFR4
//    <name> OFR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5004016C) offset register 4 </i>
//    <loc> ( (unsigned int)((ADC2_OFR4 >> 0) & 0xFFFFFFFF), ((ADC2_OFR4 = (ADC2_OFR4 & ~(0xFC000FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFC000FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC2_OFR4_OFFSET4_EN </item>
//    <item> SFDITEM_FIELD__ADC2_OFR4_OFFSET4_CH </item>
//    <item> SFDITEM_FIELD__ADC2_OFR4_OFFSET4 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC2_JDR1  --------------------------------
// SVD Line: 977

unsigned int ADC2_JDR1 __AT (0x50040180);



// ------------------------------  Field Item: ADC2_JDR1_JDATA1  ----------------------------------
// SVD Line: 986

//  <item> SFDITEM_FIELD__ADC2_JDR1_JDATA1
//    <name> JDATA1 </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x50040180) JDATA1 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC2_JDR1 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC2_JDR1  -----------------------------------
// SVD Line: 977

//  <rtree> SFDITEM_REG__ADC2_JDR1
//    <name> JDR1 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x50040180) injected data register 1 </i>
//    <loc> ( (unsigned int)((ADC2_JDR1 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC2_JDR1_JDATA1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC2_JDR2  --------------------------------
// SVD Line: 994

unsigned int ADC2_JDR2 __AT (0x50040184);



// ------------------------------  Field Item: ADC2_JDR2_JDATA2  ----------------------------------
// SVD Line: 1003

//  <item> SFDITEM_FIELD__ADC2_JDR2_JDATA2
//    <name> JDATA2 </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x50040184) JDATA2 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC2_JDR2 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC2_JDR2  -----------------------------------
// SVD Line: 994

//  <rtree> SFDITEM_REG__ADC2_JDR2
//    <name> JDR2 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x50040184) injected data register 2 </i>
//    <loc> ( (unsigned int)((ADC2_JDR2 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC2_JDR2_JDATA2 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC2_JDR3  --------------------------------
// SVD Line: 1011

unsigned int ADC2_JDR3 __AT (0x50040188);



// ------------------------------  Field Item: ADC2_JDR3_JDATA3  ----------------------------------
// SVD Line: 1020

//  <item> SFDITEM_FIELD__ADC2_JDR3_JDATA3
//    <name> JDATA3 </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x50040188) JDATA3 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC2_JDR3 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC2_JDR3  -----------------------------------
// SVD Line: 1011

//  <rtree> SFDITEM_REG__ADC2_JDR3
//    <name> JDR3 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x50040188) injected data register 3 </i>
//    <loc> ( (unsigned int)((ADC2_JDR3 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC2_JDR3_JDATA3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC2_JDR4  --------------------------------
// SVD Line: 1028

unsigned int ADC2_JDR4 __AT (0x5004018C);



// ------------------------------  Field Item: ADC2_JDR4_JDATA4  ----------------------------------
// SVD Line: 1037

//  <item> SFDITEM_FIELD__ADC2_JDR4_JDATA4
//    <name> JDATA4 </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x5004018C) JDATA4 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC2_JDR4 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC2_JDR4  -----------------------------------
// SVD Line: 1028

//  <rtree> SFDITEM_REG__ADC2_JDR4
//    <name> JDR4 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x5004018C) injected data register 4 </i>
//    <loc> ( (unsigned int)((ADC2_JDR4 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC2_JDR4_JDATA4 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC2_AWD2CR  -------------------------------
// SVD Line: 1045

unsigned int ADC2_AWD2CR __AT (0x500401A0);



// -----------------------------  Field Item: ADC2_AWD2CR_AWD2CH  ---------------------------------
// SVD Line: 1055

//  <item> SFDITEM_FIELD__ADC2_AWD2CR_AWD2CH
//    <name> AWD2CH </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x500401A0) AWD2CH </i>
//    <edit> 
//      <loc> ( (unsigned int)((ADC2_AWD2CR >> 0) & 0x7FFFF), ((ADC2_AWD2CR = (ADC2_AWD2CR & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC2_AWD2CR  ----------------------------------
// SVD Line: 1045

//  <rtree> SFDITEM_REG__ADC2_AWD2CR
//    <name> AWD2CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x500401A0) Analog Watchdog 2 Configuration  Register </i>
//    <loc> ( (unsigned int)((ADC2_AWD2CR >> 0) & 0xFFFFFFFF), ((ADC2_AWD2CR = (ADC2_AWD2CR & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC2_AWD2CR_AWD2CH </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC2_AWD3CR  -------------------------------
// SVD Line: 1063

unsigned int ADC2_AWD3CR __AT (0x500401A4);



// -----------------------------  Field Item: ADC2_AWD3CR_AWD3CH  ---------------------------------
// SVD Line: 1073

//  <item> SFDITEM_FIELD__ADC2_AWD3CR_AWD3CH
//    <name> AWD3CH </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x500401A4) AWD3CH </i>
//    <edit> 
//      <loc> ( (unsigned int)((ADC2_AWD3CR >> 0) & 0x7FFFF), ((ADC2_AWD3CR = (ADC2_AWD3CR & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC2_AWD3CR  ----------------------------------
// SVD Line: 1063

//  <rtree> SFDITEM_REG__ADC2_AWD3CR
//    <name> AWD3CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x500401A4) Analog Watchdog 3 Configuration  Register </i>
//    <loc> ( (unsigned int)((ADC2_AWD3CR >> 0) & 0xFFFFFFFF), ((ADC2_AWD3CR = (ADC2_AWD3CR & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC2_AWD3CR_AWD3CH </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC2_DIFSEL  -------------------------------
// SVD Line: 1081

unsigned int ADC2_DIFSEL __AT (0x500401B0);



// ----------------------------  Field Item: ADC2_DIFSEL_DIFSEL_0  --------------------------------
// SVD Line: 1090

//  <item> SFDITEM_FIELD__ADC2_DIFSEL_DIFSEL_0
//    <name> DIFSEL_0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x500401B0) Differential mode for channel  0 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC2_DIFSEL ) </loc>
//      <o.0..0> DIFSEL_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: ADC2_DIFSEL_DIFSEL_1_15  ------------------------------
// SVD Line: 1098

//  <item> SFDITEM_FIELD__ADC2_DIFSEL_DIFSEL_1_15
//    <name> DIFSEL_1_15 </name>
//    <rw> 
//    <i> [Bits 15..1] RW (@ 0x500401B0) Differential mode for channels 15 to  1 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC2_DIFSEL >> 1) & 0x7FFF), ((ADC2_DIFSEL = (ADC2_DIFSEL & ~(0x7FFFUL << 1 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: ADC2_DIFSEL_DIFSEL_16_18  ------------------------------
// SVD Line: 1106

//  <item> SFDITEM_FIELD__ADC2_DIFSEL_DIFSEL_16_18
//    <name> DIFSEL_16_18 </name>
//    <r> 
//    <i> [Bits 18..16] RO (@ 0x500401B0) Differential mode for channels 18 to  16 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_DIFSEL >> 16) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC2_DIFSEL  ----------------------------------
// SVD Line: 1081

//  <rtree> SFDITEM_REG__ADC2_DIFSEL
//    <name> DIFSEL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x500401B0) Differential Mode Selection Register  2 </i>
//    <loc> ( (unsigned int)((ADC2_DIFSEL >> 0) & 0xFFFFFFFF), ((ADC2_DIFSEL = (ADC2_DIFSEL & ~(0xFFFEUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFE) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC2_DIFSEL_DIFSEL_0 </item>
//    <item> SFDITEM_FIELD__ADC2_DIFSEL_DIFSEL_1_15 </item>
//    <item> SFDITEM_FIELD__ADC2_DIFSEL_DIFSEL_16_18 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC2_CALFACT  ------------------------------
// SVD Line: 1116

unsigned int ADC2_CALFACT __AT (0x500401B4);



// ---------------------------  Field Item: ADC2_CALFACT_CALFACT_D  -------------------------------
// SVD Line: 1125

//  <item> SFDITEM_FIELD__ADC2_CALFACT_CALFACT_D
//    <name> CALFACT_D </name>
//    <rw> 
//    <i> [Bits 22..16] RW (@ 0x500401B4) CALFACT_D </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_CALFACT >> 16) & 0x7F), ((ADC2_CALFACT = (ADC2_CALFACT & ~(0x7FUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: ADC2_CALFACT_CALFACT_S  -------------------------------
// SVD Line: 1131

//  <item> SFDITEM_FIELD__ADC2_CALFACT_CALFACT_S
//    <name> CALFACT_S </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x500401B4) CALFACT_S </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC2_CALFACT >> 0) & 0x7F), ((ADC2_CALFACT = (ADC2_CALFACT & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: ADC2_CALFACT  ----------------------------------
// SVD Line: 1116

//  <rtree> SFDITEM_REG__ADC2_CALFACT
//    <name> CALFACT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x500401B4) Calibration Factors </i>
//    <loc> ( (unsigned int)((ADC2_CALFACT >> 0) & 0xFFFFFFFF), ((ADC2_CALFACT = (ADC2_CALFACT & ~(0x7F007FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F007F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC2_CALFACT_CALFACT_D </item>
//    <item> SFDITEM_FIELD__ADC2_CALFACT_CALFACT_S </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: ADC2  -------------------------------------
// SVD Line: 1141

//  <view> ADC2
//    <name> ADC2 </name>
//    <item> SFDITEM_REG__ADC2_ISR </item>
//    <item> SFDITEM_REG__ADC2_IER </item>
//    <item> SFDITEM_REG__ADC2_CR </item>
//    <item> SFDITEM_REG__ADC2_CFGR </item>
//    <item> SFDITEM_REG__ADC2_CFGR2 </item>
//    <item> SFDITEM_REG__ADC2_SMPR1 </item>
//    <item> SFDITEM_REG__ADC2_SMPR2 </item>
//    <item> SFDITEM_REG__ADC2_TR1 </item>
//    <item> SFDITEM_REG__ADC2_TR2 </item>
//    <item> SFDITEM_REG__ADC2_TR3 </item>
//    <item> SFDITEM_REG__ADC2_SQR1 </item>
//    <item> SFDITEM_REG__ADC2_SQR2 </item>
//    <item> SFDITEM_REG__ADC2_SQR3 </item>
//    <item> SFDITEM_REG__ADC2_SQR4 </item>
//    <item> SFDITEM_REG__ADC2_DR </item>
//    <item> SFDITEM_REG__ADC2_JSQR </item>
//    <item> SFDITEM_REG__ADC2_OFR1 </item>
//    <item> SFDITEM_REG__ADC2_OFR2 </item>
//    <item> SFDITEM_REG__ADC2_OFR3 </item>
//    <item> SFDITEM_REG__ADC2_OFR4 </item>
//    <item> SFDITEM_REG__ADC2_JDR1 </item>
//    <item> SFDITEM_REG__ADC2_JDR2 </item>
//    <item> SFDITEM_REG__ADC2_JDR3 </item>
//    <item> SFDITEM_REG__ADC2_JDR4 </item>
//    <item> SFDITEM_REG__ADC2_AWD2CR </item>
//    <item> SFDITEM_REG__ADC2_AWD3CR </item>
//    <item> SFDITEM_REG__ADC2_DIFSEL </item>
//    <item> SFDITEM_REG__ADC2_CALFACT </item>
//  </view>
//  


// -------------------------  Register Item Address: ADC12_Common_CSR  ----------------------------
// SVD Line: 1156

unsigned int ADC12_Common_CSR __AT (0x50040300);



// -------------------------  Field Item: ADC12_Common_CSR_ADDRDY_MST  ----------------------------
// SVD Line: 1165

//  <item> SFDITEM_FIELD__ADC12_Common_CSR_ADDRDY_MST
//    <name> ADDRDY_MST </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x50040300) ADDRDY_MST </i>
//    <check> 
//      <loc> ( (unsigned int) ADC12_Common_CSR ) </loc>
//      <o.0..0> ADDRDY_MST
//    </check>
//  </item>
//  


// -------------------------  Field Item: ADC12_Common_CSR_EOSMP_MST  -----------------------------
// SVD Line: 1171

//  <item> SFDITEM_FIELD__ADC12_Common_CSR_EOSMP_MST
//    <name> EOSMP_MST </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x50040300) EOSMP_MST </i>
//    <check> 
//      <loc> ( (unsigned int) ADC12_Common_CSR ) </loc>
//      <o.1..1> EOSMP_MST
//    </check>
//  </item>
//  


// --------------------------  Field Item: ADC12_Common_CSR_EOC_MST  ------------------------------
// SVD Line: 1177

//  <item> SFDITEM_FIELD__ADC12_Common_CSR_EOC_MST
//    <name> EOC_MST </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x50040300) EOC_MST </i>
//    <check> 
//      <loc> ( (unsigned int) ADC12_Common_CSR ) </loc>
//      <o.2..2> EOC_MST
//    </check>
//  </item>
//  


// --------------------------  Field Item: ADC12_Common_CSR_EOS_MST  ------------------------------
// SVD Line: 1183

//  <item> SFDITEM_FIELD__ADC12_Common_CSR_EOS_MST
//    <name> EOS_MST </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x50040300) EOS_MST </i>
//    <check> 
//      <loc> ( (unsigned int) ADC12_Common_CSR ) </loc>
//      <o.3..3> EOS_MST
//    </check>
//  </item>
//  


// --------------------------  Field Item: ADC12_Common_CSR_OVR_MST  ------------------------------
// SVD Line: 1189

//  <item> SFDITEM_FIELD__ADC12_Common_CSR_OVR_MST
//    <name> OVR_MST </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x50040300) OVR_MST </i>
//    <check> 
//      <loc> ( (unsigned int) ADC12_Common_CSR ) </loc>
//      <o.4..4> OVR_MST
//    </check>
//  </item>
//  


// --------------------------  Field Item: ADC12_Common_CSR_JEOC_MST  -----------------------------
// SVD Line: 1195

//  <item> SFDITEM_FIELD__ADC12_Common_CSR_JEOC_MST
//    <name> JEOC_MST </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x50040300) JEOC_MST </i>
//    <check> 
//      <loc> ( (unsigned int) ADC12_Common_CSR ) </loc>
//      <o.5..5> JEOC_MST
//    </check>
//  </item>
//  


// --------------------------  Field Item: ADC12_Common_CSR_JEOS_MST  -----------------------------
// SVD Line: 1201

//  <item> SFDITEM_FIELD__ADC12_Common_CSR_JEOS_MST
//    <name> JEOS_MST </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x50040300) JEOS_MST </i>
//    <check> 
//      <loc> ( (unsigned int) ADC12_Common_CSR ) </loc>
//      <o.6..6> JEOS_MST
//    </check>
//  </item>
//  


// --------------------------  Field Item: ADC12_Common_CSR_AWD1_MST  -----------------------------
// SVD Line: 1207

//  <item> SFDITEM_FIELD__ADC12_Common_CSR_AWD1_MST
//    <name> AWD1_MST </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x50040300) AWD1_MST </i>
//    <check> 
//      <loc> ( (unsigned int) ADC12_Common_CSR ) </loc>
//      <o.7..7> AWD1_MST
//    </check>
//  </item>
//  


// --------------------------  Field Item: ADC12_Common_CSR_AWD2_MST  -----------------------------
// SVD Line: 1213

//  <item> SFDITEM_FIELD__ADC12_Common_CSR_AWD2_MST
//    <name> AWD2_MST </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x50040300) AWD2_MST </i>
//    <check> 
//      <loc> ( (unsigned int) ADC12_Common_CSR ) </loc>
//      <o.8..8> AWD2_MST
//    </check>
//  </item>
//  


// --------------------------  Field Item: ADC12_Common_CSR_AWD3_MST  -----------------------------
// SVD Line: 1219

//  <item> SFDITEM_FIELD__ADC12_Common_CSR_AWD3_MST
//    <name> AWD3_MST </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x50040300) AWD3_MST </i>
//    <check> 
//      <loc> ( (unsigned int) ADC12_Common_CSR ) </loc>
//      <o.9..9> AWD3_MST
//    </check>
//  </item>
//  


// -------------------------  Field Item: ADC12_Common_CSR_JQOVF_MST  -----------------------------
// SVD Line: 1225

//  <item> SFDITEM_FIELD__ADC12_Common_CSR_JQOVF_MST
//    <name> JQOVF_MST </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x50040300) JQOVF_MST </i>
//    <check> 
//      <loc> ( (unsigned int) ADC12_Common_CSR ) </loc>
//      <o.10..10> JQOVF_MST
//    </check>
//  </item>
//  


// -------------------------  Field Item: ADC12_Common_CSR_ADRDY_SLV  -----------------------------
// SVD Line: 1231

//  <item> SFDITEM_FIELD__ADC12_Common_CSR_ADRDY_SLV
//    <name> ADRDY_SLV </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x50040300) ADRDY_SLV </i>
//    <check> 
//      <loc> ( (unsigned int) ADC12_Common_CSR ) </loc>
//      <o.16..16> ADRDY_SLV
//    </check>
//  </item>
//  


// -------------------------  Field Item: ADC12_Common_CSR_EOSMP_SLV  -----------------------------
// SVD Line: 1237

//  <item> SFDITEM_FIELD__ADC12_Common_CSR_EOSMP_SLV
//    <name> EOSMP_SLV </name>
//    <r> 
//    <i> [Bit 17] RO (@ 0x50040300) EOSMP_SLV </i>
//    <check> 
//      <loc> ( (unsigned int) ADC12_Common_CSR ) </loc>
//      <o.17..17> EOSMP_SLV
//    </check>
//  </item>
//  


// --------------------------  Field Item: ADC12_Common_CSR_EOC_SLV  ------------------------------
// SVD Line: 1243

//  <item> SFDITEM_FIELD__ADC12_Common_CSR_EOC_SLV
//    <name> EOC_SLV </name>
//    <r> 
//    <i> [Bit 18] RO (@ 0x50040300) End of regular conversion of the slave  ADC </i>
//    <check> 
//      <loc> ( (unsigned int) ADC12_Common_CSR ) </loc>
//      <o.18..18> EOC_SLV
//    </check>
//  </item>
//  


// --------------------------  Field Item: ADC12_Common_CSR_EOS_SLV  ------------------------------
// SVD Line: 1250

//  <item> SFDITEM_FIELD__ADC12_Common_CSR_EOS_SLV
//    <name> EOS_SLV </name>
//    <r> 
//    <i> [Bit 19] RO (@ 0x50040300) End of regular sequence flag of the  slave ADC </i>
//    <check> 
//      <loc> ( (unsigned int) ADC12_Common_CSR ) </loc>
//      <o.19..19> EOS_SLV
//    </check>
//  </item>
//  


// --------------------------  Field Item: ADC12_Common_CSR_OVR_SLV  ------------------------------
// SVD Line: 1257

//  <item> SFDITEM_FIELD__ADC12_Common_CSR_OVR_SLV
//    <name> OVR_SLV </name>
//    <r> 
//    <i> [Bit 20] RO (@ 0x50040300) Overrun flag of the slave  ADC </i>
//    <check> 
//      <loc> ( (unsigned int) ADC12_Common_CSR ) </loc>
//      <o.20..20> OVR_SLV
//    </check>
//  </item>
//  


// --------------------------  Field Item: ADC12_Common_CSR_JEOC_SLV  -----------------------------
// SVD Line: 1264

//  <item> SFDITEM_FIELD__ADC12_Common_CSR_JEOC_SLV
//    <name> JEOC_SLV </name>
//    <r> 
//    <i> [Bit 21] RO (@ 0x50040300) End of injected conversion flag of the  slave ADC </i>
//    <check> 
//      <loc> ( (unsigned int) ADC12_Common_CSR ) </loc>
//      <o.21..21> JEOC_SLV
//    </check>
//  </item>
//  


// --------------------------  Field Item: ADC12_Common_CSR_JEOS_SLV  -----------------------------
// SVD Line: 1271

//  <item> SFDITEM_FIELD__ADC12_Common_CSR_JEOS_SLV
//    <name> JEOS_SLV </name>
//    <r> 
//    <i> [Bit 22] RO (@ 0x50040300) End of injected sequence flag of the  slave ADC </i>
//    <check> 
//      <loc> ( (unsigned int) ADC12_Common_CSR ) </loc>
//      <o.22..22> JEOS_SLV
//    </check>
//  </item>
//  


// --------------------------  Field Item: ADC12_Common_CSR_AWD1_SLV  -----------------------------
// SVD Line: 1278

//  <item> SFDITEM_FIELD__ADC12_Common_CSR_AWD1_SLV
//    <name> AWD1_SLV </name>
//    <r> 
//    <i> [Bit 23] RO (@ 0x50040300) Analog watchdog 1 flag of the slave  ADC </i>
//    <check> 
//      <loc> ( (unsigned int) ADC12_Common_CSR ) </loc>
//      <o.23..23> AWD1_SLV
//    </check>
//  </item>
//  


// --------------------------  Field Item: ADC12_Common_CSR_AWD2_SLV  -----------------------------
// SVD Line: 1285

//  <item> SFDITEM_FIELD__ADC12_Common_CSR_AWD2_SLV
//    <name> AWD2_SLV </name>
//    <r> 
//    <i> [Bit 24] RO (@ 0x50040300) Analog watchdog 2 flag of the slave  ADC </i>
//    <check> 
//      <loc> ( (unsigned int) ADC12_Common_CSR ) </loc>
//      <o.24..24> AWD2_SLV
//    </check>
//  </item>
//  


// --------------------------  Field Item: ADC12_Common_CSR_AWD3_SLV  -----------------------------
// SVD Line: 1292

//  <item> SFDITEM_FIELD__ADC12_Common_CSR_AWD3_SLV
//    <name> AWD3_SLV </name>
//    <r> 
//    <i> [Bit 25] RO (@ 0x50040300) Analog watchdog 3 flag of the slave  ADC </i>
//    <check> 
//      <loc> ( (unsigned int) ADC12_Common_CSR ) </loc>
//      <o.25..25> AWD3_SLV
//    </check>
//  </item>
//  


// -------------------------  Field Item: ADC12_Common_CSR_JQOVF_SLV  -----------------------------
// SVD Line: 1299

//  <item> SFDITEM_FIELD__ADC12_Common_CSR_JQOVF_SLV
//    <name> JQOVF_SLV </name>
//    <r> 
//    <i> [Bit 26] RO (@ 0x50040300) Injected Context Queue Overflow flag of  the slave ADC </i>
//    <check> 
//      <loc> ( (unsigned int) ADC12_Common_CSR ) </loc>
//      <o.26..26> JQOVF_SLV
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: ADC12_Common_CSR  --------------------------------
// SVD Line: 1156

//  <rtree> SFDITEM_REG__ADC12_Common_CSR
//    <name> CSR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x50040300) ADC Common status register </i>
//    <loc> ( (unsigned int)((ADC12_Common_CSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC12_Common_CSR_ADDRDY_MST </item>
//    <item> SFDITEM_FIELD__ADC12_Common_CSR_EOSMP_MST </item>
//    <item> SFDITEM_FIELD__ADC12_Common_CSR_EOC_MST </item>
//    <item> SFDITEM_FIELD__ADC12_Common_CSR_EOS_MST </item>
//    <item> SFDITEM_FIELD__ADC12_Common_CSR_OVR_MST </item>
//    <item> SFDITEM_FIELD__ADC12_Common_CSR_JEOC_MST </item>
//    <item> SFDITEM_FIELD__ADC12_Common_CSR_JEOS_MST </item>
//    <item> SFDITEM_FIELD__ADC12_Common_CSR_AWD1_MST </item>
//    <item> SFDITEM_FIELD__ADC12_Common_CSR_AWD2_MST </item>
//    <item> SFDITEM_FIELD__ADC12_Common_CSR_AWD3_MST </item>
//    <item> SFDITEM_FIELD__ADC12_Common_CSR_JQOVF_MST </item>
//    <item> SFDITEM_FIELD__ADC12_Common_CSR_ADRDY_SLV </item>
//    <item> SFDITEM_FIELD__ADC12_Common_CSR_EOSMP_SLV </item>
//    <item> SFDITEM_FIELD__ADC12_Common_CSR_EOC_SLV </item>
//    <item> SFDITEM_FIELD__ADC12_Common_CSR_EOS_SLV </item>
//    <item> SFDITEM_FIELD__ADC12_Common_CSR_OVR_SLV </item>
//    <item> SFDITEM_FIELD__ADC12_Common_CSR_JEOC_SLV </item>
//    <item> SFDITEM_FIELD__ADC12_Common_CSR_JEOS_SLV </item>
//    <item> SFDITEM_FIELD__ADC12_Common_CSR_AWD1_SLV </item>
//    <item> SFDITEM_FIELD__ADC12_Common_CSR_AWD2_SLV </item>
//    <item> SFDITEM_FIELD__ADC12_Common_CSR_AWD3_SLV </item>
//    <item> SFDITEM_FIELD__ADC12_Common_CSR_JQOVF_SLV </item>
//  </rtree>
//  


// -------------------------  Register Item Address: ADC12_Common_CCR  ----------------------------
// SVD Line: 1308

unsigned int ADC12_Common_CCR __AT (0x50040308);



// ----------------------------  Field Item: ADC12_Common_CCR_DUAL  -------------------------------
// SVD Line: 1317

//  <item> SFDITEM_FIELD__ADC12_Common_CCR_DUAL
//    <name> DUAL </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x50040308) Dual ADC mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC12_Common_CCR >> 0) & 0x1F), ((ADC12_Common_CCR = (ADC12_Common_CCR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: ADC12_Common_CCR_DELAY  -------------------------------
// SVD Line: 1323

//  <item> SFDITEM_FIELD__ADC12_Common_CCR_DELAY
//    <name> DELAY </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x50040308) Delay between 2 sampling  phases </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC12_Common_CCR >> 8) & 0xF), ((ADC12_Common_CCR = (ADC12_Common_CCR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: ADC12_Common_CCR_DMACFG  ------------------------------
// SVD Line: 1330

//  <item> SFDITEM_FIELD__ADC12_Common_CCR_DMACFG
//    <name> DMACFG </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x50040308) DMA configuration (for multi-ADC  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) ADC12_Common_CCR ) </loc>
//      <o.13..13> DMACFG
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC12_Common_CCR_MDMA  -------------------------------
// SVD Line: 1337

//  <item> SFDITEM_FIELD__ADC12_Common_CCR_MDMA
//    <name> MDMA </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x50040308) Direct memory access mode for multi ADC  mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC12_Common_CCR >> 14) & 0x3), ((ADC12_Common_CCR = (ADC12_Common_CCR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: ADC12_Common_CCR_CKMODE  ------------------------------
// SVD Line: 1344

//  <item> SFDITEM_FIELD__ADC12_Common_CCR_CKMODE
//    <name> CKMODE </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x50040308) ADC clock mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC12_Common_CCR >> 16) & 0x3), ((ADC12_Common_CCR = (ADC12_Common_CCR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: ADC12_Common_CCR_PRESC  -------------------------------
// SVD Line: 1350

//  <item> SFDITEM_FIELD__ADC12_Common_CCR_PRESC
//    <name> PRESC </name>
//    <rw> 
//    <i> [Bits 21..18] RW (@ 0x50040308) ADC prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC12_Common_CCR >> 18) & 0xF), ((ADC12_Common_CCR = (ADC12_Common_CCR & ~(0xFUL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: ADC12_Common_CCR_VREFEN  ------------------------------
// SVD Line: 1356

//  <item> SFDITEM_FIELD__ADC12_Common_CCR_VREFEN
//    <name> VREFEN </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x50040308) VREFINT enable </i>
//    <check> 
//      <loc> ( (unsigned int) ADC12_Common_CCR ) </loc>
//      <o.22..22> VREFEN
//    </check>
//  </item>
//  


// --------------------------  Field Item: ADC12_Common_CCR_CH17SEL  ------------------------------
// SVD Line: 1362

//  <item> SFDITEM_FIELD__ADC12_Common_CCR_CH17SEL
//    <name> CH17SEL </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x50040308) CH17SEL </i>
//    <check> 
//      <loc> ( (unsigned int) ADC12_Common_CCR ) </loc>
//      <o.23..23> CH17SEL
//    </check>
//  </item>
//  


// --------------------------  Field Item: ADC12_Common_CCR_CH18SEL  ------------------------------
// SVD Line: 1368

//  <item> SFDITEM_FIELD__ADC12_Common_CCR_CH18SEL
//    <name> CH18SEL </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x50040308) CH18SEL </i>
//    <check> 
//      <loc> ( (unsigned int) ADC12_Common_CCR ) </loc>
//      <o.24..24> CH18SEL
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: ADC12_Common_CCR  --------------------------------
// SVD Line: 1308

//  <rtree> SFDITEM_REG__ADC12_Common_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50040308) ADC common control register </i>
//    <loc> ( (unsigned int)((ADC12_Common_CCR >> 0) & 0xFFFFFFFF), ((ADC12_Common_CCR = (ADC12_Common_CCR & ~(0x1FFEF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFEF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC12_Common_CCR_DUAL </item>
//    <item> SFDITEM_FIELD__ADC12_Common_CCR_DELAY </item>
//    <item> SFDITEM_FIELD__ADC12_Common_CCR_DMACFG </item>
//    <item> SFDITEM_FIELD__ADC12_Common_CCR_MDMA </item>
//    <item> SFDITEM_FIELD__ADC12_Common_CCR_CKMODE </item>
//    <item> SFDITEM_FIELD__ADC12_Common_CCR_PRESC </item>
//    <item> SFDITEM_FIELD__ADC12_Common_CCR_VREFEN </item>
//    <item> SFDITEM_FIELD__ADC12_Common_CCR_CH17SEL </item>
//    <item> SFDITEM_FIELD__ADC12_Common_CCR_CH18SEL </item>
//  </rtree>
//  


// -------------------------  Register Item Address: ADC12_Common_CDR  ----------------------------
// SVD Line: 1376

unsigned int ADC12_Common_CDR __AT (0x5004030C);



// -------------------------  Field Item: ADC12_Common_CDR_RDATA_SLV  -----------------------------
// SVD Line: 1386

//  <item> SFDITEM_FIELD__ADC12_Common_CDR_RDATA_SLV
//    <name> RDATA_SLV </name>
//    <r> 
//    <i> [Bits 31..16] RO (@ 0x5004030C) Regular data of the slave  ADC </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC12_Common_CDR >> 16) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: ADC12_Common_CDR_RDATA_MST  -----------------------------
// SVD Line: 1393

//  <item> SFDITEM_FIELD__ADC12_Common_CDR_RDATA_MST
//    <name> RDATA_MST </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x5004030C) Regular data of the master  ADC </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC12_Common_CDR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: ADC12_Common_CDR  --------------------------------
// SVD Line: 1376

//  <rtree> SFDITEM_REG__ADC12_Common_CDR
//    <name> CDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x5004030C) ADC common regular data register for dual  and triple modes </i>
//    <loc> ( (unsigned int)((ADC12_Common_CDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC12_Common_CDR_RDATA_SLV </item>
//    <item> SFDITEM_FIELD__ADC12_Common_CDR_RDATA_MST </item>
//  </rtree>
//  


// ------------------------------  Peripheral View: ADC12_Common  ---------------------------------
// SVD Line: 1145

//  <view> ADC12_Common
//    <name> ADC12_Common </name>
//    <item> SFDITEM_REG__ADC12_Common_CSR </item>
//    <item> SFDITEM_REG__ADC12_Common_CCR </item>
//    <item> SFDITEM_REG__ADC12_Common_CDR </item>
//  </view>
//  


// --------------------------  Register Item Address: COMP_COMP1_CSR  -----------------------------
// SVD Line: 1420

unsigned int COMP_COMP1_CSR __AT (0x40010200);



// ---------------------------  Field Item: COMP_COMP1_CSR_COMP1_EN  ------------------------------
// SVD Line: 1429

//  <item> SFDITEM_FIELD__COMP_COMP1_CSR_COMP1_EN
//    <name> COMP1_EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010200) Comparator 1 enable bit </i>
//    <check> 
//      <loc> ( (unsigned int) COMP_COMP1_CSR ) </loc>
//      <o.0..0> COMP1_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: COMP_COMP1_CSR_COMP1_PWRMODE  ----------------------------
// SVD Line: 1436

//  <item> SFDITEM_FIELD__COMP_COMP1_CSR_COMP1_PWRMODE
//    <name> COMP1_PWRMODE </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40010200) Power Mode of the comparator  1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((COMP_COMP1_CSR >> 2) & 0x3), ((COMP_COMP1_CSR = (COMP_COMP1_CSR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: COMP_COMP1_CSR_COMP1_INMSEL  ----------------------------
// SVD Line: 1444

//  <item> SFDITEM_FIELD__COMP_COMP1_CSR_COMP1_INMSEL
//    <name> COMP1_INMSEL </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40010200) Comparator 1 Input Minus connection  configuration bit </i>
//    <edit> 
//      <loc> ( (unsigned char)((COMP_COMP1_CSR >> 4) & 0x7), ((COMP_COMP1_CSR = (COMP_COMP1_CSR & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: COMP_COMP1_CSR_COMP1_INPSEL  ----------------------------
// SVD Line: 1452

//  <item> SFDITEM_FIELD__COMP_COMP1_CSR_COMP1_INPSEL
//    <name> COMP1_INPSEL </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010200) Comparator1 input plus selection  bit </i>
//    <check> 
//      <loc> ( (unsigned int) COMP_COMP1_CSR ) </loc>
//      <o.7..7> COMP1_INPSEL
//    </check>
//  </item>
//  


// ------------------------  Field Item: COMP_COMP1_CSR_COMP1_POLARITY  ---------------------------
// SVD Line: 1460

//  <item> SFDITEM_FIELD__COMP_COMP1_CSR_COMP1_POLARITY
//    <name> COMP1_POLARITY </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40010200) Comparator 1 polarity selection  bit </i>
//    <check> 
//      <loc> ( (unsigned int) COMP_COMP1_CSR ) </loc>
//      <o.15..15> COMP1_POLARITY
//    </check>
//  </item>
//  


// --------------------------  Field Item: COMP_COMP1_CSR_COMP1_HYST  -----------------------------
// SVD Line: 1468

//  <item> SFDITEM_FIELD__COMP_COMP1_CSR_COMP1_HYST
//    <name> COMP1_HYST </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40010200) Comparator 1 hysteresis selection  bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((COMP_COMP1_CSR >> 16) & 0x3), ((COMP_COMP1_CSR = (COMP_COMP1_CSR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: COMP_COMP1_CSR_COMP1_BLANKING  ---------------------------
// SVD Line: 1476

//  <item> SFDITEM_FIELD__COMP_COMP1_CSR_COMP1_BLANKING
//    <name> COMP1_BLANKING </name>
//    <rw> 
//    <i> [Bits 20..18] RW (@ 0x40010200) Comparator 1 blanking source selection  bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((COMP_COMP1_CSR >> 18) & 0x7), ((COMP_COMP1_CSR = (COMP_COMP1_CSR & ~(0x7UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: COMP_COMP1_CSR_COMP1_BRGEN  -----------------------------
// SVD Line: 1484

//  <item> SFDITEM_FIELD__COMP_COMP1_CSR_COMP1_BRGEN
//    <name> COMP1_BRGEN </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40010200) Scaler bridge enable </i>
//    <check> 
//      <loc> ( (unsigned int) COMP_COMP1_CSR ) </loc>
//      <o.22..22> COMP1_BRGEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: COMP_COMP1_CSR_COMP1_SCALEN  ----------------------------
// SVD Line: 1491

//  <item> SFDITEM_FIELD__COMP_COMP1_CSR_COMP1_SCALEN
//    <name> COMP1_SCALEN </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40010200) Voltage scaler enable bit </i>
//    <check> 
//      <loc> ( (unsigned int) COMP_COMP1_CSR ) </loc>
//      <o.23..23> COMP1_SCALEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: COMP_COMP1_CSR_COMP1_VALUE  -----------------------------
// SVD Line: 1498

//  <item> SFDITEM_FIELD__COMP_COMP1_CSR_COMP1_VALUE
//    <name> COMP1_VALUE </name>
//    <r> 
//    <i> [Bit 30] RO (@ 0x40010200) Comparator 1 output status  bit </i>
//    <check> 
//      <loc> ( (unsigned int) COMP_COMP1_CSR ) </loc>
//      <o.30..30> COMP1_VALUE
//    </check>
//  </item>
//  


// --------------------------  Field Item: COMP_COMP1_CSR_COMP1_LOCK  -----------------------------
// SVD Line: 1506

//  <item> SFDITEM_FIELD__COMP_COMP1_CSR_COMP1_LOCK
//    <name> COMP1_LOCK </name>
//    <w> 
//    <i> [Bit 31] WO (@ 0x40010200) COMP1_CSR register lock  bit </i>
//    <check> 
//      <loc> ( (unsigned int) COMP_COMP1_CSR ) </loc>
//      <o.31..31> COMP1_LOCK
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: COMP_COMP1_CSR  ---------------------------------
// SVD Line: 1420

//  <rtree> SFDITEM_REG__COMP_COMP1_CSR
//    <name> COMP1_CSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010200) Comparator 1 control and status  register </i>
//    <loc> ( (unsigned int)((COMP_COMP1_CSR >> 0) & 0xFFFFFFFF), ((COMP_COMP1_CSR = (COMP_COMP1_CSR & ~(0x80DF80FDUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x80DF80FD) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__COMP_COMP1_CSR_COMP1_EN </item>
//    <item> SFDITEM_FIELD__COMP_COMP1_CSR_COMP1_PWRMODE </item>
//    <item> SFDITEM_FIELD__COMP_COMP1_CSR_COMP1_INMSEL </item>
//    <item> SFDITEM_FIELD__COMP_COMP1_CSR_COMP1_INPSEL </item>
//    <item> SFDITEM_FIELD__COMP_COMP1_CSR_COMP1_POLARITY </item>
//    <item> SFDITEM_FIELD__COMP_COMP1_CSR_COMP1_HYST </item>
//    <item> SFDITEM_FIELD__COMP_COMP1_CSR_COMP1_BLANKING </item>
//    <item> SFDITEM_FIELD__COMP_COMP1_CSR_COMP1_BRGEN </item>
//    <item> SFDITEM_FIELD__COMP_COMP1_CSR_COMP1_SCALEN </item>
//    <item> SFDITEM_FIELD__COMP_COMP1_CSR_COMP1_VALUE </item>
//    <item> SFDITEM_FIELD__COMP_COMP1_CSR_COMP1_LOCK </item>
//  </rtree>
//  


// --------------------------  Register Item Address: COMP_COMP2_CSR  -----------------------------
// SVD Line: 1516

unsigned int COMP_COMP2_CSR __AT (0x40010204);



// ---------------------------  Field Item: COMP_COMP2_CSR_COMP2_EN  ------------------------------
// SVD Line: 1525

//  <item> SFDITEM_FIELD__COMP_COMP2_CSR_COMP2_EN
//    <name> COMP2_EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010204) Comparator 2 enable bit </i>
//    <check> 
//      <loc> ( (unsigned int) COMP_COMP2_CSR ) </loc>
//      <o.0..0> COMP2_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: COMP_COMP2_CSR_COMP2_PWRMODE  ----------------------------
// SVD Line: 1532

//  <item> SFDITEM_FIELD__COMP_COMP2_CSR_COMP2_PWRMODE
//    <name> COMP2_PWRMODE </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40010204) Power Mode of the comparator  2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((COMP_COMP2_CSR >> 2) & 0x3), ((COMP_COMP2_CSR = (COMP_COMP2_CSR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: COMP_COMP2_CSR_COMP2_INMSEL  ----------------------------
// SVD Line: 1540

//  <item> SFDITEM_FIELD__COMP_COMP2_CSR_COMP2_INMSEL
//    <name> COMP2_INMSEL </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40010204) Comparator 2 Input Minus connection  configuration bit </i>
//    <edit> 
//      <loc> ( (unsigned char)((COMP_COMP2_CSR >> 4) & 0x7), ((COMP_COMP2_CSR = (COMP_COMP2_CSR & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: COMP_COMP2_CSR_COMP2_INPSEL  ----------------------------
// SVD Line: 1548

//  <item> SFDITEM_FIELD__COMP_COMP2_CSR_COMP2_INPSEL
//    <name> COMP2_INPSEL </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010204) Comparator 2 Input Plus connection  configuration bit </i>
//    <check> 
//      <loc> ( (unsigned int) COMP_COMP2_CSR ) </loc>
//      <o.7..7> COMP2_INPSEL
//    </check>
//  </item>
//  


// ------------------------  Field Item: COMP_COMP2_CSR_COMP2_WINMODE  ----------------------------
// SVD Line: 1556

//  <item> SFDITEM_FIELD__COMP_COMP2_CSR_COMP2_WINMODE
//    <name> COMP2_WINMODE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40010204) Windows mode selection bit </i>
//    <check> 
//      <loc> ( (unsigned int) COMP_COMP2_CSR ) </loc>
//      <o.9..9> COMP2_WINMODE
//    </check>
//  </item>
//  


// ------------------------  Field Item: COMP_COMP2_CSR_COMP2_POLARITY  ---------------------------
// SVD Line: 1563

//  <item> SFDITEM_FIELD__COMP_COMP2_CSR_COMP2_POLARITY
//    <name> COMP2_POLARITY </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40010204) Comparator 2 polarity selection  bit </i>
//    <check> 
//      <loc> ( (unsigned int) COMP_COMP2_CSR ) </loc>
//      <o.15..15> COMP2_POLARITY
//    </check>
//  </item>
//  


// --------------------------  Field Item: COMP_COMP2_CSR_COMP2_HYST  -----------------------------
// SVD Line: 1571

//  <item> SFDITEM_FIELD__COMP_COMP2_CSR_COMP2_HYST
//    <name> COMP2_HYST </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40010204) Comparator 2 hysteresis selection  bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((COMP_COMP2_CSR >> 16) & 0x3), ((COMP_COMP2_CSR = (COMP_COMP2_CSR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: COMP_COMP2_CSR_COMP2_BLANKING  ---------------------------
// SVD Line: 1579

//  <item> SFDITEM_FIELD__COMP_COMP2_CSR_COMP2_BLANKING
//    <name> COMP2_BLANKING </name>
//    <rw> 
//    <i> [Bits 20..18] RW (@ 0x40010204) Comparator 2 blanking source selection  bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((COMP_COMP2_CSR >> 18) & 0x7), ((COMP_COMP2_CSR = (COMP_COMP2_CSR & ~(0x7UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: COMP_COMP2_CSR_COMP2_BRGEN  -----------------------------
// SVD Line: 1587

//  <item> SFDITEM_FIELD__COMP_COMP2_CSR_COMP2_BRGEN
//    <name> COMP2_BRGEN </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40010204) Scaler bridge enable </i>
//    <check> 
//      <loc> ( (unsigned int) COMP_COMP2_CSR ) </loc>
//      <o.22..22> COMP2_BRGEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: COMP_COMP2_CSR_COMP2_SCALEN  ----------------------------
// SVD Line: 1594

//  <item> SFDITEM_FIELD__COMP_COMP2_CSR_COMP2_SCALEN
//    <name> COMP2_SCALEN </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40010204) Voltage scaler enable bit </i>
//    <check> 
//      <loc> ( (unsigned int) COMP_COMP2_CSR ) </loc>
//      <o.23..23> COMP2_SCALEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: COMP_COMP2_CSR_COMP2_VALUE  -----------------------------
// SVD Line: 1601

//  <item> SFDITEM_FIELD__COMP_COMP2_CSR_COMP2_VALUE
//    <name> COMP2_VALUE </name>
//    <r> 
//    <i> [Bit 30] RO (@ 0x40010204) Comparator 2 output status  bit </i>
//    <check> 
//      <loc> ( (unsigned int) COMP_COMP2_CSR ) </loc>
//      <o.30..30> COMP2_VALUE
//    </check>
//  </item>
//  


// --------------------------  Field Item: COMP_COMP2_CSR_COMP2_LOCK  -----------------------------
// SVD Line: 1609

//  <item> SFDITEM_FIELD__COMP_COMP2_CSR_COMP2_LOCK
//    <name> COMP2_LOCK </name>
//    <w> 
//    <i> [Bit 31] WO (@ 0x40010204) COMP2_CSR register lock  bit </i>
//    <check> 
//      <loc> ( (unsigned int) COMP_COMP2_CSR ) </loc>
//      <o.31..31> COMP2_LOCK
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: COMP_COMP2_CSR  ---------------------------------
// SVD Line: 1516

//  <rtree> SFDITEM_REG__COMP_COMP2_CSR
//    <name> COMP2_CSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010204) Comparator 2 control and status  register </i>
//    <loc> ( (unsigned int)((COMP_COMP2_CSR >> 0) & 0xFFFFFFFF), ((COMP_COMP2_CSR = (COMP_COMP2_CSR & ~(0x80DF82FDUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x80DF82FD) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__COMP_COMP2_CSR_COMP2_EN </item>
//    <item> SFDITEM_FIELD__COMP_COMP2_CSR_COMP2_PWRMODE </item>
//    <item> SFDITEM_FIELD__COMP_COMP2_CSR_COMP2_INMSEL </item>
//    <item> SFDITEM_FIELD__COMP_COMP2_CSR_COMP2_INPSEL </item>
//    <item> SFDITEM_FIELD__COMP_COMP2_CSR_COMP2_WINMODE </item>
//    <item> SFDITEM_FIELD__COMP_COMP2_CSR_COMP2_POLARITY </item>
//    <item> SFDITEM_FIELD__COMP_COMP2_CSR_COMP2_HYST </item>
//    <item> SFDITEM_FIELD__COMP_COMP2_CSR_COMP2_BLANKING </item>
//    <item> SFDITEM_FIELD__COMP_COMP2_CSR_COMP2_BRGEN </item>
//    <item> SFDITEM_FIELD__COMP_COMP2_CSR_COMP2_SCALEN </item>
//    <item> SFDITEM_FIELD__COMP_COMP2_CSR_COMP2_VALUE </item>
//    <item> SFDITEM_FIELD__COMP_COMP2_CSR_COMP2_LOCK </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: COMP  -------------------------------------
// SVD Line: 1404

//  <view> COMP
//    <name> COMP </name>
//    <item> SFDITEM_REG__COMP_COMP1_CSR </item>
//    <item> SFDITEM_REG__COMP_COMP2_CSR </item>
//  </view>
//  


// ------------------------------  Register Item Address: CRC_DR  ---------------------------------
// SVD Line: 1633

unsigned int CRC_DR __AT (0x40023000);



// ----------------------------------  Field Item: CRC_DR_DR  -------------------------------------
// SVD Line: 1642

//  <item> SFDITEM_FIELD__CRC_DR_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023000) Data register bits </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRC_DR >> 0) & 0xFFFFFFFF), ((CRC_DR = (CRC_DR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: CRC_DR  -------------------------------------
// SVD Line: 1633

//  <rtree> SFDITEM_REG__CRC_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023000) Data register </i>
//    <loc> ( (unsigned int)((CRC_DR >> 0) & 0xFFFFFFFF), ((CRC_DR = (CRC_DR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC_DR_DR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: CRC_IDR  ---------------------------------
// SVD Line: 1650

unsigned int CRC_IDR __AT (0x40023004);



// ---------------------------------  Field Item: CRC_IDR_IDR  ------------------------------------
// SVD Line: 1659

//  <item> SFDITEM_FIELD__CRC_IDR_IDR
//    <name> IDR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40023004) General-purpose 8-bit data register  bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((CRC_IDR >> 0) & 0xFF), ((CRC_IDR = (CRC_IDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: CRC_IDR  ------------------------------------
// SVD Line: 1650

//  <rtree> SFDITEM_REG__CRC_IDR
//    <name> IDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023004) Independent data register </i>
//    <loc> ( (unsigned int)((CRC_IDR >> 0) & 0xFFFFFFFF), ((CRC_IDR = (CRC_IDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC_IDR_IDR </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: CRC_CR  ---------------------------------
// SVD Line: 1668

unsigned int CRC_CR __AT (0x40023008);



// -------------------------------  Field Item: CRC_CR_REV_OUT  -----------------------------------
// SVD Line: 1676

//  <item> SFDITEM_FIELD__CRC_CR_REV_OUT
//    <name> REV_OUT </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40023008) Reverse output data </i>
//    <check> 
//      <loc> ( (unsigned int) CRC_CR ) </loc>
//      <o.7..7> REV_OUT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: CRC_CR_REV_IN  -----------------------------------
// SVD Line: 1683

//  <item> SFDITEM_FIELD__CRC_CR_REV_IN
//    <name> REV_IN </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x40023008) Reverse input data </i>
//    <edit> 
//      <loc> ( (unsigned char)((CRC_CR >> 5) & 0x3), ((CRC_CR = (CRC_CR & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: CRC_CR_POLYSIZE  ----------------------------------
// SVD Line: 1690

//  <item> SFDITEM_FIELD__CRC_CR_POLYSIZE
//    <name> POLYSIZE </name>
//    <rw> 
//    <i> [Bits 4..3] RW (@ 0x40023008) Polynomial size </i>
//    <edit> 
//      <loc> ( (unsigned char)((CRC_CR >> 3) & 0x3), ((CRC_CR = (CRC_CR & ~(0x3UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: CRC_CR_RESET  ------------------------------------
// SVD Line: 1697

//  <item> SFDITEM_FIELD__CRC_CR_RESET
//    <name> RESET </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40023008) RESET bit </i>
//    <check> 
//      <loc> ( (unsigned int) CRC_CR ) </loc>
//      <o.0..0> RESET
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: CRC_CR  -------------------------------------
// SVD Line: 1668

//  <rtree> SFDITEM_REG__CRC_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023008) Control register </i>
//    <loc> ( (unsigned int)((CRC_CR >> 0) & 0xFFFFFFFF), ((CRC_CR = (CRC_CR & ~(0xF9UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF9) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC_CR_REV_OUT </item>
//    <item> SFDITEM_FIELD__CRC_CR_REV_IN </item>
//    <item> SFDITEM_FIELD__CRC_CR_POLYSIZE </item>
//    <item> SFDITEM_FIELD__CRC_CR_RESET </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: CRC_INIT  --------------------------------
// SVD Line: 1706

unsigned int CRC_INIT __AT (0x40023010);



// ------------------------------  Field Item: CRC_INIT_CRC_INIT  ---------------------------------
// SVD Line: 1715

//  <item> SFDITEM_FIELD__CRC_INIT_CRC_INIT
//    <name> CRC_INIT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023010) Programmable initial CRC  value </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRC_INIT >> 0) & 0xFFFFFFFF), ((CRC_INIT = (CRC_INIT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: CRC_INIT  ------------------------------------
// SVD Line: 1706

//  <rtree> SFDITEM_REG__CRC_INIT
//    <name> INIT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023010) Initial CRC value </i>
//    <loc> ( (unsigned int)((CRC_INIT >> 0) & 0xFFFFFFFF), ((CRC_INIT = (CRC_INIT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC_INIT_CRC_INIT </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: CRC_POL  ---------------------------------
// SVD Line: 1724

unsigned int CRC_POL __AT (0x40023014);



// -----------------------  Field Item: CRC_POL_Polynomialcoefficients  ---------------------------
// SVD Line: 1733

//  <item> SFDITEM_FIELD__CRC_POL_Polynomialcoefficients
//    <name> Polynomialcoefficients </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023014) Programmable polynomial </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRC_POL >> 0) & 0xFFFFFFFF), ((CRC_POL = (CRC_POL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: CRC_POL  ------------------------------------
// SVD Line: 1724

//  <rtree> SFDITEM_REG__CRC_POL
//    <name> POL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023014) polynomial </i>
//    <loc> ( (unsigned int)((CRC_POL >> 0) & 0xFFFFFFFF), ((CRC_POL = (CRC_POL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC_POL_Polynomialcoefficients </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: CRC  --------------------------------------
// SVD Line: 1621

//  <view> CRC
//    <name> CRC </name>
//    <item> SFDITEM_REG__CRC_DR </item>
//    <item> SFDITEM_REG__CRC_IDR </item>
//    <item> SFDITEM_REG__CRC_CR </item>
//    <item> SFDITEM_REG__CRC_INIT </item>
//    <item> SFDITEM_REG__CRC_POL </item>
//  </view>
//  


// ------------------------------  Register Item Address: CRS_CR  ---------------------------------
// SVD Line: 1759

unsigned int CRS_CR __AT (0x40006000);



// ---------------------------------  Field Item: CRS_CR_TRIM  ------------------------------------
// SVD Line: 1768

//  <item> SFDITEM_FIELD__CRS_CR_TRIM
//    <name> TRIM </name>
//    <rw> 
//    <i> [Bits 13..8] RW (@ 0x40006000) HSI48 oscillator smooth  trimming </i>
//    <edit> 
//      <loc> ( (unsigned char)((CRS_CR >> 8) & 0x3F), ((CRS_CR = (CRS_CR & ~(0x3FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: CRS_CR_SWSYNC  -----------------------------------
// SVD Line: 1775

//  <item> SFDITEM_FIELD__CRS_CR_SWSYNC
//    <name> SWSYNC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40006000) Generate software SYNC  event </i>
//    <check> 
//      <loc> ( (unsigned int) CRS_CR ) </loc>
//      <o.7..7> SWSYNC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: CRS_CR_AUTOTRIMEN  ---------------------------------
// SVD Line: 1782

//  <item> SFDITEM_FIELD__CRS_CR_AUTOTRIMEN
//    <name> AUTOTRIMEN </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40006000) Automatic trimming enable </i>
//    <check> 
//      <loc> ( (unsigned int) CRS_CR ) </loc>
//      <o.6..6> AUTOTRIMEN
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: CRS_CR_CEN  -------------------------------------
// SVD Line: 1788

//  <item> SFDITEM_FIELD__CRS_CR_CEN
//    <name> CEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40006000) Frequency error counter  enable </i>
//    <check> 
//      <loc> ( (unsigned int) CRS_CR ) </loc>
//      <o.5..5> CEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: CRS_CR_ESYNCIE  -----------------------------------
// SVD Line: 1795

//  <item> SFDITEM_FIELD__CRS_CR_ESYNCIE
//    <name> ESYNCIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40006000) Expected SYNC interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) CRS_CR ) </loc>
//      <o.3..3> ESYNCIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: CRS_CR_ERRIE  ------------------------------------
// SVD Line: 1802

//  <item> SFDITEM_FIELD__CRS_CR_ERRIE
//    <name> ERRIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40006000) Synchronization or trimming error  interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) CRS_CR ) </loc>
//      <o.2..2> ERRIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: CRS_CR_SYNCWARNIE  ---------------------------------
// SVD Line: 1809

//  <item> SFDITEM_FIELD__CRS_CR_SYNCWARNIE
//    <name> SYNCWARNIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40006000) SYNC warning interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) CRS_CR ) </loc>
//      <o.1..1> SYNCWARNIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: CRS_CR_SYNCOKIE  ----------------------------------
// SVD Line: 1816

//  <item> SFDITEM_FIELD__CRS_CR_SYNCOKIE
//    <name> SYNCOKIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40006000) SYNC event OK interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) CRS_CR ) </loc>
//      <o.0..0> SYNCOKIE
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: CRS_CR  -------------------------------------
// SVD Line: 1759

//  <rtree> SFDITEM_REG__CRS_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006000) control register </i>
//    <loc> ( (unsigned int)((CRS_CR >> 0) & 0xFFFFFFFF), ((CRS_CR = (CRS_CR & ~(0x3FEFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FEF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRS_CR_TRIM </item>
//    <item> SFDITEM_FIELD__CRS_CR_SWSYNC </item>
//    <item> SFDITEM_FIELD__CRS_CR_AUTOTRIMEN </item>
//    <item> SFDITEM_FIELD__CRS_CR_CEN </item>
//    <item> SFDITEM_FIELD__CRS_CR_ESYNCIE </item>
//    <item> SFDITEM_FIELD__CRS_CR_ERRIE </item>
//    <item> SFDITEM_FIELD__CRS_CR_SYNCWARNIE </item>
//    <item> SFDITEM_FIELD__CRS_CR_SYNCOKIE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: CRS_CFGR  --------------------------------
// SVD Line: 1825

unsigned int CRS_CFGR __AT (0x40006004);



// ------------------------------  Field Item: CRS_CFGR_SYNCPOL  ----------------------------------
// SVD Line: 1834

//  <item> SFDITEM_FIELD__CRS_CFGR_SYNCPOL
//    <name> SYNCPOL </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40006004) SYNC polarity selection </i>
//    <check> 
//      <loc> ( (unsigned int) CRS_CFGR ) </loc>
//      <o.31..31> SYNCPOL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: CRS_CFGR_SYNCSRC  ----------------------------------
// SVD Line: 1840

//  <item> SFDITEM_FIELD__CRS_CFGR_SYNCSRC
//    <name> SYNCSRC </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40006004) SYNC signal source  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((CRS_CFGR >> 28) & 0x3), ((CRS_CFGR = (CRS_CFGR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: CRS_CFGR_SYNCDIV  ----------------------------------
// SVD Line: 1847

//  <item> SFDITEM_FIELD__CRS_CFGR_SYNCDIV
//    <name> SYNCDIV </name>
//    <rw> 
//    <i> [Bits 26..24] RW (@ 0x40006004) SYNC divider </i>
//    <edit> 
//      <loc> ( (unsigned char)((CRS_CFGR >> 24) & 0x7), ((CRS_CFGR = (CRS_CFGR & ~(0x7UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: CRS_CFGR_FELIM  -----------------------------------
// SVD Line: 1853

//  <item> SFDITEM_FIELD__CRS_CFGR_FELIM
//    <name> FELIM </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40006004) Frequency error limit </i>
//    <edit> 
//      <loc> ( (unsigned char)((CRS_CFGR >> 16) & 0xFF), ((CRS_CFGR = (CRS_CFGR & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: CRS_CFGR_RELOAD  ----------------------------------
// SVD Line: 1859

//  <item> SFDITEM_FIELD__CRS_CFGR_RELOAD
//    <name> RELOAD </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40006004) Counter reload value </i>
//    <edit> 
//      <loc> ( (unsigned short)((CRS_CFGR >> 0) & 0xFFFF), ((CRS_CFGR = (CRS_CFGR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: CRS_CFGR  ------------------------------------
// SVD Line: 1825

//  <rtree> SFDITEM_REG__CRS_CFGR
//    <name> CFGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006004) configuration register </i>
//    <loc> ( (unsigned int)((CRS_CFGR >> 0) & 0xFFFFFFFF), ((CRS_CFGR = (CRS_CFGR & ~(0xB7FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xB7FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRS_CFGR_SYNCPOL </item>
//    <item> SFDITEM_FIELD__CRS_CFGR_SYNCSRC </item>
//    <item> SFDITEM_FIELD__CRS_CFGR_SYNCDIV </item>
//    <item> SFDITEM_FIELD__CRS_CFGR_FELIM </item>
//    <item> SFDITEM_FIELD__CRS_CFGR_RELOAD </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: CRS_ISR  ---------------------------------
// SVD Line: 1867

unsigned int CRS_ISR __AT (0x40006008);



// --------------------------------  Field Item: CRS_ISR_FECAP  -----------------------------------
// SVD Line: 1876

//  <item> SFDITEM_FIELD__CRS_ISR_FECAP
//    <name> FECAP </name>
//    <r> 
//    <i> [Bits 31..16] RO (@ 0x40006008) Frequency error capture </i>
//    <edit> 
//      <loc> ( (unsigned short)((CRS_ISR >> 16) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: CRS_ISR_FEDIR  -----------------------------------
// SVD Line: 1882

//  <item> SFDITEM_FIELD__CRS_ISR_FEDIR
//    <name> FEDIR </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x40006008) Frequency error direction </i>
//    <check> 
//      <loc> ( (unsigned int) CRS_ISR ) </loc>
//      <o.15..15> FEDIR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: CRS_ISR_TRIMOVF  ----------------------------------
// SVD Line: 1888

//  <item> SFDITEM_FIELD__CRS_ISR_TRIMOVF
//    <name> TRIMOVF </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40006008) Trimming overflow or  underflow </i>
//    <check> 
//      <loc> ( (unsigned int) CRS_ISR ) </loc>
//      <o.10..10> TRIMOVF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: CRS_ISR_SYNCMISS  ----------------------------------
// SVD Line: 1895

//  <item> SFDITEM_FIELD__CRS_ISR_SYNCMISS
//    <name> SYNCMISS </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40006008) SYNC missed </i>
//    <check> 
//      <loc> ( (unsigned int) CRS_ISR ) </loc>
//      <o.9..9> SYNCMISS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: CRS_ISR_SYNCERR  ----------------------------------
// SVD Line: 1901

//  <item> SFDITEM_FIELD__CRS_ISR_SYNCERR
//    <name> SYNCERR </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40006008) SYNC error </i>
//    <check> 
//      <loc> ( (unsigned int) CRS_ISR ) </loc>
//      <o.8..8> SYNCERR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: CRS_ISR_ESYNCF  -----------------------------------
// SVD Line: 1907

//  <item> SFDITEM_FIELD__CRS_ISR_ESYNCF
//    <name> ESYNCF </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40006008) Expected SYNC flag </i>
//    <check> 
//      <loc> ( (unsigned int) CRS_ISR ) </loc>
//      <o.3..3> ESYNCF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: CRS_ISR_ERRF  ------------------------------------
// SVD Line: 1913

//  <item> SFDITEM_FIELD__CRS_ISR_ERRF
//    <name> ERRF </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40006008) Error flag </i>
//    <check> 
//      <loc> ( (unsigned int) CRS_ISR ) </loc>
//      <o.2..2> ERRF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: CRS_ISR_SYNCWARNF  ---------------------------------
// SVD Line: 1919

//  <item> SFDITEM_FIELD__CRS_ISR_SYNCWARNF
//    <name> SYNCWARNF </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40006008) SYNC warning flag </i>
//    <check> 
//      <loc> ( (unsigned int) CRS_ISR ) </loc>
//      <o.1..1> SYNCWARNF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: CRS_ISR_SYNCOKF  ----------------------------------
// SVD Line: 1925

//  <item> SFDITEM_FIELD__CRS_ISR_SYNCOKF
//    <name> SYNCOKF </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40006008) SYNC event OK flag </i>
//    <check> 
//      <loc> ( (unsigned int) CRS_ISR ) </loc>
//      <o.0..0> SYNCOKF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: CRS_ISR  ------------------------------------
// SVD Line: 1867

//  <rtree> SFDITEM_REG__CRS_ISR
//    <name> ISR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40006008) interrupt and status register </i>
//    <loc> ( (unsigned int)((CRS_ISR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__CRS_ISR_FECAP </item>
//    <item> SFDITEM_FIELD__CRS_ISR_FEDIR </item>
//    <item> SFDITEM_FIELD__CRS_ISR_TRIMOVF </item>
//    <item> SFDITEM_FIELD__CRS_ISR_SYNCMISS </item>
//    <item> SFDITEM_FIELD__CRS_ISR_SYNCERR </item>
//    <item> SFDITEM_FIELD__CRS_ISR_ESYNCF </item>
//    <item> SFDITEM_FIELD__CRS_ISR_ERRF </item>
//    <item> SFDITEM_FIELD__CRS_ISR_SYNCWARNF </item>
//    <item> SFDITEM_FIELD__CRS_ISR_SYNCOKF </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: CRS_ICR  ---------------------------------
// SVD Line: 1933

unsigned int CRS_ICR __AT (0x4000600C);



// -------------------------------  Field Item: CRS_ICR_ESYNCC  -----------------------------------
// SVD Line: 1942

//  <item> SFDITEM_FIELD__CRS_ICR_ESYNCC
//    <name> ESYNCC </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000600C) Expected SYNC clear flag </i>
//    <check> 
//      <loc> ( (unsigned int) CRS_ICR ) </loc>
//      <o.3..3> ESYNCC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: CRS_ICR_ERRC  ------------------------------------
// SVD Line: 1948

//  <item> SFDITEM_FIELD__CRS_ICR_ERRC
//    <name> ERRC </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000600C) Error clear flag </i>
//    <check> 
//      <loc> ( (unsigned int) CRS_ICR ) </loc>
//      <o.2..2> ERRC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: CRS_ICR_SYNCWARNC  ---------------------------------
// SVD Line: 1954

//  <item> SFDITEM_FIELD__CRS_ICR_SYNCWARNC
//    <name> SYNCWARNC </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000600C) SYNC warning clear flag </i>
//    <check> 
//      <loc> ( (unsigned int) CRS_ICR ) </loc>
//      <o.1..1> SYNCWARNC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: CRS_ICR_SYNCOKC  ----------------------------------
// SVD Line: 1960

//  <item> SFDITEM_FIELD__CRS_ICR_SYNCOKC
//    <name> SYNCOKC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000600C) SYNC event OK clear flag </i>
//    <check> 
//      <loc> ( (unsigned int) CRS_ICR ) </loc>
//      <o.0..0> SYNCOKC
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: CRS_ICR  ------------------------------------
// SVD Line: 1933

//  <rtree> SFDITEM_REG__CRS_ICR
//    <name> ICR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000600C) interrupt flag clear register </i>
//    <loc> ( (unsigned int)((CRS_ICR >> 0) & 0xFFFFFFFF), ((CRS_ICR = (CRS_ICR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRS_ICR_ESYNCC </item>
//    <item> SFDITEM_FIELD__CRS_ICR_ERRC </item>
//    <item> SFDITEM_FIELD__CRS_ICR_SYNCWARNC </item>
//    <item> SFDITEM_FIELD__CRS_ICR_SYNCOKC </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: CRS  --------------------------------------
// SVD Line: 1743

//  <view> CRS
//    <name> CRS </name>
//    <item> SFDITEM_REG__CRS_CR </item>
//    <item> SFDITEM_REG__CRS_CFGR </item>
//    <item> SFDITEM_REG__CRS_ISR </item>
//    <item> SFDITEM_REG__CRS_ICR </item>
//  </view>
//  


// --------------------------  Register Item Address: DBGMCU_IDCODE  ------------------------------
// SVD Line: 1981

unsigned int DBGMCU_IDCODE __AT (0xE0042000);



// ----------------------------  Field Item: DBGMCU_IDCODE_DEV_ID  --------------------------------
// SVD Line: 1990

//  <item> SFDITEM_FIELD__DBGMCU_IDCODE_DEV_ID
//    <name> DEV_ID </name>
//    <r> 
//    <i> [Bits 11..0] RO (@ 0xE0042000) Device identifier </i>
//    <edit> 
//      <loc> ( (unsigned short)((DBGMCU_IDCODE >> 0) & 0xFFF) ) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: DBGMCU_IDCODE_REV_ID  --------------------------------
// SVD Line: 1996

//  <item> SFDITEM_FIELD__DBGMCU_IDCODE_REV_ID
//    <name> REV_ID </name>
//    <r> 
//    <i> [Bits 31..16] RO (@ 0xE0042000) Revision identifie </i>
//    <edit> 
//      <loc> ( (unsigned short)((DBGMCU_IDCODE >> 16) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: DBGMCU_IDCODE  ---------------------------------
// SVD Line: 1981

//  <rtree> SFDITEM_REG__DBGMCU_IDCODE
//    <name> IDCODE </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0xE0042000) DBGMCU_IDCODE </i>
//    <loc> ( (unsigned int)((DBGMCU_IDCODE >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__DBGMCU_IDCODE_DEV_ID </item>
//    <item> SFDITEM_FIELD__DBGMCU_IDCODE_REV_ID </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DBGMCU_CR  --------------------------------
// SVD Line: 2004

unsigned int DBGMCU_CR __AT (0xE0042004);



// -----------------------------  Field Item: DBGMCU_CR_DBG_SLEEP  --------------------------------
// SVD Line: 2014

//  <item> SFDITEM_FIELD__DBGMCU_CR_DBG_SLEEP
//    <name> DBG_SLEEP </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0xE0042004) Debug Sleep mode </i>
//    <check> 
//      <loc> ( (unsigned int) DBGMCU_CR ) </loc>
//      <o.0..0> DBG_SLEEP
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DBGMCU_CR_DBG_STOP  ---------------------------------
// SVD Line: 2020

//  <item> SFDITEM_FIELD__DBGMCU_CR_DBG_STOP
//    <name> DBG_STOP </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0xE0042004) Debug Stop mode </i>
//    <check> 
//      <loc> ( (unsigned int) DBGMCU_CR ) </loc>
//      <o.1..1> DBG_STOP
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DBGMCU_CR_DBG_STANDBY  -------------------------------
// SVD Line: 2026

//  <item> SFDITEM_FIELD__DBGMCU_CR_DBG_STANDBY
//    <name> DBG_STANDBY </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0xE0042004) Debug Standby mode </i>
//    <check> 
//      <loc> ( (unsigned int) DBGMCU_CR ) </loc>
//      <o.2..2> DBG_STANDBY
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DBGMCU_CR_TRACE_IOEN  --------------------------------
// SVD Line: 2032

//  <item> SFDITEM_FIELD__DBGMCU_CR_TRACE_IOEN
//    <name> TRACE_IOEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0xE0042004) Trace pin assignment  control </i>
//    <check> 
//      <loc> ( (unsigned int) DBGMCU_CR ) </loc>
//      <o.5..5> TRACE_IOEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DBGMCU_CR_TRACE_MODE  --------------------------------
// SVD Line: 2039

//  <item> SFDITEM_FIELD__DBGMCU_CR_TRACE_MODE
//    <name> TRACE_MODE </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0xE0042004) Trace pin assignment  control </i>
//    <edit> 
//      <loc> ( (unsigned char)((DBGMCU_CR >> 6) & 0x3), ((DBGMCU_CR = (DBGMCU_CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: DBGMCU_CR  -----------------------------------
// SVD Line: 2004

//  <rtree> SFDITEM_REG__DBGMCU_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE0042004) Debug MCU configuration  register </i>
//    <loc> ( (unsigned int)((DBGMCU_CR >> 0) & 0xFFFFFFFF), ((DBGMCU_CR = (DBGMCU_CR & ~(0xE7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xE7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DBGMCU_CR_DBG_SLEEP </item>
//    <item> SFDITEM_FIELD__DBGMCU_CR_DBG_STOP </item>
//    <item> SFDITEM_FIELD__DBGMCU_CR_DBG_STANDBY </item>
//    <item> SFDITEM_FIELD__DBGMCU_CR_TRACE_IOEN </item>
//    <item> SFDITEM_FIELD__DBGMCU_CR_TRACE_MODE </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DBGMCU_APB1FZR1  -----------------------------
// SVD Line: 2048

unsigned int DBGMCU_APB1FZR1 __AT (0xE0042008);



// ------------------------  Field Item: DBGMCU_APB1FZR1_DBG_TIM2_STOP  ---------------------------
// SVD Line: 2058

//  <item> SFDITEM_FIELD__DBGMCU_APB1FZR1_DBG_TIM2_STOP
//    <name> DBG_TIM2_STOP </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0xE0042008) TIM2 counter stopped when core is  halted </i>
//    <check> 
//      <loc> ( (unsigned int) DBGMCU_APB1FZR1 ) </loc>
//      <o.0..0> DBG_TIM2_STOP
//    </check>
//  </item>
//  


// ------------------------  Field Item: DBGMCU_APB1FZR1_DBG_TIM6_STOP  ---------------------------
// SVD Line: 2065

//  <item> SFDITEM_FIELD__DBGMCU_APB1FZR1_DBG_TIM6_STOP
//    <name> DBG_TIM6_STOP </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0xE0042008) TIM6 counter stopped when core is  halted </i>
//    <check> 
//      <loc> ( (unsigned int) DBGMCU_APB1FZR1 ) </loc>
//      <o.4..4> DBG_TIM6_STOP
//    </check>
//  </item>
//  


// ------------------------  Field Item: DBGMCU_APB1FZR1_DBG_TIM7_STOP  ---------------------------
// SVD Line: 2072

//  <item> SFDITEM_FIELD__DBGMCU_APB1FZR1_DBG_TIM7_STOP
//    <name> DBG_TIM7_STOP </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0xE0042008) TIM7 counter stopped when core is  halted </i>
//    <check> 
//      <loc> ( (unsigned int) DBGMCU_APB1FZR1 ) </loc>
//      <o.5..5> DBG_TIM7_STOP
//    </check>
//  </item>
//  


// ------------------------  Field Item: DBGMCU_APB1FZR1_DBG_RTC_STOP  ----------------------------
// SVD Line: 2079

//  <item> SFDITEM_FIELD__DBGMCU_APB1FZR1_DBG_RTC_STOP
//    <name> DBG_RTC_STOP </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0xE0042008) RTC counter stopped when core is  halted </i>
//    <check> 
//      <loc> ( (unsigned int) DBGMCU_APB1FZR1 ) </loc>
//      <o.10..10> DBG_RTC_STOP
//    </check>
//  </item>
//  


// ------------------------  Field Item: DBGMCU_APB1FZR1_DBG_WWDG_STOP  ---------------------------
// SVD Line: 2086

//  <item> SFDITEM_FIELD__DBGMCU_APB1FZR1_DBG_WWDG_STOP
//    <name> DBG_WWDG_STOP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0xE0042008) Window watchdog counter stopped when  core is halted </i>
//    <check> 
//      <loc> ( (unsigned int) DBGMCU_APB1FZR1 ) </loc>
//      <o.11..11> DBG_WWDG_STOP
//    </check>
//  </item>
//  


// ------------------------  Field Item: DBGMCU_APB1FZR1_DBG_IWDG_STOP  ---------------------------
// SVD Line: 2093

//  <item> SFDITEM_FIELD__DBGMCU_APB1FZR1_DBG_IWDG_STOP
//    <name> DBG_IWDG_STOP </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0xE0042008) Independent watchdog counter stopped  when core is halted </i>
//    <check> 
//      <loc> ( (unsigned int) DBGMCU_APB1FZR1 ) </loc>
//      <o.12..12> DBG_IWDG_STOP
//    </check>
//  </item>
//  


// ------------------------  Field Item: DBGMCU_APB1FZR1_DBG_I2C1_STOP  ---------------------------
// SVD Line: 2100

//  <item> SFDITEM_FIELD__DBGMCU_APB1FZR1_DBG_I2C1_STOP
//    <name> DBG_I2C1_STOP </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0xE0042008) I2C1 SMBUS timeout counter stopped when  core is halted </i>
//    <check> 
//      <loc> ( (unsigned int) DBGMCU_APB1FZR1 ) </loc>
//      <o.21..21> DBG_I2C1_STOP
//    </check>
//  </item>
//  


// ------------------------  Field Item: DBGMCU_APB1FZR1_DBG_I2C2_STOP  ---------------------------
// SVD Line: 2107

//  <item> SFDITEM_FIELD__DBGMCU_APB1FZR1_DBG_I2C2_STOP
//    <name> DBG_I2C2_STOP </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0xE0042008) I2C2 SMBUS timeout counter stopped when  core is halted </i>
//    <check> 
//      <loc> ( (unsigned int) DBGMCU_APB1FZR1 ) </loc>
//      <o.22..22> DBG_I2C2_STOP
//    </check>
//  </item>
//  


// ------------------------  Field Item: DBGMCU_APB1FZR1_DBG_I2C3_STOP  ---------------------------
// SVD Line: 2114

//  <item> SFDITEM_FIELD__DBGMCU_APB1FZR1_DBG_I2C3_STOP
//    <name> DBG_I2C3_STOP </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0xE0042008) I2C3 SMBUS timeout counter stopped when  core is halted </i>
//    <check> 
//      <loc> ( (unsigned int) DBGMCU_APB1FZR1 ) </loc>
//      <o.23..23> DBG_I2C3_STOP
//    </check>
//  </item>
//  


// ------------------------  Field Item: DBGMCU_APB1FZR1_DBG_CAN_STOP  ----------------------------
// SVD Line: 2121

//  <item> SFDITEM_FIELD__DBGMCU_APB1FZR1_DBG_CAN_STOP
//    <name> DBG_CAN_STOP </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0xE0042008) bxCAN stopped when core is  halted </i>
//    <check> 
//      <loc> ( (unsigned int) DBGMCU_APB1FZR1 ) </loc>
//      <o.25..25> DBG_CAN_STOP
//    </check>
//  </item>
//  


// -----------------------  Field Item: DBGMCU_APB1FZR1_DBG_LPTIM1_STOP  --------------------------
// SVD Line: 2128

//  <item> SFDITEM_FIELD__DBGMCU_APB1FZR1_DBG_LPTIM1_STOP
//    <name> DBG_LPTIM1_STOP </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0xE0042008) LPTIM1 counter stopped when core is  halted </i>
//    <check> 
//      <loc> ( (unsigned int) DBGMCU_APB1FZR1 ) </loc>
//      <o.31..31> DBG_LPTIM1_STOP
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: DBGMCU_APB1FZR1  --------------------------------
// SVD Line: 2048

//  <rtree> SFDITEM_REG__DBGMCU_APB1FZR1
//    <name> APB1FZR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE0042008) Debug MCU APB1 freeze  register1 </i>
//    <loc> ( (unsigned int)((DBGMCU_APB1FZR1 >> 0) & 0xFFFFFFFF), ((DBGMCU_APB1FZR1 = (DBGMCU_APB1FZR1 & ~(0x82E01C31UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x82E01C31) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DBGMCU_APB1FZR1_DBG_TIM2_STOP </item>
//    <item> SFDITEM_FIELD__DBGMCU_APB1FZR1_DBG_TIM6_STOP </item>
//    <item> SFDITEM_FIELD__DBGMCU_APB1FZR1_DBG_TIM7_STOP </item>
//    <item> SFDITEM_FIELD__DBGMCU_APB1FZR1_DBG_RTC_STOP </item>
//    <item> SFDITEM_FIELD__DBGMCU_APB1FZR1_DBG_WWDG_STOP </item>
//    <item> SFDITEM_FIELD__DBGMCU_APB1FZR1_DBG_IWDG_STOP </item>
//    <item> SFDITEM_FIELD__DBGMCU_APB1FZR1_DBG_I2C1_STOP </item>
//    <item> SFDITEM_FIELD__DBGMCU_APB1FZR1_DBG_I2C2_STOP </item>
//    <item> SFDITEM_FIELD__DBGMCU_APB1FZR1_DBG_I2C3_STOP </item>
//    <item> SFDITEM_FIELD__DBGMCU_APB1FZR1_DBG_CAN_STOP </item>
//    <item> SFDITEM_FIELD__DBGMCU_APB1FZR1_DBG_LPTIM1_STOP </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DBGMCU_APB1FZR2  -----------------------------
// SVD Line: 2137

unsigned int DBGMCU_APB1FZR2 __AT (0xE004200C);



// -----------------------  Field Item: DBGMCU_APB1FZR2_DBG_LPTIM2_STOP  --------------------------
// SVD Line: 2147

//  <item> SFDITEM_FIELD__DBGMCU_APB1FZR2_DBG_LPTIM2_STOP
//    <name> DBG_LPTIM2_STOP </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0xE004200C) LPTIM2 counter stopped when core is  halted </i>
//    <check> 
//      <loc> ( (unsigned int) DBGMCU_APB1FZR2 ) </loc>
//      <o.5..5> DBG_LPTIM2_STOP
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: DBGMCU_APB1FZR2  --------------------------------
// SVD Line: 2137

//  <rtree> SFDITEM_REG__DBGMCU_APB1FZR2
//    <name> APB1FZR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE004200C) Debug MCU APB1 freeze register  2 </i>
//    <loc> ( (unsigned int)((DBGMCU_APB1FZR2 >> 0) & 0xFFFFFFFF), ((DBGMCU_APB1FZR2 = (DBGMCU_APB1FZR2 & ~(0x20UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x20) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DBGMCU_APB1FZR2_DBG_LPTIM2_STOP </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DBGMCU_APB2FZR  -----------------------------
// SVD Line: 2156

unsigned int DBGMCU_APB2FZR __AT (0xE0042010);



// ------------------------  Field Item: DBGMCU_APB2FZR_DBG_TIM1_STOP  ----------------------------
// SVD Line: 2165

//  <item> SFDITEM_FIELD__DBGMCU_APB2FZR_DBG_TIM1_STOP
//    <name> DBG_TIM1_STOP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0xE0042010) TIM1 counter stopped when core is  halted </i>
//    <check> 
//      <loc> ( (unsigned int) DBGMCU_APB2FZR ) </loc>
//      <o.11..11> DBG_TIM1_STOP
//    </check>
//  </item>
//  


// ------------------------  Field Item: DBGMCU_APB2FZR_DBG_TIM15_STOP  ---------------------------
// SVD Line: 2172

//  <item> SFDITEM_FIELD__DBGMCU_APB2FZR_DBG_TIM15_STOP
//    <name> DBG_TIM15_STOP </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0xE0042010) TIM15 counter stopped when core is  halted </i>
//    <check> 
//      <loc> ( (unsigned int) DBGMCU_APB2FZR ) </loc>
//      <o.16..16> DBG_TIM15_STOP
//    </check>
//  </item>
//  


// ------------------------  Field Item: DBGMCU_APB2FZR_DBG_TIM16_STOP  ---------------------------
// SVD Line: 2179

//  <item> SFDITEM_FIELD__DBGMCU_APB2FZR_DBG_TIM16_STOP
//    <name> DBG_TIM16_STOP </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0xE0042010) TIM16 counter stopped when core is  halted </i>
//    <check> 
//      <loc> ( (unsigned int) DBGMCU_APB2FZR ) </loc>
//      <o.17..17> DBG_TIM16_STOP
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: DBGMCU_APB2FZR  ---------------------------------
// SVD Line: 2156

//  <rtree> SFDITEM_REG__DBGMCU_APB2FZR
//    <name> APB2FZR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE0042010) Debug MCU APB2 freeze register </i>
//    <loc> ( (unsigned int)((DBGMCU_APB2FZR >> 0) & 0xFFFFFFFF), ((DBGMCU_APB2FZR = (DBGMCU_APB2FZR & ~(0x30800UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x30800) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DBGMCU_APB2FZR_DBG_TIM1_STOP </item>
//    <item> SFDITEM_FIELD__DBGMCU_APB2FZR_DBG_TIM15_STOP </item>
//    <item> SFDITEM_FIELD__DBGMCU_APB2FZR_DBG_TIM16_STOP </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: DBGMCU  ------------------------------------
// SVD Line: 1970

//  <view> DBGMCU
//    <name> DBGMCU </name>
//    <item> SFDITEM_REG__DBGMCU_IDCODE </item>
//    <item> SFDITEM_REG__DBGMCU_CR </item>
//    <item> SFDITEM_REG__DBGMCU_APB1FZR1 </item>
//    <item> SFDITEM_REG__DBGMCU_APB1FZR2 </item>
//    <item> SFDITEM_REG__DBGMCU_APB2FZR </item>
//  </view>
//  


// -----------------------------  Register Item Address: DMA1_ISR  --------------------------------
// SVD Line: 2236

unsigned int DMA1_ISR __AT (0x40020000);



// -------------------------------  Field Item: DMA1_ISR_TEIF7  -----------------------------------
// SVD Line: 2245

//  <item> SFDITEM_FIELD__DMA1_ISR_TEIF7
//    <name> TEIF7 </name>
//    <r> 
//    <i> [Bit 27] RO (@ 0x40020000) Channel x transfer error flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_ISR ) </loc>
//      <o.27..27> TEIF7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_ISR_HTIF7  -----------------------------------
// SVD Line: 2252

//  <item> SFDITEM_FIELD__DMA1_ISR_HTIF7
//    <name> HTIF7 </name>
//    <r> 
//    <i> [Bit 26] RO (@ 0x40020000) Channel x half transfer flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_ISR ) </loc>
//      <o.26..26> HTIF7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_ISR_TCIF7  -----------------------------------
// SVD Line: 2259

//  <item> SFDITEM_FIELD__DMA1_ISR_TCIF7
//    <name> TCIF7 </name>
//    <r> 
//    <i> [Bit 25] RO (@ 0x40020000) Channel x transfer complete flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_ISR ) </loc>
//      <o.25..25> TCIF7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_ISR_GIF7  -----------------------------------
// SVD Line: 2266

//  <item> SFDITEM_FIELD__DMA1_ISR_GIF7
//    <name> GIF7 </name>
//    <r> 
//    <i> [Bit 24] RO (@ 0x40020000) Channel x global interrupt flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_ISR ) </loc>
//      <o.24..24> GIF7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_ISR_TEIF6  -----------------------------------
// SVD Line: 2273

//  <item> SFDITEM_FIELD__DMA1_ISR_TEIF6
//    <name> TEIF6 </name>
//    <r> 
//    <i> [Bit 23] RO (@ 0x40020000) Channel x transfer error flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_ISR ) </loc>
//      <o.23..23> TEIF6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_ISR_HTIF6  -----------------------------------
// SVD Line: 2280

//  <item> SFDITEM_FIELD__DMA1_ISR_HTIF6
//    <name> HTIF6 </name>
//    <r> 
//    <i> [Bit 22] RO (@ 0x40020000) Channel x half transfer flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_ISR ) </loc>
//      <o.22..22> HTIF6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_ISR_TCIF6  -----------------------------------
// SVD Line: 2287

//  <item> SFDITEM_FIELD__DMA1_ISR_TCIF6
//    <name> TCIF6 </name>
//    <r> 
//    <i> [Bit 21] RO (@ 0x40020000) Channel x transfer complete flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_ISR ) </loc>
//      <o.21..21> TCIF6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_ISR_GIF6  -----------------------------------
// SVD Line: 2294

//  <item> SFDITEM_FIELD__DMA1_ISR_GIF6
//    <name> GIF6 </name>
//    <r> 
//    <i> [Bit 20] RO (@ 0x40020000) Channel x global interrupt flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_ISR ) </loc>
//      <o.20..20> GIF6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_ISR_TEIF5  -----------------------------------
// SVD Line: 2301

//  <item> SFDITEM_FIELD__DMA1_ISR_TEIF5
//    <name> TEIF5 </name>
//    <r> 
//    <i> [Bit 19] RO (@ 0x40020000) Channel x transfer error flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_ISR ) </loc>
//      <o.19..19> TEIF5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_ISR_HTIF5  -----------------------------------
// SVD Line: 2308

//  <item> SFDITEM_FIELD__DMA1_ISR_HTIF5
//    <name> HTIF5 </name>
//    <r> 
//    <i> [Bit 18] RO (@ 0x40020000) Channel x half transfer flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_ISR ) </loc>
//      <o.18..18> HTIF5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_ISR_TCIF5  -----------------------------------
// SVD Line: 2315

//  <item> SFDITEM_FIELD__DMA1_ISR_TCIF5
//    <name> TCIF5 </name>
//    <r> 
//    <i> [Bit 17] RO (@ 0x40020000) Channel x transfer complete flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_ISR ) </loc>
//      <o.17..17> TCIF5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_ISR_GIF5  -----------------------------------
// SVD Line: 2322

//  <item> SFDITEM_FIELD__DMA1_ISR_GIF5
//    <name> GIF5 </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x40020000) Channel x global interrupt flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_ISR ) </loc>
//      <o.16..16> GIF5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_ISR_TEIF4  -----------------------------------
// SVD Line: 2329

//  <item> SFDITEM_FIELD__DMA1_ISR_TEIF4
//    <name> TEIF4 </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x40020000) Channel x transfer error flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_ISR ) </loc>
//      <o.15..15> TEIF4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_ISR_HTIF4  -----------------------------------
// SVD Line: 2336

//  <item> SFDITEM_FIELD__DMA1_ISR_HTIF4
//    <name> HTIF4 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x40020000) Channel x half transfer flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_ISR ) </loc>
//      <o.14..14> HTIF4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_ISR_TCIF4  -----------------------------------
// SVD Line: 2343

//  <item> SFDITEM_FIELD__DMA1_ISR_TCIF4
//    <name> TCIF4 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40020000) Channel x transfer complete flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_ISR ) </loc>
//      <o.13..13> TCIF4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_ISR_GIF4  -----------------------------------
// SVD Line: 2350

//  <item> SFDITEM_FIELD__DMA1_ISR_GIF4
//    <name> GIF4 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40020000) Channel x global interrupt flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_ISR ) </loc>
//      <o.12..12> GIF4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_ISR_TEIF3  -----------------------------------
// SVD Line: 2357

//  <item> SFDITEM_FIELD__DMA1_ISR_TEIF3
//    <name> TEIF3 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40020000) Channel x transfer error flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_ISR ) </loc>
//      <o.11..11> TEIF3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_ISR_HTIF3  -----------------------------------
// SVD Line: 2364

//  <item> SFDITEM_FIELD__DMA1_ISR_HTIF3
//    <name> HTIF3 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40020000) Channel x half transfer flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_ISR ) </loc>
//      <o.10..10> HTIF3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_ISR_TCIF3  -----------------------------------
// SVD Line: 2371

//  <item> SFDITEM_FIELD__DMA1_ISR_TCIF3
//    <name> TCIF3 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40020000) Channel x transfer complete flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_ISR ) </loc>
//      <o.9..9> TCIF3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_ISR_GIF3  -----------------------------------
// SVD Line: 2378

//  <item> SFDITEM_FIELD__DMA1_ISR_GIF3
//    <name> GIF3 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40020000) Channel x global interrupt flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_ISR ) </loc>
//      <o.8..8> GIF3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_ISR_TEIF2  -----------------------------------
// SVD Line: 2385

//  <item> SFDITEM_FIELD__DMA1_ISR_TEIF2
//    <name> TEIF2 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40020000) Channel x transfer error flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_ISR ) </loc>
//      <o.7..7> TEIF2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_ISR_HTIF2  -----------------------------------
// SVD Line: 2392

//  <item> SFDITEM_FIELD__DMA1_ISR_HTIF2
//    <name> HTIF2 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40020000) Channel x half transfer flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_ISR ) </loc>
//      <o.6..6> HTIF2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_ISR_TCIF2  -----------------------------------
// SVD Line: 2399

//  <item> SFDITEM_FIELD__DMA1_ISR_TCIF2
//    <name> TCIF2 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40020000) Channel x transfer complete flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_ISR ) </loc>
//      <o.5..5> TCIF2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_ISR_GIF2  -----------------------------------
// SVD Line: 2406

//  <item> SFDITEM_FIELD__DMA1_ISR_GIF2
//    <name> GIF2 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40020000) Channel x global interrupt flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_ISR ) </loc>
//      <o.4..4> GIF2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_ISR_TEIF1  -----------------------------------
// SVD Line: 2413

//  <item> SFDITEM_FIELD__DMA1_ISR_TEIF1
//    <name> TEIF1 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40020000) Channel x transfer error flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_ISR ) </loc>
//      <o.3..3> TEIF1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_ISR_HTIF1  -----------------------------------
// SVD Line: 2420

//  <item> SFDITEM_FIELD__DMA1_ISR_HTIF1
//    <name> HTIF1 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40020000) Channel x half transfer flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_ISR ) </loc>
//      <o.2..2> HTIF1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_ISR_TCIF1  -----------------------------------
// SVD Line: 2427

//  <item> SFDITEM_FIELD__DMA1_ISR_TCIF1
//    <name> TCIF1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40020000) Channel x transfer complete flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_ISR ) </loc>
//      <o.1..1> TCIF1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_ISR_GIF1  -----------------------------------
// SVD Line: 2434

//  <item> SFDITEM_FIELD__DMA1_ISR_GIF1
//    <name> GIF1 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40020000) Channel x global interrupt flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_ISR ) </loc>
//      <o.0..0> GIF1
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA1_ISR  ------------------------------------
// SVD Line: 2236

//  <rtree> SFDITEM_REG__DMA1_ISR
//    <name> ISR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40020000) interrupt status register </i>
//    <loc> ( (unsigned int)((DMA1_ISR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__DMA1_ISR_TEIF7 </item>
//    <item> SFDITEM_FIELD__DMA1_ISR_HTIF7 </item>
//    <item> SFDITEM_FIELD__DMA1_ISR_TCIF7 </item>
//    <item> SFDITEM_FIELD__DMA1_ISR_GIF7 </item>
//    <item> SFDITEM_FIELD__DMA1_ISR_TEIF6 </item>
//    <item> SFDITEM_FIELD__DMA1_ISR_HTIF6 </item>
//    <item> SFDITEM_FIELD__DMA1_ISR_TCIF6 </item>
//    <item> SFDITEM_FIELD__DMA1_ISR_GIF6 </item>
//    <item> SFDITEM_FIELD__DMA1_ISR_TEIF5 </item>
//    <item> SFDITEM_FIELD__DMA1_ISR_HTIF5 </item>
//    <item> SFDITEM_FIELD__DMA1_ISR_TCIF5 </item>
//    <item> SFDITEM_FIELD__DMA1_ISR_GIF5 </item>
//    <item> SFDITEM_FIELD__DMA1_ISR_TEIF4 </item>
//    <item> SFDITEM_FIELD__DMA1_ISR_HTIF4 </item>
//    <item> SFDITEM_FIELD__DMA1_ISR_TCIF4 </item>
//    <item> SFDITEM_FIELD__DMA1_ISR_GIF4 </item>
//    <item> SFDITEM_FIELD__DMA1_ISR_TEIF3 </item>
//    <item> SFDITEM_FIELD__DMA1_ISR_HTIF3 </item>
//    <item> SFDITEM_FIELD__DMA1_ISR_TCIF3 </item>
//    <item> SFDITEM_FIELD__DMA1_ISR_GIF3 </item>
//    <item> SFDITEM_FIELD__DMA1_ISR_TEIF2 </item>
//    <item> SFDITEM_FIELD__DMA1_ISR_HTIF2 </item>
//    <item> SFDITEM_FIELD__DMA1_ISR_TCIF2 </item>
//    <item> SFDITEM_FIELD__DMA1_ISR_GIF2 </item>
//    <item> SFDITEM_FIELD__DMA1_ISR_TEIF1 </item>
//    <item> SFDITEM_FIELD__DMA1_ISR_HTIF1 </item>
//    <item> SFDITEM_FIELD__DMA1_ISR_TCIF1 </item>
//    <item> SFDITEM_FIELD__DMA1_ISR_GIF1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_IFCR  --------------------------------
// SVD Line: 2443

unsigned int DMA1_IFCR __AT (0x40020004);



// ------------------------------  Field Item: DMA1_IFCR_CTEIF7  ----------------------------------
// SVD Line: 2452

//  <item> SFDITEM_FIELD__DMA1_IFCR_CTEIF7
//    <name> CTEIF7 </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x40020004) Channel x transfer error clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_IFCR ) </loc>
//      <o.27..27> CTEIF7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_IFCR_CHTIF7  ----------------------------------
// SVD Line: 2459

//  <item> SFDITEM_FIELD__DMA1_IFCR_CHTIF7
//    <name> CHTIF7 </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x40020004) Channel x half transfer clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_IFCR ) </loc>
//      <o.26..26> CHTIF7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_IFCR_CTCIF7  ----------------------------------
// SVD Line: 2466

//  <item> SFDITEM_FIELD__DMA1_IFCR_CTCIF7
//    <name> CTCIF7 </name>
//    <w> 
//    <i> [Bit 25] WO (@ 0x40020004) Channel x transfer complete clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_IFCR ) </loc>
//      <o.25..25> CTCIF7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_IFCR_CGIF7  ----------------------------------
// SVD Line: 2473

//  <item> SFDITEM_FIELD__DMA1_IFCR_CGIF7
//    <name> CGIF7 </name>
//    <w> 
//    <i> [Bit 24] WO (@ 0x40020004) Channel x global interrupt clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_IFCR ) </loc>
//      <o.24..24> CGIF7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_IFCR_CTEIF6  ----------------------------------
// SVD Line: 2480

//  <item> SFDITEM_FIELD__DMA1_IFCR_CTEIF6
//    <name> CTEIF6 </name>
//    <w> 
//    <i> [Bit 23] WO (@ 0x40020004) Channel x transfer error clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_IFCR ) </loc>
//      <o.23..23> CTEIF6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_IFCR_CHTIF6  ----------------------------------
// SVD Line: 2487

//  <item> SFDITEM_FIELD__DMA1_IFCR_CHTIF6
//    <name> CHTIF6 </name>
//    <w> 
//    <i> [Bit 22] WO (@ 0x40020004) Channel x half transfer clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_IFCR ) </loc>
//      <o.22..22> CHTIF6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_IFCR_CTCIF6  ----------------------------------
// SVD Line: 2494

//  <item> SFDITEM_FIELD__DMA1_IFCR_CTCIF6
//    <name> CTCIF6 </name>
//    <w> 
//    <i> [Bit 21] WO (@ 0x40020004) Channel x transfer complete clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_IFCR ) </loc>
//      <o.21..21> CTCIF6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_IFCR_CGIF6  ----------------------------------
// SVD Line: 2501

//  <item> SFDITEM_FIELD__DMA1_IFCR_CGIF6
//    <name> CGIF6 </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x40020004) Channel x global interrupt clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_IFCR ) </loc>
//      <o.20..20> CGIF6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_IFCR_CTEIF5  ----------------------------------
// SVD Line: 2508

//  <item> SFDITEM_FIELD__DMA1_IFCR_CTEIF5
//    <name> CTEIF5 </name>
//    <w> 
//    <i> [Bit 19] WO (@ 0x40020004) Channel x transfer error clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_IFCR ) </loc>
//      <o.19..19> CTEIF5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_IFCR_CHTIF5  ----------------------------------
// SVD Line: 2515

//  <item> SFDITEM_FIELD__DMA1_IFCR_CHTIF5
//    <name> CHTIF5 </name>
//    <w> 
//    <i> [Bit 18] WO (@ 0x40020004) Channel x half transfer clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_IFCR ) </loc>
//      <o.18..18> CHTIF5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_IFCR_CTCIF5  ----------------------------------
// SVD Line: 2522

//  <item> SFDITEM_FIELD__DMA1_IFCR_CTCIF5
//    <name> CTCIF5 </name>
//    <w> 
//    <i> [Bit 17] WO (@ 0x40020004) Channel x transfer complete clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_IFCR ) </loc>
//      <o.17..17> CTCIF5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_IFCR_CGIF5  ----------------------------------
// SVD Line: 2529

//  <item> SFDITEM_FIELD__DMA1_IFCR_CGIF5
//    <name> CGIF5 </name>
//    <w> 
//    <i> [Bit 16] WO (@ 0x40020004) Channel x global interrupt clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_IFCR ) </loc>
//      <o.16..16> CGIF5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_IFCR_CTEIF4  ----------------------------------
// SVD Line: 2536

//  <item> SFDITEM_FIELD__DMA1_IFCR_CTEIF4
//    <name> CTEIF4 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x40020004) Channel x transfer error clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_IFCR ) </loc>
//      <o.15..15> CTEIF4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_IFCR_CHTIF4  ----------------------------------
// SVD Line: 2543

//  <item> SFDITEM_FIELD__DMA1_IFCR_CHTIF4
//    <name> CHTIF4 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x40020004) Channel x half transfer clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_IFCR ) </loc>
//      <o.14..14> CHTIF4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_IFCR_CTCIF4  ----------------------------------
// SVD Line: 2550

//  <item> SFDITEM_FIELD__DMA1_IFCR_CTCIF4
//    <name> CTCIF4 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x40020004) Channel x transfer complete clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_IFCR ) </loc>
//      <o.13..13> CTCIF4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_IFCR_CGIF4  ----------------------------------
// SVD Line: 2557

//  <item> SFDITEM_FIELD__DMA1_IFCR_CGIF4
//    <name> CGIF4 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x40020004) Channel x global interrupt clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_IFCR ) </loc>
//      <o.12..12> CGIF4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_IFCR_CTEIF3  ----------------------------------
// SVD Line: 2564

//  <item> SFDITEM_FIELD__DMA1_IFCR_CTEIF3
//    <name> CTEIF3 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x40020004) Channel x transfer error clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_IFCR ) </loc>
//      <o.11..11> CTEIF3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_IFCR_CHTIF3  ----------------------------------
// SVD Line: 2571

//  <item> SFDITEM_FIELD__DMA1_IFCR_CHTIF3
//    <name> CHTIF3 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x40020004) Channel x half transfer clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_IFCR ) </loc>
//      <o.10..10> CHTIF3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_IFCR_CTCIF3  ----------------------------------
// SVD Line: 2578

//  <item> SFDITEM_FIELD__DMA1_IFCR_CTCIF3
//    <name> CTCIF3 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x40020004) Channel x transfer complete clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_IFCR ) </loc>
//      <o.9..9> CTCIF3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_IFCR_CGIF3  ----------------------------------
// SVD Line: 2585

//  <item> SFDITEM_FIELD__DMA1_IFCR_CGIF3
//    <name> CGIF3 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40020004) Channel x global interrupt clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_IFCR ) </loc>
//      <o.8..8> CGIF3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_IFCR_CTEIF2  ----------------------------------
// SVD Line: 2592

//  <item> SFDITEM_FIELD__DMA1_IFCR_CTEIF2
//    <name> CTEIF2 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x40020004) Channel x transfer error clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_IFCR ) </loc>
//      <o.7..7> CTEIF2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_IFCR_CHTIF2  ----------------------------------
// SVD Line: 2599

//  <item> SFDITEM_FIELD__DMA1_IFCR_CHTIF2
//    <name> CHTIF2 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40020004) Channel x half transfer clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_IFCR ) </loc>
//      <o.6..6> CHTIF2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_IFCR_CTCIF2  ----------------------------------
// SVD Line: 2606

//  <item> SFDITEM_FIELD__DMA1_IFCR_CTCIF2
//    <name> CTCIF2 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40020004) Channel x transfer complete clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_IFCR ) </loc>
//      <o.5..5> CTCIF2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_IFCR_CGIF2  ----------------------------------
// SVD Line: 2613

//  <item> SFDITEM_FIELD__DMA1_IFCR_CGIF2
//    <name> CGIF2 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40020004) Channel x global interrupt clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_IFCR ) </loc>
//      <o.4..4> CGIF2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_IFCR_CTEIF1  ----------------------------------
// SVD Line: 2620

//  <item> SFDITEM_FIELD__DMA1_IFCR_CTEIF1
//    <name> CTEIF1 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40020004) Channel x transfer error clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_IFCR ) </loc>
//      <o.3..3> CTEIF1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_IFCR_CHTIF1  ----------------------------------
// SVD Line: 2627

//  <item> SFDITEM_FIELD__DMA1_IFCR_CHTIF1
//    <name> CHTIF1 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40020004) Channel x half transfer clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_IFCR ) </loc>
//      <o.2..2> CHTIF1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_IFCR_CTCIF1  ----------------------------------
// SVD Line: 2634

//  <item> SFDITEM_FIELD__DMA1_IFCR_CTCIF1
//    <name> CTCIF1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40020004) Channel x transfer complete clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_IFCR ) </loc>
//      <o.1..1> CTCIF1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_IFCR_CGIF1  ----------------------------------
// SVD Line: 2641

//  <item> SFDITEM_FIELD__DMA1_IFCR_CGIF1
//    <name> CGIF1 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40020004) Channel x global interrupt clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_IFCR ) </loc>
//      <o.0..0> CGIF1
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA1_IFCR  -----------------------------------
// SVD Line: 2443

//  <rtree> SFDITEM_REG__DMA1_IFCR
//    <name> IFCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40020004) interrupt flag clear register </i>
//    <loc> ( (unsigned int)((DMA1_IFCR >> 0) & 0xFFFFFFFF), ((DMA1_IFCR = (DMA1_IFCR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_IFCR_CTEIF7 </item>
//    <item> SFDITEM_FIELD__DMA1_IFCR_CHTIF7 </item>
//    <item> SFDITEM_FIELD__DMA1_IFCR_CTCIF7 </item>
//    <item> SFDITEM_FIELD__DMA1_IFCR_CGIF7 </item>
//    <item> SFDITEM_FIELD__DMA1_IFCR_CTEIF6 </item>
//    <item> SFDITEM_FIELD__DMA1_IFCR_CHTIF6 </item>
//    <item> SFDITEM_FIELD__DMA1_IFCR_CTCIF6 </item>
//    <item> SFDITEM_FIELD__DMA1_IFCR_CGIF6 </item>
//    <item> SFDITEM_FIELD__DMA1_IFCR_CTEIF5 </item>
//    <item> SFDITEM_FIELD__DMA1_IFCR_CHTIF5 </item>
//    <item> SFDITEM_FIELD__DMA1_IFCR_CTCIF5 </item>
//    <item> SFDITEM_FIELD__DMA1_IFCR_CGIF5 </item>
//    <item> SFDITEM_FIELD__DMA1_IFCR_CTEIF4 </item>
//    <item> SFDITEM_FIELD__DMA1_IFCR_CHTIF4 </item>
//    <item> SFDITEM_FIELD__DMA1_IFCR_CTCIF4 </item>
//    <item> SFDITEM_FIELD__DMA1_IFCR_CGIF4 </item>
//    <item> SFDITEM_FIELD__DMA1_IFCR_CTEIF3 </item>
//    <item> SFDITEM_FIELD__DMA1_IFCR_CHTIF3 </item>
//    <item> SFDITEM_FIELD__DMA1_IFCR_CTCIF3 </item>
//    <item> SFDITEM_FIELD__DMA1_IFCR_CGIF3 </item>
//    <item> SFDITEM_FIELD__DMA1_IFCR_CTEIF2 </item>
//    <item> SFDITEM_FIELD__DMA1_IFCR_CHTIF2 </item>
//    <item> SFDITEM_FIELD__DMA1_IFCR_CTCIF2 </item>
//    <item> SFDITEM_FIELD__DMA1_IFCR_CGIF2 </item>
//    <item> SFDITEM_FIELD__DMA1_IFCR_CTEIF1 </item>
//    <item> SFDITEM_FIELD__DMA1_IFCR_CHTIF1 </item>
//    <item> SFDITEM_FIELD__DMA1_IFCR_CTCIF1 </item>
//    <item> SFDITEM_FIELD__DMA1_IFCR_CGIF1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_CCR1  --------------------------------
// SVD Line: 2650

unsigned int DMA1_CCR1 __AT (0x40020008);



// ------------------------------  Field Item: DMA1_CCR1_MEM2MEM  ---------------------------------
// SVD Line: 2660

//  <item> SFDITEM_FIELD__DMA1_CCR1_MEM2MEM
//    <name> MEM2MEM </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40020008) Memory to memory mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR1 ) </loc>
//      <o.14..14> MEM2MEM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_CCR1_PL  ------------------------------------
// SVD Line: 2666

//  <item> SFDITEM_FIELD__DMA1_CCR1_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40020008) Channel priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_CCR1 >> 12) & 0x3), ((DMA1_CCR1 = (DMA1_CCR1 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR1_MSIZE  ----------------------------------
// SVD Line: 2672

//  <item> SFDITEM_FIELD__DMA1_CCR1_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40020008) Memory size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_CCR1 >> 10) & 0x3), ((DMA1_CCR1 = (DMA1_CCR1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR1_PSIZE  ----------------------------------
// SVD Line: 2678

//  <item> SFDITEM_FIELD__DMA1_CCR1_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40020008) Peripheral size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_CCR1 >> 8) & 0x3), ((DMA1_CCR1 = (DMA1_CCR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR1_MINC  -----------------------------------
// SVD Line: 2684

//  <item> SFDITEM_FIELD__DMA1_CCR1_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40020008) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR1 ) </loc>
//      <o.7..7> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR1_PINC  -----------------------------------
// SVD Line: 2690

//  <item> SFDITEM_FIELD__DMA1_CCR1_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40020008) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR1 ) </loc>
//      <o.6..6> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR1_CIRC  -----------------------------------
// SVD Line: 2696

//  <item> SFDITEM_FIELD__DMA1_CCR1_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40020008) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR1 ) </loc>
//      <o.5..5> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_CCR1_DIR  -----------------------------------
// SVD Line: 2702

//  <item> SFDITEM_FIELD__DMA1_CCR1_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020008) Data transfer direction </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR1 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR1_TEIE  -----------------------------------
// SVD Line: 2708

//  <item> SFDITEM_FIELD__DMA1_CCR1_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020008) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR1 ) </loc>
//      <o.3..3> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR1_HTIE  -----------------------------------
// SVD Line: 2715

//  <item> SFDITEM_FIELD__DMA1_CCR1_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020008) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR1 ) </loc>
//      <o.2..2> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR1_TCIE  -----------------------------------
// SVD Line: 2722

//  <item> SFDITEM_FIELD__DMA1_CCR1_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020008) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR1 ) </loc>
//      <o.1..1> TCIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_CCR1_EN  ------------------------------------
// SVD Line: 2729

//  <item> SFDITEM_FIELD__DMA1_CCR1_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020008) Channel enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR1 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA1_CCR1  -----------------------------------
// SVD Line: 2650

//  <rtree> SFDITEM_REG__DMA1_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020008) channel x configuration  register </i>
//    <loc> ( (unsigned int)((DMA1_CCR1 >> 0) & 0xFFFFFFFF), ((DMA1_CCR1 = (DMA1_CCR1 & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_CCR1_MEM2MEM </item>
//    <item> SFDITEM_FIELD__DMA1_CCR1_PL </item>
//    <item> SFDITEM_FIELD__DMA1_CCR1_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR1_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR1_MINC </item>
//    <item> SFDITEM_FIELD__DMA1_CCR1_PINC </item>
//    <item> SFDITEM_FIELD__DMA1_CCR1_CIRC </item>
//    <item> SFDITEM_FIELD__DMA1_CCR1_DIR </item>
//    <item> SFDITEM_FIELD__DMA1_CCR1_TEIE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR1_HTIE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR1_TCIE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR1_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_CNDTR1  -------------------------------
// SVD Line: 2737

unsigned int DMA1_CNDTR1 __AT (0x4002000C);



// -------------------------------  Field Item: DMA1_CNDTR1_NDT  ----------------------------------
// SVD Line: 2747

//  <item> SFDITEM_FIELD__DMA1_CNDTR1_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002000C) Number of data to transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA1_CNDTR1 >> 0) & 0xFFFF), ((DMA1_CNDTR1 = (DMA1_CNDTR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_CNDTR1  ----------------------------------
// SVD Line: 2737

//  <rtree> SFDITEM_REG__DMA1_CNDTR1
//    <name> CNDTR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002000C) channel x number of data  register </i>
//    <loc> ( (unsigned int)((DMA1_CNDTR1 >> 0) & 0xFFFFFFFF), ((DMA1_CNDTR1 = (DMA1_CNDTR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_CNDTR1_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_CPAR1  -------------------------------
// SVD Line: 2755

unsigned int DMA1_CPAR1 __AT (0x40020010);



// --------------------------------  Field Item: DMA1_CPAR1_PA  -----------------------------------
// SVD Line: 2765

//  <item> SFDITEM_FIELD__DMA1_CPAR1_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020010) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_CPAR1 >> 0) & 0xFFFFFFFF), ((DMA1_CPAR1 = (DMA1_CPAR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_CPAR1  -----------------------------------
// SVD Line: 2755

//  <rtree> SFDITEM_REG__DMA1_CPAR1
//    <name> CPAR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020010) channel x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA1_CPAR1 >> 0) & 0xFFFFFFFF), ((DMA1_CPAR1 = (DMA1_CPAR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_CPAR1_PA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_CMAR1  -------------------------------
// SVD Line: 2773

unsigned int DMA1_CMAR1 __AT (0x40020014);



// --------------------------------  Field Item: DMA1_CMAR1_MA  -----------------------------------
// SVD Line: 2783

//  <item> SFDITEM_FIELD__DMA1_CMAR1_MA
//    <name> MA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020014) Memory address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_CMAR1 >> 0) & 0xFFFFFFFF), ((DMA1_CMAR1 = (DMA1_CMAR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_CMAR1  -----------------------------------
// SVD Line: 2773

//  <rtree> SFDITEM_REG__DMA1_CMAR1
//    <name> CMAR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020014) channel x memory address  register </i>
//    <loc> ( (unsigned int)((DMA1_CMAR1 >> 0) & 0xFFFFFFFF), ((DMA1_CMAR1 = (DMA1_CMAR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_CMAR1_MA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_CCR2  --------------------------------
// SVD Line: 2791

unsigned int DMA1_CCR2 __AT (0x4002001C);



// ------------------------------  Field Item: DMA1_CCR2_MEM2MEM  ---------------------------------
// SVD Line: 2801

//  <item> SFDITEM_FIELD__DMA1_CCR2_MEM2MEM
//    <name> MEM2MEM </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4002001C) Memory to memory mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR2 ) </loc>
//      <o.14..14> MEM2MEM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_CCR2_PL  ------------------------------------
// SVD Line: 2807

//  <item> SFDITEM_FIELD__DMA1_CCR2_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4002001C) Channel priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_CCR2 >> 12) & 0x3), ((DMA1_CCR2 = (DMA1_CCR2 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR2_MSIZE  ----------------------------------
// SVD Line: 2813

//  <item> SFDITEM_FIELD__DMA1_CCR2_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4002001C) Memory size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_CCR2 >> 10) & 0x3), ((DMA1_CCR2 = (DMA1_CCR2 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR2_PSIZE  ----------------------------------
// SVD Line: 2819

//  <item> SFDITEM_FIELD__DMA1_CCR2_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4002001C) Peripheral size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_CCR2 >> 8) & 0x3), ((DMA1_CCR2 = (DMA1_CCR2 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR2_MINC  -----------------------------------
// SVD Line: 2825

//  <item> SFDITEM_FIELD__DMA1_CCR2_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4002001C) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR2 ) </loc>
//      <o.7..7> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR2_PINC  -----------------------------------
// SVD Line: 2831

//  <item> SFDITEM_FIELD__DMA1_CCR2_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4002001C) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR2 ) </loc>
//      <o.6..6> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR2_CIRC  -----------------------------------
// SVD Line: 2837

//  <item> SFDITEM_FIELD__DMA1_CCR2_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4002001C) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR2 ) </loc>
//      <o.5..5> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_CCR2_DIR  -----------------------------------
// SVD Line: 2843

//  <item> SFDITEM_FIELD__DMA1_CCR2_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4002001C) Data transfer direction </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR2 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR2_TEIE  -----------------------------------
// SVD Line: 2849

//  <item> SFDITEM_FIELD__DMA1_CCR2_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4002001C) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR2 ) </loc>
//      <o.3..3> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR2_HTIE  -----------------------------------
// SVD Line: 2856

//  <item> SFDITEM_FIELD__DMA1_CCR2_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002001C) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR2 ) </loc>
//      <o.2..2> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR2_TCIE  -----------------------------------
// SVD Line: 2863

//  <item> SFDITEM_FIELD__DMA1_CCR2_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4002001C) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR2 ) </loc>
//      <o.1..1> TCIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_CCR2_EN  ------------------------------------
// SVD Line: 2870

//  <item> SFDITEM_FIELD__DMA1_CCR2_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4002001C) Channel enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR2 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA1_CCR2  -----------------------------------
// SVD Line: 2791

//  <rtree> SFDITEM_REG__DMA1_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002001C) channel x configuration  register </i>
//    <loc> ( (unsigned int)((DMA1_CCR2 >> 0) & 0xFFFFFFFF), ((DMA1_CCR2 = (DMA1_CCR2 & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_CCR2_MEM2MEM </item>
//    <item> SFDITEM_FIELD__DMA1_CCR2_PL </item>
//    <item> SFDITEM_FIELD__DMA1_CCR2_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR2_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR2_MINC </item>
//    <item> SFDITEM_FIELD__DMA1_CCR2_PINC </item>
//    <item> SFDITEM_FIELD__DMA1_CCR2_CIRC </item>
//    <item> SFDITEM_FIELD__DMA1_CCR2_DIR </item>
//    <item> SFDITEM_FIELD__DMA1_CCR2_TEIE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR2_HTIE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR2_TCIE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR2_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_CNDTR2  -------------------------------
// SVD Line: 2878

unsigned int DMA1_CNDTR2 __AT (0x40020020);



// -------------------------------  Field Item: DMA1_CNDTR2_NDT  ----------------------------------
// SVD Line: 2888

//  <item> SFDITEM_FIELD__DMA1_CNDTR2_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020020) Number of data to transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA1_CNDTR2 >> 0) & 0xFFFF), ((DMA1_CNDTR2 = (DMA1_CNDTR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_CNDTR2  ----------------------------------
// SVD Line: 2878

//  <rtree> SFDITEM_REG__DMA1_CNDTR2
//    <name> CNDTR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020020) channel x number of data  register </i>
//    <loc> ( (unsigned int)((DMA1_CNDTR2 >> 0) & 0xFFFFFFFF), ((DMA1_CNDTR2 = (DMA1_CNDTR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_CNDTR2_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_CPAR2  -------------------------------
// SVD Line: 2896

unsigned int DMA1_CPAR2 __AT (0x40020024);



// --------------------------------  Field Item: DMA1_CPAR2_PA  -----------------------------------
// SVD Line: 2906

//  <item> SFDITEM_FIELD__DMA1_CPAR2_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020024) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_CPAR2 >> 0) & 0xFFFFFFFF), ((DMA1_CPAR2 = (DMA1_CPAR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_CPAR2  -----------------------------------
// SVD Line: 2896

//  <rtree> SFDITEM_REG__DMA1_CPAR2
//    <name> CPAR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020024) channel x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA1_CPAR2 >> 0) & 0xFFFFFFFF), ((DMA1_CPAR2 = (DMA1_CPAR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_CPAR2_PA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_CMAR2  -------------------------------
// SVD Line: 2914

unsigned int DMA1_CMAR2 __AT (0x40020028);



// --------------------------------  Field Item: DMA1_CMAR2_MA  -----------------------------------
// SVD Line: 2924

//  <item> SFDITEM_FIELD__DMA1_CMAR2_MA
//    <name> MA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020028) Memory address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_CMAR2 >> 0) & 0xFFFFFFFF), ((DMA1_CMAR2 = (DMA1_CMAR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_CMAR2  -----------------------------------
// SVD Line: 2914

//  <rtree> SFDITEM_REG__DMA1_CMAR2
//    <name> CMAR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020028) channel x memory address  register </i>
//    <loc> ( (unsigned int)((DMA1_CMAR2 >> 0) & 0xFFFFFFFF), ((DMA1_CMAR2 = (DMA1_CMAR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_CMAR2_MA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_CCR3  --------------------------------
// SVD Line: 2932

unsigned int DMA1_CCR3 __AT (0x40020030);



// ------------------------------  Field Item: DMA1_CCR3_MEM2MEM  ---------------------------------
// SVD Line: 2942

//  <item> SFDITEM_FIELD__DMA1_CCR3_MEM2MEM
//    <name> MEM2MEM </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40020030) Memory to memory mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR3 ) </loc>
//      <o.14..14> MEM2MEM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_CCR3_PL  ------------------------------------
// SVD Line: 2948

//  <item> SFDITEM_FIELD__DMA1_CCR3_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40020030) Channel priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_CCR3 >> 12) & 0x3), ((DMA1_CCR3 = (DMA1_CCR3 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR3_MSIZE  ----------------------------------
// SVD Line: 2954

//  <item> SFDITEM_FIELD__DMA1_CCR3_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40020030) Memory size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_CCR3 >> 10) & 0x3), ((DMA1_CCR3 = (DMA1_CCR3 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR3_PSIZE  ----------------------------------
// SVD Line: 2960

//  <item> SFDITEM_FIELD__DMA1_CCR3_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40020030) Peripheral size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_CCR3 >> 8) & 0x3), ((DMA1_CCR3 = (DMA1_CCR3 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR3_MINC  -----------------------------------
// SVD Line: 2966

//  <item> SFDITEM_FIELD__DMA1_CCR3_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40020030) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR3 ) </loc>
//      <o.7..7> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR3_PINC  -----------------------------------
// SVD Line: 2972

//  <item> SFDITEM_FIELD__DMA1_CCR3_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40020030) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR3 ) </loc>
//      <o.6..6> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR3_CIRC  -----------------------------------
// SVD Line: 2978

//  <item> SFDITEM_FIELD__DMA1_CCR3_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40020030) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR3 ) </loc>
//      <o.5..5> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_CCR3_DIR  -----------------------------------
// SVD Line: 2984

//  <item> SFDITEM_FIELD__DMA1_CCR3_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020030) Data transfer direction </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR3 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR3_TEIE  -----------------------------------
// SVD Line: 2990

//  <item> SFDITEM_FIELD__DMA1_CCR3_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020030) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR3 ) </loc>
//      <o.3..3> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR3_HTIE  -----------------------------------
// SVD Line: 2997

//  <item> SFDITEM_FIELD__DMA1_CCR3_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020030) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR3 ) </loc>
//      <o.2..2> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR3_TCIE  -----------------------------------
// SVD Line: 3004

//  <item> SFDITEM_FIELD__DMA1_CCR3_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020030) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR3 ) </loc>
//      <o.1..1> TCIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_CCR3_EN  ------------------------------------
// SVD Line: 3011

//  <item> SFDITEM_FIELD__DMA1_CCR3_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020030) Channel enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR3 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA1_CCR3  -----------------------------------
// SVD Line: 2932

//  <rtree> SFDITEM_REG__DMA1_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020030) channel x configuration  register </i>
//    <loc> ( (unsigned int)((DMA1_CCR3 >> 0) & 0xFFFFFFFF), ((DMA1_CCR3 = (DMA1_CCR3 & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_CCR3_MEM2MEM </item>
//    <item> SFDITEM_FIELD__DMA1_CCR3_PL </item>
//    <item> SFDITEM_FIELD__DMA1_CCR3_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR3_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR3_MINC </item>
//    <item> SFDITEM_FIELD__DMA1_CCR3_PINC </item>
//    <item> SFDITEM_FIELD__DMA1_CCR3_CIRC </item>
//    <item> SFDITEM_FIELD__DMA1_CCR3_DIR </item>
//    <item> SFDITEM_FIELD__DMA1_CCR3_TEIE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR3_HTIE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR3_TCIE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR3_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_CNDTR3  -------------------------------
// SVD Line: 3019

unsigned int DMA1_CNDTR3 __AT (0x40020034);



// -------------------------------  Field Item: DMA1_CNDTR3_NDT  ----------------------------------
// SVD Line: 3029

//  <item> SFDITEM_FIELD__DMA1_CNDTR3_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020034) Number of data to transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA1_CNDTR3 >> 0) & 0xFFFF), ((DMA1_CNDTR3 = (DMA1_CNDTR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_CNDTR3  ----------------------------------
// SVD Line: 3019

//  <rtree> SFDITEM_REG__DMA1_CNDTR3
//    <name> CNDTR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020034) channel x number of data  register </i>
//    <loc> ( (unsigned int)((DMA1_CNDTR3 >> 0) & 0xFFFFFFFF), ((DMA1_CNDTR3 = (DMA1_CNDTR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_CNDTR3_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_CPAR3  -------------------------------
// SVD Line: 3037

unsigned int DMA1_CPAR3 __AT (0x40020038);



// --------------------------------  Field Item: DMA1_CPAR3_PA  -----------------------------------
// SVD Line: 3047

//  <item> SFDITEM_FIELD__DMA1_CPAR3_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020038) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_CPAR3 >> 0) & 0xFFFFFFFF), ((DMA1_CPAR3 = (DMA1_CPAR3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_CPAR3  -----------------------------------
// SVD Line: 3037

//  <rtree> SFDITEM_REG__DMA1_CPAR3
//    <name> CPAR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020038) channel x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA1_CPAR3 >> 0) & 0xFFFFFFFF), ((DMA1_CPAR3 = (DMA1_CPAR3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_CPAR3_PA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_CMAR3  -------------------------------
// SVD Line: 3055

unsigned int DMA1_CMAR3 __AT (0x4002003C);



// --------------------------------  Field Item: DMA1_CMAR3_MA  -----------------------------------
// SVD Line: 3065

//  <item> SFDITEM_FIELD__DMA1_CMAR3_MA
//    <name> MA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002003C) Memory address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_CMAR3 >> 0) & 0xFFFFFFFF), ((DMA1_CMAR3 = (DMA1_CMAR3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_CMAR3  -----------------------------------
// SVD Line: 3055

//  <rtree> SFDITEM_REG__DMA1_CMAR3
//    <name> CMAR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002003C) channel x memory address  register </i>
//    <loc> ( (unsigned int)((DMA1_CMAR3 >> 0) & 0xFFFFFFFF), ((DMA1_CMAR3 = (DMA1_CMAR3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_CMAR3_MA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_CCR4  --------------------------------
// SVD Line: 3073

unsigned int DMA1_CCR4 __AT (0x40020044);



// ------------------------------  Field Item: DMA1_CCR4_MEM2MEM  ---------------------------------
// SVD Line: 3083

//  <item> SFDITEM_FIELD__DMA1_CCR4_MEM2MEM
//    <name> MEM2MEM </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40020044) Memory to memory mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR4 ) </loc>
//      <o.14..14> MEM2MEM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_CCR4_PL  ------------------------------------
// SVD Line: 3089

//  <item> SFDITEM_FIELD__DMA1_CCR4_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40020044) Channel priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_CCR4 >> 12) & 0x3), ((DMA1_CCR4 = (DMA1_CCR4 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR4_MSIZE  ----------------------------------
// SVD Line: 3095

//  <item> SFDITEM_FIELD__DMA1_CCR4_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40020044) Memory size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_CCR4 >> 10) & 0x3), ((DMA1_CCR4 = (DMA1_CCR4 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR4_PSIZE  ----------------------------------
// SVD Line: 3101

//  <item> SFDITEM_FIELD__DMA1_CCR4_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40020044) Peripheral size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_CCR4 >> 8) & 0x3), ((DMA1_CCR4 = (DMA1_CCR4 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR4_MINC  -----------------------------------
// SVD Line: 3107

//  <item> SFDITEM_FIELD__DMA1_CCR4_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40020044) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR4 ) </loc>
//      <o.7..7> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR4_PINC  -----------------------------------
// SVD Line: 3113

//  <item> SFDITEM_FIELD__DMA1_CCR4_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40020044) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR4 ) </loc>
//      <o.6..6> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR4_CIRC  -----------------------------------
// SVD Line: 3119

//  <item> SFDITEM_FIELD__DMA1_CCR4_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40020044) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR4 ) </loc>
//      <o.5..5> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_CCR4_DIR  -----------------------------------
// SVD Line: 3125

//  <item> SFDITEM_FIELD__DMA1_CCR4_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020044) Data transfer direction </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR4 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR4_TEIE  -----------------------------------
// SVD Line: 3131

//  <item> SFDITEM_FIELD__DMA1_CCR4_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020044) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR4 ) </loc>
//      <o.3..3> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR4_HTIE  -----------------------------------
// SVD Line: 3138

//  <item> SFDITEM_FIELD__DMA1_CCR4_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020044) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR4 ) </loc>
//      <o.2..2> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR4_TCIE  -----------------------------------
// SVD Line: 3145

//  <item> SFDITEM_FIELD__DMA1_CCR4_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020044) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR4 ) </loc>
//      <o.1..1> TCIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_CCR4_EN  ------------------------------------
// SVD Line: 3152

//  <item> SFDITEM_FIELD__DMA1_CCR4_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020044) Channel enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR4 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA1_CCR4  -----------------------------------
// SVD Line: 3073

//  <rtree> SFDITEM_REG__DMA1_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020044) channel x configuration  register </i>
//    <loc> ( (unsigned int)((DMA1_CCR4 >> 0) & 0xFFFFFFFF), ((DMA1_CCR4 = (DMA1_CCR4 & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_CCR4_MEM2MEM </item>
//    <item> SFDITEM_FIELD__DMA1_CCR4_PL </item>
//    <item> SFDITEM_FIELD__DMA1_CCR4_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR4_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR4_MINC </item>
//    <item> SFDITEM_FIELD__DMA1_CCR4_PINC </item>
//    <item> SFDITEM_FIELD__DMA1_CCR4_CIRC </item>
//    <item> SFDITEM_FIELD__DMA1_CCR4_DIR </item>
//    <item> SFDITEM_FIELD__DMA1_CCR4_TEIE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR4_HTIE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR4_TCIE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR4_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_CNDTR4  -------------------------------
// SVD Line: 3160

unsigned int DMA1_CNDTR4 __AT (0x40020048);



// -------------------------------  Field Item: DMA1_CNDTR4_NDT  ----------------------------------
// SVD Line: 3170

//  <item> SFDITEM_FIELD__DMA1_CNDTR4_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020048) Number of data to transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA1_CNDTR4 >> 0) & 0xFFFF), ((DMA1_CNDTR4 = (DMA1_CNDTR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_CNDTR4  ----------------------------------
// SVD Line: 3160

//  <rtree> SFDITEM_REG__DMA1_CNDTR4
//    <name> CNDTR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020048) channel x number of data  register </i>
//    <loc> ( (unsigned int)((DMA1_CNDTR4 >> 0) & 0xFFFFFFFF), ((DMA1_CNDTR4 = (DMA1_CNDTR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_CNDTR4_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_CPAR4  -------------------------------
// SVD Line: 3178

unsigned int DMA1_CPAR4 __AT (0x4002004C);



// --------------------------------  Field Item: DMA1_CPAR4_PA  -----------------------------------
// SVD Line: 3188

//  <item> SFDITEM_FIELD__DMA1_CPAR4_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002004C) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_CPAR4 >> 0) & 0xFFFFFFFF), ((DMA1_CPAR4 = (DMA1_CPAR4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_CPAR4  -----------------------------------
// SVD Line: 3178

//  <rtree> SFDITEM_REG__DMA1_CPAR4
//    <name> CPAR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002004C) channel x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA1_CPAR4 >> 0) & 0xFFFFFFFF), ((DMA1_CPAR4 = (DMA1_CPAR4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_CPAR4_PA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_CMAR4  -------------------------------
// SVD Line: 3196

unsigned int DMA1_CMAR4 __AT (0x40020050);



// --------------------------------  Field Item: DMA1_CMAR4_MA  -----------------------------------
// SVD Line: 3206

//  <item> SFDITEM_FIELD__DMA1_CMAR4_MA
//    <name> MA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020050) Memory address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_CMAR4 >> 0) & 0xFFFFFFFF), ((DMA1_CMAR4 = (DMA1_CMAR4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_CMAR4  -----------------------------------
// SVD Line: 3196

//  <rtree> SFDITEM_REG__DMA1_CMAR4
//    <name> CMAR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020050) channel x memory address  register </i>
//    <loc> ( (unsigned int)((DMA1_CMAR4 >> 0) & 0xFFFFFFFF), ((DMA1_CMAR4 = (DMA1_CMAR4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_CMAR4_MA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_CCR5  --------------------------------
// SVD Line: 3214

unsigned int DMA1_CCR5 __AT (0x40020058);



// ------------------------------  Field Item: DMA1_CCR5_MEM2MEM  ---------------------------------
// SVD Line: 3224

//  <item> SFDITEM_FIELD__DMA1_CCR5_MEM2MEM
//    <name> MEM2MEM </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40020058) Memory to memory mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR5 ) </loc>
//      <o.14..14> MEM2MEM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_CCR5_PL  ------------------------------------
// SVD Line: 3230

//  <item> SFDITEM_FIELD__DMA1_CCR5_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40020058) Channel priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_CCR5 >> 12) & 0x3), ((DMA1_CCR5 = (DMA1_CCR5 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR5_MSIZE  ----------------------------------
// SVD Line: 3236

//  <item> SFDITEM_FIELD__DMA1_CCR5_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40020058) Memory size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_CCR5 >> 10) & 0x3), ((DMA1_CCR5 = (DMA1_CCR5 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR5_PSIZE  ----------------------------------
// SVD Line: 3242

//  <item> SFDITEM_FIELD__DMA1_CCR5_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40020058) Peripheral size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_CCR5 >> 8) & 0x3), ((DMA1_CCR5 = (DMA1_CCR5 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR5_MINC  -----------------------------------
// SVD Line: 3248

//  <item> SFDITEM_FIELD__DMA1_CCR5_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40020058) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR5 ) </loc>
//      <o.7..7> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR5_PINC  -----------------------------------
// SVD Line: 3254

//  <item> SFDITEM_FIELD__DMA1_CCR5_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40020058) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR5 ) </loc>
//      <o.6..6> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR5_CIRC  -----------------------------------
// SVD Line: 3260

//  <item> SFDITEM_FIELD__DMA1_CCR5_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40020058) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR5 ) </loc>
//      <o.5..5> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_CCR5_DIR  -----------------------------------
// SVD Line: 3266

//  <item> SFDITEM_FIELD__DMA1_CCR5_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020058) Data transfer direction </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR5 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR5_TEIE  -----------------------------------
// SVD Line: 3272

//  <item> SFDITEM_FIELD__DMA1_CCR5_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020058) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR5 ) </loc>
//      <o.3..3> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR5_HTIE  -----------------------------------
// SVD Line: 3279

//  <item> SFDITEM_FIELD__DMA1_CCR5_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020058) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR5 ) </loc>
//      <o.2..2> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR5_TCIE  -----------------------------------
// SVD Line: 3286

//  <item> SFDITEM_FIELD__DMA1_CCR5_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020058) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR5 ) </loc>
//      <o.1..1> TCIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_CCR5_EN  ------------------------------------
// SVD Line: 3293

//  <item> SFDITEM_FIELD__DMA1_CCR5_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020058) Channel enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR5 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA1_CCR5  -----------------------------------
// SVD Line: 3214

//  <rtree> SFDITEM_REG__DMA1_CCR5
//    <name> CCR5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020058) channel x configuration  register </i>
//    <loc> ( (unsigned int)((DMA1_CCR5 >> 0) & 0xFFFFFFFF), ((DMA1_CCR5 = (DMA1_CCR5 & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_CCR5_MEM2MEM </item>
//    <item> SFDITEM_FIELD__DMA1_CCR5_PL </item>
//    <item> SFDITEM_FIELD__DMA1_CCR5_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR5_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR5_MINC </item>
//    <item> SFDITEM_FIELD__DMA1_CCR5_PINC </item>
//    <item> SFDITEM_FIELD__DMA1_CCR5_CIRC </item>
//    <item> SFDITEM_FIELD__DMA1_CCR5_DIR </item>
//    <item> SFDITEM_FIELD__DMA1_CCR5_TEIE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR5_HTIE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR5_TCIE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR5_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_CNDTR5  -------------------------------
// SVD Line: 3301

unsigned int DMA1_CNDTR5 __AT (0x4002005C);



// -------------------------------  Field Item: DMA1_CNDTR5_NDT  ----------------------------------
// SVD Line: 3311

//  <item> SFDITEM_FIELD__DMA1_CNDTR5_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002005C) Number of data to transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA1_CNDTR5 >> 0) & 0xFFFF), ((DMA1_CNDTR5 = (DMA1_CNDTR5 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_CNDTR5  ----------------------------------
// SVD Line: 3301

//  <rtree> SFDITEM_REG__DMA1_CNDTR5
//    <name> CNDTR5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002005C) channel x number of data  register </i>
//    <loc> ( (unsigned int)((DMA1_CNDTR5 >> 0) & 0xFFFFFFFF), ((DMA1_CNDTR5 = (DMA1_CNDTR5 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_CNDTR5_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_CPAR5  -------------------------------
// SVD Line: 3319

unsigned int DMA1_CPAR5 __AT (0x40020060);



// --------------------------------  Field Item: DMA1_CPAR5_PA  -----------------------------------
// SVD Line: 3329

//  <item> SFDITEM_FIELD__DMA1_CPAR5_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020060) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_CPAR5 >> 0) & 0xFFFFFFFF), ((DMA1_CPAR5 = (DMA1_CPAR5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_CPAR5  -----------------------------------
// SVD Line: 3319

//  <rtree> SFDITEM_REG__DMA1_CPAR5
//    <name> CPAR5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020060) channel x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA1_CPAR5 >> 0) & 0xFFFFFFFF), ((DMA1_CPAR5 = (DMA1_CPAR5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_CPAR5_PA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_CMAR5  -------------------------------
// SVD Line: 3337

unsigned int DMA1_CMAR5 __AT (0x40020064);



// --------------------------------  Field Item: DMA1_CMAR5_MA  -----------------------------------
// SVD Line: 3347

//  <item> SFDITEM_FIELD__DMA1_CMAR5_MA
//    <name> MA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020064) Memory address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_CMAR5 >> 0) & 0xFFFFFFFF), ((DMA1_CMAR5 = (DMA1_CMAR5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_CMAR5  -----------------------------------
// SVD Line: 3337

//  <rtree> SFDITEM_REG__DMA1_CMAR5
//    <name> CMAR5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020064) channel x memory address  register </i>
//    <loc> ( (unsigned int)((DMA1_CMAR5 >> 0) & 0xFFFFFFFF), ((DMA1_CMAR5 = (DMA1_CMAR5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_CMAR5_MA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_CCR6  --------------------------------
// SVD Line: 3355

unsigned int DMA1_CCR6 __AT (0x4002006C);



// ------------------------------  Field Item: DMA1_CCR6_MEM2MEM  ---------------------------------
// SVD Line: 3365

//  <item> SFDITEM_FIELD__DMA1_CCR6_MEM2MEM
//    <name> MEM2MEM </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4002006C) Memory to memory mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR6 ) </loc>
//      <o.14..14> MEM2MEM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_CCR6_PL  ------------------------------------
// SVD Line: 3371

//  <item> SFDITEM_FIELD__DMA1_CCR6_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4002006C) Channel priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_CCR6 >> 12) & 0x3), ((DMA1_CCR6 = (DMA1_CCR6 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR6_MSIZE  ----------------------------------
// SVD Line: 3377

//  <item> SFDITEM_FIELD__DMA1_CCR6_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4002006C) Memory size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_CCR6 >> 10) & 0x3), ((DMA1_CCR6 = (DMA1_CCR6 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR6_PSIZE  ----------------------------------
// SVD Line: 3383

//  <item> SFDITEM_FIELD__DMA1_CCR6_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4002006C) Peripheral size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_CCR6 >> 8) & 0x3), ((DMA1_CCR6 = (DMA1_CCR6 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR6_MINC  -----------------------------------
// SVD Line: 3389

//  <item> SFDITEM_FIELD__DMA1_CCR6_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4002006C) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR6 ) </loc>
//      <o.7..7> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR6_PINC  -----------------------------------
// SVD Line: 3395

//  <item> SFDITEM_FIELD__DMA1_CCR6_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4002006C) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR6 ) </loc>
//      <o.6..6> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR6_CIRC  -----------------------------------
// SVD Line: 3401

//  <item> SFDITEM_FIELD__DMA1_CCR6_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4002006C) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR6 ) </loc>
//      <o.5..5> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_CCR6_DIR  -----------------------------------
// SVD Line: 3407

//  <item> SFDITEM_FIELD__DMA1_CCR6_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4002006C) Data transfer direction </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR6 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR6_TEIE  -----------------------------------
// SVD Line: 3413

//  <item> SFDITEM_FIELD__DMA1_CCR6_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4002006C) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR6 ) </loc>
//      <o.3..3> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR6_HTIE  -----------------------------------
// SVD Line: 3420

//  <item> SFDITEM_FIELD__DMA1_CCR6_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002006C) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR6 ) </loc>
//      <o.2..2> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR6_TCIE  -----------------------------------
// SVD Line: 3427

//  <item> SFDITEM_FIELD__DMA1_CCR6_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4002006C) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR6 ) </loc>
//      <o.1..1> TCIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_CCR6_EN  ------------------------------------
// SVD Line: 3434

//  <item> SFDITEM_FIELD__DMA1_CCR6_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4002006C) Channel enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR6 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA1_CCR6  -----------------------------------
// SVD Line: 3355

//  <rtree> SFDITEM_REG__DMA1_CCR6
//    <name> CCR6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002006C) channel x configuration  register </i>
//    <loc> ( (unsigned int)((DMA1_CCR6 >> 0) & 0xFFFFFFFF), ((DMA1_CCR6 = (DMA1_CCR6 & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_CCR6_MEM2MEM </item>
//    <item> SFDITEM_FIELD__DMA1_CCR6_PL </item>
//    <item> SFDITEM_FIELD__DMA1_CCR6_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR6_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR6_MINC </item>
//    <item> SFDITEM_FIELD__DMA1_CCR6_PINC </item>
//    <item> SFDITEM_FIELD__DMA1_CCR6_CIRC </item>
//    <item> SFDITEM_FIELD__DMA1_CCR6_DIR </item>
//    <item> SFDITEM_FIELD__DMA1_CCR6_TEIE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR6_HTIE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR6_TCIE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR6_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_CNDTR6  -------------------------------
// SVD Line: 3442

unsigned int DMA1_CNDTR6 __AT (0x40020070);



// -------------------------------  Field Item: DMA1_CNDTR6_NDT  ----------------------------------
// SVD Line: 3452

//  <item> SFDITEM_FIELD__DMA1_CNDTR6_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020070) Number of data to transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA1_CNDTR6 >> 0) & 0xFFFF), ((DMA1_CNDTR6 = (DMA1_CNDTR6 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_CNDTR6  ----------------------------------
// SVD Line: 3442

//  <rtree> SFDITEM_REG__DMA1_CNDTR6
//    <name> CNDTR6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020070) channel x number of data  register </i>
//    <loc> ( (unsigned int)((DMA1_CNDTR6 >> 0) & 0xFFFFFFFF), ((DMA1_CNDTR6 = (DMA1_CNDTR6 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_CNDTR6_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_CPAR6  -------------------------------
// SVD Line: 3460

unsigned int DMA1_CPAR6 __AT (0x40020074);



// --------------------------------  Field Item: DMA1_CPAR6_PA  -----------------------------------
// SVD Line: 3470

//  <item> SFDITEM_FIELD__DMA1_CPAR6_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020074) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_CPAR6 >> 0) & 0xFFFFFFFF), ((DMA1_CPAR6 = (DMA1_CPAR6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_CPAR6  -----------------------------------
// SVD Line: 3460

//  <rtree> SFDITEM_REG__DMA1_CPAR6
//    <name> CPAR6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020074) channel x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA1_CPAR6 >> 0) & 0xFFFFFFFF), ((DMA1_CPAR6 = (DMA1_CPAR6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_CPAR6_PA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_CMAR6  -------------------------------
// SVD Line: 3478

unsigned int DMA1_CMAR6 __AT (0x40020078);



// --------------------------------  Field Item: DMA1_CMAR6_MA  -----------------------------------
// SVD Line: 3488

//  <item> SFDITEM_FIELD__DMA1_CMAR6_MA
//    <name> MA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020078) Memory address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_CMAR6 >> 0) & 0xFFFFFFFF), ((DMA1_CMAR6 = (DMA1_CMAR6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_CMAR6  -----------------------------------
// SVD Line: 3478

//  <rtree> SFDITEM_REG__DMA1_CMAR6
//    <name> CMAR6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020078) channel x memory address  register </i>
//    <loc> ( (unsigned int)((DMA1_CMAR6 >> 0) & 0xFFFFFFFF), ((DMA1_CMAR6 = (DMA1_CMAR6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_CMAR6_MA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_CCR7  --------------------------------
// SVD Line: 3496

unsigned int DMA1_CCR7 __AT (0x40020080);



// ------------------------------  Field Item: DMA1_CCR7_MEM2MEM  ---------------------------------
// SVD Line: 3506

//  <item> SFDITEM_FIELD__DMA1_CCR7_MEM2MEM
//    <name> MEM2MEM </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40020080) Memory to memory mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR7 ) </loc>
//      <o.14..14> MEM2MEM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_CCR7_PL  ------------------------------------
// SVD Line: 3512

//  <item> SFDITEM_FIELD__DMA1_CCR7_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40020080) Channel priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_CCR7 >> 12) & 0x3), ((DMA1_CCR7 = (DMA1_CCR7 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR7_MSIZE  ----------------------------------
// SVD Line: 3518

//  <item> SFDITEM_FIELD__DMA1_CCR7_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40020080) Memory size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_CCR7 >> 10) & 0x3), ((DMA1_CCR7 = (DMA1_CCR7 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR7_PSIZE  ----------------------------------
// SVD Line: 3524

//  <item> SFDITEM_FIELD__DMA1_CCR7_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40020080) Peripheral size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_CCR7 >> 8) & 0x3), ((DMA1_CCR7 = (DMA1_CCR7 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR7_MINC  -----------------------------------
// SVD Line: 3530

//  <item> SFDITEM_FIELD__DMA1_CCR7_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40020080) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR7 ) </loc>
//      <o.7..7> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR7_PINC  -----------------------------------
// SVD Line: 3536

//  <item> SFDITEM_FIELD__DMA1_CCR7_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40020080) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR7 ) </loc>
//      <o.6..6> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR7_CIRC  -----------------------------------
// SVD Line: 3542

//  <item> SFDITEM_FIELD__DMA1_CCR7_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40020080) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR7 ) </loc>
//      <o.5..5> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_CCR7_DIR  -----------------------------------
// SVD Line: 3548

//  <item> SFDITEM_FIELD__DMA1_CCR7_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020080) Data transfer direction </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR7 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR7_TEIE  -----------------------------------
// SVD Line: 3554

//  <item> SFDITEM_FIELD__DMA1_CCR7_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020080) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR7 ) </loc>
//      <o.3..3> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR7_HTIE  -----------------------------------
// SVD Line: 3561

//  <item> SFDITEM_FIELD__DMA1_CCR7_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020080) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR7 ) </loc>
//      <o.2..2> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CCR7_TCIE  -----------------------------------
// SVD Line: 3568

//  <item> SFDITEM_FIELD__DMA1_CCR7_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020080) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR7 ) </loc>
//      <o.1..1> TCIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_CCR7_EN  ------------------------------------
// SVD Line: 3575

//  <item> SFDITEM_FIELD__DMA1_CCR7_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020080) Channel enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_CCR7 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA1_CCR7  -----------------------------------
// SVD Line: 3496

//  <rtree> SFDITEM_REG__DMA1_CCR7
//    <name> CCR7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020080) channel x configuration  register </i>
//    <loc> ( (unsigned int)((DMA1_CCR7 >> 0) & 0xFFFFFFFF), ((DMA1_CCR7 = (DMA1_CCR7 & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_CCR7_MEM2MEM </item>
//    <item> SFDITEM_FIELD__DMA1_CCR7_PL </item>
//    <item> SFDITEM_FIELD__DMA1_CCR7_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR7_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR7_MINC </item>
//    <item> SFDITEM_FIELD__DMA1_CCR7_PINC </item>
//    <item> SFDITEM_FIELD__DMA1_CCR7_CIRC </item>
//    <item> SFDITEM_FIELD__DMA1_CCR7_DIR </item>
//    <item> SFDITEM_FIELD__DMA1_CCR7_TEIE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR7_HTIE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR7_TCIE </item>
//    <item> SFDITEM_FIELD__DMA1_CCR7_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_CNDTR7  -------------------------------
// SVD Line: 3583

unsigned int DMA1_CNDTR7 __AT (0x40020084);



// -------------------------------  Field Item: DMA1_CNDTR7_NDT  ----------------------------------
// SVD Line: 3593

//  <item> SFDITEM_FIELD__DMA1_CNDTR7_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020084) Number of data to transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA1_CNDTR7 >> 0) & 0xFFFF), ((DMA1_CNDTR7 = (DMA1_CNDTR7 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_CNDTR7  ----------------------------------
// SVD Line: 3583

//  <rtree> SFDITEM_REG__DMA1_CNDTR7
//    <name> CNDTR7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020084) channel x number of data  register </i>
//    <loc> ( (unsigned int)((DMA1_CNDTR7 >> 0) & 0xFFFFFFFF), ((DMA1_CNDTR7 = (DMA1_CNDTR7 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_CNDTR7_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_CPAR7  -------------------------------
// SVD Line: 3601

unsigned int DMA1_CPAR7 __AT (0x40020088);



// --------------------------------  Field Item: DMA1_CPAR7_PA  -----------------------------------
// SVD Line: 3611

//  <item> SFDITEM_FIELD__DMA1_CPAR7_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020088) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_CPAR7 >> 0) & 0xFFFFFFFF), ((DMA1_CPAR7 = (DMA1_CPAR7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_CPAR7  -----------------------------------
// SVD Line: 3601

//  <rtree> SFDITEM_REG__DMA1_CPAR7
//    <name> CPAR7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020088) channel x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA1_CPAR7 >> 0) & 0xFFFFFFFF), ((DMA1_CPAR7 = (DMA1_CPAR7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_CPAR7_PA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_CMAR7  -------------------------------
// SVD Line: 3619

unsigned int DMA1_CMAR7 __AT (0x4002008C);



// --------------------------------  Field Item: DMA1_CMAR7_MA  -----------------------------------
// SVD Line: 3629

//  <item> SFDITEM_FIELD__DMA1_CMAR7_MA
//    <name> MA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002008C) Memory address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_CMAR7 >> 0) & 0xFFFFFFFF), ((DMA1_CMAR7 = (DMA1_CMAR7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_CMAR7  -----------------------------------
// SVD Line: 3619

//  <rtree> SFDITEM_REG__DMA1_CMAR7
//    <name> CMAR7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002008C) channel x memory address  register </i>
//    <loc> ( (unsigned int)((DMA1_CMAR7 >> 0) & 0xFFFFFFFF), ((DMA1_CMAR7 = (DMA1_CMAR7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_CMAR7_MA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_CSELR  -------------------------------
// SVD Line: 3637

unsigned int DMA1_CSELR __AT (0x400200A8);



// -------------------------------  Field Item: DMA1_CSELR_C7S  -----------------------------------
// SVD Line: 3646

//  <item> SFDITEM_FIELD__DMA1_CSELR_C7S
//    <name> C7S </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x400200A8) DMA channel 7 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_CSELR >> 24) & 0xF), ((DMA1_CSELR = (DMA1_CSELR & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CSELR_C6S  -----------------------------------
// SVD Line: 3652

//  <item> SFDITEM_FIELD__DMA1_CSELR_C6S
//    <name> C6S </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x400200A8) DMA channel 6 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_CSELR >> 20) & 0xF), ((DMA1_CSELR = (DMA1_CSELR & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CSELR_C5S  -----------------------------------
// SVD Line: 3658

//  <item> SFDITEM_FIELD__DMA1_CSELR_C5S
//    <name> C5S </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x400200A8) DMA channel 5 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_CSELR >> 16) & 0xF), ((DMA1_CSELR = (DMA1_CSELR & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CSELR_C4S  -----------------------------------
// SVD Line: 3664

//  <item> SFDITEM_FIELD__DMA1_CSELR_C4S
//    <name> C4S </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x400200A8) DMA channel 4 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_CSELR >> 12) & 0xF), ((DMA1_CSELR = (DMA1_CSELR & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CSELR_C3S  -----------------------------------
// SVD Line: 3670

//  <item> SFDITEM_FIELD__DMA1_CSELR_C3S
//    <name> C3S </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x400200A8) DMA channel 3 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_CSELR >> 8) & 0xF), ((DMA1_CSELR = (DMA1_CSELR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CSELR_C2S  -----------------------------------
// SVD Line: 3676

//  <item> SFDITEM_FIELD__DMA1_CSELR_C2S
//    <name> C2S </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x400200A8) DMA channel 2 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_CSELR >> 4) & 0xF), ((DMA1_CSELR = (DMA1_CSELR & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_CSELR_C1S  -----------------------------------
// SVD Line: 3682

//  <item> SFDITEM_FIELD__DMA1_CSELR_C1S
//    <name> C1S </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400200A8) DMA channel 1 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_CSELR >> 0) & 0xF), ((DMA1_CSELR = (DMA1_CSELR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_CSELR  -----------------------------------
// SVD Line: 3637

//  <rtree> SFDITEM_REG__DMA1_CSELR
//    <name> CSELR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400200A8) channel selection register </i>
//    <loc> ( (unsigned int)((DMA1_CSELR >> 0) & 0xFFFFFFFF), ((DMA1_CSELR = (DMA1_CSELR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_CSELR_C7S </item>
//    <item> SFDITEM_FIELD__DMA1_CSELR_C6S </item>
//    <item> SFDITEM_FIELD__DMA1_CSELR_C5S </item>
//    <item> SFDITEM_FIELD__DMA1_CSELR_C4S </item>
//    <item> SFDITEM_FIELD__DMA1_CSELR_C3S </item>
//    <item> SFDITEM_FIELD__DMA1_CSELR_C2S </item>
//    <item> SFDITEM_FIELD__DMA1_CSELR_C1S </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: DMA1  -------------------------------------
// SVD Line: 2190

//  <view> DMA1
//    <name> DMA1 </name>
//    <item> SFDITEM_REG__DMA1_ISR </item>
//    <item> SFDITEM_REG__DMA1_IFCR </item>
//    <item> SFDITEM_REG__DMA1_CCR1 </item>
//    <item> SFDITEM_REG__DMA1_CNDTR1 </item>
//    <item> SFDITEM_REG__DMA1_CPAR1 </item>
//    <item> SFDITEM_REG__DMA1_CMAR1 </item>
//    <item> SFDITEM_REG__DMA1_CCR2 </item>
//    <item> SFDITEM_REG__DMA1_CNDTR2 </item>
//    <item> SFDITEM_REG__DMA1_CPAR2 </item>
//    <item> SFDITEM_REG__DMA1_CMAR2 </item>
//    <item> SFDITEM_REG__DMA1_CCR3 </item>
//    <item> SFDITEM_REG__DMA1_CNDTR3 </item>
//    <item> SFDITEM_REG__DMA1_CPAR3 </item>
//    <item> SFDITEM_REG__DMA1_CMAR3 </item>
//    <item> SFDITEM_REG__DMA1_CCR4 </item>
//    <item> SFDITEM_REG__DMA1_CNDTR4 </item>
//    <item> SFDITEM_REG__DMA1_CPAR4 </item>
//    <item> SFDITEM_REG__DMA1_CMAR4 </item>
//    <item> SFDITEM_REG__DMA1_CCR5 </item>
//    <item> SFDITEM_REG__DMA1_CNDTR5 </item>
//    <item> SFDITEM_REG__DMA1_CPAR5 </item>
//    <item> SFDITEM_REG__DMA1_CMAR5 </item>
//    <item> SFDITEM_REG__DMA1_CCR6 </item>
//    <item> SFDITEM_REG__DMA1_CNDTR6 </item>
//    <item> SFDITEM_REG__DMA1_CPAR6 </item>
//    <item> SFDITEM_REG__DMA1_CMAR6 </item>
//    <item> SFDITEM_REG__DMA1_CCR7 </item>
//    <item> SFDITEM_REG__DMA1_CNDTR7 </item>
//    <item> SFDITEM_REG__DMA1_CPAR7 </item>
//    <item> SFDITEM_REG__DMA1_CMAR7 </item>
//    <item> SFDITEM_REG__DMA1_CSELR </item>
//  </view>
//  


// -----------------------------  Register Item Address: DMA2_ISR  --------------------------------
// SVD Line: 2236

unsigned int DMA2_ISR __AT (0x40020400);



// -------------------------------  Field Item: DMA2_ISR_TEIF7  -----------------------------------
// SVD Line: 2245

//  <item> SFDITEM_FIELD__DMA2_ISR_TEIF7
//    <name> TEIF7 </name>
//    <r> 
//    <i> [Bit 27] RO (@ 0x40020400) Channel x transfer error flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_ISR ) </loc>
//      <o.27..27> TEIF7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_ISR_HTIF7  -----------------------------------
// SVD Line: 2252

//  <item> SFDITEM_FIELD__DMA2_ISR_HTIF7
//    <name> HTIF7 </name>
//    <r> 
//    <i> [Bit 26] RO (@ 0x40020400) Channel x half transfer flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_ISR ) </loc>
//      <o.26..26> HTIF7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_ISR_TCIF7  -----------------------------------
// SVD Line: 2259

//  <item> SFDITEM_FIELD__DMA2_ISR_TCIF7
//    <name> TCIF7 </name>
//    <r> 
//    <i> [Bit 25] RO (@ 0x40020400) Channel x transfer complete flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_ISR ) </loc>
//      <o.25..25> TCIF7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_ISR_GIF7  -----------------------------------
// SVD Line: 2266

//  <item> SFDITEM_FIELD__DMA2_ISR_GIF7
//    <name> GIF7 </name>
//    <r> 
//    <i> [Bit 24] RO (@ 0x40020400) Channel x global interrupt flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_ISR ) </loc>
//      <o.24..24> GIF7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_ISR_TEIF6  -----------------------------------
// SVD Line: 2273

//  <item> SFDITEM_FIELD__DMA2_ISR_TEIF6
//    <name> TEIF6 </name>
//    <r> 
//    <i> [Bit 23] RO (@ 0x40020400) Channel x transfer error flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_ISR ) </loc>
//      <o.23..23> TEIF6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_ISR_HTIF6  -----------------------------------
// SVD Line: 2280

//  <item> SFDITEM_FIELD__DMA2_ISR_HTIF6
//    <name> HTIF6 </name>
//    <r> 
//    <i> [Bit 22] RO (@ 0x40020400) Channel x half transfer flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_ISR ) </loc>
//      <o.22..22> HTIF6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_ISR_TCIF6  -----------------------------------
// SVD Line: 2287

//  <item> SFDITEM_FIELD__DMA2_ISR_TCIF6
//    <name> TCIF6 </name>
//    <r> 
//    <i> [Bit 21] RO (@ 0x40020400) Channel x transfer complete flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_ISR ) </loc>
//      <o.21..21> TCIF6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_ISR_GIF6  -----------------------------------
// SVD Line: 2294

//  <item> SFDITEM_FIELD__DMA2_ISR_GIF6
//    <name> GIF6 </name>
//    <r> 
//    <i> [Bit 20] RO (@ 0x40020400) Channel x global interrupt flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_ISR ) </loc>
//      <o.20..20> GIF6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_ISR_TEIF5  -----------------------------------
// SVD Line: 2301

//  <item> SFDITEM_FIELD__DMA2_ISR_TEIF5
//    <name> TEIF5 </name>
//    <r> 
//    <i> [Bit 19] RO (@ 0x40020400) Channel x transfer error flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_ISR ) </loc>
//      <o.19..19> TEIF5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_ISR_HTIF5  -----------------------------------
// SVD Line: 2308

//  <item> SFDITEM_FIELD__DMA2_ISR_HTIF5
//    <name> HTIF5 </name>
//    <r> 
//    <i> [Bit 18] RO (@ 0x40020400) Channel x half transfer flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_ISR ) </loc>
//      <o.18..18> HTIF5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_ISR_TCIF5  -----------------------------------
// SVD Line: 2315

//  <item> SFDITEM_FIELD__DMA2_ISR_TCIF5
//    <name> TCIF5 </name>
//    <r> 
//    <i> [Bit 17] RO (@ 0x40020400) Channel x transfer complete flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_ISR ) </loc>
//      <o.17..17> TCIF5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_ISR_GIF5  -----------------------------------
// SVD Line: 2322

//  <item> SFDITEM_FIELD__DMA2_ISR_GIF5
//    <name> GIF5 </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x40020400) Channel x global interrupt flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_ISR ) </loc>
//      <o.16..16> GIF5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_ISR_TEIF4  -----------------------------------
// SVD Line: 2329

//  <item> SFDITEM_FIELD__DMA2_ISR_TEIF4
//    <name> TEIF4 </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x40020400) Channel x transfer error flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_ISR ) </loc>
//      <o.15..15> TEIF4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_ISR_HTIF4  -----------------------------------
// SVD Line: 2336

//  <item> SFDITEM_FIELD__DMA2_ISR_HTIF4
//    <name> HTIF4 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x40020400) Channel x half transfer flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_ISR ) </loc>
//      <o.14..14> HTIF4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_ISR_TCIF4  -----------------------------------
// SVD Line: 2343

//  <item> SFDITEM_FIELD__DMA2_ISR_TCIF4
//    <name> TCIF4 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40020400) Channel x transfer complete flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_ISR ) </loc>
//      <o.13..13> TCIF4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_ISR_GIF4  -----------------------------------
// SVD Line: 2350

//  <item> SFDITEM_FIELD__DMA2_ISR_GIF4
//    <name> GIF4 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40020400) Channel x global interrupt flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_ISR ) </loc>
//      <o.12..12> GIF4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_ISR_TEIF3  -----------------------------------
// SVD Line: 2357

//  <item> SFDITEM_FIELD__DMA2_ISR_TEIF3
//    <name> TEIF3 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40020400) Channel x transfer error flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_ISR ) </loc>
//      <o.11..11> TEIF3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_ISR_HTIF3  -----------------------------------
// SVD Line: 2364

//  <item> SFDITEM_FIELD__DMA2_ISR_HTIF3
//    <name> HTIF3 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40020400) Channel x half transfer flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_ISR ) </loc>
//      <o.10..10> HTIF3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_ISR_TCIF3  -----------------------------------
// SVD Line: 2371

//  <item> SFDITEM_FIELD__DMA2_ISR_TCIF3
//    <name> TCIF3 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40020400) Channel x transfer complete flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_ISR ) </loc>
//      <o.9..9> TCIF3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_ISR_GIF3  -----------------------------------
// SVD Line: 2378

//  <item> SFDITEM_FIELD__DMA2_ISR_GIF3
//    <name> GIF3 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40020400) Channel x global interrupt flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_ISR ) </loc>
//      <o.8..8> GIF3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_ISR_TEIF2  -----------------------------------
// SVD Line: 2385

//  <item> SFDITEM_FIELD__DMA2_ISR_TEIF2
//    <name> TEIF2 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40020400) Channel x transfer error flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_ISR ) </loc>
//      <o.7..7> TEIF2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_ISR_HTIF2  -----------------------------------
// SVD Line: 2392

//  <item> SFDITEM_FIELD__DMA2_ISR_HTIF2
//    <name> HTIF2 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40020400) Channel x half transfer flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_ISR ) </loc>
//      <o.6..6> HTIF2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_ISR_TCIF2  -----------------------------------
// SVD Line: 2399

//  <item> SFDITEM_FIELD__DMA2_ISR_TCIF2
//    <name> TCIF2 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40020400) Channel x transfer complete flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_ISR ) </loc>
//      <o.5..5> TCIF2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_ISR_GIF2  -----------------------------------
// SVD Line: 2406

//  <item> SFDITEM_FIELD__DMA2_ISR_GIF2
//    <name> GIF2 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40020400) Channel x global interrupt flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_ISR ) </loc>
//      <o.4..4> GIF2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_ISR_TEIF1  -----------------------------------
// SVD Line: 2413

//  <item> SFDITEM_FIELD__DMA2_ISR_TEIF1
//    <name> TEIF1 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40020400) Channel x transfer error flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_ISR ) </loc>
//      <o.3..3> TEIF1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_ISR_HTIF1  -----------------------------------
// SVD Line: 2420

//  <item> SFDITEM_FIELD__DMA2_ISR_HTIF1
//    <name> HTIF1 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40020400) Channel x half transfer flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_ISR ) </loc>
//      <o.2..2> HTIF1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_ISR_TCIF1  -----------------------------------
// SVD Line: 2427

//  <item> SFDITEM_FIELD__DMA2_ISR_TCIF1
//    <name> TCIF1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40020400) Channel x transfer complete flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_ISR ) </loc>
//      <o.1..1> TCIF1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_ISR_GIF1  -----------------------------------
// SVD Line: 2434

//  <item> SFDITEM_FIELD__DMA2_ISR_GIF1
//    <name> GIF1 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40020400) Channel x global interrupt flag (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_ISR ) </loc>
//      <o.0..0> GIF1
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA2_ISR  ------------------------------------
// SVD Line: 2236

//  <rtree> SFDITEM_REG__DMA2_ISR
//    <name> ISR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40020400) interrupt status register </i>
//    <loc> ( (unsigned int)((DMA2_ISR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__DMA2_ISR_TEIF7 </item>
//    <item> SFDITEM_FIELD__DMA2_ISR_HTIF7 </item>
//    <item> SFDITEM_FIELD__DMA2_ISR_TCIF7 </item>
//    <item> SFDITEM_FIELD__DMA2_ISR_GIF7 </item>
//    <item> SFDITEM_FIELD__DMA2_ISR_TEIF6 </item>
//    <item> SFDITEM_FIELD__DMA2_ISR_HTIF6 </item>
//    <item> SFDITEM_FIELD__DMA2_ISR_TCIF6 </item>
//    <item> SFDITEM_FIELD__DMA2_ISR_GIF6 </item>
//    <item> SFDITEM_FIELD__DMA2_ISR_TEIF5 </item>
//    <item> SFDITEM_FIELD__DMA2_ISR_HTIF5 </item>
//    <item> SFDITEM_FIELD__DMA2_ISR_TCIF5 </item>
//    <item> SFDITEM_FIELD__DMA2_ISR_GIF5 </item>
//    <item> SFDITEM_FIELD__DMA2_ISR_TEIF4 </item>
//    <item> SFDITEM_FIELD__DMA2_ISR_HTIF4 </item>
//    <item> SFDITEM_FIELD__DMA2_ISR_TCIF4 </item>
//    <item> SFDITEM_FIELD__DMA2_ISR_GIF4 </item>
//    <item> SFDITEM_FIELD__DMA2_ISR_TEIF3 </item>
//    <item> SFDITEM_FIELD__DMA2_ISR_HTIF3 </item>
//    <item> SFDITEM_FIELD__DMA2_ISR_TCIF3 </item>
//    <item> SFDITEM_FIELD__DMA2_ISR_GIF3 </item>
//    <item> SFDITEM_FIELD__DMA2_ISR_TEIF2 </item>
//    <item> SFDITEM_FIELD__DMA2_ISR_HTIF2 </item>
//    <item> SFDITEM_FIELD__DMA2_ISR_TCIF2 </item>
//    <item> SFDITEM_FIELD__DMA2_ISR_GIF2 </item>
//    <item> SFDITEM_FIELD__DMA2_ISR_TEIF1 </item>
//    <item> SFDITEM_FIELD__DMA2_ISR_HTIF1 </item>
//    <item> SFDITEM_FIELD__DMA2_ISR_TCIF1 </item>
//    <item> SFDITEM_FIELD__DMA2_ISR_GIF1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_IFCR  --------------------------------
// SVD Line: 2443

unsigned int DMA2_IFCR __AT (0x40020404);



// ------------------------------  Field Item: DMA2_IFCR_CTEIF7  ----------------------------------
// SVD Line: 2452

//  <item> SFDITEM_FIELD__DMA2_IFCR_CTEIF7
//    <name> CTEIF7 </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x40020404) Channel x transfer error clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_IFCR ) </loc>
//      <o.27..27> CTEIF7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_IFCR_CHTIF7  ----------------------------------
// SVD Line: 2459

//  <item> SFDITEM_FIELD__DMA2_IFCR_CHTIF7
//    <name> CHTIF7 </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x40020404) Channel x half transfer clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_IFCR ) </loc>
//      <o.26..26> CHTIF7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_IFCR_CTCIF7  ----------------------------------
// SVD Line: 2466

//  <item> SFDITEM_FIELD__DMA2_IFCR_CTCIF7
//    <name> CTCIF7 </name>
//    <w> 
//    <i> [Bit 25] WO (@ 0x40020404) Channel x transfer complete clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_IFCR ) </loc>
//      <o.25..25> CTCIF7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_IFCR_CGIF7  ----------------------------------
// SVD Line: 2473

//  <item> SFDITEM_FIELD__DMA2_IFCR_CGIF7
//    <name> CGIF7 </name>
//    <w> 
//    <i> [Bit 24] WO (@ 0x40020404) Channel x global interrupt clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_IFCR ) </loc>
//      <o.24..24> CGIF7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_IFCR_CTEIF6  ----------------------------------
// SVD Line: 2480

//  <item> SFDITEM_FIELD__DMA2_IFCR_CTEIF6
//    <name> CTEIF6 </name>
//    <w> 
//    <i> [Bit 23] WO (@ 0x40020404) Channel x transfer error clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_IFCR ) </loc>
//      <o.23..23> CTEIF6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_IFCR_CHTIF6  ----------------------------------
// SVD Line: 2487

//  <item> SFDITEM_FIELD__DMA2_IFCR_CHTIF6
//    <name> CHTIF6 </name>
//    <w> 
//    <i> [Bit 22] WO (@ 0x40020404) Channel x half transfer clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_IFCR ) </loc>
//      <o.22..22> CHTIF6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_IFCR_CTCIF6  ----------------------------------
// SVD Line: 2494

//  <item> SFDITEM_FIELD__DMA2_IFCR_CTCIF6
//    <name> CTCIF6 </name>
//    <w> 
//    <i> [Bit 21] WO (@ 0x40020404) Channel x transfer complete clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_IFCR ) </loc>
//      <o.21..21> CTCIF6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_IFCR_CGIF6  ----------------------------------
// SVD Line: 2501

//  <item> SFDITEM_FIELD__DMA2_IFCR_CGIF6
//    <name> CGIF6 </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x40020404) Channel x global interrupt clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_IFCR ) </loc>
//      <o.20..20> CGIF6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_IFCR_CTEIF5  ----------------------------------
// SVD Line: 2508

//  <item> SFDITEM_FIELD__DMA2_IFCR_CTEIF5
//    <name> CTEIF5 </name>
//    <w> 
//    <i> [Bit 19] WO (@ 0x40020404) Channel x transfer error clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_IFCR ) </loc>
//      <o.19..19> CTEIF5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_IFCR_CHTIF5  ----------------------------------
// SVD Line: 2515

//  <item> SFDITEM_FIELD__DMA2_IFCR_CHTIF5
//    <name> CHTIF5 </name>
//    <w> 
//    <i> [Bit 18] WO (@ 0x40020404) Channel x half transfer clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_IFCR ) </loc>
//      <o.18..18> CHTIF5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_IFCR_CTCIF5  ----------------------------------
// SVD Line: 2522

//  <item> SFDITEM_FIELD__DMA2_IFCR_CTCIF5
//    <name> CTCIF5 </name>
//    <w> 
//    <i> [Bit 17] WO (@ 0x40020404) Channel x transfer complete clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_IFCR ) </loc>
//      <o.17..17> CTCIF5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_IFCR_CGIF5  ----------------------------------
// SVD Line: 2529

//  <item> SFDITEM_FIELD__DMA2_IFCR_CGIF5
//    <name> CGIF5 </name>
//    <w> 
//    <i> [Bit 16] WO (@ 0x40020404) Channel x global interrupt clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_IFCR ) </loc>
//      <o.16..16> CGIF5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_IFCR_CTEIF4  ----------------------------------
// SVD Line: 2536

//  <item> SFDITEM_FIELD__DMA2_IFCR_CTEIF4
//    <name> CTEIF4 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x40020404) Channel x transfer error clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_IFCR ) </loc>
//      <o.15..15> CTEIF4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_IFCR_CHTIF4  ----------------------------------
// SVD Line: 2543

//  <item> SFDITEM_FIELD__DMA2_IFCR_CHTIF4
//    <name> CHTIF4 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x40020404) Channel x half transfer clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_IFCR ) </loc>
//      <o.14..14> CHTIF4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_IFCR_CTCIF4  ----------------------------------
// SVD Line: 2550

//  <item> SFDITEM_FIELD__DMA2_IFCR_CTCIF4
//    <name> CTCIF4 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x40020404) Channel x transfer complete clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_IFCR ) </loc>
//      <o.13..13> CTCIF4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_IFCR_CGIF4  ----------------------------------
// SVD Line: 2557

//  <item> SFDITEM_FIELD__DMA2_IFCR_CGIF4
//    <name> CGIF4 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x40020404) Channel x global interrupt clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_IFCR ) </loc>
//      <o.12..12> CGIF4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_IFCR_CTEIF3  ----------------------------------
// SVD Line: 2564

//  <item> SFDITEM_FIELD__DMA2_IFCR_CTEIF3
//    <name> CTEIF3 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x40020404) Channel x transfer error clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_IFCR ) </loc>
//      <o.11..11> CTEIF3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_IFCR_CHTIF3  ----------------------------------
// SVD Line: 2571

//  <item> SFDITEM_FIELD__DMA2_IFCR_CHTIF3
//    <name> CHTIF3 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x40020404) Channel x half transfer clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_IFCR ) </loc>
//      <o.10..10> CHTIF3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_IFCR_CTCIF3  ----------------------------------
// SVD Line: 2578

//  <item> SFDITEM_FIELD__DMA2_IFCR_CTCIF3
//    <name> CTCIF3 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x40020404) Channel x transfer complete clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_IFCR ) </loc>
//      <o.9..9> CTCIF3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_IFCR_CGIF3  ----------------------------------
// SVD Line: 2585

//  <item> SFDITEM_FIELD__DMA2_IFCR_CGIF3
//    <name> CGIF3 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40020404) Channel x global interrupt clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_IFCR ) </loc>
//      <o.8..8> CGIF3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_IFCR_CTEIF2  ----------------------------------
// SVD Line: 2592

//  <item> SFDITEM_FIELD__DMA2_IFCR_CTEIF2
//    <name> CTEIF2 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x40020404) Channel x transfer error clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_IFCR ) </loc>
//      <o.7..7> CTEIF2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_IFCR_CHTIF2  ----------------------------------
// SVD Line: 2599

//  <item> SFDITEM_FIELD__DMA2_IFCR_CHTIF2
//    <name> CHTIF2 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40020404) Channel x half transfer clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_IFCR ) </loc>
//      <o.6..6> CHTIF2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_IFCR_CTCIF2  ----------------------------------
// SVD Line: 2606

//  <item> SFDITEM_FIELD__DMA2_IFCR_CTCIF2
//    <name> CTCIF2 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40020404) Channel x transfer complete clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_IFCR ) </loc>
//      <o.5..5> CTCIF2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_IFCR_CGIF2  ----------------------------------
// SVD Line: 2613

//  <item> SFDITEM_FIELD__DMA2_IFCR_CGIF2
//    <name> CGIF2 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40020404) Channel x global interrupt clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_IFCR ) </loc>
//      <o.4..4> CGIF2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_IFCR_CTEIF1  ----------------------------------
// SVD Line: 2620

//  <item> SFDITEM_FIELD__DMA2_IFCR_CTEIF1
//    <name> CTEIF1 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40020404) Channel x transfer error clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_IFCR ) </loc>
//      <o.3..3> CTEIF1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_IFCR_CHTIF1  ----------------------------------
// SVD Line: 2627

//  <item> SFDITEM_FIELD__DMA2_IFCR_CHTIF1
//    <name> CHTIF1 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40020404) Channel x half transfer clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_IFCR ) </loc>
//      <o.2..2> CHTIF1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_IFCR_CTCIF1  ----------------------------------
// SVD Line: 2634

//  <item> SFDITEM_FIELD__DMA2_IFCR_CTCIF1
//    <name> CTCIF1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40020404) Channel x transfer complete clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_IFCR ) </loc>
//      <o.1..1> CTCIF1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_IFCR_CGIF1  ----------------------------------
// SVD Line: 2641

//  <item> SFDITEM_FIELD__DMA2_IFCR_CGIF1
//    <name> CGIF1 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40020404) Channel x global interrupt clear (x = 1  ..7) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_IFCR ) </loc>
//      <o.0..0> CGIF1
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA2_IFCR  -----------------------------------
// SVD Line: 2443

//  <rtree> SFDITEM_REG__DMA2_IFCR
//    <name> IFCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40020404) interrupt flag clear register </i>
//    <loc> ( (unsigned int)((DMA2_IFCR >> 0) & 0xFFFFFFFF), ((DMA2_IFCR = (DMA2_IFCR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_IFCR_CTEIF7 </item>
//    <item> SFDITEM_FIELD__DMA2_IFCR_CHTIF7 </item>
//    <item> SFDITEM_FIELD__DMA2_IFCR_CTCIF7 </item>
//    <item> SFDITEM_FIELD__DMA2_IFCR_CGIF7 </item>
//    <item> SFDITEM_FIELD__DMA2_IFCR_CTEIF6 </item>
//    <item> SFDITEM_FIELD__DMA2_IFCR_CHTIF6 </item>
//    <item> SFDITEM_FIELD__DMA2_IFCR_CTCIF6 </item>
//    <item> SFDITEM_FIELD__DMA2_IFCR_CGIF6 </item>
//    <item> SFDITEM_FIELD__DMA2_IFCR_CTEIF5 </item>
//    <item> SFDITEM_FIELD__DMA2_IFCR_CHTIF5 </item>
//    <item> SFDITEM_FIELD__DMA2_IFCR_CTCIF5 </item>
//    <item> SFDITEM_FIELD__DMA2_IFCR_CGIF5 </item>
//    <item> SFDITEM_FIELD__DMA2_IFCR_CTEIF4 </item>
//    <item> SFDITEM_FIELD__DMA2_IFCR_CHTIF4 </item>
//    <item> SFDITEM_FIELD__DMA2_IFCR_CTCIF4 </item>
//    <item> SFDITEM_FIELD__DMA2_IFCR_CGIF4 </item>
//    <item> SFDITEM_FIELD__DMA2_IFCR_CTEIF3 </item>
//    <item> SFDITEM_FIELD__DMA2_IFCR_CHTIF3 </item>
//    <item> SFDITEM_FIELD__DMA2_IFCR_CTCIF3 </item>
//    <item> SFDITEM_FIELD__DMA2_IFCR_CGIF3 </item>
//    <item> SFDITEM_FIELD__DMA2_IFCR_CTEIF2 </item>
//    <item> SFDITEM_FIELD__DMA2_IFCR_CHTIF2 </item>
//    <item> SFDITEM_FIELD__DMA2_IFCR_CTCIF2 </item>
//    <item> SFDITEM_FIELD__DMA2_IFCR_CGIF2 </item>
//    <item> SFDITEM_FIELD__DMA2_IFCR_CTEIF1 </item>
//    <item> SFDITEM_FIELD__DMA2_IFCR_CHTIF1 </item>
//    <item> SFDITEM_FIELD__DMA2_IFCR_CTCIF1 </item>
//    <item> SFDITEM_FIELD__DMA2_IFCR_CGIF1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_CCR1  --------------------------------
// SVD Line: 2650

unsigned int DMA2_CCR1 __AT (0x40020408);



// ------------------------------  Field Item: DMA2_CCR1_MEM2MEM  ---------------------------------
// SVD Line: 2660

//  <item> SFDITEM_FIELD__DMA2_CCR1_MEM2MEM
//    <name> MEM2MEM </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40020408) Memory to memory mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR1 ) </loc>
//      <o.14..14> MEM2MEM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_CCR1_PL  ------------------------------------
// SVD Line: 2666

//  <item> SFDITEM_FIELD__DMA2_CCR1_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40020408) Channel priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_CCR1 >> 12) & 0x3), ((DMA2_CCR1 = (DMA2_CCR1 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR1_MSIZE  ----------------------------------
// SVD Line: 2672

//  <item> SFDITEM_FIELD__DMA2_CCR1_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40020408) Memory size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_CCR1 >> 10) & 0x3), ((DMA2_CCR1 = (DMA2_CCR1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR1_PSIZE  ----------------------------------
// SVD Line: 2678

//  <item> SFDITEM_FIELD__DMA2_CCR1_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40020408) Peripheral size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_CCR1 >> 8) & 0x3), ((DMA2_CCR1 = (DMA2_CCR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR1_MINC  -----------------------------------
// SVD Line: 2684

//  <item> SFDITEM_FIELD__DMA2_CCR1_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40020408) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR1 ) </loc>
//      <o.7..7> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR1_PINC  -----------------------------------
// SVD Line: 2690

//  <item> SFDITEM_FIELD__DMA2_CCR1_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40020408) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR1 ) </loc>
//      <o.6..6> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR1_CIRC  -----------------------------------
// SVD Line: 2696

//  <item> SFDITEM_FIELD__DMA2_CCR1_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40020408) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR1 ) </loc>
//      <o.5..5> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_CCR1_DIR  -----------------------------------
// SVD Line: 2702

//  <item> SFDITEM_FIELD__DMA2_CCR1_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020408) Data transfer direction </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR1 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR1_TEIE  -----------------------------------
// SVD Line: 2708

//  <item> SFDITEM_FIELD__DMA2_CCR1_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020408) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR1 ) </loc>
//      <o.3..3> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR1_HTIE  -----------------------------------
// SVD Line: 2715

//  <item> SFDITEM_FIELD__DMA2_CCR1_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020408) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR1 ) </loc>
//      <o.2..2> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR1_TCIE  -----------------------------------
// SVD Line: 2722

//  <item> SFDITEM_FIELD__DMA2_CCR1_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020408) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR1 ) </loc>
//      <o.1..1> TCIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_CCR1_EN  ------------------------------------
// SVD Line: 2729

//  <item> SFDITEM_FIELD__DMA2_CCR1_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020408) Channel enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR1 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA2_CCR1  -----------------------------------
// SVD Line: 2650

//  <rtree> SFDITEM_REG__DMA2_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020408) channel x configuration  register </i>
//    <loc> ( (unsigned int)((DMA2_CCR1 >> 0) & 0xFFFFFFFF), ((DMA2_CCR1 = (DMA2_CCR1 & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_CCR1_MEM2MEM </item>
//    <item> SFDITEM_FIELD__DMA2_CCR1_PL </item>
//    <item> SFDITEM_FIELD__DMA2_CCR1_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR1_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR1_MINC </item>
//    <item> SFDITEM_FIELD__DMA2_CCR1_PINC </item>
//    <item> SFDITEM_FIELD__DMA2_CCR1_CIRC </item>
//    <item> SFDITEM_FIELD__DMA2_CCR1_DIR </item>
//    <item> SFDITEM_FIELD__DMA2_CCR1_TEIE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR1_HTIE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR1_TCIE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR1_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_CNDTR1  -------------------------------
// SVD Line: 2737

unsigned int DMA2_CNDTR1 __AT (0x4002040C);



// -------------------------------  Field Item: DMA2_CNDTR1_NDT  ----------------------------------
// SVD Line: 2747

//  <item> SFDITEM_FIELD__DMA2_CNDTR1_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002040C) Number of data to transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA2_CNDTR1 >> 0) & 0xFFFF), ((DMA2_CNDTR1 = (DMA2_CNDTR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_CNDTR1  ----------------------------------
// SVD Line: 2737

//  <rtree> SFDITEM_REG__DMA2_CNDTR1
//    <name> CNDTR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002040C) channel x number of data  register </i>
//    <loc> ( (unsigned int)((DMA2_CNDTR1 >> 0) & 0xFFFFFFFF), ((DMA2_CNDTR1 = (DMA2_CNDTR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_CNDTR1_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_CPAR1  -------------------------------
// SVD Line: 2755

unsigned int DMA2_CPAR1 __AT (0x40020410);



// --------------------------------  Field Item: DMA2_CPAR1_PA  -----------------------------------
// SVD Line: 2765

//  <item> SFDITEM_FIELD__DMA2_CPAR1_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020410) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_CPAR1 >> 0) & 0xFFFFFFFF), ((DMA2_CPAR1 = (DMA2_CPAR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_CPAR1  -----------------------------------
// SVD Line: 2755

//  <rtree> SFDITEM_REG__DMA2_CPAR1
//    <name> CPAR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020410) channel x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA2_CPAR1 >> 0) & 0xFFFFFFFF), ((DMA2_CPAR1 = (DMA2_CPAR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_CPAR1_PA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_CMAR1  -------------------------------
// SVD Line: 2773

unsigned int DMA2_CMAR1 __AT (0x40020414);



// --------------------------------  Field Item: DMA2_CMAR1_MA  -----------------------------------
// SVD Line: 2783

//  <item> SFDITEM_FIELD__DMA2_CMAR1_MA
//    <name> MA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020414) Memory address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_CMAR1 >> 0) & 0xFFFFFFFF), ((DMA2_CMAR1 = (DMA2_CMAR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_CMAR1  -----------------------------------
// SVD Line: 2773

//  <rtree> SFDITEM_REG__DMA2_CMAR1
//    <name> CMAR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020414) channel x memory address  register </i>
//    <loc> ( (unsigned int)((DMA2_CMAR1 >> 0) & 0xFFFFFFFF), ((DMA2_CMAR1 = (DMA2_CMAR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_CMAR1_MA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_CCR2  --------------------------------
// SVD Line: 2791

unsigned int DMA2_CCR2 __AT (0x4002041C);



// ------------------------------  Field Item: DMA2_CCR2_MEM2MEM  ---------------------------------
// SVD Line: 2801

//  <item> SFDITEM_FIELD__DMA2_CCR2_MEM2MEM
//    <name> MEM2MEM </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4002041C) Memory to memory mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR2 ) </loc>
//      <o.14..14> MEM2MEM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_CCR2_PL  ------------------------------------
// SVD Line: 2807

//  <item> SFDITEM_FIELD__DMA2_CCR2_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4002041C) Channel priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_CCR2 >> 12) & 0x3), ((DMA2_CCR2 = (DMA2_CCR2 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR2_MSIZE  ----------------------------------
// SVD Line: 2813

//  <item> SFDITEM_FIELD__DMA2_CCR2_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4002041C) Memory size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_CCR2 >> 10) & 0x3), ((DMA2_CCR2 = (DMA2_CCR2 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR2_PSIZE  ----------------------------------
// SVD Line: 2819

//  <item> SFDITEM_FIELD__DMA2_CCR2_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4002041C) Peripheral size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_CCR2 >> 8) & 0x3), ((DMA2_CCR2 = (DMA2_CCR2 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR2_MINC  -----------------------------------
// SVD Line: 2825

//  <item> SFDITEM_FIELD__DMA2_CCR2_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4002041C) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR2 ) </loc>
//      <o.7..7> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR2_PINC  -----------------------------------
// SVD Line: 2831

//  <item> SFDITEM_FIELD__DMA2_CCR2_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4002041C) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR2 ) </loc>
//      <o.6..6> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR2_CIRC  -----------------------------------
// SVD Line: 2837

//  <item> SFDITEM_FIELD__DMA2_CCR2_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4002041C) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR2 ) </loc>
//      <o.5..5> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_CCR2_DIR  -----------------------------------
// SVD Line: 2843

//  <item> SFDITEM_FIELD__DMA2_CCR2_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4002041C) Data transfer direction </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR2 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR2_TEIE  -----------------------------------
// SVD Line: 2849

//  <item> SFDITEM_FIELD__DMA2_CCR2_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4002041C) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR2 ) </loc>
//      <o.3..3> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR2_HTIE  -----------------------------------
// SVD Line: 2856

//  <item> SFDITEM_FIELD__DMA2_CCR2_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002041C) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR2 ) </loc>
//      <o.2..2> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR2_TCIE  -----------------------------------
// SVD Line: 2863

//  <item> SFDITEM_FIELD__DMA2_CCR2_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4002041C) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR2 ) </loc>
//      <o.1..1> TCIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_CCR2_EN  ------------------------------------
// SVD Line: 2870

//  <item> SFDITEM_FIELD__DMA2_CCR2_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4002041C) Channel enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR2 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA2_CCR2  -----------------------------------
// SVD Line: 2791

//  <rtree> SFDITEM_REG__DMA2_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002041C) channel x configuration  register </i>
//    <loc> ( (unsigned int)((DMA2_CCR2 >> 0) & 0xFFFFFFFF), ((DMA2_CCR2 = (DMA2_CCR2 & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_CCR2_MEM2MEM </item>
//    <item> SFDITEM_FIELD__DMA2_CCR2_PL </item>
//    <item> SFDITEM_FIELD__DMA2_CCR2_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR2_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR2_MINC </item>
//    <item> SFDITEM_FIELD__DMA2_CCR2_PINC </item>
//    <item> SFDITEM_FIELD__DMA2_CCR2_CIRC </item>
//    <item> SFDITEM_FIELD__DMA2_CCR2_DIR </item>
//    <item> SFDITEM_FIELD__DMA2_CCR2_TEIE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR2_HTIE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR2_TCIE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR2_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_CNDTR2  -------------------------------
// SVD Line: 2878

unsigned int DMA2_CNDTR2 __AT (0x40020420);



// -------------------------------  Field Item: DMA2_CNDTR2_NDT  ----------------------------------
// SVD Line: 2888

//  <item> SFDITEM_FIELD__DMA2_CNDTR2_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020420) Number of data to transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA2_CNDTR2 >> 0) & 0xFFFF), ((DMA2_CNDTR2 = (DMA2_CNDTR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_CNDTR2  ----------------------------------
// SVD Line: 2878

//  <rtree> SFDITEM_REG__DMA2_CNDTR2
//    <name> CNDTR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020420) channel x number of data  register </i>
//    <loc> ( (unsigned int)((DMA2_CNDTR2 >> 0) & 0xFFFFFFFF), ((DMA2_CNDTR2 = (DMA2_CNDTR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_CNDTR2_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_CPAR2  -------------------------------
// SVD Line: 2896

unsigned int DMA2_CPAR2 __AT (0x40020424);



// --------------------------------  Field Item: DMA2_CPAR2_PA  -----------------------------------
// SVD Line: 2906

//  <item> SFDITEM_FIELD__DMA2_CPAR2_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020424) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_CPAR2 >> 0) & 0xFFFFFFFF), ((DMA2_CPAR2 = (DMA2_CPAR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_CPAR2  -----------------------------------
// SVD Line: 2896

//  <rtree> SFDITEM_REG__DMA2_CPAR2
//    <name> CPAR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020424) channel x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA2_CPAR2 >> 0) & 0xFFFFFFFF), ((DMA2_CPAR2 = (DMA2_CPAR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_CPAR2_PA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_CMAR2  -------------------------------
// SVD Line: 2914

unsigned int DMA2_CMAR2 __AT (0x40020428);



// --------------------------------  Field Item: DMA2_CMAR2_MA  -----------------------------------
// SVD Line: 2924

//  <item> SFDITEM_FIELD__DMA2_CMAR2_MA
//    <name> MA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020428) Memory address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_CMAR2 >> 0) & 0xFFFFFFFF), ((DMA2_CMAR2 = (DMA2_CMAR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_CMAR2  -----------------------------------
// SVD Line: 2914

//  <rtree> SFDITEM_REG__DMA2_CMAR2
//    <name> CMAR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020428) channel x memory address  register </i>
//    <loc> ( (unsigned int)((DMA2_CMAR2 >> 0) & 0xFFFFFFFF), ((DMA2_CMAR2 = (DMA2_CMAR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_CMAR2_MA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_CCR3  --------------------------------
// SVD Line: 2932

unsigned int DMA2_CCR3 __AT (0x40020430);



// ------------------------------  Field Item: DMA2_CCR3_MEM2MEM  ---------------------------------
// SVD Line: 2942

//  <item> SFDITEM_FIELD__DMA2_CCR3_MEM2MEM
//    <name> MEM2MEM </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40020430) Memory to memory mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR3 ) </loc>
//      <o.14..14> MEM2MEM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_CCR3_PL  ------------------------------------
// SVD Line: 2948

//  <item> SFDITEM_FIELD__DMA2_CCR3_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40020430) Channel priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_CCR3 >> 12) & 0x3), ((DMA2_CCR3 = (DMA2_CCR3 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR3_MSIZE  ----------------------------------
// SVD Line: 2954

//  <item> SFDITEM_FIELD__DMA2_CCR3_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40020430) Memory size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_CCR3 >> 10) & 0x3), ((DMA2_CCR3 = (DMA2_CCR3 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR3_PSIZE  ----------------------------------
// SVD Line: 2960

//  <item> SFDITEM_FIELD__DMA2_CCR3_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40020430) Peripheral size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_CCR3 >> 8) & 0x3), ((DMA2_CCR3 = (DMA2_CCR3 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR3_MINC  -----------------------------------
// SVD Line: 2966

//  <item> SFDITEM_FIELD__DMA2_CCR3_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40020430) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR3 ) </loc>
//      <o.7..7> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR3_PINC  -----------------------------------
// SVD Line: 2972

//  <item> SFDITEM_FIELD__DMA2_CCR3_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40020430) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR3 ) </loc>
//      <o.6..6> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR3_CIRC  -----------------------------------
// SVD Line: 2978

//  <item> SFDITEM_FIELD__DMA2_CCR3_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40020430) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR3 ) </loc>
//      <o.5..5> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_CCR3_DIR  -----------------------------------
// SVD Line: 2984

//  <item> SFDITEM_FIELD__DMA2_CCR3_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020430) Data transfer direction </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR3 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR3_TEIE  -----------------------------------
// SVD Line: 2990

//  <item> SFDITEM_FIELD__DMA2_CCR3_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020430) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR3 ) </loc>
//      <o.3..3> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR3_HTIE  -----------------------------------
// SVD Line: 2997

//  <item> SFDITEM_FIELD__DMA2_CCR3_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020430) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR3 ) </loc>
//      <o.2..2> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR3_TCIE  -----------------------------------
// SVD Line: 3004

//  <item> SFDITEM_FIELD__DMA2_CCR3_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020430) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR3 ) </loc>
//      <o.1..1> TCIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_CCR3_EN  ------------------------------------
// SVD Line: 3011

//  <item> SFDITEM_FIELD__DMA2_CCR3_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020430) Channel enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR3 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA2_CCR3  -----------------------------------
// SVD Line: 2932

//  <rtree> SFDITEM_REG__DMA2_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020430) channel x configuration  register </i>
//    <loc> ( (unsigned int)((DMA2_CCR3 >> 0) & 0xFFFFFFFF), ((DMA2_CCR3 = (DMA2_CCR3 & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_CCR3_MEM2MEM </item>
//    <item> SFDITEM_FIELD__DMA2_CCR3_PL </item>
//    <item> SFDITEM_FIELD__DMA2_CCR3_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR3_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR3_MINC </item>
//    <item> SFDITEM_FIELD__DMA2_CCR3_PINC </item>
//    <item> SFDITEM_FIELD__DMA2_CCR3_CIRC </item>
//    <item> SFDITEM_FIELD__DMA2_CCR3_DIR </item>
//    <item> SFDITEM_FIELD__DMA2_CCR3_TEIE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR3_HTIE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR3_TCIE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR3_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_CNDTR3  -------------------------------
// SVD Line: 3019

unsigned int DMA2_CNDTR3 __AT (0x40020434);



// -------------------------------  Field Item: DMA2_CNDTR3_NDT  ----------------------------------
// SVD Line: 3029

//  <item> SFDITEM_FIELD__DMA2_CNDTR3_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020434) Number of data to transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA2_CNDTR3 >> 0) & 0xFFFF), ((DMA2_CNDTR3 = (DMA2_CNDTR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_CNDTR3  ----------------------------------
// SVD Line: 3019

//  <rtree> SFDITEM_REG__DMA2_CNDTR3
//    <name> CNDTR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020434) channel x number of data  register </i>
//    <loc> ( (unsigned int)((DMA2_CNDTR3 >> 0) & 0xFFFFFFFF), ((DMA2_CNDTR3 = (DMA2_CNDTR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_CNDTR3_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_CPAR3  -------------------------------
// SVD Line: 3037

unsigned int DMA2_CPAR3 __AT (0x40020438);



// --------------------------------  Field Item: DMA2_CPAR3_PA  -----------------------------------
// SVD Line: 3047

//  <item> SFDITEM_FIELD__DMA2_CPAR3_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020438) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_CPAR3 >> 0) & 0xFFFFFFFF), ((DMA2_CPAR3 = (DMA2_CPAR3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_CPAR3  -----------------------------------
// SVD Line: 3037

//  <rtree> SFDITEM_REG__DMA2_CPAR3
//    <name> CPAR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020438) channel x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA2_CPAR3 >> 0) & 0xFFFFFFFF), ((DMA2_CPAR3 = (DMA2_CPAR3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_CPAR3_PA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_CMAR3  -------------------------------
// SVD Line: 3055

unsigned int DMA2_CMAR3 __AT (0x4002043C);



// --------------------------------  Field Item: DMA2_CMAR3_MA  -----------------------------------
// SVD Line: 3065

//  <item> SFDITEM_FIELD__DMA2_CMAR3_MA
//    <name> MA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002043C) Memory address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_CMAR3 >> 0) & 0xFFFFFFFF), ((DMA2_CMAR3 = (DMA2_CMAR3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_CMAR3  -----------------------------------
// SVD Line: 3055

//  <rtree> SFDITEM_REG__DMA2_CMAR3
//    <name> CMAR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002043C) channel x memory address  register </i>
//    <loc> ( (unsigned int)((DMA2_CMAR3 >> 0) & 0xFFFFFFFF), ((DMA2_CMAR3 = (DMA2_CMAR3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_CMAR3_MA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_CCR4  --------------------------------
// SVD Line: 3073

unsigned int DMA2_CCR4 __AT (0x40020444);



// ------------------------------  Field Item: DMA2_CCR4_MEM2MEM  ---------------------------------
// SVD Line: 3083

//  <item> SFDITEM_FIELD__DMA2_CCR4_MEM2MEM
//    <name> MEM2MEM </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40020444) Memory to memory mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR4 ) </loc>
//      <o.14..14> MEM2MEM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_CCR4_PL  ------------------------------------
// SVD Line: 3089

//  <item> SFDITEM_FIELD__DMA2_CCR4_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40020444) Channel priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_CCR4 >> 12) & 0x3), ((DMA2_CCR4 = (DMA2_CCR4 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR4_MSIZE  ----------------------------------
// SVD Line: 3095

//  <item> SFDITEM_FIELD__DMA2_CCR4_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40020444) Memory size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_CCR4 >> 10) & 0x3), ((DMA2_CCR4 = (DMA2_CCR4 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR4_PSIZE  ----------------------------------
// SVD Line: 3101

//  <item> SFDITEM_FIELD__DMA2_CCR4_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40020444) Peripheral size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_CCR4 >> 8) & 0x3), ((DMA2_CCR4 = (DMA2_CCR4 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR4_MINC  -----------------------------------
// SVD Line: 3107

//  <item> SFDITEM_FIELD__DMA2_CCR4_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40020444) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR4 ) </loc>
//      <o.7..7> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR4_PINC  -----------------------------------
// SVD Line: 3113

//  <item> SFDITEM_FIELD__DMA2_CCR4_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40020444) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR4 ) </loc>
//      <o.6..6> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR4_CIRC  -----------------------------------
// SVD Line: 3119

//  <item> SFDITEM_FIELD__DMA2_CCR4_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40020444) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR4 ) </loc>
//      <o.5..5> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_CCR4_DIR  -----------------------------------
// SVD Line: 3125

//  <item> SFDITEM_FIELD__DMA2_CCR4_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020444) Data transfer direction </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR4 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR4_TEIE  -----------------------------------
// SVD Line: 3131

//  <item> SFDITEM_FIELD__DMA2_CCR4_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020444) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR4 ) </loc>
//      <o.3..3> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR4_HTIE  -----------------------------------
// SVD Line: 3138

//  <item> SFDITEM_FIELD__DMA2_CCR4_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020444) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR4 ) </loc>
//      <o.2..2> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR4_TCIE  -----------------------------------
// SVD Line: 3145

//  <item> SFDITEM_FIELD__DMA2_CCR4_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020444) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR4 ) </loc>
//      <o.1..1> TCIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_CCR4_EN  ------------------------------------
// SVD Line: 3152

//  <item> SFDITEM_FIELD__DMA2_CCR4_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020444) Channel enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR4 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA2_CCR4  -----------------------------------
// SVD Line: 3073

//  <rtree> SFDITEM_REG__DMA2_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020444) channel x configuration  register </i>
//    <loc> ( (unsigned int)((DMA2_CCR4 >> 0) & 0xFFFFFFFF), ((DMA2_CCR4 = (DMA2_CCR4 & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_CCR4_MEM2MEM </item>
//    <item> SFDITEM_FIELD__DMA2_CCR4_PL </item>
//    <item> SFDITEM_FIELD__DMA2_CCR4_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR4_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR4_MINC </item>
//    <item> SFDITEM_FIELD__DMA2_CCR4_PINC </item>
//    <item> SFDITEM_FIELD__DMA2_CCR4_CIRC </item>
//    <item> SFDITEM_FIELD__DMA2_CCR4_DIR </item>
//    <item> SFDITEM_FIELD__DMA2_CCR4_TEIE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR4_HTIE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR4_TCIE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR4_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_CNDTR4  -------------------------------
// SVD Line: 3160

unsigned int DMA2_CNDTR4 __AT (0x40020448);



// -------------------------------  Field Item: DMA2_CNDTR4_NDT  ----------------------------------
// SVD Line: 3170

//  <item> SFDITEM_FIELD__DMA2_CNDTR4_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020448) Number of data to transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA2_CNDTR4 >> 0) & 0xFFFF), ((DMA2_CNDTR4 = (DMA2_CNDTR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_CNDTR4  ----------------------------------
// SVD Line: 3160

//  <rtree> SFDITEM_REG__DMA2_CNDTR4
//    <name> CNDTR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020448) channel x number of data  register </i>
//    <loc> ( (unsigned int)((DMA2_CNDTR4 >> 0) & 0xFFFFFFFF), ((DMA2_CNDTR4 = (DMA2_CNDTR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_CNDTR4_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_CPAR4  -------------------------------
// SVD Line: 3178

unsigned int DMA2_CPAR4 __AT (0x4002044C);



// --------------------------------  Field Item: DMA2_CPAR4_PA  -----------------------------------
// SVD Line: 3188

//  <item> SFDITEM_FIELD__DMA2_CPAR4_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002044C) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_CPAR4 >> 0) & 0xFFFFFFFF), ((DMA2_CPAR4 = (DMA2_CPAR4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_CPAR4  -----------------------------------
// SVD Line: 3178

//  <rtree> SFDITEM_REG__DMA2_CPAR4
//    <name> CPAR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002044C) channel x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA2_CPAR4 >> 0) & 0xFFFFFFFF), ((DMA2_CPAR4 = (DMA2_CPAR4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_CPAR4_PA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_CMAR4  -------------------------------
// SVD Line: 3196

unsigned int DMA2_CMAR4 __AT (0x40020450);



// --------------------------------  Field Item: DMA2_CMAR4_MA  -----------------------------------
// SVD Line: 3206

//  <item> SFDITEM_FIELD__DMA2_CMAR4_MA
//    <name> MA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020450) Memory address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_CMAR4 >> 0) & 0xFFFFFFFF), ((DMA2_CMAR4 = (DMA2_CMAR4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_CMAR4  -----------------------------------
// SVD Line: 3196

//  <rtree> SFDITEM_REG__DMA2_CMAR4
//    <name> CMAR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020450) channel x memory address  register </i>
//    <loc> ( (unsigned int)((DMA2_CMAR4 >> 0) & 0xFFFFFFFF), ((DMA2_CMAR4 = (DMA2_CMAR4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_CMAR4_MA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_CCR5  --------------------------------
// SVD Line: 3214

unsigned int DMA2_CCR5 __AT (0x40020458);



// ------------------------------  Field Item: DMA2_CCR5_MEM2MEM  ---------------------------------
// SVD Line: 3224

//  <item> SFDITEM_FIELD__DMA2_CCR5_MEM2MEM
//    <name> MEM2MEM </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40020458) Memory to memory mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR5 ) </loc>
//      <o.14..14> MEM2MEM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_CCR5_PL  ------------------------------------
// SVD Line: 3230

//  <item> SFDITEM_FIELD__DMA2_CCR5_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40020458) Channel priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_CCR5 >> 12) & 0x3), ((DMA2_CCR5 = (DMA2_CCR5 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR5_MSIZE  ----------------------------------
// SVD Line: 3236

//  <item> SFDITEM_FIELD__DMA2_CCR5_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40020458) Memory size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_CCR5 >> 10) & 0x3), ((DMA2_CCR5 = (DMA2_CCR5 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR5_PSIZE  ----------------------------------
// SVD Line: 3242

//  <item> SFDITEM_FIELD__DMA2_CCR5_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40020458) Peripheral size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_CCR5 >> 8) & 0x3), ((DMA2_CCR5 = (DMA2_CCR5 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR5_MINC  -----------------------------------
// SVD Line: 3248

//  <item> SFDITEM_FIELD__DMA2_CCR5_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40020458) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR5 ) </loc>
//      <o.7..7> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR5_PINC  -----------------------------------
// SVD Line: 3254

//  <item> SFDITEM_FIELD__DMA2_CCR5_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40020458) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR5 ) </loc>
//      <o.6..6> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR5_CIRC  -----------------------------------
// SVD Line: 3260

//  <item> SFDITEM_FIELD__DMA2_CCR5_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40020458) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR5 ) </loc>
//      <o.5..5> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_CCR5_DIR  -----------------------------------
// SVD Line: 3266

//  <item> SFDITEM_FIELD__DMA2_CCR5_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020458) Data transfer direction </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR5 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR5_TEIE  -----------------------------------
// SVD Line: 3272

//  <item> SFDITEM_FIELD__DMA2_CCR5_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020458) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR5 ) </loc>
//      <o.3..3> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR5_HTIE  -----------------------------------
// SVD Line: 3279

//  <item> SFDITEM_FIELD__DMA2_CCR5_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020458) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR5 ) </loc>
//      <o.2..2> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR5_TCIE  -----------------------------------
// SVD Line: 3286

//  <item> SFDITEM_FIELD__DMA2_CCR5_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020458) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR5 ) </loc>
//      <o.1..1> TCIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_CCR5_EN  ------------------------------------
// SVD Line: 3293

//  <item> SFDITEM_FIELD__DMA2_CCR5_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020458) Channel enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR5 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA2_CCR5  -----------------------------------
// SVD Line: 3214

//  <rtree> SFDITEM_REG__DMA2_CCR5
//    <name> CCR5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020458) channel x configuration  register </i>
//    <loc> ( (unsigned int)((DMA2_CCR5 >> 0) & 0xFFFFFFFF), ((DMA2_CCR5 = (DMA2_CCR5 & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_CCR5_MEM2MEM </item>
//    <item> SFDITEM_FIELD__DMA2_CCR5_PL </item>
//    <item> SFDITEM_FIELD__DMA2_CCR5_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR5_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR5_MINC </item>
//    <item> SFDITEM_FIELD__DMA2_CCR5_PINC </item>
//    <item> SFDITEM_FIELD__DMA2_CCR5_CIRC </item>
//    <item> SFDITEM_FIELD__DMA2_CCR5_DIR </item>
//    <item> SFDITEM_FIELD__DMA2_CCR5_TEIE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR5_HTIE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR5_TCIE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR5_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_CNDTR5  -------------------------------
// SVD Line: 3301

unsigned int DMA2_CNDTR5 __AT (0x4002045C);



// -------------------------------  Field Item: DMA2_CNDTR5_NDT  ----------------------------------
// SVD Line: 3311

//  <item> SFDITEM_FIELD__DMA2_CNDTR5_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002045C) Number of data to transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA2_CNDTR5 >> 0) & 0xFFFF), ((DMA2_CNDTR5 = (DMA2_CNDTR5 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_CNDTR5  ----------------------------------
// SVD Line: 3301

//  <rtree> SFDITEM_REG__DMA2_CNDTR5
//    <name> CNDTR5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002045C) channel x number of data  register </i>
//    <loc> ( (unsigned int)((DMA2_CNDTR5 >> 0) & 0xFFFFFFFF), ((DMA2_CNDTR5 = (DMA2_CNDTR5 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_CNDTR5_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_CPAR5  -------------------------------
// SVD Line: 3319

unsigned int DMA2_CPAR5 __AT (0x40020460);



// --------------------------------  Field Item: DMA2_CPAR5_PA  -----------------------------------
// SVD Line: 3329

//  <item> SFDITEM_FIELD__DMA2_CPAR5_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020460) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_CPAR5 >> 0) & 0xFFFFFFFF), ((DMA2_CPAR5 = (DMA2_CPAR5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_CPAR5  -----------------------------------
// SVD Line: 3319

//  <rtree> SFDITEM_REG__DMA2_CPAR5
//    <name> CPAR5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020460) channel x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA2_CPAR5 >> 0) & 0xFFFFFFFF), ((DMA2_CPAR5 = (DMA2_CPAR5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_CPAR5_PA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_CMAR5  -------------------------------
// SVD Line: 3337

unsigned int DMA2_CMAR5 __AT (0x40020464);



// --------------------------------  Field Item: DMA2_CMAR5_MA  -----------------------------------
// SVD Line: 3347

//  <item> SFDITEM_FIELD__DMA2_CMAR5_MA
//    <name> MA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020464) Memory address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_CMAR5 >> 0) & 0xFFFFFFFF), ((DMA2_CMAR5 = (DMA2_CMAR5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_CMAR5  -----------------------------------
// SVD Line: 3337

//  <rtree> SFDITEM_REG__DMA2_CMAR5
//    <name> CMAR5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020464) channel x memory address  register </i>
//    <loc> ( (unsigned int)((DMA2_CMAR5 >> 0) & 0xFFFFFFFF), ((DMA2_CMAR5 = (DMA2_CMAR5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_CMAR5_MA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_CCR6  --------------------------------
// SVD Line: 3355

unsigned int DMA2_CCR6 __AT (0x4002046C);



// ------------------------------  Field Item: DMA2_CCR6_MEM2MEM  ---------------------------------
// SVD Line: 3365

//  <item> SFDITEM_FIELD__DMA2_CCR6_MEM2MEM
//    <name> MEM2MEM </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4002046C) Memory to memory mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR6 ) </loc>
//      <o.14..14> MEM2MEM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_CCR6_PL  ------------------------------------
// SVD Line: 3371

//  <item> SFDITEM_FIELD__DMA2_CCR6_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4002046C) Channel priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_CCR6 >> 12) & 0x3), ((DMA2_CCR6 = (DMA2_CCR6 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR6_MSIZE  ----------------------------------
// SVD Line: 3377

//  <item> SFDITEM_FIELD__DMA2_CCR6_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4002046C) Memory size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_CCR6 >> 10) & 0x3), ((DMA2_CCR6 = (DMA2_CCR6 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR6_PSIZE  ----------------------------------
// SVD Line: 3383

//  <item> SFDITEM_FIELD__DMA2_CCR6_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4002046C) Peripheral size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_CCR6 >> 8) & 0x3), ((DMA2_CCR6 = (DMA2_CCR6 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR6_MINC  -----------------------------------
// SVD Line: 3389

//  <item> SFDITEM_FIELD__DMA2_CCR6_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4002046C) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR6 ) </loc>
//      <o.7..7> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR6_PINC  -----------------------------------
// SVD Line: 3395

//  <item> SFDITEM_FIELD__DMA2_CCR6_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4002046C) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR6 ) </loc>
//      <o.6..6> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR6_CIRC  -----------------------------------
// SVD Line: 3401

//  <item> SFDITEM_FIELD__DMA2_CCR6_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4002046C) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR6 ) </loc>
//      <o.5..5> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_CCR6_DIR  -----------------------------------
// SVD Line: 3407

//  <item> SFDITEM_FIELD__DMA2_CCR6_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4002046C) Data transfer direction </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR6 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR6_TEIE  -----------------------------------
// SVD Line: 3413

//  <item> SFDITEM_FIELD__DMA2_CCR6_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4002046C) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR6 ) </loc>
//      <o.3..3> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR6_HTIE  -----------------------------------
// SVD Line: 3420

//  <item> SFDITEM_FIELD__DMA2_CCR6_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002046C) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR6 ) </loc>
//      <o.2..2> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR6_TCIE  -----------------------------------
// SVD Line: 3427

//  <item> SFDITEM_FIELD__DMA2_CCR6_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4002046C) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR6 ) </loc>
//      <o.1..1> TCIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_CCR6_EN  ------------------------------------
// SVD Line: 3434

//  <item> SFDITEM_FIELD__DMA2_CCR6_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4002046C) Channel enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR6 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA2_CCR6  -----------------------------------
// SVD Line: 3355

//  <rtree> SFDITEM_REG__DMA2_CCR6
//    <name> CCR6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002046C) channel x configuration  register </i>
//    <loc> ( (unsigned int)((DMA2_CCR6 >> 0) & 0xFFFFFFFF), ((DMA2_CCR6 = (DMA2_CCR6 & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_CCR6_MEM2MEM </item>
//    <item> SFDITEM_FIELD__DMA2_CCR6_PL </item>
//    <item> SFDITEM_FIELD__DMA2_CCR6_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR6_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR6_MINC </item>
//    <item> SFDITEM_FIELD__DMA2_CCR6_PINC </item>
//    <item> SFDITEM_FIELD__DMA2_CCR6_CIRC </item>
//    <item> SFDITEM_FIELD__DMA2_CCR6_DIR </item>
//    <item> SFDITEM_FIELD__DMA2_CCR6_TEIE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR6_HTIE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR6_TCIE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR6_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_CNDTR6  -------------------------------
// SVD Line: 3442

unsigned int DMA2_CNDTR6 __AT (0x40020470);



// -------------------------------  Field Item: DMA2_CNDTR6_NDT  ----------------------------------
// SVD Line: 3452

//  <item> SFDITEM_FIELD__DMA2_CNDTR6_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020470) Number of data to transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA2_CNDTR6 >> 0) & 0xFFFF), ((DMA2_CNDTR6 = (DMA2_CNDTR6 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_CNDTR6  ----------------------------------
// SVD Line: 3442

//  <rtree> SFDITEM_REG__DMA2_CNDTR6
//    <name> CNDTR6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020470) channel x number of data  register </i>
//    <loc> ( (unsigned int)((DMA2_CNDTR6 >> 0) & 0xFFFFFFFF), ((DMA2_CNDTR6 = (DMA2_CNDTR6 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_CNDTR6_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_CPAR6  -------------------------------
// SVD Line: 3460

unsigned int DMA2_CPAR6 __AT (0x40020474);



// --------------------------------  Field Item: DMA2_CPAR6_PA  -----------------------------------
// SVD Line: 3470

//  <item> SFDITEM_FIELD__DMA2_CPAR6_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020474) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_CPAR6 >> 0) & 0xFFFFFFFF), ((DMA2_CPAR6 = (DMA2_CPAR6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_CPAR6  -----------------------------------
// SVD Line: 3460

//  <rtree> SFDITEM_REG__DMA2_CPAR6
//    <name> CPAR6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020474) channel x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA2_CPAR6 >> 0) & 0xFFFFFFFF), ((DMA2_CPAR6 = (DMA2_CPAR6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_CPAR6_PA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_CMAR6  -------------------------------
// SVD Line: 3478

unsigned int DMA2_CMAR6 __AT (0x40020478);



// --------------------------------  Field Item: DMA2_CMAR6_MA  -----------------------------------
// SVD Line: 3488

//  <item> SFDITEM_FIELD__DMA2_CMAR6_MA
//    <name> MA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020478) Memory address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_CMAR6 >> 0) & 0xFFFFFFFF), ((DMA2_CMAR6 = (DMA2_CMAR6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_CMAR6  -----------------------------------
// SVD Line: 3478

//  <rtree> SFDITEM_REG__DMA2_CMAR6
//    <name> CMAR6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020478) channel x memory address  register </i>
//    <loc> ( (unsigned int)((DMA2_CMAR6 >> 0) & 0xFFFFFFFF), ((DMA2_CMAR6 = (DMA2_CMAR6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_CMAR6_MA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_CCR7  --------------------------------
// SVD Line: 3496

unsigned int DMA2_CCR7 __AT (0x40020480);



// ------------------------------  Field Item: DMA2_CCR7_MEM2MEM  ---------------------------------
// SVD Line: 3506

//  <item> SFDITEM_FIELD__DMA2_CCR7_MEM2MEM
//    <name> MEM2MEM </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40020480) Memory to memory mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR7 ) </loc>
//      <o.14..14> MEM2MEM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_CCR7_PL  ------------------------------------
// SVD Line: 3512

//  <item> SFDITEM_FIELD__DMA2_CCR7_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40020480) Channel priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_CCR7 >> 12) & 0x3), ((DMA2_CCR7 = (DMA2_CCR7 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR7_MSIZE  ----------------------------------
// SVD Line: 3518

//  <item> SFDITEM_FIELD__DMA2_CCR7_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40020480) Memory size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_CCR7 >> 10) & 0x3), ((DMA2_CCR7 = (DMA2_CCR7 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR7_PSIZE  ----------------------------------
// SVD Line: 3524

//  <item> SFDITEM_FIELD__DMA2_CCR7_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40020480) Peripheral size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_CCR7 >> 8) & 0x3), ((DMA2_CCR7 = (DMA2_CCR7 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR7_MINC  -----------------------------------
// SVD Line: 3530

//  <item> SFDITEM_FIELD__DMA2_CCR7_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40020480) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR7 ) </loc>
//      <o.7..7> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR7_PINC  -----------------------------------
// SVD Line: 3536

//  <item> SFDITEM_FIELD__DMA2_CCR7_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40020480) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR7 ) </loc>
//      <o.6..6> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR7_CIRC  -----------------------------------
// SVD Line: 3542

//  <item> SFDITEM_FIELD__DMA2_CCR7_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40020480) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR7 ) </loc>
//      <o.5..5> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_CCR7_DIR  -----------------------------------
// SVD Line: 3548

//  <item> SFDITEM_FIELD__DMA2_CCR7_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020480) Data transfer direction </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR7 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR7_TEIE  -----------------------------------
// SVD Line: 3554

//  <item> SFDITEM_FIELD__DMA2_CCR7_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020480) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR7 ) </loc>
//      <o.3..3> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR7_HTIE  -----------------------------------
// SVD Line: 3561

//  <item> SFDITEM_FIELD__DMA2_CCR7_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020480) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR7 ) </loc>
//      <o.2..2> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CCR7_TCIE  -----------------------------------
// SVD Line: 3568

//  <item> SFDITEM_FIELD__DMA2_CCR7_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020480) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR7 ) </loc>
//      <o.1..1> TCIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_CCR7_EN  ------------------------------------
// SVD Line: 3575

//  <item> SFDITEM_FIELD__DMA2_CCR7_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020480) Channel enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_CCR7 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA2_CCR7  -----------------------------------
// SVD Line: 3496

//  <rtree> SFDITEM_REG__DMA2_CCR7
//    <name> CCR7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020480) channel x configuration  register </i>
//    <loc> ( (unsigned int)((DMA2_CCR7 >> 0) & 0xFFFFFFFF), ((DMA2_CCR7 = (DMA2_CCR7 & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_CCR7_MEM2MEM </item>
//    <item> SFDITEM_FIELD__DMA2_CCR7_PL </item>
//    <item> SFDITEM_FIELD__DMA2_CCR7_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR7_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR7_MINC </item>
//    <item> SFDITEM_FIELD__DMA2_CCR7_PINC </item>
//    <item> SFDITEM_FIELD__DMA2_CCR7_CIRC </item>
//    <item> SFDITEM_FIELD__DMA2_CCR7_DIR </item>
//    <item> SFDITEM_FIELD__DMA2_CCR7_TEIE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR7_HTIE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR7_TCIE </item>
//    <item> SFDITEM_FIELD__DMA2_CCR7_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_CNDTR7  -------------------------------
// SVD Line: 3583

unsigned int DMA2_CNDTR7 __AT (0x40020484);



// -------------------------------  Field Item: DMA2_CNDTR7_NDT  ----------------------------------
// SVD Line: 3593

//  <item> SFDITEM_FIELD__DMA2_CNDTR7_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020484) Number of data to transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA2_CNDTR7 >> 0) & 0xFFFF), ((DMA2_CNDTR7 = (DMA2_CNDTR7 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_CNDTR7  ----------------------------------
// SVD Line: 3583

//  <rtree> SFDITEM_REG__DMA2_CNDTR7
//    <name> CNDTR7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020484) channel x number of data  register </i>
//    <loc> ( (unsigned int)((DMA2_CNDTR7 >> 0) & 0xFFFFFFFF), ((DMA2_CNDTR7 = (DMA2_CNDTR7 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_CNDTR7_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_CPAR7  -------------------------------
// SVD Line: 3601

unsigned int DMA2_CPAR7 __AT (0x40020488);



// --------------------------------  Field Item: DMA2_CPAR7_PA  -----------------------------------
// SVD Line: 3611

//  <item> SFDITEM_FIELD__DMA2_CPAR7_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020488) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_CPAR7 >> 0) & 0xFFFFFFFF), ((DMA2_CPAR7 = (DMA2_CPAR7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_CPAR7  -----------------------------------
// SVD Line: 3601

//  <rtree> SFDITEM_REG__DMA2_CPAR7
//    <name> CPAR7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020488) channel x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA2_CPAR7 >> 0) & 0xFFFFFFFF), ((DMA2_CPAR7 = (DMA2_CPAR7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_CPAR7_PA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_CMAR7  -------------------------------
// SVD Line: 3619

unsigned int DMA2_CMAR7 __AT (0x4002048C);



// --------------------------------  Field Item: DMA2_CMAR7_MA  -----------------------------------
// SVD Line: 3629

//  <item> SFDITEM_FIELD__DMA2_CMAR7_MA
//    <name> MA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002048C) Memory address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_CMAR7 >> 0) & 0xFFFFFFFF), ((DMA2_CMAR7 = (DMA2_CMAR7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_CMAR7  -----------------------------------
// SVD Line: 3619

//  <rtree> SFDITEM_REG__DMA2_CMAR7
//    <name> CMAR7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002048C) channel x memory address  register </i>
//    <loc> ( (unsigned int)((DMA2_CMAR7 >> 0) & 0xFFFFFFFF), ((DMA2_CMAR7 = (DMA2_CMAR7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_CMAR7_MA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_CSELR  -------------------------------
// SVD Line: 3637

unsigned int DMA2_CSELR __AT (0x400204A8);



// -------------------------------  Field Item: DMA2_CSELR_C7S  -----------------------------------
// SVD Line: 3646

//  <item> SFDITEM_FIELD__DMA2_CSELR_C7S
//    <name> C7S </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x400204A8) DMA channel 7 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_CSELR >> 24) & 0xF), ((DMA2_CSELR = (DMA2_CSELR & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CSELR_C6S  -----------------------------------
// SVD Line: 3652

//  <item> SFDITEM_FIELD__DMA2_CSELR_C6S
//    <name> C6S </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x400204A8) DMA channel 6 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_CSELR >> 20) & 0xF), ((DMA2_CSELR = (DMA2_CSELR & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CSELR_C5S  -----------------------------------
// SVD Line: 3658

//  <item> SFDITEM_FIELD__DMA2_CSELR_C5S
//    <name> C5S </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x400204A8) DMA channel 5 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_CSELR >> 16) & 0xF), ((DMA2_CSELR = (DMA2_CSELR & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CSELR_C4S  -----------------------------------
// SVD Line: 3664

//  <item> SFDITEM_FIELD__DMA2_CSELR_C4S
//    <name> C4S </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x400204A8) DMA channel 4 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_CSELR >> 12) & 0xF), ((DMA2_CSELR = (DMA2_CSELR & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CSELR_C3S  -----------------------------------
// SVD Line: 3670

//  <item> SFDITEM_FIELD__DMA2_CSELR_C3S
//    <name> C3S </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x400204A8) DMA channel 3 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_CSELR >> 8) & 0xF), ((DMA2_CSELR = (DMA2_CSELR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CSELR_C2S  -----------------------------------
// SVD Line: 3676

//  <item> SFDITEM_FIELD__DMA2_CSELR_C2S
//    <name> C2S </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x400204A8) DMA channel 2 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_CSELR >> 4) & 0xF), ((DMA2_CSELR = (DMA2_CSELR & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_CSELR_C1S  -----------------------------------
// SVD Line: 3682

//  <item> SFDITEM_FIELD__DMA2_CSELR_C1S
//    <name> C1S </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400204A8) DMA channel 1 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_CSELR >> 0) & 0xF), ((DMA2_CSELR = (DMA2_CSELR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_CSELR  -----------------------------------
// SVD Line: 3637

//  <rtree> SFDITEM_REG__DMA2_CSELR
//    <name> CSELR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400204A8) channel selection register </i>
//    <loc> ( (unsigned int)((DMA2_CSELR >> 0) & 0xFFFFFFFF), ((DMA2_CSELR = (DMA2_CSELR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_CSELR_C7S </item>
//    <item> SFDITEM_FIELD__DMA2_CSELR_C6S </item>
//    <item> SFDITEM_FIELD__DMA2_CSELR_C5S </item>
//    <item> SFDITEM_FIELD__DMA2_CSELR_C4S </item>
//    <item> SFDITEM_FIELD__DMA2_CSELR_C3S </item>
//    <item> SFDITEM_FIELD__DMA2_CSELR_C2S </item>
//    <item> SFDITEM_FIELD__DMA2_CSELR_C1S </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: DMA2  -------------------------------------
// SVD Line: 3692

//  <view> DMA2
//    <name> DMA2 </name>
//    <item> SFDITEM_REG__DMA2_ISR </item>
//    <item> SFDITEM_REG__DMA2_IFCR </item>
//    <item> SFDITEM_REG__DMA2_CCR1 </item>
//    <item> SFDITEM_REG__DMA2_CNDTR1 </item>
//    <item> SFDITEM_REG__DMA2_CPAR1 </item>
//    <item> SFDITEM_REG__DMA2_CMAR1 </item>
//    <item> SFDITEM_REG__DMA2_CCR2 </item>
//    <item> SFDITEM_REG__DMA2_CNDTR2 </item>
//    <item> SFDITEM_REG__DMA2_CPAR2 </item>
//    <item> SFDITEM_REG__DMA2_CMAR2 </item>
//    <item> SFDITEM_REG__DMA2_CCR3 </item>
//    <item> SFDITEM_REG__DMA2_CNDTR3 </item>
//    <item> SFDITEM_REG__DMA2_CPAR3 </item>
//    <item> SFDITEM_REG__DMA2_CMAR3 </item>
//    <item> SFDITEM_REG__DMA2_CCR4 </item>
//    <item> SFDITEM_REG__DMA2_CNDTR4 </item>
//    <item> SFDITEM_REG__DMA2_CPAR4 </item>
//    <item> SFDITEM_REG__DMA2_CMAR4 </item>
//    <item> SFDITEM_REG__DMA2_CCR5 </item>
//    <item> SFDITEM_REG__DMA2_CNDTR5 </item>
//    <item> SFDITEM_REG__DMA2_CPAR5 </item>
//    <item> SFDITEM_REG__DMA2_CMAR5 </item>
//    <item> SFDITEM_REG__DMA2_CCR6 </item>
//    <item> SFDITEM_REG__DMA2_CNDTR6 </item>
//    <item> SFDITEM_REG__DMA2_CPAR6 </item>
//    <item> SFDITEM_REG__DMA2_CMAR6 </item>
//    <item> SFDITEM_REG__DMA2_CCR7 </item>
//    <item> SFDITEM_REG__DMA2_CNDTR7 </item>
//    <item> SFDITEM_REG__DMA2_CPAR7 </item>
//    <item> SFDITEM_REG__DMA2_CMAR7 </item>
//    <item> SFDITEM_REG__DMA2_CSELR </item>
//  </view>
//  


// ----------------------------  Register Item Address: EXTI_IMR1  --------------------------------
// SVD Line: 3783

unsigned int EXTI_IMR1 __AT (0x40010400);



// --------------------------------  Field Item: EXTI_IMR1_MR0  -----------------------------------
// SVD Line: 3792

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR0
//    <name> MR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010400) Interrupt Mask on line 0 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.0..0> MR0
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR1_MR1  -----------------------------------
// SVD Line: 3798

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR1
//    <name> MR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010400) Interrupt Mask on line 1 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.1..1> MR1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR1_MR2  -----------------------------------
// SVD Line: 3804

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR2
//    <name> MR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010400) Interrupt Mask on line 2 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.2..2> MR2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR1_MR3  -----------------------------------
// SVD Line: 3810

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR3
//    <name> MR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010400) Interrupt Mask on line 3 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.3..3> MR3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR1_MR4  -----------------------------------
// SVD Line: 3816

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR4
//    <name> MR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010400) Interrupt Mask on line 4 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.4..4> MR4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR1_MR5  -----------------------------------
// SVD Line: 3822

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR5
//    <name> MR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010400) Interrupt Mask on line 5 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.5..5> MR5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR1_MR6  -----------------------------------
// SVD Line: 3828

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR6
//    <name> MR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010400) Interrupt Mask on line 6 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.6..6> MR6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR1_MR7  -----------------------------------
// SVD Line: 3834

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR7
//    <name> MR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010400) Interrupt Mask on line 7 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.7..7> MR7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR1_MR8  -----------------------------------
// SVD Line: 3840

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR8
//    <name> MR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40010400) Interrupt Mask on line 8 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.8..8> MR8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR1_MR9  -----------------------------------
// SVD Line: 3846

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR9
//    <name> MR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40010400) Interrupt Mask on line 9 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.9..9> MR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_IMR1_MR10  -----------------------------------
// SVD Line: 3852

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR10
//    <name> MR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40010400) Interrupt Mask on line 10 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.10..10> MR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_IMR1_MR11  -----------------------------------
// SVD Line: 3858

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR11
//    <name> MR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40010400) Interrupt Mask on line 11 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.11..11> MR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_IMR1_MR12  -----------------------------------
// SVD Line: 3864

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR12
//    <name> MR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40010400) Interrupt Mask on line 12 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.12..12> MR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_IMR1_MR13  -----------------------------------
// SVD Line: 3870

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR13
//    <name> MR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40010400) Interrupt Mask on line 13 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.13..13> MR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_IMR1_MR14  -----------------------------------
// SVD Line: 3876

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR14
//    <name> MR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40010400) Interrupt Mask on line 14 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.14..14> MR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_IMR1_MR15  -----------------------------------
// SVD Line: 3882

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR15
//    <name> MR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40010400) Interrupt Mask on line 15 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.15..15> MR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_IMR1_MR16  -----------------------------------
// SVD Line: 3888

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR16
//    <name> MR16 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40010400) Interrupt Mask on line 16 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.16..16> MR16
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_IMR1_MR17  -----------------------------------
// SVD Line: 3894

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR17
//    <name> MR17 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40010400) Interrupt Mask on line 17 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.17..17> MR17
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_IMR1_MR18  -----------------------------------
// SVD Line: 3900

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR18
//    <name> MR18 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40010400) Interrupt Mask on line 18 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.18..18> MR18
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_IMR1_MR19  -----------------------------------
// SVD Line: 3906

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR19
//    <name> MR19 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40010400) Interrupt Mask on line 19 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.19..19> MR19
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_IMR1_MR20  -----------------------------------
// SVD Line: 3912

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR20
//    <name> MR20 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40010400) Interrupt Mask on line 20 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.20..20> MR20
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_IMR1_MR21  -----------------------------------
// SVD Line: 3918

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR21
//    <name> MR21 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40010400) Interrupt Mask on line 21 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.21..21> MR21
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_IMR1_MR22  -----------------------------------
// SVD Line: 3924

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR22
//    <name> MR22 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40010400) Interrupt Mask on line 22 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.22..22> MR22
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_IMR1_MR23  -----------------------------------
// SVD Line: 3930

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR23
//    <name> MR23 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40010400) Interrupt Mask on line 23 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.23..23> MR23
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_IMR1_MR24  -----------------------------------
// SVD Line: 3936

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR24
//    <name> MR24 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40010400) Interrupt Mask on line 24 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.24..24> MR24
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_IMR1_MR25  -----------------------------------
// SVD Line: 3942

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR25
//    <name> MR25 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40010400) Interrupt Mask on line 25 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.25..25> MR25
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_IMR1_MR26  -----------------------------------
// SVD Line: 3948

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR26
//    <name> MR26 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40010400) Interrupt Mask on line 26 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.26..26> MR26
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_IMR1_MR27  -----------------------------------
// SVD Line: 3954

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR27
//    <name> MR27 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40010400) Interrupt Mask on line 27 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.27..27> MR27
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_IMR1_MR28  -----------------------------------
// SVD Line: 3960

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR28
//    <name> MR28 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40010400) Interrupt Mask on line 28 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.28..28> MR28
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_IMR1_MR29  -----------------------------------
// SVD Line: 3966

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR29
//    <name> MR29 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40010400) Interrupt Mask on line 29 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.29..29> MR29
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_IMR1_MR30  -----------------------------------
// SVD Line: 3972

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR30
//    <name> MR30 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40010400) Interrupt Mask on line 30 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.30..30> MR30
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_IMR1_MR31  -----------------------------------
// SVD Line: 3978

//  <item> SFDITEM_FIELD__EXTI_IMR1_MR31
//    <name> MR31 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40010400) Interrupt Mask on line 31 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR1 ) </loc>
//      <o.31..31> MR31
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: EXTI_IMR1  -----------------------------------
// SVD Line: 3783

//  <rtree> SFDITEM_REG__EXTI_IMR1
//    <name> IMR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010400) Interrupt mask register </i>
//    <loc> ( (unsigned int)((EXTI_IMR1 >> 0) & 0xFFFFFFFF), ((EXTI_IMR1 = (EXTI_IMR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR0 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR1 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR2 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR3 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR4 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR5 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR6 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR7 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR8 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR9 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR10 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR11 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR12 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR13 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR14 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR15 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR16 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR17 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR18 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR19 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR20 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR21 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR22 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR23 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR24 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR25 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR26 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR27 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR28 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR29 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR30 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR1_MR31 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: EXTI_EMR1  --------------------------------
// SVD Line: 3986

unsigned int EXTI_EMR1 __AT (0x40010404);



// --------------------------------  Field Item: EXTI_EMR1_MR0  -----------------------------------
// SVD Line: 3995

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR0
//    <name> MR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010404) Event Mask on line 0 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.0..0> MR0
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR1_MR1  -----------------------------------
// SVD Line: 4001

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR1
//    <name> MR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010404) Event Mask on line 1 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.1..1> MR1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR1_MR2  -----------------------------------
// SVD Line: 4007

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR2
//    <name> MR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010404) Event Mask on line 2 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.2..2> MR2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR1_MR3  -----------------------------------
// SVD Line: 4013

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR3
//    <name> MR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010404) Event Mask on line 3 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.3..3> MR3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR1_MR4  -----------------------------------
// SVD Line: 4019

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR4
//    <name> MR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010404) Event Mask on line 4 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.4..4> MR4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR1_MR5  -----------------------------------
// SVD Line: 4025

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR5
//    <name> MR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010404) Event Mask on line 5 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.5..5> MR5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR1_MR6  -----------------------------------
// SVD Line: 4031

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR6
//    <name> MR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010404) Event Mask on line 6 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.6..6> MR6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR1_MR7  -----------------------------------
// SVD Line: 4037

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR7
//    <name> MR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010404) Event Mask on line 7 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.7..7> MR7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR1_MR8  -----------------------------------
// SVD Line: 4043

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR8
//    <name> MR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40010404) Event Mask on line 8 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.8..8> MR8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR1_MR9  -----------------------------------
// SVD Line: 4049

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR9
//    <name> MR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40010404) Event Mask on line 9 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.9..9> MR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_EMR1_MR10  -----------------------------------
// SVD Line: 4055

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR10
//    <name> MR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40010404) Event Mask on line 10 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.10..10> MR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_EMR1_MR11  -----------------------------------
// SVD Line: 4061

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR11
//    <name> MR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40010404) Event Mask on line 11 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.11..11> MR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_EMR1_MR12  -----------------------------------
// SVD Line: 4067

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR12
//    <name> MR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40010404) Event Mask on line 12 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.12..12> MR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_EMR1_MR13  -----------------------------------
// SVD Line: 4073

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR13
//    <name> MR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40010404) Event Mask on line 13 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.13..13> MR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_EMR1_MR14  -----------------------------------
// SVD Line: 4079

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR14
//    <name> MR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40010404) Event Mask on line 14 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.14..14> MR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_EMR1_MR15  -----------------------------------
// SVD Line: 4085

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR15
//    <name> MR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40010404) Event Mask on line 15 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.15..15> MR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_EMR1_MR16  -----------------------------------
// SVD Line: 4091

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR16
//    <name> MR16 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40010404) Event Mask on line 16 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.16..16> MR16
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_EMR1_MR17  -----------------------------------
// SVD Line: 4097

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR17
//    <name> MR17 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40010404) Event Mask on line 17 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.17..17> MR17
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_EMR1_MR18  -----------------------------------
// SVD Line: 4103

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR18
//    <name> MR18 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40010404) Event Mask on line 18 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.18..18> MR18
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_EMR1_MR19  -----------------------------------
// SVD Line: 4109

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR19
//    <name> MR19 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40010404) Event Mask on line 19 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.19..19> MR19
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_EMR1_MR20  -----------------------------------
// SVD Line: 4115

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR20
//    <name> MR20 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40010404) Event Mask on line 20 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.20..20> MR20
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_EMR1_MR21  -----------------------------------
// SVD Line: 4121

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR21
//    <name> MR21 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40010404) Event Mask on line 21 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.21..21> MR21
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_EMR1_MR22  -----------------------------------
// SVD Line: 4127

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR22
//    <name> MR22 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40010404) Event Mask on line 22 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.22..22> MR22
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_EMR1_MR23  -----------------------------------
// SVD Line: 4133

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR23
//    <name> MR23 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40010404) Event Mask on line 23 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.23..23> MR23
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_EMR1_MR24  -----------------------------------
// SVD Line: 4139

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR24
//    <name> MR24 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40010404) Event Mask on line 24 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.24..24> MR24
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_EMR1_MR25  -----------------------------------
// SVD Line: 4145

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR25
//    <name> MR25 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40010404) Event Mask on line 25 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.25..25> MR25
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_EMR1_MR26  -----------------------------------
// SVD Line: 4151

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR26
//    <name> MR26 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40010404) Event Mask on line 26 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.26..26> MR26
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_EMR1_MR27  -----------------------------------
// SVD Line: 4157

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR27
//    <name> MR27 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40010404) Event Mask on line 27 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.27..27> MR27
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_EMR1_MR28  -----------------------------------
// SVD Line: 4163

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR28
//    <name> MR28 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40010404) Event Mask on line 28 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.28..28> MR28
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_EMR1_MR29  -----------------------------------
// SVD Line: 4169

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR29
//    <name> MR29 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40010404) Event Mask on line 29 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.29..29> MR29
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_EMR1_MR30  -----------------------------------
// SVD Line: 4175

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR30
//    <name> MR30 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40010404) Event Mask on line 30 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.30..30> MR30
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_EMR1_MR31  -----------------------------------
// SVD Line: 4181

//  <item> SFDITEM_FIELD__EXTI_EMR1_MR31
//    <name> MR31 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40010404) Event Mask on line 31 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR1 ) </loc>
//      <o.31..31> MR31
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: EXTI_EMR1  -----------------------------------
// SVD Line: 3986

//  <rtree> SFDITEM_REG__EXTI_EMR1
//    <name> EMR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010404) Event mask register </i>
//    <loc> ( (unsigned int)((EXTI_EMR1 >> 0) & 0xFFFFFFFF), ((EXTI_EMR1 = (EXTI_EMR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR0 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR1 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR2 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR3 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR4 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR5 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR6 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR7 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR8 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR9 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR10 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR11 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR12 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR13 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR14 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR15 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR16 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR17 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR18 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR19 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR20 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR21 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR22 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR23 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR24 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR25 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR26 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR27 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR28 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR29 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR30 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR1_MR31 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: EXTI_RTSR1  -------------------------------
// SVD Line: 4189

unsigned int EXTI_RTSR1 __AT (0x40010408);



// -------------------------------  Field Item: EXTI_RTSR1_TR0  -----------------------------------
// SVD Line: 4199

//  <item> SFDITEM_FIELD__EXTI_RTSR1_TR0
//    <name> TR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010408) Rising trigger event configuration of  line 0 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR1 ) </loc>
//      <o.0..0> TR0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR1_TR1  -----------------------------------
// SVD Line: 4206

//  <item> SFDITEM_FIELD__EXTI_RTSR1_TR1
//    <name> TR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010408) Rising trigger event configuration of  line 1 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR1 ) </loc>
//      <o.1..1> TR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR1_TR2  -----------------------------------
// SVD Line: 4213

//  <item> SFDITEM_FIELD__EXTI_RTSR1_TR2
//    <name> TR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010408) Rising trigger event configuration of  line 2 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR1 ) </loc>
//      <o.2..2> TR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR1_TR3  -----------------------------------
// SVD Line: 4220

//  <item> SFDITEM_FIELD__EXTI_RTSR1_TR3
//    <name> TR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010408) Rising trigger event configuration of  line 3 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR1 ) </loc>
//      <o.3..3> TR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR1_TR4  -----------------------------------
// SVD Line: 4227

//  <item> SFDITEM_FIELD__EXTI_RTSR1_TR4
//    <name> TR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010408) Rising trigger event configuration of  line 4 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR1 ) </loc>
//      <o.4..4> TR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR1_TR5  -----------------------------------
// SVD Line: 4234

//  <item> SFDITEM_FIELD__EXTI_RTSR1_TR5
//    <name> TR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010408) Rising trigger event configuration of  line 5 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR1 ) </loc>
//      <o.5..5> TR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR1_TR6  -----------------------------------
// SVD Line: 4241

//  <item> SFDITEM_FIELD__EXTI_RTSR1_TR6
//    <name> TR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010408) Rising trigger event configuration of  line 6 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR1 ) </loc>
//      <o.6..6> TR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR1_TR7  -----------------------------------
// SVD Line: 4248

//  <item> SFDITEM_FIELD__EXTI_RTSR1_TR7
//    <name> TR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010408) Rising trigger event configuration of  line 7 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR1 ) </loc>
//      <o.7..7> TR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR1_TR8  -----------------------------------
// SVD Line: 4255

//  <item> SFDITEM_FIELD__EXTI_RTSR1_TR8
//    <name> TR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40010408) Rising trigger event configuration of  line 8 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR1 ) </loc>
//      <o.8..8> TR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR1_TR9  -----------------------------------
// SVD Line: 4262

//  <item> SFDITEM_FIELD__EXTI_RTSR1_TR9
//    <name> TR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40010408) Rising trigger event configuration of  line 9 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR1 ) </loc>
//      <o.9..9> TR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR1_TR10  ----------------------------------
// SVD Line: 4269

//  <item> SFDITEM_FIELD__EXTI_RTSR1_TR10
//    <name> TR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40010408) Rising trigger event configuration of  line 10 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR1 ) </loc>
//      <o.10..10> TR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR1_TR11  ----------------------------------
// SVD Line: 4276

//  <item> SFDITEM_FIELD__EXTI_RTSR1_TR11
//    <name> TR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40010408) Rising trigger event configuration of  line 11 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR1 ) </loc>
//      <o.11..11> TR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR1_TR12  ----------------------------------
// SVD Line: 4283

//  <item> SFDITEM_FIELD__EXTI_RTSR1_TR12
//    <name> TR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40010408) Rising trigger event configuration of  line 12 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR1 ) </loc>
//      <o.12..12> TR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR1_TR13  ----------------------------------
// SVD Line: 4290

//  <item> SFDITEM_FIELD__EXTI_RTSR1_TR13
//    <name> TR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40010408) Rising trigger event configuration of  line 13 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR1 ) </loc>
//      <o.13..13> TR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR1_TR14  ----------------------------------
// SVD Line: 4297

//  <item> SFDITEM_FIELD__EXTI_RTSR1_TR14
//    <name> TR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40010408) Rising trigger event configuration of  line 14 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR1 ) </loc>
//      <o.14..14> TR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR1_TR15  ----------------------------------
// SVD Line: 4304

//  <item> SFDITEM_FIELD__EXTI_RTSR1_TR15
//    <name> TR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40010408) Rising trigger event configuration of  line 15 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR1 ) </loc>
//      <o.15..15> TR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR1_TR16  ----------------------------------
// SVD Line: 4311

//  <item> SFDITEM_FIELD__EXTI_RTSR1_TR16
//    <name> TR16 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40010408) Rising trigger event configuration of  line 16 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR1 ) </loc>
//      <o.16..16> TR16
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR1_TR18  ----------------------------------
// SVD Line: 4318

//  <item> SFDITEM_FIELD__EXTI_RTSR1_TR18
//    <name> TR18 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40010408) Rising trigger event configuration of  line 18 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR1 ) </loc>
//      <o.18..18> TR18
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR1_TR19  ----------------------------------
// SVD Line: 4325

//  <item> SFDITEM_FIELD__EXTI_RTSR1_TR19
//    <name> TR19 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40010408) Rising trigger event configuration of  line 19 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR1 ) </loc>
//      <o.19..19> TR19
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR1_TR20  ----------------------------------
// SVD Line: 4332

//  <item> SFDITEM_FIELD__EXTI_RTSR1_TR20
//    <name> TR20 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40010408) Rising trigger event configuration of  line 20 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR1 ) </loc>
//      <o.20..20> TR20
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR1_TR21  ----------------------------------
// SVD Line: 4339

//  <item> SFDITEM_FIELD__EXTI_RTSR1_TR21
//    <name> TR21 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40010408) Rising trigger event configuration of  line 21 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR1 ) </loc>
//      <o.21..21> TR21
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR1_TR22  ----------------------------------
// SVD Line: 4346

//  <item> SFDITEM_FIELD__EXTI_RTSR1_TR22
//    <name> TR22 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40010408) Rising trigger event configuration of  line 22 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR1 ) </loc>
//      <o.22..22> TR22
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: EXTI_RTSR1  -----------------------------------
// SVD Line: 4189

//  <rtree> SFDITEM_REG__EXTI_RTSR1
//    <name> RTSR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010408) Rising Trigger selection  register </i>
//    <loc> ( (unsigned int)((EXTI_RTSR1 >> 0) & 0xFFFFFFFF), ((EXTI_RTSR1 = (EXTI_RTSR1 & ~(0x7DFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7DFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__EXTI_RTSR1_TR0 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR1_TR1 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR1_TR2 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR1_TR3 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR1_TR4 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR1_TR5 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR1_TR6 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR1_TR7 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR1_TR8 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR1_TR9 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR1_TR10 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR1_TR11 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR1_TR12 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR1_TR13 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR1_TR14 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR1_TR15 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR1_TR16 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR1_TR18 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR1_TR19 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR1_TR20 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR1_TR21 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR1_TR22 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: EXTI_FTSR1  -------------------------------
// SVD Line: 4355

unsigned int EXTI_FTSR1 __AT (0x4001040C);



// -------------------------------  Field Item: EXTI_FTSR1_TR0  -----------------------------------
// SVD Line: 4365

//  <item> SFDITEM_FIELD__EXTI_FTSR1_TR0
//    <name> TR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001040C) Falling trigger event configuration of  line 0 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR1 ) </loc>
//      <o.0..0> TR0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR1_TR1  -----------------------------------
// SVD Line: 4372

//  <item> SFDITEM_FIELD__EXTI_FTSR1_TR1
//    <name> TR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001040C) Falling trigger event configuration of  line 1 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR1 ) </loc>
//      <o.1..1> TR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR1_TR2  -----------------------------------
// SVD Line: 4379

//  <item> SFDITEM_FIELD__EXTI_FTSR1_TR2
//    <name> TR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001040C) Falling trigger event configuration of  line 2 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR1 ) </loc>
//      <o.2..2> TR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR1_TR3  -----------------------------------
// SVD Line: 4386

//  <item> SFDITEM_FIELD__EXTI_FTSR1_TR3
//    <name> TR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001040C) Falling trigger event configuration of  line 3 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR1 ) </loc>
//      <o.3..3> TR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR1_TR4  -----------------------------------
// SVD Line: 4393

//  <item> SFDITEM_FIELD__EXTI_FTSR1_TR4
//    <name> TR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4001040C) Falling trigger event configuration of  line 4 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR1 ) </loc>
//      <o.4..4> TR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR1_TR5  -----------------------------------
// SVD Line: 4400

//  <item> SFDITEM_FIELD__EXTI_FTSR1_TR5
//    <name> TR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4001040C) Falling trigger event configuration of  line 5 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR1 ) </loc>
//      <o.5..5> TR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR1_TR6  -----------------------------------
// SVD Line: 4407

//  <item> SFDITEM_FIELD__EXTI_FTSR1_TR6
//    <name> TR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4001040C) Falling trigger event configuration of  line 6 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR1 ) </loc>
//      <o.6..6> TR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR1_TR7  -----------------------------------
// SVD Line: 4414

//  <item> SFDITEM_FIELD__EXTI_FTSR1_TR7
//    <name> TR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4001040C) Falling trigger event configuration of  line 7 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR1 ) </loc>
//      <o.7..7> TR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR1_TR8  -----------------------------------
// SVD Line: 4421

//  <item> SFDITEM_FIELD__EXTI_FTSR1_TR8
//    <name> TR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4001040C) Falling trigger event configuration of  line 8 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR1 ) </loc>
//      <o.8..8> TR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR1_TR9  -----------------------------------
// SVD Line: 4428

//  <item> SFDITEM_FIELD__EXTI_FTSR1_TR9
//    <name> TR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4001040C) Falling trigger event configuration of  line 9 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR1 ) </loc>
//      <o.9..9> TR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR1_TR10  ----------------------------------
// SVD Line: 4435

//  <item> SFDITEM_FIELD__EXTI_FTSR1_TR10
//    <name> TR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4001040C) Falling trigger event configuration of  line 10 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR1 ) </loc>
//      <o.10..10> TR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR1_TR11  ----------------------------------
// SVD Line: 4442

//  <item> SFDITEM_FIELD__EXTI_FTSR1_TR11
//    <name> TR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4001040C) Falling trigger event configuration of  line 11 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR1 ) </loc>
//      <o.11..11> TR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR1_TR12  ----------------------------------
// SVD Line: 4449

//  <item> SFDITEM_FIELD__EXTI_FTSR1_TR12
//    <name> TR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4001040C) Falling trigger event configuration of  line 12 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR1 ) </loc>
//      <o.12..12> TR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR1_TR13  ----------------------------------
// SVD Line: 4456

//  <item> SFDITEM_FIELD__EXTI_FTSR1_TR13
//    <name> TR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4001040C) Falling trigger event configuration of  line 13 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR1 ) </loc>
//      <o.13..13> TR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR1_TR14  ----------------------------------
// SVD Line: 4463

//  <item> SFDITEM_FIELD__EXTI_FTSR1_TR14
//    <name> TR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4001040C) Falling trigger event configuration of  line 14 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR1 ) </loc>
//      <o.14..14> TR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR1_TR15  ----------------------------------
// SVD Line: 4470

//  <item> SFDITEM_FIELD__EXTI_FTSR1_TR15
//    <name> TR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4001040C) Falling trigger event configuration of  line 15 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR1 ) </loc>
//      <o.15..15> TR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR1_TR16  ----------------------------------
// SVD Line: 4477

//  <item> SFDITEM_FIELD__EXTI_FTSR1_TR16
//    <name> TR16 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4001040C) Falling trigger event configuration of  line 16 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR1 ) </loc>
//      <o.16..16> TR16
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR1_TR18  ----------------------------------
// SVD Line: 4484

//  <item> SFDITEM_FIELD__EXTI_FTSR1_TR18
//    <name> TR18 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x4001040C) Falling trigger event configuration of  line 18 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR1 ) </loc>
//      <o.18..18> TR18
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR1_TR19  ----------------------------------
// SVD Line: 4491

//  <item> SFDITEM_FIELD__EXTI_FTSR1_TR19
//    <name> TR19 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x4001040C) Falling trigger event configuration of  line 19 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR1 ) </loc>
//      <o.19..19> TR19
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR1_TR20  ----------------------------------
// SVD Line: 4498

//  <item> SFDITEM_FIELD__EXTI_FTSR1_TR20
//    <name> TR20 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x4001040C) Falling trigger event configuration of  line 20 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR1 ) </loc>
//      <o.20..20> TR20
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR1_TR21  ----------------------------------
// SVD Line: 4505

//  <item> SFDITEM_FIELD__EXTI_FTSR1_TR21
//    <name> TR21 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x4001040C) Falling trigger event configuration of  line 21 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR1 ) </loc>
//      <o.21..21> TR21
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR1_TR22  ----------------------------------
// SVD Line: 4512

//  <item> SFDITEM_FIELD__EXTI_FTSR1_TR22
//    <name> TR22 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x4001040C) Falling trigger event configuration of  line 22 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR1 ) </loc>
//      <o.22..22> TR22
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: EXTI_FTSR1  -----------------------------------
// SVD Line: 4355

//  <rtree> SFDITEM_REG__EXTI_FTSR1
//    <name> FTSR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001040C) Falling Trigger selection  register </i>
//    <loc> ( (unsigned int)((EXTI_FTSR1 >> 0) & 0xFFFFFFFF), ((EXTI_FTSR1 = (EXTI_FTSR1 & ~(0x7DFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7DFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__EXTI_FTSR1_TR0 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR1_TR1 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR1_TR2 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR1_TR3 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR1_TR4 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR1_TR5 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR1_TR6 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR1_TR7 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR1_TR8 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR1_TR9 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR1_TR10 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR1_TR11 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR1_TR12 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR1_TR13 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR1_TR14 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR1_TR15 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR1_TR16 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR1_TR18 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR1_TR19 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR1_TR20 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR1_TR21 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR1_TR22 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: EXTI_SWIER1  -------------------------------
// SVD Line: 4521

unsigned int EXTI_SWIER1 __AT (0x40010410);



// -----------------------------  Field Item: EXTI_SWIER1_SWIER0  ---------------------------------
// SVD Line: 4531

//  <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER0
//    <name> SWIER0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010410) Software Interrupt on line  0 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER1 ) </loc>
//      <o.0..0> SWIER0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER1_SWIER1  ---------------------------------
// SVD Line: 4538

//  <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER1
//    <name> SWIER1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010410) Software Interrupt on line  1 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER1 ) </loc>
//      <o.1..1> SWIER1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER1_SWIER2  ---------------------------------
// SVD Line: 4545

//  <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER2
//    <name> SWIER2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010410) Software Interrupt on line  2 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER1 ) </loc>
//      <o.2..2> SWIER2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER1_SWIER3  ---------------------------------
// SVD Line: 4552

//  <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER3
//    <name> SWIER3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010410) Software Interrupt on line  3 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER1 ) </loc>
//      <o.3..3> SWIER3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER1_SWIER4  ---------------------------------
// SVD Line: 4559

//  <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER4
//    <name> SWIER4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010410) Software Interrupt on line  4 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER1 ) </loc>
//      <o.4..4> SWIER4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER1_SWIER5  ---------------------------------
// SVD Line: 4566

//  <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER5
//    <name> SWIER5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010410) Software Interrupt on line  5 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER1 ) </loc>
//      <o.5..5> SWIER5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER1_SWIER6  ---------------------------------
// SVD Line: 4573

//  <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER6
//    <name> SWIER6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010410) Software Interrupt on line  6 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER1 ) </loc>
//      <o.6..6> SWIER6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER1_SWIER7  ---------------------------------
// SVD Line: 4580

//  <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER7
//    <name> SWIER7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010410) Software Interrupt on line  7 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER1 ) </loc>
//      <o.7..7> SWIER7
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER1_SWIER8  ---------------------------------
// SVD Line: 4587

//  <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER8
//    <name> SWIER8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40010410) Software Interrupt on line  8 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER1 ) </loc>
//      <o.8..8> SWIER8
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER1_SWIER9  ---------------------------------
// SVD Line: 4594

//  <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER9
//    <name> SWIER9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40010410) Software Interrupt on line  9 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER1 ) </loc>
//      <o.9..9> SWIER9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER1_SWIER10  --------------------------------
// SVD Line: 4601

//  <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER10
//    <name> SWIER10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40010410) Software Interrupt on line  10 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER1 ) </loc>
//      <o.10..10> SWIER10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER1_SWIER11  --------------------------------
// SVD Line: 4608

//  <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER11
//    <name> SWIER11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40010410) Software Interrupt on line  11 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER1 ) </loc>
//      <o.11..11> SWIER11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER1_SWIER12  --------------------------------
// SVD Line: 4615

//  <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER12
//    <name> SWIER12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40010410) Software Interrupt on line  12 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER1 ) </loc>
//      <o.12..12> SWIER12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER1_SWIER13  --------------------------------
// SVD Line: 4622

//  <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER13
//    <name> SWIER13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40010410) Software Interrupt on line  13 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER1 ) </loc>
//      <o.13..13> SWIER13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER1_SWIER14  --------------------------------
// SVD Line: 4629

//  <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER14
//    <name> SWIER14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40010410) Software Interrupt on line  14 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER1 ) </loc>
//      <o.14..14> SWIER14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER1_SWIER15  --------------------------------
// SVD Line: 4636

//  <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER15
//    <name> SWIER15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40010410) Software Interrupt on line  15 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER1 ) </loc>
//      <o.15..15> SWIER15
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER1_SWIER16  --------------------------------
// SVD Line: 4643

//  <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER16
//    <name> SWIER16 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40010410) Software Interrupt on line  16 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER1 ) </loc>
//      <o.16..16> SWIER16
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER1_SWIER18  --------------------------------
// SVD Line: 4650

//  <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER18
//    <name> SWIER18 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40010410) Software Interrupt on line  18 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER1 ) </loc>
//      <o.18..18> SWIER18
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER1_SWIER19  --------------------------------
// SVD Line: 4657

//  <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER19
//    <name> SWIER19 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40010410) Software Interrupt on line  19 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER1 ) </loc>
//      <o.19..19> SWIER19
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER1_SWIER20  --------------------------------
// SVD Line: 4664

//  <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER20
//    <name> SWIER20 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40010410) Software Interrupt on line  20 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER1 ) </loc>
//      <o.20..20> SWIER20
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER1_SWIER21  --------------------------------
// SVD Line: 4671

//  <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER21
//    <name> SWIER21 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40010410) Software Interrupt on line  21 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER1 ) </loc>
//      <o.21..21> SWIER21
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER1_SWIER22  --------------------------------
// SVD Line: 4678

//  <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER22
//    <name> SWIER22 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40010410) Software Interrupt on line  22 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER1 ) </loc>
//      <o.22..22> SWIER22
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: EXTI_SWIER1  ----------------------------------
// SVD Line: 4521

//  <rtree> SFDITEM_REG__EXTI_SWIER1
//    <name> SWIER1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010410) Software interrupt event  register </i>
//    <loc> ( (unsigned int)((EXTI_SWIER1 >> 0) & 0xFFFFFFFF), ((EXTI_SWIER1 = (EXTI_SWIER1 & ~(0x7DFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7DFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER0 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER1 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER2 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER3 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER4 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER5 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER6 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER7 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER8 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER9 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER10 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER11 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER12 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER13 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER14 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER15 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER16 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER18 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER19 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER20 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER21 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER1_SWIER22 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: EXTI_PR1  --------------------------------
// SVD Line: 4687

unsigned int EXTI_PR1 __AT (0x40010414);



// --------------------------------  Field Item: EXTI_PR1_PR0  ------------------------------------
// SVD Line: 4696

//  <item> SFDITEM_FIELD__EXTI_PR1_PR0
//    <name> PR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010414) Pending bit 0 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR1 ) </loc>
//      <o.0..0> PR0
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR1_PR1  ------------------------------------
// SVD Line: 4702

//  <item> SFDITEM_FIELD__EXTI_PR1_PR1
//    <name> PR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010414) Pending bit 1 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR1 ) </loc>
//      <o.1..1> PR1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR1_PR2  ------------------------------------
// SVD Line: 4708

//  <item> SFDITEM_FIELD__EXTI_PR1_PR2
//    <name> PR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010414) Pending bit 2 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR1 ) </loc>
//      <o.2..2> PR2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR1_PR3  ------------------------------------
// SVD Line: 4714

//  <item> SFDITEM_FIELD__EXTI_PR1_PR3
//    <name> PR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010414) Pending bit 3 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR1 ) </loc>
//      <o.3..3> PR3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR1_PR4  ------------------------------------
// SVD Line: 4720

//  <item> SFDITEM_FIELD__EXTI_PR1_PR4
//    <name> PR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010414) Pending bit 4 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR1 ) </loc>
//      <o.4..4> PR4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR1_PR5  ------------------------------------
// SVD Line: 4726

//  <item> SFDITEM_FIELD__EXTI_PR1_PR5
//    <name> PR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010414) Pending bit 5 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR1 ) </loc>
//      <o.5..5> PR5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR1_PR6  ------------------------------------
// SVD Line: 4732

//  <item> SFDITEM_FIELD__EXTI_PR1_PR6
//    <name> PR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010414) Pending bit 6 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR1 ) </loc>
//      <o.6..6> PR6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR1_PR7  ------------------------------------
// SVD Line: 4738

//  <item> SFDITEM_FIELD__EXTI_PR1_PR7
//    <name> PR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010414) Pending bit 7 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR1 ) </loc>
//      <o.7..7> PR7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR1_PR8  ------------------------------------
// SVD Line: 4744

//  <item> SFDITEM_FIELD__EXTI_PR1_PR8
//    <name> PR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40010414) Pending bit 8 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR1 ) </loc>
//      <o.8..8> PR8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR1_PR9  ------------------------------------
// SVD Line: 4750

//  <item> SFDITEM_FIELD__EXTI_PR1_PR9
//    <name> PR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40010414) Pending bit 9 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR1 ) </loc>
//      <o.9..9> PR9
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR1_PR10  -----------------------------------
// SVD Line: 4756

//  <item> SFDITEM_FIELD__EXTI_PR1_PR10
//    <name> PR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40010414) Pending bit 10 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR1 ) </loc>
//      <o.10..10> PR10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR1_PR11  -----------------------------------
// SVD Line: 4762

//  <item> SFDITEM_FIELD__EXTI_PR1_PR11
//    <name> PR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40010414) Pending bit 11 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR1 ) </loc>
//      <o.11..11> PR11
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR1_PR12  -----------------------------------
// SVD Line: 4768

//  <item> SFDITEM_FIELD__EXTI_PR1_PR12
//    <name> PR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40010414) Pending bit 12 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR1 ) </loc>
//      <o.12..12> PR12
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR1_PR13  -----------------------------------
// SVD Line: 4774

//  <item> SFDITEM_FIELD__EXTI_PR1_PR13
//    <name> PR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40010414) Pending bit 13 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR1 ) </loc>
//      <o.13..13> PR13
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR1_PR14  -----------------------------------
// SVD Line: 4780

//  <item> SFDITEM_FIELD__EXTI_PR1_PR14
//    <name> PR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40010414) Pending bit 14 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR1 ) </loc>
//      <o.14..14> PR14
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR1_PR15  -----------------------------------
// SVD Line: 4786

//  <item> SFDITEM_FIELD__EXTI_PR1_PR15
//    <name> PR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40010414) Pending bit 15 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR1 ) </loc>
//      <o.15..15> PR15
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR1_PR16  -----------------------------------
// SVD Line: 4792

//  <item> SFDITEM_FIELD__EXTI_PR1_PR16
//    <name> PR16 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40010414) Pending bit 16 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR1 ) </loc>
//      <o.16..16> PR16
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR1_PR18  -----------------------------------
// SVD Line: 4798

//  <item> SFDITEM_FIELD__EXTI_PR1_PR18
//    <name> PR18 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40010414) Pending bit 18 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR1 ) </loc>
//      <o.18..18> PR18
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR1_PR19  -----------------------------------
// SVD Line: 4804

//  <item> SFDITEM_FIELD__EXTI_PR1_PR19
//    <name> PR19 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40010414) Pending bit 19 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR1 ) </loc>
//      <o.19..19> PR19
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR1_PR20  -----------------------------------
// SVD Line: 4810

//  <item> SFDITEM_FIELD__EXTI_PR1_PR20
//    <name> PR20 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40010414) Pending bit 20 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR1 ) </loc>
//      <o.20..20> PR20
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR1_PR21  -----------------------------------
// SVD Line: 4816

//  <item> SFDITEM_FIELD__EXTI_PR1_PR21
//    <name> PR21 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40010414) Pending bit 21 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR1 ) </loc>
//      <o.21..21> PR21
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR1_PR22  -----------------------------------
// SVD Line: 4822

//  <item> SFDITEM_FIELD__EXTI_PR1_PR22
//    <name> PR22 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40010414) Pending bit 22 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR1 ) </loc>
//      <o.22..22> PR22
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: EXTI_PR1  ------------------------------------
// SVD Line: 4687

//  <rtree> SFDITEM_REG__EXTI_PR1
//    <name> PR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010414) Pending register </i>
//    <loc> ( (unsigned int)((EXTI_PR1 >> 0) & 0xFFFFFFFF), ((EXTI_PR1 = (EXTI_PR1 & ~(0x7DFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7DFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__EXTI_PR1_PR0 </item>
//    <item> SFDITEM_FIELD__EXTI_PR1_PR1 </item>
//    <item> SFDITEM_FIELD__EXTI_PR1_PR2 </item>
//    <item> SFDITEM_FIELD__EXTI_PR1_PR3 </item>
//    <item> SFDITEM_FIELD__EXTI_PR1_PR4 </item>
//    <item> SFDITEM_FIELD__EXTI_PR1_PR5 </item>
//    <item> SFDITEM_FIELD__EXTI_PR1_PR6 </item>
//    <item> SFDITEM_FIELD__EXTI_PR1_PR7 </item>
//    <item> SFDITEM_FIELD__EXTI_PR1_PR8 </item>
//    <item> SFDITEM_FIELD__EXTI_PR1_PR9 </item>
//    <item> SFDITEM_FIELD__EXTI_PR1_PR10 </item>
//    <item> SFDITEM_FIELD__EXTI_PR1_PR11 </item>
//    <item> SFDITEM_FIELD__EXTI_PR1_PR12 </item>
//    <item> SFDITEM_FIELD__EXTI_PR1_PR13 </item>
//    <item> SFDITEM_FIELD__EXTI_PR1_PR14 </item>
//    <item> SFDITEM_FIELD__EXTI_PR1_PR15 </item>
//    <item> SFDITEM_FIELD__EXTI_PR1_PR16 </item>
//    <item> SFDITEM_FIELD__EXTI_PR1_PR18 </item>
//    <item> SFDITEM_FIELD__EXTI_PR1_PR19 </item>
//    <item> SFDITEM_FIELD__EXTI_PR1_PR20 </item>
//    <item> SFDITEM_FIELD__EXTI_PR1_PR21 </item>
//    <item> SFDITEM_FIELD__EXTI_PR1_PR22 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: EXTI_IMR2  --------------------------------
// SVD Line: 4830

unsigned int EXTI_IMR2 __AT (0x40010420);



// -------------------------------  Field Item: EXTI_IMR2_MR32  -----------------------------------
// SVD Line: 4839

//  <item> SFDITEM_FIELD__EXTI_IMR2_MR32
//    <name> MR32 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010420) Interrupt Mask on external/internal line  32 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR2 ) </loc>
//      <o.0..0> MR32
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_IMR2_MR33  -----------------------------------
// SVD Line: 4846

//  <item> SFDITEM_FIELD__EXTI_IMR2_MR33
//    <name> MR33 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010420) Interrupt Mask on external/internal line  33 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR2 ) </loc>
//      <o.1..1> MR33
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_IMR2_MR34  -----------------------------------
// SVD Line: 4853

//  <item> SFDITEM_FIELD__EXTI_IMR2_MR34
//    <name> MR34 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010420) Interrupt Mask on external/internal line  34 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR2 ) </loc>
//      <o.2..2> MR34
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_IMR2_MR35  -----------------------------------
// SVD Line: 4860

//  <item> SFDITEM_FIELD__EXTI_IMR2_MR35
//    <name> MR35 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010420) Interrupt Mask on external/internal line  35 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR2 ) </loc>
//      <o.3..3> MR35
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_IMR2_MR36  -----------------------------------
// SVD Line: 4867

//  <item> SFDITEM_FIELD__EXTI_IMR2_MR36
//    <name> MR36 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010420) Interrupt Mask on external/internal line  36 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR2 ) </loc>
//      <o.4..4> MR36
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_IMR2_MR37  -----------------------------------
// SVD Line: 4874

//  <item> SFDITEM_FIELD__EXTI_IMR2_MR37
//    <name> MR37 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010420) Interrupt Mask on external/internal line  37 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR2 ) </loc>
//      <o.5..5> MR37
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_IMR2_MR38  -----------------------------------
// SVD Line: 4881

//  <item> SFDITEM_FIELD__EXTI_IMR2_MR38
//    <name> MR38 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010420) Interrupt Mask on external/internal line  38 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR2 ) </loc>
//      <o.6..6> MR38
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_IMR2_MR39  -----------------------------------
// SVD Line: 4888

//  <item> SFDITEM_FIELD__EXTI_IMR2_MR39
//    <name> MR39 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010420) Interrupt Mask on external/internal line  39 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR2 ) </loc>
//      <o.7..7> MR39
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: EXTI_IMR2  -----------------------------------
// SVD Line: 4830

//  <rtree> SFDITEM_REG__EXTI_IMR2
//    <name> IMR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010420) Interrupt mask register </i>
//    <loc> ( (unsigned int)((EXTI_IMR2 >> 0) & 0xFFFFFFFF), ((EXTI_IMR2 = (EXTI_IMR2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__EXTI_IMR2_MR32 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR2_MR33 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR2_MR34 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR2_MR35 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR2_MR36 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR2_MR37 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR2_MR38 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR2_MR39 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: EXTI_EMR2  --------------------------------
// SVD Line: 4897

unsigned int EXTI_EMR2 __AT (0x40010424);



// -------------------------------  Field Item: EXTI_EMR2_MR32  -----------------------------------
// SVD Line: 4906

//  <item> SFDITEM_FIELD__EXTI_EMR2_MR32
//    <name> MR32 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010424) Event mask on external/internal line  32 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR2 ) </loc>
//      <o.0..0> MR32
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_EMR2_MR33  -----------------------------------
// SVD Line: 4913

//  <item> SFDITEM_FIELD__EXTI_EMR2_MR33
//    <name> MR33 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010424) Event mask on external/internal line  33 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR2 ) </loc>
//      <o.1..1> MR33
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_EMR2_MR34  -----------------------------------
// SVD Line: 4920

//  <item> SFDITEM_FIELD__EXTI_EMR2_MR34
//    <name> MR34 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010424) Event mask on external/internal line  34 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR2 ) </loc>
//      <o.2..2> MR34
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_EMR2_MR35  -----------------------------------
// SVD Line: 4927

//  <item> SFDITEM_FIELD__EXTI_EMR2_MR35
//    <name> MR35 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010424) Event mask on external/internal line  35 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR2 ) </loc>
//      <o.3..3> MR35
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_EMR2_MR36  -----------------------------------
// SVD Line: 4934

//  <item> SFDITEM_FIELD__EXTI_EMR2_MR36
//    <name> MR36 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010424) Event mask on external/internal line  36 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR2 ) </loc>
//      <o.4..4> MR36
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_EMR2_MR37  -----------------------------------
// SVD Line: 4941

//  <item> SFDITEM_FIELD__EXTI_EMR2_MR37
//    <name> MR37 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010424) Event mask on external/internal line  37 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR2 ) </loc>
//      <o.5..5> MR37
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_EMR2_MR38  -----------------------------------
// SVD Line: 4948

//  <item> SFDITEM_FIELD__EXTI_EMR2_MR38
//    <name> MR38 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010424) Event mask on external/internal line  38 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR2 ) </loc>
//      <o.6..6> MR38
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_EMR2_MR39  -----------------------------------
// SVD Line: 4955

//  <item> SFDITEM_FIELD__EXTI_EMR2_MR39
//    <name> MR39 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010424) Event mask on external/internal line  39 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR2 ) </loc>
//      <o.7..7> MR39
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: EXTI_EMR2  -----------------------------------
// SVD Line: 4897

//  <rtree> SFDITEM_REG__EXTI_EMR2
//    <name> EMR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010424) Event mask register </i>
//    <loc> ( (unsigned int)((EXTI_EMR2 >> 0) & 0xFFFFFFFF), ((EXTI_EMR2 = (EXTI_EMR2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__EXTI_EMR2_MR32 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR2_MR33 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR2_MR34 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR2_MR35 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR2_MR36 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR2_MR37 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR2_MR38 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR2_MR39 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: EXTI_RTSR2  -------------------------------
// SVD Line: 4964

unsigned int EXTI_RTSR2 __AT (0x40010428);



// -------------------------------  Field Item: EXTI_RTSR2_RT35  ----------------------------------
// SVD Line: 4974

//  <item> SFDITEM_FIELD__EXTI_RTSR2_RT35
//    <name> RT35 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010428) Rising trigger event configuration bit  of line 35 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR2 ) </loc>
//      <o.3..3> RT35
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR2_RT36  ----------------------------------
// SVD Line: 4981

//  <item> SFDITEM_FIELD__EXTI_RTSR2_RT36
//    <name> RT36 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010428) Rising trigger event configuration bit  of line 36 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR2 ) </loc>
//      <o.4..4> RT36
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR2_RT37  ----------------------------------
// SVD Line: 4988

//  <item> SFDITEM_FIELD__EXTI_RTSR2_RT37
//    <name> RT37 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010428) Rising trigger event configuration bit  of line 37 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR2 ) </loc>
//      <o.5..5> RT37
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR2_RT38  ----------------------------------
// SVD Line: 4995

//  <item> SFDITEM_FIELD__EXTI_RTSR2_RT38
//    <name> RT38 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010428) Rising trigger event configuration bit  of line 38 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR2 ) </loc>
//      <o.6..6> RT38
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: EXTI_RTSR2  -----------------------------------
// SVD Line: 4964

//  <rtree> SFDITEM_REG__EXTI_RTSR2
//    <name> RTSR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010428) Rising Trigger selection  register </i>
//    <loc> ( (unsigned int)((EXTI_RTSR2 >> 0) & 0xFFFFFFFF), ((EXTI_RTSR2 = (EXTI_RTSR2 & ~(0x78UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x78) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__EXTI_RTSR2_RT35 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR2_RT36 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR2_RT37 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR2_RT38 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: EXTI_FTSR2  -------------------------------
// SVD Line: 5004

unsigned int EXTI_FTSR2 __AT (0x4001042C);



// -------------------------------  Field Item: EXTI_FTSR2_FT35  ----------------------------------
// SVD Line: 5014

//  <item> SFDITEM_FIELD__EXTI_FTSR2_FT35
//    <name> FT35 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001042C) Falling trigger event configuration bit  of line 35 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR2 ) </loc>
//      <o.3..3> FT35
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR2_FT36  ----------------------------------
// SVD Line: 5021

//  <item> SFDITEM_FIELD__EXTI_FTSR2_FT36
//    <name> FT36 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4001042C) Falling trigger event configuration bit  of line 36 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR2 ) </loc>
//      <o.4..4> FT36
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR2_FT37  ----------------------------------
// SVD Line: 5028

//  <item> SFDITEM_FIELD__EXTI_FTSR2_FT37
//    <name> FT37 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4001042C) Falling trigger event configuration bit  of line 37 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR2 ) </loc>
//      <o.5..5> FT37
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR2_FT38  ----------------------------------
// SVD Line: 5035

//  <item> SFDITEM_FIELD__EXTI_FTSR2_FT38
//    <name> FT38 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4001042C) Falling trigger event configuration bit  of line 38 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR2 ) </loc>
//      <o.6..6> FT38
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: EXTI_FTSR2  -----------------------------------
// SVD Line: 5004

//  <rtree> SFDITEM_REG__EXTI_FTSR2
//    <name> FTSR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001042C) Falling Trigger selection  register </i>
//    <loc> ( (unsigned int)((EXTI_FTSR2 >> 0) & 0xFFFFFFFF), ((EXTI_FTSR2 = (EXTI_FTSR2 & ~(0x78UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x78) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__EXTI_FTSR2_FT35 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR2_FT36 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR2_FT37 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR2_FT38 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: EXTI_SWIER2  -------------------------------
// SVD Line: 5044

unsigned int EXTI_SWIER2 __AT (0x40010430);



// ------------------------------  Field Item: EXTI_SWIER2_SWI35  ---------------------------------
// SVD Line: 5054

//  <item> SFDITEM_FIELD__EXTI_SWIER2_SWI35
//    <name> SWI35 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010430) Software interrupt on line  35 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER2 ) </loc>
//      <o.3..3> SWI35
//    </check>
//  </item>
//  


// ------------------------------  Field Item: EXTI_SWIER2_SWI36  ---------------------------------
// SVD Line: 5061

//  <item> SFDITEM_FIELD__EXTI_SWIER2_SWI36
//    <name> SWI36 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010430) Software interrupt on line  36 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER2 ) </loc>
//      <o.4..4> SWI36
//    </check>
//  </item>
//  


// ------------------------------  Field Item: EXTI_SWIER2_SWI37  ---------------------------------
// SVD Line: 5068

//  <item> SFDITEM_FIELD__EXTI_SWIER2_SWI37
//    <name> SWI37 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010430) Software interrupt on line  37 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER2 ) </loc>
//      <o.5..5> SWI37
//    </check>
//  </item>
//  


// ------------------------------  Field Item: EXTI_SWIER2_SWI38  ---------------------------------
// SVD Line: 5075

//  <item> SFDITEM_FIELD__EXTI_SWIER2_SWI38
//    <name> SWI38 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010430) Software interrupt on line  38 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER2 ) </loc>
//      <o.6..6> SWI38
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: EXTI_SWIER2  ----------------------------------
// SVD Line: 5044

//  <rtree> SFDITEM_REG__EXTI_SWIER2
//    <name> SWIER2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010430) Software interrupt event  register </i>
//    <loc> ( (unsigned int)((EXTI_SWIER2 >> 0) & 0xFFFFFFFF), ((EXTI_SWIER2 = (EXTI_SWIER2 & ~(0x78UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x78) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__EXTI_SWIER2_SWI35 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER2_SWI36 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER2_SWI37 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER2_SWI38 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: EXTI_PR2  --------------------------------
// SVD Line: 5084

unsigned int EXTI_PR2 __AT (0x40010434);



// -------------------------------  Field Item: EXTI_PR2_PIF35  -----------------------------------
// SVD Line: 5093

//  <item> SFDITEM_FIELD__EXTI_PR2_PIF35
//    <name> PIF35 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010434) Pending interrupt flag on line  35 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR2 ) </loc>
//      <o.3..3> PIF35
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_PR2_PIF36  -----------------------------------
// SVD Line: 5100

//  <item> SFDITEM_FIELD__EXTI_PR2_PIF36
//    <name> PIF36 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010434) Pending interrupt flag on line  36 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR2 ) </loc>
//      <o.4..4> PIF36
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_PR2_PIF37  -----------------------------------
// SVD Line: 5107

//  <item> SFDITEM_FIELD__EXTI_PR2_PIF37
//    <name> PIF37 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010434) Pending interrupt flag on line  37 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR2 ) </loc>
//      <o.5..5> PIF37
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_PR2_PIF38  -----------------------------------
// SVD Line: 5114

//  <item> SFDITEM_FIELD__EXTI_PR2_PIF38
//    <name> PIF38 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010434) Pending interrupt flag on line  38 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR2 ) </loc>
//      <o.6..6> PIF38
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: EXTI_PR2  ------------------------------------
// SVD Line: 5084

//  <rtree> SFDITEM_REG__EXTI_PR2
//    <name> PR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010434) Pending register </i>
//    <loc> ( (unsigned int)((EXTI_PR2 >> 0) & 0xFFFFFFFF), ((EXTI_PR2 = (EXTI_PR2 & ~(0x78UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x78) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__EXTI_PR2_PIF35 </item>
//    <item> SFDITEM_FIELD__EXTI_PR2_PIF36 </item>
//    <item> SFDITEM_FIELD__EXTI_PR2_PIF37 </item>
//    <item> SFDITEM_FIELD__EXTI_PR2_PIF38 </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: EXTI  -------------------------------------
// SVD Line: 3731

//  <view> EXTI
//    <name> EXTI </name>
//    <item> SFDITEM_REG__EXTI_IMR1 </item>
//    <item> SFDITEM_REG__EXTI_EMR1 </item>
//    <item> SFDITEM_REG__EXTI_RTSR1 </item>
//    <item> SFDITEM_REG__EXTI_FTSR1 </item>
//    <item> SFDITEM_REG__EXTI_SWIER1 </item>
//    <item> SFDITEM_REG__EXTI_PR1 </item>
//    <item> SFDITEM_REG__EXTI_IMR2 </item>
//    <item> SFDITEM_REG__EXTI_EMR2 </item>
//    <item> SFDITEM_REG__EXTI_RTSR2 </item>
//    <item> SFDITEM_REG__EXTI_FTSR2 </item>
//    <item> SFDITEM_REG__EXTI_SWIER2 </item>
//    <item> SFDITEM_REG__EXTI_PR2 </item>
//  </view>
//  


// --------------------------  Register Item Address: FIREWALL_CSSA  ------------------------------
// SVD Line: 5136

unsigned int FIREWALL_CSSA __AT (0x40011C00);



// ------------------------------  Field Item: FIREWALL_CSSA_ADD  ---------------------------------
// SVD Line: 5145

//  <item> SFDITEM_FIELD__FIREWALL_CSSA_ADD
//    <name> ADD </name>
//    <rw> 
//    <i> [Bits 23..8] RW (@ 0x40011C00) code segment start address </i>
//    <edit> 
//      <loc> ( (unsigned short)((FIREWALL_CSSA >> 8) & 0xFFFF), ((FIREWALL_CSSA = (FIREWALL_CSSA & ~(0xFFFFUL << 8 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: FIREWALL_CSSA  ---------------------------------
// SVD Line: 5136

//  <rtree> SFDITEM_REG__FIREWALL_CSSA
//    <name> CSSA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011C00) Code segment start address </i>
//    <loc> ( (unsigned int)((FIREWALL_CSSA >> 0) & 0xFFFFFFFF), ((FIREWALL_CSSA = (FIREWALL_CSSA & ~(0xFFFF00UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF00) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FIREWALL_CSSA_ADD </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: FIREWALL_CSL  ------------------------------
// SVD Line: 5153

unsigned int FIREWALL_CSL __AT (0x40011C04);



// ------------------------------  Field Item: FIREWALL_CSL_LENG  ---------------------------------
// SVD Line: 5162

//  <item> SFDITEM_FIELD__FIREWALL_CSL_LENG
//    <name> LENG </name>
//    <rw> 
//    <i> [Bits 21..8] RW (@ 0x40011C04) code segment length </i>
//    <edit> 
//      <loc> ( (unsigned short)((FIREWALL_CSL >> 8) & 0x3FFF), ((FIREWALL_CSL = (FIREWALL_CSL & ~(0x3FFFUL << 8 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: FIREWALL_CSL  ----------------------------------
// SVD Line: 5153

//  <rtree> SFDITEM_REG__FIREWALL_CSL
//    <name> CSL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011C04) Code segment length </i>
//    <loc> ( (unsigned int)((FIREWALL_CSL >> 0) & 0xFFFFFFFF), ((FIREWALL_CSL = (FIREWALL_CSL & ~(0x3FFF00UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF00) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FIREWALL_CSL_LENG </item>
//  </rtree>
//  


// -------------------------  Register Item Address: FIREWALL_NVDSSA  -----------------------------
// SVD Line: 5170

unsigned int FIREWALL_NVDSSA __AT (0x40011C08);



// -----------------------------  Field Item: FIREWALL_NVDSSA_ADD  --------------------------------
// SVD Line: 5180

//  <item> SFDITEM_FIELD__FIREWALL_NVDSSA_ADD
//    <name> ADD </name>
//    <rw> 
//    <i> [Bits 23..8] RW (@ 0x40011C08) Non-volatile data segment start  address </i>
//    <edit> 
//      <loc> ( (unsigned short)((FIREWALL_NVDSSA >> 8) & 0xFFFF), ((FIREWALL_NVDSSA = (FIREWALL_NVDSSA & ~(0xFFFFUL << 8 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: FIREWALL_NVDSSA  --------------------------------
// SVD Line: 5170

//  <rtree> SFDITEM_REG__FIREWALL_NVDSSA
//    <name> NVDSSA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011C08) Non-volatile data segment start  address </i>
//    <loc> ( (unsigned int)((FIREWALL_NVDSSA >> 0) & 0xFFFFFFFF), ((FIREWALL_NVDSSA = (FIREWALL_NVDSSA & ~(0xFFFF00UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF00) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FIREWALL_NVDSSA_ADD </item>
//  </rtree>
//  


// --------------------------  Register Item Address: FIREWALL_NVDSL  -----------------------------
// SVD Line: 5189

unsigned int FIREWALL_NVDSL __AT (0x40011C0C);



// -----------------------------  Field Item: FIREWALL_NVDSL_LENG  --------------------------------
// SVD Line: 5199

//  <item> SFDITEM_FIELD__FIREWALL_NVDSL_LENG
//    <name> LENG </name>
//    <rw> 
//    <i> [Bits 21..8] RW (@ 0x40011C0C) Non-volatile data segment  length </i>
//    <edit> 
//      <loc> ( (unsigned short)((FIREWALL_NVDSL >> 8) & 0x3FFF), ((FIREWALL_NVDSL = (FIREWALL_NVDSL & ~(0x3FFFUL << 8 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: FIREWALL_NVDSL  ---------------------------------
// SVD Line: 5189

//  <rtree> SFDITEM_REG__FIREWALL_NVDSL
//    <name> NVDSL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011C0C) Non-volatile data segment  length </i>
//    <loc> ( (unsigned int)((FIREWALL_NVDSL >> 0) & 0xFFFFFFFF), ((FIREWALL_NVDSL = (FIREWALL_NVDSL & ~(0x3FFF00UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF00) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FIREWALL_NVDSL_LENG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: FIREWALL_VDSSA  -----------------------------
// SVD Line: 5208

unsigned int FIREWALL_VDSSA __AT (0x40011C10);



// -----------------------------  Field Item: FIREWALL_VDSSA_ADD  ---------------------------------
// SVD Line: 5218

//  <item> SFDITEM_FIELD__FIREWALL_VDSSA_ADD
//    <name> ADD </name>
//    <rw> 
//    <i> [Bits 15..6] RW (@ 0x40011C10) Volatile data segment start  address </i>
//    <edit> 
//      <loc> ( (unsigned short)((FIREWALL_VDSSA >> 6) & 0x3FF), ((FIREWALL_VDSSA = (FIREWALL_VDSSA & ~(0x3FFUL << 6 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: FIREWALL_VDSSA  ---------------------------------
// SVD Line: 5208

//  <rtree> SFDITEM_REG__FIREWALL_VDSSA
//    <name> VDSSA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011C10) Volatile data segment start  address </i>
//    <loc> ( (unsigned int)((FIREWALL_VDSSA >> 0) & 0xFFFFFFFF), ((FIREWALL_VDSSA = (FIREWALL_VDSSA & ~(0xFFC0UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFC0) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FIREWALL_VDSSA_ADD </item>
//  </rtree>
//  


// --------------------------  Register Item Address: FIREWALL_VDSL  ------------------------------
// SVD Line: 5227

unsigned int FIREWALL_VDSL __AT (0x40011C14);



// -----------------------------  Field Item: FIREWALL_VDSL_LENG  ---------------------------------
// SVD Line: 5236

//  <item> SFDITEM_FIELD__FIREWALL_VDSL_LENG
//    <name> LENG </name>
//    <rw> 
//    <i> [Bits 15..6] RW (@ 0x40011C14) Non-volatile data segment  length </i>
//    <edit> 
//      <loc> ( (unsigned short)((FIREWALL_VDSL >> 6) & 0x3FF), ((FIREWALL_VDSL = (FIREWALL_VDSL & ~(0x3FFUL << 6 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: FIREWALL_VDSL  ---------------------------------
// SVD Line: 5227

//  <rtree> SFDITEM_REG__FIREWALL_VDSL
//    <name> VDSL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011C14) Volatile data segment length </i>
//    <loc> ( (unsigned int)((FIREWALL_VDSL >> 0) & 0xFFFFFFFF), ((FIREWALL_VDSL = (FIREWALL_VDSL & ~(0xFFC0UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFC0) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FIREWALL_VDSL_LENG </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: FIREWALL_CR  -------------------------------
// SVD Line: 5245

unsigned int FIREWALL_CR __AT (0x40011C20);



// -------------------------------  Field Item: FIREWALL_CR_VDE  ----------------------------------
// SVD Line: 5254

//  <item> SFDITEM_FIELD__FIREWALL_CR_VDE
//    <name> VDE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40011C20) Volatile data execution </i>
//    <check> 
//      <loc> ( (unsigned int) FIREWALL_CR ) </loc>
//      <o.2..2> VDE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FIREWALL_CR_VDS  ----------------------------------
// SVD Line: 5260

//  <item> SFDITEM_FIELD__FIREWALL_CR_VDS
//    <name> VDS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40011C20) Volatile data shared </i>
//    <check> 
//      <loc> ( (unsigned int) FIREWALL_CR ) </loc>
//      <o.1..1> VDS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FIREWALL_CR_FPA  ----------------------------------
// SVD Line: 5266

//  <item> SFDITEM_FIELD__FIREWALL_CR_FPA
//    <name> FPA </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40011C20) Firewall pre alarm </i>
//    <check> 
//      <loc> ( (unsigned int) FIREWALL_CR ) </loc>
//      <o.0..0> FPA
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: FIREWALL_CR  ----------------------------------
// SVD Line: 5245

//  <rtree> SFDITEM_REG__FIREWALL_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011C20) Configuration register </i>
//    <loc> ( (unsigned int)((FIREWALL_CR >> 0) & 0xFFFFFFFF), ((FIREWALL_CR = (FIREWALL_CR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FIREWALL_CR_VDE </item>
//    <item> SFDITEM_FIELD__FIREWALL_CR_VDS </item>
//    <item> SFDITEM_FIELD__FIREWALL_CR_FPA </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: FIREWALL  -----------------------------------
// SVD Line: 5125

//  <view> FIREWALL
//    <name> FIREWALL </name>
//    <item> SFDITEM_REG__FIREWALL_CSSA </item>
//    <item> SFDITEM_REG__FIREWALL_CSL </item>
//    <item> SFDITEM_REG__FIREWALL_NVDSSA </item>
//    <item> SFDITEM_REG__FIREWALL_NVDSL </item>
//    <item> SFDITEM_REG__FIREWALL_VDSSA </item>
//    <item> SFDITEM_REG__FIREWALL_VDSL </item>
//    <item> SFDITEM_REG__FIREWALL_CR </item>
//  </view>
//  


// ----------------------------  Register Item Address: FLASH_ACR  --------------------------------
// SVD Line: 5292

unsigned int FLASH_ACR __AT (0x40022000);



// ------------------------------  Field Item: FLASH_ACR_LATENCY  ---------------------------------
// SVD Line: 5301

//  <item> SFDITEM_FIELD__FLASH_ACR_LATENCY
//    <name> LATENCY </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40022000) Latency </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_ACR >> 0) & 0x7), ((FLASH_ACR = (FLASH_ACR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: FLASH_ACR_PRFTEN  ----------------------------------
// SVD Line: 5307

//  <item> SFDITEM_FIELD__FLASH_ACR_PRFTEN
//    <name> PRFTEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40022000) Prefetch enable </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_ACR ) </loc>
//      <o.8..8> PRFTEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_ACR_ICEN  -----------------------------------
// SVD Line: 5313

//  <item> SFDITEM_FIELD__FLASH_ACR_ICEN
//    <name> ICEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40022000) Instruction cache enable </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_ACR ) </loc>
//      <o.9..9> ICEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_ACR_DCEN  -----------------------------------
// SVD Line: 5319

//  <item> SFDITEM_FIELD__FLASH_ACR_DCEN
//    <name> DCEN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40022000) Data cache enable </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_ACR ) </loc>
//      <o.10..10> DCEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_ACR_ICRST  ----------------------------------
// SVD Line: 5325

//  <item> SFDITEM_FIELD__FLASH_ACR_ICRST
//    <name> ICRST </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40022000) Instruction cache reset </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_ACR ) </loc>
//      <o.11..11> ICRST
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_ACR_DCRST  ----------------------------------
// SVD Line: 5331

//  <item> SFDITEM_FIELD__FLASH_ACR_DCRST
//    <name> DCRST </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40022000) Data cache reset </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_ACR ) </loc>
//      <o.12..12> DCRST
//    </check>
//  </item>
//  


// ------------------------------  Field Item: FLASH_ACR_RUN_PD  ----------------------------------
// SVD Line: 5337

//  <item> SFDITEM_FIELD__FLASH_ACR_RUN_PD
//    <name> RUN_PD </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40022000) Flash Power-down mode during Low-power  run mode </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_ACR ) </loc>
//      <o.13..13> RUN_PD
//    </check>
//  </item>
//  


// -----------------------------  Field Item: FLASH_ACR_SLEEP_PD  ---------------------------------
// SVD Line: 5344

//  <item> SFDITEM_FIELD__FLASH_ACR_SLEEP_PD
//    <name> SLEEP_PD </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40022000) Flash Power-down mode during Low-power  sleep mode </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_ACR ) </loc>
//      <o.14..14> SLEEP_PD
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: FLASH_ACR  -----------------------------------
// SVD Line: 5292

//  <rtree> SFDITEM_REG__FLASH_ACR
//    <name> ACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40022000) Access control register </i>
//    <loc> ( (unsigned int)((FLASH_ACR >> 0) & 0xFFFFFFFF), ((FLASH_ACR = (FLASH_ACR & ~(0x7F07UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F07) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_ACR_LATENCY </item>
//    <item> SFDITEM_FIELD__FLASH_ACR_PRFTEN </item>
//    <item> SFDITEM_FIELD__FLASH_ACR_ICEN </item>
//    <item> SFDITEM_FIELD__FLASH_ACR_DCEN </item>
//    <item> SFDITEM_FIELD__FLASH_ACR_ICRST </item>
//    <item> SFDITEM_FIELD__FLASH_ACR_DCRST </item>
//    <item> SFDITEM_FIELD__FLASH_ACR_RUN_PD </item>
//    <item> SFDITEM_FIELD__FLASH_ACR_SLEEP_PD </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: FLASH_PDKEYR  ------------------------------
// SVD Line: 5353

unsigned int FLASH_PDKEYR __AT (0x40022004);



// -----------------------------  Field Item: FLASH_PDKEYR_PDKEYR  --------------------------------
// SVD Line: 5362

//  <item> SFDITEM_FIELD__FLASH_PDKEYR_PDKEYR
//    <name> PDKEYR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40022004) RUN_PD in FLASH_ACR key </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_PDKEYR >> 0) & 0x0), ((FLASH_PDKEYR = (FLASH_PDKEYR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: FLASH_PDKEYR  ----------------------------------
// SVD Line: 5353

//  <rtree> SFDITEM_REG__FLASH_PDKEYR
//    <name> PDKEYR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40022004) Power down key register </i>
//    <loc> ( (unsigned int)((FLASH_PDKEYR >> 0) & 0xFFFFFFFF), ((FLASH_PDKEYR = (FLASH_PDKEYR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_PDKEYR_PDKEYR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: FLASH_KEYR  -------------------------------
// SVD Line: 5370

unsigned int FLASH_KEYR __AT (0x40022008);



// -------------------------------  Field Item: FLASH_KEYR_KEYR  ----------------------------------
// SVD Line: 5379

//  <item> SFDITEM_FIELD__FLASH_KEYR_KEYR
//    <name> KEYR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40022008) KEYR </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_KEYR >> 0) & 0x0), ((FLASH_KEYR = (FLASH_KEYR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: FLASH_KEYR  -----------------------------------
// SVD Line: 5370

//  <rtree> SFDITEM_REG__FLASH_KEYR
//    <name> KEYR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40022008) Flash key register </i>
//    <loc> ( (unsigned int)((FLASH_KEYR >> 0) & 0xFFFFFFFF), ((FLASH_KEYR = (FLASH_KEYR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_KEYR_KEYR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: FLASH_OPTKEYR  ------------------------------
// SVD Line: 5387

unsigned int FLASH_OPTKEYR __AT (0x4002200C);



// ----------------------------  Field Item: FLASH_OPTKEYR_OPTKEYR  -------------------------------
// SVD Line: 5396

//  <item> SFDITEM_FIELD__FLASH_OPTKEYR_OPTKEYR
//    <name> OPTKEYR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x4002200C) Option byte key </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_OPTKEYR >> 0) & 0x0), ((FLASH_OPTKEYR = (FLASH_OPTKEYR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: FLASH_OPTKEYR  ---------------------------------
// SVD Line: 5387

//  <rtree> SFDITEM_REG__FLASH_OPTKEYR
//    <name> OPTKEYR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x4002200C) Option byte key register </i>
//    <loc> ( (unsigned int)((FLASH_OPTKEYR >> 0) & 0xFFFFFFFF), ((FLASH_OPTKEYR = (FLASH_OPTKEYR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_OPTKEYR_OPTKEYR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: FLASH_SR  --------------------------------
// SVD Line: 5404

unsigned int FLASH_SR __AT (0x40022010);



// --------------------------------  Field Item: FLASH_SR_EOP  ------------------------------------
// SVD Line: 5412

//  <item> SFDITEM_FIELD__FLASH_SR_EOP
//    <name> EOP </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40022010) End of operation </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SR ) </loc>
//      <o.0..0> EOP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_SR_OPERR  -----------------------------------
// SVD Line: 5419

//  <item> SFDITEM_FIELD__FLASH_SR_OPERR
//    <name> OPERR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40022010) Operation error </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SR ) </loc>
//      <o.1..1> OPERR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: FLASH_SR_PROGERR  ----------------------------------
// SVD Line: 5426

//  <item> SFDITEM_FIELD__FLASH_SR_PROGERR
//    <name> PROGERR </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40022010) Programming error </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SR ) </loc>
//      <o.3..3> PROGERR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_SR_WRPERR  ----------------------------------
// SVD Line: 5433

//  <item> SFDITEM_FIELD__FLASH_SR_WRPERR
//    <name> WRPERR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40022010) Write protected error </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SR ) </loc>
//      <o.4..4> WRPERR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_SR_PGAERR  ----------------------------------
// SVD Line: 5440

//  <item> SFDITEM_FIELD__FLASH_SR_PGAERR
//    <name> PGAERR </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40022010) Programming alignment  error </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SR ) </loc>
//      <o.5..5> PGAERR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_SR_SIZERR  ----------------------------------
// SVD Line: 5448

//  <item> SFDITEM_FIELD__FLASH_SR_SIZERR
//    <name> SIZERR </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40022010) Size error </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SR ) </loc>
//      <o.6..6> SIZERR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_SR_PGSERR  ----------------------------------
// SVD Line: 5455

//  <item> SFDITEM_FIELD__FLASH_SR_PGSERR
//    <name> PGSERR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40022010) Programming sequence error </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SR ) </loc>
//      <o.7..7> PGSERR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_SR_MISERR  ----------------------------------
// SVD Line: 5462

//  <item> SFDITEM_FIELD__FLASH_SR_MISERR
//    <name> MISERR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40022010) Fast programming data miss  error </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SR ) </loc>
//      <o.8..8> MISERR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: FLASH_SR_FASTERR  ----------------------------------
// SVD Line: 5470

//  <item> SFDITEM_FIELD__FLASH_SR_FASTERR
//    <name> FASTERR </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40022010) Fast programming error </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SR ) </loc>
//      <o.9..9> FASTERR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_SR_RDERR  -----------------------------------
// SVD Line: 5477

//  <item> SFDITEM_FIELD__FLASH_SR_RDERR
//    <name> RDERR </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40022010) PCROP read error </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SR ) </loc>
//      <o.14..14> RDERR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: FLASH_SR_OPTVERR  ----------------------------------
// SVD Line: 5484

//  <item> SFDITEM_FIELD__FLASH_SR_OPTVERR
//    <name> OPTVERR </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40022010) Option validity error </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SR ) </loc>
//      <o.15..15> OPTVERR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: FLASH_SR_BSY  ------------------------------------
// SVD Line: 5491

//  <item> SFDITEM_FIELD__FLASH_SR_BSY
//    <name> BSY </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x40022010) Busy </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SR ) </loc>
//      <o.16..16> BSY
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: FLASH_SR  ------------------------------------
// SVD Line: 5404

//  <rtree> SFDITEM_REG__FLASH_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40022010) Status register </i>
//    <loc> ( (unsigned int)((FLASH_SR >> 0) & 0xFFFFFFFF), ((FLASH_SR = (FLASH_SR & ~(0xC3FBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xC3FB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SR_EOP </item>
//    <item> SFDITEM_FIELD__FLASH_SR_OPERR </item>
//    <item> SFDITEM_FIELD__FLASH_SR_PROGERR </item>
//    <item> SFDITEM_FIELD__FLASH_SR_WRPERR </item>
//    <item> SFDITEM_FIELD__FLASH_SR_PGAERR </item>
//    <item> SFDITEM_FIELD__FLASH_SR_SIZERR </item>
//    <item> SFDITEM_FIELD__FLASH_SR_PGSERR </item>
//    <item> SFDITEM_FIELD__FLASH_SR_MISERR </item>
//    <item> SFDITEM_FIELD__FLASH_SR_FASTERR </item>
//    <item> SFDITEM_FIELD__FLASH_SR_RDERR </item>
//    <item> SFDITEM_FIELD__FLASH_SR_OPTVERR </item>
//    <item> SFDITEM_FIELD__FLASH_SR_BSY </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: FLASH_CR  --------------------------------
// SVD Line: 5500

unsigned int FLASH_CR __AT (0x40022014);



// ---------------------------------  Field Item: FLASH_CR_PG  ------------------------------------
// SVD Line: 5509

//  <item> SFDITEM_FIELD__FLASH_CR_PG
//    <name> PG </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40022014) Programming </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.0..0> PG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: FLASH_CR_PER  ------------------------------------
// SVD Line: 5515

//  <item> SFDITEM_FIELD__FLASH_CR_PER
//    <name> PER </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40022014) Page erase </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.1..1> PER
//    </check>
//  </item>
//  


// --------------------------------  Field Item: FLASH_CR_MER1  -----------------------------------
// SVD Line: 5521

//  <item> SFDITEM_FIELD__FLASH_CR_MER1
//    <name> MER1 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40022014) Bank 1 Mass erase </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.2..2> MER1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: FLASH_CR_PNB  ------------------------------------
// SVD Line: 5527

//  <item> SFDITEM_FIELD__FLASH_CR_PNB
//    <name> PNB </name>
//    <rw> 
//    <i> [Bits 10..3] RW (@ 0x40022014) Page number </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_CR >> 3) & 0xFF), ((FLASH_CR = (FLASH_CR & ~(0xFFUL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: FLASH_CR_BKER  -----------------------------------
// SVD Line: 5533

//  <item> SFDITEM_FIELD__FLASH_CR_BKER
//    <name> BKER </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40022014) Bank erase </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.11..11> BKER
//    </check>
//  </item>
//  


// --------------------------------  Field Item: FLASH_CR_MER2  -----------------------------------
// SVD Line: 5539

//  <item> SFDITEM_FIELD__FLASH_CR_MER2
//    <name> MER2 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40022014) Bank 2 Mass erase </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.15..15> MER2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_CR_START  -----------------------------------
// SVD Line: 5545

//  <item> SFDITEM_FIELD__FLASH_CR_START
//    <name> START </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40022014) Start </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.16..16> START
//    </check>
//  </item>
//  


// ------------------------------  Field Item: FLASH_CR_OPTSTRT  ----------------------------------
// SVD Line: 5551

//  <item> SFDITEM_FIELD__FLASH_CR_OPTSTRT
//    <name> OPTSTRT </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40022014) Options modification start </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.17..17> OPTSTRT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_CR_FSTPG  -----------------------------------
// SVD Line: 5557

//  <item> SFDITEM_FIELD__FLASH_CR_FSTPG
//    <name> FSTPG </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40022014) Fast programming </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.18..18> FSTPG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_CR_EOPIE  -----------------------------------
// SVD Line: 5563

//  <item> SFDITEM_FIELD__FLASH_CR_EOPIE
//    <name> EOPIE </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40022014) End of operation interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.24..24> EOPIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_CR_ERRIE  -----------------------------------
// SVD Line: 5570

//  <item> SFDITEM_FIELD__FLASH_CR_ERRIE
//    <name> ERRIE </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40022014) Error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.25..25> ERRIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: FLASH_CR_RDERRIE  ----------------------------------
// SVD Line: 5576

//  <item> SFDITEM_FIELD__FLASH_CR_RDERRIE
//    <name> RDERRIE </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40022014) PCROP read error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.26..26> RDERRIE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: FLASH_CR_OBL_LAUNCH  --------------------------------
// SVD Line: 5583

//  <item> SFDITEM_FIELD__FLASH_CR_OBL_LAUNCH
//    <name> OBL_LAUNCH </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40022014) Force the option byte  loading </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.27..27> OBL_LAUNCH
//    </check>
//  </item>
//  


// ------------------------------  Field Item: FLASH_CR_OPTLOCK  ----------------------------------
// SVD Line: 5590

//  <item> SFDITEM_FIELD__FLASH_CR_OPTLOCK
//    <name> OPTLOCK </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40022014) Options Lock </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.30..30> OPTLOCK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: FLASH_CR_LOCK  -----------------------------------
// SVD Line: 5596

//  <item> SFDITEM_FIELD__FLASH_CR_LOCK
//    <name> LOCK </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40022014) FLASH_CR Lock </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.31..31> LOCK
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: FLASH_CR  ------------------------------------
// SVD Line: 5500

//  <rtree> SFDITEM_REG__FLASH_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40022014) Flash control register </i>
//    <loc> ( (unsigned int)((FLASH_CR >> 0) & 0xFFFFFFFF), ((FLASH_CR = (FLASH_CR & ~(0xCF078FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xCF078FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_CR_PG </item>
//    <item> SFDITEM_FIELD__FLASH_CR_PER </item>
//    <item> SFDITEM_FIELD__FLASH_CR_MER1 </item>
//    <item> SFDITEM_FIELD__FLASH_CR_PNB </item>
//    <item> SFDITEM_FIELD__FLASH_CR_BKER </item>
//    <item> SFDITEM_FIELD__FLASH_CR_MER2 </item>
//    <item> SFDITEM_FIELD__FLASH_CR_START </item>
//    <item> SFDITEM_FIELD__FLASH_CR_OPTSTRT </item>
//    <item> SFDITEM_FIELD__FLASH_CR_FSTPG </item>
//    <item> SFDITEM_FIELD__FLASH_CR_EOPIE </item>
//    <item> SFDITEM_FIELD__FLASH_CR_ERRIE </item>
//    <item> SFDITEM_FIELD__FLASH_CR_RDERRIE </item>
//    <item> SFDITEM_FIELD__FLASH_CR_OBL_LAUNCH </item>
//    <item> SFDITEM_FIELD__FLASH_CR_OPTLOCK </item>
//    <item> SFDITEM_FIELD__FLASH_CR_LOCK </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: FLASH_ECCR  -------------------------------
// SVD Line: 5604

unsigned int FLASH_ECCR __AT (0x40022018);



// -----------------------------  Field Item: FLASH_ECCR_ADDR_ECC  --------------------------------
// SVD Line: 5612

//  <item> SFDITEM_FIELD__FLASH_ECCR_ADDR_ECC
//    <name> ADDR_ECC </name>
//    <r> 
//    <i> [Bits 18..0] RO (@ 0x40022018) ECC fail address </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_ECCR >> 0) & 0x7FFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: FLASH_ECCR_BK_ECC  ---------------------------------
// SVD Line: 5619

//  <item> SFDITEM_FIELD__FLASH_ECCR_BK_ECC
//    <name> BK_ECC </name>
//    <r> 
//    <i> [Bit 19] RO (@ 0x40022018) ECC fail bank </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_ECCR ) </loc>
//      <o.19..19> BK_ECC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: FLASH_ECCR_SYSF_ECC  --------------------------------
// SVD Line: 5626

//  <item> SFDITEM_FIELD__FLASH_ECCR_SYSF_ECC
//    <name> SYSF_ECC </name>
//    <r> 
//    <i> [Bit 20] RO (@ 0x40022018) System Flash ECC fail </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_ECCR ) </loc>
//      <o.20..20> SYSF_ECC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: FLASH_ECCR_ECCIE  ----------------------------------
// SVD Line: 5633

//  <item> SFDITEM_FIELD__FLASH_ECCR_ECCIE
//    <name> ECCIE </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40022018) ECC correction interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_ECCR ) </loc>
//      <o.24..24> ECCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_ECCR_ECCC  ----------------------------------
// SVD Line: 5641

//  <item> SFDITEM_FIELD__FLASH_ECCR_ECCC
//    <name> ECCC </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40022018) ECC correction </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_ECCR ) </loc>
//      <o.30..30> ECCC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_ECCR_ECCD  ----------------------------------
// SVD Line: 5648

//  <item> SFDITEM_FIELD__FLASH_ECCR_ECCD
//    <name> ECCD </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40022018) ECC detection </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_ECCR ) </loc>
//      <o.31..31> ECCD
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: FLASH_ECCR  -----------------------------------
// SVD Line: 5604

//  <rtree> SFDITEM_REG__FLASH_ECCR
//    <name> ECCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40022018) Flash ECC register </i>
//    <loc> ( (unsigned int)((FLASH_ECCR >> 0) & 0xFFFFFFFF), ((FLASH_ECCR = (FLASH_ECCR & ~(0xC1000000UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xC1000000) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_ECCR_ADDR_ECC </item>
//    <item> SFDITEM_FIELD__FLASH_ECCR_BK_ECC </item>
//    <item> SFDITEM_FIELD__FLASH_ECCR_SYSF_ECC </item>
//    <item> SFDITEM_FIELD__FLASH_ECCR_ECCIE </item>
//    <item> SFDITEM_FIELD__FLASH_ECCR_ECCC </item>
//    <item> SFDITEM_FIELD__FLASH_ECCR_ECCD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: FLASH_OPTR  -------------------------------
// SVD Line: 5657

unsigned int FLASH_OPTR __AT (0x40022020);



// -------------------------------  Field Item: FLASH_OPTR_RDP  -----------------------------------
// SVD Line: 5666

//  <item> SFDITEM_FIELD__FLASH_OPTR_RDP
//    <name> RDP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40022020) Read protection level </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_OPTR >> 0) & 0xFF), ((FLASH_OPTR = (FLASH_OPTR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: FLASH_OPTR_BOR_LEV  ---------------------------------
// SVD Line: 5672

//  <item> SFDITEM_FIELD__FLASH_OPTR_BOR_LEV
//    <name> BOR_LEV </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x40022020) BOR reset Level </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_OPTR >> 8) & 0x7), ((FLASH_OPTR = (FLASH_OPTR & ~(0x7UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: FLASH_OPTR_nRST_STOP  --------------------------------
// SVD Line: 5678

//  <item> SFDITEM_FIELD__FLASH_OPTR_nRST_STOP
//    <name> nRST_STOP </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40022020) nRST_STOP </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_OPTR ) </loc>
//      <o.12..12> nRST_STOP
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLASH_OPTR_nRST_STDBY  -------------------------------
// SVD Line: 5684

//  <item> SFDITEM_FIELD__FLASH_OPTR_nRST_STDBY
//    <name> nRST_STDBY </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40022020) nRST_STDBY </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_OPTR ) </loc>
//      <o.13..13> nRST_STDBY
//    </check>
//  </item>
//  


// -----------------------------  Field Item: FLASH_OPTR_IDWG_SW  ---------------------------------
// SVD Line: 5690

//  <item> SFDITEM_FIELD__FLASH_OPTR_IDWG_SW
//    <name> IDWG_SW </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40022020) Independent watchdog  selection </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_OPTR ) </loc>
//      <o.16..16> IDWG_SW
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLASH_OPTR_IWDG_STOP  --------------------------------
// SVD Line: 5697

//  <item> SFDITEM_FIELD__FLASH_OPTR_IWDG_STOP
//    <name> IWDG_STOP </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40022020) Independent watchdog counter freeze in  Stop mode </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_OPTR ) </loc>
//      <o.17..17> IWDG_STOP
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLASH_OPTR_IWDG_STDBY  -------------------------------
// SVD Line: 5704

//  <item> SFDITEM_FIELD__FLASH_OPTR_IWDG_STDBY
//    <name> IWDG_STDBY </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40022020) Independent watchdog counter freeze in  Standby mode </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_OPTR ) </loc>
//      <o.18..18> IWDG_STDBY
//    </check>
//  </item>
//  


// -----------------------------  Field Item: FLASH_OPTR_WWDG_SW  ---------------------------------
// SVD Line: 5711

//  <item> SFDITEM_FIELD__FLASH_OPTR_WWDG_SW
//    <name> WWDG_SW </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40022020) Window watchdog selection </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_OPTR ) </loc>
//      <o.19..19> WWDG_SW
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_OPTR_BFB2  ----------------------------------
// SVD Line: 5717

//  <item> SFDITEM_FIELD__FLASH_OPTR_BFB2
//    <name> BFB2 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40022020) Dual-bank boot </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_OPTR ) </loc>
//      <o.20..20> BFB2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: FLASH_OPTR_DUALBANK  --------------------------------
// SVD Line: 5723

//  <item> SFDITEM_FIELD__FLASH_OPTR_DUALBANK
//    <name> DUALBANK </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40022020) Dual-Bank on 512 KB or 256 KB Flash  memory devices </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_OPTR ) </loc>
//      <o.21..21> DUALBANK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: FLASH_OPTR_nBOOT1  ---------------------------------
// SVD Line: 5730

//  <item> SFDITEM_FIELD__FLASH_OPTR_nBOOT1
//    <name> nBOOT1 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40022020) Boot configuration </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_OPTR ) </loc>
//      <o.23..23> nBOOT1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: FLASH_OPTR_SRAM2_PE  --------------------------------
// SVD Line: 5736

//  <item> SFDITEM_FIELD__FLASH_OPTR_SRAM2_PE
//    <name> SRAM2_PE </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40022020) SRAM2 parity check enable </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_OPTR ) </loc>
//      <o.24..24> SRAM2_PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLASH_OPTR_SRAM2_RST  --------------------------------
// SVD Line: 5742

//  <item> SFDITEM_FIELD__FLASH_OPTR_SRAM2_RST
//    <name> SRAM2_RST </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40022020) SRAM2 Erase when system  reset </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_OPTR ) </loc>
//      <o.25..25> SRAM2_RST
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: FLASH_OPTR  -----------------------------------
// SVD Line: 5657

//  <rtree> SFDITEM_REG__FLASH_OPTR
//    <name> OPTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40022020) Flash option register </i>
//    <loc> ( (unsigned int)((FLASH_OPTR >> 0) & 0xFFFFFFFF), ((FLASH_OPTR = (FLASH_OPTR & ~(0x3BF37FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3BF37FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_OPTR_RDP </item>
//    <item> SFDITEM_FIELD__FLASH_OPTR_BOR_LEV </item>
//    <item> SFDITEM_FIELD__FLASH_OPTR_nRST_STOP </item>
//    <item> SFDITEM_FIELD__FLASH_OPTR_nRST_STDBY </item>
//    <item> SFDITEM_FIELD__FLASH_OPTR_IDWG_SW </item>
//    <item> SFDITEM_FIELD__FLASH_OPTR_IWDG_STOP </item>
//    <item> SFDITEM_FIELD__FLASH_OPTR_IWDG_STDBY </item>
//    <item> SFDITEM_FIELD__FLASH_OPTR_WWDG_SW </item>
//    <item> SFDITEM_FIELD__FLASH_OPTR_BFB2 </item>
//    <item> SFDITEM_FIELD__FLASH_OPTR_DUALBANK </item>
//    <item> SFDITEM_FIELD__FLASH_OPTR_nBOOT1 </item>
//    <item> SFDITEM_FIELD__FLASH_OPTR_SRAM2_PE </item>
//    <item> SFDITEM_FIELD__FLASH_OPTR_SRAM2_RST </item>
//  </rtree>
//  


// --------------------------  Register Item Address: FLASH_PCROP1SR  -----------------------------
// SVD Line: 5751

unsigned int FLASH_PCROP1SR __AT (0x40022024);



// -------------------------  Field Item: FLASH_PCROP1SR_PCROP1_STRT  -----------------------------
// SVD Line: 5761

//  <item> SFDITEM_FIELD__FLASH_PCROP1SR_PCROP1_STRT
//    <name> PCROP1_STRT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40022024) Bank 1 PCROP area start  offset </i>
//    <edit> 
//      <loc> ( (unsigned short)((FLASH_PCROP1SR >> 0) & 0xFFFF), ((FLASH_PCROP1SR = (FLASH_PCROP1SR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: FLASH_PCROP1SR  ---------------------------------
// SVD Line: 5751

//  <rtree> SFDITEM_REG__FLASH_PCROP1SR
//    <name> PCROP1SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40022024) Flash Bank 1 PCROP Start address  register </i>
//    <loc> ( (unsigned int)((FLASH_PCROP1SR >> 0) & 0xFFFFFFFF), ((FLASH_PCROP1SR = (FLASH_PCROP1SR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_PCROP1SR_PCROP1_STRT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: FLASH_PCROP1ER  -----------------------------
// SVD Line: 5770

unsigned int FLASH_PCROP1ER __AT (0x40022028);



// --------------------------  Field Item: FLASH_PCROP1ER_PCROP1_END  -----------------------------
// SVD Line: 5780

//  <item> SFDITEM_FIELD__FLASH_PCROP1ER_PCROP1_END
//    <name> PCROP1_END </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40022028) Bank 1 PCROP area end  offset </i>
//    <edit> 
//      <loc> ( (unsigned short)((FLASH_PCROP1ER >> 0) & 0xFFFF), ((FLASH_PCROP1ER = (FLASH_PCROP1ER & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: FLASH_PCROP1ER_PCROP_RDP  ------------------------------
// SVD Line: 5787

//  <item> SFDITEM_FIELD__FLASH_PCROP1ER_PCROP_RDP
//    <name> PCROP_RDP </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40022028) PCROP area preserved when RDP level  decreased </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_PCROP1ER ) </loc>
//      <o.31..31> PCROP_RDP
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: FLASH_PCROP1ER  ---------------------------------
// SVD Line: 5770

//  <rtree> SFDITEM_REG__FLASH_PCROP1ER
//    <name> PCROP1ER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40022028) Flash Bank 1 PCROP End address  register </i>
//    <loc> ( (unsigned int)((FLASH_PCROP1ER >> 0) & 0xFFFFFFFF), ((FLASH_PCROP1ER = (FLASH_PCROP1ER & ~(0x8000FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x8000FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_PCROP1ER_PCROP1_END </item>
//    <item> SFDITEM_FIELD__FLASH_PCROP1ER_PCROP_RDP </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: FLASH_WRP1AR  ------------------------------
// SVD Line: 5796

unsigned int FLASH_WRP1AR __AT (0x4002202C);



// ---------------------------  Field Item: FLASH_WRP1AR_WRP1A_STRT  ------------------------------
// SVD Line: 5806

//  <item> SFDITEM_FIELD__FLASH_WRP1AR_WRP1A_STRT
//    <name> WRP1A_STRT </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4002202C) Bank 1 WRP first area start  offset </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_WRP1AR >> 0) & 0xFF), ((FLASH_WRP1AR = (FLASH_WRP1AR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: FLASH_WRP1AR_WRP1A_END  -------------------------------
// SVD Line: 5813

//  <item> SFDITEM_FIELD__FLASH_WRP1AR_WRP1A_END
//    <name> WRP1A_END </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4002202C) Bank 1 WRP first area A end  offset </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_WRP1AR >> 16) & 0xFF), ((FLASH_WRP1AR = (FLASH_WRP1AR & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: FLASH_WRP1AR  ----------------------------------
// SVD Line: 5796

//  <rtree> SFDITEM_REG__FLASH_WRP1AR
//    <name> WRP1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002202C) Flash Bank 1 WRP area A address  register </i>
//    <loc> ( (unsigned int)((FLASH_WRP1AR >> 0) & 0xFFFFFFFF), ((FLASH_WRP1AR = (FLASH_WRP1AR & ~(0xFF00FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF00FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_WRP1AR_WRP1A_STRT </item>
//    <item> SFDITEM_FIELD__FLASH_WRP1AR_WRP1A_END </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: FLASH_WRP1BR  ------------------------------
// SVD Line: 5822

unsigned int FLASH_WRP1BR __AT (0x40022030);



// ---------------------------  Field Item: FLASH_WRP1BR_WRP1B_END  -------------------------------
// SVD Line: 5832

//  <item> SFDITEM_FIELD__FLASH_WRP1BR_WRP1B_END
//    <name> WRP1B_END </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40022030) Bank 1 WRP second area B end  offset </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_WRP1BR >> 16) & 0xFF), ((FLASH_WRP1BR = (FLASH_WRP1BR & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: FLASH_WRP1BR_WRP1B_STRT  ------------------------------
// SVD Line: 5839

//  <item> SFDITEM_FIELD__FLASH_WRP1BR_WRP1B_STRT
//    <name> WRP1B_STRT </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40022030) Bank 1 WRP second area B start  offset </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_WRP1BR >> 0) & 0xFF), ((FLASH_WRP1BR = (FLASH_WRP1BR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: FLASH_WRP1BR  ----------------------------------
// SVD Line: 5822

//  <rtree> SFDITEM_REG__FLASH_WRP1BR
//    <name> WRP1BR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40022030) Flash Bank 1 WRP area B address  register </i>
//    <loc> ( (unsigned int)((FLASH_WRP1BR >> 0) & 0xFFFFFFFF), ((FLASH_WRP1BR = (FLASH_WRP1BR & ~(0xFF00FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF00FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_WRP1BR_WRP1B_END </item>
//    <item> SFDITEM_FIELD__FLASH_WRP1BR_WRP1B_STRT </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: FLASH  -------------------------------------
// SVD Line: 5276

//  <view> FLASH
//    <name> FLASH </name>
//    <item> SFDITEM_REG__FLASH_ACR </item>
//    <item> SFDITEM_REG__FLASH_PDKEYR </item>
//    <item> SFDITEM_REG__FLASH_KEYR </item>
//    <item> SFDITEM_REG__FLASH_OPTKEYR </item>
//    <item> SFDITEM_REG__FLASH_SR </item>
//    <item> SFDITEM_REG__FLASH_CR </item>
//    <item> SFDITEM_REG__FLASH_ECCR </item>
//    <item> SFDITEM_REG__FLASH_OPTR </item>
//    <item> SFDITEM_REG__FLASH_PCROP1SR </item>
//    <item> SFDITEM_REG__FLASH_PCROP1ER </item>
//    <item> SFDITEM_REG__FLASH_WRP1AR </item>
//    <item> SFDITEM_REG__FLASH_WRP1BR </item>
//  </view>
//  


// ----------------------------  Register Item Address: FPU_FPCCR  --------------------------------
// SVD Line: 5866

unsigned int FPU_FPCCR __AT (0xE000EF34);



// ------------------------------  Field Item: FPU_FPCCR_LSPACT  ----------------------------------
// SVD Line: 5876

//  <item> SFDITEM_FIELD__FPU_FPCCR_LSPACT
//    <name> LSPACT </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0xE000EF34) LSPACT </i>
//    <check> 
//      <loc> ( (unsigned int) FPU_FPCCR ) </loc>
//      <o.0..0> LSPACT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FPU_FPCCR_USER  -----------------------------------
// SVD Line: 5882

//  <item> SFDITEM_FIELD__FPU_FPCCR_USER
//    <name> USER </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0xE000EF34) USER </i>
//    <check> 
//      <loc> ( (unsigned int) FPU_FPCCR ) </loc>
//      <o.1..1> USER
//    </check>
//  </item>
//  


// ------------------------------  Field Item: FPU_FPCCR_THREAD  ----------------------------------
// SVD Line: 5888

//  <item> SFDITEM_FIELD__FPU_FPCCR_THREAD
//    <name> THREAD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0xE000EF34) THREAD </i>
//    <check> 
//      <loc> ( (unsigned int) FPU_FPCCR ) </loc>
//      <o.3..3> THREAD
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FPU_FPCCR_HFRDY  ----------------------------------
// SVD Line: 5894

//  <item> SFDITEM_FIELD__FPU_FPCCR_HFRDY
//    <name> HFRDY </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0xE000EF34) HFRDY </i>
//    <check> 
//      <loc> ( (unsigned int) FPU_FPCCR ) </loc>
//      <o.4..4> HFRDY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FPU_FPCCR_MMRDY  ----------------------------------
// SVD Line: 5900

//  <item> SFDITEM_FIELD__FPU_FPCCR_MMRDY
//    <name> MMRDY </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0xE000EF34) MMRDY </i>
//    <check> 
//      <loc> ( (unsigned int) FPU_FPCCR ) </loc>
//      <o.5..5> MMRDY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FPU_FPCCR_BFRDY  ----------------------------------
// SVD Line: 5906

//  <item> SFDITEM_FIELD__FPU_FPCCR_BFRDY
//    <name> BFRDY </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0xE000EF34) BFRDY </i>
//    <check> 
//      <loc> ( (unsigned int) FPU_FPCCR ) </loc>
//      <o.6..6> BFRDY
//    </check>
//  </item>
//  


// ------------------------------  Field Item: FPU_FPCCR_MONRDY  ----------------------------------
// SVD Line: 5912

//  <item> SFDITEM_FIELD__FPU_FPCCR_MONRDY
//    <name> MONRDY </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0xE000EF34) MONRDY </i>
//    <check> 
//      <loc> ( (unsigned int) FPU_FPCCR ) </loc>
//      <o.8..8> MONRDY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FPU_FPCCR_LSPEN  ----------------------------------
// SVD Line: 5918

//  <item> SFDITEM_FIELD__FPU_FPCCR_LSPEN
//    <name> LSPEN </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0xE000EF34) LSPEN </i>
//    <check> 
//      <loc> ( (unsigned int) FPU_FPCCR ) </loc>
//      <o.30..30> LSPEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FPU_FPCCR_ASPEN  ----------------------------------
// SVD Line: 5924

//  <item> SFDITEM_FIELD__FPU_FPCCR_ASPEN
//    <name> ASPEN </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0xE000EF34) ASPEN </i>
//    <check> 
//      <loc> ( (unsigned int) FPU_FPCCR ) </loc>
//      <o.31..31> ASPEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: FPU_FPCCR  -----------------------------------
// SVD Line: 5866

//  <rtree> SFDITEM_REG__FPU_FPCCR
//    <name> FPCCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000EF34) Floating-point context control  register </i>
//    <loc> ( (unsigned int)((FPU_FPCCR >> 0) & 0xFFFFFFFF), ((FPU_FPCCR = (FPU_FPCCR & ~(0xC000017BUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xC000017B) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FPU_FPCCR_LSPACT </item>
//    <item> SFDITEM_FIELD__FPU_FPCCR_USER </item>
//    <item> SFDITEM_FIELD__FPU_FPCCR_THREAD </item>
//    <item> SFDITEM_FIELD__FPU_FPCCR_HFRDY </item>
//    <item> SFDITEM_FIELD__FPU_FPCCR_MMRDY </item>
//    <item> SFDITEM_FIELD__FPU_FPCCR_BFRDY </item>
//    <item> SFDITEM_FIELD__FPU_FPCCR_MONRDY </item>
//    <item> SFDITEM_FIELD__FPU_FPCCR_LSPEN </item>
//    <item> SFDITEM_FIELD__FPU_FPCCR_ASPEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: FPU_FPCAR  --------------------------------
// SVD Line: 5932

unsigned int FPU_FPCAR __AT (0xE000EF38);



// ------------------------------  Field Item: FPU_FPCAR_ADDRESS  ---------------------------------
// SVD Line: 5942

//  <item> SFDITEM_FIELD__FPU_FPCAR_ADDRESS
//    <name> ADDRESS </name>
//    <rw> 
//    <i> [Bits 31..3] RW (@ 0xE000EF38) Location of unpopulated  floating-point </i>
//    <edit> 
//      <loc> ( (unsigned int)((FPU_FPCAR >> 3) & 0x1FFFFFFF), ((FPU_FPCAR = (FPU_FPCAR & ~(0x1FFFFFFFUL << 3 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: FPU_FPCAR  -----------------------------------
// SVD Line: 5932

//  <rtree> SFDITEM_REG__FPU_FPCAR
//    <name> FPCAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000EF38) Floating-point context address  register </i>
//    <loc> ( (unsigned int)((FPU_FPCAR >> 0) & 0xFFFFFFFF), ((FPU_FPCAR = (FPU_FPCAR & ~(0xFFFFFFF8UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF8) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FPU_FPCAR_ADDRESS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: FPU_FPSCR  --------------------------------
// SVD Line: 5951

unsigned int FPU_FPSCR __AT (0xE000EF3C);



// --------------------------------  Field Item: FPU_FPSCR_IOC  -----------------------------------
// SVD Line: 5961

//  <item> SFDITEM_FIELD__FPU_FPSCR_IOC
//    <name> IOC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0xE000EF3C) Invalid operation cumulative exception  bit </i>
//    <check> 
//      <loc> ( (unsigned int) FPU_FPSCR ) </loc>
//      <o.0..0> IOC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: FPU_FPSCR_DZC  -----------------------------------
// SVD Line: 5968

//  <item> SFDITEM_FIELD__FPU_FPSCR_DZC
//    <name> DZC </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0xE000EF3C) Division by zero cumulative exception  bit. </i>
//    <check> 
//      <loc> ( (unsigned int) FPU_FPSCR ) </loc>
//      <o.1..1> DZC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: FPU_FPSCR_OFC  -----------------------------------
// SVD Line: 5975

//  <item> SFDITEM_FIELD__FPU_FPSCR_OFC
//    <name> OFC </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0xE000EF3C) Overflow cumulative exception  bit </i>
//    <check> 
//      <loc> ( (unsigned int) FPU_FPSCR ) </loc>
//      <o.2..2> OFC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: FPU_FPSCR_UFC  -----------------------------------
// SVD Line: 5982

//  <item> SFDITEM_FIELD__FPU_FPSCR_UFC
//    <name> UFC </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0xE000EF3C) Underflow cumulative exception  bit </i>
//    <check> 
//      <loc> ( (unsigned int) FPU_FPSCR ) </loc>
//      <o.3..3> UFC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: FPU_FPSCR_IXC  -----------------------------------
// SVD Line: 5989

//  <item> SFDITEM_FIELD__FPU_FPSCR_IXC
//    <name> IXC </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0xE000EF3C) Inexact cumulative exception  bit </i>
//    <check> 
//      <loc> ( (unsigned int) FPU_FPSCR ) </loc>
//      <o.4..4> IXC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: FPU_FPSCR_IDC  -----------------------------------
// SVD Line: 5996

//  <item> SFDITEM_FIELD__FPU_FPSCR_IDC
//    <name> IDC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0xE000EF3C) Input denormal cumulative exception  bit. </i>
//    <check> 
//      <loc> ( (unsigned int) FPU_FPSCR ) </loc>
//      <o.7..7> IDC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FPU_FPSCR_RMode  ----------------------------------
// SVD Line: 6003

//  <item> SFDITEM_FIELD__FPU_FPSCR_RMode
//    <name> RMode </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0xE000EF3C) Rounding Mode control  field </i>
//    <edit> 
//      <loc> ( (unsigned char)((FPU_FPSCR >> 22) & 0x3), ((FPU_FPSCR = (FPU_FPSCR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: FPU_FPSCR_FZ  ------------------------------------
// SVD Line: 6010

//  <item> SFDITEM_FIELD__FPU_FPSCR_FZ
//    <name> FZ </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0xE000EF3C) Flush-to-zero mode control  bit: </i>
//    <check> 
//      <loc> ( (unsigned int) FPU_FPSCR ) </loc>
//      <o.24..24> FZ
//    </check>
//  </item>
//  


// --------------------------------  Field Item: FPU_FPSCR_DN  ------------------------------------
// SVD Line: 6017

//  <item> SFDITEM_FIELD__FPU_FPSCR_DN
//    <name> DN </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0xE000EF3C) Default NaN mode control  bit </i>
//    <check> 
//      <loc> ( (unsigned int) FPU_FPSCR ) </loc>
//      <o.25..25> DN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: FPU_FPSCR_AHP  -----------------------------------
// SVD Line: 6024

//  <item> SFDITEM_FIELD__FPU_FPSCR_AHP
//    <name> AHP </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0xE000EF3C) Alternative half-precision control  bit </i>
//    <check> 
//      <loc> ( (unsigned int) FPU_FPSCR ) </loc>
//      <o.26..26> AHP
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: FPU_FPSCR_V  ------------------------------------
// SVD Line: 6031

//  <item> SFDITEM_FIELD__FPU_FPSCR_V
//    <name> V </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0xE000EF3C) Overflow condition code  flag </i>
//    <check> 
//      <loc> ( (unsigned int) FPU_FPSCR ) </loc>
//      <o.28..28> V
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: FPU_FPSCR_C  ------------------------------------
// SVD Line: 6038

//  <item> SFDITEM_FIELD__FPU_FPSCR_C
//    <name> C </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0xE000EF3C) Carry condition code flag </i>
//    <check> 
//      <loc> ( (unsigned int) FPU_FPSCR ) </loc>
//      <o.29..29> C
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: FPU_FPSCR_Z  ------------------------------------
// SVD Line: 6044

//  <item> SFDITEM_FIELD__FPU_FPSCR_Z
//    <name> Z </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0xE000EF3C) Zero condition code flag </i>
//    <check> 
//      <loc> ( (unsigned int) FPU_FPSCR ) </loc>
//      <o.30..30> Z
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: FPU_FPSCR_N  ------------------------------------
// SVD Line: 6050

//  <item> SFDITEM_FIELD__FPU_FPSCR_N
//    <name> N </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0xE000EF3C) Negative condition code  flag </i>
//    <check> 
//      <loc> ( (unsigned int) FPU_FPSCR ) </loc>
//      <o.31..31> N
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: FPU_FPSCR  -----------------------------------
// SVD Line: 5951

//  <rtree> SFDITEM_REG__FPU_FPSCR
//    <name> FPSCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000EF3C) Floating-point status control  register </i>
//    <loc> ( (unsigned int)((FPU_FPSCR >> 0) & 0xFFFFFFFF), ((FPU_FPSCR = (FPU_FPSCR & ~(0xF7C0009FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF7C0009F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FPU_FPSCR_IOC </item>
//    <item> SFDITEM_FIELD__FPU_FPSCR_DZC </item>
//    <item> SFDITEM_FIELD__FPU_FPSCR_OFC </item>
//    <item> SFDITEM_FIELD__FPU_FPSCR_UFC </item>
//    <item> SFDITEM_FIELD__FPU_FPSCR_IXC </item>
//    <item> SFDITEM_FIELD__FPU_FPSCR_IDC </item>
//    <item> SFDITEM_FIELD__FPU_FPSCR_RMode </item>
//    <item> SFDITEM_FIELD__FPU_FPSCR_FZ </item>
//    <item> SFDITEM_FIELD__FPU_FPSCR_DN </item>
//    <item> SFDITEM_FIELD__FPU_FPSCR_AHP </item>
//    <item> SFDITEM_FIELD__FPU_FPSCR_V </item>
//    <item> SFDITEM_FIELD__FPU_FPSCR_C </item>
//    <item> SFDITEM_FIELD__FPU_FPSCR_Z </item>
//    <item> SFDITEM_FIELD__FPU_FPSCR_N </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: FPU  --------------------------------------
// SVD Line: 5850

//  <view> FPU
//    <name> FPU </name>
//    <item> SFDITEM_REG__FPU_FPCCR </item>
//    <item> SFDITEM_REG__FPU_FPCAR </item>
//    <item> SFDITEM_REG__FPU_FPSCR </item>
//  </view>
//  


// -------------------------  Register Item Address: FPU_CPACR_CPACR  -----------------------------
// SVD Line: 6072

unsigned int FPU_CPACR_CPACR __AT (0xE000ED88);



// -----------------------------  Field Item: FPU_CPACR_CPACR_CP  ---------------------------------
// SVD Line: 6082

//  <item> SFDITEM_FIELD__FPU_CPACR_CPACR_CP
//    <name> CP </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0xE000ED88) CP </i>
//    <edit> 
//      <loc> ( (unsigned char)((FPU_CPACR_CPACR >> 20) & 0xF), ((FPU_CPACR_CPACR = (FPU_CPACR_CPACR & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: FPU_CPACR_CPACR  --------------------------------
// SVD Line: 6072

//  <rtree> SFDITEM_REG__FPU_CPACR_CPACR
//    <name> CPACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED88) Coprocessor access control  register </i>
//    <loc> ( (unsigned int)((FPU_CPACR_CPACR >> 0) & 0xFFFFFFFF), ((FPU_CPACR_CPACR = (FPU_CPACR_CPACR & ~(0xF00000UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF00000) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FPU_CPACR_CPACR_CP </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: FPU_CPACR  -----------------------------------
// SVD Line: 6061

//  <view> FPU_CPACR
//    <name> FPU_CPACR </name>
//    <item> SFDITEM_REG__FPU_CPACR_CPACR </item>
//  </view>
//  


// -----------------------------  Register Item Address: I2C1_CR1  --------------------------------
// SVD Line: 6113

unsigned int I2C1_CR1 __AT (0x40005400);



// ---------------------------------  Field Item: I2C1_CR1_PE  ------------------------------------
// SVD Line: 6122

//  <item> SFDITEM_FIELD__I2C1_CR1_PE
//    <name> PE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005400) Peripheral enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.0..0> PE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_CR1_TXIE  -----------------------------------
// SVD Line: 6128

//  <item> SFDITEM_FIELD__I2C1_CR1_TXIE
//    <name> TXIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005400) TX Interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.1..1> TXIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_CR1_RXIE  -----------------------------------
// SVD Line: 6134

//  <item> SFDITEM_FIELD__I2C1_CR1_RXIE
//    <name> RXIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005400) RX Interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.2..2> RXIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR1_ADDRIE  ----------------------------------
// SVD Line: 6140

//  <item> SFDITEM_FIELD__I2C1_CR1_ADDRIE
//    <name> ADDRIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005400) Address match interrupt enable (slave  only) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.3..3> ADDRIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR1_NACKIE  ----------------------------------
// SVD Line: 6147

//  <item> SFDITEM_FIELD__I2C1_CR1_NACKIE
//    <name> NACKIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005400) Not acknowledge received interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.4..4> NACKIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR1_STOPIE  ----------------------------------
// SVD Line: 6154

//  <item> SFDITEM_FIELD__I2C1_CR1_STOPIE
//    <name> STOPIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40005400) STOP detection Interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.5..5> STOPIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_CR1_TCIE  -----------------------------------
// SVD Line: 6161

//  <item> SFDITEM_FIELD__I2C1_CR1_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005400) Transfer Complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.6..6> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR1_ERRIE  -----------------------------------
// SVD Line: 6168

//  <item> SFDITEM_FIELD__I2C1_CR1_ERRIE
//    <name> ERRIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40005400) Error interrupts enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.7..7> ERRIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_CR1_DNF  ------------------------------------
// SVD Line: 6174

//  <item> SFDITEM_FIELD__I2C1_CR1_DNF
//    <name> DNF </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40005400) Digital noise filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_CR1 >> 8) & 0xF), ((I2C1_CR1 = (I2C1_CR1 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR1_ANFOFF  ----------------------------------
// SVD Line: 6180

//  <item> SFDITEM_FIELD__I2C1_CR1_ANFOFF
//    <name> ANFOFF </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40005400) Analog noise filter OFF </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.12..12> ANFOFF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_CR1_TXDMAEN  ----------------------------------
// SVD Line: 6186

//  <item> SFDITEM_FIELD__I2C1_CR1_TXDMAEN
//    <name> TXDMAEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40005400) DMA transmission requests  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.14..14> TXDMAEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_CR1_RXDMAEN  ----------------------------------
// SVD Line: 6193

//  <item> SFDITEM_FIELD__I2C1_CR1_RXDMAEN
//    <name> RXDMAEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005400) DMA reception requests  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.15..15> RXDMAEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_CR1_SBC  ------------------------------------
// SVD Line: 6200

//  <item> SFDITEM_FIELD__I2C1_CR1_SBC
//    <name> SBC </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40005400) Slave byte control </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.16..16> SBC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C1_CR1_NOSTRETCH  ---------------------------------
// SVD Line: 6206

//  <item> SFDITEM_FIELD__I2C1_CR1_NOSTRETCH
//    <name> NOSTRETCH </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40005400) Clock stretching disable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.17..17> NOSTRETCH
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR1_WUPEN  -----------------------------------
// SVD Line: 6212

//  <item> SFDITEM_FIELD__I2C1_CR1_WUPEN
//    <name> WUPEN </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40005400) Wakeup from STOP enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.18..18> WUPEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_CR1_GCEN  -----------------------------------
// SVD Line: 6218

//  <item> SFDITEM_FIELD__I2C1_CR1_GCEN
//    <name> GCEN </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40005400) General call enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.19..19> GCEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR1_SMBHEN  ----------------------------------
// SVD Line: 6224

//  <item> SFDITEM_FIELD__I2C1_CR1_SMBHEN
//    <name> SMBHEN </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40005400) SMBus Host address enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.20..20> SMBHEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR1_SMBDEN  ----------------------------------
// SVD Line: 6230

//  <item> SFDITEM_FIELD__I2C1_CR1_SMBDEN
//    <name> SMBDEN </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40005400) SMBus Device Default address  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.21..21> SMBDEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_CR1_ALERTEN  ----------------------------------
// SVD Line: 6237

//  <item> SFDITEM_FIELD__I2C1_CR1_ALERTEN
//    <name> ALERTEN </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40005400) SMBUS alert enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.22..22> ALERTEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR1_PECEN  -----------------------------------
// SVD Line: 6243

//  <item> SFDITEM_FIELD__I2C1_CR1_PECEN
//    <name> PECEN </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40005400) PEC enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.23..23> PECEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_CR1  ------------------------------------
// SVD Line: 6113

//  <rtree> SFDITEM_REG__I2C1_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005400) Control register 1 </i>
//    <loc> ( (unsigned int)((I2C1_CR1 >> 0) & 0xFFFFFFFF), ((I2C1_CR1 = (I2C1_CR1 & ~(0xFFDFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFDFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_CR1_PE </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_TXIE </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_RXIE </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_ADDRIE </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_NACKIE </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_STOPIE </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_TCIE </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_ERRIE </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_DNF </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_ANFOFF </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_TXDMAEN </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_RXDMAEN </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_SBC </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_NOSTRETCH </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_WUPEN </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_GCEN </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_SMBHEN </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_SMBDEN </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_ALERTEN </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_PECEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C1_CR2  --------------------------------
// SVD Line: 6251

unsigned int I2C1_CR2 __AT (0x40005404);



// ------------------------------  Field Item: I2C1_CR2_PECBYTE  ----------------------------------
// SVD Line: 6260

//  <item> SFDITEM_FIELD__I2C1_CR2_PECBYTE
//    <name> PECBYTE </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40005404) Packet error checking byte </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR2 ) </loc>
//      <o.26..26> PECBYTE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_CR2_AUTOEND  ----------------------------------
// SVD Line: 6266

//  <item> SFDITEM_FIELD__I2C1_CR2_AUTOEND
//    <name> AUTOEND </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40005404) Automatic end mode (master  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR2 ) </loc>
//      <o.25..25> AUTOEND
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR2_RELOAD  ----------------------------------
// SVD Line: 6273

//  <item> SFDITEM_FIELD__I2C1_CR2_RELOAD
//    <name> RELOAD </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40005404) NBYTES reload mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR2 ) </loc>
//      <o.24..24> RELOAD
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR2_NBYTES  ----------------------------------
// SVD Line: 6279

//  <item> SFDITEM_FIELD__I2C1_CR2_NBYTES
//    <name> NBYTES </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40005404) Number of bytes </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_CR2 >> 16) & 0xFF), ((I2C1_CR2 = (I2C1_CR2 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: I2C1_CR2_NACK  -----------------------------------
// SVD Line: 6285

//  <item> SFDITEM_FIELD__I2C1_CR2_NACK
//    <name> NACK </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005404) NACK generation (slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR2 ) </loc>
//      <o.15..15> NACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_CR2_STOP  -----------------------------------
// SVD Line: 6292

//  <item> SFDITEM_FIELD__I2C1_CR2_STOP
//    <name> STOP </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40005404) Stop generation (master  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR2 ) </loc>
//      <o.14..14> STOP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR2_START  -----------------------------------
// SVD Line: 6299

//  <item> SFDITEM_FIELD__I2C1_CR2_START
//    <name> START </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40005404) Start generation </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR2 ) </loc>
//      <o.13..13> START
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_CR2_HEAD10R  ----------------------------------
// SVD Line: 6305

//  <item> SFDITEM_FIELD__I2C1_CR2_HEAD10R
//    <name> HEAD10R </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40005404) 10-bit address header only read  direction (master receiver mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR2 ) </loc>
//      <o.12..12> HEAD10R
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR2_ADD10  -----------------------------------
// SVD Line: 6312

//  <item> SFDITEM_FIELD__I2C1_CR2_ADD10
//    <name> ADD10 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40005404) 10-bit addressing mode (master  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR2 ) </loc>
//      <o.11..11> ADD10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR2_RD_WRN  ----------------------------------
// SVD Line: 6319

//  <item> SFDITEM_FIELD__I2C1_CR2_RD_WRN
//    <name> RD_WRN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40005404) Transfer direction (master  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR2 ) </loc>
//      <o.10..10> RD_WRN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_CR2_SADD  -----------------------------------
// SVD Line: 6326

//  <item> SFDITEM_FIELD__I2C1_CR2_SADD
//    <name> SADD </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40005404) Slave address bit (master  mode) </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C1_CR2 >> 0) & 0x3FF), ((I2C1_CR2 = (I2C1_CR2 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_CR2  ------------------------------------
// SVD Line: 6251

//  <rtree> SFDITEM_REG__I2C1_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005404) Control register 2 </i>
//    <loc> ( (unsigned int)((I2C1_CR2 >> 0) & 0xFFFFFFFF), ((I2C1_CR2 = (I2C1_CR2 & ~(0x7FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_CR2_PECBYTE </item>
//    <item> SFDITEM_FIELD__I2C1_CR2_AUTOEND </item>
//    <item> SFDITEM_FIELD__I2C1_CR2_RELOAD </item>
//    <item> SFDITEM_FIELD__I2C1_CR2_NBYTES </item>
//    <item> SFDITEM_FIELD__I2C1_CR2_NACK </item>
//    <item> SFDITEM_FIELD__I2C1_CR2_STOP </item>
//    <item> SFDITEM_FIELD__I2C1_CR2_START </item>
//    <item> SFDITEM_FIELD__I2C1_CR2_HEAD10R </item>
//    <item> SFDITEM_FIELD__I2C1_CR2_ADD10 </item>
//    <item> SFDITEM_FIELD__I2C1_CR2_RD_WRN </item>
//    <item> SFDITEM_FIELD__I2C1_CR2_SADD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C1_OAR1  --------------------------------
// SVD Line: 6335

unsigned int I2C1_OAR1 __AT (0x40005408);



// --------------------------------  Field Item: I2C1_OAR1_OA1  -----------------------------------
// SVD Line: 6344

//  <item> SFDITEM_FIELD__I2C1_OAR1_OA1
//    <name> OA1 </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40005408) Interface address </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C1_OAR1 >> 0) & 0x3FF), ((I2C1_OAR1 = (I2C1_OAR1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: I2C1_OAR1_OA1MODE  ---------------------------------
// SVD Line: 6350

//  <item> SFDITEM_FIELD__I2C1_OAR1_OA1MODE
//    <name> OA1MODE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40005408) Own Address 1 10-bit mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_OAR1 ) </loc>
//      <o.10..10> OA1MODE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_OAR1_OA1EN  ----------------------------------
// SVD Line: 6356

//  <item> SFDITEM_FIELD__I2C1_OAR1_OA1EN
//    <name> OA1EN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005408) Own Address 1 enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_OAR1 ) </loc>
//      <o.15..15> OA1EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_OAR1  -----------------------------------
// SVD Line: 6335

//  <rtree> SFDITEM_REG__I2C1_OAR1
//    <name> OAR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005408) Own address register 1 </i>
//    <loc> ( (unsigned int)((I2C1_OAR1 >> 0) & 0xFFFFFFFF), ((I2C1_OAR1 = (I2C1_OAR1 & ~(0x87FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_OAR1_OA1 </item>
//    <item> SFDITEM_FIELD__I2C1_OAR1_OA1MODE </item>
//    <item> SFDITEM_FIELD__I2C1_OAR1_OA1EN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C1_OAR2  --------------------------------
// SVD Line: 6364

unsigned int I2C1_OAR2 __AT (0x4000540C);



// --------------------------------  Field Item: I2C1_OAR2_OA2  -----------------------------------
// SVD Line: 6373

//  <item> SFDITEM_FIELD__I2C1_OAR2_OA2
//    <name> OA2 </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x4000540C) Interface address </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_OAR2 >> 1) & 0x7F), ((I2C1_OAR2 = (I2C1_OAR2 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: I2C1_OAR2_OA2MSK  ----------------------------------
// SVD Line: 6379

//  <item> SFDITEM_FIELD__I2C1_OAR2_OA2MSK
//    <name> OA2MSK </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x4000540C) Own Address 2 masks </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_OAR2 >> 8) & 0x7), ((I2C1_OAR2 = (I2C1_OAR2 & ~(0x7UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: I2C1_OAR2_OA2EN  ----------------------------------
// SVD Line: 6385

//  <item> SFDITEM_FIELD__I2C1_OAR2_OA2EN
//    <name> OA2EN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000540C) Own Address 2 enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_OAR2 ) </loc>
//      <o.15..15> OA2EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_OAR2  -----------------------------------
// SVD Line: 6364

//  <rtree> SFDITEM_REG__I2C1_OAR2
//    <name> OAR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000540C) Own address register 2 </i>
//    <loc> ( (unsigned int)((I2C1_OAR2 >> 0) & 0xFFFFFFFF), ((I2C1_OAR2 = (I2C1_OAR2 & ~(0x87FEUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87FE) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_OAR2_OA2 </item>
//    <item> SFDITEM_FIELD__I2C1_OAR2_OA2MSK </item>
//    <item> SFDITEM_FIELD__I2C1_OAR2_OA2EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: I2C1_TIMINGR  ------------------------------
// SVD Line: 6393

unsigned int I2C1_TIMINGR __AT (0x40005410);



// ------------------------------  Field Item: I2C1_TIMINGR_SCLL  ---------------------------------
// SVD Line: 6402

//  <item> SFDITEM_FIELD__I2C1_TIMINGR_SCLL
//    <name> SCLL </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40005410) SCL low period (master  mode) </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_TIMINGR >> 0) & 0xFF), ((I2C1_TIMINGR = (I2C1_TIMINGR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: I2C1_TIMINGR_SCLH  ---------------------------------
// SVD Line: 6409

//  <item> SFDITEM_FIELD__I2C1_TIMINGR_SCLH
//    <name> SCLH </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40005410) SCL high period (master  mode) </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_TIMINGR >> 8) & 0xFF), ((I2C1_TIMINGR = (I2C1_TIMINGR & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C1_TIMINGR_SDADEL  --------------------------------
// SVD Line: 6416

//  <item> SFDITEM_FIELD__I2C1_TIMINGR_SDADEL
//    <name> SDADEL </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40005410) Data hold time </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_TIMINGR >> 16) & 0xF), ((I2C1_TIMINGR = (I2C1_TIMINGR & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C1_TIMINGR_SCLDEL  --------------------------------
// SVD Line: 6422

//  <item> SFDITEM_FIELD__I2C1_TIMINGR_SCLDEL
//    <name> SCLDEL </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40005410) Data setup time </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_TIMINGR >> 20) & 0xF), ((I2C1_TIMINGR = (I2C1_TIMINGR & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C1_TIMINGR_PRESC  ---------------------------------
// SVD Line: 6428

//  <item> SFDITEM_FIELD__I2C1_TIMINGR_PRESC
//    <name> PRESC </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40005410) Timing prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_TIMINGR >> 28) & 0xF), ((I2C1_TIMINGR = (I2C1_TIMINGR & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: I2C1_TIMINGR  ----------------------------------
// SVD Line: 6393

//  <rtree> SFDITEM_REG__I2C1_TIMINGR
//    <name> TIMINGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005410) Timing register </i>
//    <loc> ( (unsigned int)((I2C1_TIMINGR >> 0) & 0xFFFFFFFF), ((I2C1_TIMINGR = (I2C1_TIMINGR & ~(0xF0FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF0FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_TIMINGR_SCLL </item>
//    <item> SFDITEM_FIELD__I2C1_TIMINGR_SCLH </item>
//    <item> SFDITEM_FIELD__I2C1_TIMINGR_SDADEL </item>
//    <item> SFDITEM_FIELD__I2C1_TIMINGR_SCLDEL </item>
//    <item> SFDITEM_FIELD__I2C1_TIMINGR_PRESC </item>
//  </rtree>
//  


// --------------------------  Register Item Address: I2C1_TIMEOUTR  ------------------------------
// SVD Line: 6436

unsigned int I2C1_TIMEOUTR __AT (0x40005414);



// ---------------------------  Field Item: I2C1_TIMEOUTR_TIMEOUTA  -------------------------------
// SVD Line: 6445

//  <item> SFDITEM_FIELD__I2C1_TIMEOUTR_TIMEOUTA
//    <name> TIMEOUTA </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40005414) Bus timeout A </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C1_TIMEOUTR >> 0) & 0xFFF), ((I2C1_TIMEOUTR = (I2C1_TIMEOUTR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C1_TIMEOUTR_TIDLE  --------------------------------
// SVD Line: 6451

//  <item> SFDITEM_FIELD__I2C1_TIMEOUTR_TIDLE
//    <name> TIDLE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40005414) Idle clock timeout  detection </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_TIMEOUTR ) </loc>
//      <o.12..12> TIDLE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: I2C1_TIMEOUTR_TIMOUTEN  -------------------------------
// SVD Line: 6458

//  <item> SFDITEM_FIELD__I2C1_TIMEOUTR_TIMOUTEN
//    <name> TIMOUTEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005414) Clock timeout enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_TIMEOUTR ) </loc>
//      <o.15..15> TIMOUTEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: I2C1_TIMEOUTR_TIMEOUTB  -------------------------------
// SVD Line: 6464

//  <item> SFDITEM_FIELD__I2C1_TIMEOUTR_TIMEOUTB
//    <name> TIMEOUTB </name>
//    <rw> 
//    <i> [Bits 27..16] RW (@ 0x40005414) Bus timeout B </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C1_TIMEOUTR >> 16) & 0xFFF), ((I2C1_TIMEOUTR = (I2C1_TIMEOUTR & ~(0xFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: I2C1_TIMEOUTR_TEXTEN  --------------------------------
// SVD Line: 6470

//  <item> SFDITEM_FIELD__I2C1_TIMEOUTR_TEXTEN
//    <name> TEXTEN </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40005414) Extended clock timeout  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_TIMEOUTR ) </loc>
//      <o.31..31> TEXTEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: I2C1_TIMEOUTR  ---------------------------------
// SVD Line: 6436

//  <rtree> SFDITEM_REG__I2C1_TIMEOUTR
//    <name> TIMEOUTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005414) Status register 1 </i>
//    <loc> ( (unsigned int)((I2C1_TIMEOUTR >> 0) & 0xFFFFFFFF), ((I2C1_TIMEOUTR = (I2C1_TIMEOUTR & ~(0x8FFF9FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x8FFF9FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_TIMEOUTR_TIMEOUTA </item>
//    <item> SFDITEM_FIELD__I2C1_TIMEOUTR_TIDLE </item>
//    <item> SFDITEM_FIELD__I2C1_TIMEOUTR_TIMOUTEN </item>
//    <item> SFDITEM_FIELD__I2C1_TIMEOUTR_TIMEOUTB </item>
//    <item> SFDITEM_FIELD__I2C1_TIMEOUTR_TEXTEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C1_ISR  --------------------------------
// SVD Line: 6479

unsigned int I2C1_ISR __AT (0x40005418);



// ------------------------------  Field Item: I2C1_ISR_ADDCODE  ----------------------------------
// SVD Line: 6487

//  <item> SFDITEM_FIELD__I2C1_ISR_ADDCODE
//    <name> ADDCODE </name>
//    <r> 
//    <i> [Bits 23..17] RO (@ 0x40005418) Address match code (Slave  mode) </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_ISR >> 17) & 0x7F) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: I2C1_ISR_DIR  ------------------------------------
// SVD Line: 6495

//  <item> SFDITEM_FIELD__I2C1_ISR_DIR
//    <name> DIR </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x40005418) Transfer direction (Slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ISR ) </loc>
//      <o.16..16> DIR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_ISR_BUSY  -----------------------------------
// SVD Line: 6503

//  <item> SFDITEM_FIELD__I2C1_ISR_BUSY
//    <name> BUSY </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x40005418) Bus busy </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ISR ) </loc>
//      <o.15..15> BUSY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_ISR_ALERT  -----------------------------------
// SVD Line: 6510

//  <item> SFDITEM_FIELD__I2C1_ISR_ALERT
//    <name> ALERT </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40005418) SMBus alert </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ISR ) </loc>
//      <o.13..13> ALERT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_ISR_TIMEOUT  ----------------------------------
// SVD Line: 6517

//  <item> SFDITEM_FIELD__I2C1_ISR_TIMEOUT
//    <name> TIMEOUT </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40005418) Timeout or t_low detection  flag </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ISR ) </loc>
//      <o.12..12> TIMEOUT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_ISR_PECERR  ----------------------------------
// SVD Line: 6525

//  <item> SFDITEM_FIELD__I2C1_ISR_PECERR
//    <name> PECERR </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40005418) PEC Error in reception </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ISR ) </loc>
//      <o.11..11> PECERR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_ISR_OVR  ------------------------------------
// SVD Line: 6532

//  <item> SFDITEM_FIELD__I2C1_ISR_OVR
//    <name> OVR </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40005418) Overrun/Underrun (slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ISR ) </loc>
//      <o.10..10> OVR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_ISR_ARLO  -----------------------------------
// SVD Line: 6540

//  <item> SFDITEM_FIELD__I2C1_ISR_ARLO
//    <name> ARLO </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40005418) Arbitration lost </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ISR ) </loc>
//      <o.9..9> ARLO
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_ISR_BERR  -----------------------------------
// SVD Line: 6547

//  <item> SFDITEM_FIELD__I2C1_ISR_BERR
//    <name> BERR </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40005418) Bus error </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ISR ) </loc>
//      <o.8..8> BERR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_ISR_TCR  ------------------------------------
// SVD Line: 6554

//  <item> SFDITEM_FIELD__I2C1_ISR_TCR
//    <name> TCR </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40005418) Transfer Complete Reload </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ISR ) </loc>
//      <o.7..7> TCR
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C1_ISR_TC  ------------------------------------
// SVD Line: 6561

//  <item> SFDITEM_FIELD__I2C1_ISR_TC
//    <name> TC </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40005418) Transfer Complete (master  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ISR ) </loc>
//      <o.6..6> TC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_ISR_STOPF  -----------------------------------
// SVD Line: 6569

//  <item> SFDITEM_FIELD__I2C1_ISR_STOPF
//    <name> STOPF </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40005418) Stop detection flag </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ISR ) </loc>
//      <o.5..5> STOPF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_ISR_NACKF  -----------------------------------
// SVD Line: 6576

//  <item> SFDITEM_FIELD__I2C1_ISR_NACKF
//    <name> NACKF </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40005418) Not acknowledge received  flag </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ISR ) </loc>
//      <o.4..4> NACKF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_ISR_ADDR  -----------------------------------
// SVD Line: 6584

//  <item> SFDITEM_FIELD__I2C1_ISR_ADDR
//    <name> ADDR </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40005418) Address matched (slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ISR ) </loc>
//      <o.3..3> ADDR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_ISR_RXNE  -----------------------------------
// SVD Line: 6592

//  <item> SFDITEM_FIELD__I2C1_ISR_RXNE
//    <name> RXNE </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40005418) Receive data register not empty  (receivers) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ISR ) </loc>
//      <o.2..2> RXNE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_ISR_TXIS  -----------------------------------
// SVD Line: 6600

//  <item> SFDITEM_FIELD__I2C1_ISR_TXIS
//    <name> TXIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005418) Transmit interrupt status  (transmitters) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ISR ) </loc>
//      <o.1..1> TXIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_ISR_TXE  ------------------------------------
// SVD Line: 6608

//  <item> SFDITEM_FIELD__I2C1_ISR_TXE
//    <name> TXE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005418) Transmit data register empty  (transmitters) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ISR ) </loc>
//      <o.0..0> TXE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_ISR  ------------------------------------
// SVD Line: 6479

//  <rtree> SFDITEM_REG__I2C1_ISR
//    <name> ISR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005418) Interrupt and Status register </i>
//    <loc> ( (unsigned int)((I2C1_ISR >> 0) & 0xFFFFFFFF), ((I2C1_ISR = (I2C1_ISR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_ISR_ADDCODE </item>
//    <item> SFDITEM_FIELD__I2C1_ISR_DIR </item>
//    <item> SFDITEM_FIELD__I2C1_ISR_BUSY </item>
//    <item> SFDITEM_FIELD__I2C1_ISR_ALERT </item>
//    <item> SFDITEM_FIELD__I2C1_ISR_TIMEOUT </item>
//    <item> SFDITEM_FIELD__I2C1_ISR_PECERR </item>
//    <item> SFDITEM_FIELD__I2C1_ISR_OVR </item>
//    <item> SFDITEM_FIELD__I2C1_ISR_ARLO </item>
//    <item> SFDITEM_FIELD__I2C1_ISR_BERR </item>
//    <item> SFDITEM_FIELD__I2C1_ISR_TCR </item>
//    <item> SFDITEM_FIELD__I2C1_ISR_TC </item>
//    <item> SFDITEM_FIELD__I2C1_ISR_STOPF </item>
//    <item> SFDITEM_FIELD__I2C1_ISR_NACKF </item>
//    <item> SFDITEM_FIELD__I2C1_ISR_ADDR </item>
//    <item> SFDITEM_FIELD__I2C1_ISR_RXNE </item>
//    <item> SFDITEM_FIELD__I2C1_ISR_TXIS </item>
//    <item> SFDITEM_FIELD__I2C1_ISR_TXE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C1_ICR  --------------------------------
// SVD Line: 6618

unsigned int I2C1_ICR __AT (0x4000541C);



// ------------------------------  Field Item: I2C1_ICR_ALERTCF  ----------------------------------
// SVD Line: 6627

//  <item> SFDITEM_FIELD__I2C1_ICR_ALERTCF
//    <name> ALERTCF </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x4000541C) Alert flag clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ICR ) </loc>
//      <o.13..13> ALERTCF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_ICR_TIMOUTCF  ---------------------------------
// SVD Line: 6633

//  <item> SFDITEM_FIELD__I2C1_ICR_TIMOUTCF
//    <name> TIMOUTCF </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x4000541C) Timeout detection flag  clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ICR ) </loc>
//      <o.12..12> TIMOUTCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_ICR_PECCF  -----------------------------------
// SVD Line: 6640

//  <item> SFDITEM_FIELD__I2C1_ICR_PECCF
//    <name> PECCF </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x4000541C) PEC Error flag clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ICR ) </loc>
//      <o.11..11> PECCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_ICR_OVRCF  -----------------------------------
// SVD Line: 6646

//  <item> SFDITEM_FIELD__I2C1_ICR_OVRCF
//    <name> OVRCF </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x4000541C) Overrun/Underrun flag  clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ICR ) </loc>
//      <o.10..10> OVRCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_ICR_ARLOCF  ----------------------------------
// SVD Line: 6653

//  <item> SFDITEM_FIELD__I2C1_ICR_ARLOCF
//    <name> ARLOCF </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x4000541C) Arbitration lost flag  clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ICR ) </loc>
//      <o.9..9> ARLOCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_ICR_BERRCF  ----------------------------------
// SVD Line: 6660

//  <item> SFDITEM_FIELD__I2C1_ICR_BERRCF
//    <name> BERRCF </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x4000541C) Bus error flag clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ICR ) </loc>
//      <o.8..8> BERRCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_ICR_STOPCF  ----------------------------------
// SVD Line: 6666

//  <item> SFDITEM_FIELD__I2C1_ICR_STOPCF
//    <name> STOPCF </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x4000541C) Stop detection flag clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ICR ) </loc>
//      <o.5..5> STOPCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_ICR_NACKCF  ----------------------------------
// SVD Line: 6672

//  <item> SFDITEM_FIELD__I2C1_ICR_NACKCF
//    <name> NACKCF </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x4000541C) Not Acknowledge flag clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ICR ) </loc>
//      <o.4..4> NACKCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_ICR_ADDRCF  ----------------------------------
// SVD Line: 6678

//  <item> SFDITEM_FIELD__I2C1_ICR_ADDRCF
//    <name> ADDRCF </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x4000541C) Address Matched flag clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ICR ) </loc>
//      <o.3..3> ADDRCF
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_ICR  ------------------------------------
// SVD Line: 6618

//  <rtree> SFDITEM_REG__I2C1_ICR
//    <name> ICR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x4000541C) Interrupt clear register </i>
//    <loc> ( (unsigned int)((I2C1_ICR >> 0) & 0xFFFFFFFF), ((I2C1_ICR = (I2C1_ICR & ~(0x3F38UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F38) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_ICR_ALERTCF </item>
//    <item> SFDITEM_FIELD__I2C1_ICR_TIMOUTCF </item>
//    <item> SFDITEM_FIELD__I2C1_ICR_PECCF </item>
//    <item> SFDITEM_FIELD__I2C1_ICR_OVRCF </item>
//    <item> SFDITEM_FIELD__I2C1_ICR_ARLOCF </item>
//    <item> SFDITEM_FIELD__I2C1_ICR_BERRCF </item>
//    <item> SFDITEM_FIELD__I2C1_ICR_STOPCF </item>
//    <item> SFDITEM_FIELD__I2C1_ICR_NACKCF </item>
//    <item> SFDITEM_FIELD__I2C1_ICR_ADDRCF </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C1_PECR  --------------------------------
// SVD Line: 6686

unsigned int I2C1_PECR __AT (0x40005420);



// --------------------------------  Field Item: I2C1_PECR_PEC  -----------------------------------
// SVD Line: 6695

//  <item> SFDITEM_FIELD__I2C1_PECR_PEC
//    <name> PEC </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40005420) Packet error checking  register </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_PECR >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_PECR  -----------------------------------
// SVD Line: 6686

//  <rtree> SFDITEM_REG__I2C1_PECR
//    <name> PECR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40005420) PEC register </i>
//    <loc> ( (unsigned int)((I2C1_PECR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__I2C1_PECR_PEC </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C1_RXDR  --------------------------------
// SVD Line: 6704

unsigned int I2C1_RXDR __AT (0x40005424);



// ------------------------------  Field Item: I2C1_RXDR_RXDATA  ----------------------------------
// SVD Line: 6713

//  <item> SFDITEM_FIELD__I2C1_RXDR_RXDATA
//    <name> RXDATA </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40005424) 8-bit receive data </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_RXDR >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_RXDR  -----------------------------------
// SVD Line: 6704

//  <rtree> SFDITEM_REG__I2C1_RXDR
//    <name> RXDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40005424) Receive data register </i>
//    <loc> ( (unsigned int)((I2C1_RXDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__I2C1_RXDR_RXDATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C1_TXDR  --------------------------------
// SVD Line: 6721

unsigned int I2C1_TXDR __AT (0x40005428);



// ------------------------------  Field Item: I2C1_TXDR_TXDATA  ----------------------------------
// SVD Line: 6730

//  <item> SFDITEM_FIELD__I2C1_TXDR_TXDATA
//    <name> TXDATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40005428) 8-bit transmit data </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_TXDR >> 0) & 0xFF), ((I2C1_TXDR = (I2C1_TXDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_TXDR  -----------------------------------
// SVD Line: 6721

//  <rtree> SFDITEM_REG__I2C1_TXDR
//    <name> TXDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005428) Transmit data register </i>
//    <loc> ( (unsigned int)((I2C1_TXDR >> 0) & 0xFFFFFFFF), ((I2C1_TXDR = (I2C1_TXDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_TXDR_TXDATA </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: I2C1  -------------------------------------
// SVD Line: 6092

//  <view> I2C1
//    <name> I2C1 </name>
//    <item> SFDITEM_REG__I2C1_CR1 </item>
//    <item> SFDITEM_REG__I2C1_CR2 </item>
//    <item> SFDITEM_REG__I2C1_OAR1 </item>
//    <item> SFDITEM_REG__I2C1_OAR2 </item>
//    <item> SFDITEM_REG__I2C1_TIMINGR </item>
//    <item> SFDITEM_REG__I2C1_TIMEOUTR </item>
//    <item> SFDITEM_REG__I2C1_ISR </item>
//    <item> SFDITEM_REG__I2C1_ICR </item>
//    <item> SFDITEM_REG__I2C1_PECR </item>
//    <item> SFDITEM_REG__I2C1_RXDR </item>
//    <item> SFDITEM_REG__I2C1_TXDR </item>
//  </view>
//  


// -----------------------------  Register Item Address: I2C2_CR1  --------------------------------
// SVD Line: 6113

unsigned int I2C2_CR1 __AT (0x40005800);



// ---------------------------------  Field Item: I2C2_CR1_PE  ------------------------------------
// SVD Line: 6122

//  <item> SFDITEM_FIELD__I2C2_CR1_PE
//    <name> PE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005800) Peripheral enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.0..0> PE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_CR1_TXIE  -----------------------------------
// SVD Line: 6128

//  <item> SFDITEM_FIELD__I2C2_CR1_TXIE
//    <name> TXIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005800) TX Interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.1..1> TXIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_CR1_RXIE  -----------------------------------
// SVD Line: 6134

//  <item> SFDITEM_FIELD__I2C2_CR1_RXIE
//    <name> RXIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005800) RX Interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.2..2> RXIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_CR1_ADDRIE  ----------------------------------
// SVD Line: 6140

//  <item> SFDITEM_FIELD__I2C2_CR1_ADDRIE
//    <name> ADDRIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005800) Address match interrupt enable (slave  only) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.3..3> ADDRIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_CR1_NACKIE  ----------------------------------
// SVD Line: 6147

//  <item> SFDITEM_FIELD__I2C2_CR1_NACKIE
//    <name> NACKIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005800) Not acknowledge received interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.4..4> NACKIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_CR1_STOPIE  ----------------------------------
// SVD Line: 6154

//  <item> SFDITEM_FIELD__I2C2_CR1_STOPIE
//    <name> STOPIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40005800) STOP detection Interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.5..5> STOPIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_CR1_TCIE  -----------------------------------
// SVD Line: 6161

//  <item> SFDITEM_FIELD__I2C2_CR1_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005800) Transfer Complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.6..6> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_CR1_ERRIE  -----------------------------------
// SVD Line: 6168

//  <item> SFDITEM_FIELD__I2C2_CR1_ERRIE
//    <name> ERRIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40005800) Error interrupts enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.7..7> ERRIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_CR1_DNF  ------------------------------------
// SVD Line: 6174

//  <item> SFDITEM_FIELD__I2C2_CR1_DNF
//    <name> DNF </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40005800) Digital noise filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C2_CR1 >> 8) & 0xF), ((I2C2_CR1 = (I2C2_CR1 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: I2C2_CR1_ANFOFF  ----------------------------------
// SVD Line: 6180

//  <item> SFDITEM_FIELD__I2C2_CR1_ANFOFF
//    <name> ANFOFF </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40005800) Analog noise filter OFF </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.12..12> ANFOFF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C2_CR1_TXDMAEN  ----------------------------------
// SVD Line: 6186

//  <item> SFDITEM_FIELD__I2C2_CR1_TXDMAEN
//    <name> TXDMAEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40005800) DMA transmission requests  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.14..14> TXDMAEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C2_CR1_RXDMAEN  ----------------------------------
// SVD Line: 6193

//  <item> SFDITEM_FIELD__I2C2_CR1_RXDMAEN
//    <name> RXDMAEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005800) DMA reception requests  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.15..15> RXDMAEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_CR1_SBC  ------------------------------------
// SVD Line: 6200

//  <item> SFDITEM_FIELD__I2C2_CR1_SBC
//    <name> SBC </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40005800) Slave byte control </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.16..16> SBC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C2_CR1_NOSTRETCH  ---------------------------------
// SVD Line: 6206

//  <item> SFDITEM_FIELD__I2C2_CR1_NOSTRETCH
//    <name> NOSTRETCH </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40005800) Clock stretching disable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.17..17> NOSTRETCH
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_CR1_WUPEN  -----------------------------------
// SVD Line: 6212

//  <item> SFDITEM_FIELD__I2C2_CR1_WUPEN
//    <name> WUPEN </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40005800) Wakeup from STOP enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.18..18> WUPEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_CR1_GCEN  -----------------------------------
// SVD Line: 6218

//  <item> SFDITEM_FIELD__I2C2_CR1_GCEN
//    <name> GCEN </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40005800) General call enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.19..19> GCEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_CR1_SMBHEN  ----------------------------------
// SVD Line: 6224

//  <item> SFDITEM_FIELD__I2C2_CR1_SMBHEN
//    <name> SMBHEN </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40005800) SMBus Host address enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.20..20> SMBHEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_CR1_SMBDEN  ----------------------------------
// SVD Line: 6230

//  <item> SFDITEM_FIELD__I2C2_CR1_SMBDEN
//    <name> SMBDEN </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40005800) SMBus Device Default address  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.21..21> SMBDEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C2_CR1_ALERTEN  ----------------------------------
// SVD Line: 6237

//  <item> SFDITEM_FIELD__I2C2_CR1_ALERTEN
//    <name> ALERTEN </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40005800) SMBUS alert enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.22..22> ALERTEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_CR1_PECEN  -----------------------------------
// SVD Line: 6243

//  <item> SFDITEM_FIELD__I2C2_CR1_PECEN
//    <name> PECEN </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40005800) PEC enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.23..23> PECEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C2_CR1  ------------------------------------
// SVD Line: 6113

//  <rtree> SFDITEM_REG__I2C2_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005800) Control register 1 </i>
//    <loc> ( (unsigned int)((I2C2_CR1 >> 0) & 0xFFFFFFFF), ((I2C2_CR1 = (I2C2_CR1 & ~(0xFFDFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFDFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_CR1_PE </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_TXIE </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_RXIE </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_ADDRIE </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_NACKIE </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_STOPIE </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_TCIE </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_ERRIE </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_DNF </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_ANFOFF </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_TXDMAEN </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_RXDMAEN </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_SBC </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_NOSTRETCH </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_WUPEN </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_GCEN </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_SMBHEN </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_SMBDEN </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_ALERTEN </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_PECEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C2_CR2  --------------------------------
// SVD Line: 6251

unsigned int I2C2_CR2 __AT (0x40005804);



// ------------------------------  Field Item: I2C2_CR2_PECBYTE  ----------------------------------
// SVD Line: 6260

//  <item> SFDITEM_FIELD__I2C2_CR2_PECBYTE
//    <name> PECBYTE </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40005804) Packet error checking byte </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR2 ) </loc>
//      <o.26..26> PECBYTE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C2_CR2_AUTOEND  ----------------------------------
// SVD Line: 6266

//  <item> SFDITEM_FIELD__I2C2_CR2_AUTOEND
//    <name> AUTOEND </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40005804) Automatic end mode (master  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR2 ) </loc>
//      <o.25..25> AUTOEND
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_CR2_RELOAD  ----------------------------------
// SVD Line: 6273

//  <item> SFDITEM_FIELD__I2C2_CR2_RELOAD
//    <name> RELOAD </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40005804) NBYTES reload mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR2 ) </loc>
//      <o.24..24> RELOAD
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_CR2_NBYTES  ----------------------------------
// SVD Line: 6279

//  <item> SFDITEM_FIELD__I2C2_CR2_NBYTES
//    <name> NBYTES </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40005804) Number of bytes </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C2_CR2 >> 16) & 0xFF), ((I2C2_CR2 = (I2C2_CR2 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: I2C2_CR2_NACK  -----------------------------------
// SVD Line: 6285

//  <item> SFDITEM_FIELD__I2C2_CR2_NACK
//    <name> NACK </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005804) NACK generation (slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR2 ) </loc>
//      <o.15..15> NACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_CR2_STOP  -----------------------------------
// SVD Line: 6292

//  <item> SFDITEM_FIELD__I2C2_CR2_STOP
//    <name> STOP </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40005804) Stop generation (master  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR2 ) </loc>
//      <o.14..14> STOP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_CR2_START  -----------------------------------
// SVD Line: 6299

//  <item> SFDITEM_FIELD__I2C2_CR2_START
//    <name> START </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40005804) Start generation </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR2 ) </loc>
//      <o.13..13> START
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C2_CR2_HEAD10R  ----------------------------------
// SVD Line: 6305

//  <item> SFDITEM_FIELD__I2C2_CR2_HEAD10R
//    <name> HEAD10R </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40005804) 10-bit address header only read  direction (master receiver mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR2 ) </loc>
//      <o.12..12> HEAD10R
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_CR2_ADD10  -----------------------------------
// SVD Line: 6312

//  <item> SFDITEM_FIELD__I2C2_CR2_ADD10
//    <name> ADD10 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40005804) 10-bit addressing mode (master  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR2 ) </loc>
//      <o.11..11> ADD10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_CR2_RD_WRN  ----------------------------------
// SVD Line: 6319

//  <item> SFDITEM_FIELD__I2C2_CR2_RD_WRN
//    <name> RD_WRN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40005804) Transfer direction (master  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR2 ) </loc>
//      <o.10..10> RD_WRN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_CR2_SADD  -----------------------------------
// SVD Line: 6326

//  <item> SFDITEM_FIELD__I2C2_CR2_SADD
//    <name> SADD </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40005804) Slave address bit (master  mode) </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C2_CR2 >> 0) & 0x3FF), ((I2C2_CR2 = (I2C2_CR2 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C2_CR2  ------------------------------------
// SVD Line: 6251

//  <rtree> SFDITEM_REG__I2C2_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005804) Control register 2 </i>
//    <loc> ( (unsigned int)((I2C2_CR2 >> 0) & 0xFFFFFFFF), ((I2C2_CR2 = (I2C2_CR2 & ~(0x7FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_CR2_PECBYTE </item>
//    <item> SFDITEM_FIELD__I2C2_CR2_AUTOEND </item>
//    <item> SFDITEM_FIELD__I2C2_CR2_RELOAD </item>
//    <item> SFDITEM_FIELD__I2C2_CR2_NBYTES </item>
//    <item> SFDITEM_FIELD__I2C2_CR2_NACK </item>
//    <item> SFDITEM_FIELD__I2C2_CR2_STOP </item>
//    <item> SFDITEM_FIELD__I2C2_CR2_START </item>
//    <item> SFDITEM_FIELD__I2C2_CR2_HEAD10R </item>
//    <item> SFDITEM_FIELD__I2C2_CR2_ADD10 </item>
//    <item> SFDITEM_FIELD__I2C2_CR2_RD_WRN </item>
//    <item> SFDITEM_FIELD__I2C2_CR2_SADD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C2_OAR1  --------------------------------
// SVD Line: 6335

unsigned int I2C2_OAR1 __AT (0x40005808);



// --------------------------------  Field Item: I2C2_OAR1_OA1  -----------------------------------
// SVD Line: 6344

//  <item> SFDITEM_FIELD__I2C2_OAR1_OA1
//    <name> OA1 </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40005808) Interface address </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C2_OAR1 >> 0) & 0x3FF), ((I2C2_OAR1 = (I2C2_OAR1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: I2C2_OAR1_OA1MODE  ---------------------------------
// SVD Line: 6350

//  <item> SFDITEM_FIELD__I2C2_OAR1_OA1MODE
//    <name> OA1MODE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40005808) Own Address 1 10-bit mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_OAR1 ) </loc>
//      <o.10..10> OA1MODE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_OAR1_OA1EN  ----------------------------------
// SVD Line: 6356

//  <item> SFDITEM_FIELD__I2C2_OAR1_OA1EN
//    <name> OA1EN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005808) Own Address 1 enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_OAR1 ) </loc>
//      <o.15..15> OA1EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C2_OAR1  -----------------------------------
// SVD Line: 6335

//  <rtree> SFDITEM_REG__I2C2_OAR1
//    <name> OAR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005808) Own address register 1 </i>
//    <loc> ( (unsigned int)((I2C2_OAR1 >> 0) & 0xFFFFFFFF), ((I2C2_OAR1 = (I2C2_OAR1 & ~(0x87FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_OAR1_OA1 </item>
//    <item> SFDITEM_FIELD__I2C2_OAR1_OA1MODE </item>
//    <item> SFDITEM_FIELD__I2C2_OAR1_OA1EN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C2_OAR2  --------------------------------
// SVD Line: 6364

unsigned int I2C2_OAR2 __AT (0x4000580C);



// --------------------------------  Field Item: I2C2_OAR2_OA2  -----------------------------------
// SVD Line: 6373

//  <item> SFDITEM_FIELD__I2C2_OAR2_OA2
//    <name> OA2 </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x4000580C) Interface address </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C2_OAR2 >> 1) & 0x7F), ((I2C2_OAR2 = (I2C2_OAR2 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: I2C2_OAR2_OA2MSK  ----------------------------------
// SVD Line: 6379

//  <item> SFDITEM_FIELD__I2C2_OAR2_OA2MSK
//    <name> OA2MSK </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x4000580C) Own Address 2 masks </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C2_OAR2 >> 8) & 0x7), ((I2C2_OAR2 = (I2C2_OAR2 & ~(0x7UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: I2C2_OAR2_OA2EN  ----------------------------------
// SVD Line: 6385

//  <item> SFDITEM_FIELD__I2C2_OAR2_OA2EN
//    <name> OA2EN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000580C) Own Address 2 enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_OAR2 ) </loc>
//      <o.15..15> OA2EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C2_OAR2  -----------------------------------
// SVD Line: 6364

//  <rtree> SFDITEM_REG__I2C2_OAR2
//    <name> OAR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000580C) Own address register 2 </i>
//    <loc> ( (unsigned int)((I2C2_OAR2 >> 0) & 0xFFFFFFFF), ((I2C2_OAR2 = (I2C2_OAR2 & ~(0x87FEUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87FE) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_OAR2_OA2 </item>
//    <item> SFDITEM_FIELD__I2C2_OAR2_OA2MSK </item>
//    <item> SFDITEM_FIELD__I2C2_OAR2_OA2EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: I2C2_TIMINGR  ------------------------------
// SVD Line: 6393

unsigned int I2C2_TIMINGR __AT (0x40005810);



// ------------------------------  Field Item: I2C2_TIMINGR_SCLL  ---------------------------------
// SVD Line: 6402

//  <item> SFDITEM_FIELD__I2C2_TIMINGR_SCLL
//    <name> SCLL </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40005810) SCL low period (master  mode) </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C2_TIMINGR >> 0) & 0xFF), ((I2C2_TIMINGR = (I2C2_TIMINGR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: I2C2_TIMINGR_SCLH  ---------------------------------
// SVD Line: 6409

//  <item> SFDITEM_FIELD__I2C2_TIMINGR_SCLH
//    <name> SCLH </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40005810) SCL high period (master  mode) </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C2_TIMINGR >> 8) & 0xFF), ((I2C2_TIMINGR = (I2C2_TIMINGR & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C2_TIMINGR_SDADEL  --------------------------------
// SVD Line: 6416

//  <item> SFDITEM_FIELD__I2C2_TIMINGR_SDADEL
//    <name> SDADEL </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40005810) Data hold time </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C2_TIMINGR >> 16) & 0xF), ((I2C2_TIMINGR = (I2C2_TIMINGR & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C2_TIMINGR_SCLDEL  --------------------------------
// SVD Line: 6422

//  <item> SFDITEM_FIELD__I2C2_TIMINGR_SCLDEL
//    <name> SCLDEL </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40005810) Data setup time </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C2_TIMINGR >> 20) & 0xF), ((I2C2_TIMINGR = (I2C2_TIMINGR & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C2_TIMINGR_PRESC  ---------------------------------
// SVD Line: 6428

//  <item> SFDITEM_FIELD__I2C2_TIMINGR_PRESC
//    <name> PRESC </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40005810) Timing prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C2_TIMINGR >> 28) & 0xF), ((I2C2_TIMINGR = (I2C2_TIMINGR & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: I2C2_TIMINGR  ----------------------------------
// SVD Line: 6393

//  <rtree> SFDITEM_REG__I2C2_TIMINGR
//    <name> TIMINGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005810) Timing register </i>
//    <loc> ( (unsigned int)((I2C2_TIMINGR >> 0) & 0xFFFFFFFF), ((I2C2_TIMINGR = (I2C2_TIMINGR & ~(0xF0FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF0FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_TIMINGR_SCLL </item>
//    <item> SFDITEM_FIELD__I2C2_TIMINGR_SCLH </item>
//    <item> SFDITEM_FIELD__I2C2_TIMINGR_SDADEL </item>
//    <item> SFDITEM_FIELD__I2C2_TIMINGR_SCLDEL </item>
//    <item> SFDITEM_FIELD__I2C2_TIMINGR_PRESC </item>
//  </rtree>
//  


// --------------------------  Register Item Address: I2C2_TIMEOUTR  ------------------------------
// SVD Line: 6436

unsigned int I2C2_TIMEOUTR __AT (0x40005814);



// ---------------------------  Field Item: I2C2_TIMEOUTR_TIMEOUTA  -------------------------------
// SVD Line: 6445

//  <item> SFDITEM_FIELD__I2C2_TIMEOUTR_TIMEOUTA
//    <name> TIMEOUTA </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40005814) Bus timeout A </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C2_TIMEOUTR >> 0) & 0xFFF), ((I2C2_TIMEOUTR = (I2C2_TIMEOUTR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C2_TIMEOUTR_TIDLE  --------------------------------
// SVD Line: 6451

//  <item> SFDITEM_FIELD__I2C2_TIMEOUTR_TIDLE
//    <name> TIDLE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40005814) Idle clock timeout  detection </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_TIMEOUTR ) </loc>
//      <o.12..12> TIDLE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: I2C2_TIMEOUTR_TIMOUTEN  -------------------------------
// SVD Line: 6458

//  <item> SFDITEM_FIELD__I2C2_TIMEOUTR_TIMOUTEN
//    <name> TIMOUTEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005814) Clock timeout enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_TIMEOUTR ) </loc>
//      <o.15..15> TIMOUTEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: I2C2_TIMEOUTR_TIMEOUTB  -------------------------------
// SVD Line: 6464

//  <item> SFDITEM_FIELD__I2C2_TIMEOUTR_TIMEOUTB
//    <name> TIMEOUTB </name>
//    <rw> 
//    <i> [Bits 27..16] RW (@ 0x40005814) Bus timeout B </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C2_TIMEOUTR >> 16) & 0xFFF), ((I2C2_TIMEOUTR = (I2C2_TIMEOUTR & ~(0xFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: I2C2_TIMEOUTR_TEXTEN  --------------------------------
// SVD Line: 6470

//  <item> SFDITEM_FIELD__I2C2_TIMEOUTR_TEXTEN
//    <name> TEXTEN </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40005814) Extended clock timeout  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_TIMEOUTR ) </loc>
//      <o.31..31> TEXTEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: I2C2_TIMEOUTR  ---------------------------------
// SVD Line: 6436

//  <rtree> SFDITEM_REG__I2C2_TIMEOUTR
//    <name> TIMEOUTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005814) Status register 1 </i>
//    <loc> ( (unsigned int)((I2C2_TIMEOUTR >> 0) & 0xFFFFFFFF), ((I2C2_TIMEOUTR = (I2C2_TIMEOUTR & ~(0x8FFF9FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x8FFF9FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_TIMEOUTR_TIMEOUTA </item>
//    <item> SFDITEM_FIELD__I2C2_TIMEOUTR_TIDLE </item>
//    <item> SFDITEM_FIELD__I2C2_TIMEOUTR_TIMOUTEN </item>
//    <item> SFDITEM_FIELD__I2C2_TIMEOUTR_TIMEOUTB </item>
//    <item> SFDITEM_FIELD__I2C2_TIMEOUTR_TEXTEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C2_ISR  --------------------------------
// SVD Line: 6479

unsigned int I2C2_ISR __AT (0x40005818);



// ------------------------------  Field Item: I2C2_ISR_ADDCODE  ----------------------------------
// SVD Line: 6487

//  <item> SFDITEM_FIELD__I2C2_ISR_ADDCODE
//    <name> ADDCODE </name>
//    <r> 
//    <i> [Bits 23..17] RO (@ 0x40005818) Address match code (Slave  mode) </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C2_ISR >> 17) & 0x7F) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: I2C2_ISR_DIR  ------------------------------------
// SVD Line: 6495

//  <item> SFDITEM_FIELD__I2C2_ISR_DIR
//    <name> DIR </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x40005818) Transfer direction (Slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ISR ) </loc>
//      <o.16..16> DIR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_ISR_BUSY  -----------------------------------
// SVD Line: 6503

//  <item> SFDITEM_FIELD__I2C2_ISR_BUSY
//    <name> BUSY </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x40005818) Bus busy </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ISR ) </loc>
//      <o.15..15> BUSY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_ISR_ALERT  -----------------------------------
// SVD Line: 6510

//  <item> SFDITEM_FIELD__I2C2_ISR_ALERT
//    <name> ALERT </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40005818) SMBus alert </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ISR ) </loc>
//      <o.13..13> ALERT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C2_ISR_TIMEOUT  ----------------------------------
// SVD Line: 6517

//  <item> SFDITEM_FIELD__I2C2_ISR_TIMEOUT
//    <name> TIMEOUT </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40005818) Timeout or t_low detection  flag </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ISR ) </loc>
//      <o.12..12> TIMEOUT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_ISR_PECERR  ----------------------------------
// SVD Line: 6525

//  <item> SFDITEM_FIELD__I2C2_ISR_PECERR
//    <name> PECERR </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40005818) PEC Error in reception </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ISR ) </loc>
//      <o.11..11> PECERR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_ISR_OVR  ------------------------------------
// SVD Line: 6532

//  <item> SFDITEM_FIELD__I2C2_ISR_OVR
//    <name> OVR </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40005818) Overrun/Underrun (slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ISR ) </loc>
//      <o.10..10> OVR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_ISR_ARLO  -----------------------------------
// SVD Line: 6540

//  <item> SFDITEM_FIELD__I2C2_ISR_ARLO
//    <name> ARLO </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40005818) Arbitration lost </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ISR ) </loc>
//      <o.9..9> ARLO
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_ISR_BERR  -----------------------------------
// SVD Line: 6547

//  <item> SFDITEM_FIELD__I2C2_ISR_BERR
//    <name> BERR </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40005818) Bus error </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ISR ) </loc>
//      <o.8..8> BERR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_ISR_TCR  ------------------------------------
// SVD Line: 6554

//  <item> SFDITEM_FIELD__I2C2_ISR_TCR
//    <name> TCR </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40005818) Transfer Complete Reload </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ISR ) </loc>
//      <o.7..7> TCR
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C2_ISR_TC  ------------------------------------
// SVD Line: 6561

//  <item> SFDITEM_FIELD__I2C2_ISR_TC
//    <name> TC </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40005818) Transfer Complete (master  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ISR ) </loc>
//      <o.6..6> TC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_ISR_STOPF  -----------------------------------
// SVD Line: 6569

//  <item> SFDITEM_FIELD__I2C2_ISR_STOPF
//    <name> STOPF </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40005818) Stop detection flag </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ISR ) </loc>
//      <o.5..5> STOPF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_ISR_NACKF  -----------------------------------
// SVD Line: 6576

//  <item> SFDITEM_FIELD__I2C2_ISR_NACKF
//    <name> NACKF </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40005818) Not acknowledge received  flag </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ISR ) </loc>
//      <o.4..4> NACKF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_ISR_ADDR  -----------------------------------
// SVD Line: 6584

//  <item> SFDITEM_FIELD__I2C2_ISR_ADDR
//    <name> ADDR </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40005818) Address matched (slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ISR ) </loc>
//      <o.3..3> ADDR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_ISR_RXNE  -----------------------------------
// SVD Line: 6592

//  <item> SFDITEM_FIELD__I2C2_ISR_RXNE
//    <name> RXNE </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40005818) Receive data register not empty  (receivers) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ISR ) </loc>
//      <o.2..2> RXNE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_ISR_TXIS  -----------------------------------
// SVD Line: 6600

//  <item> SFDITEM_FIELD__I2C2_ISR_TXIS
//    <name> TXIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005818) Transmit interrupt status  (transmitters) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ISR ) </loc>
//      <o.1..1> TXIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_ISR_TXE  ------------------------------------
// SVD Line: 6608

//  <item> SFDITEM_FIELD__I2C2_ISR_TXE
//    <name> TXE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005818) Transmit data register empty  (transmitters) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ISR ) </loc>
//      <o.0..0> TXE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C2_ISR  ------------------------------------
// SVD Line: 6479

//  <rtree> SFDITEM_REG__I2C2_ISR
//    <name> ISR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005818) Interrupt and Status register </i>
//    <loc> ( (unsigned int)((I2C2_ISR >> 0) & 0xFFFFFFFF), ((I2C2_ISR = (I2C2_ISR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_ISR_ADDCODE </item>
//    <item> SFDITEM_FIELD__I2C2_ISR_DIR </item>
//    <item> SFDITEM_FIELD__I2C2_ISR_BUSY </item>
//    <item> SFDITEM_FIELD__I2C2_ISR_ALERT </item>
//    <item> SFDITEM_FIELD__I2C2_ISR_TIMEOUT </item>
//    <item> SFDITEM_FIELD__I2C2_ISR_PECERR </item>
//    <item> SFDITEM_FIELD__I2C2_ISR_OVR </item>
//    <item> SFDITEM_FIELD__I2C2_ISR_ARLO </item>
//    <item> SFDITEM_FIELD__I2C2_ISR_BERR </item>
//    <item> SFDITEM_FIELD__I2C2_ISR_TCR </item>
//    <item> SFDITEM_FIELD__I2C2_ISR_TC </item>
//    <item> SFDITEM_FIELD__I2C2_ISR_STOPF </item>
//    <item> SFDITEM_FIELD__I2C2_ISR_NACKF </item>
//    <item> SFDITEM_FIELD__I2C2_ISR_ADDR </item>
//    <item> SFDITEM_FIELD__I2C2_ISR_RXNE </item>
//    <item> SFDITEM_FIELD__I2C2_ISR_TXIS </item>
//    <item> SFDITEM_FIELD__I2C2_ISR_TXE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C2_ICR  --------------------------------
// SVD Line: 6618

unsigned int I2C2_ICR __AT (0x4000581C);



// ------------------------------  Field Item: I2C2_ICR_ALERTCF  ----------------------------------
// SVD Line: 6627

//  <item> SFDITEM_FIELD__I2C2_ICR_ALERTCF
//    <name> ALERTCF </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x4000581C) Alert flag clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ICR ) </loc>
//      <o.13..13> ALERTCF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C2_ICR_TIMOUTCF  ---------------------------------
// SVD Line: 6633

//  <item> SFDITEM_FIELD__I2C2_ICR_TIMOUTCF
//    <name> TIMOUTCF </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x4000581C) Timeout detection flag  clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ICR ) </loc>
//      <o.12..12> TIMOUTCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_ICR_PECCF  -----------------------------------
// SVD Line: 6640

//  <item> SFDITEM_FIELD__I2C2_ICR_PECCF
//    <name> PECCF </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x4000581C) PEC Error flag clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ICR ) </loc>
//      <o.11..11> PECCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_ICR_OVRCF  -----------------------------------
// SVD Line: 6646

//  <item> SFDITEM_FIELD__I2C2_ICR_OVRCF
//    <name> OVRCF </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x4000581C) Overrun/Underrun flag  clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ICR ) </loc>
//      <o.10..10> OVRCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_ICR_ARLOCF  ----------------------------------
// SVD Line: 6653

//  <item> SFDITEM_FIELD__I2C2_ICR_ARLOCF
//    <name> ARLOCF </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x4000581C) Arbitration lost flag  clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ICR ) </loc>
//      <o.9..9> ARLOCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_ICR_BERRCF  ----------------------------------
// SVD Line: 6660

//  <item> SFDITEM_FIELD__I2C2_ICR_BERRCF
//    <name> BERRCF </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x4000581C) Bus error flag clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ICR ) </loc>
//      <o.8..8> BERRCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_ICR_STOPCF  ----------------------------------
// SVD Line: 6666

//  <item> SFDITEM_FIELD__I2C2_ICR_STOPCF
//    <name> STOPCF </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x4000581C) Stop detection flag clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ICR ) </loc>
//      <o.5..5> STOPCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_ICR_NACKCF  ----------------------------------
// SVD Line: 6672

//  <item> SFDITEM_FIELD__I2C2_ICR_NACKCF
//    <name> NACKCF </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x4000581C) Not Acknowledge flag clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ICR ) </loc>
//      <o.4..4> NACKCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_ICR_ADDRCF  ----------------------------------
// SVD Line: 6678

//  <item> SFDITEM_FIELD__I2C2_ICR_ADDRCF
//    <name> ADDRCF </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x4000581C) Address Matched flag clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ICR ) </loc>
//      <o.3..3> ADDRCF
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C2_ICR  ------------------------------------
// SVD Line: 6618

//  <rtree> SFDITEM_REG__I2C2_ICR
//    <name> ICR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x4000581C) Interrupt clear register </i>
//    <loc> ( (unsigned int)((I2C2_ICR >> 0) & 0xFFFFFFFF), ((I2C2_ICR = (I2C2_ICR & ~(0x3F38UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F38) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_ICR_ALERTCF </item>
//    <item> SFDITEM_FIELD__I2C2_ICR_TIMOUTCF </item>
//    <item> SFDITEM_FIELD__I2C2_ICR_PECCF </item>
//    <item> SFDITEM_FIELD__I2C2_ICR_OVRCF </item>
//    <item> SFDITEM_FIELD__I2C2_ICR_ARLOCF </item>
//    <item> SFDITEM_FIELD__I2C2_ICR_BERRCF </item>
//    <item> SFDITEM_FIELD__I2C2_ICR_STOPCF </item>
//    <item> SFDITEM_FIELD__I2C2_ICR_NACKCF </item>
//    <item> SFDITEM_FIELD__I2C2_ICR_ADDRCF </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C2_PECR  --------------------------------
// SVD Line: 6686

unsigned int I2C2_PECR __AT (0x40005820);



// --------------------------------  Field Item: I2C2_PECR_PEC  -----------------------------------
// SVD Line: 6695

//  <item> SFDITEM_FIELD__I2C2_PECR_PEC
//    <name> PEC </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40005820) Packet error checking  register </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C2_PECR >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C2_PECR  -----------------------------------
// SVD Line: 6686

//  <rtree> SFDITEM_REG__I2C2_PECR
//    <name> PECR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40005820) PEC register </i>
//    <loc> ( (unsigned int)((I2C2_PECR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__I2C2_PECR_PEC </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C2_RXDR  --------------------------------
// SVD Line: 6704

unsigned int I2C2_RXDR __AT (0x40005824);



// ------------------------------  Field Item: I2C2_RXDR_RXDATA  ----------------------------------
// SVD Line: 6713

//  <item> SFDITEM_FIELD__I2C2_RXDR_RXDATA
//    <name> RXDATA </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40005824) 8-bit receive data </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C2_RXDR >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C2_RXDR  -----------------------------------
// SVD Line: 6704

//  <rtree> SFDITEM_REG__I2C2_RXDR
//    <name> RXDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40005824) Receive data register </i>
//    <loc> ( (unsigned int)((I2C2_RXDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__I2C2_RXDR_RXDATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C2_TXDR  --------------------------------
// SVD Line: 6721

unsigned int I2C2_TXDR __AT (0x40005828);



// ------------------------------  Field Item: I2C2_TXDR_TXDATA  ----------------------------------
// SVD Line: 6730

//  <item> SFDITEM_FIELD__I2C2_TXDR_TXDATA
//    <name> TXDATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40005828) 8-bit transmit data </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C2_TXDR >> 0) & 0xFF), ((I2C2_TXDR = (I2C2_TXDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C2_TXDR  -----------------------------------
// SVD Line: 6721

//  <rtree> SFDITEM_REG__I2C2_TXDR
//    <name> TXDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005828) Transmit data register </i>
//    <loc> ( (unsigned int)((I2C2_TXDR >> 0) & 0xFFFFFFFF), ((I2C2_TXDR = (I2C2_TXDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_TXDR_TXDATA </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: I2C2  -------------------------------------
// SVD Line: 6740

//  <view> I2C2
//    <name> I2C2 </name>
//    <item> SFDITEM_REG__I2C2_CR1 </item>
//    <item> SFDITEM_REG__I2C2_CR2 </item>
//    <item> SFDITEM_REG__I2C2_OAR1 </item>
//    <item> SFDITEM_REG__I2C2_OAR2 </item>
//    <item> SFDITEM_REG__I2C2_TIMINGR </item>
//    <item> SFDITEM_REG__I2C2_TIMEOUTR </item>
//    <item> SFDITEM_REG__I2C2_ISR </item>
//    <item> SFDITEM_REG__I2C2_ICR </item>
//    <item> SFDITEM_REG__I2C2_PECR </item>
//    <item> SFDITEM_REG__I2C2_RXDR </item>
//    <item> SFDITEM_REG__I2C2_TXDR </item>
//  </view>
//  


// -----------------------------  Register Item Address: I2C3_CR1  --------------------------------
// SVD Line: 6113

unsigned int I2C3_CR1 __AT (0x40005C00);



// ---------------------------------  Field Item: I2C3_CR1_PE  ------------------------------------
// SVD Line: 6122

//  <item> SFDITEM_FIELD__I2C3_CR1_PE
//    <name> PE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005C00) Peripheral enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.0..0> PE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_CR1_TXIE  -----------------------------------
// SVD Line: 6128

//  <item> SFDITEM_FIELD__I2C3_CR1_TXIE
//    <name> TXIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005C00) TX Interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.1..1> TXIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_CR1_RXIE  -----------------------------------
// SVD Line: 6134

//  <item> SFDITEM_FIELD__I2C3_CR1_RXIE
//    <name> RXIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005C00) RX Interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.2..2> RXIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_CR1_ADDRIE  ----------------------------------
// SVD Line: 6140

//  <item> SFDITEM_FIELD__I2C3_CR1_ADDRIE
//    <name> ADDRIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005C00) Address match interrupt enable (slave  only) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.3..3> ADDRIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_CR1_NACKIE  ----------------------------------
// SVD Line: 6147

//  <item> SFDITEM_FIELD__I2C3_CR1_NACKIE
//    <name> NACKIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005C00) Not acknowledge received interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.4..4> NACKIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_CR1_STOPIE  ----------------------------------
// SVD Line: 6154

//  <item> SFDITEM_FIELD__I2C3_CR1_STOPIE
//    <name> STOPIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40005C00) STOP detection Interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.5..5> STOPIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_CR1_TCIE  -----------------------------------
// SVD Line: 6161

//  <item> SFDITEM_FIELD__I2C3_CR1_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005C00) Transfer Complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.6..6> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_CR1_ERRIE  -----------------------------------
// SVD Line: 6168

//  <item> SFDITEM_FIELD__I2C3_CR1_ERRIE
//    <name> ERRIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40005C00) Error interrupts enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.7..7> ERRIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_CR1_DNF  ------------------------------------
// SVD Line: 6174

//  <item> SFDITEM_FIELD__I2C3_CR1_DNF
//    <name> DNF </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40005C00) Digital noise filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C3_CR1 >> 8) & 0xF), ((I2C3_CR1 = (I2C3_CR1 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: I2C3_CR1_ANFOFF  ----------------------------------
// SVD Line: 6180

//  <item> SFDITEM_FIELD__I2C3_CR1_ANFOFF
//    <name> ANFOFF </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40005C00) Analog noise filter OFF </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.12..12> ANFOFF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C3_CR1_TXDMAEN  ----------------------------------
// SVD Line: 6186

//  <item> SFDITEM_FIELD__I2C3_CR1_TXDMAEN
//    <name> TXDMAEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40005C00) DMA transmission requests  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.14..14> TXDMAEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C3_CR1_RXDMAEN  ----------------------------------
// SVD Line: 6193

//  <item> SFDITEM_FIELD__I2C3_CR1_RXDMAEN
//    <name> RXDMAEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005C00) DMA reception requests  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.15..15> RXDMAEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_CR1_SBC  ------------------------------------
// SVD Line: 6200

//  <item> SFDITEM_FIELD__I2C3_CR1_SBC
//    <name> SBC </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40005C00) Slave byte control </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.16..16> SBC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C3_CR1_NOSTRETCH  ---------------------------------
// SVD Line: 6206

//  <item> SFDITEM_FIELD__I2C3_CR1_NOSTRETCH
//    <name> NOSTRETCH </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40005C00) Clock stretching disable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.17..17> NOSTRETCH
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_CR1_WUPEN  -----------------------------------
// SVD Line: 6212

//  <item> SFDITEM_FIELD__I2C3_CR1_WUPEN
//    <name> WUPEN </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40005C00) Wakeup from STOP enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.18..18> WUPEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_CR1_GCEN  -----------------------------------
// SVD Line: 6218

//  <item> SFDITEM_FIELD__I2C3_CR1_GCEN
//    <name> GCEN </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40005C00) General call enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.19..19> GCEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_CR1_SMBHEN  ----------------------------------
// SVD Line: 6224

//  <item> SFDITEM_FIELD__I2C3_CR1_SMBHEN
//    <name> SMBHEN </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40005C00) SMBus Host address enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.20..20> SMBHEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_CR1_SMBDEN  ----------------------------------
// SVD Line: 6230

//  <item> SFDITEM_FIELD__I2C3_CR1_SMBDEN
//    <name> SMBDEN </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40005C00) SMBus Device Default address  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.21..21> SMBDEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C3_CR1_ALERTEN  ----------------------------------
// SVD Line: 6237

//  <item> SFDITEM_FIELD__I2C3_CR1_ALERTEN
//    <name> ALERTEN </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40005C00) SMBUS alert enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.22..22> ALERTEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_CR1_PECEN  -----------------------------------
// SVD Line: 6243

//  <item> SFDITEM_FIELD__I2C3_CR1_PECEN
//    <name> PECEN </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40005C00) PEC enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.23..23> PECEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C3_CR1  ------------------------------------
// SVD Line: 6113

//  <rtree> SFDITEM_REG__I2C3_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005C00) Control register 1 </i>
//    <loc> ( (unsigned int)((I2C3_CR1 >> 0) & 0xFFFFFFFF), ((I2C3_CR1 = (I2C3_CR1 & ~(0xFFDFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFDFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C3_CR1_PE </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_TXIE </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_RXIE </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_ADDRIE </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_NACKIE </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_STOPIE </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_TCIE </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_ERRIE </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_DNF </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_ANFOFF </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_TXDMAEN </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_RXDMAEN </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_SBC </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_NOSTRETCH </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_WUPEN </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_GCEN </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_SMBHEN </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_SMBDEN </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_ALERTEN </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_PECEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C3_CR2  --------------------------------
// SVD Line: 6251

unsigned int I2C3_CR2 __AT (0x40005C04);



// ------------------------------  Field Item: I2C3_CR2_PECBYTE  ----------------------------------
// SVD Line: 6260

//  <item> SFDITEM_FIELD__I2C3_CR2_PECBYTE
//    <name> PECBYTE </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40005C04) Packet error checking byte </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR2 ) </loc>
//      <o.26..26> PECBYTE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C3_CR2_AUTOEND  ----------------------------------
// SVD Line: 6266

//  <item> SFDITEM_FIELD__I2C3_CR2_AUTOEND
//    <name> AUTOEND </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40005C04) Automatic end mode (master  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR2 ) </loc>
//      <o.25..25> AUTOEND
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_CR2_RELOAD  ----------------------------------
// SVD Line: 6273

//  <item> SFDITEM_FIELD__I2C3_CR2_RELOAD
//    <name> RELOAD </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40005C04) NBYTES reload mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR2 ) </loc>
//      <o.24..24> RELOAD
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_CR2_NBYTES  ----------------------------------
// SVD Line: 6279

//  <item> SFDITEM_FIELD__I2C3_CR2_NBYTES
//    <name> NBYTES </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40005C04) Number of bytes </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C3_CR2 >> 16) & 0xFF), ((I2C3_CR2 = (I2C3_CR2 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: I2C3_CR2_NACK  -----------------------------------
// SVD Line: 6285

//  <item> SFDITEM_FIELD__I2C3_CR2_NACK
//    <name> NACK </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005C04) NACK generation (slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR2 ) </loc>
//      <o.15..15> NACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_CR2_STOP  -----------------------------------
// SVD Line: 6292

//  <item> SFDITEM_FIELD__I2C3_CR2_STOP
//    <name> STOP </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40005C04) Stop generation (master  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR2 ) </loc>
//      <o.14..14> STOP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_CR2_START  -----------------------------------
// SVD Line: 6299

//  <item> SFDITEM_FIELD__I2C3_CR2_START
//    <name> START </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40005C04) Start generation </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR2 ) </loc>
//      <o.13..13> START
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C3_CR2_HEAD10R  ----------------------------------
// SVD Line: 6305

//  <item> SFDITEM_FIELD__I2C3_CR2_HEAD10R
//    <name> HEAD10R </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40005C04) 10-bit address header only read  direction (master receiver mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR2 ) </loc>
//      <o.12..12> HEAD10R
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_CR2_ADD10  -----------------------------------
// SVD Line: 6312

//  <item> SFDITEM_FIELD__I2C3_CR2_ADD10
//    <name> ADD10 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40005C04) 10-bit addressing mode (master  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR2 ) </loc>
//      <o.11..11> ADD10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_CR2_RD_WRN  ----------------------------------
// SVD Line: 6319

//  <item> SFDITEM_FIELD__I2C3_CR2_RD_WRN
//    <name> RD_WRN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40005C04) Transfer direction (master  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR2 ) </loc>
//      <o.10..10> RD_WRN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_CR2_SADD  -----------------------------------
// SVD Line: 6326

//  <item> SFDITEM_FIELD__I2C3_CR2_SADD
//    <name> SADD </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40005C04) Slave address bit (master  mode) </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C3_CR2 >> 0) & 0x3FF), ((I2C3_CR2 = (I2C3_CR2 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C3_CR2  ------------------------------------
// SVD Line: 6251

//  <rtree> SFDITEM_REG__I2C3_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005C04) Control register 2 </i>
//    <loc> ( (unsigned int)((I2C3_CR2 >> 0) & 0xFFFFFFFF), ((I2C3_CR2 = (I2C3_CR2 & ~(0x7FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C3_CR2_PECBYTE </item>
//    <item> SFDITEM_FIELD__I2C3_CR2_AUTOEND </item>
//    <item> SFDITEM_FIELD__I2C3_CR2_RELOAD </item>
//    <item> SFDITEM_FIELD__I2C3_CR2_NBYTES </item>
//    <item> SFDITEM_FIELD__I2C3_CR2_NACK </item>
//    <item> SFDITEM_FIELD__I2C3_CR2_STOP </item>
//    <item> SFDITEM_FIELD__I2C3_CR2_START </item>
//    <item> SFDITEM_FIELD__I2C3_CR2_HEAD10R </item>
//    <item> SFDITEM_FIELD__I2C3_CR2_ADD10 </item>
//    <item> SFDITEM_FIELD__I2C3_CR2_RD_WRN </item>
//    <item> SFDITEM_FIELD__I2C3_CR2_SADD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C3_OAR1  --------------------------------
// SVD Line: 6335

unsigned int I2C3_OAR1 __AT (0x40005C08);



// --------------------------------  Field Item: I2C3_OAR1_OA1  -----------------------------------
// SVD Line: 6344

//  <item> SFDITEM_FIELD__I2C3_OAR1_OA1
//    <name> OA1 </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40005C08) Interface address </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C3_OAR1 >> 0) & 0x3FF), ((I2C3_OAR1 = (I2C3_OAR1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: I2C3_OAR1_OA1MODE  ---------------------------------
// SVD Line: 6350

//  <item> SFDITEM_FIELD__I2C3_OAR1_OA1MODE
//    <name> OA1MODE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40005C08) Own Address 1 10-bit mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_OAR1 ) </loc>
//      <o.10..10> OA1MODE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_OAR1_OA1EN  ----------------------------------
// SVD Line: 6356

//  <item> SFDITEM_FIELD__I2C3_OAR1_OA1EN
//    <name> OA1EN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005C08) Own Address 1 enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_OAR1 ) </loc>
//      <o.15..15> OA1EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C3_OAR1  -----------------------------------
// SVD Line: 6335

//  <rtree> SFDITEM_REG__I2C3_OAR1
//    <name> OAR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005C08) Own address register 1 </i>
//    <loc> ( (unsigned int)((I2C3_OAR1 >> 0) & 0xFFFFFFFF), ((I2C3_OAR1 = (I2C3_OAR1 & ~(0x87FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C3_OAR1_OA1 </item>
//    <item> SFDITEM_FIELD__I2C3_OAR1_OA1MODE </item>
//    <item> SFDITEM_FIELD__I2C3_OAR1_OA1EN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C3_OAR2  --------------------------------
// SVD Line: 6364

unsigned int I2C3_OAR2 __AT (0x40005C0C);



// --------------------------------  Field Item: I2C3_OAR2_OA2  -----------------------------------
// SVD Line: 6373

//  <item> SFDITEM_FIELD__I2C3_OAR2_OA2
//    <name> OA2 </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x40005C0C) Interface address </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C3_OAR2 >> 1) & 0x7F), ((I2C3_OAR2 = (I2C3_OAR2 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: I2C3_OAR2_OA2MSK  ----------------------------------
// SVD Line: 6379

//  <item> SFDITEM_FIELD__I2C3_OAR2_OA2MSK
//    <name> OA2MSK </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x40005C0C) Own Address 2 masks </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C3_OAR2 >> 8) & 0x7), ((I2C3_OAR2 = (I2C3_OAR2 & ~(0x7UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: I2C3_OAR2_OA2EN  ----------------------------------
// SVD Line: 6385

//  <item> SFDITEM_FIELD__I2C3_OAR2_OA2EN
//    <name> OA2EN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005C0C) Own Address 2 enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_OAR2 ) </loc>
//      <o.15..15> OA2EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C3_OAR2  -----------------------------------
// SVD Line: 6364

//  <rtree> SFDITEM_REG__I2C3_OAR2
//    <name> OAR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005C0C) Own address register 2 </i>
//    <loc> ( (unsigned int)((I2C3_OAR2 >> 0) & 0xFFFFFFFF), ((I2C3_OAR2 = (I2C3_OAR2 & ~(0x87FEUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87FE) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C3_OAR2_OA2 </item>
//    <item> SFDITEM_FIELD__I2C3_OAR2_OA2MSK </item>
//    <item> SFDITEM_FIELD__I2C3_OAR2_OA2EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: I2C3_TIMINGR  ------------------------------
// SVD Line: 6393

unsigned int I2C3_TIMINGR __AT (0x40005C10);



// ------------------------------  Field Item: I2C3_TIMINGR_SCLL  ---------------------------------
// SVD Line: 6402

//  <item> SFDITEM_FIELD__I2C3_TIMINGR_SCLL
//    <name> SCLL </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40005C10) SCL low period (master  mode) </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C3_TIMINGR >> 0) & 0xFF), ((I2C3_TIMINGR = (I2C3_TIMINGR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: I2C3_TIMINGR_SCLH  ---------------------------------
// SVD Line: 6409

//  <item> SFDITEM_FIELD__I2C3_TIMINGR_SCLH
//    <name> SCLH </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40005C10) SCL high period (master  mode) </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C3_TIMINGR >> 8) & 0xFF), ((I2C3_TIMINGR = (I2C3_TIMINGR & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C3_TIMINGR_SDADEL  --------------------------------
// SVD Line: 6416

//  <item> SFDITEM_FIELD__I2C3_TIMINGR_SDADEL
//    <name> SDADEL </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40005C10) Data hold time </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C3_TIMINGR >> 16) & 0xF), ((I2C3_TIMINGR = (I2C3_TIMINGR & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C3_TIMINGR_SCLDEL  --------------------------------
// SVD Line: 6422

//  <item> SFDITEM_FIELD__I2C3_TIMINGR_SCLDEL
//    <name> SCLDEL </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40005C10) Data setup time </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C3_TIMINGR >> 20) & 0xF), ((I2C3_TIMINGR = (I2C3_TIMINGR & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C3_TIMINGR_PRESC  ---------------------------------
// SVD Line: 6428

//  <item> SFDITEM_FIELD__I2C3_TIMINGR_PRESC
//    <name> PRESC </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40005C10) Timing prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C3_TIMINGR >> 28) & 0xF), ((I2C3_TIMINGR = (I2C3_TIMINGR & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: I2C3_TIMINGR  ----------------------------------
// SVD Line: 6393

//  <rtree> SFDITEM_REG__I2C3_TIMINGR
//    <name> TIMINGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005C10) Timing register </i>
//    <loc> ( (unsigned int)((I2C3_TIMINGR >> 0) & 0xFFFFFFFF), ((I2C3_TIMINGR = (I2C3_TIMINGR & ~(0xF0FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF0FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C3_TIMINGR_SCLL </item>
//    <item> SFDITEM_FIELD__I2C3_TIMINGR_SCLH </item>
//    <item> SFDITEM_FIELD__I2C3_TIMINGR_SDADEL </item>
//    <item> SFDITEM_FIELD__I2C3_TIMINGR_SCLDEL </item>
//    <item> SFDITEM_FIELD__I2C3_TIMINGR_PRESC </item>
//  </rtree>
//  


// --------------------------  Register Item Address: I2C3_TIMEOUTR  ------------------------------
// SVD Line: 6436

unsigned int I2C3_TIMEOUTR __AT (0x40005C14);



// ---------------------------  Field Item: I2C3_TIMEOUTR_TIMEOUTA  -------------------------------
// SVD Line: 6445

//  <item> SFDITEM_FIELD__I2C3_TIMEOUTR_TIMEOUTA
//    <name> TIMEOUTA </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40005C14) Bus timeout A </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C3_TIMEOUTR >> 0) & 0xFFF), ((I2C3_TIMEOUTR = (I2C3_TIMEOUTR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C3_TIMEOUTR_TIDLE  --------------------------------
// SVD Line: 6451

//  <item> SFDITEM_FIELD__I2C3_TIMEOUTR_TIDLE
//    <name> TIDLE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40005C14) Idle clock timeout  detection </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_TIMEOUTR ) </loc>
//      <o.12..12> TIDLE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: I2C3_TIMEOUTR_TIMOUTEN  -------------------------------
// SVD Line: 6458

//  <item> SFDITEM_FIELD__I2C3_TIMEOUTR_TIMOUTEN
//    <name> TIMOUTEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005C14) Clock timeout enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_TIMEOUTR ) </loc>
//      <o.15..15> TIMOUTEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: I2C3_TIMEOUTR_TIMEOUTB  -------------------------------
// SVD Line: 6464

//  <item> SFDITEM_FIELD__I2C3_TIMEOUTR_TIMEOUTB
//    <name> TIMEOUTB </name>
//    <rw> 
//    <i> [Bits 27..16] RW (@ 0x40005C14) Bus timeout B </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C3_TIMEOUTR >> 16) & 0xFFF), ((I2C3_TIMEOUTR = (I2C3_TIMEOUTR & ~(0xFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: I2C3_TIMEOUTR_TEXTEN  --------------------------------
// SVD Line: 6470

//  <item> SFDITEM_FIELD__I2C3_TIMEOUTR_TEXTEN
//    <name> TEXTEN </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40005C14) Extended clock timeout  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_TIMEOUTR ) </loc>
//      <o.31..31> TEXTEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: I2C3_TIMEOUTR  ---------------------------------
// SVD Line: 6436

//  <rtree> SFDITEM_REG__I2C3_TIMEOUTR
//    <name> TIMEOUTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005C14) Status register 1 </i>
//    <loc> ( (unsigned int)((I2C3_TIMEOUTR >> 0) & 0xFFFFFFFF), ((I2C3_TIMEOUTR = (I2C3_TIMEOUTR & ~(0x8FFF9FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x8FFF9FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C3_TIMEOUTR_TIMEOUTA </item>
//    <item> SFDITEM_FIELD__I2C3_TIMEOUTR_TIDLE </item>
//    <item> SFDITEM_FIELD__I2C3_TIMEOUTR_TIMOUTEN </item>
//    <item> SFDITEM_FIELD__I2C3_TIMEOUTR_TIMEOUTB </item>
//    <item> SFDITEM_FIELD__I2C3_TIMEOUTR_TEXTEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C3_ISR  --------------------------------
// SVD Line: 6479

unsigned int I2C3_ISR __AT (0x40005C18);



// ------------------------------  Field Item: I2C3_ISR_ADDCODE  ----------------------------------
// SVD Line: 6487

//  <item> SFDITEM_FIELD__I2C3_ISR_ADDCODE
//    <name> ADDCODE </name>
//    <r> 
//    <i> [Bits 23..17] RO (@ 0x40005C18) Address match code (Slave  mode) </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C3_ISR >> 17) & 0x7F) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: I2C3_ISR_DIR  ------------------------------------
// SVD Line: 6495

//  <item> SFDITEM_FIELD__I2C3_ISR_DIR
//    <name> DIR </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x40005C18) Transfer direction (Slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_ISR ) </loc>
//      <o.16..16> DIR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_ISR_BUSY  -----------------------------------
// SVD Line: 6503

//  <item> SFDITEM_FIELD__I2C3_ISR_BUSY
//    <name> BUSY </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x40005C18) Bus busy </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_ISR ) </loc>
//      <o.15..15> BUSY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_ISR_ALERT  -----------------------------------
// SVD Line: 6510

//  <item> SFDITEM_FIELD__I2C3_ISR_ALERT
//    <name> ALERT </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40005C18) SMBus alert </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_ISR ) </loc>
//      <o.13..13> ALERT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C3_ISR_TIMEOUT  ----------------------------------
// SVD Line: 6517

//  <item> SFDITEM_FIELD__I2C3_ISR_TIMEOUT
//    <name> TIMEOUT </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40005C18) Timeout or t_low detection  flag </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_ISR ) </loc>
//      <o.12..12> TIMEOUT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_ISR_PECERR  ----------------------------------
// SVD Line: 6525

//  <item> SFDITEM_FIELD__I2C3_ISR_PECERR
//    <name> PECERR </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40005C18) PEC Error in reception </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_ISR ) </loc>
//      <o.11..11> PECERR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_ISR_OVR  ------------------------------------
// SVD Line: 6532

//  <item> SFDITEM_FIELD__I2C3_ISR_OVR
//    <name> OVR </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40005C18) Overrun/Underrun (slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_ISR ) </loc>
//      <o.10..10> OVR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_ISR_ARLO  -----------------------------------
// SVD Line: 6540

//  <item> SFDITEM_FIELD__I2C3_ISR_ARLO
//    <name> ARLO </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40005C18) Arbitration lost </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_ISR ) </loc>
//      <o.9..9> ARLO
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_ISR_BERR  -----------------------------------
// SVD Line: 6547

//  <item> SFDITEM_FIELD__I2C3_ISR_BERR
//    <name> BERR </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40005C18) Bus error </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_ISR ) </loc>
//      <o.8..8> BERR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_ISR_TCR  ------------------------------------
// SVD Line: 6554

//  <item> SFDITEM_FIELD__I2C3_ISR_TCR
//    <name> TCR </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40005C18) Transfer Complete Reload </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_ISR ) </loc>
//      <o.7..7> TCR
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C3_ISR_TC  ------------------------------------
// SVD Line: 6561

//  <item> SFDITEM_FIELD__I2C3_ISR_TC
//    <name> TC </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40005C18) Transfer Complete (master  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_ISR ) </loc>
//      <o.6..6> TC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_ISR_STOPF  -----------------------------------
// SVD Line: 6569

//  <item> SFDITEM_FIELD__I2C3_ISR_STOPF
//    <name> STOPF </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40005C18) Stop detection flag </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_ISR ) </loc>
//      <o.5..5> STOPF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_ISR_NACKF  -----------------------------------
// SVD Line: 6576

//  <item> SFDITEM_FIELD__I2C3_ISR_NACKF
//    <name> NACKF </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40005C18) Not acknowledge received  flag </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_ISR ) </loc>
//      <o.4..4> NACKF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_ISR_ADDR  -----------------------------------
// SVD Line: 6584

//  <item> SFDITEM_FIELD__I2C3_ISR_ADDR
//    <name> ADDR </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40005C18) Address matched (slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_ISR ) </loc>
//      <o.3..3> ADDR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_ISR_RXNE  -----------------------------------
// SVD Line: 6592

//  <item> SFDITEM_FIELD__I2C3_ISR_RXNE
//    <name> RXNE </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40005C18) Receive data register not empty  (receivers) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_ISR ) </loc>
//      <o.2..2> RXNE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_ISR_TXIS  -----------------------------------
// SVD Line: 6600

//  <item> SFDITEM_FIELD__I2C3_ISR_TXIS
//    <name> TXIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005C18) Transmit interrupt status  (transmitters) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_ISR ) </loc>
//      <o.1..1> TXIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_ISR_TXE  ------------------------------------
// SVD Line: 6608

//  <item> SFDITEM_FIELD__I2C3_ISR_TXE
//    <name> TXE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005C18) Transmit data register empty  (transmitters) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_ISR ) </loc>
//      <o.0..0> TXE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C3_ISR  ------------------------------------
// SVD Line: 6479

//  <rtree> SFDITEM_REG__I2C3_ISR
//    <name> ISR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005C18) Interrupt and Status register </i>
//    <loc> ( (unsigned int)((I2C3_ISR >> 0) & 0xFFFFFFFF), ((I2C3_ISR = (I2C3_ISR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C3_ISR_ADDCODE </item>
//    <item> SFDITEM_FIELD__I2C3_ISR_DIR </item>
//    <item> SFDITEM_FIELD__I2C3_ISR_BUSY </item>
//    <item> SFDITEM_FIELD__I2C3_ISR_ALERT </item>
//    <item> SFDITEM_FIELD__I2C3_ISR_TIMEOUT </item>
//    <item> SFDITEM_FIELD__I2C3_ISR_PECERR </item>
//    <item> SFDITEM_FIELD__I2C3_ISR_OVR </item>
//    <item> SFDITEM_FIELD__I2C3_ISR_ARLO </item>
//    <item> SFDITEM_FIELD__I2C3_ISR_BERR </item>
//    <item> SFDITEM_FIELD__I2C3_ISR_TCR </item>
//    <item> SFDITEM_FIELD__I2C3_ISR_TC </item>
//    <item> SFDITEM_FIELD__I2C3_ISR_STOPF </item>
//    <item> SFDITEM_FIELD__I2C3_ISR_NACKF </item>
//    <item> SFDITEM_FIELD__I2C3_ISR_ADDR </item>
//    <item> SFDITEM_FIELD__I2C3_ISR_RXNE </item>
//    <item> SFDITEM_FIELD__I2C3_ISR_TXIS </item>
//    <item> SFDITEM_FIELD__I2C3_ISR_TXE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C3_ICR  --------------------------------
// SVD Line: 6618

unsigned int I2C3_ICR __AT (0x40005C1C);



// ------------------------------  Field Item: I2C3_ICR_ALERTCF  ----------------------------------
// SVD Line: 6627

//  <item> SFDITEM_FIELD__I2C3_ICR_ALERTCF
//    <name> ALERTCF </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x40005C1C) Alert flag clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_ICR ) </loc>
//      <o.13..13> ALERTCF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C3_ICR_TIMOUTCF  ---------------------------------
// SVD Line: 6633

//  <item> SFDITEM_FIELD__I2C3_ICR_TIMOUTCF
//    <name> TIMOUTCF </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x40005C1C) Timeout detection flag  clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_ICR ) </loc>
//      <o.12..12> TIMOUTCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_ICR_PECCF  -----------------------------------
// SVD Line: 6640

//  <item> SFDITEM_FIELD__I2C3_ICR_PECCF
//    <name> PECCF </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x40005C1C) PEC Error flag clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_ICR ) </loc>
//      <o.11..11> PECCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_ICR_OVRCF  -----------------------------------
// SVD Line: 6646

//  <item> SFDITEM_FIELD__I2C3_ICR_OVRCF
//    <name> OVRCF </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x40005C1C) Overrun/Underrun flag  clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_ICR ) </loc>
//      <o.10..10> OVRCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_ICR_ARLOCF  ----------------------------------
// SVD Line: 6653

//  <item> SFDITEM_FIELD__I2C3_ICR_ARLOCF
//    <name> ARLOCF </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x40005C1C) Arbitration lost flag  clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_ICR ) </loc>
//      <o.9..9> ARLOCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_ICR_BERRCF  ----------------------------------
// SVD Line: 6660

//  <item> SFDITEM_FIELD__I2C3_ICR_BERRCF
//    <name> BERRCF </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40005C1C) Bus error flag clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_ICR ) </loc>
//      <o.8..8> BERRCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_ICR_STOPCF  ----------------------------------
// SVD Line: 6666

//  <item> SFDITEM_FIELD__I2C3_ICR_STOPCF
//    <name> STOPCF </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40005C1C) Stop detection flag clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_ICR ) </loc>
//      <o.5..5> STOPCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_ICR_NACKCF  ----------------------------------
// SVD Line: 6672

//  <item> SFDITEM_FIELD__I2C3_ICR_NACKCF
//    <name> NACKCF </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40005C1C) Not Acknowledge flag clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_ICR ) </loc>
//      <o.4..4> NACKCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_ICR_ADDRCF  ----------------------------------
// SVD Line: 6678

//  <item> SFDITEM_FIELD__I2C3_ICR_ADDRCF
//    <name> ADDRCF </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40005C1C) Address Matched flag clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_ICR ) </loc>
//      <o.3..3> ADDRCF
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C3_ICR  ------------------------------------
// SVD Line: 6618

//  <rtree> SFDITEM_REG__I2C3_ICR
//    <name> ICR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40005C1C) Interrupt clear register </i>
//    <loc> ( (unsigned int)((I2C3_ICR >> 0) & 0xFFFFFFFF), ((I2C3_ICR = (I2C3_ICR & ~(0x3F38UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F38) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C3_ICR_ALERTCF </item>
//    <item> SFDITEM_FIELD__I2C3_ICR_TIMOUTCF </item>
//    <item> SFDITEM_FIELD__I2C3_ICR_PECCF </item>
//    <item> SFDITEM_FIELD__I2C3_ICR_OVRCF </item>
//    <item> SFDITEM_FIELD__I2C3_ICR_ARLOCF </item>
//    <item> SFDITEM_FIELD__I2C3_ICR_BERRCF </item>
//    <item> SFDITEM_FIELD__I2C3_ICR_STOPCF </item>
//    <item> SFDITEM_FIELD__I2C3_ICR_NACKCF </item>
//    <item> SFDITEM_FIELD__I2C3_ICR_ADDRCF </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C3_PECR  --------------------------------
// SVD Line: 6686

unsigned int I2C3_PECR __AT (0x40005C20);



// --------------------------------  Field Item: I2C3_PECR_PEC  -----------------------------------
// SVD Line: 6695

//  <item> SFDITEM_FIELD__I2C3_PECR_PEC
//    <name> PEC </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40005C20) Packet error checking  register </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C3_PECR >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C3_PECR  -----------------------------------
// SVD Line: 6686

//  <rtree> SFDITEM_REG__I2C3_PECR
//    <name> PECR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40005C20) PEC register </i>
//    <loc> ( (unsigned int)((I2C3_PECR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__I2C3_PECR_PEC </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C3_RXDR  --------------------------------
// SVD Line: 6704

unsigned int I2C3_RXDR __AT (0x40005C24);



// ------------------------------  Field Item: I2C3_RXDR_RXDATA  ----------------------------------
// SVD Line: 6713

//  <item> SFDITEM_FIELD__I2C3_RXDR_RXDATA
//    <name> RXDATA </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40005C24) 8-bit receive data </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C3_RXDR >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C3_RXDR  -----------------------------------
// SVD Line: 6704

//  <rtree> SFDITEM_REG__I2C3_RXDR
//    <name> RXDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40005C24) Receive data register </i>
//    <loc> ( (unsigned int)((I2C3_RXDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__I2C3_RXDR_RXDATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C3_TXDR  --------------------------------
// SVD Line: 6721

unsigned int I2C3_TXDR __AT (0x40005C28);



// ------------------------------  Field Item: I2C3_TXDR_TXDATA  ----------------------------------
// SVD Line: 6730

//  <item> SFDITEM_FIELD__I2C3_TXDR_TXDATA
//    <name> TXDATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40005C28) 8-bit transmit data </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C3_TXDR >> 0) & 0xFF), ((I2C3_TXDR = (I2C3_TXDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C3_TXDR  -----------------------------------
// SVD Line: 6721

//  <rtree> SFDITEM_REG__I2C3_TXDR
//    <name> TXDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005C28) Transmit data register </i>
//    <loc> ( (unsigned int)((I2C3_TXDR >> 0) & 0xFFFFFFFF), ((I2C3_TXDR = (I2C3_TXDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C3_TXDR_TXDATA </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: I2C3  -------------------------------------
// SVD Line: 6754

//  <view> I2C3
//    <name> I2C3 </name>
//    <item> SFDITEM_REG__I2C3_CR1 </item>
//    <item> SFDITEM_REG__I2C3_CR2 </item>
//    <item> SFDITEM_REG__I2C3_OAR1 </item>
//    <item> SFDITEM_REG__I2C3_OAR2 </item>
//    <item> SFDITEM_REG__I2C3_TIMINGR </item>
//    <item> SFDITEM_REG__I2C3_TIMEOUTR </item>
//    <item> SFDITEM_REG__I2C3_ISR </item>
//    <item> SFDITEM_REG__I2C3_ICR </item>
//    <item> SFDITEM_REG__I2C3_PECR </item>
//    <item> SFDITEM_REG__I2C3_RXDR </item>
//    <item> SFDITEM_REG__I2C3_TXDR </item>
//  </view>
//  


// -----------------------------  Register Item Address: IWDG_KR  ---------------------------------
// SVD Line: 6779

unsigned int IWDG_KR __AT (0x40003000);



// ---------------------------------  Field Item: IWDG_KR_KEY  ------------------------------------
// SVD Line: 6788

//  <item> SFDITEM_FIELD__IWDG_KR_KEY
//    <name> KEY </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x40003000) Key value (write only, read  0x0000) </i>
//    <edit> 
//      <loc> ( (unsigned short)((IWDG_KR >> 0) & 0x0), ((IWDG_KR = (IWDG_KR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: IWDG_KR  ------------------------------------
// SVD Line: 6779

//  <rtree> SFDITEM_REG__IWDG_KR
//    <name> KR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40003000) Key register </i>
//    <loc> ( (unsigned int)((IWDG_KR >> 0) & 0xFFFFFFFF), ((IWDG_KR = (IWDG_KR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__IWDG_KR_KEY </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: IWDG_PR  ---------------------------------
// SVD Line: 6797

unsigned int IWDG_PR __AT (0x40003004);



// ---------------------------------  Field Item: IWDG_PR_PR  -------------------------------------
// SVD Line: 6806

//  <item> SFDITEM_FIELD__IWDG_PR_PR
//    <name> PR </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40003004) Prescaler divider </i>
//    <edit> 
//      <loc> ( (unsigned char)((IWDG_PR >> 0) & 0x7), ((IWDG_PR = (IWDG_PR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: IWDG_PR  ------------------------------------
// SVD Line: 6797

//  <rtree> SFDITEM_REG__IWDG_PR
//    <name> PR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003004) Prescaler register </i>
//    <loc> ( (unsigned int)((IWDG_PR >> 0) & 0xFFFFFFFF), ((IWDG_PR = (IWDG_PR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__IWDG_PR_PR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: IWDG_RLR  --------------------------------
// SVD Line: 6814

unsigned int IWDG_RLR __AT (0x40003008);



// ---------------------------------  Field Item: IWDG_RLR_RL  ------------------------------------
// SVD Line: 6823

//  <item> SFDITEM_FIELD__IWDG_RLR_RL
//    <name> RL </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40003008) Watchdog counter reload  value </i>
//    <edit> 
//      <loc> ( (unsigned short)((IWDG_RLR >> 0) & 0xFFF), ((IWDG_RLR = (IWDG_RLR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: IWDG_RLR  ------------------------------------
// SVD Line: 6814

//  <rtree> SFDITEM_REG__IWDG_RLR
//    <name> RLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003008) Reload register </i>
//    <loc> ( (unsigned int)((IWDG_RLR >> 0) & 0xFFFFFFFF), ((IWDG_RLR = (IWDG_RLR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__IWDG_RLR_RL </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: IWDG_SR  ---------------------------------
// SVD Line: 6832

unsigned int IWDG_SR __AT (0x4000300C);



// ---------------------------------  Field Item: IWDG_SR_WVU  ------------------------------------
// SVD Line: 6841

//  <item> SFDITEM_FIELD__IWDG_SR_WVU
//    <name> WVU </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x4000300C) Watchdog counter window value  update </i>
//    <check> 
//      <loc> ( (unsigned int) IWDG_SR ) </loc>
//      <o.2..2> WVU
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: IWDG_SR_RVU  ------------------------------------
// SVD Line: 6848

//  <item> SFDITEM_FIELD__IWDG_SR_RVU
//    <name> RVU </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x4000300C) Watchdog counter reload value  update </i>
//    <check> 
//      <loc> ( (unsigned int) IWDG_SR ) </loc>
//      <o.1..1> RVU
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: IWDG_SR_PVU  ------------------------------------
// SVD Line: 6855

//  <item> SFDITEM_FIELD__IWDG_SR_PVU
//    <name> PVU </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x4000300C) Watchdog prescaler value  update </i>
//    <check> 
//      <loc> ( (unsigned int) IWDG_SR ) </loc>
//      <o.0..0> PVU
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: IWDG_SR  ------------------------------------
// SVD Line: 6832

//  <rtree> SFDITEM_REG__IWDG_SR
//    <name> SR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000300C) Status register </i>
//    <loc> ( (unsigned int)((IWDG_SR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__IWDG_SR_WVU </item>
//    <item> SFDITEM_FIELD__IWDG_SR_RVU </item>
//    <item> SFDITEM_FIELD__IWDG_SR_PVU </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: IWDG_WINR  --------------------------------
// SVD Line: 6864

unsigned int IWDG_WINR __AT (0x40003010);



// --------------------------------  Field Item: IWDG_WINR_WIN  -----------------------------------
// SVD Line: 6873

//  <item> SFDITEM_FIELD__IWDG_WINR_WIN
//    <name> WIN </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40003010) Watchdog counter window  value </i>
//    <edit> 
//      <loc> ( (unsigned short)((IWDG_WINR >> 0) & 0xFFF), ((IWDG_WINR = (IWDG_WINR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: IWDG_WINR  -----------------------------------
// SVD Line: 6864

//  <rtree> SFDITEM_REG__IWDG_WINR
//    <name> WINR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003010) Window register </i>
//    <loc> ( (unsigned int)((IWDG_WINR >> 0) & 0xFFFFFFFF), ((IWDG_WINR = (IWDG_WINR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__IWDG_WINR_WIN </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: IWDG  -------------------------------------
// SVD Line: 6768

//  <view> IWDG
//    <name> IWDG </name>
//    <item> SFDITEM_REG__IWDG_KR </item>
//    <item> SFDITEM_REG__IWDG_PR </item>
//    <item> SFDITEM_REG__IWDG_RLR </item>
//    <item> SFDITEM_REG__IWDG_SR </item>
//    <item> SFDITEM_REG__IWDG_WINR </item>
//  </view>
//  


// ----------------------------  Register Item Address: LPTIM1_ISR  -------------------------------
// SVD Line: 6900

unsigned int LPTIM1_ISR __AT (0x40007C00);



// -------------------------------  Field Item: LPTIM1_ISR_DOWN  ----------------------------------
// SVD Line: 6909

//  <item> SFDITEM_FIELD__LPTIM1_ISR_DOWN
//    <name> DOWN </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40007C00) Counter direction change up to  down </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ISR ) </loc>
//      <o.6..6> DOWN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: LPTIM1_ISR_UP  -----------------------------------
// SVD Line: 6916

//  <item> SFDITEM_FIELD__LPTIM1_ISR_UP
//    <name> UP </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40007C00) Counter direction change down to  up </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ISR ) </loc>
//      <o.5..5> UP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM1_ISR_ARROK  ----------------------------------
// SVD Line: 6923

//  <item> SFDITEM_FIELD__LPTIM1_ISR_ARROK
//    <name> ARROK </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40007C00) Autoreload register update  OK </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ISR ) </loc>
//      <o.4..4> ARROK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM1_ISR_CMPOK  ----------------------------------
// SVD Line: 6930

//  <item> SFDITEM_FIELD__LPTIM1_ISR_CMPOK
//    <name> CMPOK </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40007C00) Compare register update OK </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ISR ) </loc>
//      <o.3..3> CMPOK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM1_ISR_EXTTRIG  ---------------------------------
// SVD Line: 6936

//  <item> SFDITEM_FIELD__LPTIM1_ISR_EXTTRIG
//    <name> EXTTRIG </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40007C00) External trigger edge  event </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ISR ) </loc>
//      <o.2..2> EXTTRIG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPTIM1_ISR_ARRM  ----------------------------------
// SVD Line: 6943

//  <item> SFDITEM_FIELD__LPTIM1_ISR_ARRM
//    <name> ARRM </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40007C00) Autoreload match </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ISR ) </loc>
//      <o.1..1> ARRM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPTIM1_ISR_CMPM  ----------------------------------
// SVD Line: 6949

//  <item> SFDITEM_FIELD__LPTIM1_ISR_CMPM
//    <name> CMPM </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40007C00) Compare match </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ISR ) </loc>
//      <o.0..0> CMPM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: LPTIM1_ISR_UE  -----------------------------------
// SVD Line: 6955

//  <item> SFDITEM_FIELD__LPTIM1_ISR_UE
//    <name> UE </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40007C00) UE </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ISR ) </loc>
//      <o.7..7> UE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM1_ISR_REPOK  ----------------------------------
// SVD Line: 6961

//  <item> SFDITEM_FIELD__LPTIM1_ISR_REPOK
//    <name> REPOK </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40007C00) REPOK </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ISR ) </loc>
//      <o.8..8> REPOK
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: LPTIM1_ISR  -----------------------------------
// SVD Line: 6900

//  <rtree> SFDITEM_REG__LPTIM1_ISR
//    <name> ISR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40007C00) Interrupt and Status Register </i>
//    <loc> ( (unsigned int)((LPTIM1_ISR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__LPTIM1_ISR_DOWN </item>
//    <item> SFDITEM_FIELD__LPTIM1_ISR_UP </item>
//    <item> SFDITEM_FIELD__LPTIM1_ISR_ARROK </item>
//    <item> SFDITEM_FIELD__LPTIM1_ISR_CMPOK </item>
//    <item> SFDITEM_FIELD__LPTIM1_ISR_EXTTRIG </item>
//    <item> SFDITEM_FIELD__LPTIM1_ISR_ARRM </item>
//    <item> SFDITEM_FIELD__LPTIM1_ISR_CMPM </item>
//    <item> SFDITEM_FIELD__LPTIM1_ISR_UE </item>
//    <item> SFDITEM_FIELD__LPTIM1_ISR_REPOK </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: LPTIM1_ICR  -------------------------------
// SVD Line: 6969

unsigned int LPTIM1_ICR __AT (0x40007C04);



// ------------------------------  Field Item: LPTIM1_ICR_DOWNCF  ---------------------------------
// SVD Line: 6978

//  <item> SFDITEM_FIELD__LPTIM1_ICR_DOWNCF
//    <name> DOWNCF </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40007C04) Direction change to down Clear  Flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ICR ) </loc>
//      <o.6..6> DOWNCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPTIM1_ICR_UPCF  ----------------------------------
// SVD Line: 6985

//  <item> SFDITEM_FIELD__LPTIM1_ICR_UPCF
//    <name> UPCF </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40007C04) Direction change to UP Clear  Flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ICR ) </loc>
//      <o.5..5> UPCF
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM1_ICR_ARROKCF  ---------------------------------
// SVD Line: 6992

//  <item> SFDITEM_FIELD__LPTIM1_ICR_ARROKCF
//    <name> ARROKCF </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40007C04) Autoreload register update OK Clear  Flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ICR ) </loc>
//      <o.4..4> ARROKCF
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM1_ICR_CMPOKCF  ---------------------------------
// SVD Line: 6999

//  <item> SFDITEM_FIELD__LPTIM1_ICR_CMPOKCF
//    <name> CMPOKCF </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40007C04) Compare register update OK Clear  Flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ICR ) </loc>
//      <o.3..3> CMPOKCF
//    </check>
//  </item>
//  


// ----------------------------  Field Item: LPTIM1_ICR_EXTTRIGCF  --------------------------------
// SVD Line: 7006

//  <item> SFDITEM_FIELD__LPTIM1_ICR_EXTTRIGCF
//    <name> EXTTRIGCF </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40007C04) External trigger valid edge Clear  Flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ICR ) </loc>
//      <o.2..2> EXTTRIGCF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM1_ICR_ARRMCF  ---------------------------------
// SVD Line: 7013

//  <item> SFDITEM_FIELD__LPTIM1_ICR_ARRMCF
//    <name> ARRMCF </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40007C04) Autoreload match Clear  Flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ICR ) </loc>
//      <o.1..1> ARRMCF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM1_ICR_CMPMCF  ---------------------------------
// SVD Line: 7020

//  <item> SFDITEM_FIELD__LPTIM1_ICR_CMPMCF
//    <name> CMPMCF </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40007C04) compare match Clear Flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ICR ) </loc>
//      <o.0..0> CMPMCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPTIM1_ICR_UECF  ----------------------------------
// SVD Line: 7026

//  <item> SFDITEM_FIELD__LPTIM1_ICR_UECF
//    <name> UECF </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x40007C04) UECF </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ICR ) </loc>
//      <o.7..7> UECF
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM1_ICR_REPOKCF  ---------------------------------
// SVD Line: 7032

//  <item> SFDITEM_FIELD__LPTIM1_ICR_REPOKCF
//    <name> REPOKCF </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40007C04) REPOKCF </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ICR ) </loc>
//      <o.8..8> REPOKCF
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: LPTIM1_ICR  -----------------------------------
// SVD Line: 6969

//  <rtree> SFDITEM_REG__LPTIM1_ICR
//    <name> ICR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40007C04) Interrupt Clear Register </i>
//    <loc> ( (unsigned int)((LPTIM1_ICR >> 0) & 0xFFFFFFFF), ((LPTIM1_ICR = (LPTIM1_ICR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPTIM1_ICR_DOWNCF </item>
//    <item> SFDITEM_FIELD__LPTIM1_ICR_UPCF </item>
//    <item> SFDITEM_FIELD__LPTIM1_ICR_ARROKCF </item>
//    <item> SFDITEM_FIELD__LPTIM1_ICR_CMPOKCF </item>
//    <item> SFDITEM_FIELD__LPTIM1_ICR_EXTTRIGCF </item>
//    <item> SFDITEM_FIELD__LPTIM1_ICR_ARRMCF </item>
//    <item> SFDITEM_FIELD__LPTIM1_ICR_CMPMCF </item>
//    <item> SFDITEM_FIELD__LPTIM1_ICR_UECF </item>
//    <item> SFDITEM_FIELD__LPTIM1_ICR_REPOKCF </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: LPTIM1_IER  -------------------------------
// SVD Line: 7040

unsigned int LPTIM1_IER __AT (0x40007C08);



// ------------------------------  Field Item: LPTIM1_IER_DOWNIE  ---------------------------------
// SVD Line: 7049

//  <item> SFDITEM_FIELD__LPTIM1_IER_DOWNIE
//    <name> DOWNIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40007C08) Direction change to down Interrupt  Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_IER ) </loc>
//      <o.6..6> DOWNIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPTIM1_IER_UPIE  ----------------------------------
// SVD Line: 7056

//  <item> SFDITEM_FIELD__LPTIM1_IER_UPIE
//    <name> UPIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40007C08) Direction change to UP Interrupt  Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_IER ) </loc>
//      <o.5..5> UPIE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM1_IER_ARROKIE  ---------------------------------
// SVD Line: 7063

//  <item> SFDITEM_FIELD__LPTIM1_IER_ARROKIE
//    <name> ARROKIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40007C08) Autoreload register update OK Interrupt  Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_IER ) </loc>
//      <o.4..4> ARROKIE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM1_IER_CMPOKIE  ---------------------------------
// SVD Line: 7070

//  <item> SFDITEM_FIELD__LPTIM1_IER_CMPOKIE
//    <name> CMPOKIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40007C08) Compare register update OK Interrupt  Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_IER ) </loc>
//      <o.3..3> CMPOKIE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: LPTIM1_IER_EXTTRIGIE  --------------------------------
// SVD Line: 7077

//  <item> SFDITEM_FIELD__LPTIM1_IER_EXTTRIGIE
//    <name> EXTTRIGIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40007C08) External trigger valid edge Interrupt  Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_IER ) </loc>
//      <o.2..2> EXTTRIGIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM1_IER_ARRMIE  ---------------------------------
// SVD Line: 7084

//  <item> SFDITEM_FIELD__LPTIM1_IER_ARRMIE
//    <name> ARRMIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40007C08) Autoreload match Interrupt  Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_IER ) </loc>
//      <o.1..1> ARRMIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM1_IER_CMPMIE  ---------------------------------
// SVD Line: 7091

//  <item> SFDITEM_FIELD__LPTIM1_IER_CMPMIE
//    <name> CMPMIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40007C08) Compare match Interrupt  Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_IER ) </loc>
//      <o.0..0> CMPMIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPTIM1_IER_UEIE  ----------------------------------
// SVD Line: 7098

//  <item> SFDITEM_FIELD__LPTIM1_IER_UEIE
//    <name> UEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40007C08) UEIE </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_IER ) </loc>
//      <o.7..7> UEIE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM1_IER_REPOKIE  ---------------------------------
// SVD Line: 7104

//  <item> SFDITEM_FIELD__LPTIM1_IER_REPOKIE
//    <name> REPOKIE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40007C08) REPOKIE </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_IER ) </loc>
//      <o.8..8> REPOKIE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: LPTIM1_IER  -----------------------------------
// SVD Line: 7040

//  <rtree> SFDITEM_REG__LPTIM1_IER
//    <name> IER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007C08) Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((LPTIM1_IER >> 0) & 0xFFFFFFFF), ((LPTIM1_IER = (LPTIM1_IER & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPTIM1_IER_DOWNIE </item>
//    <item> SFDITEM_FIELD__LPTIM1_IER_UPIE </item>
//    <item> SFDITEM_FIELD__LPTIM1_IER_ARROKIE </item>
//    <item> SFDITEM_FIELD__LPTIM1_IER_CMPOKIE </item>
//    <item> SFDITEM_FIELD__LPTIM1_IER_EXTTRIGIE </item>
//    <item> SFDITEM_FIELD__LPTIM1_IER_ARRMIE </item>
//    <item> SFDITEM_FIELD__LPTIM1_IER_CMPMIE </item>
//    <item> SFDITEM_FIELD__LPTIM1_IER_UEIE </item>
//    <item> SFDITEM_FIELD__LPTIM1_IER_REPOKIE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: LPTIM1_CFGR  -------------------------------
// SVD Line: 7112

unsigned int LPTIM1_CFGR __AT (0x40007C0C);



// -------------------------------  Field Item: LPTIM1_CFGR_ENC  ----------------------------------
// SVD Line: 7121

//  <item> SFDITEM_FIELD__LPTIM1_CFGR_ENC
//    <name> ENC </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40007C0C) Encoder mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_CFGR ) </loc>
//      <o.24..24> ENC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: LPTIM1_CFGR_COUNTMODE  -------------------------------
// SVD Line: 7127

//  <item> SFDITEM_FIELD__LPTIM1_CFGR_COUNTMODE
//    <name> COUNTMODE </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40007C0C) counter mode enabled </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_CFGR ) </loc>
//      <o.23..23> COUNTMODE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM1_CFGR_PRELOAD  --------------------------------
// SVD Line: 7133

//  <item> SFDITEM_FIELD__LPTIM1_CFGR_PRELOAD
//    <name> PRELOAD </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40007C0C) Registers update mode </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_CFGR ) </loc>
//      <o.22..22> PRELOAD
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM1_CFGR_WAVPOL  ---------------------------------
// SVD Line: 7139

//  <item> SFDITEM_FIELD__LPTIM1_CFGR_WAVPOL
//    <name> WAVPOL </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40007C0C) Waveform shape polarity </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_CFGR ) </loc>
//      <o.21..21> WAVPOL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM1_CFGR_WAVE  ----------------------------------
// SVD Line: 7145

//  <item> SFDITEM_FIELD__LPTIM1_CFGR_WAVE
//    <name> WAVE </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40007C0C) Waveform shape </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_CFGR ) </loc>
//      <o.20..20> WAVE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM1_CFGR_TIMOUT  ---------------------------------
// SVD Line: 7151

//  <item> SFDITEM_FIELD__LPTIM1_CFGR_TIMOUT
//    <name> TIMOUT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40007C0C) Timeout enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_CFGR ) </loc>
//      <o.19..19> TIMOUT
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM1_CFGR_TRIGEN  ---------------------------------
// SVD Line: 7157

//  <item> SFDITEM_FIELD__LPTIM1_CFGR_TRIGEN
//    <name> TRIGEN </name>
//    <rw> 
//    <i> [Bits 18..17] RW (@ 0x40007C0C) Trigger enable and  polarity </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPTIM1_CFGR >> 17) & 0x3), ((LPTIM1_CFGR = (LPTIM1_CFGR & ~(0x3UL << 17 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: LPTIM1_CFGR_TRIGSEL  --------------------------------
// SVD Line: 7164

//  <item> SFDITEM_FIELD__LPTIM1_CFGR_TRIGSEL
//    <name> TRIGSEL </name>
//    <rw> 
//    <i> [Bits 15..13] RW (@ 0x40007C0C) Trigger selector </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPTIM1_CFGR >> 13) & 0x7), ((LPTIM1_CFGR = (LPTIM1_CFGR & ~(0x7UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: LPTIM1_CFGR_PRESC  ---------------------------------
// SVD Line: 7170

//  <item> SFDITEM_FIELD__LPTIM1_CFGR_PRESC
//    <name> PRESC </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40007C0C) Clock prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPTIM1_CFGR >> 9) & 0x7), ((LPTIM1_CFGR = (LPTIM1_CFGR & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: LPTIM1_CFGR_TRGFLT  ---------------------------------
// SVD Line: 7176

//  <item> SFDITEM_FIELD__LPTIM1_CFGR_TRGFLT
//    <name> TRGFLT </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40007C0C) Configurable digital filter for  trigger </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPTIM1_CFGR >> 6) & 0x3), ((LPTIM1_CFGR = (LPTIM1_CFGR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: LPTIM1_CFGR_CKFLT  ---------------------------------
// SVD Line: 7183

//  <item> SFDITEM_FIELD__LPTIM1_CFGR_CKFLT
//    <name> CKFLT </name>
//    <rw> 
//    <i> [Bits 4..3] RW (@ 0x40007C0C) Configurable digital filter for external  clock </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPTIM1_CFGR >> 3) & 0x3), ((LPTIM1_CFGR = (LPTIM1_CFGR & ~(0x3UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: LPTIM1_CFGR_CKPOL  ---------------------------------
// SVD Line: 7190

//  <item> SFDITEM_FIELD__LPTIM1_CFGR_CKPOL
//    <name> CKPOL </name>
//    <rw> 
//    <i> [Bits 2..1] RW (@ 0x40007C0C) Clock Polarity </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPTIM1_CFGR >> 1) & 0x3), ((LPTIM1_CFGR = (LPTIM1_CFGR & ~(0x3UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: LPTIM1_CFGR_CKSEL  ---------------------------------
// SVD Line: 7196

//  <item> SFDITEM_FIELD__LPTIM1_CFGR_CKSEL
//    <name> CKSEL </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40007C0C) Clock selector </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_CFGR ) </loc>
//      <o.0..0> CKSEL
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: LPTIM1_CFGR  ----------------------------------
// SVD Line: 7112

//  <rtree> SFDITEM_REG__LPTIM1_CFGR
//    <name> CFGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007C0C) Configuration Register </i>
//    <loc> ( (unsigned int)((LPTIM1_CFGR >> 0) & 0xFFFFFFFF), ((LPTIM1_CFGR = (LPTIM1_CFGR & ~(0x1FEEEDFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FEEEDF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPTIM1_CFGR_ENC </item>
//    <item> SFDITEM_FIELD__LPTIM1_CFGR_COUNTMODE </item>
//    <item> SFDITEM_FIELD__LPTIM1_CFGR_PRELOAD </item>
//    <item> SFDITEM_FIELD__LPTIM1_CFGR_WAVPOL </item>
//    <item> SFDITEM_FIELD__LPTIM1_CFGR_WAVE </item>
//    <item> SFDITEM_FIELD__LPTIM1_CFGR_TIMOUT </item>
//    <item> SFDITEM_FIELD__LPTIM1_CFGR_TRIGEN </item>
//    <item> SFDITEM_FIELD__LPTIM1_CFGR_TRIGSEL </item>
//    <item> SFDITEM_FIELD__LPTIM1_CFGR_PRESC </item>
//    <item> SFDITEM_FIELD__LPTIM1_CFGR_TRGFLT </item>
//    <item> SFDITEM_FIELD__LPTIM1_CFGR_CKFLT </item>
//    <item> SFDITEM_FIELD__LPTIM1_CFGR_CKPOL </item>
//    <item> SFDITEM_FIELD__LPTIM1_CFGR_CKSEL </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: LPTIM1_CR  --------------------------------
// SVD Line: 7204

unsigned int LPTIM1_CR __AT (0x40007C10);



// ------------------------------  Field Item: LPTIM1_CR_CNTSTRT  ---------------------------------
// SVD Line: 7213

//  <item> SFDITEM_FIELD__LPTIM1_CR_CNTSTRT
//    <name> CNTSTRT </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40007C10) Timer start in continuous  mode </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_CR ) </loc>
//      <o.2..2> CNTSTRT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM1_CR_SNGSTRT  ---------------------------------
// SVD Line: 7220

//  <item> SFDITEM_FIELD__LPTIM1_CR_SNGSTRT
//    <name> SNGSTRT </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40007C10) LPTIM start in single mode </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_CR ) </loc>
//      <o.1..1> SNGSTRT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM1_CR_ENABLE  ----------------------------------
// SVD Line: 7226

//  <item> SFDITEM_FIELD__LPTIM1_CR_ENABLE
//    <name> ENABLE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40007C10) LPTIM Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_CR ) </loc>
//      <o.0..0> ENABLE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM1_CR_COUNTRST  ---------------------------------
// SVD Line: 7232

//  <item> SFDITEM_FIELD__LPTIM1_CR_COUNTRST
//    <name> COUNTRST </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40007C10) COUNTRST </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_CR ) </loc>
//      <o.3..3> COUNTRST
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM1_CR_RSTARE  ----------------------------------
// SVD Line: 7238

//  <item> SFDITEM_FIELD__LPTIM1_CR_RSTARE
//    <name> RSTARE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40007C10) RSTARE </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_CR ) </loc>
//      <o.4..4> RSTARE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: LPTIM1_CR  -----------------------------------
// SVD Line: 7204

//  <rtree> SFDITEM_REG__LPTIM1_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007C10) Control Register </i>
//    <loc> ( (unsigned int)((LPTIM1_CR >> 0) & 0xFFFFFFFF), ((LPTIM1_CR = (LPTIM1_CR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPTIM1_CR_CNTSTRT </item>
//    <item> SFDITEM_FIELD__LPTIM1_CR_SNGSTRT </item>
//    <item> SFDITEM_FIELD__LPTIM1_CR_ENABLE </item>
//    <item> SFDITEM_FIELD__LPTIM1_CR_COUNTRST </item>
//    <item> SFDITEM_FIELD__LPTIM1_CR_RSTARE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: LPTIM1_CMP  -------------------------------
// SVD Line: 7246

unsigned int LPTIM1_CMP __AT (0x40007C14);



// -------------------------------  Field Item: LPTIM1_CMP_CMP  -----------------------------------
// SVD Line: 7255

//  <item> SFDITEM_FIELD__LPTIM1_CMP_CMP
//    <name> CMP </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40007C14) Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((LPTIM1_CMP >> 0) & 0xFFFF), ((LPTIM1_CMP = (LPTIM1_CMP & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: LPTIM1_CMP  -----------------------------------
// SVD Line: 7246

//  <rtree> SFDITEM_REG__LPTIM1_CMP
//    <name> CMP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007C14) Compare Register </i>
//    <loc> ( (unsigned int)((LPTIM1_CMP >> 0) & 0xFFFFFFFF), ((LPTIM1_CMP = (LPTIM1_CMP & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPTIM1_CMP_CMP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: LPTIM1_ARR  -------------------------------
// SVD Line: 7263

unsigned int LPTIM1_ARR __AT (0x40007C18);



// -------------------------------  Field Item: LPTIM1_ARR_ARR  -----------------------------------
// SVD Line: 7272

//  <item> SFDITEM_FIELD__LPTIM1_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40007C18) Auto reload value </i>
//    <edit> 
//      <loc> ( (unsigned short)((LPTIM1_ARR >> 0) & 0xFFFF), ((LPTIM1_ARR = (LPTIM1_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: LPTIM1_ARR  -----------------------------------
// SVD Line: 7263

//  <rtree> SFDITEM_REG__LPTIM1_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007C18) Autoreload Register </i>
//    <loc> ( (unsigned int)((LPTIM1_ARR >> 0) & 0xFFFFFFFF), ((LPTIM1_ARR = (LPTIM1_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPTIM1_ARR_ARR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: LPTIM1_CNT  -------------------------------
// SVD Line: 7280

unsigned int LPTIM1_CNT __AT (0x40007C1C);



// -------------------------------  Field Item: LPTIM1_CNT_CNT  -----------------------------------
// SVD Line: 7289

//  <item> SFDITEM_FIELD__LPTIM1_CNT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40007C1C) Counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((LPTIM1_CNT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: LPTIM1_CNT  -----------------------------------
// SVD Line: 7280

//  <rtree> SFDITEM_REG__LPTIM1_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40007C1C) Counter Register </i>
//    <loc> ( (unsigned int)((LPTIM1_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__LPTIM1_CNT_CNT </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: LPTIM1_CFGR2  ------------------------------
// SVD Line: 7297

unsigned int LPTIM1_CFGR2 __AT (0x40007C24);



// -----------------------------  Field Item: LPTIM1_CFGR2_IN2SEL  --------------------------------
// SVD Line: 7307

//  <item> SFDITEM_FIELD__LPTIM1_CFGR2_IN2SEL
//    <name> IN2SEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40007C24) LPTIM input 2 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPTIM1_CFGR2 >> 4) & 0x3), ((LPTIM1_CFGR2 = (LPTIM1_CFGR2 & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: LPTIM1_CFGR2_IN1SEL  --------------------------------
// SVD Line: 7313

//  <item> SFDITEM_FIELD__LPTIM1_CFGR2_IN1SEL
//    <name> IN1SEL </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40007C24) LPTIM input 1 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPTIM1_CFGR2 >> 0) & 0x3), ((LPTIM1_CFGR2 = (LPTIM1_CFGR2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: LPTIM1_CFGR2  ----------------------------------
// SVD Line: 7297

//  <rtree> SFDITEM_REG__LPTIM1_CFGR2
//    <name> CFGR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007C24) LPTIM configuration register 2  ( </i>
//    <loc> ( (unsigned int)((LPTIM1_CFGR2 >> 0) & 0xFFFFFFFF), ((LPTIM1_CFGR2 = (LPTIM1_CFGR2 & ~(0x33UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x33) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPTIM1_CFGR2_IN2SEL </item>
//    <item> SFDITEM_FIELD__LPTIM1_CFGR2_IN1SEL </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: LPTIM1_RCR  -------------------------------
// SVD Line: 7321

unsigned int LPTIM1_RCR __AT (0x40007C28);



// -------------------------------  Field Item: LPTIM1_RCR_REP  -----------------------------------
// SVD Line: 7330

//  <item> SFDITEM_FIELD__LPTIM1_RCR_REP
//    <name> REP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40007C28) Repetition register value </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPTIM1_RCR >> 0) & 0xFF), ((LPTIM1_RCR = (LPTIM1_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: LPTIM1_RCR  -----------------------------------
// SVD Line: 7321

//  <rtree> SFDITEM_REG__LPTIM1_RCR
//    <name> RCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007C28) LPTIM repetition register </i>
//    <loc> ( (unsigned int)((LPTIM1_RCR >> 0) & 0xFFFFFFFF), ((LPTIM1_RCR = (LPTIM1_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPTIM1_RCR_REP </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: LPTIM1  ------------------------------------
// SVD Line: 6884

//  <view> LPTIM1
//    <name> LPTIM1 </name>
//    <item> SFDITEM_REG__LPTIM1_ISR </item>
//    <item> SFDITEM_REG__LPTIM1_ICR </item>
//    <item> SFDITEM_REG__LPTIM1_IER </item>
//    <item> SFDITEM_REG__LPTIM1_CFGR </item>
//    <item> SFDITEM_REG__LPTIM1_CR </item>
//    <item> SFDITEM_REG__LPTIM1_CMP </item>
//    <item> SFDITEM_REG__LPTIM1_ARR </item>
//    <item> SFDITEM_REG__LPTIM1_CNT </item>
//    <item> SFDITEM_REG__LPTIM1_CFGR2 </item>
//    <item> SFDITEM_REG__LPTIM1_RCR </item>
//  </view>
//  


// ----------------------------  Register Item Address: LPTIM2_ISR  -------------------------------
// SVD Line: 6900

unsigned int LPTIM2_ISR __AT (0x40009400);



// -------------------------------  Field Item: LPTIM2_ISR_DOWN  ----------------------------------
// SVD Line: 6909

//  <item> SFDITEM_FIELD__LPTIM2_ISR_DOWN
//    <name> DOWN </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40009400) Counter direction change up to  down </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_ISR ) </loc>
//      <o.6..6> DOWN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: LPTIM2_ISR_UP  -----------------------------------
// SVD Line: 6916

//  <item> SFDITEM_FIELD__LPTIM2_ISR_UP
//    <name> UP </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40009400) Counter direction change down to  up </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_ISR ) </loc>
//      <o.5..5> UP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM2_ISR_ARROK  ----------------------------------
// SVD Line: 6923

//  <item> SFDITEM_FIELD__LPTIM2_ISR_ARROK
//    <name> ARROK </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40009400) Autoreload register update  OK </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_ISR ) </loc>
//      <o.4..4> ARROK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM2_ISR_CMPOK  ----------------------------------
// SVD Line: 6930

//  <item> SFDITEM_FIELD__LPTIM2_ISR_CMPOK
//    <name> CMPOK </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40009400) Compare register update OK </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_ISR ) </loc>
//      <o.3..3> CMPOK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM2_ISR_EXTTRIG  ---------------------------------
// SVD Line: 6936

//  <item> SFDITEM_FIELD__LPTIM2_ISR_EXTTRIG
//    <name> EXTTRIG </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40009400) External trigger edge  event </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_ISR ) </loc>
//      <o.2..2> EXTTRIG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPTIM2_ISR_ARRM  ----------------------------------
// SVD Line: 6943

//  <item> SFDITEM_FIELD__LPTIM2_ISR_ARRM
//    <name> ARRM </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40009400) Autoreload match </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_ISR ) </loc>
//      <o.1..1> ARRM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPTIM2_ISR_CMPM  ----------------------------------
// SVD Line: 6949

//  <item> SFDITEM_FIELD__LPTIM2_ISR_CMPM
//    <name> CMPM </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40009400) Compare match </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_ISR ) </loc>
//      <o.0..0> CMPM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: LPTIM2_ISR_UE  -----------------------------------
// SVD Line: 6955

//  <item> SFDITEM_FIELD__LPTIM2_ISR_UE
//    <name> UE </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40009400) UE </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_ISR ) </loc>
//      <o.7..7> UE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM2_ISR_REPOK  ----------------------------------
// SVD Line: 6961

//  <item> SFDITEM_FIELD__LPTIM2_ISR_REPOK
//    <name> REPOK </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40009400) REPOK </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_ISR ) </loc>
//      <o.8..8> REPOK
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: LPTIM2_ISR  -----------------------------------
// SVD Line: 6900

//  <rtree> SFDITEM_REG__LPTIM2_ISR
//    <name> ISR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40009400) Interrupt and Status Register </i>
//    <loc> ( (unsigned int)((LPTIM2_ISR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__LPTIM2_ISR_DOWN </item>
//    <item> SFDITEM_FIELD__LPTIM2_ISR_UP </item>
//    <item> SFDITEM_FIELD__LPTIM2_ISR_ARROK </item>
//    <item> SFDITEM_FIELD__LPTIM2_ISR_CMPOK </item>
//    <item> SFDITEM_FIELD__LPTIM2_ISR_EXTTRIG </item>
//    <item> SFDITEM_FIELD__LPTIM2_ISR_ARRM </item>
//    <item> SFDITEM_FIELD__LPTIM2_ISR_CMPM </item>
//    <item> SFDITEM_FIELD__LPTIM2_ISR_UE </item>
//    <item> SFDITEM_FIELD__LPTIM2_ISR_REPOK </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: LPTIM2_ICR  -------------------------------
// SVD Line: 6969

unsigned int LPTIM2_ICR __AT (0x40009404);



// ------------------------------  Field Item: LPTIM2_ICR_DOWNCF  ---------------------------------
// SVD Line: 6978

//  <item> SFDITEM_FIELD__LPTIM2_ICR_DOWNCF
//    <name> DOWNCF </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40009404) Direction change to down Clear  Flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_ICR ) </loc>
//      <o.6..6> DOWNCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPTIM2_ICR_UPCF  ----------------------------------
// SVD Line: 6985

//  <item> SFDITEM_FIELD__LPTIM2_ICR_UPCF
//    <name> UPCF </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40009404) Direction change to UP Clear  Flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_ICR ) </loc>
//      <o.5..5> UPCF
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM2_ICR_ARROKCF  ---------------------------------
// SVD Line: 6992

//  <item> SFDITEM_FIELD__LPTIM2_ICR_ARROKCF
//    <name> ARROKCF </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40009404) Autoreload register update OK Clear  Flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_ICR ) </loc>
//      <o.4..4> ARROKCF
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM2_ICR_CMPOKCF  ---------------------------------
// SVD Line: 6999

//  <item> SFDITEM_FIELD__LPTIM2_ICR_CMPOKCF
//    <name> CMPOKCF </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40009404) Compare register update OK Clear  Flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_ICR ) </loc>
//      <o.3..3> CMPOKCF
//    </check>
//  </item>
//  


// ----------------------------  Field Item: LPTIM2_ICR_EXTTRIGCF  --------------------------------
// SVD Line: 7006

//  <item> SFDITEM_FIELD__LPTIM2_ICR_EXTTRIGCF
//    <name> EXTTRIGCF </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40009404) External trigger valid edge Clear  Flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_ICR ) </loc>
//      <o.2..2> EXTTRIGCF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM2_ICR_ARRMCF  ---------------------------------
// SVD Line: 7013

//  <item> SFDITEM_FIELD__LPTIM2_ICR_ARRMCF
//    <name> ARRMCF </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40009404) Autoreload match Clear  Flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_ICR ) </loc>
//      <o.1..1> ARRMCF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM2_ICR_CMPMCF  ---------------------------------
// SVD Line: 7020

//  <item> SFDITEM_FIELD__LPTIM2_ICR_CMPMCF
//    <name> CMPMCF </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40009404) compare match Clear Flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_ICR ) </loc>
//      <o.0..0> CMPMCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPTIM2_ICR_UECF  ----------------------------------
// SVD Line: 7026

//  <item> SFDITEM_FIELD__LPTIM2_ICR_UECF
//    <name> UECF </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x40009404) UECF </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_ICR ) </loc>
//      <o.7..7> UECF
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM2_ICR_REPOKCF  ---------------------------------
// SVD Line: 7032

//  <item> SFDITEM_FIELD__LPTIM2_ICR_REPOKCF
//    <name> REPOKCF </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40009404) REPOKCF </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_ICR ) </loc>
//      <o.8..8> REPOKCF
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: LPTIM2_ICR  -----------------------------------
// SVD Line: 6969

//  <rtree> SFDITEM_REG__LPTIM2_ICR
//    <name> ICR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40009404) Interrupt Clear Register </i>
//    <loc> ( (unsigned int)((LPTIM2_ICR >> 0) & 0xFFFFFFFF), ((LPTIM2_ICR = (LPTIM2_ICR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPTIM2_ICR_DOWNCF </item>
//    <item> SFDITEM_FIELD__LPTIM2_ICR_UPCF </item>
//    <item> SFDITEM_FIELD__LPTIM2_ICR_ARROKCF </item>
//    <item> SFDITEM_FIELD__LPTIM2_ICR_CMPOKCF </item>
//    <item> SFDITEM_FIELD__LPTIM2_ICR_EXTTRIGCF </item>
//    <item> SFDITEM_FIELD__LPTIM2_ICR_ARRMCF </item>
//    <item> SFDITEM_FIELD__LPTIM2_ICR_CMPMCF </item>
//    <item> SFDITEM_FIELD__LPTIM2_ICR_UECF </item>
//    <item> SFDITEM_FIELD__LPTIM2_ICR_REPOKCF </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: LPTIM2_IER  -------------------------------
// SVD Line: 7040

unsigned int LPTIM2_IER __AT (0x40009408);



// ------------------------------  Field Item: LPTIM2_IER_DOWNIE  ---------------------------------
// SVD Line: 7049

//  <item> SFDITEM_FIELD__LPTIM2_IER_DOWNIE
//    <name> DOWNIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40009408) Direction change to down Interrupt  Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_IER ) </loc>
//      <o.6..6> DOWNIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPTIM2_IER_UPIE  ----------------------------------
// SVD Line: 7056

//  <item> SFDITEM_FIELD__LPTIM2_IER_UPIE
//    <name> UPIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40009408) Direction change to UP Interrupt  Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_IER ) </loc>
//      <o.5..5> UPIE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM2_IER_ARROKIE  ---------------------------------
// SVD Line: 7063

//  <item> SFDITEM_FIELD__LPTIM2_IER_ARROKIE
//    <name> ARROKIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40009408) Autoreload register update OK Interrupt  Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_IER ) </loc>
//      <o.4..4> ARROKIE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM2_IER_CMPOKIE  ---------------------------------
// SVD Line: 7070

//  <item> SFDITEM_FIELD__LPTIM2_IER_CMPOKIE
//    <name> CMPOKIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40009408) Compare register update OK Interrupt  Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_IER ) </loc>
//      <o.3..3> CMPOKIE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: LPTIM2_IER_EXTTRIGIE  --------------------------------
// SVD Line: 7077

//  <item> SFDITEM_FIELD__LPTIM2_IER_EXTTRIGIE
//    <name> EXTTRIGIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40009408) External trigger valid edge Interrupt  Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_IER ) </loc>
//      <o.2..2> EXTTRIGIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM2_IER_ARRMIE  ---------------------------------
// SVD Line: 7084

//  <item> SFDITEM_FIELD__LPTIM2_IER_ARRMIE
//    <name> ARRMIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40009408) Autoreload match Interrupt  Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_IER ) </loc>
//      <o.1..1> ARRMIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM2_IER_CMPMIE  ---------------------------------
// SVD Line: 7091

//  <item> SFDITEM_FIELD__LPTIM2_IER_CMPMIE
//    <name> CMPMIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40009408) Compare match Interrupt  Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_IER ) </loc>
//      <o.0..0> CMPMIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPTIM2_IER_UEIE  ----------------------------------
// SVD Line: 7098

//  <item> SFDITEM_FIELD__LPTIM2_IER_UEIE
//    <name> UEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40009408) UEIE </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_IER ) </loc>
//      <o.7..7> UEIE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM2_IER_REPOKIE  ---------------------------------
// SVD Line: 7104

//  <item> SFDITEM_FIELD__LPTIM2_IER_REPOKIE
//    <name> REPOKIE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40009408) REPOKIE </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_IER ) </loc>
//      <o.8..8> REPOKIE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: LPTIM2_IER  -----------------------------------
// SVD Line: 7040

//  <rtree> SFDITEM_REG__LPTIM2_IER
//    <name> IER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009408) Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((LPTIM2_IER >> 0) & 0xFFFFFFFF), ((LPTIM2_IER = (LPTIM2_IER & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPTIM2_IER_DOWNIE </item>
//    <item> SFDITEM_FIELD__LPTIM2_IER_UPIE </item>
//    <item> SFDITEM_FIELD__LPTIM2_IER_ARROKIE </item>
//    <item> SFDITEM_FIELD__LPTIM2_IER_CMPOKIE </item>
//    <item> SFDITEM_FIELD__LPTIM2_IER_EXTTRIGIE </item>
//    <item> SFDITEM_FIELD__LPTIM2_IER_ARRMIE </item>
//    <item> SFDITEM_FIELD__LPTIM2_IER_CMPMIE </item>
//    <item> SFDITEM_FIELD__LPTIM2_IER_UEIE </item>
//    <item> SFDITEM_FIELD__LPTIM2_IER_REPOKIE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: LPTIM2_CFGR  -------------------------------
// SVD Line: 7112

unsigned int LPTIM2_CFGR __AT (0x4000940C);



// -------------------------------  Field Item: LPTIM2_CFGR_ENC  ----------------------------------
// SVD Line: 7121

//  <item> SFDITEM_FIELD__LPTIM2_CFGR_ENC
//    <name> ENC </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x4000940C) Encoder mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_CFGR ) </loc>
//      <o.24..24> ENC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: LPTIM2_CFGR_COUNTMODE  -------------------------------
// SVD Line: 7127

//  <item> SFDITEM_FIELD__LPTIM2_CFGR_COUNTMODE
//    <name> COUNTMODE </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x4000940C) counter mode enabled </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_CFGR ) </loc>
//      <o.23..23> COUNTMODE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM2_CFGR_PRELOAD  --------------------------------
// SVD Line: 7133

//  <item> SFDITEM_FIELD__LPTIM2_CFGR_PRELOAD
//    <name> PRELOAD </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x4000940C) Registers update mode </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_CFGR ) </loc>
//      <o.22..22> PRELOAD
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM2_CFGR_WAVPOL  ---------------------------------
// SVD Line: 7139

//  <item> SFDITEM_FIELD__LPTIM2_CFGR_WAVPOL
//    <name> WAVPOL </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x4000940C) Waveform shape polarity </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_CFGR ) </loc>
//      <o.21..21> WAVPOL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM2_CFGR_WAVE  ----------------------------------
// SVD Line: 7145

//  <item> SFDITEM_FIELD__LPTIM2_CFGR_WAVE
//    <name> WAVE </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x4000940C) Waveform shape </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_CFGR ) </loc>
//      <o.20..20> WAVE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM2_CFGR_TIMOUT  ---------------------------------
// SVD Line: 7151

//  <item> SFDITEM_FIELD__LPTIM2_CFGR_TIMOUT
//    <name> TIMOUT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x4000940C) Timeout enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_CFGR ) </loc>
//      <o.19..19> TIMOUT
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM2_CFGR_TRIGEN  ---------------------------------
// SVD Line: 7157

//  <item> SFDITEM_FIELD__LPTIM2_CFGR_TRIGEN
//    <name> TRIGEN </name>
//    <rw> 
//    <i> [Bits 18..17] RW (@ 0x4000940C) Trigger enable and  polarity </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPTIM2_CFGR >> 17) & 0x3), ((LPTIM2_CFGR = (LPTIM2_CFGR & ~(0x3UL << 17 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: LPTIM2_CFGR_TRIGSEL  --------------------------------
// SVD Line: 7164

//  <item> SFDITEM_FIELD__LPTIM2_CFGR_TRIGSEL
//    <name> TRIGSEL </name>
//    <rw> 
//    <i> [Bits 15..13] RW (@ 0x4000940C) Trigger selector </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPTIM2_CFGR >> 13) & 0x7), ((LPTIM2_CFGR = (LPTIM2_CFGR & ~(0x7UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: LPTIM2_CFGR_PRESC  ---------------------------------
// SVD Line: 7170

//  <item> SFDITEM_FIELD__LPTIM2_CFGR_PRESC
//    <name> PRESC </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x4000940C) Clock prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPTIM2_CFGR >> 9) & 0x7), ((LPTIM2_CFGR = (LPTIM2_CFGR & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: LPTIM2_CFGR_TRGFLT  ---------------------------------
// SVD Line: 7176

//  <item> SFDITEM_FIELD__LPTIM2_CFGR_TRGFLT
//    <name> TRGFLT </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4000940C) Configurable digital filter for  trigger </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPTIM2_CFGR >> 6) & 0x3), ((LPTIM2_CFGR = (LPTIM2_CFGR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: LPTIM2_CFGR_CKFLT  ---------------------------------
// SVD Line: 7183

//  <item> SFDITEM_FIELD__LPTIM2_CFGR_CKFLT
//    <name> CKFLT </name>
//    <rw> 
//    <i> [Bits 4..3] RW (@ 0x4000940C) Configurable digital filter for external  clock </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPTIM2_CFGR >> 3) & 0x3), ((LPTIM2_CFGR = (LPTIM2_CFGR & ~(0x3UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: LPTIM2_CFGR_CKPOL  ---------------------------------
// SVD Line: 7190

//  <item> SFDITEM_FIELD__LPTIM2_CFGR_CKPOL
//    <name> CKPOL </name>
//    <rw> 
//    <i> [Bits 2..1] RW (@ 0x4000940C) Clock Polarity </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPTIM2_CFGR >> 1) & 0x3), ((LPTIM2_CFGR = (LPTIM2_CFGR & ~(0x3UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: LPTIM2_CFGR_CKSEL  ---------------------------------
// SVD Line: 7196

//  <item> SFDITEM_FIELD__LPTIM2_CFGR_CKSEL
//    <name> CKSEL </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000940C) Clock selector </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_CFGR ) </loc>
//      <o.0..0> CKSEL
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: LPTIM2_CFGR  ----------------------------------
// SVD Line: 7112

//  <rtree> SFDITEM_REG__LPTIM2_CFGR
//    <name> CFGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000940C) Configuration Register </i>
//    <loc> ( (unsigned int)((LPTIM2_CFGR >> 0) & 0xFFFFFFFF), ((LPTIM2_CFGR = (LPTIM2_CFGR & ~(0x1FEEEDFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FEEEDF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPTIM2_CFGR_ENC </item>
//    <item> SFDITEM_FIELD__LPTIM2_CFGR_COUNTMODE </item>
//    <item> SFDITEM_FIELD__LPTIM2_CFGR_PRELOAD </item>
//    <item> SFDITEM_FIELD__LPTIM2_CFGR_WAVPOL </item>
//    <item> SFDITEM_FIELD__LPTIM2_CFGR_WAVE </item>
//    <item> SFDITEM_FIELD__LPTIM2_CFGR_TIMOUT </item>
//    <item> SFDITEM_FIELD__LPTIM2_CFGR_TRIGEN </item>
//    <item> SFDITEM_FIELD__LPTIM2_CFGR_TRIGSEL </item>
//    <item> SFDITEM_FIELD__LPTIM2_CFGR_PRESC </item>
//    <item> SFDITEM_FIELD__LPTIM2_CFGR_TRGFLT </item>
//    <item> SFDITEM_FIELD__LPTIM2_CFGR_CKFLT </item>
//    <item> SFDITEM_FIELD__LPTIM2_CFGR_CKPOL </item>
//    <item> SFDITEM_FIELD__LPTIM2_CFGR_CKSEL </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: LPTIM2_CR  --------------------------------
// SVD Line: 7204

unsigned int LPTIM2_CR __AT (0x40009410);



// ------------------------------  Field Item: LPTIM2_CR_CNTSTRT  ---------------------------------
// SVD Line: 7213

//  <item> SFDITEM_FIELD__LPTIM2_CR_CNTSTRT
//    <name> CNTSTRT </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40009410) Timer start in continuous  mode </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_CR ) </loc>
//      <o.2..2> CNTSTRT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM2_CR_SNGSTRT  ---------------------------------
// SVD Line: 7220

//  <item> SFDITEM_FIELD__LPTIM2_CR_SNGSTRT
//    <name> SNGSTRT </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40009410) LPTIM start in single mode </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_CR ) </loc>
//      <o.1..1> SNGSTRT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM2_CR_ENABLE  ----------------------------------
// SVD Line: 7226

//  <item> SFDITEM_FIELD__LPTIM2_CR_ENABLE
//    <name> ENABLE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40009410) LPTIM Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_CR ) </loc>
//      <o.0..0> ENABLE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM2_CR_COUNTRST  ---------------------------------
// SVD Line: 7232

//  <item> SFDITEM_FIELD__LPTIM2_CR_COUNTRST
//    <name> COUNTRST </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40009410) COUNTRST </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_CR ) </loc>
//      <o.3..3> COUNTRST
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM2_CR_RSTARE  ----------------------------------
// SVD Line: 7238

//  <item> SFDITEM_FIELD__LPTIM2_CR_RSTARE
//    <name> RSTARE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40009410) RSTARE </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM2_CR ) </loc>
//      <o.4..4> RSTARE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: LPTIM2_CR  -----------------------------------
// SVD Line: 7204

//  <rtree> SFDITEM_REG__LPTIM2_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009410) Control Register </i>
//    <loc> ( (unsigned int)((LPTIM2_CR >> 0) & 0xFFFFFFFF), ((LPTIM2_CR = (LPTIM2_CR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPTIM2_CR_CNTSTRT </item>
//    <item> SFDITEM_FIELD__LPTIM2_CR_SNGSTRT </item>
//    <item> SFDITEM_FIELD__LPTIM2_CR_ENABLE </item>
//    <item> SFDITEM_FIELD__LPTIM2_CR_COUNTRST </item>
//    <item> SFDITEM_FIELD__LPTIM2_CR_RSTARE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: LPTIM2_CMP  -------------------------------
// SVD Line: 7246

unsigned int LPTIM2_CMP __AT (0x40009414);



// -------------------------------  Field Item: LPTIM2_CMP_CMP  -----------------------------------
// SVD Line: 7255

//  <item> SFDITEM_FIELD__LPTIM2_CMP_CMP
//    <name> CMP </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40009414) Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((LPTIM2_CMP >> 0) & 0xFFFF), ((LPTIM2_CMP = (LPTIM2_CMP & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: LPTIM2_CMP  -----------------------------------
// SVD Line: 7246

//  <rtree> SFDITEM_REG__LPTIM2_CMP
//    <name> CMP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009414) Compare Register </i>
//    <loc> ( (unsigned int)((LPTIM2_CMP >> 0) & 0xFFFFFFFF), ((LPTIM2_CMP = (LPTIM2_CMP & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPTIM2_CMP_CMP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: LPTIM2_ARR  -------------------------------
// SVD Line: 7263

unsigned int LPTIM2_ARR __AT (0x40009418);



// -------------------------------  Field Item: LPTIM2_ARR_ARR  -----------------------------------
// SVD Line: 7272

//  <item> SFDITEM_FIELD__LPTIM2_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40009418) Auto reload value </i>
//    <edit> 
//      <loc> ( (unsigned short)((LPTIM2_ARR >> 0) & 0xFFFF), ((LPTIM2_ARR = (LPTIM2_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: LPTIM2_ARR  -----------------------------------
// SVD Line: 7263

//  <rtree> SFDITEM_REG__LPTIM2_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009418) Autoreload Register </i>
//    <loc> ( (unsigned int)((LPTIM2_ARR >> 0) & 0xFFFFFFFF), ((LPTIM2_ARR = (LPTIM2_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPTIM2_ARR_ARR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: LPTIM2_CNT  -------------------------------
// SVD Line: 7280

unsigned int LPTIM2_CNT __AT (0x4000941C);



// -------------------------------  Field Item: LPTIM2_CNT_CNT  -----------------------------------
// SVD Line: 7289

//  <item> SFDITEM_FIELD__LPTIM2_CNT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x4000941C) Counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((LPTIM2_CNT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: LPTIM2_CNT  -----------------------------------
// SVD Line: 7280

//  <rtree> SFDITEM_REG__LPTIM2_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000941C) Counter Register </i>
//    <loc> ( (unsigned int)((LPTIM2_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__LPTIM2_CNT_CNT </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: LPTIM2_CFGR2  ------------------------------
// SVD Line: 7297

unsigned int LPTIM2_CFGR2 __AT (0x40009424);



// -----------------------------  Field Item: LPTIM2_CFGR2_IN2SEL  --------------------------------
// SVD Line: 7307

//  <item> SFDITEM_FIELD__LPTIM2_CFGR2_IN2SEL
//    <name> IN2SEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40009424) LPTIM input 2 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPTIM2_CFGR2 >> 4) & 0x3), ((LPTIM2_CFGR2 = (LPTIM2_CFGR2 & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: LPTIM2_CFGR2_IN1SEL  --------------------------------
// SVD Line: 7313

//  <item> SFDITEM_FIELD__LPTIM2_CFGR2_IN1SEL
//    <name> IN1SEL </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40009424) LPTIM input 1 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPTIM2_CFGR2 >> 0) & 0x3), ((LPTIM2_CFGR2 = (LPTIM2_CFGR2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: LPTIM2_CFGR2  ----------------------------------
// SVD Line: 7297

//  <rtree> SFDITEM_REG__LPTIM2_CFGR2
//    <name> CFGR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009424) LPTIM configuration register 2  ( </i>
//    <loc> ( (unsigned int)((LPTIM2_CFGR2 >> 0) & 0xFFFFFFFF), ((LPTIM2_CFGR2 = (LPTIM2_CFGR2 & ~(0x33UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x33) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPTIM2_CFGR2_IN2SEL </item>
//    <item> SFDITEM_FIELD__LPTIM2_CFGR2_IN1SEL </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: LPTIM2_RCR  -------------------------------
// SVD Line: 7321

unsigned int LPTIM2_RCR __AT (0x40009428);



// -------------------------------  Field Item: LPTIM2_RCR_REP  -----------------------------------
// SVD Line: 7330

//  <item> SFDITEM_FIELD__LPTIM2_RCR_REP
//    <name> REP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40009428) Repetition register value </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPTIM2_RCR >> 0) & 0xFF), ((LPTIM2_RCR = (LPTIM2_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: LPTIM2_RCR  -----------------------------------
// SVD Line: 7321

//  <rtree> SFDITEM_REG__LPTIM2_RCR
//    <name> RCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009428) LPTIM repetition register </i>
//    <loc> ( (unsigned int)((LPTIM2_RCR >> 0) & 0xFFFFFFFF), ((LPTIM2_RCR = (LPTIM2_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPTIM2_RCR_REP </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: LPTIM2  ------------------------------------
// SVD Line: 7340

//  <view> LPTIM2
//    <name> LPTIM2 </name>
//    <item> SFDITEM_REG__LPTIM2_ISR </item>
//    <item> SFDITEM_REG__LPTIM2_ICR </item>
//    <item> SFDITEM_REG__LPTIM2_IER </item>
//    <item> SFDITEM_REG__LPTIM2_CFGR </item>
//    <item> SFDITEM_REG__LPTIM2_CR </item>
//    <item> SFDITEM_REG__LPTIM2_CMP </item>
//    <item> SFDITEM_REG__LPTIM2_ARR </item>
//    <item> SFDITEM_REG__LPTIM2_CNT </item>
//    <item> SFDITEM_REG__LPTIM2_CFGR2 </item>
//    <item> SFDITEM_REG__LPTIM2_RCR </item>
//  </view>
//  


// ---------------------------  Register Item Address: LPUART1_CR1  -------------------------------
// SVD Line: 7366

unsigned int LPUART1_CR1 __AT (0x40008000);



// -------------------------------  Field Item: LPUART1_CR1_M1  -----------------------------------
// SVD Line: 7375

//  <item> SFDITEM_FIELD__LPUART1_CR1_M1
//    <name> M1 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40008000) Word length </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR1 ) </loc>
//      <o.28..28> M1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_CR1_DEAT4  ---------------------------------
// SVD Line: 7381

//  <item> SFDITEM_FIELD__LPUART1_CR1_DEAT4
//    <name> DEAT4 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40008000) Driver Enable assertion  time </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR1 ) </loc>
//      <o.25..25> DEAT4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_CR1_DEAT3  ---------------------------------
// SVD Line: 7388

//  <item> SFDITEM_FIELD__LPUART1_CR1_DEAT3
//    <name> DEAT3 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40008000) DEAT3 </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR1 ) </loc>
//      <o.24..24> DEAT3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_CR1_DEAT2  ---------------------------------
// SVD Line: 7394

//  <item> SFDITEM_FIELD__LPUART1_CR1_DEAT2
//    <name> DEAT2 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40008000) DEAT2 </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR1 ) </loc>
//      <o.23..23> DEAT2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_CR1_DEAT1  ---------------------------------
// SVD Line: 7400

//  <item> SFDITEM_FIELD__LPUART1_CR1_DEAT1
//    <name> DEAT1 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40008000) DEAT1 </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR1 ) </loc>
//      <o.22..22> DEAT1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_CR1_DEAT0  ---------------------------------
// SVD Line: 7406

//  <item> SFDITEM_FIELD__LPUART1_CR1_DEAT0
//    <name> DEAT0 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40008000) DEAT0 </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR1 ) </loc>
//      <o.21..21> DEAT0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_CR1_DEDT4  ---------------------------------
// SVD Line: 7412

//  <item> SFDITEM_FIELD__LPUART1_CR1_DEDT4
//    <name> DEDT4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40008000) Driver Enable de-assertion  time </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR1 ) </loc>
//      <o.20..20> DEDT4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_CR1_DEDT3  ---------------------------------
// SVD Line: 7419

//  <item> SFDITEM_FIELD__LPUART1_CR1_DEDT3
//    <name> DEDT3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40008000) DEDT3 </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR1 ) </loc>
//      <o.19..19> DEDT3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_CR1_DEDT2  ---------------------------------
// SVD Line: 7425

//  <item> SFDITEM_FIELD__LPUART1_CR1_DEDT2
//    <name> DEDT2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40008000) DEDT2 </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR1 ) </loc>
//      <o.18..18> DEDT2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_CR1_DEDT1  ---------------------------------
// SVD Line: 7431

//  <item> SFDITEM_FIELD__LPUART1_CR1_DEDT1
//    <name> DEDT1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40008000) DEDT1 </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR1 ) </loc>
//      <o.17..17> DEDT1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_CR1_DEDT0  ---------------------------------
// SVD Line: 7437

//  <item> SFDITEM_FIELD__LPUART1_CR1_DEDT0
//    <name> DEDT0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40008000) DEDT0 </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR1 ) </loc>
//      <o.16..16> DEDT0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_CR1_CMIE  ----------------------------------
// SVD Line: 7443

//  <item> SFDITEM_FIELD__LPUART1_CR1_CMIE
//    <name> CMIE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40008000) Character match interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR1 ) </loc>
//      <o.14..14> CMIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART1_CR1_MME  ----------------------------------
// SVD Line: 7450

//  <item> SFDITEM_FIELD__LPUART1_CR1_MME
//    <name> MME </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40008000) Mute mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR1 ) </loc>
//      <o.13..13> MME
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART1_CR1_M0  -----------------------------------
// SVD Line: 7456

//  <item> SFDITEM_FIELD__LPUART1_CR1_M0
//    <name> M0 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008000) Word length </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR1 ) </loc>
//      <o.12..12> M0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_CR1_WAKE  ----------------------------------
// SVD Line: 7462

//  <item> SFDITEM_FIELD__LPUART1_CR1_WAKE
//    <name> WAKE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008000) Receiver wakeup method </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR1 ) </loc>
//      <o.11..11> WAKE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART1_CR1_PCE  ----------------------------------
// SVD Line: 7468

//  <item> SFDITEM_FIELD__LPUART1_CR1_PCE
//    <name> PCE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008000) Parity control enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR1 ) </loc>
//      <o.10..10> PCE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART1_CR1_PS  -----------------------------------
// SVD Line: 7474

//  <item> SFDITEM_FIELD__LPUART1_CR1_PS
//    <name> PS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008000) Parity selection </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR1 ) </loc>
//      <o.9..9> PS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_CR1_PEIE  ----------------------------------
// SVD Line: 7480

//  <item> SFDITEM_FIELD__LPUART1_CR1_PEIE
//    <name> PEIE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008000) PE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR1 ) </loc>
//      <o.8..8> PEIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_CR1_TXEIE  ---------------------------------
// SVD Line: 7486

//  <item> SFDITEM_FIELD__LPUART1_CR1_TXEIE
//    <name> TXEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008000) interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR1 ) </loc>
//      <o.7..7> TXEIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_CR1_TCIE  ----------------------------------
// SVD Line: 7492

//  <item> SFDITEM_FIELD__LPUART1_CR1_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008000) Transmission complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR1 ) </loc>
//      <o.6..6> TCIE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPUART1_CR1_RXNEIE  ---------------------------------
// SVD Line: 7499

//  <item> SFDITEM_FIELD__LPUART1_CR1_RXNEIE
//    <name> RXNEIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008000) RXNE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR1 ) </loc>
//      <o.5..5> RXNEIE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPUART1_CR1_IDLEIE  ---------------------------------
// SVD Line: 7505

//  <item> SFDITEM_FIELD__LPUART1_CR1_IDLEIE
//    <name> IDLEIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008000) IDLE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR1 ) </loc>
//      <o.4..4> IDLEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART1_CR1_TE  -----------------------------------
// SVD Line: 7511

//  <item> SFDITEM_FIELD__LPUART1_CR1_TE
//    <name> TE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008000) Transmitter enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR1 ) </loc>
//      <o.3..3> TE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART1_CR1_RE  -----------------------------------
// SVD Line: 7517

//  <item> SFDITEM_FIELD__LPUART1_CR1_RE
//    <name> RE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008000) Receiver enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR1 ) </loc>
//      <o.2..2> RE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_CR1_UESM  ----------------------------------
// SVD Line: 7523

//  <item> SFDITEM_FIELD__LPUART1_CR1_UESM
//    <name> UESM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008000) USART enable in Stop mode </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR1 ) </loc>
//      <o.1..1> UESM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART1_CR1_UE  -----------------------------------
// SVD Line: 7529

//  <item> SFDITEM_FIELD__LPUART1_CR1_UE
//    <name> UE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008000) USART enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR1 ) </loc>
//      <o.0..0> UE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: LPUART1_CR1  ----------------------------------
// SVD Line: 7366

//  <rtree> SFDITEM_REG__LPUART1_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008000) Control register 1 </i>
//    <loc> ( (unsigned int)((LPUART1_CR1 >> 0) & 0xFFFFFFFF), ((LPUART1_CR1 = (LPUART1_CR1 & ~(0x13FF7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x13FF7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPUART1_CR1_M1 </item>
//    <item> SFDITEM_FIELD__LPUART1_CR1_DEAT4 </item>
//    <item> SFDITEM_FIELD__LPUART1_CR1_DEAT3 </item>
//    <item> SFDITEM_FIELD__LPUART1_CR1_DEAT2 </item>
//    <item> SFDITEM_FIELD__LPUART1_CR1_DEAT1 </item>
//    <item> SFDITEM_FIELD__LPUART1_CR1_DEAT0 </item>
//    <item> SFDITEM_FIELD__LPUART1_CR1_DEDT4 </item>
//    <item> SFDITEM_FIELD__LPUART1_CR1_DEDT3 </item>
//    <item> SFDITEM_FIELD__LPUART1_CR1_DEDT2 </item>
//    <item> SFDITEM_FIELD__LPUART1_CR1_DEDT1 </item>
//    <item> SFDITEM_FIELD__LPUART1_CR1_DEDT0 </item>
//    <item> SFDITEM_FIELD__LPUART1_CR1_CMIE </item>
//    <item> SFDITEM_FIELD__LPUART1_CR1_MME </item>
//    <item> SFDITEM_FIELD__LPUART1_CR1_M0 </item>
//    <item> SFDITEM_FIELD__LPUART1_CR1_WAKE </item>
//    <item> SFDITEM_FIELD__LPUART1_CR1_PCE </item>
//    <item> SFDITEM_FIELD__LPUART1_CR1_PS </item>
//    <item> SFDITEM_FIELD__LPUART1_CR1_PEIE </item>
//    <item> SFDITEM_FIELD__LPUART1_CR1_TXEIE </item>
//    <item> SFDITEM_FIELD__LPUART1_CR1_TCIE </item>
//    <item> SFDITEM_FIELD__LPUART1_CR1_RXNEIE </item>
//    <item> SFDITEM_FIELD__LPUART1_CR1_IDLEIE </item>
//    <item> SFDITEM_FIELD__LPUART1_CR1_TE </item>
//    <item> SFDITEM_FIELD__LPUART1_CR1_RE </item>
//    <item> SFDITEM_FIELD__LPUART1_CR1_UESM </item>
//    <item> SFDITEM_FIELD__LPUART1_CR1_UE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: LPUART1_CR2  -------------------------------
// SVD Line: 7537

unsigned int LPUART1_CR2 __AT (0x40008004);



// -----------------------------  Field Item: LPUART1_CR2_ADD4_7  ---------------------------------
// SVD Line: 7546

//  <item> SFDITEM_FIELD__LPUART1_CR2_ADD4_7
//    <name> ADD4_7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40008004) Address of the USART node </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPUART1_CR2 >> 28) & 0xF), ((LPUART1_CR2 = (LPUART1_CR2 & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: LPUART1_CR2_ADD0_3  ---------------------------------
// SVD Line: 7552

//  <item> SFDITEM_FIELD__LPUART1_CR2_ADD0_3
//    <name> ADD0_3 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40008004) Address of the USART node </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPUART1_CR2 >> 24) & 0xF), ((LPUART1_CR2 = (LPUART1_CR2 & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: LPUART1_CR2_MSBFIRST  --------------------------------
// SVD Line: 7558

//  <item> SFDITEM_FIELD__LPUART1_CR2_MSBFIRST
//    <name> MSBFIRST </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40008004) Most significant bit first </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR2 ) </loc>
//      <o.19..19> MSBFIRST
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_CR2_TAINV  ---------------------------------
// SVD Line: 7564

//  <item> SFDITEM_FIELD__LPUART1_CR2_TAINV
//    <name> TAINV </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40008004) Binary data inversion </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR2 ) </loc>
//      <o.18..18> TAINV
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_CR2_TXINV  ---------------------------------
// SVD Line: 7570

//  <item> SFDITEM_FIELD__LPUART1_CR2_TXINV
//    <name> TXINV </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40008004) TX pin active level  inversion </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR2 ) </loc>
//      <o.17..17> TXINV
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_CR2_RXINV  ---------------------------------
// SVD Line: 7577

//  <item> SFDITEM_FIELD__LPUART1_CR2_RXINV
//    <name> RXINV </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40008004) RX pin active level  inversion </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR2 ) </loc>
//      <o.16..16> RXINV
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_CR2_SWAP  ----------------------------------
// SVD Line: 7584

//  <item> SFDITEM_FIELD__LPUART1_CR2_SWAP
//    <name> SWAP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40008004) Swap TX/RX pins </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR2 ) </loc>
//      <o.15..15> SWAP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_CR2_STOP  ----------------------------------
// SVD Line: 7590

//  <item> SFDITEM_FIELD__LPUART1_CR2_STOP
//    <name> STOP </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40008004) STOP bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPUART1_CR2 >> 12) & 0x3), ((LPUART1_CR2 = (LPUART1_CR2 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_CR2_ADDM7  ---------------------------------
// SVD Line: 7596

//  <item> SFDITEM_FIELD__LPUART1_CR2_ADDM7
//    <name> ADDM7 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008004) 7-bit Address Detection/4-bit Address  Detection </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR2 ) </loc>
//      <o.4..4> ADDM7
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: LPUART1_CR2  ----------------------------------
// SVD Line: 7537

//  <rtree> SFDITEM_REG__LPUART1_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008004) Control register 2 </i>
//    <loc> ( (unsigned int)((LPUART1_CR2 >> 0) & 0xFFFFFFFF), ((LPUART1_CR2 = (LPUART1_CR2 & ~(0xFF0FB010UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF0FB010) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPUART1_CR2_ADD4_7 </item>
//    <item> SFDITEM_FIELD__LPUART1_CR2_ADD0_3 </item>
//    <item> SFDITEM_FIELD__LPUART1_CR2_MSBFIRST </item>
//    <item> SFDITEM_FIELD__LPUART1_CR2_TAINV </item>
//    <item> SFDITEM_FIELD__LPUART1_CR2_TXINV </item>
//    <item> SFDITEM_FIELD__LPUART1_CR2_RXINV </item>
//    <item> SFDITEM_FIELD__LPUART1_CR2_SWAP </item>
//    <item> SFDITEM_FIELD__LPUART1_CR2_STOP </item>
//    <item> SFDITEM_FIELD__LPUART1_CR2_ADDM7 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: LPUART1_CR3  -------------------------------
// SVD Line: 7605

unsigned int LPUART1_CR3 __AT (0x40008008);



// ------------------------------  Field Item: LPUART1_CR3_WUFIE  ---------------------------------
// SVD Line: 7614

//  <item> SFDITEM_FIELD__LPUART1_CR3_WUFIE
//    <name> WUFIE </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40008008) Wakeup from Stop mode interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR3 ) </loc>
//      <o.22..22> WUFIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART1_CR3_WUS  ----------------------------------
// SVD Line: 7621

//  <item> SFDITEM_FIELD__LPUART1_CR3_WUS
//    <name> WUS </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40008008) Wakeup from Stop mode interrupt flag  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPUART1_CR3 >> 20) & 0x3), ((LPUART1_CR3 = (LPUART1_CR3 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: LPUART1_CR3_DEP  ----------------------------------
// SVD Line: 7628

//  <item> SFDITEM_FIELD__LPUART1_CR3_DEP
//    <name> DEP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40008008) Driver enable polarity  selection </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR3 ) </loc>
//      <o.15..15> DEP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART1_CR3_DEM  ----------------------------------
// SVD Line: 7635

//  <item> SFDITEM_FIELD__LPUART1_CR3_DEM
//    <name> DEM </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40008008) Driver enable mode </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR3 ) </loc>
//      <o.14..14> DEM
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_CR3_DDRE  ----------------------------------
// SVD Line: 7641

//  <item> SFDITEM_FIELD__LPUART1_CR3_DDRE
//    <name> DDRE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40008008) DMA Disable on Reception  Error </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR3 ) </loc>
//      <o.13..13> DDRE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPUART1_CR3_OVRDIS  ---------------------------------
// SVD Line: 7648

//  <item> SFDITEM_FIELD__LPUART1_CR3_OVRDIS
//    <name> OVRDIS </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008008) Overrun Disable </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR3 ) </loc>
//      <o.12..12> OVRDIS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_CR3_CTSIE  ---------------------------------
// SVD Line: 7654

//  <item> SFDITEM_FIELD__LPUART1_CR3_CTSIE
//    <name> CTSIE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008008) CTS interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR3 ) </loc>
//      <o.10..10> CTSIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_CR3_CTSE  ----------------------------------
// SVD Line: 7660

//  <item> SFDITEM_FIELD__LPUART1_CR3_CTSE
//    <name> CTSE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008008) CTS enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR3 ) </loc>
//      <o.9..9> CTSE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_CR3_RTSE  ----------------------------------
// SVD Line: 7666

//  <item> SFDITEM_FIELD__LPUART1_CR3_RTSE
//    <name> RTSE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008008) RTS enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR3 ) </loc>
//      <o.8..8> RTSE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_CR3_DMAT  ----------------------------------
// SVD Line: 7672

//  <item> SFDITEM_FIELD__LPUART1_CR3_DMAT
//    <name> DMAT </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008008) DMA enable transmitter </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR3 ) </loc>
//      <o.7..7> DMAT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_CR3_DMAR  ----------------------------------
// SVD Line: 7678

//  <item> SFDITEM_FIELD__LPUART1_CR3_DMAR
//    <name> DMAR </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008008) DMA enable receiver </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR3 ) </loc>
//      <o.6..6> DMAR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_CR3_HDSEL  ---------------------------------
// SVD Line: 7684

//  <item> SFDITEM_FIELD__LPUART1_CR3_HDSEL
//    <name> HDSEL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008008) Half-duplex selection </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR3 ) </loc>
//      <o.3..3> HDSEL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART1_CR3_EIE  ----------------------------------
// SVD Line: 7690

//  <item> SFDITEM_FIELD__LPUART1_CR3_EIE
//    <name> EIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008008) Error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR3 ) </loc>
//      <o.0..0> EIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_CR3_UCESM  ---------------------------------
// SVD Line: 7696

//  <item> SFDITEM_FIELD__LPUART1_CR3_UCESM
//    <name> UCESM </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40008008) UCESM </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_CR3 ) </loc>
//      <o.23..23> UCESM
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: LPUART1_CR3  ----------------------------------
// SVD Line: 7605

//  <rtree> SFDITEM_REG__LPUART1_CR3
//    <name> CR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008008) Control register 3 </i>
//    <loc> ( (unsigned int)((LPUART1_CR3 >> 0) & 0xFFFFFFFF), ((LPUART1_CR3 = (LPUART1_CR3 & ~(0xF0F7C9UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF0F7C9) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPUART1_CR3_WUFIE </item>
//    <item> SFDITEM_FIELD__LPUART1_CR3_WUS </item>
//    <item> SFDITEM_FIELD__LPUART1_CR3_DEP </item>
//    <item> SFDITEM_FIELD__LPUART1_CR3_DEM </item>
//    <item> SFDITEM_FIELD__LPUART1_CR3_DDRE </item>
//    <item> SFDITEM_FIELD__LPUART1_CR3_OVRDIS </item>
//    <item> SFDITEM_FIELD__LPUART1_CR3_CTSIE </item>
//    <item> SFDITEM_FIELD__LPUART1_CR3_CTSE </item>
//    <item> SFDITEM_FIELD__LPUART1_CR3_RTSE </item>
//    <item> SFDITEM_FIELD__LPUART1_CR3_DMAT </item>
//    <item> SFDITEM_FIELD__LPUART1_CR3_DMAR </item>
//    <item> SFDITEM_FIELD__LPUART1_CR3_HDSEL </item>
//    <item> SFDITEM_FIELD__LPUART1_CR3_EIE </item>
//    <item> SFDITEM_FIELD__LPUART1_CR3_UCESM </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: LPUART1_BRR  -------------------------------
// SVD Line: 7704

unsigned int LPUART1_BRR __AT (0x4000800C);



// -------------------------------  Field Item: LPUART1_BRR_BRR  ----------------------------------
// SVD Line: 7713

//  <item> SFDITEM_FIELD__LPUART1_BRR_BRR
//    <name> BRR </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x4000800C) BRR </i>
//    <edit> 
//      <loc> ( (unsigned int)((LPUART1_BRR >> 0) & 0xFFFFF), ((LPUART1_BRR = (LPUART1_BRR & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: LPUART1_BRR  ----------------------------------
// SVD Line: 7704

//  <rtree> SFDITEM_REG__LPUART1_BRR
//    <name> BRR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000800C) Baud rate register </i>
//    <loc> ( (unsigned int)((LPUART1_BRR >> 0) & 0xFFFFFFFF), ((LPUART1_BRR = (LPUART1_BRR & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPUART1_BRR_BRR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: LPUART1_RQR  -------------------------------
// SVD Line: 7721

unsigned int LPUART1_RQR __AT (0x40008018);



// ------------------------------  Field Item: LPUART1_RQR_RXFRQ  ---------------------------------
// SVD Line: 7730

//  <item> SFDITEM_FIELD__LPUART1_RQR_RXFRQ
//    <name> RXFRQ </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40008018) Receive data flush request </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_RQR ) </loc>
//      <o.3..3> RXFRQ
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_RQR_MMRQ  ----------------------------------
// SVD Line: 7736

//  <item> SFDITEM_FIELD__LPUART1_RQR_MMRQ
//    <name> MMRQ </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40008018) Mute mode request </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_RQR ) </loc>
//      <o.2..2> MMRQ
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_RQR_SBKRQ  ---------------------------------
// SVD Line: 7742

//  <item> SFDITEM_FIELD__LPUART1_RQR_SBKRQ
//    <name> SBKRQ </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40008018) Send break request </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_RQR ) </loc>
//      <o.1..1> SBKRQ
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: LPUART1_RQR  ----------------------------------
// SVD Line: 7721

//  <rtree> SFDITEM_REG__LPUART1_RQR
//    <name> RQR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40008018) Request register </i>
//    <loc> ( (unsigned int)((LPUART1_RQR >> 0) & 0xFFFFFFFF), ((LPUART1_RQR = (LPUART1_RQR & ~(0xEUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xE) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPUART1_RQR_RXFRQ </item>
//    <item> SFDITEM_FIELD__LPUART1_RQR_MMRQ </item>
//    <item> SFDITEM_FIELD__LPUART1_RQR_SBKRQ </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: LPUART1_ISR  -------------------------------
// SVD Line: 7750

unsigned int LPUART1_ISR __AT (0x4000801C);



// ------------------------------  Field Item: LPUART1_ISR_REACK  ---------------------------------
// SVD Line: 7760

//  <item> SFDITEM_FIELD__LPUART1_ISR_REACK
//    <name> REACK </name>
//    <r> 
//    <i> [Bit 22] RO (@ 0x4000801C) REACK </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_ISR ) </loc>
//      <o.22..22> REACK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_ISR_TEACK  ---------------------------------
// SVD Line: 7766

//  <item> SFDITEM_FIELD__LPUART1_ISR_TEACK
//    <name> TEACK </name>
//    <r> 
//    <i> [Bit 21] RO (@ 0x4000801C) TEACK </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_ISR ) </loc>
//      <o.21..21> TEACK
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART1_ISR_WUF  ----------------------------------
// SVD Line: 7772

//  <item> SFDITEM_FIELD__LPUART1_ISR_WUF
//    <name> WUF </name>
//    <r> 
//    <i> [Bit 20] RO (@ 0x4000801C) WUF </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_ISR ) </loc>
//      <o.20..20> WUF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART1_ISR_RWU  ----------------------------------
// SVD Line: 7778

//  <item> SFDITEM_FIELD__LPUART1_ISR_RWU
//    <name> RWU </name>
//    <r> 
//    <i> [Bit 19] RO (@ 0x4000801C) RWU </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_ISR ) </loc>
//      <o.19..19> RWU
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_ISR_SBKF  ----------------------------------
// SVD Line: 7784

//  <item> SFDITEM_FIELD__LPUART1_ISR_SBKF
//    <name> SBKF </name>
//    <r> 
//    <i> [Bit 18] RO (@ 0x4000801C) SBKF </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_ISR ) </loc>
//      <o.18..18> SBKF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART1_ISR_CMF  ----------------------------------
// SVD Line: 7790

//  <item> SFDITEM_FIELD__LPUART1_ISR_CMF
//    <name> CMF </name>
//    <r> 
//    <i> [Bit 17] RO (@ 0x4000801C) CMF </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_ISR ) </loc>
//      <o.17..17> CMF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_ISR_BUSY  ----------------------------------
// SVD Line: 7796

//  <item> SFDITEM_FIELD__LPUART1_ISR_BUSY
//    <name> BUSY </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x4000801C) BUSY </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_ISR ) </loc>
//      <o.16..16> BUSY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART1_ISR_CTS  ----------------------------------
// SVD Line: 7802

//  <item> SFDITEM_FIELD__LPUART1_ISR_CTS
//    <name> CTS </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x4000801C) CTS </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_ISR ) </loc>
//      <o.10..10> CTS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_ISR_CTSIF  ---------------------------------
// SVD Line: 7808

//  <item> SFDITEM_FIELD__LPUART1_ISR_CTSIF
//    <name> CTSIF </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x4000801C) CTSIF </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_ISR ) </loc>
//      <o.9..9> CTSIF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART1_ISR_TXE  ----------------------------------
// SVD Line: 7814

//  <item> SFDITEM_FIELD__LPUART1_ISR_TXE
//    <name> TXE </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x4000801C) TXE </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_ISR ) </loc>
//      <o.7..7> TXE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART1_ISR_TC  -----------------------------------
// SVD Line: 7820

//  <item> SFDITEM_FIELD__LPUART1_ISR_TC
//    <name> TC </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x4000801C) TC </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_ISR ) </loc>
//      <o.6..6> TC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_ISR_RXNE  ----------------------------------
// SVD Line: 7826

//  <item> SFDITEM_FIELD__LPUART1_ISR_RXNE
//    <name> RXNE </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x4000801C) RXNE </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_ISR ) </loc>
//      <o.5..5> RXNE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_ISR_IDLE  ----------------------------------
// SVD Line: 7832

//  <item> SFDITEM_FIELD__LPUART1_ISR_IDLE
//    <name> IDLE </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x4000801C) IDLE </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_ISR ) </loc>
//      <o.4..4> IDLE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART1_ISR_ORE  ----------------------------------
// SVD Line: 7838

//  <item> SFDITEM_FIELD__LPUART1_ISR_ORE
//    <name> ORE </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x4000801C) ORE </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_ISR ) </loc>
//      <o.3..3> ORE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART1_ISR_NF  -----------------------------------
// SVD Line: 7844

//  <item> SFDITEM_FIELD__LPUART1_ISR_NF
//    <name> NF </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x4000801C) NF </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_ISR ) </loc>
//      <o.2..2> NF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART1_ISR_FE  -----------------------------------
// SVD Line: 7850

//  <item> SFDITEM_FIELD__LPUART1_ISR_FE
//    <name> FE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x4000801C) FE </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_ISR ) </loc>
//      <o.1..1> FE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART1_ISR_PE  -----------------------------------
// SVD Line: 7856

//  <item> SFDITEM_FIELD__LPUART1_ISR_PE
//    <name> PE </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x4000801C) PE </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_ISR ) </loc>
//      <o.0..0> PE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: LPUART1_ISR  ----------------------------------
// SVD Line: 7750

//  <rtree> SFDITEM_REG__LPUART1_ISR
//    <name> ISR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000801C) Interrupt & status  register </i>
//    <loc> ( (unsigned int)((LPUART1_ISR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__LPUART1_ISR_REACK </item>
//    <item> SFDITEM_FIELD__LPUART1_ISR_TEACK </item>
//    <item> SFDITEM_FIELD__LPUART1_ISR_WUF </item>
//    <item> SFDITEM_FIELD__LPUART1_ISR_RWU </item>
//    <item> SFDITEM_FIELD__LPUART1_ISR_SBKF </item>
//    <item> SFDITEM_FIELD__LPUART1_ISR_CMF </item>
//    <item> SFDITEM_FIELD__LPUART1_ISR_BUSY </item>
//    <item> SFDITEM_FIELD__LPUART1_ISR_CTS </item>
//    <item> SFDITEM_FIELD__LPUART1_ISR_CTSIF </item>
//    <item> SFDITEM_FIELD__LPUART1_ISR_TXE </item>
//    <item> SFDITEM_FIELD__LPUART1_ISR_TC </item>
//    <item> SFDITEM_FIELD__LPUART1_ISR_RXNE </item>
//    <item> SFDITEM_FIELD__LPUART1_ISR_IDLE </item>
//    <item> SFDITEM_FIELD__LPUART1_ISR_ORE </item>
//    <item> SFDITEM_FIELD__LPUART1_ISR_NF </item>
//    <item> SFDITEM_FIELD__LPUART1_ISR_FE </item>
//    <item> SFDITEM_FIELD__LPUART1_ISR_PE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: LPUART1_ICR  -------------------------------
// SVD Line: 7864

unsigned int LPUART1_ICR __AT (0x40008020);



// ------------------------------  Field Item: LPUART1_ICR_WUCF  ----------------------------------
// SVD Line: 7873

//  <item> SFDITEM_FIELD__LPUART1_ICR_WUCF
//    <name> WUCF </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x40008020) Wakeup from Stop mode clear  flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_ICR ) </loc>
//      <o.20..20> WUCF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_ICR_CMCF  ----------------------------------
// SVD Line: 7880

//  <item> SFDITEM_FIELD__LPUART1_ICR_CMCF
//    <name> CMCF </name>
//    <w> 
//    <i> [Bit 17] WO (@ 0x40008020) Character match clear flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_ICR ) </loc>
//      <o.17..17> CMCF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_ICR_CTSCF  ---------------------------------
// SVD Line: 7886

//  <item> SFDITEM_FIELD__LPUART1_ICR_CTSCF
//    <name> CTSCF </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x40008020) CTS clear flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_ICR ) </loc>
//      <o.9..9> CTSCF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_ICR_TCCF  ----------------------------------
// SVD Line: 7892

//  <item> SFDITEM_FIELD__LPUART1_ICR_TCCF
//    <name> TCCF </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40008020) Transmission complete clear  flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_ICR ) </loc>
//      <o.6..6> TCCF
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPUART1_ICR_IDLECF  ---------------------------------
// SVD Line: 7899

//  <item> SFDITEM_FIELD__LPUART1_ICR_IDLECF
//    <name> IDLECF </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40008020) Idle line detected clear  flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_ICR ) </loc>
//      <o.4..4> IDLECF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_ICR_ORECF  ---------------------------------
// SVD Line: 7906

//  <item> SFDITEM_FIELD__LPUART1_ICR_ORECF
//    <name> ORECF </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40008020) Overrun error clear flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_ICR ) </loc>
//      <o.3..3> ORECF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART1_ICR_NCF  ----------------------------------
// SVD Line: 7912

//  <item> SFDITEM_FIELD__LPUART1_ICR_NCF
//    <name> NCF </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40008020) Noise detected clear flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_ICR ) </loc>
//      <o.2..2> NCF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_ICR_FECF  ----------------------------------
// SVD Line: 7918

//  <item> SFDITEM_FIELD__LPUART1_ICR_FECF
//    <name> FECF </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40008020) Framing error clear flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_ICR ) </loc>
//      <o.1..1> FECF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART1_ICR_PECF  ----------------------------------
// SVD Line: 7924

//  <item> SFDITEM_FIELD__LPUART1_ICR_PECF
//    <name> PECF </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40008020) Parity error clear flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART1_ICR ) </loc>
//      <o.0..0> PECF
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: LPUART1_ICR  ----------------------------------
// SVD Line: 7864

//  <rtree> SFDITEM_REG__LPUART1_ICR
//    <name> ICR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40008020) Interrupt flag clear register </i>
//    <loc> ( (unsigned int)((LPUART1_ICR >> 0) & 0xFFFFFFFF), ((LPUART1_ICR = (LPUART1_ICR & ~(0x12025FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x12025F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPUART1_ICR_WUCF </item>
//    <item> SFDITEM_FIELD__LPUART1_ICR_CMCF </item>
//    <item> SFDITEM_FIELD__LPUART1_ICR_CTSCF </item>
//    <item> SFDITEM_FIELD__LPUART1_ICR_TCCF </item>
//    <item> SFDITEM_FIELD__LPUART1_ICR_IDLECF </item>
//    <item> SFDITEM_FIELD__LPUART1_ICR_ORECF </item>
//    <item> SFDITEM_FIELD__LPUART1_ICR_NCF </item>
//    <item> SFDITEM_FIELD__LPUART1_ICR_FECF </item>
//    <item> SFDITEM_FIELD__LPUART1_ICR_PECF </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: LPUART1_RDR  -------------------------------
// SVD Line: 7932

unsigned int LPUART1_RDR __AT (0x40008024);



// -------------------------------  Field Item: LPUART1_RDR_RDR  ----------------------------------
// SVD Line: 7941

//  <item> SFDITEM_FIELD__LPUART1_RDR_RDR
//    <name> RDR </name>
//    <r> 
//    <i> [Bits 8..0] RO (@ 0x40008024) Receive data value </i>
//    <edit> 
//      <loc> ( (unsigned short)((LPUART1_RDR >> 0) & 0x1FF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: LPUART1_RDR  ----------------------------------
// SVD Line: 7932

//  <rtree> SFDITEM_REG__LPUART1_RDR
//    <name> RDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40008024) Receive data register </i>
//    <loc> ( (unsigned int)((LPUART1_RDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__LPUART1_RDR_RDR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: LPUART1_TDR  -------------------------------
// SVD Line: 7949

unsigned int LPUART1_TDR __AT (0x40008028);



// -------------------------------  Field Item: LPUART1_TDR_TDR  ----------------------------------
// SVD Line: 7958

//  <item> SFDITEM_FIELD__LPUART1_TDR_TDR
//    <name> TDR </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x40008028) Transmit data value </i>
//    <edit> 
//      <loc> ( (unsigned short)((LPUART1_TDR >> 0) & 0x1FF), ((LPUART1_TDR = (LPUART1_TDR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: LPUART1_TDR  ----------------------------------
// SVD Line: 7949

//  <rtree> SFDITEM_REG__LPUART1_TDR
//    <name> TDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008028) Transmit data register </i>
//    <loc> ( (unsigned int)((LPUART1_TDR >> 0) & 0xFFFFFFFF), ((LPUART1_TDR = (LPUART1_TDR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPUART1_TDR_TDR </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: LPUART1  ------------------------------------
// SVD Line: 7349

//  <view> LPUART1
//    <name> LPUART1 </name>
//    <item> SFDITEM_REG__LPUART1_CR1 </item>
//    <item> SFDITEM_REG__LPUART1_CR2 </item>
//    <item> SFDITEM_REG__LPUART1_CR3 </item>
//    <item> SFDITEM_REG__LPUART1_BRR </item>
//    <item> SFDITEM_REG__LPUART1_RQR </item>
//    <item> SFDITEM_REG__LPUART1_ISR </item>
//    <item> SFDITEM_REG__LPUART1_ICR </item>
//    <item> SFDITEM_REG__LPUART1_RDR </item>
//    <item> SFDITEM_REG__LPUART1_TDR </item>
//  </view>
//  


// --------------------------  Register Item Address: MPU_MPU_TYPER  ------------------------------
// SVD Line: 7984

unsigned int MPU_MPU_TYPER __AT (0xE000ED90);



// ---------------------------  Field Item: MPU_MPU_TYPER_SEPARATE  -------------------------------
// SVD Line: 7993

//  <item> SFDITEM_FIELD__MPU_MPU_TYPER_SEPARATE
//    <name> SEPARATE </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0xE000ED90) Separate flag </i>
//    <check> 
//      <loc> ( (unsigned int) MPU_MPU_TYPER ) </loc>
//      <o.0..0> SEPARATE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MPU_MPU_TYPER_DREGION  -------------------------------
// SVD Line: 7999

//  <item> SFDITEM_FIELD__MPU_MPU_TYPER_DREGION
//    <name> DREGION </name>
//    <r> 
//    <i> [Bits 15..8] RO (@ 0xE000ED90) Number of MPU data regions </i>
//    <edit> 
//      <loc> ( (unsigned char)((MPU_MPU_TYPER >> 8) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MPU_MPU_TYPER_IREGION  -------------------------------
// SVD Line: 8005

//  <item> SFDITEM_FIELD__MPU_MPU_TYPER_IREGION
//    <name> IREGION </name>
//    <r> 
//    <i> [Bits 23..16] RO (@ 0xE000ED90) Number of MPU instruction  regions </i>
//    <edit> 
//      <loc> ( (unsigned char)((MPU_MPU_TYPER >> 16) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MPU_MPU_TYPER  ---------------------------------
// SVD Line: 7984

//  <rtree> SFDITEM_REG__MPU_MPU_TYPER
//    <name> MPU_TYPER </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0xE000ED90) MPU type register </i>
//    <loc> ( (unsigned int)((MPU_MPU_TYPER >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__MPU_MPU_TYPER_SEPARATE </item>
//    <item> SFDITEM_FIELD__MPU_MPU_TYPER_DREGION </item>
//    <item> SFDITEM_FIELD__MPU_MPU_TYPER_IREGION </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MPU_MPU_CTRL  ------------------------------
// SVD Line: 8014

unsigned int MPU_MPU_CTRL __AT (0xE000ED94);



// -----------------------------  Field Item: MPU_MPU_CTRL_ENABLE  --------------------------------
// SVD Line: 8023

//  <item> SFDITEM_FIELD__MPU_MPU_CTRL_ENABLE
//    <name> ENABLE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0xE000ED94) Enables the MPU </i>
//    <check> 
//      <loc> ( (unsigned int) MPU_MPU_CTRL ) </loc>
//      <o.0..0> ENABLE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MPU_MPU_CTRL_HFNMIENA  -------------------------------
// SVD Line: 8029

//  <item> SFDITEM_FIELD__MPU_MPU_CTRL_HFNMIENA
//    <name> HFNMIENA </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0xE000ED94) Enables the operation of MPU during hard  fault </i>
//    <check> 
//      <loc> ( (unsigned int) MPU_MPU_CTRL ) </loc>
//      <o.1..1> HFNMIENA
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MPU_MPU_CTRL_PRIVDEFENA  ------------------------------
// SVD Line: 8036

//  <item> SFDITEM_FIELD__MPU_MPU_CTRL_PRIVDEFENA
//    <name> PRIVDEFENA </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0xE000ED94) Enable priviliged software access to  default memory map </i>
//    <check> 
//      <loc> ( (unsigned int) MPU_MPU_CTRL ) </loc>
//      <o.2..2> PRIVDEFENA
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MPU_MPU_CTRL  ----------------------------------
// SVD Line: 8014

//  <rtree> SFDITEM_REG__MPU_MPU_CTRL
//    <name> MPU_CTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED94) MPU control register </i>
//    <loc> ( (unsigned int)((MPU_MPU_CTRL >> 0) & 0xFFFFFFFF), ((MPU_MPU_CTRL = (MPU_MPU_CTRL & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MPU_MPU_CTRL_ENABLE </item>
//    <item> SFDITEM_FIELD__MPU_MPU_CTRL_HFNMIENA </item>
//    <item> SFDITEM_FIELD__MPU_MPU_CTRL_PRIVDEFENA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MPU_MPU_RNR  -------------------------------
// SVD Line: 8045

unsigned int MPU_MPU_RNR __AT (0xE000ED98);



// -----------------------------  Field Item: MPU_MPU_RNR_REGION  ---------------------------------
// SVD Line: 8054

//  <item> SFDITEM_FIELD__MPU_MPU_RNR_REGION
//    <name> REGION </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000ED98) MPU region </i>
//    <edit> 
//      <loc> ( (unsigned char)((MPU_MPU_RNR >> 0) & 0xFF), ((MPU_MPU_RNR = (MPU_MPU_RNR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: MPU_MPU_RNR  ----------------------------------
// SVD Line: 8045

//  <rtree> SFDITEM_REG__MPU_MPU_RNR
//    <name> MPU_RNR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED98) MPU region number register </i>
//    <loc> ( (unsigned int)((MPU_MPU_RNR >> 0) & 0xFFFFFFFF), ((MPU_MPU_RNR = (MPU_MPU_RNR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MPU_MPU_RNR_REGION </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MPU_MPU_RBAR  ------------------------------
// SVD Line: 8062

unsigned int MPU_MPU_RBAR __AT (0xE000ED9C);



// -----------------------------  Field Item: MPU_MPU_RBAR_REGION  --------------------------------
// SVD Line: 8072

//  <item> SFDITEM_FIELD__MPU_MPU_RBAR_REGION
//    <name> REGION </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0xE000ED9C) MPU region field </i>
//    <edit> 
//      <loc> ( (unsigned char)((MPU_MPU_RBAR >> 0) & 0xF), ((MPU_MPU_RBAR = (MPU_MPU_RBAR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MPU_MPU_RBAR_VALID  ---------------------------------
// SVD Line: 8078

//  <item> SFDITEM_FIELD__MPU_MPU_RBAR_VALID
//    <name> VALID </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0xE000ED9C) MPU region number valid </i>
//    <check> 
//      <loc> ( (unsigned int) MPU_MPU_RBAR ) </loc>
//      <o.4..4> VALID
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MPU_MPU_RBAR_ADDR  ---------------------------------
// SVD Line: 8084

//  <item> SFDITEM_FIELD__MPU_MPU_RBAR_ADDR
//    <name> ADDR </name>
//    <rw> 
//    <i> [Bits 31..5] RW (@ 0xE000ED9C) Region base address field </i>
//    <edit> 
//      <loc> ( (unsigned int)((MPU_MPU_RBAR >> 5) & 0x7FFFFFF), ((MPU_MPU_RBAR = (MPU_MPU_RBAR & ~(0x7FFFFFFUL << 5 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFF) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MPU_MPU_RBAR  ----------------------------------
// SVD Line: 8062

//  <rtree> SFDITEM_REG__MPU_MPU_RBAR
//    <name> MPU_RBAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED9C) MPU region base address  register </i>
//    <loc> ( (unsigned int)((MPU_MPU_RBAR >> 0) & 0xFFFFFFFF), ((MPU_MPU_RBAR = (MPU_MPU_RBAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MPU_MPU_RBAR_REGION </item>
//    <item> SFDITEM_FIELD__MPU_MPU_RBAR_VALID </item>
//    <item> SFDITEM_FIELD__MPU_MPU_RBAR_ADDR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MPU_MPU_RASR  ------------------------------
// SVD Line: 8092

unsigned int MPU_MPU_RASR __AT (0xE000EDA0);



// -----------------------------  Field Item: MPU_MPU_RASR_ENABLE  --------------------------------
// SVD Line: 8102

//  <item> SFDITEM_FIELD__MPU_MPU_RASR_ENABLE
//    <name> ENABLE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0xE000EDA0) Region enable bit. </i>
//    <check> 
//      <loc> ( (unsigned int) MPU_MPU_RASR ) </loc>
//      <o.0..0> ENABLE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MPU_MPU_RASR_SIZE  ---------------------------------
// SVD Line: 8108

//  <item> SFDITEM_FIELD__MPU_MPU_RASR_SIZE
//    <name> SIZE </name>
//    <rw> 
//    <i> [Bits 5..1] RW (@ 0xE000EDA0) Size of the MPU protection  region </i>
//    <edit> 
//      <loc> ( (unsigned char)((MPU_MPU_RASR >> 1) & 0x1F), ((MPU_MPU_RASR = (MPU_MPU_RASR & ~(0x1FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MPU_MPU_RASR_SRD  ----------------------------------
// SVD Line: 8115

//  <item> SFDITEM_FIELD__MPU_MPU_RASR_SRD
//    <name> SRD </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000EDA0) Subregion disable bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((MPU_MPU_RASR >> 8) & 0xFF), ((MPU_MPU_RASR = (MPU_MPU_RASR & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: MPU_MPU_RASR_B  -----------------------------------
// SVD Line: 8121

//  <item> SFDITEM_FIELD__MPU_MPU_RASR_B
//    <name> B </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0xE000EDA0) memory attribute </i>
//    <check> 
//      <loc> ( (unsigned int) MPU_MPU_RASR ) </loc>
//      <o.16..16> B
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MPU_MPU_RASR_C  -----------------------------------
// SVD Line: 8127

//  <item> SFDITEM_FIELD__MPU_MPU_RASR_C
//    <name> C </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0xE000EDA0) memory attribute </i>
//    <check> 
//      <loc> ( (unsigned int) MPU_MPU_RASR ) </loc>
//      <o.17..17> C
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MPU_MPU_RASR_S  -----------------------------------
// SVD Line: 8133

//  <item> SFDITEM_FIELD__MPU_MPU_RASR_S
//    <name> S </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0xE000EDA0) Shareable memory attribute </i>
//    <check> 
//      <loc> ( (unsigned int) MPU_MPU_RASR ) </loc>
//      <o.18..18> S
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MPU_MPU_RASR_TEX  ----------------------------------
// SVD Line: 8139

//  <item> SFDITEM_FIELD__MPU_MPU_RASR_TEX
//    <name> TEX </name>
//    <rw> 
//    <i> [Bits 21..19] RW (@ 0xE000EDA0) memory attribute </i>
//    <edit> 
//      <loc> ( (unsigned char)((MPU_MPU_RASR >> 19) & 0x7), ((MPU_MPU_RASR = (MPU_MPU_RASR & ~(0x7UL << 19 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: MPU_MPU_RASR_AP  ----------------------------------
// SVD Line: 8145

//  <item> SFDITEM_FIELD__MPU_MPU_RASR_AP
//    <name> AP </name>
//    <rw> 
//    <i> [Bits 26..24] RW (@ 0xE000EDA0) Access permission </i>
//    <edit> 
//      <loc> ( (unsigned char)((MPU_MPU_RASR >> 24) & 0x7), ((MPU_MPU_RASR = (MPU_MPU_RASR & ~(0x7UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: MPU_MPU_RASR_XN  ----------------------------------
// SVD Line: 8151

//  <item> SFDITEM_FIELD__MPU_MPU_RASR_XN
//    <name> XN </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0xE000EDA0) Instruction access disable  bit </i>
//    <check> 
//      <loc> ( (unsigned int) MPU_MPU_RASR ) </loc>
//      <o.28..28> XN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MPU_MPU_RASR  ----------------------------------
// SVD Line: 8092

//  <rtree> SFDITEM_REG__MPU_MPU_RASR
//    <name> MPU_RASR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000EDA0) MPU region attribute and size  register </i>
//    <loc> ( (unsigned int)((MPU_MPU_RASR >> 0) & 0xFFFFFFFF), ((MPU_MPU_RASR = (MPU_MPU_RASR & ~(0x173FFF3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x173FFF3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MPU_MPU_RASR_ENABLE </item>
//    <item> SFDITEM_FIELD__MPU_MPU_RASR_SIZE </item>
//    <item> SFDITEM_FIELD__MPU_MPU_RASR_SRD </item>
//    <item> SFDITEM_FIELD__MPU_MPU_RASR_B </item>
//    <item> SFDITEM_FIELD__MPU_MPU_RASR_C </item>
//    <item> SFDITEM_FIELD__MPU_MPU_RASR_S </item>
//    <item> SFDITEM_FIELD__MPU_MPU_RASR_TEX </item>
//    <item> SFDITEM_FIELD__MPU_MPU_RASR_AP </item>
//    <item> SFDITEM_FIELD__MPU_MPU_RASR_XN </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: MPU  --------------------------------------
// SVD Line: 7968

//  <view> MPU
//    <name> MPU </name>
//    <item> SFDITEM_REG__MPU_MPU_TYPER </item>
//    <item> SFDITEM_REG__MPU_MPU_CTRL </item>
//    <item> SFDITEM_REG__MPU_MPU_RNR </item>
//    <item> SFDITEM_REG__MPU_MPU_RBAR </item>
//    <item> SFDITEM_REG__MPU_MPU_RASR </item>
//  </view>
//  


// ----------------------------  Register Item Address: NVIC_ISER0  -------------------------------
// SVD Line: 8174

unsigned int NVIC_ISER0 __AT (0xE000E100);



// ------------------------------  Field Item: NVIC_ISER0_SETENA  ---------------------------------
// SVD Line: 8183

//  <item> SFDITEM_FIELD__NVIC_ISER0_SETENA
//    <name> SETENA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E100) SETENA </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ISER0 >> 0) & 0xFFFFFFFF), ((NVIC_ISER0 = (NVIC_ISER0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ISER0  -----------------------------------
// SVD Line: 8174

//  <rtree> SFDITEM_REG__NVIC_ISER0
//    <name> ISER0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E100) Interrupt Set-Enable Register </i>
//    <loc> ( (unsigned int)((NVIC_ISER0 >> 0) & 0xFFFFFFFF), ((NVIC_ISER0 = (NVIC_ISER0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ISER0_SETENA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ISER1  -------------------------------
// SVD Line: 8191

unsigned int NVIC_ISER1 __AT (0xE000E104);



// ------------------------------  Field Item: NVIC_ISER1_SETENA  ---------------------------------
// SVD Line: 8200

//  <item> SFDITEM_FIELD__NVIC_ISER1_SETENA
//    <name> SETENA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E104) SETENA </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ISER1 >> 0) & 0xFFFFFFFF), ((NVIC_ISER1 = (NVIC_ISER1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ISER1  -----------------------------------
// SVD Line: 8191

//  <rtree> SFDITEM_REG__NVIC_ISER1
//    <name> ISER1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E104) Interrupt Set-Enable Register </i>
//    <loc> ( (unsigned int)((NVIC_ISER1 >> 0) & 0xFFFFFFFF), ((NVIC_ISER1 = (NVIC_ISER1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ISER1_SETENA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ISER2  -------------------------------
// SVD Line: 8208

unsigned int NVIC_ISER2 __AT (0xE000E108);



// ------------------------------  Field Item: NVIC_ISER2_SETENA  ---------------------------------
// SVD Line: 8217

//  <item> SFDITEM_FIELD__NVIC_ISER2_SETENA
//    <name> SETENA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E108) SETENA </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ISER2 >> 0) & 0xFFFFFFFF), ((NVIC_ISER2 = (NVIC_ISER2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ISER2  -----------------------------------
// SVD Line: 8208

//  <rtree> SFDITEM_REG__NVIC_ISER2
//    <name> ISER2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E108) Interrupt Set-Enable Register </i>
//    <loc> ( (unsigned int)((NVIC_ISER2 >> 0) & 0xFFFFFFFF), ((NVIC_ISER2 = (NVIC_ISER2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ISER2_SETENA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ICER0  -------------------------------
// SVD Line: 8225

unsigned int NVIC_ICER0 __AT (0xE000E180);



// ------------------------------  Field Item: NVIC_ICER0_CLRENA  ---------------------------------
// SVD Line: 8235

//  <item> SFDITEM_FIELD__NVIC_ICER0_CLRENA
//    <name> CLRENA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E180) CLRENA </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ICER0 >> 0) & 0xFFFFFFFF), ((NVIC_ICER0 = (NVIC_ICER0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ICER0  -----------------------------------
// SVD Line: 8225

//  <rtree> SFDITEM_REG__NVIC_ICER0
//    <name> ICER0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E180) Interrupt Clear-Enable  Register </i>
//    <loc> ( (unsigned int)((NVIC_ICER0 >> 0) & 0xFFFFFFFF), ((NVIC_ICER0 = (NVIC_ICER0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ICER0_CLRENA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ICER1  -------------------------------
// SVD Line: 8243

unsigned int NVIC_ICER1 __AT (0xE000E184);



// ------------------------------  Field Item: NVIC_ICER1_CLRENA  ---------------------------------
// SVD Line: 8253

//  <item> SFDITEM_FIELD__NVIC_ICER1_CLRENA
//    <name> CLRENA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E184) CLRENA </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ICER1 >> 0) & 0xFFFFFFFF), ((NVIC_ICER1 = (NVIC_ICER1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ICER1  -----------------------------------
// SVD Line: 8243

//  <rtree> SFDITEM_REG__NVIC_ICER1
//    <name> ICER1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E184) Interrupt Clear-Enable  Register </i>
//    <loc> ( (unsigned int)((NVIC_ICER1 >> 0) & 0xFFFFFFFF), ((NVIC_ICER1 = (NVIC_ICER1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ICER1_CLRENA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ICER2  -------------------------------
// SVD Line: 8261

unsigned int NVIC_ICER2 __AT (0xE000E188);



// ------------------------------  Field Item: NVIC_ICER2_CLRENA  ---------------------------------
// SVD Line: 8271

//  <item> SFDITEM_FIELD__NVIC_ICER2_CLRENA
//    <name> CLRENA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E188) CLRENA </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ICER2 >> 0) & 0xFFFFFFFF), ((NVIC_ICER2 = (NVIC_ICER2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ICER2  -----------------------------------
// SVD Line: 8261

//  <rtree> SFDITEM_REG__NVIC_ICER2
//    <name> ICER2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E188) Interrupt Clear-Enable  Register </i>
//    <loc> ( (unsigned int)((NVIC_ICER2 >> 0) & 0xFFFFFFFF), ((NVIC_ICER2 = (NVIC_ICER2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ICER2_CLRENA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ISPR0  -------------------------------
// SVD Line: 8279

unsigned int NVIC_ISPR0 __AT (0xE000E200);



// -----------------------------  Field Item: NVIC_ISPR0_SETPEND  ---------------------------------
// SVD Line: 8288

//  <item> SFDITEM_FIELD__NVIC_ISPR0_SETPEND
//    <name> SETPEND </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E200) SETPEND </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ISPR0 >> 0) & 0xFFFFFFFF), ((NVIC_ISPR0 = (NVIC_ISPR0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ISPR0  -----------------------------------
// SVD Line: 8279

//  <rtree> SFDITEM_REG__NVIC_ISPR0
//    <name> ISPR0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E200) Interrupt Set-Pending Register </i>
//    <loc> ( (unsigned int)((NVIC_ISPR0 >> 0) & 0xFFFFFFFF), ((NVIC_ISPR0 = (NVIC_ISPR0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ISPR0_SETPEND </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ISPR1  -------------------------------
// SVD Line: 8296

unsigned int NVIC_ISPR1 __AT (0xE000E204);



// -----------------------------  Field Item: NVIC_ISPR1_SETPEND  ---------------------------------
// SVD Line: 8305

//  <item> SFDITEM_FIELD__NVIC_ISPR1_SETPEND
//    <name> SETPEND </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E204) SETPEND </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ISPR1 >> 0) & 0xFFFFFFFF), ((NVIC_ISPR1 = (NVIC_ISPR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ISPR1  -----------------------------------
// SVD Line: 8296

//  <rtree> SFDITEM_REG__NVIC_ISPR1
//    <name> ISPR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E204) Interrupt Set-Pending Register </i>
//    <loc> ( (unsigned int)((NVIC_ISPR1 >> 0) & 0xFFFFFFFF), ((NVIC_ISPR1 = (NVIC_ISPR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ISPR1_SETPEND </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ISPR2  -------------------------------
// SVD Line: 8313

unsigned int NVIC_ISPR2 __AT (0xE000E208);



// -----------------------------  Field Item: NVIC_ISPR2_SETPEND  ---------------------------------
// SVD Line: 8322

//  <item> SFDITEM_FIELD__NVIC_ISPR2_SETPEND
//    <name> SETPEND </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E208) SETPEND </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ISPR2 >> 0) & 0xFFFFFFFF), ((NVIC_ISPR2 = (NVIC_ISPR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ISPR2  -----------------------------------
// SVD Line: 8313

//  <rtree> SFDITEM_REG__NVIC_ISPR2
//    <name> ISPR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E208) Interrupt Set-Pending Register </i>
//    <loc> ( (unsigned int)((NVIC_ISPR2 >> 0) & 0xFFFFFFFF), ((NVIC_ISPR2 = (NVIC_ISPR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ISPR2_SETPEND </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ICPR0  -------------------------------
// SVD Line: 8330

unsigned int NVIC_ICPR0 __AT (0xE000E280);



// -----------------------------  Field Item: NVIC_ICPR0_CLRPEND  ---------------------------------
// SVD Line: 8340

//  <item> SFDITEM_FIELD__NVIC_ICPR0_CLRPEND
//    <name> CLRPEND </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E280) CLRPEND </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ICPR0 >> 0) & 0xFFFFFFFF), ((NVIC_ICPR0 = (NVIC_ICPR0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ICPR0  -----------------------------------
// SVD Line: 8330

//  <rtree> SFDITEM_REG__NVIC_ICPR0
//    <name> ICPR0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E280) Interrupt Clear-Pending  Register </i>
//    <loc> ( (unsigned int)((NVIC_ICPR0 >> 0) & 0xFFFFFFFF), ((NVIC_ICPR0 = (NVIC_ICPR0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ICPR0_CLRPEND </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ICPR1  -------------------------------
// SVD Line: 8348

unsigned int NVIC_ICPR1 __AT (0xE000E284);



// -----------------------------  Field Item: NVIC_ICPR1_CLRPEND  ---------------------------------
// SVD Line: 8358

//  <item> SFDITEM_FIELD__NVIC_ICPR1_CLRPEND
//    <name> CLRPEND </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E284) CLRPEND </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ICPR1 >> 0) & 0xFFFFFFFF), ((NVIC_ICPR1 = (NVIC_ICPR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ICPR1  -----------------------------------
// SVD Line: 8348

//  <rtree> SFDITEM_REG__NVIC_ICPR1
//    <name> ICPR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E284) Interrupt Clear-Pending  Register </i>
//    <loc> ( (unsigned int)((NVIC_ICPR1 >> 0) & 0xFFFFFFFF), ((NVIC_ICPR1 = (NVIC_ICPR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ICPR1_CLRPEND </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ICPR2  -------------------------------
// SVD Line: 8366

unsigned int NVIC_ICPR2 __AT (0xE000E288);



// -----------------------------  Field Item: NVIC_ICPR2_CLRPEND  ---------------------------------
// SVD Line: 8376

//  <item> SFDITEM_FIELD__NVIC_ICPR2_CLRPEND
//    <name> CLRPEND </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E288) CLRPEND </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ICPR2 >> 0) & 0xFFFFFFFF), ((NVIC_ICPR2 = (NVIC_ICPR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ICPR2  -----------------------------------
// SVD Line: 8366

//  <rtree> SFDITEM_REG__NVIC_ICPR2
//    <name> ICPR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E288) Interrupt Clear-Pending  Register </i>
//    <loc> ( (unsigned int)((NVIC_ICPR2 >> 0) & 0xFFFFFFFF), ((NVIC_ICPR2 = (NVIC_ICPR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ICPR2_CLRPEND </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IABR0  -------------------------------
// SVD Line: 8384

unsigned int NVIC_IABR0 __AT (0xE000E300);



// ------------------------------  Field Item: NVIC_IABR0_ACTIVE  ---------------------------------
// SVD Line: 8393

//  <item> SFDITEM_FIELD__NVIC_IABR0_ACTIVE
//    <name> ACTIVE </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0xE000E300) ACTIVE </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_IABR0 >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IABR0  -----------------------------------
// SVD Line: 8384

//  <rtree> SFDITEM_REG__NVIC_IABR0
//    <name> IABR0 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0xE000E300) Interrupt Active Bit Register </i>
//    <loc> ( (unsigned int)((NVIC_IABR0 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__NVIC_IABR0_ACTIVE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IABR1  -------------------------------
// SVD Line: 8401

unsigned int NVIC_IABR1 __AT (0xE000E304);



// ------------------------------  Field Item: NVIC_IABR1_ACTIVE  ---------------------------------
// SVD Line: 8410

//  <item> SFDITEM_FIELD__NVIC_IABR1_ACTIVE
//    <name> ACTIVE </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0xE000E304) ACTIVE </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_IABR1 >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IABR1  -----------------------------------
// SVD Line: 8401

//  <rtree> SFDITEM_REG__NVIC_IABR1
//    <name> IABR1 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0xE000E304) Interrupt Active Bit Register </i>
//    <loc> ( (unsigned int)((NVIC_IABR1 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__NVIC_IABR1_ACTIVE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IABR2  -------------------------------
// SVD Line: 8418

unsigned int NVIC_IABR2 __AT (0xE000E308);



// ------------------------------  Field Item: NVIC_IABR2_ACTIVE  ---------------------------------
// SVD Line: 8427

//  <item> SFDITEM_FIELD__NVIC_IABR2_ACTIVE
//    <name> ACTIVE </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0xE000E308) ACTIVE </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_IABR2 >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IABR2  -----------------------------------
// SVD Line: 8418

//  <rtree> SFDITEM_REG__NVIC_IABR2
//    <name> IABR2 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0xE000E308) Interrupt Active Bit Register </i>
//    <loc> ( (unsigned int)((NVIC_IABR2 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__NVIC_IABR2_ACTIVE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR0  --------------------------------
// SVD Line: 8435

unsigned int NVIC_IPR0 __AT (0xE000E400);



// ------------------------------  Field Item: NVIC_IPR0_IPR_N0  ----------------------------------
// SVD Line: 8444

//  <item> SFDITEM_FIELD__NVIC_IPR0_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E400) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR0 >> 0) & 0xFF), ((NVIC_IPR0 = (NVIC_IPR0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR0_IPR_N1  ----------------------------------
// SVD Line: 8450

//  <item> SFDITEM_FIELD__NVIC_IPR0_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E400) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR0 >> 8) & 0xFF), ((NVIC_IPR0 = (NVIC_IPR0 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR0_IPR_N2  ----------------------------------
// SVD Line: 8456

//  <item> SFDITEM_FIELD__NVIC_IPR0_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E400) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR0 >> 16) & 0xFF), ((NVIC_IPR0 = (NVIC_IPR0 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR0_IPR_N3  ----------------------------------
// SVD Line: 8462

//  <item> SFDITEM_FIELD__NVIC_IPR0_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E400) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR0 >> 24) & 0xFF), ((NVIC_IPR0 = (NVIC_IPR0 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_IPR0  -----------------------------------
// SVD Line: 8435

//  <rtree> SFDITEM_REG__NVIC_IPR0
//    <name> IPR0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E400) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR0 >> 0) & 0xFFFFFFFF), ((NVIC_IPR0 = (NVIC_IPR0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR0_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR0_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR0_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR0_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR1  --------------------------------
// SVD Line: 8470

unsigned int NVIC_IPR1 __AT (0xE000E404);



// ------------------------------  Field Item: NVIC_IPR1_IPR_N0  ----------------------------------
// SVD Line: 8479

//  <item> SFDITEM_FIELD__NVIC_IPR1_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E404) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR1 >> 0) & 0xFF), ((NVIC_IPR1 = (NVIC_IPR1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR1_IPR_N1  ----------------------------------
// SVD Line: 8485

//  <item> SFDITEM_FIELD__NVIC_IPR1_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E404) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR1 >> 8) & 0xFF), ((NVIC_IPR1 = (NVIC_IPR1 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR1_IPR_N2  ----------------------------------
// SVD Line: 8491

//  <item> SFDITEM_FIELD__NVIC_IPR1_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E404) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR1 >> 16) & 0xFF), ((NVIC_IPR1 = (NVIC_IPR1 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR1_IPR_N3  ----------------------------------
// SVD Line: 8497

//  <item> SFDITEM_FIELD__NVIC_IPR1_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E404) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR1 >> 24) & 0xFF), ((NVIC_IPR1 = (NVIC_IPR1 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_IPR1  -----------------------------------
// SVD Line: 8470

//  <rtree> SFDITEM_REG__NVIC_IPR1
//    <name> IPR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E404) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR1 >> 0) & 0xFFFFFFFF), ((NVIC_IPR1 = (NVIC_IPR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR1_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR1_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR1_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR1_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR2  --------------------------------
// SVD Line: 8505

unsigned int NVIC_IPR2 __AT (0xE000E408);



// ------------------------------  Field Item: NVIC_IPR2_IPR_N0  ----------------------------------
// SVD Line: 8514

//  <item> SFDITEM_FIELD__NVIC_IPR2_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E408) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR2 >> 0) & 0xFF), ((NVIC_IPR2 = (NVIC_IPR2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR2_IPR_N1  ----------------------------------
// SVD Line: 8520

//  <item> SFDITEM_FIELD__NVIC_IPR2_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E408) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR2 >> 8) & 0xFF), ((NVIC_IPR2 = (NVIC_IPR2 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR2_IPR_N2  ----------------------------------
// SVD Line: 8526

//  <item> SFDITEM_FIELD__NVIC_IPR2_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E408) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR2 >> 16) & 0xFF), ((NVIC_IPR2 = (NVIC_IPR2 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR2_IPR_N3  ----------------------------------
// SVD Line: 8532

//  <item> SFDITEM_FIELD__NVIC_IPR2_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E408) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR2 >> 24) & 0xFF), ((NVIC_IPR2 = (NVIC_IPR2 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_IPR2  -----------------------------------
// SVD Line: 8505

//  <rtree> SFDITEM_REG__NVIC_IPR2
//    <name> IPR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E408) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR2 >> 0) & 0xFFFFFFFF), ((NVIC_IPR2 = (NVIC_IPR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR2_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR2_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR2_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR2_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR3  --------------------------------
// SVD Line: 8540

unsigned int NVIC_IPR3 __AT (0xE000E40C);



// ------------------------------  Field Item: NVIC_IPR3_IPR_N0  ----------------------------------
// SVD Line: 8549

//  <item> SFDITEM_FIELD__NVIC_IPR3_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E40C) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR3 >> 0) & 0xFF), ((NVIC_IPR3 = (NVIC_IPR3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR3_IPR_N1  ----------------------------------
// SVD Line: 8555

//  <item> SFDITEM_FIELD__NVIC_IPR3_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E40C) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR3 >> 8) & 0xFF), ((NVIC_IPR3 = (NVIC_IPR3 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR3_IPR_N2  ----------------------------------
// SVD Line: 8561

//  <item> SFDITEM_FIELD__NVIC_IPR3_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E40C) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR3 >> 16) & 0xFF), ((NVIC_IPR3 = (NVIC_IPR3 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR3_IPR_N3  ----------------------------------
// SVD Line: 8567

//  <item> SFDITEM_FIELD__NVIC_IPR3_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E40C) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR3 >> 24) & 0xFF), ((NVIC_IPR3 = (NVIC_IPR3 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_IPR3  -----------------------------------
// SVD Line: 8540

//  <rtree> SFDITEM_REG__NVIC_IPR3
//    <name> IPR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E40C) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR3 >> 0) & 0xFFFFFFFF), ((NVIC_IPR3 = (NVIC_IPR3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR3_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR3_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR3_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR3_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR4  --------------------------------
// SVD Line: 8575

unsigned int NVIC_IPR4 __AT (0xE000E410);



// ------------------------------  Field Item: NVIC_IPR4_IPR_N0  ----------------------------------
// SVD Line: 8584

//  <item> SFDITEM_FIELD__NVIC_IPR4_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E410) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR4 >> 0) & 0xFF), ((NVIC_IPR4 = (NVIC_IPR4 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR4_IPR_N1  ----------------------------------
// SVD Line: 8590

//  <item> SFDITEM_FIELD__NVIC_IPR4_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E410) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR4 >> 8) & 0xFF), ((NVIC_IPR4 = (NVIC_IPR4 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR4_IPR_N2  ----------------------------------
// SVD Line: 8596

//  <item> SFDITEM_FIELD__NVIC_IPR4_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E410) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR4 >> 16) & 0xFF), ((NVIC_IPR4 = (NVIC_IPR4 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR4_IPR_N3  ----------------------------------
// SVD Line: 8602

//  <item> SFDITEM_FIELD__NVIC_IPR4_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E410) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR4 >> 24) & 0xFF), ((NVIC_IPR4 = (NVIC_IPR4 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_IPR4  -----------------------------------
// SVD Line: 8575

//  <rtree> SFDITEM_REG__NVIC_IPR4
//    <name> IPR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E410) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR4 >> 0) & 0xFFFFFFFF), ((NVIC_IPR4 = (NVIC_IPR4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR4_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR4_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR4_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR4_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR5  --------------------------------
// SVD Line: 8610

unsigned int NVIC_IPR5 __AT (0xE000E414);



// ------------------------------  Field Item: NVIC_IPR5_IPR_N0  ----------------------------------
// SVD Line: 8619

//  <item> SFDITEM_FIELD__NVIC_IPR5_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E414) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR5 >> 0) & 0xFF), ((NVIC_IPR5 = (NVIC_IPR5 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR5_IPR_N1  ----------------------------------
// SVD Line: 8625

//  <item> SFDITEM_FIELD__NVIC_IPR5_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E414) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR5 >> 8) & 0xFF), ((NVIC_IPR5 = (NVIC_IPR5 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR5_IPR_N2  ----------------------------------
// SVD Line: 8631

//  <item> SFDITEM_FIELD__NVIC_IPR5_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E414) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR5 >> 16) & 0xFF), ((NVIC_IPR5 = (NVIC_IPR5 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR5_IPR_N3  ----------------------------------
// SVD Line: 8637

//  <item> SFDITEM_FIELD__NVIC_IPR5_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E414) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR5 >> 24) & 0xFF), ((NVIC_IPR5 = (NVIC_IPR5 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_IPR5  -----------------------------------
// SVD Line: 8610

//  <rtree> SFDITEM_REG__NVIC_IPR5
//    <name> IPR5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E414) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR5 >> 0) & 0xFFFFFFFF), ((NVIC_IPR5 = (NVIC_IPR5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR5_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR5_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR5_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR5_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR6  --------------------------------
// SVD Line: 8645

unsigned int NVIC_IPR6 __AT (0xE000E418);



// ------------------------------  Field Item: NVIC_IPR6_IPR_N0  ----------------------------------
// SVD Line: 8654

//  <item> SFDITEM_FIELD__NVIC_IPR6_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E418) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR6 >> 0) & 0xFF), ((NVIC_IPR6 = (NVIC_IPR6 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR6_IPR_N1  ----------------------------------
// SVD Line: 8660

//  <item> SFDITEM_FIELD__NVIC_IPR6_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E418) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR6 >> 8) & 0xFF), ((NVIC_IPR6 = (NVIC_IPR6 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR6_IPR_N2  ----------------------------------
// SVD Line: 8666

//  <item> SFDITEM_FIELD__NVIC_IPR6_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E418) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR6 >> 16) & 0xFF), ((NVIC_IPR6 = (NVIC_IPR6 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR6_IPR_N3  ----------------------------------
// SVD Line: 8672

//  <item> SFDITEM_FIELD__NVIC_IPR6_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E418) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR6 >> 24) & 0xFF), ((NVIC_IPR6 = (NVIC_IPR6 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_IPR6  -----------------------------------
// SVD Line: 8645

//  <rtree> SFDITEM_REG__NVIC_IPR6
//    <name> IPR6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E418) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR6 >> 0) & 0xFFFFFFFF), ((NVIC_IPR6 = (NVIC_IPR6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR6_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR6_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR6_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR6_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR7  --------------------------------
// SVD Line: 8680

unsigned int NVIC_IPR7 __AT (0xE000E41C);



// ------------------------------  Field Item: NVIC_IPR7_IPR_N0  ----------------------------------
// SVD Line: 8689

//  <item> SFDITEM_FIELD__NVIC_IPR7_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E41C) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR7 >> 0) & 0xFF), ((NVIC_IPR7 = (NVIC_IPR7 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR7_IPR_N1  ----------------------------------
// SVD Line: 8695

//  <item> SFDITEM_FIELD__NVIC_IPR7_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E41C) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR7 >> 8) & 0xFF), ((NVIC_IPR7 = (NVIC_IPR7 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR7_IPR_N2  ----------------------------------
// SVD Line: 8701

//  <item> SFDITEM_FIELD__NVIC_IPR7_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E41C) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR7 >> 16) & 0xFF), ((NVIC_IPR7 = (NVIC_IPR7 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR7_IPR_N3  ----------------------------------
// SVD Line: 8707

//  <item> SFDITEM_FIELD__NVIC_IPR7_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E41C) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR7 >> 24) & 0xFF), ((NVIC_IPR7 = (NVIC_IPR7 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_IPR7  -----------------------------------
// SVD Line: 8680

//  <rtree> SFDITEM_REG__NVIC_IPR7
//    <name> IPR7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E41C) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR7 >> 0) & 0xFFFFFFFF), ((NVIC_IPR7 = (NVIC_IPR7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR7_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR7_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR7_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR7_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR8  --------------------------------
// SVD Line: 8715

unsigned int NVIC_IPR8 __AT (0xE000E420);



// ------------------------------  Field Item: NVIC_IPR8_IPR_N0  ----------------------------------
// SVD Line: 8724

//  <item> SFDITEM_FIELD__NVIC_IPR8_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E420) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR8 >> 0) & 0xFF), ((NVIC_IPR8 = (NVIC_IPR8 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR8_IPR_N1  ----------------------------------
// SVD Line: 8730

//  <item> SFDITEM_FIELD__NVIC_IPR8_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E420) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR8 >> 8) & 0xFF), ((NVIC_IPR8 = (NVIC_IPR8 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR8_IPR_N2  ----------------------------------
// SVD Line: 8736

//  <item> SFDITEM_FIELD__NVIC_IPR8_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E420) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR8 >> 16) & 0xFF), ((NVIC_IPR8 = (NVIC_IPR8 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR8_IPR_N3  ----------------------------------
// SVD Line: 8742

//  <item> SFDITEM_FIELD__NVIC_IPR8_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E420) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR8 >> 24) & 0xFF), ((NVIC_IPR8 = (NVIC_IPR8 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_IPR8  -----------------------------------
// SVD Line: 8715

//  <rtree> SFDITEM_REG__NVIC_IPR8
//    <name> IPR8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E420) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR8 >> 0) & 0xFFFFFFFF), ((NVIC_IPR8 = (NVIC_IPR8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR8_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR8_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR8_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR8_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR9  --------------------------------
// SVD Line: 8750

unsigned int NVIC_IPR9 __AT (0xE000E424);



// ------------------------------  Field Item: NVIC_IPR9_IPR_N0  ----------------------------------
// SVD Line: 8759

//  <item> SFDITEM_FIELD__NVIC_IPR9_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E424) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR9 >> 0) & 0xFF), ((NVIC_IPR9 = (NVIC_IPR9 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR9_IPR_N1  ----------------------------------
// SVD Line: 8765

//  <item> SFDITEM_FIELD__NVIC_IPR9_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E424) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR9 >> 8) & 0xFF), ((NVIC_IPR9 = (NVIC_IPR9 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR9_IPR_N2  ----------------------------------
// SVD Line: 8771

//  <item> SFDITEM_FIELD__NVIC_IPR9_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E424) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR9 >> 16) & 0xFF), ((NVIC_IPR9 = (NVIC_IPR9 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR9_IPR_N3  ----------------------------------
// SVD Line: 8777

//  <item> SFDITEM_FIELD__NVIC_IPR9_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E424) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR9 >> 24) & 0xFF), ((NVIC_IPR9 = (NVIC_IPR9 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_IPR9  -----------------------------------
// SVD Line: 8750

//  <rtree> SFDITEM_REG__NVIC_IPR9
//    <name> IPR9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E424) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR9 >> 0) & 0xFFFFFFFF), ((NVIC_IPR9 = (NVIC_IPR9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR9_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR9_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR9_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR9_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR10  -------------------------------
// SVD Line: 8785

unsigned int NVIC_IPR10 __AT (0xE000E428);



// ------------------------------  Field Item: NVIC_IPR10_IPR_N0  ---------------------------------
// SVD Line: 8794

//  <item> SFDITEM_FIELD__NVIC_IPR10_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E428) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR10 >> 0) & 0xFF), ((NVIC_IPR10 = (NVIC_IPR10 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR10_IPR_N1  ---------------------------------
// SVD Line: 8800

//  <item> SFDITEM_FIELD__NVIC_IPR10_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E428) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR10 >> 8) & 0xFF), ((NVIC_IPR10 = (NVIC_IPR10 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR10_IPR_N2  ---------------------------------
// SVD Line: 8806

//  <item> SFDITEM_FIELD__NVIC_IPR10_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E428) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR10 >> 16) & 0xFF), ((NVIC_IPR10 = (NVIC_IPR10 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR10_IPR_N3  ---------------------------------
// SVD Line: 8812

//  <item> SFDITEM_FIELD__NVIC_IPR10_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E428) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR10 >> 24) & 0xFF), ((NVIC_IPR10 = (NVIC_IPR10 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IPR10  -----------------------------------
// SVD Line: 8785

//  <rtree> SFDITEM_REG__NVIC_IPR10
//    <name> IPR10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E428) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR10 >> 0) & 0xFFFFFFFF), ((NVIC_IPR10 = (NVIC_IPR10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR10_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR10_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR10_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR10_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR11  -------------------------------
// SVD Line: 8820

unsigned int NVIC_IPR11 __AT (0xE000E42C);



// ------------------------------  Field Item: NVIC_IPR11_IPR_N0  ---------------------------------
// SVD Line: 8829

//  <item> SFDITEM_FIELD__NVIC_IPR11_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E42C) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR11 >> 0) & 0xFF), ((NVIC_IPR11 = (NVIC_IPR11 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR11_IPR_N1  ---------------------------------
// SVD Line: 8835

//  <item> SFDITEM_FIELD__NVIC_IPR11_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E42C) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR11 >> 8) & 0xFF), ((NVIC_IPR11 = (NVIC_IPR11 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR11_IPR_N2  ---------------------------------
// SVD Line: 8841

//  <item> SFDITEM_FIELD__NVIC_IPR11_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E42C) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR11 >> 16) & 0xFF), ((NVIC_IPR11 = (NVIC_IPR11 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR11_IPR_N3  ---------------------------------
// SVD Line: 8847

//  <item> SFDITEM_FIELD__NVIC_IPR11_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E42C) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR11 >> 24) & 0xFF), ((NVIC_IPR11 = (NVIC_IPR11 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IPR11  -----------------------------------
// SVD Line: 8820

//  <rtree> SFDITEM_REG__NVIC_IPR11
//    <name> IPR11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E42C) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR11 >> 0) & 0xFFFFFFFF), ((NVIC_IPR11 = (NVIC_IPR11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR11_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR11_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR11_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR11_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR12  -------------------------------
// SVD Line: 8855

unsigned int NVIC_IPR12 __AT (0xE000E430);



// ------------------------------  Field Item: NVIC_IPR12_IPR_N0  ---------------------------------
// SVD Line: 8864

//  <item> SFDITEM_FIELD__NVIC_IPR12_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E430) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR12 >> 0) & 0xFF), ((NVIC_IPR12 = (NVIC_IPR12 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR12_IPR_N1  ---------------------------------
// SVD Line: 8870

//  <item> SFDITEM_FIELD__NVIC_IPR12_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E430) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR12 >> 8) & 0xFF), ((NVIC_IPR12 = (NVIC_IPR12 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR12_IPR_N2  ---------------------------------
// SVD Line: 8876

//  <item> SFDITEM_FIELD__NVIC_IPR12_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E430) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR12 >> 16) & 0xFF), ((NVIC_IPR12 = (NVIC_IPR12 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR12_IPR_N3  ---------------------------------
// SVD Line: 8882

//  <item> SFDITEM_FIELD__NVIC_IPR12_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E430) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR12 >> 24) & 0xFF), ((NVIC_IPR12 = (NVIC_IPR12 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IPR12  -----------------------------------
// SVD Line: 8855

//  <rtree> SFDITEM_REG__NVIC_IPR12
//    <name> IPR12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E430) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR12 >> 0) & 0xFFFFFFFF), ((NVIC_IPR12 = (NVIC_IPR12 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR12_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR12_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR12_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR12_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR13  -------------------------------
// SVD Line: 8890

unsigned int NVIC_IPR13 __AT (0xE000E434);



// ------------------------------  Field Item: NVIC_IPR13_IPR_N0  ---------------------------------
// SVD Line: 8899

//  <item> SFDITEM_FIELD__NVIC_IPR13_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E434) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR13 >> 0) & 0xFF), ((NVIC_IPR13 = (NVIC_IPR13 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR13_IPR_N1  ---------------------------------
// SVD Line: 8905

//  <item> SFDITEM_FIELD__NVIC_IPR13_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E434) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR13 >> 8) & 0xFF), ((NVIC_IPR13 = (NVIC_IPR13 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR13_IPR_N2  ---------------------------------
// SVD Line: 8911

//  <item> SFDITEM_FIELD__NVIC_IPR13_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E434) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR13 >> 16) & 0xFF), ((NVIC_IPR13 = (NVIC_IPR13 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR13_IPR_N3  ---------------------------------
// SVD Line: 8917

//  <item> SFDITEM_FIELD__NVIC_IPR13_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E434) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR13 >> 24) & 0xFF), ((NVIC_IPR13 = (NVIC_IPR13 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IPR13  -----------------------------------
// SVD Line: 8890

//  <rtree> SFDITEM_REG__NVIC_IPR13
//    <name> IPR13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E434) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR13 >> 0) & 0xFFFFFFFF), ((NVIC_IPR13 = (NVIC_IPR13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR13_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR13_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR13_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR13_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR14  -------------------------------
// SVD Line: 8925

unsigned int NVIC_IPR14 __AT (0xE000E438);



// ------------------------------  Field Item: NVIC_IPR14_IPR_N0  ---------------------------------
// SVD Line: 8934

//  <item> SFDITEM_FIELD__NVIC_IPR14_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E438) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR14 >> 0) & 0xFF), ((NVIC_IPR14 = (NVIC_IPR14 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR14_IPR_N1  ---------------------------------
// SVD Line: 8940

//  <item> SFDITEM_FIELD__NVIC_IPR14_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E438) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR14 >> 8) & 0xFF), ((NVIC_IPR14 = (NVIC_IPR14 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR14_IPR_N2  ---------------------------------
// SVD Line: 8946

//  <item> SFDITEM_FIELD__NVIC_IPR14_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E438) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR14 >> 16) & 0xFF), ((NVIC_IPR14 = (NVIC_IPR14 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR14_IPR_N3  ---------------------------------
// SVD Line: 8952

//  <item> SFDITEM_FIELD__NVIC_IPR14_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E438) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR14 >> 24) & 0xFF), ((NVIC_IPR14 = (NVIC_IPR14 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IPR14  -----------------------------------
// SVD Line: 8925

//  <rtree> SFDITEM_REG__NVIC_IPR14
//    <name> IPR14 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E438) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR14 >> 0) & 0xFFFFFFFF), ((NVIC_IPR14 = (NVIC_IPR14 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR14_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR14_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR14_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR14_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR15  -------------------------------
// SVD Line: 8960

unsigned int NVIC_IPR15 __AT (0xE000E43C);



// ------------------------------  Field Item: NVIC_IPR15_IPR_N0  ---------------------------------
// SVD Line: 8969

//  <item> SFDITEM_FIELD__NVIC_IPR15_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E43C) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR15 >> 0) & 0xFF), ((NVIC_IPR15 = (NVIC_IPR15 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR15_IPR_N1  ---------------------------------
// SVD Line: 8975

//  <item> SFDITEM_FIELD__NVIC_IPR15_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E43C) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR15 >> 8) & 0xFF), ((NVIC_IPR15 = (NVIC_IPR15 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR15_IPR_N2  ---------------------------------
// SVD Line: 8981

//  <item> SFDITEM_FIELD__NVIC_IPR15_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E43C) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR15 >> 16) & 0xFF), ((NVIC_IPR15 = (NVIC_IPR15 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR15_IPR_N3  ---------------------------------
// SVD Line: 8987

//  <item> SFDITEM_FIELD__NVIC_IPR15_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E43C) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR15 >> 24) & 0xFF), ((NVIC_IPR15 = (NVIC_IPR15 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IPR15  -----------------------------------
// SVD Line: 8960

//  <rtree> SFDITEM_REG__NVIC_IPR15
//    <name> IPR15 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E43C) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR15 >> 0) & 0xFFFFFFFF), ((NVIC_IPR15 = (NVIC_IPR15 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR15_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR15_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR15_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR15_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR16  -------------------------------
// SVD Line: 8995

unsigned int NVIC_IPR16 __AT (0xE000E440);



// ------------------------------  Field Item: NVIC_IPR16_IPR_N0  ---------------------------------
// SVD Line: 9004

//  <item> SFDITEM_FIELD__NVIC_IPR16_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E440) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR16 >> 0) & 0xFF), ((NVIC_IPR16 = (NVIC_IPR16 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR16_IPR_N1  ---------------------------------
// SVD Line: 9010

//  <item> SFDITEM_FIELD__NVIC_IPR16_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E440) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR16 >> 8) & 0xFF), ((NVIC_IPR16 = (NVIC_IPR16 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR16_IPR_N2  ---------------------------------
// SVD Line: 9016

//  <item> SFDITEM_FIELD__NVIC_IPR16_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E440) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR16 >> 16) & 0xFF), ((NVIC_IPR16 = (NVIC_IPR16 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR16_IPR_N3  ---------------------------------
// SVD Line: 9022

//  <item> SFDITEM_FIELD__NVIC_IPR16_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E440) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR16 >> 24) & 0xFF), ((NVIC_IPR16 = (NVIC_IPR16 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IPR16  -----------------------------------
// SVD Line: 8995

//  <rtree> SFDITEM_REG__NVIC_IPR16
//    <name> IPR16 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E440) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR16 >> 0) & 0xFFFFFFFF), ((NVIC_IPR16 = (NVIC_IPR16 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR16_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR16_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR16_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR16_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR17  -------------------------------
// SVD Line: 9030

unsigned int NVIC_IPR17 __AT (0xE000E444);



// ------------------------------  Field Item: NVIC_IPR17_IPR_N0  ---------------------------------
// SVD Line: 9039

//  <item> SFDITEM_FIELD__NVIC_IPR17_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E444) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR17 >> 0) & 0xFF), ((NVIC_IPR17 = (NVIC_IPR17 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR17_IPR_N1  ---------------------------------
// SVD Line: 9045

//  <item> SFDITEM_FIELD__NVIC_IPR17_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E444) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR17 >> 8) & 0xFF), ((NVIC_IPR17 = (NVIC_IPR17 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR17_IPR_N2  ---------------------------------
// SVD Line: 9051

//  <item> SFDITEM_FIELD__NVIC_IPR17_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E444) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR17 >> 16) & 0xFF), ((NVIC_IPR17 = (NVIC_IPR17 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR17_IPR_N3  ---------------------------------
// SVD Line: 9057

//  <item> SFDITEM_FIELD__NVIC_IPR17_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E444) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR17 >> 24) & 0xFF), ((NVIC_IPR17 = (NVIC_IPR17 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IPR17  -----------------------------------
// SVD Line: 9030

//  <rtree> SFDITEM_REG__NVIC_IPR17
//    <name> IPR17 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E444) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR17 >> 0) & 0xFFFFFFFF), ((NVIC_IPR17 = (NVIC_IPR17 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR17_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR17_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR17_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR17_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR18  -------------------------------
// SVD Line: 9065

unsigned int NVIC_IPR18 __AT (0xE000E448);



// ------------------------------  Field Item: NVIC_IPR18_IPR_N0  ---------------------------------
// SVD Line: 9074

//  <item> SFDITEM_FIELD__NVIC_IPR18_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E448) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR18 >> 0) & 0xFF), ((NVIC_IPR18 = (NVIC_IPR18 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR18_IPR_N1  ---------------------------------
// SVD Line: 9080

//  <item> SFDITEM_FIELD__NVIC_IPR18_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E448) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR18 >> 8) & 0xFF), ((NVIC_IPR18 = (NVIC_IPR18 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR18_IPR_N2  ---------------------------------
// SVD Line: 9086

//  <item> SFDITEM_FIELD__NVIC_IPR18_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E448) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR18 >> 16) & 0xFF), ((NVIC_IPR18 = (NVIC_IPR18 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR18_IPR_N3  ---------------------------------
// SVD Line: 9092

//  <item> SFDITEM_FIELD__NVIC_IPR18_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E448) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR18 >> 24) & 0xFF), ((NVIC_IPR18 = (NVIC_IPR18 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IPR18  -----------------------------------
// SVD Line: 9065

//  <rtree> SFDITEM_REG__NVIC_IPR18
//    <name> IPR18 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E448) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR18 >> 0) & 0xFFFFFFFF), ((NVIC_IPR18 = (NVIC_IPR18 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR18_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR18_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR18_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR18_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR19  -------------------------------
// SVD Line: 9100

unsigned int NVIC_IPR19 __AT (0xE000E44C);



// ------------------------------  Field Item: NVIC_IPR19_IPR_N0  ---------------------------------
// SVD Line: 9109

//  <item> SFDITEM_FIELD__NVIC_IPR19_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E44C) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR19 >> 0) & 0xFF), ((NVIC_IPR19 = (NVIC_IPR19 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR19_IPR_N1  ---------------------------------
// SVD Line: 9115

//  <item> SFDITEM_FIELD__NVIC_IPR19_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E44C) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR19 >> 8) & 0xFF), ((NVIC_IPR19 = (NVIC_IPR19 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR19_IPR_N2  ---------------------------------
// SVD Line: 9121

//  <item> SFDITEM_FIELD__NVIC_IPR19_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E44C) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR19 >> 16) & 0xFF), ((NVIC_IPR19 = (NVIC_IPR19 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR19_IPR_N3  ---------------------------------
// SVD Line: 9127

//  <item> SFDITEM_FIELD__NVIC_IPR19_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E44C) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR19 >> 24) & 0xFF), ((NVIC_IPR19 = (NVIC_IPR19 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IPR19  -----------------------------------
// SVD Line: 9100

//  <rtree> SFDITEM_REG__NVIC_IPR19
//    <name> IPR19 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E44C) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR19 >> 0) & 0xFFFFFFFF), ((NVIC_IPR19 = (NVIC_IPR19 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR19_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR19_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR19_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR19_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR20  -------------------------------
// SVD Line: 9135

unsigned int NVIC_IPR20 __AT (0xE000E450);



// ------------------------------  Field Item: NVIC_IPR20_IPR_N0  ---------------------------------
// SVD Line: 9144

//  <item> SFDITEM_FIELD__NVIC_IPR20_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E450) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR20 >> 0) & 0xFF), ((NVIC_IPR20 = (NVIC_IPR20 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR20_IPR_N1  ---------------------------------
// SVD Line: 9150

//  <item> SFDITEM_FIELD__NVIC_IPR20_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E450) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR20 >> 8) & 0xFF), ((NVIC_IPR20 = (NVIC_IPR20 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR20_IPR_N2  ---------------------------------
// SVD Line: 9156

//  <item> SFDITEM_FIELD__NVIC_IPR20_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E450) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR20 >> 16) & 0xFF), ((NVIC_IPR20 = (NVIC_IPR20 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR20_IPR_N3  ---------------------------------
// SVD Line: 9162

//  <item> SFDITEM_FIELD__NVIC_IPR20_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E450) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR20 >> 24) & 0xFF), ((NVIC_IPR20 = (NVIC_IPR20 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IPR20  -----------------------------------
// SVD Line: 9135

//  <rtree> SFDITEM_REG__NVIC_IPR20
//    <name> IPR20 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E450) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR20 >> 0) & 0xFFFFFFFF), ((NVIC_IPR20 = (NVIC_IPR20 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR20_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR20_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR20_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR20_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR21  -------------------------------
// SVD Line: 9170

unsigned int NVIC_IPR21 __AT (0xE000E454);



// --------------------------------  Register Item: NVIC_IPR21  -----------------------------------
// SVD Line: 9170

//  <item> SFDITEM_REG__NVIC_IPR21
//    <name> IPR21 </name>
//    <i> [Bits 31..0] RW (@ 0xE000E454) Interrupt Priority Register </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_IPR21 >> 0) & 0xFFFFFFFF), ((NVIC_IPR21 = (NVIC_IPR21 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register Item Address: NVIC_IPR22  -------------------------------
// SVD Line: 9179

unsigned int NVIC_IPR22 __AT (0xE000E458);



// --------------------------------  Register Item: NVIC_IPR22  -----------------------------------
// SVD Line: 9179

//  <item> SFDITEM_REG__NVIC_IPR22
//    <name> IPR22 </name>
//    <i> [Bits 31..0] RW (@ 0xE000E458) Interrupt Priority Register </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_IPR22 >> 0) & 0xFFFFFFFF), ((NVIC_IPR22 = (NVIC_IPR22 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Peripheral View: NVIC  -------------------------------------
// SVD Line: 8162

//  <view> NVIC
//    <name> NVIC </name>
//    <item> SFDITEM_REG__NVIC_ISER0 </item>
//    <item> SFDITEM_REG__NVIC_ISER1 </item>
//    <item> SFDITEM_REG__NVIC_ISER2 </item>
//    <item> SFDITEM_REG__NVIC_ICER0 </item>
//    <item> SFDITEM_REG__NVIC_ICER1 </item>
//    <item> SFDITEM_REG__NVIC_ICER2 </item>
//    <item> SFDITEM_REG__NVIC_ISPR0 </item>
//    <item> SFDITEM_REG__NVIC_ISPR1 </item>
//    <item> SFDITEM_REG__NVIC_ISPR2 </item>
//    <item> SFDITEM_REG__NVIC_ICPR0 </item>
//    <item> SFDITEM_REG__NVIC_ICPR1 </item>
//    <item> SFDITEM_REG__NVIC_ICPR2 </item>
//    <item> SFDITEM_REG__NVIC_IABR0 </item>
//    <item> SFDITEM_REG__NVIC_IABR1 </item>
//    <item> SFDITEM_REG__NVIC_IABR2 </item>
//    <item> SFDITEM_REG__NVIC_IPR0 </item>
//    <item> SFDITEM_REG__NVIC_IPR1 </item>
//    <item> SFDITEM_REG__NVIC_IPR2 </item>
//    <item> SFDITEM_REG__NVIC_IPR3 </item>
//    <item> SFDITEM_REG__NVIC_IPR4 </item>
//    <item> SFDITEM_REG__NVIC_IPR5 </item>
//    <item> SFDITEM_REG__NVIC_IPR6 </item>
//    <item> SFDITEM_REG__NVIC_IPR7 </item>
//    <item> SFDITEM_REG__NVIC_IPR8 </item>
//    <item> SFDITEM_REG__NVIC_IPR9 </item>
//    <item> SFDITEM_REG__NVIC_IPR10 </item>
//    <item> SFDITEM_REG__NVIC_IPR11 </item>
//    <item> SFDITEM_REG__NVIC_IPR12 </item>
//    <item> SFDITEM_REG__NVIC_IPR13 </item>
//    <item> SFDITEM_REG__NVIC_IPR14 </item>
//    <item> SFDITEM_REG__NVIC_IPR15 </item>
//    <item> SFDITEM_REG__NVIC_IPR16 </item>
//    <item> SFDITEM_REG__NVIC_IPR17 </item>
//    <item> SFDITEM_REG__NVIC_IPR18 </item>
//    <item> SFDITEM_REG__NVIC_IPR19 </item>
//    <item> SFDITEM_REG__NVIC_IPR20 </item>
//    <item> SFDITEM_REG__NVIC_IPR21 </item>
//    <item> SFDITEM_REG__NVIC_IPR22 </item>
//  </view>
//  


// --------------------------  Register Item Address: NVIC_STIR_STIR  -----------------------------
// SVD Line: 9202

unsigned int NVIC_STIR_STIR __AT (0xE000EF00);



// ----------------------------  Field Item: NVIC_STIR_STIR_INTID  --------------------------------
// SVD Line: 9212

//  <item> SFDITEM_FIELD__NVIC_STIR_STIR_INTID
//    <name> INTID </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0xE000EF00) Software generated interrupt  ID </i>
//    <edit> 
//      <loc> ( (unsigned short)((NVIC_STIR_STIR >> 0) & 0x1FF), ((NVIC_STIR_STIR = (NVIC_STIR_STIR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: NVIC_STIR_STIR  ---------------------------------
// SVD Line: 9202

//  <rtree> SFDITEM_REG__NVIC_STIR_STIR
//    <name> STIR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000EF00) Software trigger interrupt  register </i>
//    <loc> ( (unsigned int)((NVIC_STIR_STIR >> 0) & 0xFFFFFFFF), ((NVIC_STIR_STIR = (NVIC_STIR_STIR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_STIR_STIR_INTID </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: NVIC_STIR  -----------------------------------
// SVD Line: 9190

//  <view> NVIC_STIR
//    <name> NVIC_STIR </name>
//    <item> SFDITEM_REG__NVIC_STIR_STIR </item>
//  </view>
//  


// -------------------------  Register Item Address: OPAMP_OPAMP1_CSR  ----------------------------
// SVD Line: 9234

unsigned int OPAMP_OPAMP1_CSR __AT (0x40007800);



// ---------------------------  Field Item: OPAMP_OPAMP1_CSR_OPAEN  -------------------------------
// SVD Line: 9243

//  <item> SFDITEM_FIELD__OPAMP_OPAMP1_CSR_OPAEN
//    <name> OPAEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40007800) Operational amplifier  Enable </i>
//    <check> 
//      <loc> ( (unsigned int) OPAMP_OPAMP1_CSR ) </loc>
//      <o.0..0> OPAEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: OPAMP_OPAMP1_CSR_OPALPM  ------------------------------
// SVD Line: 9250

//  <item> SFDITEM_FIELD__OPAMP_OPAMP1_CSR_OPALPM
//    <name> OPALPM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40007800) Operational amplifier Low Power  Mode </i>
//    <check> 
//      <loc> ( (unsigned int) OPAMP_OPAMP1_CSR ) </loc>
//      <o.1..1> OPALPM
//    </check>
//  </item>
//  


// --------------------------  Field Item: OPAMP_OPAMP1_CSR_OPAMODE  ------------------------------
// SVD Line: 9257

//  <item> SFDITEM_FIELD__OPAMP_OPAMP1_CSR_OPAMODE
//    <name> OPAMODE </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40007800) Operational amplifier PGA  mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((OPAMP_OPAMP1_CSR >> 2) & 0x3), ((OPAMP_OPAMP1_CSR = (OPAMP_OPAMP1_CSR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: OPAMP_OPAMP1_CSR_PGA_GAIN  -----------------------------
// SVD Line: 9264

//  <item> SFDITEM_FIELD__OPAMP_OPAMP1_CSR_PGA_GAIN
//    <name> PGA_GAIN </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40007800) Operational amplifier Programmable  amplifier gain value </i>
//    <edit> 
//      <loc> ( (unsigned char)((OPAMP_OPAMP1_CSR >> 4) & 0x3), ((OPAMP_OPAMP1_CSR = (OPAMP_OPAMP1_CSR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: OPAMP_OPAMP1_CSR_VM_SEL  ------------------------------
// SVD Line: 9271

//  <item> SFDITEM_FIELD__OPAMP_OPAMP1_CSR_VM_SEL
//    <name> VM_SEL </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40007800) Inverting input selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((OPAMP_OPAMP1_CSR >> 8) & 0x3), ((OPAMP_OPAMP1_CSR = (OPAMP_OPAMP1_CSR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: OPAMP_OPAMP1_CSR_VP_SEL  ------------------------------
// SVD Line: 9277

//  <item> SFDITEM_FIELD__OPAMP_OPAMP1_CSR_VP_SEL
//    <name> VP_SEL </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40007800) Non inverted input  selection </i>
//    <check> 
//      <loc> ( (unsigned int) OPAMP_OPAMP1_CSR ) </loc>
//      <o.10..10> VP_SEL
//    </check>
//  </item>
//  


// ---------------------------  Field Item: OPAMP_OPAMP1_CSR_CALON  -------------------------------
// SVD Line: 9284

//  <item> SFDITEM_FIELD__OPAMP_OPAMP1_CSR_CALON
//    <name> CALON </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40007800) Calibration mode enabled </i>
//    <check> 
//      <loc> ( (unsigned int) OPAMP_OPAMP1_CSR ) </loc>
//      <o.12..12> CALON
//    </check>
//  </item>
//  


// ---------------------------  Field Item: OPAMP_OPAMP1_CSR_CALSEL  ------------------------------
// SVD Line: 9290

//  <item> SFDITEM_FIELD__OPAMP_OPAMP1_CSR_CALSEL
//    <name> CALSEL </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40007800) Calibration selection </i>
//    <check> 
//      <loc> ( (unsigned int) OPAMP_OPAMP1_CSR ) </loc>
//      <o.13..13> CALSEL
//    </check>
//  </item>
//  


// --------------------------  Field Item: OPAMP_OPAMP1_CSR_USERTRIM  -----------------------------
// SVD Line: 9296

//  <item> SFDITEM_FIELD__OPAMP_OPAMP1_CSR_USERTRIM
//    <name> USERTRIM </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40007800) allows to switch from AOP offset trimmed  values to AOP offset </i>
//    <check> 
//      <loc> ( (unsigned int) OPAMP_OPAMP1_CSR ) </loc>
//      <o.14..14> USERTRIM
//    </check>
//  </item>
//  


// ---------------------------  Field Item: OPAMP_OPAMP1_CSR_CALOUT  ------------------------------
// SVD Line: 9303

//  <item> SFDITEM_FIELD__OPAMP_OPAMP1_CSR_CALOUT
//    <name> CALOUT </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40007800) Operational amplifier calibration  output </i>
//    <check> 
//      <loc> ( (unsigned int) OPAMP_OPAMP1_CSR ) </loc>
//      <o.15..15> CALOUT
//    </check>
//  </item>
//  


// -------------------------  Field Item: OPAMP_OPAMP1_CSR_OPA_RANGE  -----------------------------
// SVD Line: 9310

//  <item> SFDITEM_FIELD__OPAMP_OPAMP1_CSR_OPA_RANGE
//    <name> OPA_RANGE </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40007800) Operational amplifier power supply range  for stability </i>
//    <check> 
//      <loc> ( (unsigned int) OPAMP_OPAMP1_CSR ) </loc>
//      <o.31..31> OPA_RANGE
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: OPAMP_OPAMP1_CSR  --------------------------------
// SVD Line: 9234

//  <rtree> SFDITEM_REG__OPAMP_OPAMP1_CSR
//    <name> OPAMP1_CSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007800) OPAMP1 control/status register </i>
//    <loc> ( (unsigned int)((OPAMP_OPAMP1_CSR >> 0) & 0xFFFFFFFF), ((OPAMP_OPAMP1_CSR = (OPAMP_OPAMP1_CSR & ~(0x8000F73FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x8000F73F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OPAMP_OPAMP1_CSR_OPAEN </item>
//    <item> SFDITEM_FIELD__OPAMP_OPAMP1_CSR_OPALPM </item>
//    <item> SFDITEM_FIELD__OPAMP_OPAMP1_CSR_OPAMODE </item>
//    <item> SFDITEM_FIELD__OPAMP_OPAMP1_CSR_PGA_GAIN </item>
//    <item> SFDITEM_FIELD__OPAMP_OPAMP1_CSR_VM_SEL </item>
//    <item> SFDITEM_FIELD__OPAMP_OPAMP1_CSR_VP_SEL </item>
//    <item> SFDITEM_FIELD__OPAMP_OPAMP1_CSR_CALON </item>
//    <item> SFDITEM_FIELD__OPAMP_OPAMP1_CSR_CALSEL </item>
//    <item> SFDITEM_FIELD__OPAMP_OPAMP1_CSR_USERTRIM </item>
//    <item> SFDITEM_FIELD__OPAMP_OPAMP1_CSR_CALOUT </item>
//    <item> SFDITEM_FIELD__OPAMP_OPAMP1_CSR_OPA_RANGE </item>
//  </rtree>
//  


// -------------------------  Register Item Address: OPAMP_OPAMP1_OTR  ----------------------------
// SVD Line: 9319

unsigned int OPAMP_OPAMP1_OTR __AT (0x40007804);



// ------------------------  Field Item: OPAMP_OPAMP1_OTR_TRIMOFFSETN  ----------------------------
// SVD Line: 9329

//  <item> SFDITEM_FIELD__OPAMP_OPAMP1_OTR_TRIMOFFSETN
//    <name> TRIMOFFSETN </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40007804) Trim for NMOS differential  pairs </i>
//    <edit> 
//      <loc> ( (unsigned char)((OPAMP_OPAMP1_OTR >> 0) & 0x1F), ((OPAMP_OPAMP1_OTR = (OPAMP_OPAMP1_OTR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OPAMP_OPAMP1_OTR_TRIMOFFSETP  ----------------------------
// SVD Line: 9336

//  <item> SFDITEM_FIELD__OPAMP_OPAMP1_OTR_TRIMOFFSETP
//    <name> TRIMOFFSETP </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x40007804) Trim for PMOS differential  pairs </i>
//    <edit> 
//      <loc> ( (unsigned char)((OPAMP_OPAMP1_OTR >> 8) & 0x1F), ((OPAMP_OPAMP1_OTR = (OPAMP_OPAMP1_OTR & ~(0x1FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: OPAMP_OPAMP1_OTR  --------------------------------
// SVD Line: 9319

//  <rtree> SFDITEM_REG__OPAMP_OPAMP1_OTR
//    <name> OPAMP1_OTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007804) OPAMP1 offset trimming register in normal  mode </i>
//    <loc> ( (unsigned int)((OPAMP_OPAMP1_OTR >> 0) & 0xFFFFFFFF), ((OPAMP_OPAMP1_OTR = (OPAMP_OPAMP1_OTR & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OPAMP_OPAMP1_OTR_TRIMOFFSETN </item>
//    <item> SFDITEM_FIELD__OPAMP_OPAMP1_OTR_TRIMOFFSETP </item>
//  </rtree>
//  


// ------------------------  Register Item Address: OPAMP_OPAMP1_LPOTR  ---------------------------
// SVD Line: 9345

unsigned int OPAMP_OPAMP1_LPOTR __AT (0x40007808);



// ----------------------  Field Item: OPAMP_OPAMP1_LPOTR_TRIMLPOFFSETN  --------------------------
// SVD Line: 9355

//  <item> SFDITEM_FIELD__OPAMP_OPAMP1_LPOTR_TRIMLPOFFSETN
//    <name> TRIMLPOFFSETN </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40007808) Trim for NMOS differential  pairs </i>
//    <edit> 
//      <loc> ( (unsigned char)((OPAMP_OPAMP1_LPOTR >> 0) & 0x1F), ((OPAMP_OPAMP1_LPOTR = (OPAMP_OPAMP1_LPOTR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: OPAMP_OPAMP1_LPOTR_TRIMLPOFFSETP  --------------------------
// SVD Line: 9362

//  <item> SFDITEM_FIELD__OPAMP_OPAMP1_LPOTR_TRIMLPOFFSETP
//    <name> TRIMLPOFFSETP </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x40007808) Trim for PMOS differential  pairs </i>
//    <edit> 
//      <loc> ( (unsigned char)((OPAMP_OPAMP1_LPOTR >> 8) & 0x1F), ((OPAMP_OPAMP1_LPOTR = (OPAMP_OPAMP1_LPOTR & ~(0x1FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: OPAMP_OPAMP1_LPOTR  -------------------------------
// SVD Line: 9345

//  <rtree> SFDITEM_REG__OPAMP_OPAMP1_LPOTR
//    <name> OPAMP1_LPOTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007808) OPAMP1 offset trimming register in low-power  mode </i>
//    <loc> ( (unsigned int)((OPAMP_OPAMP1_LPOTR >> 0) & 0xFFFFFFFF), ((OPAMP_OPAMP1_LPOTR = (OPAMP_OPAMP1_LPOTR & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OPAMP_OPAMP1_LPOTR_TRIMLPOFFSETN </item>
//    <item> SFDITEM_FIELD__OPAMP_OPAMP1_LPOTR_TRIMLPOFFSETP </item>
//  </rtree>
//  


// -------------------------  Register Item Address: OPAMP_OPAMP2_CSR  ----------------------------
// SVD Line: 9371

unsigned int OPAMP_OPAMP2_CSR __AT (0x40007810);



// ---------------------------  Field Item: OPAMP_OPAMP2_CSR_OPAEN  -------------------------------
// SVD Line: 9380

//  <item> SFDITEM_FIELD__OPAMP_OPAMP2_CSR_OPAEN
//    <name> OPAEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40007810) Operational amplifier  Enable </i>
//    <check> 
//      <loc> ( (unsigned int) OPAMP_OPAMP2_CSR ) </loc>
//      <o.0..0> OPAEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: OPAMP_OPAMP2_CSR_OPALPM  ------------------------------
// SVD Line: 9387

//  <item> SFDITEM_FIELD__OPAMP_OPAMP2_CSR_OPALPM
//    <name> OPALPM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40007810) Operational amplifier Low Power  Mode </i>
//    <check> 
//      <loc> ( (unsigned int) OPAMP_OPAMP2_CSR ) </loc>
//      <o.1..1> OPALPM
//    </check>
//  </item>
//  


// --------------------------  Field Item: OPAMP_OPAMP2_CSR_OPAMODE  ------------------------------
// SVD Line: 9394

//  <item> SFDITEM_FIELD__OPAMP_OPAMP2_CSR_OPAMODE
//    <name> OPAMODE </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40007810) Operational amplifier PGA  mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((OPAMP_OPAMP2_CSR >> 2) & 0x3), ((OPAMP_OPAMP2_CSR = (OPAMP_OPAMP2_CSR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: OPAMP_OPAMP2_CSR_PGA_GAIN  -----------------------------
// SVD Line: 9401

//  <item> SFDITEM_FIELD__OPAMP_OPAMP2_CSR_PGA_GAIN
//    <name> PGA_GAIN </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40007810) Operational amplifier Programmable  amplifier gain value </i>
//    <edit> 
//      <loc> ( (unsigned char)((OPAMP_OPAMP2_CSR >> 4) & 0x3), ((OPAMP_OPAMP2_CSR = (OPAMP_OPAMP2_CSR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: OPAMP_OPAMP2_CSR_VM_SEL  ------------------------------
// SVD Line: 9408

//  <item> SFDITEM_FIELD__OPAMP_OPAMP2_CSR_VM_SEL
//    <name> VM_SEL </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40007810) Inverting input selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((OPAMP_OPAMP2_CSR >> 8) & 0x3), ((OPAMP_OPAMP2_CSR = (OPAMP_OPAMP2_CSR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: OPAMP_OPAMP2_CSR_VP_SEL  ------------------------------
// SVD Line: 9414

//  <item> SFDITEM_FIELD__OPAMP_OPAMP2_CSR_VP_SEL
//    <name> VP_SEL </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40007810) Non inverted input  selection </i>
//    <check> 
//      <loc> ( (unsigned int) OPAMP_OPAMP2_CSR ) </loc>
//      <o.10..10> VP_SEL
//    </check>
//  </item>
//  


// ---------------------------  Field Item: OPAMP_OPAMP2_CSR_CALON  -------------------------------
// SVD Line: 9421

//  <item> SFDITEM_FIELD__OPAMP_OPAMP2_CSR_CALON
//    <name> CALON </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40007810) Calibration mode enabled </i>
//    <check> 
//      <loc> ( (unsigned int) OPAMP_OPAMP2_CSR ) </loc>
//      <o.12..12> CALON
//    </check>
//  </item>
//  


// ---------------------------  Field Item: OPAMP_OPAMP2_CSR_CALSEL  ------------------------------
// SVD Line: 9427

//  <item> SFDITEM_FIELD__OPAMP_OPAMP2_CSR_CALSEL
//    <name> CALSEL </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40007810) Calibration selection </i>
//    <check> 
//      <loc> ( (unsigned int) OPAMP_OPAMP2_CSR ) </loc>
//      <o.13..13> CALSEL
//    </check>
//  </item>
//  


// --------------------------  Field Item: OPAMP_OPAMP2_CSR_USERTRIM  -----------------------------
// SVD Line: 9433

//  <item> SFDITEM_FIELD__OPAMP_OPAMP2_CSR_USERTRIM
//    <name> USERTRIM </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40007810) allows to switch from AOP offset trimmed  values to AOP offset </i>
//    <check> 
//      <loc> ( (unsigned int) OPAMP_OPAMP2_CSR ) </loc>
//      <o.14..14> USERTRIM
//    </check>
//  </item>
//  


// ---------------------------  Field Item: OPAMP_OPAMP2_CSR_CALOUT  ------------------------------
// SVD Line: 9440

//  <item> SFDITEM_FIELD__OPAMP_OPAMP2_CSR_CALOUT
//    <name> CALOUT </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40007810) Operational amplifier calibration  output </i>
//    <check> 
//      <loc> ( (unsigned int) OPAMP_OPAMP2_CSR ) </loc>
//      <o.15..15> CALOUT
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: OPAMP_OPAMP2_CSR  --------------------------------
// SVD Line: 9371

//  <rtree> SFDITEM_REG__OPAMP_OPAMP2_CSR
//    <name> OPAMP2_CSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007810) OPAMP2 control/status register </i>
//    <loc> ( (unsigned int)((OPAMP_OPAMP2_CSR >> 0) & 0xFFFFFFFF), ((OPAMP_OPAMP2_CSR = (OPAMP_OPAMP2_CSR & ~(0xF73FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF73F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OPAMP_OPAMP2_CSR_OPAEN </item>
//    <item> SFDITEM_FIELD__OPAMP_OPAMP2_CSR_OPALPM </item>
//    <item> SFDITEM_FIELD__OPAMP_OPAMP2_CSR_OPAMODE </item>
//    <item> SFDITEM_FIELD__OPAMP_OPAMP2_CSR_PGA_GAIN </item>
//    <item> SFDITEM_FIELD__OPAMP_OPAMP2_CSR_VM_SEL </item>
//    <item> SFDITEM_FIELD__OPAMP_OPAMP2_CSR_VP_SEL </item>
//    <item> SFDITEM_FIELD__OPAMP_OPAMP2_CSR_CALON </item>
//    <item> SFDITEM_FIELD__OPAMP_OPAMP2_CSR_CALSEL </item>
//    <item> SFDITEM_FIELD__OPAMP_OPAMP2_CSR_USERTRIM </item>
//    <item> SFDITEM_FIELD__OPAMP_OPAMP2_CSR_CALOUT </item>
//  </rtree>
//  


// -------------------------  Register Item Address: OPAMP_OPAMP2_OTR  ----------------------------
// SVD Line: 9449

unsigned int OPAMP_OPAMP2_OTR __AT (0x40007814);



// ------------------------  Field Item: OPAMP_OPAMP2_OTR_TRIMOFFSETN  ----------------------------
// SVD Line: 9459

//  <item> SFDITEM_FIELD__OPAMP_OPAMP2_OTR_TRIMOFFSETN
//    <name> TRIMOFFSETN </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40007814) Trim for NMOS differential  pairs </i>
//    <edit> 
//      <loc> ( (unsigned char)((OPAMP_OPAMP2_OTR >> 0) & 0x1F), ((OPAMP_OPAMP2_OTR = (OPAMP_OPAMP2_OTR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OPAMP_OPAMP2_OTR_TRIMOFFSETP  ----------------------------
// SVD Line: 9466

//  <item> SFDITEM_FIELD__OPAMP_OPAMP2_OTR_TRIMOFFSETP
//    <name> TRIMOFFSETP </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x40007814) Trim for PMOS differential  pairs </i>
//    <edit> 
//      <loc> ( (unsigned char)((OPAMP_OPAMP2_OTR >> 8) & 0x1F), ((OPAMP_OPAMP2_OTR = (OPAMP_OPAMP2_OTR & ~(0x1FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: OPAMP_OPAMP2_OTR  --------------------------------
// SVD Line: 9449

//  <rtree> SFDITEM_REG__OPAMP_OPAMP2_OTR
//    <name> OPAMP2_OTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007814) OPAMP2 offset trimming register in normal  mode </i>
//    <loc> ( (unsigned int)((OPAMP_OPAMP2_OTR >> 0) & 0xFFFFFFFF), ((OPAMP_OPAMP2_OTR = (OPAMP_OPAMP2_OTR & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OPAMP_OPAMP2_OTR_TRIMOFFSETN </item>
//    <item> SFDITEM_FIELD__OPAMP_OPAMP2_OTR_TRIMOFFSETP </item>
//  </rtree>
//  


// ------------------------  Register Item Address: OPAMP_OPAMP2_LPOTR  ---------------------------
// SVD Line: 9475

unsigned int OPAMP_OPAMP2_LPOTR __AT (0x40007818);



// ----------------------  Field Item: OPAMP_OPAMP2_LPOTR_TRIMLPOFFSETN  --------------------------
// SVD Line: 9485

//  <item> SFDITEM_FIELD__OPAMP_OPAMP2_LPOTR_TRIMLPOFFSETN
//    <name> TRIMLPOFFSETN </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40007818) Trim for NMOS differential  pairs </i>
//    <edit> 
//      <loc> ( (unsigned char)((OPAMP_OPAMP2_LPOTR >> 0) & 0x1F), ((OPAMP_OPAMP2_LPOTR = (OPAMP_OPAMP2_LPOTR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: OPAMP_OPAMP2_LPOTR_TRIMLPOFFSETP  --------------------------
// SVD Line: 9492

//  <item> SFDITEM_FIELD__OPAMP_OPAMP2_LPOTR_TRIMLPOFFSETP
//    <name> TRIMLPOFFSETP </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x40007818) Trim for PMOS differential  pairs </i>
//    <edit> 
//      <loc> ( (unsigned char)((OPAMP_OPAMP2_LPOTR >> 8) & 0x1F), ((OPAMP_OPAMP2_LPOTR = (OPAMP_OPAMP2_LPOTR & ~(0x1FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: OPAMP_OPAMP2_LPOTR  -------------------------------
// SVD Line: 9475

//  <rtree> SFDITEM_REG__OPAMP_OPAMP2_LPOTR
//    <name> OPAMP2_LPOTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007818) OPAMP2 offset trimming register in low-power  mode </i>
//    <loc> ( (unsigned int)((OPAMP_OPAMP2_LPOTR >> 0) & 0xFFFFFFFF), ((OPAMP_OPAMP2_LPOTR = (OPAMP_OPAMP2_LPOTR & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OPAMP_OPAMP2_LPOTR_TRIMLPOFFSETN </item>
//    <item> SFDITEM_FIELD__OPAMP_OPAMP2_LPOTR_TRIMLPOFFSETP </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: OPAMP  -------------------------------------
// SVD Line: 9223

//  <view> OPAMP
//    <name> OPAMP </name>
//    <item> SFDITEM_REG__OPAMP_OPAMP1_CSR </item>
//    <item> SFDITEM_REG__OPAMP_OPAMP1_OTR </item>
//    <item> SFDITEM_REG__OPAMP_OPAMP1_LPOTR </item>
//    <item> SFDITEM_REG__OPAMP_OPAMP2_CSR </item>
//    <item> SFDITEM_REG__OPAMP_OPAMP2_OTR </item>
//    <item> SFDITEM_REG__OPAMP_OPAMP2_LPOTR </item>
//  </view>
//  


// -----------------------------  Register Item Address: PWR_CR1  ---------------------------------
// SVD Line: 9514

unsigned int PWR_CR1 __AT (0x40007000);



// ---------------------------------  Field Item: PWR_CR1_LPR  ------------------------------------
// SVD Line: 9523

//  <item> SFDITEM_FIELD__PWR_CR1_LPR
//    <name> LPR </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40007000) Low-power run </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR1 ) </loc>
//      <o.14..14> LPR
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CR1_VOS  ------------------------------------
// SVD Line: 9529

//  <item> SFDITEM_FIELD__PWR_CR1_VOS
//    <name> VOS </name>
//    <rw> 
//    <i> [Bits 10..9] RW (@ 0x40007000) Voltage scaling range  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((PWR_CR1 >> 9) & 0x3), ((PWR_CR1 = (PWR_CR1 & ~(0x3UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CR1_DBP  ------------------------------------
// SVD Line: 9536

//  <item> SFDITEM_FIELD__PWR_CR1_DBP
//    <name> DBP </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40007000) Disable backup domain write  protection </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR1 ) </loc>
//      <o.8..8> DBP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_CR1_LPMS  ------------------------------------
// SVD Line: 9543

//  <item> SFDITEM_FIELD__PWR_CR1_LPMS
//    <name> LPMS </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40007000) Low-power mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((PWR_CR1 >> 0) & 0x7), ((PWR_CR1 = (PWR_CR1 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: PWR_CR1  ------------------------------------
// SVD Line: 9514

//  <rtree> SFDITEM_REG__PWR_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007000) Power control register 1 </i>
//    <loc> ( (unsigned int)((PWR_CR1 >> 0) & 0xFFFFFFFF), ((PWR_CR1 = (PWR_CR1 & ~(0x4707UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x4707) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PWR_CR1_LPR </item>
//    <item> SFDITEM_FIELD__PWR_CR1_VOS </item>
//    <item> SFDITEM_FIELD__PWR_CR1_DBP </item>
//    <item> SFDITEM_FIELD__PWR_CR1_LPMS </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PWR_CR2  ---------------------------------
// SVD Line: 9551

unsigned int PWR_CR2 __AT (0x40007004);



// ---------------------------------  Field Item: PWR_CR2_USV  ------------------------------------
// SVD Line: 9560

//  <item> SFDITEM_FIELD__PWR_CR2_USV
//    <name> USV </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40007004) VDDUSB USB supply valid </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR2 ) </loc>
//      <o.10..10> USV
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_CR2_IOSV  ------------------------------------
// SVD Line: 9566

//  <item> SFDITEM_FIELD__PWR_CR2_IOSV
//    <name> IOSV </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40007004) VDDIO2 Independent I/Os supply  valid </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR2 ) </loc>
//      <o.9..9> IOSV
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_CR2_PVME4  -----------------------------------
// SVD Line: 9573

//  <item> SFDITEM_FIELD__PWR_CR2_PVME4
//    <name> PVME4 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40007004) Peripheral voltage monitoring 4 enable:  VDDA vs. 2.2V </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR2 ) </loc>
//      <o.7..7> PVME4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_CR2_PVME3  -----------------------------------
// SVD Line: 9580

//  <item> SFDITEM_FIELD__PWR_CR2_PVME3
//    <name> PVME3 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40007004) Peripheral voltage monitoring 3 enable:  VDDA vs. 1.62V </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR2 ) </loc>
//      <o.6..6> PVME3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_CR2_PVME2  -----------------------------------
// SVD Line: 9587

//  <item> SFDITEM_FIELD__PWR_CR2_PVME2
//    <name> PVME2 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40007004) Peripheral voltage monitoring 2 enable:  VDDIO2 vs. 0.9V </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR2 ) </loc>
//      <o.5..5> PVME2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_CR2_PVME1  -----------------------------------
// SVD Line: 9594

//  <item> SFDITEM_FIELD__PWR_CR2_PVME1
//    <name> PVME1 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40007004) Peripheral voltage monitoring 1 enable:  VDDUSB vs. 1.2V </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR2 ) </loc>
//      <o.4..4> PVME1
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CR2_PLS  ------------------------------------
// SVD Line: 9601

//  <item> SFDITEM_FIELD__PWR_CR2_PLS
//    <name> PLS </name>
//    <rw> 
//    <i> [Bits 3..1] RW (@ 0x40007004) Power voltage detector level  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((PWR_CR2 >> 1) & 0x7), ((PWR_CR2 = (PWR_CR2 & ~(0x7UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: PWR_CR2_PVDE  ------------------------------------
// SVD Line: 9608

//  <item> SFDITEM_FIELD__PWR_CR2_PVDE
//    <name> PVDE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40007004) Power voltage detector  enable </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR2 ) </loc>
//      <o.0..0> PVDE
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: PWR_CR2  ------------------------------------
// SVD Line: 9551

//  <rtree> SFDITEM_REG__PWR_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007004) Power control register 2 </i>
//    <loc> ( (unsigned int)((PWR_CR2 >> 0) & 0xFFFFFFFF), ((PWR_CR2 = (PWR_CR2 & ~(0x6FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x6FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PWR_CR2_USV </item>
//    <item> SFDITEM_FIELD__PWR_CR2_IOSV </item>
//    <item> SFDITEM_FIELD__PWR_CR2_PVME4 </item>
//    <item> SFDITEM_FIELD__PWR_CR2_PVME3 </item>
//    <item> SFDITEM_FIELD__PWR_CR2_PVME2 </item>
//    <item> SFDITEM_FIELD__PWR_CR2_PVME1 </item>
//    <item> SFDITEM_FIELD__PWR_CR2_PLS </item>
//    <item> SFDITEM_FIELD__PWR_CR2_PVDE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PWR_CR3  ---------------------------------
// SVD Line: 9617

unsigned int PWR_CR3 __AT (0x40007008);



// ---------------------------------  Field Item: PWR_CR3_EWF  ------------------------------------
// SVD Line: 9626

//  <item> SFDITEM_FIELD__PWR_CR3_EWF
//    <name> EWF </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40007008) Enable internal wakeup  line </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR3 ) </loc>
//      <o.15..15> EWF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CR3_APC  ------------------------------------
// SVD Line: 9633

//  <item> SFDITEM_FIELD__PWR_CR3_APC
//    <name> APC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40007008) Apply pull-up and pull-down  configuration </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR3 ) </loc>
//      <o.10..10> APC
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CR3_RRS  ------------------------------------
// SVD Line: 9640

//  <item> SFDITEM_FIELD__PWR_CR3_RRS
//    <name> RRS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40007008) SRAM2 retention in Standby  mode </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR3 ) </loc>
//      <o.8..8> RRS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_CR3_EWUP5  -----------------------------------
// SVD Line: 9647

//  <item> SFDITEM_FIELD__PWR_CR3_EWUP5
//    <name> EWUP5 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40007008) Enable Wakeup pin WKUP5 </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR3 ) </loc>
//      <o.4..4> EWUP5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_CR3_EWUP4  -----------------------------------
// SVD Line: 9653

//  <item> SFDITEM_FIELD__PWR_CR3_EWUP4
//    <name> EWUP4 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40007008) Enable Wakeup pin WKUP4 </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR3 ) </loc>
//      <o.3..3> EWUP4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_CR3_EWUP3  -----------------------------------
// SVD Line: 9659

//  <item> SFDITEM_FIELD__PWR_CR3_EWUP3
//    <name> EWUP3 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40007008) Enable Wakeup pin WKUP3 </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR3 ) </loc>
//      <o.2..2> EWUP3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_CR3_EWUP2  -----------------------------------
// SVD Line: 9665

//  <item> SFDITEM_FIELD__PWR_CR3_EWUP2
//    <name> EWUP2 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40007008) Enable Wakeup pin WKUP2 </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR3 ) </loc>
//      <o.1..1> EWUP2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_CR3_EWUP1  -----------------------------------
// SVD Line: 9671

//  <item> SFDITEM_FIELD__PWR_CR3_EWUP1
//    <name> EWUP1 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40007008) Enable Wakeup pin WKUP1 </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR3 ) </loc>
//      <o.0..0> EWUP1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_CR3_ENULP  -----------------------------------
// SVD Line: 9677

//  <item> SFDITEM_FIELD__PWR_CR3_ENULP
//    <name> ENULP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40007008) Enable ULP sampling of BOR and  PVD </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR3 ) </loc>
//      <o.11..11> ENULP
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: PWR_CR3  ------------------------------------
// SVD Line: 9617

//  <rtree> SFDITEM_REG__PWR_CR3
//    <name> CR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007008) Power control register 3 </i>
//    <loc> ( (unsigned int)((PWR_CR3 >> 0) & 0xFFFFFFFF), ((PWR_CR3 = (PWR_CR3 & ~(0x8D1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x8D1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PWR_CR3_EWF </item>
//    <item> SFDITEM_FIELD__PWR_CR3_APC </item>
//    <item> SFDITEM_FIELD__PWR_CR3_RRS </item>
//    <item> SFDITEM_FIELD__PWR_CR3_EWUP5 </item>
//    <item> SFDITEM_FIELD__PWR_CR3_EWUP4 </item>
//    <item> SFDITEM_FIELD__PWR_CR3_EWUP3 </item>
//    <item> SFDITEM_FIELD__PWR_CR3_EWUP2 </item>
//    <item> SFDITEM_FIELD__PWR_CR3_EWUP1 </item>
//    <item> SFDITEM_FIELD__PWR_CR3_ENULP </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PWR_CR4  ---------------------------------
// SVD Line: 9686

unsigned int PWR_CR4 __AT (0x4000700C);



// --------------------------------  Field Item: PWR_CR4_VBRS  ------------------------------------
// SVD Line: 9695

//  <item> SFDITEM_FIELD__PWR_CR4_VBRS
//    <name> VBRS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000700C) VBAT battery charging resistor  selection </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR4 ) </loc>
//      <o.9..9> VBRS
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CR4_VBE  ------------------------------------
// SVD Line: 9702

//  <item> SFDITEM_FIELD__PWR_CR4_VBE
//    <name> VBE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000700C) VBAT battery charging  enable </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR4 ) </loc>
//      <o.8..8> VBE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CR4_WP5  ------------------------------------
// SVD Line: 9709

//  <item> SFDITEM_FIELD__PWR_CR4_WP5
//    <name> WP5 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000700C) Wakeup pin WKUP5 polarity </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR4 ) </loc>
//      <o.4..4> WP5
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CR4_WP4  ------------------------------------
// SVD Line: 9715

//  <item> SFDITEM_FIELD__PWR_CR4_WP4
//    <name> WP4 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000700C) Wakeup pin WKUP4 polarity </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR4 ) </loc>
//      <o.3..3> WP4
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CR4_WP3  ------------------------------------
// SVD Line: 9721

//  <item> SFDITEM_FIELD__PWR_CR4_WP3
//    <name> WP3 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000700C) Wakeup pin WKUP3 polarity </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR4 ) </loc>
//      <o.2..2> WP3
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CR4_WP2  ------------------------------------
// SVD Line: 9727

//  <item> SFDITEM_FIELD__PWR_CR4_WP2
//    <name> WP2 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000700C) Wakeup pin WKUP2 polarity </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR4 ) </loc>
//      <o.1..1> WP2
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CR4_WP1  ------------------------------------
// SVD Line: 9733

//  <item> SFDITEM_FIELD__PWR_CR4_WP1
//    <name> WP1 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000700C) Wakeup pin WKUP1 polarity </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR4 ) </loc>
//      <o.0..0> WP1
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: PWR_CR4  ------------------------------------
// SVD Line: 9686

//  <rtree> SFDITEM_REG__PWR_CR4
//    <name> CR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000700C) Power control register 4 </i>
//    <loc> ( (unsigned int)((PWR_CR4 >> 0) & 0xFFFFFFFF), ((PWR_CR4 = (PWR_CR4 & ~(0x31FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x31F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PWR_CR4_VBRS </item>
//    <item> SFDITEM_FIELD__PWR_CR4_VBE </item>
//    <item> SFDITEM_FIELD__PWR_CR4_WP5 </item>
//    <item> SFDITEM_FIELD__PWR_CR4_WP4 </item>
//    <item> SFDITEM_FIELD__PWR_CR4_WP3 </item>
//    <item> SFDITEM_FIELD__PWR_CR4_WP2 </item>
//    <item> SFDITEM_FIELD__PWR_CR4_WP1 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PWR_SR1  ---------------------------------
// SVD Line: 9741

unsigned int PWR_SR1 __AT (0x40007010);



// --------------------------------  Field Item: PWR_SR1_WUFI  ------------------------------------
// SVD Line: 9750

//  <item> SFDITEM_FIELD__PWR_SR1_WUFI
//    <name> WUFI </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x40007010) Wakeup flag internal </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_SR1 ) </loc>
//      <o.15..15> WUFI
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_SR1_CSBF  ------------------------------------
// SVD Line: 9756

//  <item> SFDITEM_FIELD__PWR_SR1_CSBF
//    <name> CSBF </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40007010) Standby flag </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_SR1 ) </loc>
//      <o.8..8> CSBF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_SR1_CWUF5  -----------------------------------
// SVD Line: 9762

//  <item> SFDITEM_FIELD__PWR_SR1_CWUF5
//    <name> CWUF5 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40007010) Wakeup flag 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_SR1 ) </loc>
//      <o.4..4> CWUF5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_SR1_CWUF4  -----------------------------------
// SVD Line: 9768

//  <item> SFDITEM_FIELD__PWR_SR1_CWUF4
//    <name> CWUF4 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40007010) Wakeup flag 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_SR1 ) </loc>
//      <o.3..3> CWUF4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_SR1_CWUF3  -----------------------------------
// SVD Line: 9774

//  <item> SFDITEM_FIELD__PWR_SR1_CWUF3
//    <name> CWUF3 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40007010) Wakeup flag 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_SR1 ) </loc>
//      <o.2..2> CWUF3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_SR1_CWUF2  -----------------------------------
// SVD Line: 9780

//  <item> SFDITEM_FIELD__PWR_SR1_CWUF2
//    <name> CWUF2 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40007010) Wakeup flag 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_SR1 ) </loc>
//      <o.1..1> CWUF2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_SR1_CWUF1  -----------------------------------
// SVD Line: 9786

//  <item> SFDITEM_FIELD__PWR_SR1_CWUF1
//    <name> CWUF1 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40007010) Wakeup flag 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_SR1 ) </loc>
//      <o.0..0> CWUF1
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: PWR_SR1  ------------------------------------
// SVD Line: 9741

//  <rtree> SFDITEM_REG__PWR_SR1
//    <name> SR1 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40007010) Power status register 1 </i>
//    <loc> ( (unsigned int)((PWR_SR1 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__PWR_SR1_WUFI </item>
//    <item> SFDITEM_FIELD__PWR_SR1_CSBF </item>
//    <item> SFDITEM_FIELD__PWR_SR1_CWUF5 </item>
//    <item> SFDITEM_FIELD__PWR_SR1_CWUF4 </item>
//    <item> SFDITEM_FIELD__PWR_SR1_CWUF3 </item>
//    <item> SFDITEM_FIELD__PWR_SR1_CWUF2 </item>
//    <item> SFDITEM_FIELD__PWR_SR1_CWUF1 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PWR_SR2  ---------------------------------
// SVD Line: 9794

unsigned int PWR_SR2 __AT (0x40007014);



// --------------------------------  Field Item: PWR_SR2_PVMO4  -----------------------------------
// SVD Line: 9803

//  <item> SFDITEM_FIELD__PWR_SR2_PVMO4
//    <name> PVMO4 </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x40007014) Peripheral voltage monitoring output:  VDDA vs. 2.2 V </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_SR2 ) </loc>
//      <o.15..15> PVMO4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_SR2_PVMO3  -----------------------------------
// SVD Line: 9810

//  <item> SFDITEM_FIELD__PWR_SR2_PVMO3
//    <name> PVMO3 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x40007014) Peripheral voltage monitoring output:  VDDA vs. 1.62 V </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_SR2 ) </loc>
//      <o.14..14> PVMO3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_SR2_PVMO2  -----------------------------------
// SVD Line: 9817

//  <item> SFDITEM_FIELD__PWR_SR2_PVMO2
//    <name> PVMO2 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40007014) Peripheral voltage monitoring output:  VDDIO2 vs. 0.9 V </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_SR2 ) </loc>
//      <o.13..13> PVMO2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_SR2_PVMO1  -----------------------------------
// SVD Line: 9824

//  <item> SFDITEM_FIELD__PWR_SR2_PVMO1
//    <name> PVMO1 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40007014) Peripheral voltage monitoring output:  VDDUSB vs. 1.2 V </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_SR2 ) </loc>
//      <o.12..12> PVMO1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_SR2_PVDO  ------------------------------------
// SVD Line: 9831

//  <item> SFDITEM_FIELD__PWR_SR2_PVDO
//    <name> PVDO </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40007014) Power voltage detector  output </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_SR2 ) </loc>
//      <o.11..11> PVDO
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_SR2_VOSF  ------------------------------------
// SVD Line: 9838

//  <item> SFDITEM_FIELD__PWR_SR2_VOSF
//    <name> VOSF </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40007014) Voltage scaling flag </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_SR2 ) </loc>
//      <o.10..10> VOSF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_SR2_REGLPF  -----------------------------------
// SVD Line: 9844

//  <item> SFDITEM_FIELD__PWR_SR2_REGLPF
//    <name> REGLPF </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40007014) Low-power regulator flag </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_SR2 ) </loc>
//      <o.9..9> REGLPF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_SR2_REGLPS  -----------------------------------
// SVD Line: 9850

//  <item> SFDITEM_FIELD__PWR_SR2_REGLPS
//    <name> REGLPS </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40007014) Low-power regulator  started </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_SR2 ) </loc>
//      <o.8..8> REGLPS
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: PWR_SR2  ------------------------------------
// SVD Line: 9794

//  <rtree> SFDITEM_REG__PWR_SR2
//    <name> SR2 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40007014) Power status register 2 </i>
//    <loc> ( (unsigned int)((PWR_SR2 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__PWR_SR2_PVMO4 </item>
//    <item> SFDITEM_FIELD__PWR_SR2_PVMO3 </item>
//    <item> SFDITEM_FIELD__PWR_SR2_PVMO2 </item>
//    <item> SFDITEM_FIELD__PWR_SR2_PVMO1 </item>
//    <item> SFDITEM_FIELD__PWR_SR2_PVDO </item>
//    <item> SFDITEM_FIELD__PWR_SR2_VOSF </item>
//    <item> SFDITEM_FIELD__PWR_SR2_REGLPF </item>
//    <item> SFDITEM_FIELD__PWR_SR2_REGLPS </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PWR_SCR  ---------------------------------
// SVD Line: 9859

unsigned int PWR_SCR __AT (0x40007018);



// ---------------------------------  Field Item: PWR_SCR_SBF  ------------------------------------
// SVD Line: 9868

//  <item> SFDITEM_FIELD__PWR_SCR_SBF
//    <name> SBF </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40007018) Clear standby flag </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_SCR ) </loc>
//      <o.8..8> SBF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_SCR_WUF5  ------------------------------------
// SVD Line: 9874

//  <item> SFDITEM_FIELD__PWR_SCR_WUF5
//    <name> WUF5 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40007018) Clear wakeup flag 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_SCR ) </loc>
//      <o.4..4> WUF5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_SCR_WUF4  ------------------------------------
// SVD Line: 9880

//  <item> SFDITEM_FIELD__PWR_SCR_WUF4
//    <name> WUF4 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40007018) Clear wakeup flag 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_SCR ) </loc>
//      <o.3..3> WUF4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_SCR_WUF3  ------------------------------------
// SVD Line: 9886

//  <item> SFDITEM_FIELD__PWR_SCR_WUF3
//    <name> WUF3 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40007018) Clear wakeup flag 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_SCR ) </loc>
//      <o.2..2> WUF3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_SCR_WUF2  ------------------------------------
// SVD Line: 9892

//  <item> SFDITEM_FIELD__PWR_SCR_WUF2
//    <name> WUF2 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40007018) Clear wakeup flag 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_SCR ) </loc>
//      <o.1..1> WUF2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_SCR_WUF1  ------------------------------------
// SVD Line: 9898

//  <item> SFDITEM_FIELD__PWR_SCR_WUF1
//    <name> WUF1 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40007018) Clear wakeup flag 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_SCR ) </loc>
//      <o.0..0> WUF1
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: PWR_SCR  ------------------------------------
// SVD Line: 9859

//  <rtree> SFDITEM_REG__PWR_SCR
//    <name> SCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40007018) Power status clear register </i>
//    <loc> ( (unsigned int)((PWR_SCR >> 0) & 0xFFFFFFFF), ((PWR_SCR = (PWR_SCR & ~(0x11FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x11F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PWR_SCR_SBF </item>
//    <item> SFDITEM_FIELD__PWR_SCR_WUF5 </item>
//    <item> SFDITEM_FIELD__PWR_SCR_WUF4 </item>
//    <item> SFDITEM_FIELD__PWR_SCR_WUF3 </item>
//    <item> SFDITEM_FIELD__PWR_SCR_WUF2 </item>
//    <item> SFDITEM_FIELD__PWR_SCR_WUF1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PWR_PUCRA  --------------------------------
// SVD Line: 9906

unsigned int PWR_PUCRA __AT (0x40007020);



// -------------------------------  Field Item: PWR_PUCRA_PU15  -----------------------------------
// SVD Line: 9916

//  <item> SFDITEM_FIELD__PWR_PUCRA_PU15
//    <name> PU15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40007020) Port A pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRA ) </loc>
//      <o.15..15> PU15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PUCRA_PU14  -----------------------------------
// SVD Line: 9923

//  <item> SFDITEM_FIELD__PWR_PUCRA_PU14
//    <name> PU14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40007020) Port A pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRA ) </loc>
//      <o.14..14> PU14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PUCRA_PU13  -----------------------------------
// SVD Line: 9930

//  <item> SFDITEM_FIELD__PWR_PUCRA_PU13
//    <name> PU13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40007020) Port A pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRA ) </loc>
//      <o.13..13> PU13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PUCRA_PU12  -----------------------------------
// SVD Line: 9937

//  <item> SFDITEM_FIELD__PWR_PUCRA_PU12
//    <name> PU12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40007020) Port A pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRA ) </loc>
//      <o.12..12> PU12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PUCRA_PU11  -----------------------------------
// SVD Line: 9944

//  <item> SFDITEM_FIELD__PWR_PUCRA_PU11
//    <name> PU11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40007020) Port A pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRA ) </loc>
//      <o.11..11> PU11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PUCRA_PU10  -----------------------------------
// SVD Line: 9951

//  <item> SFDITEM_FIELD__PWR_PUCRA_PU10
//    <name> PU10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40007020) Port A pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRA ) </loc>
//      <o.10..10> PU10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRA_PU9  -----------------------------------
// SVD Line: 9958

//  <item> SFDITEM_FIELD__PWR_PUCRA_PU9
//    <name> PU9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40007020) Port A pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRA ) </loc>
//      <o.9..9> PU9
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRA_PU8  -----------------------------------
// SVD Line: 9965

//  <item> SFDITEM_FIELD__PWR_PUCRA_PU8
//    <name> PU8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40007020) Port A pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRA ) </loc>
//      <o.8..8> PU8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRA_PU7  -----------------------------------
// SVD Line: 9972

//  <item> SFDITEM_FIELD__PWR_PUCRA_PU7
//    <name> PU7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40007020) Port A pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRA ) </loc>
//      <o.7..7> PU7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRA_PU6  -----------------------------------
// SVD Line: 9979

//  <item> SFDITEM_FIELD__PWR_PUCRA_PU6
//    <name> PU6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40007020) Port A pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRA ) </loc>
//      <o.6..6> PU6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRA_PU5  -----------------------------------
// SVD Line: 9986

//  <item> SFDITEM_FIELD__PWR_PUCRA_PU5
//    <name> PU5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40007020) Port A pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRA ) </loc>
//      <o.5..5> PU5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRA_PU4  -----------------------------------
// SVD Line: 9993

//  <item> SFDITEM_FIELD__PWR_PUCRA_PU4
//    <name> PU4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40007020) Port A pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRA ) </loc>
//      <o.4..4> PU4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRA_PU3  -----------------------------------
// SVD Line: 10000

//  <item> SFDITEM_FIELD__PWR_PUCRA_PU3
//    <name> PU3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40007020) Port A pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRA ) </loc>
//      <o.3..3> PU3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRA_PU2  -----------------------------------
// SVD Line: 10007

//  <item> SFDITEM_FIELD__PWR_PUCRA_PU2
//    <name> PU2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40007020) Port A pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRA ) </loc>
//      <o.2..2> PU2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRA_PU1  -----------------------------------
// SVD Line: 10014

//  <item> SFDITEM_FIELD__PWR_PUCRA_PU1
//    <name> PU1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40007020) Port A pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRA ) </loc>
//      <o.1..1> PU1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRA_PU0  -----------------------------------
// SVD Line: 10021

//  <item> SFDITEM_FIELD__PWR_PUCRA_PU0
//    <name> PU0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40007020) Port A pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRA ) </loc>
//      <o.0..0> PU0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PWR_PUCRA  -----------------------------------
// SVD Line: 9906

//  <rtree> SFDITEM_REG__PWR_PUCRA
//    <name> PUCRA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007020) Power Port A pull-up control  register </i>
//    <loc> ( (unsigned int)((PWR_PUCRA >> 0) & 0xFFFFFFFF), ((PWR_PUCRA = (PWR_PUCRA & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PWR_PUCRA_PU15 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRA_PU14 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRA_PU13 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRA_PU12 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRA_PU11 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRA_PU10 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRA_PU9 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRA_PU8 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRA_PU7 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRA_PU6 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRA_PU5 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRA_PU4 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRA_PU3 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRA_PU2 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRA_PU1 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRA_PU0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PWR_PDCRA  --------------------------------
// SVD Line: 10030

unsigned int PWR_PDCRA __AT (0x40007024);



// -------------------------------  Field Item: PWR_PDCRA_PD15  -----------------------------------
// SVD Line: 10040

//  <item> SFDITEM_FIELD__PWR_PDCRA_PD15
//    <name> PD15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40007024) Port A pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRA ) </loc>
//      <o.15..15> PD15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PDCRA_PD14  -----------------------------------
// SVD Line: 10047

//  <item> SFDITEM_FIELD__PWR_PDCRA_PD14
//    <name> PD14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40007024) Port A pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRA ) </loc>
//      <o.14..14> PD14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PDCRA_PD13  -----------------------------------
// SVD Line: 10054

//  <item> SFDITEM_FIELD__PWR_PDCRA_PD13
//    <name> PD13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40007024) Port A pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRA ) </loc>
//      <o.13..13> PD13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PDCRA_PD12  -----------------------------------
// SVD Line: 10061

//  <item> SFDITEM_FIELD__PWR_PDCRA_PD12
//    <name> PD12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40007024) Port A pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRA ) </loc>
//      <o.12..12> PD12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PDCRA_PD11  -----------------------------------
// SVD Line: 10068

//  <item> SFDITEM_FIELD__PWR_PDCRA_PD11
//    <name> PD11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40007024) Port A pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRA ) </loc>
//      <o.11..11> PD11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PDCRA_PD10  -----------------------------------
// SVD Line: 10075

//  <item> SFDITEM_FIELD__PWR_PDCRA_PD10
//    <name> PD10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40007024) Port A pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRA ) </loc>
//      <o.10..10> PD10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRA_PD9  -----------------------------------
// SVD Line: 10082

//  <item> SFDITEM_FIELD__PWR_PDCRA_PD9
//    <name> PD9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40007024) Port A pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRA ) </loc>
//      <o.9..9> PD9
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRA_PD8  -----------------------------------
// SVD Line: 10089

//  <item> SFDITEM_FIELD__PWR_PDCRA_PD8
//    <name> PD8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40007024) Port A pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRA ) </loc>
//      <o.8..8> PD8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRA_PD7  -----------------------------------
// SVD Line: 10096

//  <item> SFDITEM_FIELD__PWR_PDCRA_PD7
//    <name> PD7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40007024) Port A pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRA ) </loc>
//      <o.7..7> PD7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRA_PD6  -----------------------------------
// SVD Line: 10103

//  <item> SFDITEM_FIELD__PWR_PDCRA_PD6
//    <name> PD6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40007024) Port A pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRA ) </loc>
//      <o.6..6> PD6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRA_PD5  -----------------------------------
// SVD Line: 10110

//  <item> SFDITEM_FIELD__PWR_PDCRA_PD5
//    <name> PD5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40007024) Port A pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRA ) </loc>
//      <o.5..5> PD5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRA_PD4  -----------------------------------
// SVD Line: 10117

//  <item> SFDITEM_FIELD__PWR_PDCRA_PD4
//    <name> PD4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40007024) Port A pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRA ) </loc>
//      <o.4..4> PD4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRA_PD3  -----------------------------------
// SVD Line: 10124

//  <item> SFDITEM_FIELD__PWR_PDCRA_PD3
//    <name> PD3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40007024) Port A pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRA ) </loc>
//      <o.3..3> PD3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRA_PD2  -----------------------------------
// SVD Line: 10131

//  <item> SFDITEM_FIELD__PWR_PDCRA_PD2
//    <name> PD2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40007024) Port A pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRA ) </loc>
//      <o.2..2> PD2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRA_PD1  -----------------------------------
// SVD Line: 10138

//  <item> SFDITEM_FIELD__PWR_PDCRA_PD1
//    <name> PD1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40007024) Port A pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRA ) </loc>
//      <o.1..1> PD1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRA_PD0  -----------------------------------
// SVD Line: 10145

//  <item> SFDITEM_FIELD__PWR_PDCRA_PD0
//    <name> PD0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40007024) Port A pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRA ) </loc>
//      <o.0..0> PD0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PWR_PDCRA  -----------------------------------
// SVD Line: 10030

//  <rtree> SFDITEM_REG__PWR_PDCRA
//    <name> PDCRA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007024) Power Port A pull-down control  register </i>
//    <loc> ( (unsigned int)((PWR_PDCRA >> 0) & 0xFFFFFFFF), ((PWR_PDCRA = (PWR_PDCRA & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PWR_PDCRA_PD15 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRA_PD14 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRA_PD13 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRA_PD12 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRA_PD11 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRA_PD10 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRA_PD9 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRA_PD8 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRA_PD7 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRA_PD6 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRA_PD5 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRA_PD4 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRA_PD3 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRA_PD2 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRA_PD1 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRA_PD0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PWR_PUCRB  --------------------------------
// SVD Line: 10154

unsigned int PWR_PUCRB __AT (0x40007028);



// -------------------------------  Field Item: PWR_PUCRB_PU15  -----------------------------------
// SVD Line: 10164

//  <item> SFDITEM_FIELD__PWR_PUCRB_PU15
//    <name> PU15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40007028) Port B pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRB ) </loc>
//      <o.15..15> PU15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PUCRB_PU14  -----------------------------------
// SVD Line: 10171

//  <item> SFDITEM_FIELD__PWR_PUCRB_PU14
//    <name> PU14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40007028) Port B pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRB ) </loc>
//      <o.14..14> PU14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PUCRB_PU13  -----------------------------------
// SVD Line: 10178

//  <item> SFDITEM_FIELD__PWR_PUCRB_PU13
//    <name> PU13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40007028) Port B pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRB ) </loc>
//      <o.13..13> PU13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PUCRB_PU12  -----------------------------------
// SVD Line: 10185

//  <item> SFDITEM_FIELD__PWR_PUCRB_PU12
//    <name> PU12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40007028) Port B pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRB ) </loc>
//      <o.12..12> PU12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PUCRB_PU11  -----------------------------------
// SVD Line: 10192

//  <item> SFDITEM_FIELD__PWR_PUCRB_PU11
//    <name> PU11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40007028) Port B pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRB ) </loc>
//      <o.11..11> PU11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PUCRB_PU10  -----------------------------------
// SVD Line: 10199

//  <item> SFDITEM_FIELD__PWR_PUCRB_PU10
//    <name> PU10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40007028) Port B pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRB ) </loc>
//      <o.10..10> PU10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRB_PU9  -----------------------------------
// SVD Line: 10206

//  <item> SFDITEM_FIELD__PWR_PUCRB_PU9
//    <name> PU9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40007028) Port B pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRB ) </loc>
//      <o.9..9> PU9
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRB_PU8  -----------------------------------
// SVD Line: 10213

//  <item> SFDITEM_FIELD__PWR_PUCRB_PU8
//    <name> PU8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40007028) Port B pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRB ) </loc>
//      <o.8..8> PU8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRB_PU7  -----------------------------------
// SVD Line: 10220

//  <item> SFDITEM_FIELD__PWR_PUCRB_PU7
//    <name> PU7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40007028) Port B pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRB ) </loc>
//      <o.7..7> PU7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRB_PU6  -----------------------------------
// SVD Line: 10227

//  <item> SFDITEM_FIELD__PWR_PUCRB_PU6
//    <name> PU6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40007028) Port B pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRB ) </loc>
//      <o.6..6> PU6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRB_PU5  -----------------------------------
// SVD Line: 10234

//  <item> SFDITEM_FIELD__PWR_PUCRB_PU5
//    <name> PU5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40007028) Port B pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRB ) </loc>
//      <o.5..5> PU5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRB_PU4  -----------------------------------
// SVD Line: 10241

//  <item> SFDITEM_FIELD__PWR_PUCRB_PU4
//    <name> PU4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40007028) Port B pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRB ) </loc>
//      <o.4..4> PU4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRB_PU3  -----------------------------------
// SVD Line: 10248

//  <item> SFDITEM_FIELD__PWR_PUCRB_PU3
//    <name> PU3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40007028) Port B pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRB ) </loc>
//      <o.3..3> PU3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRB_PU2  -----------------------------------
// SVD Line: 10255

//  <item> SFDITEM_FIELD__PWR_PUCRB_PU2
//    <name> PU2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40007028) Port B pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRB ) </loc>
//      <o.2..2> PU2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRB_PU1  -----------------------------------
// SVD Line: 10262

//  <item> SFDITEM_FIELD__PWR_PUCRB_PU1
//    <name> PU1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40007028) Port B pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRB ) </loc>
//      <o.1..1> PU1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRB_PU0  -----------------------------------
// SVD Line: 10269

//  <item> SFDITEM_FIELD__PWR_PUCRB_PU0
//    <name> PU0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40007028) Port B pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRB ) </loc>
//      <o.0..0> PU0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PWR_PUCRB  -----------------------------------
// SVD Line: 10154

//  <rtree> SFDITEM_REG__PWR_PUCRB
//    <name> PUCRB </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007028) Power Port B pull-up control  register </i>
//    <loc> ( (unsigned int)((PWR_PUCRB >> 0) & 0xFFFFFFFF), ((PWR_PUCRB = (PWR_PUCRB & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PWR_PUCRB_PU15 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRB_PU14 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRB_PU13 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRB_PU12 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRB_PU11 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRB_PU10 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRB_PU9 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRB_PU8 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRB_PU7 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRB_PU6 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRB_PU5 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRB_PU4 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRB_PU3 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRB_PU2 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRB_PU1 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRB_PU0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PWR_PDCRB  --------------------------------
// SVD Line: 10278

unsigned int PWR_PDCRB __AT (0x4000702C);



// -------------------------------  Field Item: PWR_PDCRB_PD15  -----------------------------------
// SVD Line: 10288

//  <item> SFDITEM_FIELD__PWR_PDCRB_PD15
//    <name> PD15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000702C) Port B pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRB ) </loc>
//      <o.15..15> PD15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PDCRB_PD14  -----------------------------------
// SVD Line: 10295

//  <item> SFDITEM_FIELD__PWR_PDCRB_PD14
//    <name> PD14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4000702C) Port B pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRB ) </loc>
//      <o.14..14> PD14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PDCRB_PD13  -----------------------------------
// SVD Line: 10302

//  <item> SFDITEM_FIELD__PWR_PDCRB_PD13
//    <name> PD13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4000702C) Port B pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRB ) </loc>
//      <o.13..13> PD13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PDCRB_PD12  -----------------------------------
// SVD Line: 10309

//  <item> SFDITEM_FIELD__PWR_PDCRB_PD12
//    <name> PD12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4000702C) Port B pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRB ) </loc>
//      <o.12..12> PD12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PDCRB_PD11  -----------------------------------
// SVD Line: 10316

//  <item> SFDITEM_FIELD__PWR_PDCRB_PD11
//    <name> PD11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000702C) Port B pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRB ) </loc>
//      <o.11..11> PD11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PDCRB_PD10  -----------------------------------
// SVD Line: 10323

//  <item> SFDITEM_FIELD__PWR_PDCRB_PD10
//    <name> PD10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000702C) Port B pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRB ) </loc>
//      <o.10..10> PD10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRB_PD9  -----------------------------------
// SVD Line: 10330

//  <item> SFDITEM_FIELD__PWR_PDCRB_PD9
//    <name> PD9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000702C) Port B pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRB ) </loc>
//      <o.9..9> PD9
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRB_PD8  -----------------------------------
// SVD Line: 10337

//  <item> SFDITEM_FIELD__PWR_PDCRB_PD8
//    <name> PD8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000702C) Port B pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRB ) </loc>
//      <o.8..8> PD8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRB_PD7  -----------------------------------
// SVD Line: 10344

//  <item> SFDITEM_FIELD__PWR_PDCRB_PD7
//    <name> PD7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000702C) Port B pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRB ) </loc>
//      <o.7..7> PD7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRB_PD6  -----------------------------------
// SVD Line: 10351

//  <item> SFDITEM_FIELD__PWR_PDCRB_PD6
//    <name> PD6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000702C) Port B pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRB ) </loc>
//      <o.6..6> PD6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRB_PD5  -----------------------------------
// SVD Line: 10358

//  <item> SFDITEM_FIELD__PWR_PDCRB_PD5
//    <name> PD5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000702C) Port B pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRB ) </loc>
//      <o.5..5> PD5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRB_PD4  -----------------------------------
// SVD Line: 10365

//  <item> SFDITEM_FIELD__PWR_PDCRB_PD4
//    <name> PD4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000702C) Port B pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRB ) </loc>
//      <o.4..4> PD4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRB_PD3  -----------------------------------
// SVD Line: 10372

//  <item> SFDITEM_FIELD__PWR_PDCRB_PD3
//    <name> PD3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000702C) Port B pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRB ) </loc>
//      <o.3..3> PD3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRB_PD2  -----------------------------------
// SVD Line: 10379

//  <item> SFDITEM_FIELD__PWR_PDCRB_PD2
//    <name> PD2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000702C) Port B pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRB ) </loc>
//      <o.2..2> PD2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRB_PD1  -----------------------------------
// SVD Line: 10386

//  <item> SFDITEM_FIELD__PWR_PDCRB_PD1
//    <name> PD1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000702C) Port B pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRB ) </loc>
//      <o.1..1> PD1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRB_PD0  -----------------------------------
// SVD Line: 10393

//  <item> SFDITEM_FIELD__PWR_PDCRB_PD0
//    <name> PD0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000702C) Port B pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRB ) </loc>
//      <o.0..0> PD0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PWR_PDCRB  -----------------------------------
// SVD Line: 10278

//  <rtree> SFDITEM_REG__PWR_PDCRB
//    <name> PDCRB </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000702C) Power Port B pull-down control  register </i>
//    <loc> ( (unsigned int)((PWR_PDCRB >> 0) & 0xFFFFFFFF), ((PWR_PDCRB = (PWR_PDCRB & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PWR_PDCRB_PD15 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRB_PD14 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRB_PD13 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRB_PD12 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRB_PD11 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRB_PD10 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRB_PD9 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRB_PD8 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRB_PD7 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRB_PD6 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRB_PD5 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRB_PD4 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRB_PD3 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRB_PD2 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRB_PD1 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRB_PD0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PWR_PUCRC  --------------------------------
// SVD Line: 10402

unsigned int PWR_PUCRC __AT (0x40007030);



// -------------------------------  Field Item: PWR_PUCRC_PU15  -----------------------------------
// SVD Line: 10412

//  <item> SFDITEM_FIELD__PWR_PUCRC_PU15
//    <name> PU15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40007030) Port C pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRC ) </loc>
//      <o.15..15> PU15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PUCRC_PU14  -----------------------------------
// SVD Line: 10419

//  <item> SFDITEM_FIELD__PWR_PUCRC_PU14
//    <name> PU14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40007030) Port C pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRC ) </loc>
//      <o.14..14> PU14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PUCRC_PU13  -----------------------------------
// SVD Line: 10426

//  <item> SFDITEM_FIELD__PWR_PUCRC_PU13
//    <name> PU13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40007030) Port C pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRC ) </loc>
//      <o.13..13> PU13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PUCRC_PU12  -----------------------------------
// SVD Line: 10433

//  <item> SFDITEM_FIELD__PWR_PUCRC_PU12
//    <name> PU12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40007030) Port C pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRC ) </loc>
//      <o.12..12> PU12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PUCRC_PU11  -----------------------------------
// SVD Line: 10440

//  <item> SFDITEM_FIELD__PWR_PUCRC_PU11
//    <name> PU11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40007030) Port C pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRC ) </loc>
//      <o.11..11> PU11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PUCRC_PU10  -----------------------------------
// SVD Line: 10447

//  <item> SFDITEM_FIELD__PWR_PUCRC_PU10
//    <name> PU10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40007030) Port C pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRC ) </loc>
//      <o.10..10> PU10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRC_PU9  -----------------------------------
// SVD Line: 10454

//  <item> SFDITEM_FIELD__PWR_PUCRC_PU9
//    <name> PU9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40007030) Port C pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRC ) </loc>
//      <o.9..9> PU9
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRC_PU8  -----------------------------------
// SVD Line: 10461

//  <item> SFDITEM_FIELD__PWR_PUCRC_PU8
//    <name> PU8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40007030) Port C pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRC ) </loc>
//      <o.8..8> PU8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRC_PU7  -----------------------------------
// SVD Line: 10468

//  <item> SFDITEM_FIELD__PWR_PUCRC_PU7
//    <name> PU7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40007030) Port C pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRC ) </loc>
//      <o.7..7> PU7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRC_PU6  -----------------------------------
// SVD Line: 10475

//  <item> SFDITEM_FIELD__PWR_PUCRC_PU6
//    <name> PU6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40007030) Port C pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRC ) </loc>
//      <o.6..6> PU6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRC_PU5  -----------------------------------
// SVD Line: 10482

//  <item> SFDITEM_FIELD__PWR_PUCRC_PU5
//    <name> PU5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40007030) Port C pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRC ) </loc>
//      <o.5..5> PU5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRC_PU4  -----------------------------------
// SVD Line: 10489

//  <item> SFDITEM_FIELD__PWR_PUCRC_PU4
//    <name> PU4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40007030) Port C pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRC ) </loc>
//      <o.4..4> PU4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRC_PU3  -----------------------------------
// SVD Line: 10496

//  <item> SFDITEM_FIELD__PWR_PUCRC_PU3
//    <name> PU3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40007030) Port C pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRC ) </loc>
//      <o.3..3> PU3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRC_PU2  -----------------------------------
// SVD Line: 10503

//  <item> SFDITEM_FIELD__PWR_PUCRC_PU2
//    <name> PU2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40007030) Port C pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRC ) </loc>
//      <o.2..2> PU2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRC_PU1  -----------------------------------
// SVD Line: 10510

//  <item> SFDITEM_FIELD__PWR_PUCRC_PU1
//    <name> PU1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40007030) Port C pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRC ) </loc>
//      <o.1..1> PU1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRC_PU0  -----------------------------------
// SVD Line: 10517

//  <item> SFDITEM_FIELD__PWR_PUCRC_PU0
//    <name> PU0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40007030) Port C pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRC ) </loc>
//      <o.0..0> PU0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PWR_PUCRC  -----------------------------------
// SVD Line: 10402

//  <rtree> SFDITEM_REG__PWR_PUCRC
//    <name> PUCRC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007030) Power Port C pull-up control  register </i>
//    <loc> ( (unsigned int)((PWR_PUCRC >> 0) & 0xFFFFFFFF), ((PWR_PUCRC = (PWR_PUCRC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PWR_PUCRC_PU15 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRC_PU14 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRC_PU13 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRC_PU12 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRC_PU11 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRC_PU10 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRC_PU9 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRC_PU8 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRC_PU7 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRC_PU6 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRC_PU5 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRC_PU4 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRC_PU3 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRC_PU2 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRC_PU1 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRC_PU0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PWR_PDCRC  --------------------------------
// SVD Line: 10526

unsigned int PWR_PDCRC __AT (0x40007034);



// -------------------------------  Field Item: PWR_PDCRC_PD15  -----------------------------------
// SVD Line: 10536

//  <item> SFDITEM_FIELD__PWR_PDCRC_PD15
//    <name> PD15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40007034) Port C pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRC ) </loc>
//      <o.15..15> PD15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PDCRC_PD14  -----------------------------------
// SVD Line: 10543

//  <item> SFDITEM_FIELD__PWR_PDCRC_PD14
//    <name> PD14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40007034) Port C pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRC ) </loc>
//      <o.14..14> PD14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PDCRC_PD13  -----------------------------------
// SVD Line: 10550

//  <item> SFDITEM_FIELD__PWR_PDCRC_PD13
//    <name> PD13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40007034) Port C pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRC ) </loc>
//      <o.13..13> PD13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PDCRC_PD12  -----------------------------------
// SVD Line: 10557

//  <item> SFDITEM_FIELD__PWR_PDCRC_PD12
//    <name> PD12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40007034) Port C pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRC ) </loc>
//      <o.12..12> PD12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PDCRC_PD11  -----------------------------------
// SVD Line: 10564

//  <item> SFDITEM_FIELD__PWR_PDCRC_PD11
//    <name> PD11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40007034) Port C pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRC ) </loc>
//      <o.11..11> PD11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PDCRC_PD10  -----------------------------------
// SVD Line: 10571

//  <item> SFDITEM_FIELD__PWR_PDCRC_PD10
//    <name> PD10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40007034) Port C pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRC ) </loc>
//      <o.10..10> PD10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRC_PD9  -----------------------------------
// SVD Line: 10578

//  <item> SFDITEM_FIELD__PWR_PDCRC_PD9
//    <name> PD9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40007034) Port C pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRC ) </loc>
//      <o.9..9> PD9
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRC_PD8  -----------------------------------
// SVD Line: 10585

//  <item> SFDITEM_FIELD__PWR_PDCRC_PD8
//    <name> PD8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40007034) Port C pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRC ) </loc>
//      <o.8..8> PD8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRC_PD7  -----------------------------------
// SVD Line: 10592

//  <item> SFDITEM_FIELD__PWR_PDCRC_PD7
//    <name> PD7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40007034) Port C pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRC ) </loc>
//      <o.7..7> PD7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRC_PD6  -----------------------------------
// SVD Line: 10599

//  <item> SFDITEM_FIELD__PWR_PDCRC_PD6
//    <name> PD6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40007034) Port C pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRC ) </loc>
//      <o.6..6> PD6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRC_PD5  -----------------------------------
// SVD Line: 10606

//  <item> SFDITEM_FIELD__PWR_PDCRC_PD5
//    <name> PD5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40007034) Port C pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRC ) </loc>
//      <o.5..5> PD5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRC_PD4  -----------------------------------
// SVD Line: 10613

//  <item> SFDITEM_FIELD__PWR_PDCRC_PD4
//    <name> PD4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40007034) Port C pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRC ) </loc>
//      <o.4..4> PD4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRC_PD3  -----------------------------------
// SVD Line: 10620

//  <item> SFDITEM_FIELD__PWR_PDCRC_PD3
//    <name> PD3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40007034) Port C pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRC ) </loc>
//      <o.3..3> PD3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRC_PD2  -----------------------------------
// SVD Line: 10627

//  <item> SFDITEM_FIELD__PWR_PDCRC_PD2
//    <name> PD2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40007034) Port C pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRC ) </loc>
//      <o.2..2> PD2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRC_PD1  -----------------------------------
// SVD Line: 10634

//  <item> SFDITEM_FIELD__PWR_PDCRC_PD1
//    <name> PD1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40007034) Port C pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRC ) </loc>
//      <o.1..1> PD1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRC_PD0  -----------------------------------
// SVD Line: 10641

//  <item> SFDITEM_FIELD__PWR_PDCRC_PD0
//    <name> PD0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40007034) Port C pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRC ) </loc>
//      <o.0..0> PD0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PWR_PDCRC  -----------------------------------
// SVD Line: 10526

//  <rtree> SFDITEM_REG__PWR_PDCRC
//    <name> PDCRC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007034) Power Port C pull-down control  register </i>
//    <loc> ( (unsigned int)((PWR_PDCRC >> 0) & 0xFFFFFFFF), ((PWR_PDCRC = (PWR_PDCRC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PWR_PDCRC_PD15 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRC_PD14 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRC_PD13 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRC_PD12 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRC_PD11 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRC_PD10 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRC_PD9 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRC_PD8 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRC_PD7 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRC_PD6 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRC_PD5 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRC_PD4 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRC_PD3 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRC_PD2 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRC_PD1 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRC_PD0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PWR_PUCRD  --------------------------------
// SVD Line: 10650

unsigned int PWR_PUCRD __AT (0x40007038);



// -------------------------------  Field Item: PWR_PUCRD_PU15  -----------------------------------
// SVD Line: 10660

//  <item> SFDITEM_FIELD__PWR_PUCRD_PU15
//    <name> PU15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40007038) Port D pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRD ) </loc>
//      <o.15..15> PU15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PUCRD_PU14  -----------------------------------
// SVD Line: 10667

//  <item> SFDITEM_FIELD__PWR_PUCRD_PU14
//    <name> PU14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40007038) Port D pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRD ) </loc>
//      <o.14..14> PU14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PUCRD_PU13  -----------------------------------
// SVD Line: 10674

//  <item> SFDITEM_FIELD__PWR_PUCRD_PU13
//    <name> PU13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40007038) Port D pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRD ) </loc>
//      <o.13..13> PU13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PUCRD_PU12  -----------------------------------
// SVD Line: 10681

//  <item> SFDITEM_FIELD__PWR_PUCRD_PU12
//    <name> PU12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40007038) Port D pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRD ) </loc>
//      <o.12..12> PU12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PUCRD_PU11  -----------------------------------
// SVD Line: 10688

//  <item> SFDITEM_FIELD__PWR_PUCRD_PU11
//    <name> PU11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40007038) Port D pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRD ) </loc>
//      <o.11..11> PU11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PUCRD_PU10  -----------------------------------
// SVD Line: 10695

//  <item> SFDITEM_FIELD__PWR_PUCRD_PU10
//    <name> PU10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40007038) Port D pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRD ) </loc>
//      <o.10..10> PU10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRD_PU9  -----------------------------------
// SVD Line: 10702

//  <item> SFDITEM_FIELD__PWR_PUCRD_PU9
//    <name> PU9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40007038) Port D pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRD ) </loc>
//      <o.9..9> PU9
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRD_PU8  -----------------------------------
// SVD Line: 10709

//  <item> SFDITEM_FIELD__PWR_PUCRD_PU8
//    <name> PU8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40007038) Port D pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRD ) </loc>
//      <o.8..8> PU8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRD_PU7  -----------------------------------
// SVD Line: 10716

//  <item> SFDITEM_FIELD__PWR_PUCRD_PU7
//    <name> PU7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40007038) Port D pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRD ) </loc>
//      <o.7..7> PU7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRD_PU6  -----------------------------------
// SVD Line: 10723

//  <item> SFDITEM_FIELD__PWR_PUCRD_PU6
//    <name> PU6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40007038) Port D pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRD ) </loc>
//      <o.6..6> PU6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRD_PU5  -----------------------------------
// SVD Line: 10730

//  <item> SFDITEM_FIELD__PWR_PUCRD_PU5
//    <name> PU5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40007038) Port D pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRD ) </loc>
//      <o.5..5> PU5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRD_PU4  -----------------------------------
// SVD Line: 10737

//  <item> SFDITEM_FIELD__PWR_PUCRD_PU4
//    <name> PU4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40007038) Port D pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRD ) </loc>
//      <o.4..4> PU4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRD_PU3  -----------------------------------
// SVD Line: 10744

//  <item> SFDITEM_FIELD__PWR_PUCRD_PU3
//    <name> PU3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40007038) Port D pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRD ) </loc>
//      <o.3..3> PU3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRD_PU2  -----------------------------------
// SVD Line: 10751

//  <item> SFDITEM_FIELD__PWR_PUCRD_PU2
//    <name> PU2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40007038) Port D pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRD ) </loc>
//      <o.2..2> PU2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRD_PU1  -----------------------------------
// SVD Line: 10758

//  <item> SFDITEM_FIELD__PWR_PUCRD_PU1
//    <name> PU1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40007038) Port D pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRD ) </loc>
//      <o.1..1> PU1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRD_PU0  -----------------------------------
// SVD Line: 10765

//  <item> SFDITEM_FIELD__PWR_PUCRD_PU0
//    <name> PU0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40007038) Port D pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRD ) </loc>
//      <o.0..0> PU0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PWR_PUCRD  -----------------------------------
// SVD Line: 10650

//  <rtree> SFDITEM_REG__PWR_PUCRD
//    <name> PUCRD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007038) Power Port D pull-up control  register </i>
//    <loc> ( (unsigned int)((PWR_PUCRD >> 0) & 0xFFFFFFFF), ((PWR_PUCRD = (PWR_PUCRD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PWR_PUCRD_PU15 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRD_PU14 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRD_PU13 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRD_PU12 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRD_PU11 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRD_PU10 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRD_PU9 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRD_PU8 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRD_PU7 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRD_PU6 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRD_PU5 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRD_PU4 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRD_PU3 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRD_PU2 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRD_PU1 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRD_PU0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PWR_PDCRD  --------------------------------
// SVD Line: 10774

unsigned int PWR_PDCRD __AT (0x4000703C);



// -------------------------------  Field Item: PWR_PDCRD_PD15  -----------------------------------
// SVD Line: 10784

//  <item> SFDITEM_FIELD__PWR_PDCRD_PD15
//    <name> PD15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000703C) Port D pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRD ) </loc>
//      <o.15..15> PD15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PDCRD_PD14  -----------------------------------
// SVD Line: 10791

//  <item> SFDITEM_FIELD__PWR_PDCRD_PD14
//    <name> PD14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4000703C) Port D pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRD ) </loc>
//      <o.14..14> PD14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PDCRD_PD13  -----------------------------------
// SVD Line: 10798

//  <item> SFDITEM_FIELD__PWR_PDCRD_PD13
//    <name> PD13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4000703C) Port D pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRD ) </loc>
//      <o.13..13> PD13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PDCRD_PD12  -----------------------------------
// SVD Line: 10805

//  <item> SFDITEM_FIELD__PWR_PDCRD_PD12
//    <name> PD12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4000703C) Port D pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRD ) </loc>
//      <o.12..12> PD12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PDCRD_PD11  -----------------------------------
// SVD Line: 10812

//  <item> SFDITEM_FIELD__PWR_PDCRD_PD11
//    <name> PD11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000703C) Port D pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRD ) </loc>
//      <o.11..11> PD11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PDCRD_PD10  -----------------------------------
// SVD Line: 10819

//  <item> SFDITEM_FIELD__PWR_PDCRD_PD10
//    <name> PD10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000703C) Port D pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRD ) </loc>
//      <o.10..10> PD10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRD_PD9  -----------------------------------
// SVD Line: 10826

//  <item> SFDITEM_FIELD__PWR_PDCRD_PD9
//    <name> PD9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000703C) Port D pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRD ) </loc>
//      <o.9..9> PD9
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRD_PD8  -----------------------------------
// SVD Line: 10833

//  <item> SFDITEM_FIELD__PWR_PDCRD_PD8
//    <name> PD8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000703C) Port D pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRD ) </loc>
//      <o.8..8> PD8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRD_PD7  -----------------------------------
// SVD Line: 10840

//  <item> SFDITEM_FIELD__PWR_PDCRD_PD7
//    <name> PD7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000703C) Port D pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRD ) </loc>
//      <o.7..7> PD7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRD_PD6  -----------------------------------
// SVD Line: 10847

//  <item> SFDITEM_FIELD__PWR_PDCRD_PD6
//    <name> PD6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000703C) Port D pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRD ) </loc>
//      <o.6..6> PD6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRD_PD5  -----------------------------------
// SVD Line: 10854

//  <item> SFDITEM_FIELD__PWR_PDCRD_PD5
//    <name> PD5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000703C) Port D pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRD ) </loc>
//      <o.5..5> PD5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRD_PD4  -----------------------------------
// SVD Line: 10861

//  <item> SFDITEM_FIELD__PWR_PDCRD_PD4
//    <name> PD4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000703C) Port D pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRD ) </loc>
//      <o.4..4> PD4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRD_PD3  -----------------------------------
// SVD Line: 10868

//  <item> SFDITEM_FIELD__PWR_PDCRD_PD3
//    <name> PD3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000703C) Port D pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRD ) </loc>
//      <o.3..3> PD3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRD_PD2  -----------------------------------
// SVD Line: 10875

//  <item> SFDITEM_FIELD__PWR_PDCRD_PD2
//    <name> PD2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000703C) Port D pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRD ) </loc>
//      <o.2..2> PD2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRD_PD1  -----------------------------------
// SVD Line: 10882

//  <item> SFDITEM_FIELD__PWR_PDCRD_PD1
//    <name> PD1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000703C) Port D pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRD ) </loc>
//      <o.1..1> PD1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRD_PD0  -----------------------------------
// SVD Line: 10889

//  <item> SFDITEM_FIELD__PWR_PDCRD_PD0
//    <name> PD0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000703C) Port D pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRD ) </loc>
//      <o.0..0> PD0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PWR_PDCRD  -----------------------------------
// SVD Line: 10774

//  <rtree> SFDITEM_REG__PWR_PDCRD
//    <name> PDCRD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000703C) Power Port D pull-down control  register </i>
//    <loc> ( (unsigned int)((PWR_PDCRD >> 0) & 0xFFFFFFFF), ((PWR_PDCRD = (PWR_PDCRD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PWR_PDCRD_PD15 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRD_PD14 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRD_PD13 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRD_PD12 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRD_PD11 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRD_PD10 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRD_PD9 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRD_PD8 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRD_PD7 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRD_PD6 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRD_PD5 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRD_PD4 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRD_PD3 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRD_PD2 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRD_PD1 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRD_PD0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PWR_PUCRE  --------------------------------
// SVD Line: 10898

unsigned int PWR_PUCRE __AT (0x40007040);



// -------------------------------  Field Item: PWR_PUCRE_PU15  -----------------------------------
// SVD Line: 10908

//  <item> SFDITEM_FIELD__PWR_PUCRE_PU15
//    <name> PU15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40007040) Port E pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRE ) </loc>
//      <o.15..15> PU15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PUCRE_PU14  -----------------------------------
// SVD Line: 10915

//  <item> SFDITEM_FIELD__PWR_PUCRE_PU14
//    <name> PU14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40007040) Port E pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRE ) </loc>
//      <o.14..14> PU14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PUCRE_PU13  -----------------------------------
// SVD Line: 10922

//  <item> SFDITEM_FIELD__PWR_PUCRE_PU13
//    <name> PU13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40007040) Port E pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRE ) </loc>
//      <o.13..13> PU13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PUCRE_PU12  -----------------------------------
// SVD Line: 10929

//  <item> SFDITEM_FIELD__PWR_PUCRE_PU12
//    <name> PU12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40007040) Port E pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRE ) </loc>
//      <o.12..12> PU12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PUCRE_PU11  -----------------------------------
// SVD Line: 10936

//  <item> SFDITEM_FIELD__PWR_PUCRE_PU11
//    <name> PU11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40007040) Port E pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRE ) </loc>
//      <o.11..11> PU11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PUCRE_PU10  -----------------------------------
// SVD Line: 10943

//  <item> SFDITEM_FIELD__PWR_PUCRE_PU10
//    <name> PU10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40007040) Port E pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRE ) </loc>
//      <o.10..10> PU10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRE_PU9  -----------------------------------
// SVD Line: 10950

//  <item> SFDITEM_FIELD__PWR_PUCRE_PU9
//    <name> PU9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40007040) Port E pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRE ) </loc>
//      <o.9..9> PU9
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRE_PU8  -----------------------------------
// SVD Line: 10957

//  <item> SFDITEM_FIELD__PWR_PUCRE_PU8
//    <name> PU8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40007040) Port E pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRE ) </loc>
//      <o.8..8> PU8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRE_PU7  -----------------------------------
// SVD Line: 10964

//  <item> SFDITEM_FIELD__PWR_PUCRE_PU7
//    <name> PU7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40007040) Port E pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRE ) </loc>
//      <o.7..7> PU7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRE_PU6  -----------------------------------
// SVD Line: 10971

//  <item> SFDITEM_FIELD__PWR_PUCRE_PU6
//    <name> PU6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40007040) Port E pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRE ) </loc>
//      <o.6..6> PU6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRE_PU5  -----------------------------------
// SVD Line: 10978

//  <item> SFDITEM_FIELD__PWR_PUCRE_PU5
//    <name> PU5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40007040) Port E pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRE ) </loc>
//      <o.5..5> PU5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRE_PU4  -----------------------------------
// SVD Line: 10985

//  <item> SFDITEM_FIELD__PWR_PUCRE_PU4
//    <name> PU4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40007040) Port E pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRE ) </loc>
//      <o.4..4> PU4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRE_PU3  -----------------------------------
// SVD Line: 10992

//  <item> SFDITEM_FIELD__PWR_PUCRE_PU3
//    <name> PU3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40007040) Port E pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRE ) </loc>
//      <o.3..3> PU3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRE_PU2  -----------------------------------
// SVD Line: 10999

//  <item> SFDITEM_FIELD__PWR_PUCRE_PU2
//    <name> PU2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40007040) Port E pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRE ) </loc>
//      <o.2..2> PU2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRE_PU1  -----------------------------------
// SVD Line: 11006

//  <item> SFDITEM_FIELD__PWR_PUCRE_PU1
//    <name> PU1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40007040) Port E pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRE ) </loc>
//      <o.1..1> PU1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRE_PU0  -----------------------------------
// SVD Line: 11013

//  <item> SFDITEM_FIELD__PWR_PUCRE_PU0
//    <name> PU0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40007040) Port E pull-up bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRE ) </loc>
//      <o.0..0> PU0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PWR_PUCRE  -----------------------------------
// SVD Line: 10898

//  <rtree> SFDITEM_REG__PWR_PUCRE
//    <name> PUCRE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007040) Power Port E pull-up control  register </i>
//    <loc> ( (unsigned int)((PWR_PUCRE >> 0) & 0xFFFFFFFF), ((PWR_PUCRE = (PWR_PUCRE & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PWR_PUCRE_PU15 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRE_PU14 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRE_PU13 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRE_PU12 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRE_PU11 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRE_PU10 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRE_PU9 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRE_PU8 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRE_PU7 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRE_PU6 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRE_PU5 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRE_PU4 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRE_PU3 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRE_PU2 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRE_PU1 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRE_PU0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PWR_PDCRE  --------------------------------
// SVD Line: 11022

unsigned int PWR_PDCRE __AT (0x40007044);



// -------------------------------  Field Item: PWR_PDCRE_PD15  -----------------------------------
// SVD Line: 11032

//  <item> SFDITEM_FIELD__PWR_PDCRE_PD15
//    <name> PD15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40007044) Port E pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRE ) </loc>
//      <o.15..15> PD15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PDCRE_PD14  -----------------------------------
// SVD Line: 11039

//  <item> SFDITEM_FIELD__PWR_PDCRE_PD14
//    <name> PD14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40007044) Port E pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRE ) </loc>
//      <o.14..14> PD14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PDCRE_PD13  -----------------------------------
// SVD Line: 11046

//  <item> SFDITEM_FIELD__PWR_PDCRE_PD13
//    <name> PD13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40007044) Port E pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRE ) </loc>
//      <o.13..13> PD13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PDCRE_PD12  -----------------------------------
// SVD Line: 11053

//  <item> SFDITEM_FIELD__PWR_PDCRE_PD12
//    <name> PD12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40007044) Port E pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRE ) </loc>
//      <o.12..12> PD12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PDCRE_PD11  -----------------------------------
// SVD Line: 11060

//  <item> SFDITEM_FIELD__PWR_PDCRE_PD11
//    <name> PD11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40007044) Port E pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRE ) </loc>
//      <o.11..11> PD11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_PDCRE_PD10  -----------------------------------
// SVD Line: 11067

//  <item> SFDITEM_FIELD__PWR_PDCRE_PD10
//    <name> PD10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40007044) Port E pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRE ) </loc>
//      <o.10..10> PD10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRE_PD9  -----------------------------------
// SVD Line: 11074

//  <item> SFDITEM_FIELD__PWR_PDCRE_PD9
//    <name> PD9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40007044) Port E pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRE ) </loc>
//      <o.9..9> PD9
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRE_PD8  -----------------------------------
// SVD Line: 11081

//  <item> SFDITEM_FIELD__PWR_PDCRE_PD8
//    <name> PD8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40007044) Port E pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRE ) </loc>
//      <o.8..8> PD8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRE_PD7  -----------------------------------
// SVD Line: 11088

//  <item> SFDITEM_FIELD__PWR_PDCRE_PD7
//    <name> PD7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40007044) Port E pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRE ) </loc>
//      <o.7..7> PD7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRE_PD6  -----------------------------------
// SVD Line: 11095

//  <item> SFDITEM_FIELD__PWR_PDCRE_PD6
//    <name> PD6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40007044) Port E pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRE ) </loc>
//      <o.6..6> PD6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRE_PD5  -----------------------------------
// SVD Line: 11102

//  <item> SFDITEM_FIELD__PWR_PDCRE_PD5
//    <name> PD5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40007044) Port E pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRE ) </loc>
//      <o.5..5> PD5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRE_PD4  -----------------------------------
// SVD Line: 11109

//  <item> SFDITEM_FIELD__PWR_PDCRE_PD4
//    <name> PD4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40007044) Port E pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRE ) </loc>
//      <o.4..4> PD4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRE_PD3  -----------------------------------
// SVD Line: 11116

//  <item> SFDITEM_FIELD__PWR_PDCRE_PD3
//    <name> PD3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40007044) Port E pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRE ) </loc>
//      <o.3..3> PD3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRE_PD2  -----------------------------------
// SVD Line: 11123

//  <item> SFDITEM_FIELD__PWR_PDCRE_PD2
//    <name> PD2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40007044) Port E pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRE ) </loc>
//      <o.2..2> PD2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRE_PD1  -----------------------------------
// SVD Line: 11130

//  <item> SFDITEM_FIELD__PWR_PDCRE_PD1
//    <name> PD1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40007044) Port E pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRE ) </loc>
//      <o.1..1> PD1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRE_PD0  -----------------------------------
// SVD Line: 11137

//  <item> SFDITEM_FIELD__PWR_PDCRE_PD0
//    <name> PD0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40007044) Port E pull-down bit y  (y=0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRE ) </loc>
//      <o.0..0> PD0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PWR_PDCRE  -----------------------------------
// SVD Line: 11022

//  <rtree> SFDITEM_REG__PWR_PDCRE
//    <name> PDCRE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007044) Power Port E pull-down control  register </i>
//    <loc> ( (unsigned int)((PWR_PDCRE >> 0) & 0xFFFFFFFF), ((PWR_PDCRE = (PWR_PDCRE & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PWR_PDCRE_PD15 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRE_PD14 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRE_PD13 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRE_PD12 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRE_PD11 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRE_PD10 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRE_PD9 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRE_PD8 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRE_PD7 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRE_PD6 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRE_PD5 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRE_PD4 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRE_PD3 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRE_PD2 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRE_PD1 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRE_PD0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PWR_PUCRH  --------------------------------
// SVD Line: 11146

unsigned int PWR_PUCRH __AT (0x40007058);



// --------------------------------  Field Item: PWR_PUCRH_PU1  -----------------------------------
// SVD Line: 11156

//  <item> SFDITEM_FIELD__PWR_PUCRH_PU1
//    <name> PU1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40007058) Port H pull-up bit y  (y=0..1) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRH ) </loc>
//      <o.1..1> PU1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PUCRH_PU0  -----------------------------------
// SVD Line: 11163

//  <item> SFDITEM_FIELD__PWR_PUCRH_PU0
//    <name> PU0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40007058) Port H pull-up bit y  (y=0..1) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PUCRH ) </loc>
//      <o.0..0> PU0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PWR_PUCRH  -----------------------------------
// SVD Line: 11146

//  <rtree> SFDITEM_REG__PWR_PUCRH
//    <name> PUCRH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007058) Power Port H pull-up control  register </i>
//    <loc> ( (unsigned int)((PWR_PUCRH >> 0) & 0xFFFFFFFF), ((PWR_PUCRH = (PWR_PUCRH & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PWR_PUCRH_PU1 </item>
//    <item> SFDITEM_FIELD__PWR_PUCRH_PU0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PWR_PDCRH  --------------------------------
// SVD Line: 11172

unsigned int PWR_PDCRH __AT (0x4000705C);



// --------------------------------  Field Item: PWR_PDCRH_PD1  -----------------------------------
// SVD Line: 11182

//  <item> SFDITEM_FIELD__PWR_PDCRH_PD1
//    <name> PD1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000705C) Port H pull-down bit y  (y=0..1) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRH ) </loc>
//      <o.1..1> PD1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_PDCRH_PD0  -----------------------------------
// SVD Line: 11189

//  <item> SFDITEM_FIELD__PWR_PDCRH_PD0
//    <name> PD0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000705C) Port H pull-down bit y  (y=0..1) </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_PDCRH ) </loc>
//      <o.0..0> PD0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PWR_PDCRH  -----------------------------------
// SVD Line: 11172

//  <rtree> SFDITEM_REG__PWR_PDCRH
//    <name> PDCRH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000705C) Power Port H pull-down control  register </i>
//    <loc> ( (unsigned int)((PWR_PDCRH >> 0) & 0xFFFFFFFF), ((PWR_PDCRH = (PWR_PDCRH & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PWR_PDCRH_PD1 </item>
//    <item> SFDITEM_FIELD__PWR_PDCRH_PD0 </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: PWR  --------------------------------------
// SVD Line: 9503

//  <view> PWR
//    <name> PWR </name>
//    <item> SFDITEM_REG__PWR_CR1 </item>
//    <item> SFDITEM_REG__PWR_CR2 </item>
//    <item> SFDITEM_REG__PWR_CR3 </item>
//    <item> SFDITEM_REG__PWR_CR4 </item>
//    <item> SFDITEM_REG__PWR_SR1 </item>
//    <item> SFDITEM_REG__PWR_SR2 </item>
//    <item> SFDITEM_REG__PWR_SCR </item>
//    <item> SFDITEM_REG__PWR_PUCRA </item>
//    <item> SFDITEM_REG__PWR_PDCRA </item>
//    <item> SFDITEM_REG__PWR_PUCRB </item>
//    <item> SFDITEM_REG__PWR_PDCRB </item>
//    <item> SFDITEM_REG__PWR_PUCRC </item>
//    <item> SFDITEM_REG__PWR_PDCRC </item>
//    <item> SFDITEM_REG__PWR_PUCRD </item>
//    <item> SFDITEM_REG__PWR_PDCRD </item>
//    <item> SFDITEM_REG__PWR_PUCRE </item>
//    <item> SFDITEM_REG__PWR_PDCRE </item>
//    <item> SFDITEM_REG__PWR_PUCRH </item>
//    <item> SFDITEM_REG__PWR_PDCRH </item>
//  </view>
//  


// ------------------------------  Register Item Address: RNG_CR  ---------------------------------
// SVD Line: 11211

unsigned int RNG_CR __AT (0x50060800);



// ----------------------------------  Field Item: RNG_CR_IE  -------------------------------------
// SVD Line: 11220

//  <item> SFDITEM_FIELD__RNG_CR_IE
//    <name> IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50060800) Interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) RNG_CR ) </loc>
//      <o.3..3> IE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RNG_CR_RNGEN  ------------------------------------
// SVD Line: 11226

//  <item> SFDITEM_FIELD__RNG_CR_RNGEN
//    <name> RNGEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x50060800) Random number generator  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RNG_CR ) </loc>
//      <o.2..2> RNGEN
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: RNG_CR  -------------------------------------
// SVD Line: 11211

//  <rtree> SFDITEM_REG__RNG_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50060800) control register </i>
//    <loc> ( (unsigned int)((RNG_CR >> 0) & 0xFFFFFFFF), ((RNG_CR = (RNG_CR & ~(0xCUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xC) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RNG_CR_IE </item>
//    <item> SFDITEM_FIELD__RNG_CR_RNGEN </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: RNG_SR  ---------------------------------
// SVD Line: 11235

unsigned int RNG_SR __AT (0x50060804);



// ---------------------------------  Field Item: RNG_SR_SEIS  ------------------------------------
// SVD Line: 11243

//  <item> SFDITEM_FIELD__RNG_SR_SEIS
//    <name> SEIS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x50060804) Seed error interrupt  status </i>
//    <check> 
//      <loc> ( (unsigned int) RNG_SR ) </loc>
//      <o.6..6> SEIS
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RNG_SR_CEIS  ------------------------------------
// SVD Line: 11251

//  <item> SFDITEM_FIELD__RNG_SR_CEIS
//    <name> CEIS </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x50060804) Clock error interrupt  status </i>
//    <check> 
//      <loc> ( (unsigned int) RNG_SR ) </loc>
//      <o.5..5> CEIS
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RNG_SR_SECS  ------------------------------------
// SVD Line: 11259

//  <item> SFDITEM_FIELD__RNG_SR_SECS
//    <name> SECS </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x50060804) Seed error current status </i>
//    <check> 
//      <loc> ( (unsigned int) RNG_SR ) </loc>
//      <o.2..2> SECS
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RNG_SR_CECS  ------------------------------------
// SVD Line: 11266

//  <item> SFDITEM_FIELD__RNG_SR_CECS
//    <name> CECS </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x50060804) Clock error current status </i>
//    <check> 
//      <loc> ( (unsigned int) RNG_SR ) </loc>
//      <o.1..1> CECS
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RNG_SR_DRDY  ------------------------------------
// SVD Line: 11273

//  <item> SFDITEM_FIELD__RNG_SR_DRDY
//    <name> DRDY </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x50060804) Data ready </i>
//    <check> 
//      <loc> ( (unsigned int) RNG_SR ) </loc>
//      <o.0..0> DRDY
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: RNG_SR  -------------------------------------
// SVD Line: 11235

//  <rtree> SFDITEM_REG__RNG_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50060804) status register </i>
//    <loc> ( (unsigned int)((RNG_SR >> 0) & 0xFFFFFFFF), ((RNG_SR = (RNG_SR & ~(0x60UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x60) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RNG_SR_SEIS </item>
//    <item> SFDITEM_FIELD__RNG_SR_CEIS </item>
//    <item> SFDITEM_FIELD__RNG_SR_SECS </item>
//    <item> SFDITEM_FIELD__RNG_SR_CECS </item>
//    <item> SFDITEM_FIELD__RNG_SR_DRDY </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: RNG_DR  ---------------------------------
// SVD Line: 11282

unsigned int RNG_DR __AT (0x50060808);



// --------------------------------  Field Item: RNG_DR_RNDATA  -----------------------------------
// SVD Line: 11291

//  <item> SFDITEM_FIELD__RNG_DR_RNDATA
//    <name> RNDATA </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x50060808) Random data </i>
//    <edit> 
//      <loc> ( (unsigned int)((RNG_DR >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: RNG_DR  -------------------------------------
// SVD Line: 11282

//  <rtree> SFDITEM_REG__RNG_DR
//    <name> DR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x50060808) data register </i>
//    <loc> ( (unsigned int)((RNG_DR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RNG_DR_RNDATA </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: RNG  --------------------------------------
// SVD Line: 11200

//  <view> RNG
//    <name> RNG </name>
//    <item> SFDITEM_REG__RNG_CR </item>
//    <item> SFDITEM_REG__RNG_SR </item>
//    <item> SFDITEM_REG__RNG_DR </item>
//  </view>
//  


// ------------------------------  Register Item Address: RTC_TR  ---------------------------------
// SVD Line: 11317

unsigned int RTC_TR __AT (0x40002800);



// ----------------------------------  Field Item: RTC_TR_PM  -------------------------------------
// SVD Line: 11326

//  <item> SFDITEM_FIELD__RTC_TR_PM
//    <name> PM </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40002800) AM/PM notation </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_TR ) </loc>
//      <o.22..22> PM
//    </check>
//  </item>
//  


// ----------------------------------  Field Item: RTC_TR_HT  -------------------------------------
// SVD Line: 11332

//  <item> SFDITEM_FIELD__RTC_TR_HT
//    <name> HT </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40002800) Hour tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TR >> 20) & 0x3), ((RTC_TR = (RTC_TR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Field Item: RTC_TR_HU  -------------------------------------
// SVD Line: 11338

//  <item> SFDITEM_FIELD__RTC_TR_HU
//    <name> HU </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40002800) Hour units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TR >> 16) & 0xF), ((RTC_TR = (RTC_TR & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RTC_TR_MNT  -------------------------------------
// SVD Line: 11344

//  <item> SFDITEM_FIELD__RTC_TR_MNT
//    <name> MNT </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40002800) Minute tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TR >> 12) & 0x7), ((RTC_TR = (RTC_TR & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RTC_TR_MNU  -------------------------------------
// SVD Line: 11350

//  <item> SFDITEM_FIELD__RTC_TR_MNU
//    <name> MNU </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40002800) Minute units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TR >> 8) & 0xF), ((RTC_TR = (RTC_TR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Field Item: RTC_TR_ST  -------------------------------------
// SVD Line: 11356

//  <item> SFDITEM_FIELD__RTC_TR_ST
//    <name> ST </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40002800) Second tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TR >> 4) & 0x7), ((RTC_TR = (RTC_TR & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Field Item: RTC_TR_SU  -------------------------------------
// SVD Line: 11362

//  <item> SFDITEM_FIELD__RTC_TR_SU
//    <name> SU </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40002800) Second units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TR >> 0) & 0xF), ((RTC_TR = (RTC_TR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: RTC_TR  -------------------------------------
// SVD Line: 11317

//  <rtree> SFDITEM_REG__RTC_TR
//    <name> TR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002800) time register </i>
//    <loc> ( (unsigned int)((RTC_TR >> 0) & 0xFFFFFFFF), ((RTC_TR = (RTC_TR & ~(0x7F7F7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F7F7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_TR_PM </item>
//    <item> SFDITEM_FIELD__RTC_TR_HT </item>
//    <item> SFDITEM_FIELD__RTC_TR_HU </item>
//    <item> SFDITEM_FIELD__RTC_TR_MNT </item>
//    <item> SFDITEM_FIELD__RTC_TR_MNU </item>
//    <item> SFDITEM_FIELD__RTC_TR_ST </item>
//    <item> SFDITEM_FIELD__RTC_TR_SU </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: RTC_DR  ---------------------------------
// SVD Line: 11370

unsigned int RTC_DR __AT (0x40002804);



// ----------------------------------  Field Item: RTC_DR_YT  -------------------------------------
// SVD Line: 11379

//  <item> SFDITEM_FIELD__RTC_DR_YT
//    <name> YT </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40002804) Year tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_DR >> 20) & 0xF), ((RTC_DR = (RTC_DR & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Field Item: RTC_DR_YU  -------------------------------------
// SVD Line: 11385

//  <item> SFDITEM_FIELD__RTC_DR_YU
//    <name> YU </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40002804) Year units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_DR >> 16) & 0xF), ((RTC_DR = (RTC_DR & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RTC_DR_WDU  -------------------------------------
// SVD Line: 11391

//  <item> SFDITEM_FIELD__RTC_DR_WDU
//    <name> WDU </name>
//    <rw> 
//    <i> [Bits 15..13] RW (@ 0x40002804) Week day units </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_DR >> 13) & 0x7), ((RTC_DR = (RTC_DR & ~(0x7UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Field Item: RTC_DR_MT  -------------------------------------
// SVD Line: 11397

//  <item> SFDITEM_FIELD__RTC_DR_MT
//    <name> MT </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40002804) Month tens in BCD format </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_DR ) </loc>
//      <o.12..12> MT
//    </check>
//  </item>
//  


// ----------------------------------  Field Item: RTC_DR_MU  -------------------------------------
// SVD Line: 11403

//  <item> SFDITEM_FIELD__RTC_DR_MU
//    <name> MU </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40002804) Month units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_DR >> 8) & 0xF), ((RTC_DR = (RTC_DR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Field Item: RTC_DR_DT  -------------------------------------
// SVD Line: 11409

//  <item> SFDITEM_FIELD__RTC_DR_DT
//    <name> DT </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40002804) Date tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_DR >> 4) & 0x3), ((RTC_DR = (RTC_DR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Field Item: RTC_DR_DU  -------------------------------------
// SVD Line: 11415

//  <item> SFDITEM_FIELD__RTC_DR_DU
//    <name> DU </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40002804) Date units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_DR >> 0) & 0xF), ((RTC_DR = (RTC_DR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: RTC_DR  -------------------------------------
// SVD Line: 11370

//  <rtree> SFDITEM_REG__RTC_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002804) date register </i>
//    <loc> ( (unsigned int)((RTC_DR >> 0) & 0xFFFFFFFF), ((RTC_DR = (RTC_DR & ~(0xFFFF3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_DR_YT </item>
//    <item> SFDITEM_FIELD__RTC_DR_YU </item>
//    <item> SFDITEM_FIELD__RTC_DR_WDU </item>
//    <item> SFDITEM_FIELD__RTC_DR_MT </item>
//    <item> SFDITEM_FIELD__RTC_DR_MU </item>
//    <item> SFDITEM_FIELD__RTC_DR_DT </item>
//    <item> SFDITEM_FIELD__RTC_DR_DU </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_SSR  ---------------------------------
// SVD Line: 11423

unsigned int RTC_SSR __AT (0x40002808);



// ---------------------------------  Field Item: RTC_SSR_SS  -------------------------------------
// SVD Line: 11432

//  <item> SFDITEM_FIELD__RTC_SSR_SS
//    <name> SS </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40002808) Sub second value </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC_SSR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: RTC_SSR  ------------------------------------
// SVD Line: 11423

//  <rtree> SFDITEM_REG__RTC_SSR
//    <name> SSR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002808) RTC sub second register </i>
//    <loc> ( (unsigned int)((RTC_SSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC_SSR_SS </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_ICSR  --------------------------------
// SVD Line: 11440

unsigned int RTC_ICSR __AT (0x4000280C);



// -------------------------------  Field Item: RTC_ICSR_ALRAWF  ----------------------------------
// SVD Line: 11449

//  <item> SFDITEM_FIELD__RTC_ICSR_ALRAWF
//    <name> ALRAWF </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x4000280C) Alarm A write flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ICSR ) </loc>
//      <o.0..0> ALRAWF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_ICSR_ALRBWF  ----------------------------------
// SVD Line: 11456

//  <item> SFDITEM_FIELD__RTC_ICSR_ALRBWF
//    <name> ALRBWF </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x4000280C) Alarm B write flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ICSR ) </loc>
//      <o.1..1> ALRBWF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_ICSR_WUTWF  -----------------------------------
// SVD Line: 11463

//  <item> SFDITEM_FIELD__RTC_ICSR_WUTWF
//    <name> WUTWF </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x4000280C) Wakeup timer write flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ICSR ) </loc>
//      <o.2..2> WUTWF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ICSR_SHPF  -----------------------------------
// SVD Line: 11470

//  <item> SFDITEM_FIELD__RTC_ICSR_SHPF
//    <name> SHPF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000280C) Shift operation pending </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ICSR ) </loc>
//      <o.3..3> SHPF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_ICSR_INITS  -----------------------------------
// SVD Line: 11477

//  <item> SFDITEM_FIELD__RTC_ICSR_INITS
//    <name> INITS </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x4000280C) Initialization status flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ICSR ) </loc>
//      <o.4..4> INITS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ICSR_RSF  ------------------------------------
// SVD Line: 11484

//  <item> SFDITEM_FIELD__RTC_ICSR_RSF
//    <name> RSF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000280C) Registers synchronization  flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ICSR ) </loc>
//      <o.5..5> RSF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_ICSR_INITF  -----------------------------------
// SVD Line: 11492

//  <item> SFDITEM_FIELD__RTC_ICSR_INITF
//    <name> INITF </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x4000280C) Initialization flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ICSR ) </loc>
//      <o.6..6> INITF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ICSR_INIT  -----------------------------------
// SVD Line: 11499

//  <item> SFDITEM_FIELD__RTC_ICSR_INIT
//    <name> INIT </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000280C) Initialization mode </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ICSR ) </loc>
//      <o.7..7> INIT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC_ICSR_RECALPF  ----------------------------------
// SVD Line: 11506

//  <item> SFDITEM_FIELD__RTC_ICSR_RECALPF
//    <name> RECALPF </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x4000280C) Recalibration pending Flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ICSR ) </loc>
//      <o.16..16> RECALPF
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RTC_ICSR  ------------------------------------
// SVD Line: 11440

//  <rtree> SFDITEM_REG__RTC_ICSR
//    <name> ICSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000280C) RTC initialization control and status  register </i>
//    <loc> ( (unsigned int)((RTC_ICSR >> 0) & 0xFFFFFFFF), ((RTC_ICSR = (RTC_ICSR & ~(0xA8UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xA8) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_ICSR_ALRAWF </item>
//    <item> SFDITEM_FIELD__RTC_ICSR_ALRBWF </item>
//    <item> SFDITEM_FIELD__RTC_ICSR_WUTWF </item>
//    <item> SFDITEM_FIELD__RTC_ICSR_SHPF </item>
//    <item> SFDITEM_FIELD__RTC_ICSR_INITS </item>
//    <item> SFDITEM_FIELD__RTC_ICSR_RSF </item>
//    <item> SFDITEM_FIELD__RTC_ICSR_INITF </item>
//    <item> SFDITEM_FIELD__RTC_ICSR_INIT </item>
//    <item> SFDITEM_FIELD__RTC_ICSR_RECALPF </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_PRER  --------------------------------
// SVD Line: 11515

unsigned int RTC_PRER __AT (0x40002810);



// ------------------------------  Field Item: RTC_PRER_PREDIV_A  ---------------------------------
// SVD Line: 11524

//  <item> SFDITEM_FIELD__RTC_PRER_PREDIV_A
//    <name> PREDIV_A </name>
//    <rw> 
//    <i> [Bits 22..16] RW (@ 0x40002810) Asynchronous prescaler  factor </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_PRER >> 16) & 0x7F), ((RTC_PRER = (RTC_PRER & ~(0x7FUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: RTC_PRER_PREDIV_S  ---------------------------------
// SVD Line: 11531

//  <item> SFDITEM_FIELD__RTC_PRER_PREDIV_S
//    <name> PREDIV_S </name>
//    <rw> 
//    <i> [Bits 14..0] RW (@ 0x40002810) Synchronous prescaler  factor </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC_PRER >> 0) & 0x7FFF), ((RTC_PRER = (RTC_PRER & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_PRER  ------------------------------------
// SVD Line: 11515

//  <rtree> SFDITEM_REG__RTC_PRER
//    <name> PRER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002810) prescaler register </i>
//    <loc> ( (unsigned int)((RTC_PRER >> 0) & 0xFFFFFFFF), ((RTC_PRER = (RTC_PRER & ~(0x7F7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_PRER_PREDIV_A </item>
//    <item> SFDITEM_FIELD__RTC_PRER_PREDIV_S </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_WUTR  --------------------------------
// SVD Line: 11540

unsigned int RTC_WUTR __AT (0x40002814);



// --------------------------------  Field Item: RTC_WUTR_WUT  ------------------------------------
// SVD Line: 11549

//  <item> SFDITEM_FIELD__RTC_WUTR_WUT
//    <name> WUT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002814) Wakeup auto-reload value  bits </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC_WUTR >> 0) & 0xFFFF), ((RTC_WUTR = (RTC_WUTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: RTC_WUTR_WUTOCLR  ----------------------------------
// SVD Line: 11556

//  <item> SFDITEM_FIELD__RTC_WUTR_WUTOCLR
//    <name> WUTOCLR </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40002814) Wakeup auto-reload output clear  value </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC_WUTR >> 16) & 0xFFFF), ((RTC_WUTR = (RTC_WUTR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_WUTR  ------------------------------------
// SVD Line: 11540

//  <rtree> SFDITEM_REG__RTC_WUTR
//    <name> WUTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002814) wakeup timer register </i>
//    <loc> ( (unsigned int)((RTC_WUTR >> 0) & 0xFFFFFFFF), ((RTC_WUTR = (RTC_WUTR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_WUTR_WUT </item>
//    <item> SFDITEM_FIELD__RTC_WUTR_WUTOCLR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_ALRMAR  -------------------------------
// SVD Line: 11565

unsigned int RTC_ALRMAR __AT (0x40002840);



// -------------------------------  Field Item: RTC_ALRMAR_MSK4  ----------------------------------
// SVD Line: 11574

//  <item> SFDITEM_FIELD__RTC_ALRMAR_MSK4
//    <name> MSK4 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40002840) Alarm B date mask </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMAR ) </loc>
//      <o.31..31> MSK4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC_ALRMAR_WDSEL  ----------------------------------
// SVD Line: 11580

//  <item> SFDITEM_FIELD__RTC_ALRMAR_WDSEL
//    <name> WDSEL </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40002840) Week day selection </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMAR ) </loc>
//      <o.30..30> WDSEL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMAR_DT  -----------------------------------
// SVD Line: 11586

//  <item> SFDITEM_FIELD__RTC_ALRMAR_DT
//    <name> DT </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40002840) Date tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMAR >> 28) & 0x3), ((RTC_ALRMAR = (RTC_ALRMAR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMAR_DU  -----------------------------------
// SVD Line: 11592

//  <item> SFDITEM_FIELD__RTC_ALRMAR_DU
//    <name> DU </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40002840) Date units or day in BCD  format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMAR >> 24) & 0xF), ((RTC_ALRMAR = (RTC_ALRMAR & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMAR_MSK3  ----------------------------------
// SVD Line: 11599

//  <item> SFDITEM_FIELD__RTC_ALRMAR_MSK3
//    <name> MSK3 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40002840) Alarm B hours mask </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMAR ) </loc>
//      <o.23..23> MSK3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMAR_PM  -----------------------------------
// SVD Line: 11605

//  <item> SFDITEM_FIELD__RTC_ALRMAR_PM
//    <name> PM </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40002840) AM/PM notation </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMAR ) </loc>
//      <o.22..22> PM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMAR_HT  -----------------------------------
// SVD Line: 11611

//  <item> SFDITEM_FIELD__RTC_ALRMAR_HT
//    <name> HT </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40002840) Hour tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMAR >> 20) & 0x3), ((RTC_ALRMAR = (RTC_ALRMAR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMAR_HU  -----------------------------------
// SVD Line: 11617

//  <item> SFDITEM_FIELD__RTC_ALRMAR_HU
//    <name> HU </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40002840) Hour units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMAR >> 16) & 0xF), ((RTC_ALRMAR = (RTC_ALRMAR & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMAR_MSK2  ----------------------------------
// SVD Line: 11623

//  <item> SFDITEM_FIELD__RTC_ALRMAR_MSK2
//    <name> MSK2 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002840) Alarm B minutes mask </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMAR ) </loc>
//      <o.15..15> MSK2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMAR_MNT  -----------------------------------
// SVD Line: 11629

//  <item> SFDITEM_FIELD__RTC_ALRMAR_MNT
//    <name> MNT </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40002840) Minute tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMAR >> 12) & 0x7), ((RTC_ALRMAR = (RTC_ALRMAR & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMAR_MNU  -----------------------------------
// SVD Line: 11635

//  <item> SFDITEM_FIELD__RTC_ALRMAR_MNU
//    <name> MNU </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40002840) Minute units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMAR >> 8) & 0xF), ((RTC_ALRMAR = (RTC_ALRMAR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMAR_MSK1  ----------------------------------
// SVD Line: 11641

//  <item> SFDITEM_FIELD__RTC_ALRMAR_MSK1
//    <name> MSK1 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40002840) Alarm B seconds mask </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMAR ) </loc>
//      <o.7..7> MSK1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMAR_ST  -----------------------------------
// SVD Line: 11647

//  <item> SFDITEM_FIELD__RTC_ALRMAR_ST
//    <name> ST </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40002840) Second tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMAR >> 4) & 0x7), ((RTC_ALRMAR = (RTC_ALRMAR & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMAR_SU  -----------------------------------
// SVD Line: 11653

//  <item> SFDITEM_FIELD__RTC_ALRMAR_SU
//    <name> SU </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40002840) Second units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMAR >> 0) & 0xF), ((RTC_ALRMAR = (RTC_ALRMAR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_ALRMAR  -----------------------------------
// SVD Line: 11565

//  <rtree> SFDITEM_REG__RTC_ALRMAR
//    <name> ALRMAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002840) RTC alarm A register </i>
//    <loc> ( (unsigned int)((RTC_ALRMAR >> 0) & 0xFFFFFFFF), ((RTC_ALRMAR = (RTC_ALRMAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_MSK4 </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_WDSEL </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_DT </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_DU </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_MSK3 </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_PM </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_HT </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_HU </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_MSK2 </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_MNT </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_MNU </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_MSK1 </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_ST </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_SU </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_WPR  ---------------------------------
// SVD Line: 11661

unsigned int RTC_WPR __AT (0x40002824);



// ---------------------------------  Field Item: RTC_WPR_KEY  ------------------------------------
// SVD Line: 11670

//  <item> SFDITEM_FIELD__RTC_WPR_KEY
//    <name> KEY </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40002824) Write protection key </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_WPR >> 0) & 0x0), ((RTC_WPR = (RTC_WPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: RTC_WPR  ------------------------------------
// SVD Line: 11661

//  <rtree> SFDITEM_REG__RTC_WPR
//    <name> WPR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40002824) write protection register </i>
//    <loc> ( (unsigned int)((RTC_WPR >> 0) & 0xFFFFFFFF), ((RTC_WPR = (RTC_WPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_WPR_KEY </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_SHIFTR  -------------------------------
// SVD Line: 11678

unsigned int RTC_SHIFTR __AT (0x4000282C);



// ------------------------------  Field Item: RTC_SHIFTR_ADD1S  ----------------------------------
// SVD Line: 11687

//  <item> SFDITEM_FIELD__RTC_SHIFTR_ADD1S
//    <name> ADD1S </name>
//    <w> 
//    <i> [Bit 31] WO (@ 0x4000282C) Add one second </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_SHIFTR ) </loc>
//      <o.31..31> ADD1S
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC_SHIFTR_SUBFS  ----------------------------------
// SVD Line: 11693

//  <item> SFDITEM_FIELD__RTC_SHIFTR_SUBFS
//    <name> SUBFS </name>
//    <w> 
//    <i> [Bits 14..0] WO (@ 0x4000282C) Subtract a fraction of a  second </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC_SHIFTR >> 0) & 0x0), ((RTC_SHIFTR = (RTC_SHIFTR & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_SHIFTR  -----------------------------------
// SVD Line: 11678

//  <rtree> SFDITEM_REG__RTC_SHIFTR
//    <name> SHIFTR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x4000282C) shift control register </i>
//    <loc> ( (unsigned int)((RTC_SHIFTR >> 0) & 0xFFFFFFFF), ((RTC_SHIFTR = (RTC_SHIFTR & ~(0x80007FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x80007FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_SHIFTR_ADD1S </item>
//    <item> SFDITEM_FIELD__RTC_SHIFTR_SUBFS </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_TSTR  --------------------------------
// SVD Line: 11702

unsigned int RTC_TSTR __AT (0x40002830);



// ---------------------------------  Field Item: RTC_TSTR_SU  ------------------------------------
// SVD Line: 11711

//  <item> SFDITEM_FIELD__RTC_TSTR_SU
//    <name> SU </name>
//    <r> 
//    <i> [Bits 3..0] RO (@ 0x40002830) Second units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TSTR >> 0) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RTC_TSTR_ST  ------------------------------------
// SVD Line: 11717

//  <item> SFDITEM_FIELD__RTC_TSTR_ST
//    <name> ST </name>
//    <r> 
//    <i> [Bits 6..4] RO (@ 0x40002830) Second tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TSTR >> 4) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC_TSTR_MNU  ------------------------------------
// SVD Line: 11723

//  <item> SFDITEM_FIELD__RTC_TSTR_MNU
//    <name> MNU </name>
//    <r> 
//    <i> [Bits 11..8] RO (@ 0x40002830) Minute units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TSTR >> 8) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC_TSTR_MNT  ------------------------------------
// SVD Line: 11729

//  <item> SFDITEM_FIELD__RTC_TSTR_MNT
//    <name> MNT </name>
//    <r> 
//    <i> [Bits 14..12] RO (@ 0x40002830) Minute tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TSTR >> 12) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RTC_TSTR_HU  ------------------------------------
// SVD Line: 11735

//  <item> SFDITEM_FIELD__RTC_TSTR_HU
//    <name> HU </name>
//    <r> 
//    <i> [Bits 19..16] RO (@ 0x40002830) Hour units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TSTR >> 16) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RTC_TSTR_HT  ------------------------------------
// SVD Line: 11741

//  <item> SFDITEM_FIELD__RTC_TSTR_HT
//    <name> HT </name>
//    <r> 
//    <i> [Bits 21..20] RO (@ 0x40002830) Hour tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TSTR >> 20) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RTC_TSTR_PM  ------------------------------------
// SVD Line: 11747

//  <item> SFDITEM_FIELD__RTC_TSTR_PM
//    <name> PM </name>
//    <r> 
//    <i> [Bit 22] RO (@ 0x40002830) AM/PM notation </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_TSTR ) </loc>
//      <o.22..22> PM
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RTC_TSTR  ------------------------------------
// SVD Line: 11702

//  <rtree> SFDITEM_REG__RTC_TSTR
//    <name> TSTR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002830) time stamp time register </i>
//    <loc> ( (unsigned int)((RTC_TSTR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC_TSTR_SU </item>
//    <item> SFDITEM_FIELD__RTC_TSTR_ST </item>
//    <item> SFDITEM_FIELD__RTC_TSTR_MNU </item>
//    <item> SFDITEM_FIELD__RTC_TSTR_MNT </item>
//    <item> SFDITEM_FIELD__RTC_TSTR_HU </item>
//    <item> SFDITEM_FIELD__RTC_TSTR_HT </item>
//    <item> SFDITEM_FIELD__RTC_TSTR_PM </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_TSDR  --------------------------------
// SVD Line: 11755

unsigned int RTC_TSDR __AT (0x40002834);



// --------------------------------  Field Item: RTC_TSDR_WDU  ------------------------------------
// SVD Line: 11764

//  <item> SFDITEM_FIELD__RTC_TSDR_WDU
//    <name> WDU </name>
//    <r> 
//    <i> [Bits 15..13] RO (@ 0x40002834) Week day units </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TSDR >> 13) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RTC_TSDR_MT  ------------------------------------
// SVD Line: 11770

//  <item> SFDITEM_FIELD__RTC_TSDR_MT
//    <name> MT </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40002834) Month tens in BCD format </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_TSDR ) </loc>
//      <o.12..12> MT
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_TSDR_MU  ------------------------------------
// SVD Line: 11776

//  <item> SFDITEM_FIELD__RTC_TSDR_MU
//    <name> MU </name>
//    <r> 
//    <i> [Bits 11..8] RO (@ 0x40002834) Month units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TSDR >> 8) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RTC_TSDR_DT  ------------------------------------
// SVD Line: 11782

//  <item> SFDITEM_FIELD__RTC_TSDR_DT
//    <name> DT </name>
//    <r> 
//    <i> [Bits 5..4] RO (@ 0x40002834) Date tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TSDR >> 4) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RTC_TSDR_DU  ------------------------------------
// SVD Line: 11788

//  <item> SFDITEM_FIELD__RTC_TSDR_DU
//    <name> DU </name>
//    <r> 
//    <i> [Bits 3..0] RO (@ 0x40002834) Date units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TSDR >> 0) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_TSDR  ------------------------------------
// SVD Line: 11755

//  <rtree> SFDITEM_REG__RTC_TSDR
//    <name> TSDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002834) time stamp date register </i>
//    <loc> ( (unsigned int)((RTC_TSDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC_TSDR_WDU </item>
//    <item> SFDITEM_FIELD__RTC_TSDR_MT </item>
//    <item> SFDITEM_FIELD__RTC_TSDR_MU </item>
//    <item> SFDITEM_FIELD__RTC_TSDR_DT </item>
//    <item> SFDITEM_FIELD__RTC_TSDR_DU </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_TSSSR  --------------------------------
// SVD Line: 11796

unsigned int RTC_TSSSR __AT (0x40002838);



// --------------------------------  Field Item: RTC_TSSSR_SS  ------------------------------------
// SVD Line: 11805

//  <item> SFDITEM_FIELD__RTC_TSSSR_SS
//    <name> SS </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40002838) Sub second value </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC_TSSSR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_TSSSR  -----------------------------------
// SVD Line: 11796

//  <rtree> SFDITEM_REG__RTC_TSSSR
//    <name> TSSSR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002838) timestamp sub second register </i>
//    <loc> ( (unsigned int)((RTC_TSSSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC_TSSSR_SS </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_CALR  --------------------------------
// SVD Line: 11813

unsigned int RTC_CALR __AT (0x40002828);



// --------------------------------  Field Item: RTC_CALR_CALP  -----------------------------------
// SVD Line: 11822

//  <item> SFDITEM_FIELD__RTC_CALR_CALP
//    <name> CALP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002828) Increase frequency of RTC by 488.5  ppm </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CALR ) </loc>
//      <o.15..15> CALP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_CALR_CALW8  -----------------------------------
// SVD Line: 11829

//  <item> SFDITEM_FIELD__RTC_CALR_CALW8
//    <name> CALW8 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40002828) Use an 8-second calibration cycle  period </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CALR ) </loc>
//      <o.14..14> CALW8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_CALR_CALW16  ----------------------------------
// SVD Line: 11836

//  <item> SFDITEM_FIELD__RTC_CALR_CALW16
//    <name> CALW16 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40002828) Use a 16-second calibration cycle  period </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CALR ) </loc>
//      <o.13..13> CALW16
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CALR_CALM  -----------------------------------
// SVD Line: 11843

//  <item> SFDITEM_FIELD__RTC_CALR_CALM
//    <name> CALM </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x40002828) Calibration minus </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC_CALR >> 0) & 0x1FF), ((RTC_CALR = (RTC_CALR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_CALR_LPCAL  -----------------------------------
// SVD Line: 11849

//  <item> SFDITEM_FIELD__RTC_CALR_LPCAL
//    <name> LPCAL </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40002828) Calibration low-power mode </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CALR ) </loc>
//      <o.21..21> LPCAL
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RTC_CALR  ------------------------------------
// SVD Line: 11813

//  <rtree> SFDITEM_REG__RTC_CALR
//    <name> CALR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002828) RTC calibration register </i>
//    <loc> ( (unsigned int)((RTC_CALR >> 0) & 0xFFFFFFFF), ((RTC_CALR = (RTC_CALR & ~(0x20E1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x20E1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_CALR_CALP </item>
//    <item> SFDITEM_FIELD__RTC_CALR_CALW8 </item>
//    <item> SFDITEM_FIELD__RTC_CALR_CALW16 </item>
//    <item> SFDITEM_FIELD__RTC_CALR_CALM </item>
//    <item> SFDITEM_FIELD__RTC_CALR_LPCAL </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RTC_ALRMASSR  ------------------------------
// SVD Line: 11857

unsigned int RTC_ALRMASSR __AT (0x40002844);



// -----------------------------  Field Item: RTC_ALRMASSR_MASKSS  --------------------------------
// SVD Line: 11866

//  <item> SFDITEM_FIELD__RTC_ALRMASSR_MASKSS
//    <name> MASKSS </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40002844) Mask the most-significant bits starting  at this bit </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMASSR >> 24) & 0xF), ((RTC_ALRMASSR = (RTC_ALRMASSR & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMASSR_SS  ----------------------------------
// SVD Line: 11873

//  <item> SFDITEM_FIELD__RTC_ALRMASSR_SS
//    <name> SS </name>
//    <rw> 
//    <i> [Bits 14..0] RW (@ 0x40002844) Sub seconds value </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC_ALRMASSR >> 0) & 0x7FFF), ((RTC_ALRMASSR = (RTC_ALRMASSR & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: RTC_ALRMASSR  ----------------------------------
// SVD Line: 11857

//  <rtree> SFDITEM_REG__RTC_ALRMASSR
//    <name> ALRMASSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002844) alarm A sub second register </i>
//    <loc> ( (unsigned int)((RTC_ALRMASSR >> 0) & 0xFFFFFFFF), ((RTC_ALRMASSR = (RTC_ALRMASSR & ~(0xF007FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF007FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_ALRMASSR_MASKSS </item>
//    <item> SFDITEM_FIELD__RTC_ALRMASSR_SS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_ALRMBR  -------------------------------
// SVD Line: 11881

unsigned int RTC_ALRMBR __AT (0x40002848);



// -------------------------------  Field Item: RTC_ALRMBR_MSK4  ----------------------------------
// SVD Line: 11890

//  <item> SFDITEM_FIELD__RTC_ALRMBR_MSK4
//    <name> MSK4 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40002848) Alarm B date mask </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMBR ) </loc>
//      <o.31..31> MSK4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC_ALRMBR_WDSEL  ----------------------------------
// SVD Line: 11896

//  <item> SFDITEM_FIELD__RTC_ALRMBR_WDSEL
//    <name> WDSEL </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40002848) Week day selection </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMBR ) </loc>
//      <o.30..30> WDSEL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMBR_DT  -----------------------------------
// SVD Line: 11902

//  <item> SFDITEM_FIELD__RTC_ALRMBR_DT
//    <name> DT </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40002848) Date tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMBR >> 28) & 0x3), ((RTC_ALRMBR = (RTC_ALRMBR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMBR_DU  -----------------------------------
// SVD Line: 11908

//  <item> SFDITEM_FIELD__RTC_ALRMBR_DU
//    <name> DU </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40002848) Date units or day in BCD  format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMBR >> 24) & 0xF), ((RTC_ALRMBR = (RTC_ALRMBR & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMBR_MSK3  ----------------------------------
// SVD Line: 11915

//  <item> SFDITEM_FIELD__RTC_ALRMBR_MSK3
//    <name> MSK3 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40002848) Alarm B hours mask </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMBR ) </loc>
//      <o.23..23> MSK3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMBR_PM  -----------------------------------
// SVD Line: 11921

//  <item> SFDITEM_FIELD__RTC_ALRMBR_PM
//    <name> PM </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40002848) AM/PM notation </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMBR ) </loc>
//      <o.22..22> PM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMBR_HT  -----------------------------------
// SVD Line: 11927

//  <item> SFDITEM_FIELD__RTC_ALRMBR_HT
//    <name> HT </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40002848) Hour tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMBR >> 20) & 0x3), ((RTC_ALRMBR = (RTC_ALRMBR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMBR_HU  -----------------------------------
// SVD Line: 11933

//  <item> SFDITEM_FIELD__RTC_ALRMBR_HU
//    <name> HU </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40002848) Hour units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMBR >> 16) & 0xF), ((RTC_ALRMBR = (RTC_ALRMBR & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMBR_MSK2  ----------------------------------
// SVD Line: 11939

//  <item> SFDITEM_FIELD__RTC_ALRMBR_MSK2
//    <name> MSK2 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002848) Alarm B minutes mask </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMBR ) </loc>
//      <o.15..15> MSK2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMBR_MNT  -----------------------------------
// SVD Line: 11945

//  <item> SFDITEM_FIELD__RTC_ALRMBR_MNT
//    <name> MNT </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40002848) Minute tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMBR >> 12) & 0x7), ((RTC_ALRMBR = (RTC_ALRMBR & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMBR_MNU  -----------------------------------
// SVD Line: 11951

//  <item> SFDITEM_FIELD__RTC_ALRMBR_MNU
//    <name> MNU </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40002848) Minute units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMBR >> 8) & 0xF), ((RTC_ALRMBR = (RTC_ALRMBR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMBR_MSK1  ----------------------------------
// SVD Line: 11957

//  <item> SFDITEM_FIELD__RTC_ALRMBR_MSK1
//    <name> MSK1 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40002848) Alarm B seconds mask </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMBR ) </loc>
//      <o.7..7> MSK1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMBR_ST  -----------------------------------
// SVD Line: 11963

//  <item> SFDITEM_FIELD__RTC_ALRMBR_ST
//    <name> ST </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40002848) Second tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMBR >> 4) & 0x7), ((RTC_ALRMBR = (RTC_ALRMBR & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMBR_SU  -----------------------------------
// SVD Line: 11969

//  <item> SFDITEM_FIELD__RTC_ALRMBR_SU
//    <name> SU </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40002848) Second units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMBR >> 0) & 0xF), ((RTC_ALRMBR = (RTC_ALRMBR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_ALRMBR  -----------------------------------
// SVD Line: 11881

//  <rtree> SFDITEM_REG__RTC_ALRMBR
//    <name> ALRMBR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002848) RTC alarm B register </i>
//    <loc> ( (unsigned int)((RTC_ALRMBR >> 0) & 0xFFFFFFFF), ((RTC_ALRMBR = (RTC_ALRMBR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_MSK4 </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_WDSEL </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_DT </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_DU </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_MSK3 </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_PM </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_HT </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_HU </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_MSK2 </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_MNT </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_MNU </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_MSK1 </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_ST </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_SU </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RTC_ALRMBSSR  ------------------------------
// SVD Line: 11977

unsigned int RTC_ALRMBSSR __AT (0x4000284C);



// -------------------------------  Field Item: RTC_ALRMBSSR_SS  ----------------------------------
// SVD Line: 11986

//  <item> SFDITEM_FIELD__RTC_ALRMBSSR_SS
//    <name> SS </name>
//    <rw> 
//    <i> [Bits 14..0] RW (@ 0x4000284C) Sub second value </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC_ALRMBSSR >> 0) & 0x7FFF), ((RTC_ALRMBSSR = (RTC_ALRMBSSR & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: RTC_ALRMBSSR_MASKSS  --------------------------------
// SVD Line: 11992

//  <item> SFDITEM_FIELD__RTC_ALRMBSSR_MASKSS
//    <name> MASKSS </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x4000284C) Mask the most-significant bits starting  at this bit </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMBSSR >> 24) & 0xF), ((RTC_ALRMBSSR = (RTC_ALRMBSSR & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: RTC_ALRMBSSR  ----------------------------------
// SVD Line: 11977

//  <rtree> SFDITEM_REG__RTC_ALRMBSSR
//    <name> ALRMBSSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000284C) alarm B sub second register </i>
//    <loc> ( (unsigned int)((RTC_ALRMBSSR >> 0) & 0xFFFFFFFF), ((RTC_ALRMBSSR = (RTC_ALRMBSSR & ~(0xF007FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF007FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_ALRMBSSR_SS </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBSSR_MASKSS </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: RTC_SR  ---------------------------------
// SVD Line: 12001

unsigned int RTC_SR __AT (0x40002850);



// ---------------------------------  Field Item: RTC_SR_ITSF  ------------------------------------
// SVD Line: 12010

//  <item> SFDITEM_FIELD__RTC_SR_ITSF
//    <name> ITSF </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40002850) Internal timestamp flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_SR ) </loc>
//      <o.5..5> ITSF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_SR_TSOVF  ------------------------------------
// SVD Line: 12016

//  <item> SFDITEM_FIELD__RTC_SR_TSOVF
//    <name> TSOVF </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40002850) Timestamp overflow flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_SR ) </loc>
//      <o.4..4> TSOVF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_SR_TSF  -------------------------------------
// SVD Line: 12022

//  <item> SFDITEM_FIELD__RTC_SR_TSF
//    <name> TSF </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40002850) Timestamp flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_SR ) </loc>
//      <o.3..3> TSF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_SR_WUTF  ------------------------------------
// SVD Line: 12028

//  <item> SFDITEM_FIELD__RTC_SR_WUTF
//    <name> WUTF </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40002850) Wakeup timer flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_SR ) </loc>
//      <o.2..2> WUTF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_SR_ALRBF  ------------------------------------
// SVD Line: 12034

//  <item> SFDITEM_FIELD__RTC_SR_ALRBF
//    <name> ALRBF </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40002850) Alarm B flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_SR ) </loc>
//      <o.1..1> ALRBF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_SR_ALRAF  ------------------------------------
// SVD Line: 12040

//  <item> SFDITEM_FIELD__RTC_SR_ALRAF
//    <name> ALRAF </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40002850) Alarm A flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_SR ) </loc>
//      <o.0..0> ALRAF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: RTC_SR  -------------------------------------
// SVD Line: 12001

//  <rtree> SFDITEM_REG__RTC_SR
//    <name> SR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002850) RTC status register </i>
//    <loc> ( (unsigned int)((RTC_SR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC_SR_ITSF </item>
//    <item> SFDITEM_FIELD__RTC_SR_TSOVF </item>
//    <item> SFDITEM_FIELD__RTC_SR_TSF </item>
//    <item> SFDITEM_FIELD__RTC_SR_WUTF </item>
//    <item> SFDITEM_FIELD__RTC_SR_ALRBF </item>
//    <item> SFDITEM_FIELD__RTC_SR_ALRAF </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_MISR  --------------------------------
// SVD Line: 12048

unsigned int RTC_MISR __AT (0x40002854);



// -------------------------------  Field Item: RTC_MISR_ITSMF  -----------------------------------
// SVD Line: 12058

//  <item> SFDITEM_FIELD__RTC_MISR_ITSMF
//    <name> ITSMF </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40002854) Internal timestamp masked  flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_MISR ) </loc>
//      <o.5..5> ITSMF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_MISR_TSOVMF  ----------------------------------
// SVD Line: 12065

//  <item> SFDITEM_FIELD__RTC_MISR_TSOVMF
//    <name> TSOVMF </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40002854) Timestamp overflow masked  flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_MISR ) </loc>
//      <o.4..4> TSOVMF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_MISR_TSMF  -----------------------------------
// SVD Line: 12072

//  <item> SFDITEM_FIELD__RTC_MISR_TSMF
//    <name> TSMF </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40002854) Timestamp masked flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_MISR ) </loc>
//      <o.3..3> TSMF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_MISR_WUTMF  -----------------------------------
// SVD Line: 12078

//  <item> SFDITEM_FIELD__RTC_MISR_WUTMF
//    <name> WUTMF </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40002854) Wakeup timer masked flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_MISR ) </loc>
//      <o.2..2> WUTMF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_MISR_ALRBMF  ----------------------------------
// SVD Line: 12084

//  <item> SFDITEM_FIELD__RTC_MISR_ALRBMF
//    <name> ALRBMF </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40002854) Alarm B masked flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_MISR ) </loc>
//      <o.1..1> ALRBMF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_MISR_ALRAMF  ----------------------------------
// SVD Line: 12090

//  <item> SFDITEM_FIELD__RTC_MISR_ALRAMF
//    <name> ALRAMF </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40002854) Alarm A masked flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_MISR ) </loc>
//      <o.0..0> ALRAMF
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RTC_MISR  ------------------------------------
// SVD Line: 12048

//  <rtree> SFDITEM_REG__RTC_MISR
//    <name> MISR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002854) RTC masked interrupt status  register </i>
//    <loc> ( (unsigned int)((RTC_MISR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC_MISR_ITSMF </item>
//    <item> SFDITEM_FIELD__RTC_MISR_TSOVMF </item>
//    <item> SFDITEM_FIELD__RTC_MISR_TSMF </item>
//    <item> SFDITEM_FIELD__RTC_MISR_WUTMF </item>
//    <item> SFDITEM_FIELD__RTC_MISR_ALRBMF </item>
//    <item> SFDITEM_FIELD__RTC_MISR_ALRAMF </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_SCR  ---------------------------------
// SVD Line: 12098

unsigned int RTC_SCR __AT (0x4000285C);



// --------------------------------  Field Item: RTC_SCR_CITSF  -----------------------------------
// SVD Line: 12107

//  <item> SFDITEM_FIELD__RTC_SCR_CITSF
//    <name> CITSF </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x4000285C) Clear internal timestamp  flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_SCR ) </loc>
//      <o.5..5> CITSF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_SCR_CTSOVF  -----------------------------------
// SVD Line: 12114

//  <item> SFDITEM_FIELD__RTC_SCR_CTSOVF
//    <name> CTSOVF </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x4000285C) Clear timestamp overflow  flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_SCR ) </loc>
//      <o.4..4> CTSOVF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_SCR_CTSF  ------------------------------------
// SVD Line: 12121

//  <item> SFDITEM_FIELD__RTC_SCR_CTSF
//    <name> CTSF </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x4000285C) Clear timestamp flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_SCR ) </loc>
//      <o.3..3> CTSF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_SCR_CWUTF  -----------------------------------
// SVD Line: 12127

//  <item> SFDITEM_FIELD__RTC_SCR_CWUTF
//    <name> CWUTF </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x4000285C) Clear wakeup timer flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_SCR ) </loc>
//      <o.2..2> CWUTF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_SCR_CALRBF  -----------------------------------
// SVD Line: 12133

//  <item> SFDITEM_FIELD__RTC_SCR_CALRBF
//    <name> CALRBF </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x4000285C) Clear alarm B flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_SCR ) </loc>
//      <o.1..1> CALRBF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_SCR_CALRAF  -----------------------------------
// SVD Line: 12139

//  <item> SFDITEM_FIELD__RTC_SCR_CALRAF
//    <name> CALRAF </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x4000285C) Clear alarm A flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_SCR ) </loc>
//      <o.0..0> CALRAF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: RTC_SCR  ------------------------------------
// SVD Line: 12098

//  <rtree> SFDITEM_REG__RTC_SCR
//    <name> SCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x4000285C) RTC status clear register </i>
//    <loc> ( (unsigned int)((RTC_SCR >> 0) & 0xFFFFFFFF), ((RTC_SCR = (RTC_SCR & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_SCR_CITSF </item>
//    <item> SFDITEM_FIELD__RTC_SCR_CTSOVF </item>
//    <item> SFDITEM_FIELD__RTC_SCR_CTSF </item>
//    <item> SFDITEM_FIELD__RTC_SCR_CWUTF </item>
//    <item> SFDITEM_FIELD__RTC_SCR_CALRBF </item>
//    <item> SFDITEM_FIELD__RTC_SCR_CALRAF </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: RTC_CR  ---------------------------------
// SVD Line: 12147

unsigned int RTC_CR __AT (0x40002818);



// --------------------------------  Field Item: RTC_CR_OUT2EN  -----------------------------------
// SVD Line: 12155

//  <item> SFDITEM_FIELD__RTC_CR_OUT2EN
//    <name> OUT2EN </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40002818) RTC_OUT2 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.31..31> OUT2EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC_CR_TAMPALRM_TYPE  --------------------------------
// SVD Line: 12162

//  <item> SFDITEM_FIELD__RTC_CR_TAMPALRM_TYPE
//    <name> TAMPALRM_TYPE </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40002818) TAMPALRM output type </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.30..30> TAMPALRM_TYPE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC_CR_TAMPALRM_PU  ---------------------------------
// SVD Line: 12169

//  <item> SFDITEM_FIELD__RTC_CR_TAMPALRM_PU
//    <name> TAMPALRM_PU </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40002818) TAMPALRM pull-up enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.29..29> TAMPALRM_PU
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_TAMPOE  -----------------------------------
// SVD Line: 12176

//  <item> SFDITEM_FIELD__RTC_CR_TAMPOE
//    <name> TAMPOE </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40002818) Tamper detection output enable on  TAMPALRM </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.26..26> TAMPOE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_TAMPTS  -----------------------------------
// SVD Line: 12184

//  <item> SFDITEM_FIELD__RTC_CR_TAMPTS
//    <name> TAMPTS </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40002818) Activate timestamp on tamper detection  event </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.25..25> TAMPTS
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_CR_ITSE  ------------------------------------
// SVD Line: 12192

//  <item> SFDITEM_FIELD__RTC_CR_ITSE
//    <name> ITSE </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40002818) timestamp on internal event  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.24..24> ITSE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_CR_COE  -------------------------------------
// SVD Line: 12200

//  <item> SFDITEM_FIELD__RTC_CR_COE
//    <name> COE </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40002818) Calibration output enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.23..23> COE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_CR_OSEL  ------------------------------------
// SVD Line: 12207

//  <item> SFDITEM_FIELD__RTC_CR_OSEL
//    <name> OSEL </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x40002818) Output selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_CR >> 21) & 0x3), ((RTC_CR = (RTC_CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RTC_CR_POL  -------------------------------------
// SVD Line: 12214

//  <item> SFDITEM_FIELD__RTC_CR_POL
//    <name> POL </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40002818) Output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.20..20> POL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_COSEL  ------------------------------------
// SVD Line: 12221

//  <item> SFDITEM_FIELD__RTC_CR_COSEL
//    <name> COSEL </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40002818) Calibration output  selection </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.19..19> COSEL
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_CR_BKP  -------------------------------------
// SVD Line: 12229

//  <item> SFDITEM_FIELD__RTC_CR_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40002818) Backup </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.18..18> BKP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_SUB1H  ------------------------------------
// SVD Line: 12236

//  <item> SFDITEM_FIELD__RTC_CR_SUB1H
//    <name> SUB1H </name>
//    <w> 
//    <i> [Bit 17] WO (@ 0x40002818) Subtract 1 hour (winter time  change) </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.17..17> SUB1H
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_ADD1H  ------------------------------------
// SVD Line: 12244

//  <item> SFDITEM_FIELD__RTC_CR_ADD1H
//    <name> ADD1H </name>
//    <w> 
//    <i> [Bit 16] WO (@ 0x40002818) Add 1 hour (summer time  change) </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.16..16> ADD1H
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_CR_TSIE  ------------------------------------
// SVD Line: 12252

//  <item> SFDITEM_FIELD__RTC_CR_TSIE
//    <name> TSIE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002818) Timestamp interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.15..15> TSIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_WUTIE  ------------------------------------
// SVD Line: 12259

//  <item> SFDITEM_FIELD__RTC_CR_WUTIE
//    <name> WUTIE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40002818) Wakeup timer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.14..14> WUTIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_ALRBIE  -----------------------------------
// SVD Line: 12267

//  <item> SFDITEM_FIELD__RTC_CR_ALRBIE
//    <name> ALRBIE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40002818) Alarm B interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.13..13> ALRBIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_ALRAIE  -----------------------------------
// SVD Line: 12274

//  <item> SFDITEM_FIELD__RTC_CR_ALRAIE
//    <name> ALRAIE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40002818) Alarm A interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.12..12> ALRAIE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_CR_TSE  -------------------------------------
// SVD Line: 12281

//  <item> SFDITEM_FIELD__RTC_CR_TSE
//    <name> TSE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40002818) timestamp enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.11..11> TSE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_CR_WUTE  ------------------------------------
// SVD Line: 12288

//  <item> SFDITEM_FIELD__RTC_CR_WUTE
//    <name> WUTE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40002818) Wakeup timer enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.10..10> WUTE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_ALRBE  ------------------------------------
// SVD Line: 12295

//  <item> SFDITEM_FIELD__RTC_CR_ALRBE
//    <name> ALRBE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40002818) Alarm B enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.9..9> ALRBE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_ALRAE  ------------------------------------
// SVD Line: 12302

//  <item> SFDITEM_FIELD__RTC_CR_ALRAE
//    <name> ALRAE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40002818) Alarm A enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.8..8> ALRAE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_CR_FMT  -------------------------------------
// SVD Line: 12309

//  <item> SFDITEM_FIELD__RTC_CR_FMT
//    <name> FMT </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40002818) Hour format </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.6..6> FMT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_CR_BYPSHAD  -----------------------------------
// SVD Line: 12316

//  <item> SFDITEM_FIELD__RTC_CR_BYPSHAD
//    <name> BYPSHAD </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40002818) Bypass the shadow  registers </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.5..5> BYPSHAD
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_CR_REFCKON  -----------------------------------
// SVD Line: 12324

//  <item> SFDITEM_FIELD__RTC_CR_REFCKON
//    <name> REFCKON </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002818) RTC_REFIN reference clock detection  enable (50 or 60 Hz) </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.4..4> REFCKON
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_TSEDGE  -----------------------------------
// SVD Line: 12332

//  <item> SFDITEM_FIELD__RTC_CR_TSEDGE
//    <name> TSEDGE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002818) Timestamp event active  edge </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.3..3> TSEDGE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_CR_WUCKSEL  -----------------------------------
// SVD Line: 12340

//  <item> SFDITEM_FIELD__RTC_CR_WUCKSEL
//    <name> WUCKSEL </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40002818) ck_wut wakeup clock  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_CR >> 0) & 0x7), ((RTC_CR = (RTC_CR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: RTC_CR  -------------------------------------
// SVD Line: 12147

//  <rtree> SFDITEM_REG__RTC_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002818) RTC control register </i>
//    <loc> ( (unsigned int)((RTC_CR >> 0) & 0xFFFFFFFF), ((RTC_CR = (RTC_CR & ~(0xE7FFFF7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xE7FFFF7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_CR_OUT2EN </item>
//    <item> SFDITEM_FIELD__RTC_CR_TAMPALRM_TYPE </item>
//    <item> SFDITEM_FIELD__RTC_CR_TAMPALRM_PU </item>
//    <item> SFDITEM_FIELD__RTC_CR_TAMPOE </item>
//    <item> SFDITEM_FIELD__RTC_CR_TAMPTS </item>
//    <item> SFDITEM_FIELD__RTC_CR_ITSE </item>
//    <item> SFDITEM_FIELD__RTC_CR_COE </item>
//    <item> SFDITEM_FIELD__RTC_CR_OSEL </item>
//    <item> SFDITEM_FIELD__RTC_CR_POL </item>
//    <item> SFDITEM_FIELD__RTC_CR_COSEL </item>
//    <item> SFDITEM_FIELD__RTC_CR_BKP </item>
//    <item> SFDITEM_FIELD__RTC_CR_SUB1H </item>
//    <item> SFDITEM_FIELD__RTC_CR_ADD1H </item>
//    <item> SFDITEM_FIELD__RTC_CR_TSIE </item>
//    <item> SFDITEM_FIELD__RTC_CR_WUTIE </item>
//    <item> SFDITEM_FIELD__RTC_CR_ALRBIE </item>
//    <item> SFDITEM_FIELD__RTC_CR_ALRAIE </item>
//    <item> SFDITEM_FIELD__RTC_CR_TSE </item>
//    <item> SFDITEM_FIELD__RTC_CR_WUTE </item>
//    <item> SFDITEM_FIELD__RTC_CR_ALRBE </item>
//    <item> SFDITEM_FIELD__RTC_CR_ALRAE </item>
//    <item> SFDITEM_FIELD__RTC_CR_FMT </item>
//    <item> SFDITEM_FIELD__RTC_CR_BYPSHAD </item>
//    <item> SFDITEM_FIELD__RTC_CR_REFCKON </item>
//    <item> SFDITEM_FIELD__RTC_CR_TSEDGE </item>
//    <item> SFDITEM_FIELD__RTC_CR_WUCKSEL </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: RTC  --------------------------------------
// SVD Line: 11301

//  <view> RTC
//    <name> RTC </name>
//    <item> SFDITEM_REG__RTC_TR </item>
//    <item> SFDITEM_REG__RTC_DR </item>
//    <item> SFDITEM_REG__RTC_SSR </item>
//    <item> SFDITEM_REG__RTC_ICSR </item>
//    <item> SFDITEM_REG__RTC_PRER </item>
//    <item> SFDITEM_REG__RTC_WUTR </item>
//    <item> SFDITEM_REG__RTC_ALRMAR </item>
//    <item> SFDITEM_REG__RTC_WPR </item>
//    <item> SFDITEM_REG__RTC_SHIFTR </item>
//    <item> SFDITEM_REG__RTC_TSTR </item>
//    <item> SFDITEM_REG__RTC_TSDR </item>
//    <item> SFDITEM_REG__RTC_TSSSR </item>
//    <item> SFDITEM_REG__RTC_CALR </item>
//    <item> SFDITEM_REG__RTC_ALRMASSR </item>
//    <item> SFDITEM_REG__RTC_ALRMBR </item>
//    <item> SFDITEM_REG__RTC_ALRMBSSR </item>
//    <item> SFDITEM_REG__RTC_SR </item>
//    <item> SFDITEM_REG__RTC_MISR </item>
//    <item> SFDITEM_REG__RTC_SCR </item>
//    <item> SFDITEM_REG__RTC_CR </item>
//  </view>
//  


// ----------------------------  Register Item Address: SCB_CPUID  --------------------------------
// SVD Line: 12380

unsigned int SCB_CPUID __AT (0xE000ED00);



// -----------------------------  Field Item: SCB_CPUID_Revision  ---------------------------------
// SVD Line: 12389

//  <item> SFDITEM_FIELD__SCB_CPUID_Revision
//    <name> Revision </name>
//    <r> 
//    <i> [Bits 3..0] RO (@ 0xE000ED00) Revision number </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCB_CPUID >> 0) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: SCB_CPUID_PartNo  ----------------------------------
// SVD Line: 12395

//  <item> SFDITEM_FIELD__SCB_CPUID_PartNo
//    <name> PartNo </name>
//    <r> 
//    <i> [Bits 15..4] RO (@ 0xE000ED00) Part number of the  processor </i>
//    <edit> 
//      <loc> ( (unsigned short)((SCB_CPUID >> 4) & 0xFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SCB_CPUID_Constant  ---------------------------------
// SVD Line: 12402

//  <item> SFDITEM_FIELD__SCB_CPUID_Constant
//    <name> Constant </name>
//    <r> 
//    <i> [Bits 19..16] RO (@ 0xE000ED00) Reads as 0xF </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCB_CPUID >> 16) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: SCB_CPUID_Variant  ---------------------------------
// SVD Line: 12408

//  <item> SFDITEM_FIELD__SCB_CPUID_Variant
//    <name> Variant </name>
//    <r> 
//    <i> [Bits 23..20] RO (@ 0xE000ED00) Variant number </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCB_CPUID >> 20) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SCB_CPUID_Implementer  -------------------------------
// SVD Line: 12414

//  <item> SFDITEM_FIELD__SCB_CPUID_Implementer
//    <name> Implementer </name>
//    <r> 
//    <i> [Bits 31..24] RO (@ 0xE000ED00) Implementer code </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCB_CPUID >> 24) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SCB_CPUID  -----------------------------------
// SVD Line: 12380

//  <rtree> SFDITEM_REG__SCB_CPUID
//    <name> CPUID </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0xE000ED00) CPUID base register </i>
//    <loc> ( (unsigned int)((SCB_CPUID >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SCB_CPUID_Revision </item>
//    <item> SFDITEM_FIELD__SCB_CPUID_PartNo </item>
//    <item> SFDITEM_FIELD__SCB_CPUID_Constant </item>
//    <item> SFDITEM_FIELD__SCB_CPUID_Variant </item>
//    <item> SFDITEM_FIELD__SCB_CPUID_Implementer </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SCB_ICSR  --------------------------------
// SVD Line: 12422

unsigned int SCB_ICSR __AT (0xE000ED04);



// -----------------------------  Field Item: SCB_ICSR_VECTACTIVE  --------------------------------
// SVD Line: 12432

//  <item> SFDITEM_FIELD__SCB_ICSR_VECTACTIVE
//    <name> VECTACTIVE </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0xE000ED04) Active vector </i>
//    <edit> 
//      <loc> ( (unsigned short)((SCB_ICSR >> 0) & 0x1FF), ((SCB_ICSR = (SCB_ICSR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SCB_ICSR_RETTOBASE  ---------------------------------
// SVD Line: 12438

//  <item> SFDITEM_FIELD__SCB_ICSR_RETTOBASE
//    <name> RETTOBASE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0xE000ED04) Return to base level </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_ICSR ) </loc>
//      <o.11..11> RETTOBASE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SCB_ICSR_VECTPENDING  --------------------------------
// SVD Line: 12444

//  <item> SFDITEM_FIELD__SCB_ICSR_VECTPENDING
//    <name> VECTPENDING </name>
//    <rw> 
//    <i> [Bits 18..12] RW (@ 0xE000ED04) Pending vector </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCB_ICSR >> 12) & 0x7F), ((SCB_ICSR = (SCB_ICSR & ~(0x7FUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SCB_ICSR_ISRPENDING  --------------------------------
// SVD Line: 12450

//  <item> SFDITEM_FIELD__SCB_ICSR_ISRPENDING
//    <name> ISRPENDING </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0xE000ED04) Interrupt pending flag </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_ICSR ) </loc>
//      <o.22..22> ISRPENDING
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCB_ICSR_PENDSTCLR  ---------------------------------
// SVD Line: 12456

//  <item> SFDITEM_FIELD__SCB_ICSR_PENDSTCLR
//    <name> PENDSTCLR </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0xE000ED04) SysTick exception clear-pending  bit </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_ICSR ) </loc>
//      <o.25..25> PENDSTCLR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCB_ICSR_PENDSTSET  ---------------------------------
// SVD Line: 12463

//  <item> SFDITEM_FIELD__SCB_ICSR_PENDSTSET
//    <name> PENDSTSET </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0xE000ED04) SysTick exception set-pending  bit </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_ICSR ) </loc>
//      <o.26..26> PENDSTSET
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCB_ICSR_PENDSVCLR  ---------------------------------
// SVD Line: 12470

//  <item> SFDITEM_FIELD__SCB_ICSR_PENDSVCLR
//    <name> PENDSVCLR </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0xE000ED04) PendSV clear-pending bit </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_ICSR ) </loc>
//      <o.27..27> PENDSVCLR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCB_ICSR_PENDSVSET  ---------------------------------
// SVD Line: 12476

//  <item> SFDITEM_FIELD__SCB_ICSR_PENDSVSET
//    <name> PENDSVSET </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0xE000ED04) PendSV set-pending bit </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_ICSR ) </loc>
//      <o.28..28> PENDSVSET
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCB_ICSR_NMIPENDSET  --------------------------------
// SVD Line: 12482

//  <item> SFDITEM_FIELD__SCB_ICSR_NMIPENDSET
//    <name> NMIPENDSET </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0xE000ED04) NMI set-pending bit. </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_ICSR ) </loc>
//      <o.31..31> NMIPENDSET
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SCB_ICSR  ------------------------------------
// SVD Line: 12422

//  <rtree> SFDITEM_REG__SCB_ICSR
//    <name> ICSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED04) Interrupt control and state  register </i>
//    <loc> ( (unsigned int)((SCB_ICSR >> 0) & 0xFFFFFFFF), ((SCB_ICSR = (SCB_ICSR & ~(0x9E47F9FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x9E47F9FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCB_ICSR_VECTACTIVE </item>
//    <item> SFDITEM_FIELD__SCB_ICSR_RETTOBASE </item>
//    <item> SFDITEM_FIELD__SCB_ICSR_VECTPENDING </item>
//    <item> SFDITEM_FIELD__SCB_ICSR_ISRPENDING </item>
//    <item> SFDITEM_FIELD__SCB_ICSR_PENDSTCLR </item>
//    <item> SFDITEM_FIELD__SCB_ICSR_PENDSTSET </item>
//    <item> SFDITEM_FIELD__SCB_ICSR_PENDSVCLR </item>
//    <item> SFDITEM_FIELD__SCB_ICSR_PENDSVSET </item>
//    <item> SFDITEM_FIELD__SCB_ICSR_NMIPENDSET </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SCB_VTOR  --------------------------------
// SVD Line: 12490

unsigned int SCB_VTOR __AT (0xE000ED08);



// -------------------------------  Field Item: SCB_VTOR_TBLOFF  ----------------------------------
// SVD Line: 12499

//  <item> SFDITEM_FIELD__SCB_VTOR_TBLOFF
//    <name> TBLOFF </name>
//    <rw> 
//    <i> [Bits 29..9] RW (@ 0xE000ED08) Vector table base offset  field </i>
//    <edit> 
//      <loc> ( (unsigned int)((SCB_VTOR >> 9) & 0x1FFFFF), ((SCB_VTOR = (SCB_VTOR & ~(0x1FFFFFUL << 9 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SCB_VTOR  ------------------------------------
// SVD Line: 12490

//  <rtree> SFDITEM_REG__SCB_VTOR
//    <name> VTOR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED08) Vector table offset register </i>
//    <loc> ( (unsigned int)((SCB_VTOR >> 0) & 0xFFFFFFFF), ((SCB_VTOR = (SCB_VTOR & ~(0x3FFFFE00UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFE00) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCB_VTOR_TBLOFF </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SCB_AIRCR  --------------------------------
// SVD Line: 12508

unsigned int SCB_AIRCR __AT (0xE000ED0C);



// -----------------------------  Field Item: SCB_AIRCR_VECTRESET  --------------------------------
// SVD Line: 12518

//  <item> SFDITEM_FIELD__SCB_AIRCR_VECTRESET
//    <name> VECTRESET </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0xE000ED0C) VECTRESET </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_AIRCR ) </loc>
//      <o.0..0> VECTRESET
//    </check>
//  </item>
//  


// ---------------------------  Field Item: SCB_AIRCR_VECTCLRACTIVE  ------------------------------
// SVD Line: 12524

//  <item> SFDITEM_FIELD__SCB_AIRCR_VECTCLRACTIVE
//    <name> VECTCLRACTIVE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0xE000ED0C) VECTCLRACTIVE </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_AIRCR ) </loc>
//      <o.1..1> VECTCLRACTIVE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SCB_AIRCR_SYSRESETREQ  -------------------------------
// SVD Line: 12530

//  <item> SFDITEM_FIELD__SCB_AIRCR_SYSRESETREQ
//    <name> SYSRESETREQ </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0xE000ED0C) SYSRESETREQ </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_AIRCR ) </loc>
//      <o.2..2> SYSRESETREQ
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCB_AIRCR_PRIGROUP  ---------------------------------
// SVD Line: 12536

//  <item> SFDITEM_FIELD__SCB_AIRCR_PRIGROUP
//    <name> PRIGROUP </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0xE000ED0C) PRIGROUP </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCB_AIRCR >> 8) & 0x7), ((SCB_AIRCR = (SCB_AIRCR & ~(0x7UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SCB_AIRCR_ENDIANESS  --------------------------------
// SVD Line: 12542

//  <item> SFDITEM_FIELD__SCB_AIRCR_ENDIANESS
//    <name> ENDIANESS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0xE000ED0C) ENDIANESS </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_AIRCR ) </loc>
//      <o.15..15> ENDIANESS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SCB_AIRCR_VECTKEYSTAT  -------------------------------
// SVD Line: 12548

//  <item> SFDITEM_FIELD__SCB_AIRCR_VECTKEYSTAT
//    <name> VECTKEYSTAT </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0xE000ED0C) Register key </i>
//    <edit> 
//      <loc> ( (unsigned short)((SCB_AIRCR >> 16) & 0xFFFF), ((SCB_AIRCR = (SCB_AIRCR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SCB_AIRCR  -----------------------------------
// SVD Line: 12508

//  <rtree> SFDITEM_REG__SCB_AIRCR
//    <name> AIRCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED0C) Application interrupt and reset control  register </i>
//    <loc> ( (unsigned int)((SCB_AIRCR >> 0) & 0xFFFFFFFF), ((SCB_AIRCR = (SCB_AIRCR & ~(0xFFFF8707UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF8707) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCB_AIRCR_VECTRESET </item>
//    <item> SFDITEM_FIELD__SCB_AIRCR_VECTCLRACTIVE </item>
//    <item> SFDITEM_FIELD__SCB_AIRCR_SYSRESETREQ </item>
//    <item> SFDITEM_FIELD__SCB_AIRCR_PRIGROUP </item>
//    <item> SFDITEM_FIELD__SCB_AIRCR_ENDIANESS </item>
//    <item> SFDITEM_FIELD__SCB_AIRCR_VECTKEYSTAT </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SCB_SCR  ---------------------------------
// SVD Line: 12556

unsigned int SCB_SCR __AT (0xE000ED10);



// -----------------------------  Field Item: SCB_SCR_SLEEPONEXIT  --------------------------------
// SVD Line: 12565

//  <item> SFDITEM_FIELD__SCB_SCR_SLEEPONEXIT
//    <name> SLEEPONEXIT </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0xE000ED10) SLEEPONEXIT </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_SCR ) </loc>
//      <o.1..1> SLEEPONEXIT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SCB_SCR_SLEEPDEEP  ---------------------------------
// SVD Line: 12571

//  <item> SFDITEM_FIELD__SCB_SCR_SLEEPDEEP
//    <name> SLEEPDEEP </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0xE000ED10) SLEEPDEEP </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_SCR ) </loc>
//      <o.2..2> SLEEPDEEP
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCB_SCR_SEVEONPEND  ---------------------------------
// SVD Line: 12577

//  <item> SFDITEM_FIELD__SCB_SCR_SEVEONPEND
//    <name> SEVEONPEND </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0xE000ED10) Send Event on Pending bit </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_SCR ) </loc>
//      <o.4..4> SEVEONPEND
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: SCB_SCR  ------------------------------------
// SVD Line: 12556

//  <rtree> SFDITEM_REG__SCB_SCR
//    <name> SCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED10) System control register </i>
//    <loc> ( (unsigned int)((SCB_SCR >> 0) & 0xFFFFFFFF), ((SCB_SCR = (SCB_SCR & ~(0x16UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x16) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCB_SCR_SLEEPONEXIT </item>
//    <item> SFDITEM_FIELD__SCB_SCR_SLEEPDEEP </item>
//    <item> SFDITEM_FIELD__SCB_SCR_SEVEONPEND </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SCB_CCR  ---------------------------------
// SVD Line: 12585

unsigned int SCB_CCR __AT (0xE000ED14);



// ---------------------------  Field Item: SCB_CCR_NONBASETHRDENA  -------------------------------
// SVD Line: 12595

//  <item> SFDITEM_FIELD__SCB_CCR_NONBASETHRDENA
//    <name> NONBASETHRDENA </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0xE000ED14) Configures how the processor enters  Thread mode </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_CCR ) </loc>
//      <o.0..0> NONBASETHRDENA
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SCB_CCR_USERSETMPEND  --------------------------------
// SVD Line: 12602

//  <item> SFDITEM_FIELD__SCB_CCR_USERSETMPEND
//    <name> USERSETMPEND </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0xE000ED14) USERSETMPEND </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_CCR ) </loc>
//      <o.1..1> USERSETMPEND
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SCB_CCR_UNALIGN__TRP  --------------------------------
// SVD Line: 12608

//  <item> SFDITEM_FIELD__SCB_CCR_UNALIGN__TRP
//    <name> UNALIGN__TRP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0xE000ED14) UNALIGN_ TRP </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_CCR ) </loc>
//      <o.3..3> UNALIGN__TRP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SCB_CCR_DIV_0_TRP  ---------------------------------
// SVD Line: 12614

//  <item> SFDITEM_FIELD__SCB_CCR_DIV_0_TRP
//    <name> DIV_0_TRP </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0xE000ED14) DIV_0_TRP </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_CCR ) </loc>
//      <o.4..4> DIV_0_TRP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SCB_CCR_BFHFNMIGN  ---------------------------------
// SVD Line: 12620

//  <item> SFDITEM_FIELD__SCB_CCR_BFHFNMIGN
//    <name> BFHFNMIGN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0xE000ED14) BFHFNMIGN </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_CCR ) </loc>
//      <o.8..8> BFHFNMIGN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SCB_CCR_STKALIGN  ----------------------------------
// SVD Line: 12626

//  <item> SFDITEM_FIELD__SCB_CCR_STKALIGN
//    <name> STKALIGN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0xE000ED14) STKALIGN </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_CCR ) </loc>
//      <o.9..9> STKALIGN
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: SCB_CCR  ------------------------------------
// SVD Line: 12585

//  <rtree> SFDITEM_REG__SCB_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED14) Configuration and control  register </i>
//    <loc> ( (unsigned int)((SCB_CCR >> 0) & 0xFFFFFFFF), ((SCB_CCR = (SCB_CCR & ~(0x31BUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x31B) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCB_CCR_NONBASETHRDENA </item>
//    <item> SFDITEM_FIELD__SCB_CCR_USERSETMPEND </item>
//    <item> SFDITEM_FIELD__SCB_CCR_UNALIGN__TRP </item>
//    <item> SFDITEM_FIELD__SCB_CCR_DIV_0_TRP </item>
//    <item> SFDITEM_FIELD__SCB_CCR_BFHFNMIGN </item>
//    <item> SFDITEM_FIELD__SCB_CCR_STKALIGN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SCB_SHPR1  --------------------------------
// SVD Line: 12634

unsigned int SCB_SHPR1 __AT (0xE000ED18);



// -------------------------------  Field Item: SCB_SHPR1_PRI_4  ----------------------------------
// SVD Line: 12644

//  <item> SFDITEM_FIELD__SCB_SHPR1_PRI_4
//    <name> PRI_4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000ED18) Priority of system handler  4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCB_SHPR1 >> 0) & 0xFF), ((SCB_SHPR1 = (SCB_SHPR1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: SCB_SHPR1_PRI_5  ----------------------------------
// SVD Line: 12651

//  <item> SFDITEM_FIELD__SCB_SHPR1_PRI_5
//    <name> PRI_5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000ED18) Priority of system handler  5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCB_SHPR1 >> 8) & 0xFF), ((SCB_SHPR1 = (SCB_SHPR1 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: SCB_SHPR1_PRI_6  ----------------------------------
// SVD Line: 12658

//  <item> SFDITEM_FIELD__SCB_SHPR1_PRI_6
//    <name> PRI_6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000ED18) Priority of system handler  6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCB_SHPR1 >> 16) & 0xFF), ((SCB_SHPR1 = (SCB_SHPR1 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SCB_SHPR1  -----------------------------------
// SVD Line: 12634

//  <rtree> SFDITEM_REG__SCB_SHPR1
//    <name> SHPR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED18) System handler priority  registers </i>
//    <loc> ( (unsigned int)((SCB_SHPR1 >> 0) & 0xFFFFFFFF), ((SCB_SHPR1 = (SCB_SHPR1 & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCB_SHPR1_PRI_4 </item>
//    <item> SFDITEM_FIELD__SCB_SHPR1_PRI_5 </item>
//    <item> SFDITEM_FIELD__SCB_SHPR1_PRI_6 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SCB_SHPR2  --------------------------------
// SVD Line: 12667

unsigned int SCB_SHPR2 __AT (0xE000ED1C);



// ------------------------------  Field Item: SCB_SHPR2_PRI_11  ----------------------------------
// SVD Line: 12677

//  <item> SFDITEM_FIELD__SCB_SHPR2_PRI_11
//    <name> PRI_11 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000ED1C) Priority of system handler  11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCB_SHPR2 >> 24) & 0xFF), ((SCB_SHPR2 = (SCB_SHPR2 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SCB_SHPR2  -----------------------------------
// SVD Line: 12667

//  <rtree> SFDITEM_REG__SCB_SHPR2
//    <name> SHPR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED1C) System handler priority  registers </i>
//    <loc> ( (unsigned int)((SCB_SHPR2 >> 0) & 0xFFFFFFFF), ((SCB_SHPR2 = (SCB_SHPR2 & ~(0xFF000000UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF000000) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCB_SHPR2_PRI_11 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SCB_SHPR3  --------------------------------
// SVD Line: 12686

unsigned int SCB_SHPR3 __AT (0xE000ED20);



// ------------------------------  Field Item: SCB_SHPR3_PRI_14  ----------------------------------
// SVD Line: 12696

//  <item> SFDITEM_FIELD__SCB_SHPR3_PRI_14
//    <name> PRI_14 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000ED20) Priority of system handler  14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCB_SHPR3 >> 16) & 0xFF), ((SCB_SHPR3 = (SCB_SHPR3 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: SCB_SHPR3_PRI_15  ----------------------------------
// SVD Line: 12703

//  <item> SFDITEM_FIELD__SCB_SHPR3_PRI_15
//    <name> PRI_15 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000ED20) Priority of system handler  15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCB_SHPR3 >> 24) & 0xFF), ((SCB_SHPR3 = (SCB_SHPR3 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SCB_SHPR3  -----------------------------------
// SVD Line: 12686

//  <rtree> SFDITEM_REG__SCB_SHPR3
//    <name> SHPR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED20) System handler priority  registers </i>
//    <loc> ( (unsigned int)((SCB_SHPR3 >> 0) & 0xFFFFFFFF), ((SCB_SHPR3 = (SCB_SHPR3 & ~(0xFFFF0000UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF0000) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCB_SHPR3_PRI_14 </item>
//    <item> SFDITEM_FIELD__SCB_SHPR3_PRI_15 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SCB_SHCSR  --------------------------------
// SVD Line: 12712

unsigned int SCB_SHCSR __AT (0xE000ED24);



// ----------------------------  Field Item: SCB_SHCSR_MEMFAULTACT  -------------------------------
// SVD Line: 12722

//  <item> SFDITEM_FIELD__SCB_SHCSR_MEMFAULTACT
//    <name> MEMFAULTACT </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0xE000ED24) Memory management fault exception active  bit </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_SHCSR ) </loc>
//      <o.0..0> MEMFAULTACT
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SCB_SHCSR_BUSFAULTACT  -------------------------------
// SVD Line: 12729

//  <item> SFDITEM_FIELD__SCB_SHCSR_BUSFAULTACT
//    <name> BUSFAULTACT </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0xE000ED24) Bus fault exception active  bit </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_SHCSR ) </loc>
//      <o.1..1> BUSFAULTACT
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SCB_SHCSR_USGFAULTACT  -------------------------------
// SVD Line: 12736

//  <item> SFDITEM_FIELD__SCB_SHCSR_USGFAULTACT
//    <name> USGFAULTACT </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0xE000ED24) Usage fault exception active  bit </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_SHCSR ) </loc>
//      <o.3..3> USGFAULTACT
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCB_SHCSR_SVCALLACT  --------------------------------
// SVD Line: 12743

//  <item> SFDITEM_FIELD__SCB_SHCSR_SVCALLACT
//    <name> SVCALLACT </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0xE000ED24) SVC call active bit </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_SHCSR ) </loc>
//      <o.7..7> SVCALLACT
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SCB_SHCSR_MONITORACT  --------------------------------
// SVD Line: 12749

//  <item> SFDITEM_FIELD__SCB_SHCSR_MONITORACT
//    <name> MONITORACT </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0xE000ED24) Debug monitor active bit </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_SHCSR ) </loc>
//      <o.8..8> MONITORACT
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCB_SHCSR_PENDSVACT  --------------------------------
// SVD Line: 12755

//  <item> SFDITEM_FIELD__SCB_SHCSR_PENDSVACT
//    <name> PENDSVACT </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0xE000ED24) PendSV exception active  bit </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_SHCSR ) </loc>
//      <o.10..10> PENDSVACT
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SCB_SHCSR_SYSTICKACT  --------------------------------
// SVD Line: 12762

//  <item> SFDITEM_FIELD__SCB_SHCSR_SYSTICKACT
//    <name> SYSTICKACT </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0xE000ED24) SysTick exception active  bit </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_SHCSR ) </loc>
//      <o.11..11> SYSTICKACT
//    </check>
//  </item>
//  


// --------------------------  Field Item: SCB_SHCSR_USGFAULTPENDED  ------------------------------
// SVD Line: 12769

//  <item> SFDITEM_FIELD__SCB_SHCSR_USGFAULTPENDED
//    <name> USGFAULTPENDED </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0xE000ED24) Usage fault exception pending  bit </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_SHCSR ) </loc>
//      <o.12..12> USGFAULTPENDED
//    </check>
//  </item>
//  


// --------------------------  Field Item: SCB_SHCSR_MEMFAULTPENDED  ------------------------------
// SVD Line: 12776

//  <item> SFDITEM_FIELD__SCB_SHCSR_MEMFAULTPENDED
//    <name> MEMFAULTPENDED </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0xE000ED24) Memory management fault exception  pending bit </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_SHCSR ) </loc>
//      <o.13..13> MEMFAULTPENDED
//    </check>
//  </item>
//  


// --------------------------  Field Item: SCB_SHCSR_BUSFAULTPENDED  ------------------------------
// SVD Line: 12783

//  <item> SFDITEM_FIELD__SCB_SHCSR_BUSFAULTPENDED
//    <name> BUSFAULTPENDED </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0xE000ED24) Bus fault exception pending  bit </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_SHCSR ) </loc>
//      <o.14..14> BUSFAULTPENDED
//    </check>
//  </item>
//  


// ---------------------------  Field Item: SCB_SHCSR_SVCALLPENDED  -------------------------------
// SVD Line: 12790

//  <item> SFDITEM_FIELD__SCB_SHCSR_SVCALLPENDED
//    <name> SVCALLPENDED </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0xE000ED24) SVC call pending bit </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_SHCSR ) </loc>
//      <o.15..15> SVCALLPENDED
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SCB_SHCSR_MEMFAULTENA  -------------------------------
// SVD Line: 12796

//  <item> SFDITEM_FIELD__SCB_SHCSR_MEMFAULTENA
//    <name> MEMFAULTENA </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0xE000ED24) Memory management fault enable  bit </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_SHCSR ) </loc>
//      <o.16..16> MEMFAULTENA
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SCB_SHCSR_BUSFAULTENA  -------------------------------
// SVD Line: 12803

//  <item> SFDITEM_FIELD__SCB_SHCSR_BUSFAULTENA
//    <name> BUSFAULTENA </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0xE000ED24) Bus fault enable bit </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_SHCSR ) </loc>
//      <o.17..17> BUSFAULTENA
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SCB_SHCSR_USGFAULTENA  -------------------------------
// SVD Line: 12809

//  <item> SFDITEM_FIELD__SCB_SHCSR_USGFAULTENA
//    <name> USGFAULTENA </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0xE000ED24) Usage fault enable bit </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_SHCSR ) </loc>
//      <o.18..18> USGFAULTENA
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SCB_SHCSR  -----------------------------------
// SVD Line: 12712

//  <rtree> SFDITEM_REG__SCB_SHCSR
//    <name> SHCSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED24) System handler control and state  register </i>
//    <loc> ( (unsigned int)((SCB_SHCSR >> 0) & 0xFFFFFFFF), ((SCB_SHCSR = (SCB_SHCSR & ~(0x7FD8BUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FD8B) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCB_SHCSR_MEMFAULTACT </item>
//    <item> SFDITEM_FIELD__SCB_SHCSR_BUSFAULTACT </item>
//    <item> SFDITEM_FIELD__SCB_SHCSR_USGFAULTACT </item>
//    <item> SFDITEM_FIELD__SCB_SHCSR_SVCALLACT </item>
//    <item> SFDITEM_FIELD__SCB_SHCSR_MONITORACT </item>
//    <item> SFDITEM_FIELD__SCB_SHCSR_PENDSVACT </item>
//    <item> SFDITEM_FIELD__SCB_SHCSR_SYSTICKACT </item>
//    <item> SFDITEM_FIELD__SCB_SHCSR_USGFAULTPENDED </item>
//    <item> SFDITEM_FIELD__SCB_SHCSR_MEMFAULTPENDED </item>
//    <item> SFDITEM_FIELD__SCB_SHCSR_BUSFAULTPENDED </item>
//    <item> SFDITEM_FIELD__SCB_SHCSR_SVCALLPENDED </item>
//    <item> SFDITEM_FIELD__SCB_SHCSR_MEMFAULTENA </item>
//    <item> SFDITEM_FIELD__SCB_SHCSR_BUSFAULTENA </item>
//    <item> SFDITEM_FIELD__SCB_SHCSR_USGFAULTENA </item>
//  </rtree>
//  


// ---------------------  Register Item Address: SCB_CFSR_UFSR_BFSR_MMFSR  ------------------------
// SVD Line: 12817

unsigned int SCB_CFSR_UFSR_BFSR_MMFSR __AT (0xE000ED28);



// ----------------------  Field Item: SCB_CFSR_UFSR_BFSR_MMFSR_IACCVIOL  -------------------------
// SVD Line: 12827

//  <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_IACCVIOL
//    <name> IACCVIOL </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0xE000ED28) Instruction access violation  flag </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_CFSR_UFSR_BFSR_MMFSR ) </loc>
//      <o.1..1> IACCVIOL
//    </check>
//  </item>
//  


// ---------------------  Field Item: SCB_CFSR_UFSR_BFSR_MMFSR_MUNSTKERR  -------------------------
// SVD Line: 12834

//  <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_MUNSTKERR
//    <name> MUNSTKERR </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0xE000ED28) Memory manager fault on unstacking for a  return from exception </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_CFSR_UFSR_BFSR_MMFSR ) </loc>
//      <o.3..3> MUNSTKERR
//    </check>
//  </item>
//  


// ----------------------  Field Item: SCB_CFSR_UFSR_BFSR_MMFSR_MSTKERR  --------------------------
// SVD Line: 12841

//  <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_MSTKERR
//    <name> MSTKERR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0xE000ED28) Memory manager fault on stacking for  exception entry. </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_CFSR_UFSR_BFSR_MMFSR ) </loc>
//      <o.4..4> MSTKERR
//    </check>
//  </item>
//  


// ----------------------  Field Item: SCB_CFSR_UFSR_BFSR_MMFSR_MLSPERR  --------------------------
// SVD Line: 12848

//  <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_MLSPERR
//    <name> MLSPERR </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0xE000ED28) MLSPERR </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_CFSR_UFSR_BFSR_MMFSR ) </loc>
//      <o.5..5> MLSPERR
//    </check>
//  </item>
//  


// ---------------------  Field Item: SCB_CFSR_UFSR_BFSR_MMFSR_MMARVALID  -------------------------
// SVD Line: 12854

//  <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_MMARVALID
//    <name> MMARVALID </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0xE000ED28) Memory Management Fault Address Register  (MMAR) valid flag </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_CFSR_UFSR_BFSR_MMFSR ) </loc>
//      <o.7..7> MMARVALID
//    </check>
//  </item>
//  


// ----------------------  Field Item: SCB_CFSR_UFSR_BFSR_MMFSR_IBUSERR  --------------------------
// SVD Line: 12861

//  <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_IBUSERR
//    <name> IBUSERR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0xE000ED28) Instruction bus error </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_CFSR_UFSR_BFSR_MMFSR ) </loc>
//      <o.8..8> IBUSERR
//    </check>
//  </item>
//  


// ---------------------  Field Item: SCB_CFSR_UFSR_BFSR_MMFSR_PRECISERR  -------------------------
// SVD Line: 12867

//  <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_PRECISERR
//    <name> PRECISERR </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0xE000ED28) Precise data bus error </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_CFSR_UFSR_BFSR_MMFSR ) </loc>
//      <o.9..9> PRECISERR
//    </check>
//  </item>
//  


// --------------------  Field Item: SCB_CFSR_UFSR_BFSR_MMFSR_IMPRECISERR  ------------------------
// SVD Line: 12873

//  <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_IMPRECISERR
//    <name> IMPRECISERR </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0xE000ED28) Imprecise data bus error </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_CFSR_UFSR_BFSR_MMFSR ) </loc>
//      <o.10..10> IMPRECISERR
//    </check>
//  </item>
//  


// ----------------------  Field Item: SCB_CFSR_UFSR_BFSR_MMFSR_UNSTKERR  -------------------------
// SVD Line: 12879

//  <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_UNSTKERR
//    <name> UNSTKERR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0xE000ED28) Bus fault on unstacking for a return  from exception </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_CFSR_UFSR_BFSR_MMFSR ) </loc>
//      <o.11..11> UNSTKERR
//    </check>
//  </item>
//  


// -----------------------  Field Item: SCB_CFSR_UFSR_BFSR_MMFSR_STKERR  --------------------------
// SVD Line: 12886

//  <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_STKERR
//    <name> STKERR </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0xE000ED28) Bus fault on stacking for exception  entry </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_CFSR_UFSR_BFSR_MMFSR ) </loc>
//      <o.12..12> STKERR
//    </check>
//  </item>
//  


// -----------------------  Field Item: SCB_CFSR_UFSR_BFSR_MMFSR_LSPERR  --------------------------
// SVD Line: 12893

//  <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_LSPERR
//    <name> LSPERR </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0xE000ED28) Bus fault on floating-point lazy state  preservation </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_CFSR_UFSR_BFSR_MMFSR ) </loc>
//      <o.13..13> LSPERR
//    </check>
//  </item>
//  


// ---------------------  Field Item: SCB_CFSR_UFSR_BFSR_MMFSR_BFARVALID  -------------------------
// SVD Line: 12900

//  <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_BFARVALID
//    <name> BFARVALID </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0xE000ED28) Bus Fault Address Register (BFAR) valid  flag </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_CFSR_UFSR_BFSR_MMFSR ) </loc>
//      <o.15..15> BFARVALID
//    </check>
//  </item>
//  


// ---------------------  Field Item: SCB_CFSR_UFSR_BFSR_MMFSR_UNDEFINSTR  ------------------------
// SVD Line: 12907

//  <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_UNDEFINSTR
//    <name> UNDEFINSTR </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0xE000ED28) Undefined instruction usage  fault </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_CFSR_UFSR_BFSR_MMFSR ) </loc>
//      <o.16..16> UNDEFINSTR
//    </check>
//  </item>
//  


// ----------------------  Field Item: SCB_CFSR_UFSR_BFSR_MMFSR_INVSTATE  -------------------------
// SVD Line: 12914

//  <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_INVSTATE
//    <name> INVSTATE </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0xE000ED28) Invalid state usage fault </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_CFSR_UFSR_BFSR_MMFSR ) </loc>
//      <o.17..17> INVSTATE
//    </check>
//  </item>
//  


// -----------------------  Field Item: SCB_CFSR_UFSR_BFSR_MMFSR_INVPC  ---------------------------
// SVD Line: 12920

//  <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_INVPC
//    <name> INVPC </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0xE000ED28) Invalid PC load usage  fault </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_CFSR_UFSR_BFSR_MMFSR ) </loc>
//      <o.18..18> INVPC
//    </check>
//  </item>
//  


// ------------------------  Field Item: SCB_CFSR_UFSR_BFSR_MMFSR_NOCP  ---------------------------
// SVD Line: 12927

//  <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_NOCP
//    <name> NOCP </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0xE000ED28) No coprocessor usage  fault. </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_CFSR_UFSR_BFSR_MMFSR ) </loc>
//      <o.19..19> NOCP
//    </check>
//  </item>
//  


// ---------------------  Field Item: SCB_CFSR_UFSR_BFSR_MMFSR_UNALIGNED  -------------------------
// SVD Line: 12934

//  <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_UNALIGNED
//    <name> UNALIGNED </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0xE000ED28) Unaligned access usage  fault </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_CFSR_UFSR_BFSR_MMFSR ) </loc>
//      <o.24..24> UNALIGNED
//    </check>
//  </item>
//  


// ---------------------  Field Item: SCB_CFSR_UFSR_BFSR_MMFSR_DIVBYZERO  -------------------------
// SVD Line: 12941

//  <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_DIVBYZERO
//    <name> DIVBYZERO </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0xE000ED28) Divide by zero usage fault </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_CFSR_UFSR_BFSR_MMFSR ) </loc>
//      <o.25..25> DIVBYZERO
//    </check>
//  </item>
//  


// ------------------------  Register RTree: SCB_CFSR_UFSR_BFSR_MMFSR  ----------------------------
// SVD Line: 12817

//  <rtree> SFDITEM_REG__SCB_CFSR_UFSR_BFSR_MMFSR
//    <name> CFSR_UFSR_BFSR_MMFSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED28) Configurable fault status  register </i>
//    <loc> ( (unsigned int)((SCB_CFSR_UFSR_BFSR_MMFSR >> 0) & 0xFFFFFFFF), ((SCB_CFSR_UFSR_BFSR_MMFSR = (SCB_CFSR_UFSR_BFSR_MMFSR & ~(0x30FBFBAUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x30FBFBA) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_IACCVIOL </item>
//    <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_MUNSTKERR </item>
//    <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_MSTKERR </item>
//    <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_MLSPERR </item>
//    <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_MMARVALID </item>
//    <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_IBUSERR </item>
//    <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_PRECISERR </item>
//    <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_IMPRECISERR </item>
//    <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_UNSTKERR </item>
//    <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_STKERR </item>
//    <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_LSPERR </item>
//    <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_BFARVALID </item>
//    <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_UNDEFINSTR </item>
//    <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_INVSTATE </item>
//    <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_INVPC </item>
//    <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_NOCP </item>
//    <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_UNALIGNED </item>
//    <item> SFDITEM_FIELD__SCB_CFSR_UFSR_BFSR_MMFSR_DIVBYZERO </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SCB_HFSR  --------------------------------
// SVD Line: 12949

unsigned int SCB_HFSR __AT (0xE000ED2C);



// ------------------------------  Field Item: SCB_HFSR_VECTTBL  ----------------------------------
// SVD Line: 12958

//  <item> SFDITEM_FIELD__SCB_HFSR_VECTTBL
//    <name> VECTTBL </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0xE000ED2C) Vector table hard fault </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_HFSR ) </loc>
//      <o.1..1> VECTTBL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SCB_HFSR_FORCED  ----------------------------------
// SVD Line: 12964

//  <item> SFDITEM_FIELD__SCB_HFSR_FORCED
//    <name> FORCED </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0xE000ED2C) Forced hard fault </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_HFSR ) </loc>
//      <o.30..30> FORCED
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SCB_HFSR_DEBUG_VT  ---------------------------------
// SVD Line: 12970

//  <item> SFDITEM_FIELD__SCB_HFSR_DEBUG_VT
//    <name> DEBUG_VT </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0xE000ED2C) Reserved for Debug use </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_HFSR ) </loc>
//      <o.31..31> DEBUG_VT
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SCB_HFSR  ------------------------------------
// SVD Line: 12949

//  <rtree> SFDITEM_REG__SCB_HFSR
//    <name> HFSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED2C) Hard fault status register </i>
//    <loc> ( (unsigned int)((SCB_HFSR >> 0) & 0xFFFFFFFF), ((SCB_HFSR = (SCB_HFSR & ~(0xC0000002UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xC0000002) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCB_HFSR_VECTTBL </item>
//    <item> SFDITEM_FIELD__SCB_HFSR_FORCED </item>
//    <item> SFDITEM_FIELD__SCB_HFSR_DEBUG_VT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SCB_MMFAR  --------------------------------
// SVD Line: 12978

unsigned int SCB_MMFAR __AT (0xE000ED34);



// -------------------------------  Field Item: SCB_MMFAR_MMFAR  ----------------------------------
// SVD Line: 12988

//  <item> SFDITEM_FIELD__SCB_MMFAR_MMFAR
//    <name> MMFAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED34) Memory management fault  address </i>
//    <edit> 
//      <loc> ( (unsigned int)((SCB_MMFAR >> 0) & 0xFFFFFFFF), ((SCB_MMFAR = (SCB_MMFAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SCB_MMFAR  -----------------------------------
// SVD Line: 12978

//  <rtree> SFDITEM_REG__SCB_MMFAR
//    <name> MMFAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED34) Memory management fault address  register </i>
//    <loc> ( (unsigned int)((SCB_MMFAR >> 0) & 0xFFFFFFFF), ((SCB_MMFAR = (SCB_MMFAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCB_MMFAR_MMFAR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SCB_BFAR  --------------------------------
// SVD Line: 12997

unsigned int SCB_BFAR __AT (0xE000ED38);



// --------------------------------  Field Item: SCB_BFAR_BFAR  -----------------------------------
// SVD Line: 13006

//  <item> SFDITEM_FIELD__SCB_BFAR_BFAR
//    <name> BFAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED38) Bus fault address </i>
//    <edit> 
//      <loc> ( (unsigned int)((SCB_BFAR >> 0) & 0xFFFFFFFF), ((SCB_BFAR = (SCB_BFAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SCB_BFAR  ------------------------------------
// SVD Line: 12997

//  <rtree> SFDITEM_REG__SCB_BFAR
//    <name> BFAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED38) Bus fault address register </i>
//    <loc> ( (unsigned int)((SCB_BFAR >> 0) & 0xFFFFFFFF), ((SCB_BFAR = (SCB_BFAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCB_BFAR_BFAR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SCB_AFSR  --------------------------------
// SVD Line: 13014

unsigned int SCB_AFSR __AT (0xE000ED3C);



// -------------------------------  Field Item: SCB_AFSR_IMPDEF  ----------------------------------
// SVD Line: 13024

//  <item> SFDITEM_FIELD__SCB_AFSR_IMPDEF
//    <name> IMPDEF </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED3C) Implementation defined </i>
//    <edit> 
//      <loc> ( (unsigned int)((SCB_AFSR >> 0) & 0xFFFFFFFF), ((SCB_AFSR = (SCB_AFSR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SCB_AFSR  ------------------------------------
// SVD Line: 13014

//  <rtree> SFDITEM_REG__SCB_AFSR
//    <name> AFSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED3C) Auxiliary fault status  register </i>
//    <loc> ( (unsigned int)((SCB_AFSR >> 0) & 0xFFFFFFFF), ((SCB_AFSR = (SCB_AFSR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCB_AFSR_IMPDEF </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: SCB  --------------------------------------
// SVD Line: 12352

//  <view> SCB
//    <name> SCB </name>
//    <item> SFDITEM_REG__SCB_CPUID </item>
//    <item> SFDITEM_REG__SCB_ICSR </item>
//    <item> SFDITEM_REG__SCB_VTOR </item>
//    <item> SFDITEM_REG__SCB_AIRCR </item>
//    <item> SFDITEM_REG__SCB_SCR </item>
//    <item> SFDITEM_REG__SCB_CCR </item>
//    <item> SFDITEM_REG__SCB_SHPR1 </item>
//    <item> SFDITEM_REG__SCB_SHPR2 </item>
//    <item> SFDITEM_REG__SCB_SHPR3 </item>
//    <item> SFDITEM_REG__SCB_SHCSR </item>
//    <item> SFDITEM_REG__SCB_CFSR_UFSR_BFSR_MMFSR </item>
//    <item> SFDITEM_REG__SCB_HFSR </item>
//    <item> SFDITEM_REG__SCB_MMFAR </item>
//    <item> SFDITEM_REG__SCB_BFAR </item>
//    <item> SFDITEM_REG__SCB_AFSR </item>
//  </view>
//  


// -------------------------  Register Item Address: SCB_ACTRL_ACTRL  -----------------------------
// SVD Line: 13045

unsigned int SCB_ACTRL_ACTRL __AT (0xE000E008);



// -------------------------  Field Item: SCB_ACTRL_ACTRL_DISMCYCINT  -----------------------------
// SVD Line: 13054

//  <item> SFDITEM_FIELD__SCB_ACTRL_ACTRL_DISMCYCINT
//    <name> DISMCYCINT </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0xE000E008) DISMCYCINT </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_ACTRL_ACTRL ) </loc>
//      <o.0..0> DISMCYCINT
//    </check>
//  </item>
//  


// -------------------------  Field Item: SCB_ACTRL_ACTRL_DISDEFWBUF  -----------------------------
// SVD Line: 13060

//  <item> SFDITEM_FIELD__SCB_ACTRL_ACTRL_DISDEFWBUF
//    <name> DISDEFWBUF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0xE000E008) DISDEFWBUF </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_ACTRL_ACTRL ) </loc>
//      <o.1..1> DISDEFWBUF
//    </check>
//  </item>
//  


// ---------------------------  Field Item: SCB_ACTRL_ACTRL_DISFOLD  ------------------------------
// SVD Line: 13066

//  <item> SFDITEM_FIELD__SCB_ACTRL_ACTRL_DISFOLD
//    <name> DISFOLD </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0xE000E008) DISFOLD </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_ACTRL_ACTRL ) </loc>
//      <o.2..2> DISFOLD
//    </check>
//  </item>
//  


// ---------------------------  Field Item: SCB_ACTRL_ACTRL_DISFPCA  ------------------------------
// SVD Line: 13072

//  <item> SFDITEM_FIELD__SCB_ACTRL_ACTRL_DISFPCA
//    <name> DISFPCA </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0xE000E008) DISFPCA </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_ACTRL_ACTRL ) </loc>
//      <o.8..8> DISFPCA
//    </check>
//  </item>
//  


// ---------------------------  Field Item: SCB_ACTRL_ACTRL_DISOOFP  ------------------------------
// SVD Line: 13078

//  <item> SFDITEM_FIELD__SCB_ACTRL_ACTRL_DISOOFP
//    <name> DISOOFP </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0xE000E008) DISOOFP </i>
//    <check> 
//      <loc> ( (unsigned int) SCB_ACTRL_ACTRL ) </loc>
//      <o.9..9> DISOOFP
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: SCB_ACTRL_ACTRL  --------------------------------
// SVD Line: 13045

//  <rtree> SFDITEM_REG__SCB_ACTRL_ACTRL
//    <name> ACTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E008) Auxiliary control register </i>
//    <loc> ( (unsigned int)((SCB_ACTRL_ACTRL >> 0) & 0xFFFFFFFF), ((SCB_ACTRL_ACTRL = (SCB_ACTRL_ACTRL & ~(0x307UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x307) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCB_ACTRL_ACTRL_DISMCYCINT </item>
//    <item> SFDITEM_FIELD__SCB_ACTRL_ACTRL_DISDEFWBUF </item>
//    <item> SFDITEM_FIELD__SCB_ACTRL_ACTRL_DISFOLD </item>
//    <item> SFDITEM_FIELD__SCB_ACTRL_ACTRL_DISFPCA </item>
//    <item> SFDITEM_FIELD__SCB_ACTRL_ACTRL_DISOOFP </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: SCB_ACTRL  -----------------------------------
// SVD Line: 13034

//  <view> SCB_ACTRL
//    <name> SCB_ACTRL </name>
//    <item> SFDITEM_REG__SCB_ACTRL_ACTRL </item>
//  </view>
//  


// -----------------------------  Register Item Address: SPI1_CR1  --------------------------------
// SVD Line: 13100

unsigned int SPI1_CR1 __AT (0x40013000);



// ------------------------------  Field Item: SPI1_CR1_BIDIMODE  ---------------------------------
// SVD Line: 13109

//  <item> SFDITEM_FIELD__SPI1_CR1_BIDIMODE
//    <name> BIDIMODE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40013000) Bidirectional data mode  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.15..15> BIDIMODE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_CR1_BIDIOE  ----------------------------------
// SVD Line: 13116

//  <item> SFDITEM_FIELD__SPI1_CR1_BIDIOE
//    <name> BIDIOE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40013000) Output enable in bidirectional  mode </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.14..14> BIDIOE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_CR1_CRCEN  -----------------------------------
// SVD Line: 13123

//  <item> SFDITEM_FIELD__SPI1_CR1_CRCEN
//    <name> CRCEN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40013000) Hardware CRC calculation  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.13..13> CRCEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI1_CR1_CRCNEXT  ----------------------------------
// SVD Line: 13130

//  <item> SFDITEM_FIELD__SPI1_CR1_CRCNEXT
//    <name> CRCNEXT </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40013000) CRC transfer next </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.12..12> CRCNEXT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR1_DFF  ------------------------------------
// SVD Line: 13136

//  <item> SFDITEM_FIELD__SPI1_CR1_DFF
//    <name> DFF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40013000) Data frame format </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.11..11> DFF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_CR1_RXONLY  ----------------------------------
// SVD Line: 13142

//  <item> SFDITEM_FIELD__SPI1_CR1_RXONLY
//    <name> RXONLY </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40013000) Receive only </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.10..10> RXONLY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR1_SSM  ------------------------------------
// SVD Line: 13148

//  <item> SFDITEM_FIELD__SPI1_CR1_SSM
//    <name> SSM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40013000) Software slave management </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.9..9> SSM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR1_SSI  ------------------------------------
// SVD Line: 13154

//  <item> SFDITEM_FIELD__SPI1_CR1_SSI
//    <name> SSI </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40013000) Internal slave select </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.8..8> SSI
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI1_CR1_LSBFIRST  ---------------------------------
// SVD Line: 13160

//  <item> SFDITEM_FIELD__SPI1_CR1_LSBFIRST
//    <name> LSBFIRST </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40013000) Frame format </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.7..7> LSBFIRST
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR1_SPE  ------------------------------------
// SVD Line: 13166

//  <item> SFDITEM_FIELD__SPI1_CR1_SPE
//    <name> SPE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40013000) SPI enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.6..6> SPE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI1_CR1_BR  ------------------------------------
// SVD Line: 13172

//  <item> SFDITEM_FIELD__SPI1_CR1_BR
//    <name> BR </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x40013000) Baud rate control </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI1_CR1 >> 3) & 0x7), ((SPI1_CR1 = (SPI1_CR1 & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR1_MSTR  -----------------------------------
// SVD Line: 13178

//  <item> SFDITEM_FIELD__SPI1_CR1_MSTR
//    <name> MSTR </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40013000) Master selection </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.2..2> MSTR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR1_CPOL  -----------------------------------
// SVD Line: 13184

//  <item> SFDITEM_FIELD__SPI1_CR1_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40013000) Clock polarity </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.1..1> CPOL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR1_CPHA  -----------------------------------
// SVD Line: 13190

//  <item> SFDITEM_FIELD__SPI1_CR1_CPHA
//    <name> CPHA </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40013000) Clock phase </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.0..0> CPHA
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI1_CR1  ------------------------------------
// SVD Line: 13100

//  <rtree> SFDITEM_REG__SPI1_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013000) control register 1 </i>
//    <loc> ( (unsigned int)((SPI1_CR1 >> 0) & 0xFFFFFFFF), ((SPI1_CR1 = (SPI1_CR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_CR1_BIDIMODE </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_BIDIOE </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_CRCEN </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_CRCNEXT </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_DFF </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_RXONLY </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_SSM </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_SSI </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_LSBFIRST </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_SPE </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_BR </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_MSTR </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_CPOL </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_CPHA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI1_CR2  --------------------------------
// SVD Line: 13198

unsigned int SPI1_CR2 __AT (0x40013004);



// ------------------------------  Field Item: SPI1_CR2_RXDMAEN  ----------------------------------
// SVD Line: 13207

//  <item> SFDITEM_FIELD__SPI1_CR2_RXDMAEN
//    <name> RXDMAEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40013004) Rx buffer DMA enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR2 ) </loc>
//      <o.0..0> RXDMAEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI1_CR2_TXDMAEN  ----------------------------------
// SVD Line: 13213

//  <item> SFDITEM_FIELD__SPI1_CR2_TXDMAEN
//    <name> TXDMAEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40013004) Tx buffer DMA enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR2 ) </loc>
//      <o.1..1> TXDMAEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR2_SSOE  -----------------------------------
// SVD Line: 13219

//  <item> SFDITEM_FIELD__SPI1_CR2_SSOE
//    <name> SSOE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40013004) SS output enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR2 ) </loc>
//      <o.2..2> SSOE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR2_NSSP  -----------------------------------
// SVD Line: 13225

//  <item> SFDITEM_FIELD__SPI1_CR2_NSSP
//    <name> NSSP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40013004) NSS pulse management </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR2 ) </loc>
//      <o.3..3> NSSP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR2_FRF  ------------------------------------
// SVD Line: 13231

//  <item> SFDITEM_FIELD__SPI1_CR2_FRF
//    <name> FRF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40013004) Frame format </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR2 ) </loc>
//      <o.4..4> FRF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_CR2_ERRIE  -----------------------------------
// SVD Line: 13237

//  <item> SFDITEM_FIELD__SPI1_CR2_ERRIE
//    <name> ERRIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40013004) Error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR2 ) </loc>
//      <o.5..5> ERRIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_CR2_RXNEIE  ----------------------------------
// SVD Line: 13243

//  <item> SFDITEM_FIELD__SPI1_CR2_RXNEIE
//    <name> RXNEIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40013004) RX buffer not empty interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR2 ) </loc>
//      <o.6..6> RXNEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_CR2_TXEIE  -----------------------------------
// SVD Line: 13250

//  <item> SFDITEM_FIELD__SPI1_CR2_TXEIE
//    <name> TXEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40013004) Tx buffer empty interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR2 ) </loc>
//      <o.7..7> TXEIE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI1_CR2_DS  ------------------------------------
// SVD Line: 13257

//  <item> SFDITEM_FIELD__SPI1_CR2_DS
//    <name> DS </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40013004) Data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI1_CR2 >> 8) & 0xF), ((SPI1_CR2 = (SPI1_CR2 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: SPI1_CR2_FRXTH  -----------------------------------
// SVD Line: 13263

//  <item> SFDITEM_FIELD__SPI1_CR2_FRXTH
//    <name> FRXTH </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40013004) FIFO reception threshold </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR2 ) </loc>
//      <o.12..12> FRXTH
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI1_CR2_LDMA_RX  ----------------------------------
// SVD Line: 13269

//  <item> SFDITEM_FIELD__SPI1_CR2_LDMA_RX
//    <name> LDMA_RX </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40013004) Last DMA transfer for  reception </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR2 ) </loc>
//      <o.13..13> LDMA_RX
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI1_CR2_LDMA_TX  ----------------------------------
// SVD Line: 13276

//  <item> SFDITEM_FIELD__SPI1_CR2_LDMA_TX
//    <name> LDMA_TX </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40013004) Last DMA transfer for  transmission </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR2 ) </loc>
//      <o.14..14> LDMA_TX
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI1_CR2  ------------------------------------
// SVD Line: 13198

//  <rtree> SFDITEM_REG__SPI1_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013004) control register 2 </i>
//    <loc> ( (unsigned int)((SPI1_CR2 >> 0) & 0xFFFFFFFF), ((SPI1_CR2 = (SPI1_CR2 & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_CR2_RXDMAEN </item>
//    <item> SFDITEM_FIELD__SPI1_CR2_TXDMAEN </item>
//    <item> SFDITEM_FIELD__SPI1_CR2_SSOE </item>
//    <item> SFDITEM_FIELD__SPI1_CR2_NSSP </item>
//    <item> SFDITEM_FIELD__SPI1_CR2_FRF </item>
//    <item> SFDITEM_FIELD__SPI1_CR2_ERRIE </item>
//    <item> SFDITEM_FIELD__SPI1_CR2_RXNEIE </item>
//    <item> SFDITEM_FIELD__SPI1_CR2_TXEIE </item>
//    <item> SFDITEM_FIELD__SPI1_CR2_DS </item>
//    <item> SFDITEM_FIELD__SPI1_CR2_FRXTH </item>
//    <item> SFDITEM_FIELD__SPI1_CR2_LDMA_RX </item>
//    <item> SFDITEM_FIELD__SPI1_CR2_LDMA_TX </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI1_SR  ---------------------------------
// SVD Line: 13285

unsigned int SPI1_SR __AT (0x40013008);



// --------------------------------  Field Item: SPI1_SR_RXNE  ------------------------------------
// SVD Line: 13293

//  <item> SFDITEM_FIELD__SPI1_SR_RXNE
//    <name> RXNE </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40013008) Receive buffer not empty </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.0..0> RXNE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI1_SR_TXE  ------------------------------------
// SVD Line: 13300

//  <item> SFDITEM_FIELD__SPI1_SR_TXE
//    <name> TXE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40013008) Transmit buffer empty </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.1..1> TXE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_SR_CRCERR  -----------------------------------
// SVD Line: 13307

//  <item> SFDITEM_FIELD__SPI1_SR_CRCERR
//    <name> CRCERR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40013008) CRC error flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.4..4> CRCERR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_SR_MODF  ------------------------------------
// SVD Line: 13314

//  <item> SFDITEM_FIELD__SPI1_SR_MODF
//    <name> MODF </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40013008) Mode fault </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.5..5> MODF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI1_SR_OVR  ------------------------------------
// SVD Line: 13321

//  <item> SFDITEM_FIELD__SPI1_SR_OVR
//    <name> OVR </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40013008) Overrun flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.6..6> OVR
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI1_SR_BSY  ------------------------------------
// SVD Line: 13328

//  <item> SFDITEM_FIELD__SPI1_SR_BSY
//    <name> BSY </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40013008) Busy flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.7..7> BSY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_SR_TIFRFE  -----------------------------------
// SVD Line: 13335

//  <item> SFDITEM_FIELD__SPI1_SR_TIFRFE
//    <name> TIFRFE </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40013008) TI frame format error </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.8..8> TIFRFE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_SR_FRLVL  -----------------------------------
// SVD Line: 13342

//  <item> SFDITEM_FIELD__SPI1_SR_FRLVL
//    <name> FRLVL </name>
//    <r> 
//    <i> [Bits 10..9] RO (@ 0x40013008) FIFO reception level </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI1_SR >> 9) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: SPI1_SR_FTLVL  -----------------------------------
// SVD Line: 13349

//  <item> SFDITEM_FIELD__SPI1_SR_FTLVL
//    <name> FTLVL </name>
//    <r> 
//    <i> [Bits 12..11] RO (@ 0x40013008) FIFO transmission level </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI1_SR >> 11) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: SPI1_SR  ------------------------------------
// SVD Line: 13285

//  <rtree> SFDITEM_REG__SPI1_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013008) status register </i>
//    <loc> ( (unsigned int)((SPI1_SR >> 0) & 0xFFFFFFFF), ((SPI1_SR = (SPI1_SR & ~(0x10UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x10) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_SR_RXNE </item>
//    <item> SFDITEM_FIELD__SPI1_SR_TXE </item>
//    <item> SFDITEM_FIELD__SPI1_SR_CRCERR </item>
//    <item> SFDITEM_FIELD__SPI1_SR_MODF </item>
//    <item> SFDITEM_FIELD__SPI1_SR_OVR </item>
//    <item> SFDITEM_FIELD__SPI1_SR_BSY </item>
//    <item> SFDITEM_FIELD__SPI1_SR_TIFRFE </item>
//    <item> SFDITEM_FIELD__SPI1_SR_FRLVL </item>
//    <item> SFDITEM_FIELD__SPI1_SR_FTLVL </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI1_DR  ---------------------------------
// SVD Line: 13358

unsigned int SPI1_DR __AT (0x4001300C);



// ---------------------------------  Field Item: SPI1_DR_DR  -------------------------------------
// SVD Line: 13367

//  <item> SFDITEM_FIELD__SPI1_DR_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4001300C) Data register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI1_DR >> 0) & 0xFFFF), ((SPI1_DR = (SPI1_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: SPI1_DR  ------------------------------------
// SVD Line: 13358

//  <rtree> SFDITEM_REG__SPI1_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001300C) data register </i>
//    <loc> ( (unsigned int)((SPI1_DR >> 0) & 0xFFFFFFFF), ((SPI1_DR = (SPI1_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_DR_DR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SPI1_CRCPR  -------------------------------
// SVD Line: 13375

unsigned int SPI1_CRCPR __AT (0x40013010);



// -----------------------------  Field Item: SPI1_CRCPR_CRCPOLY  ---------------------------------
// SVD Line: 13384

//  <item> SFDITEM_FIELD__SPI1_CRCPR_CRCPOLY
//    <name> CRCPOLY </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40013010) CRC polynomial register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI1_CRCPR >> 0) & 0xFFFF), ((SPI1_CRCPR = (SPI1_CRCPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI1_CRCPR  -----------------------------------
// SVD Line: 13375

//  <rtree> SFDITEM_REG__SPI1_CRCPR
//    <name> CRCPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013010) CRC polynomial register </i>
//    <loc> ( (unsigned int)((SPI1_CRCPR >> 0) & 0xFFFFFFFF), ((SPI1_CRCPR = (SPI1_CRCPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_CRCPR_CRCPOLY </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI1_RXCRCR  -------------------------------
// SVD Line: 13392

unsigned int SPI1_RXCRCR __AT (0x40013014);



// ------------------------------  Field Item: SPI1_RXCRCR_RxCRC  ---------------------------------
// SVD Line: 13401

//  <item> SFDITEM_FIELD__SPI1_RXCRCR_RxCRC
//    <name> RxCRC </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40013014) Rx CRC register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI1_RXCRCR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI1_RXCRCR  ----------------------------------
// SVD Line: 13392

//  <rtree> SFDITEM_REG__SPI1_RXCRCR
//    <name> RXCRCR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40013014) RX CRC register </i>
//    <loc> ( (unsigned int)((SPI1_RXCRCR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI1_RXCRCR_RxCRC </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI1_TXCRCR  -------------------------------
// SVD Line: 13409

unsigned int SPI1_TXCRCR __AT (0x40013018);



// ------------------------------  Field Item: SPI1_TXCRCR_TxCRC  ---------------------------------
// SVD Line: 13418

//  <item> SFDITEM_FIELD__SPI1_TXCRCR_TxCRC
//    <name> TxCRC </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40013018) Tx CRC register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI1_TXCRCR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI1_TXCRCR  ----------------------------------
// SVD Line: 13409

//  <rtree> SFDITEM_REG__SPI1_TXCRCR
//    <name> TXCRCR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40013018) TX CRC register </i>
//    <loc> ( (unsigned int)((SPI1_TXCRCR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI1_TXCRCR_TxCRC </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: SPI1  -------------------------------------
// SVD Line: 13088

//  <view> SPI1
//    <name> SPI1 </name>
//    <item> SFDITEM_REG__SPI1_CR1 </item>
//    <item> SFDITEM_REG__SPI1_CR2 </item>
//    <item> SFDITEM_REG__SPI1_SR </item>
//    <item> SFDITEM_REG__SPI1_DR </item>
//    <item> SFDITEM_REG__SPI1_CRCPR </item>
//    <item> SFDITEM_REG__SPI1_RXCRCR </item>
//    <item> SFDITEM_REG__SPI1_TXCRCR </item>
//  </view>
//  


// -----------------------------  Register Item Address: SPI2_CR1  --------------------------------
// SVD Line: 13100

unsigned int SPI2_CR1 __AT (0x40003800);



// ------------------------------  Field Item: SPI2_CR1_BIDIMODE  ---------------------------------
// SVD Line: 13109

//  <item> SFDITEM_FIELD__SPI2_CR1_BIDIMODE
//    <name> BIDIMODE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40003800) Bidirectional data mode  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.15..15> BIDIMODE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_CR1_BIDIOE  ----------------------------------
// SVD Line: 13116

//  <item> SFDITEM_FIELD__SPI2_CR1_BIDIOE
//    <name> BIDIOE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40003800) Output enable in bidirectional  mode </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.14..14> BIDIOE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_CR1_CRCEN  -----------------------------------
// SVD Line: 13123

//  <item> SFDITEM_FIELD__SPI2_CR1_CRCEN
//    <name> CRCEN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40003800) Hardware CRC calculation  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.13..13> CRCEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI2_CR1_CRCNEXT  ----------------------------------
// SVD Line: 13130

//  <item> SFDITEM_FIELD__SPI2_CR1_CRCNEXT
//    <name> CRCNEXT </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40003800) CRC transfer next </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.12..12> CRCNEXT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CR1_DFF  ------------------------------------
// SVD Line: 13136

//  <item> SFDITEM_FIELD__SPI2_CR1_DFF
//    <name> DFF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003800) Data frame format </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.11..11> DFF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_CR1_RXONLY  ----------------------------------
// SVD Line: 13142

//  <item> SFDITEM_FIELD__SPI2_CR1_RXONLY
//    <name> RXONLY </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003800) Receive only </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.10..10> RXONLY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CR1_SSM  ------------------------------------
// SVD Line: 13148

//  <item> SFDITEM_FIELD__SPI2_CR1_SSM
//    <name> SSM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003800) Software slave management </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.9..9> SSM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CR1_SSI  ------------------------------------
// SVD Line: 13154

//  <item> SFDITEM_FIELD__SPI2_CR1_SSI
//    <name> SSI </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003800) Internal slave select </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.8..8> SSI
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI2_CR1_LSBFIRST  ---------------------------------
// SVD Line: 13160

//  <item> SFDITEM_FIELD__SPI2_CR1_LSBFIRST
//    <name> LSBFIRST </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003800) Frame format </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.7..7> LSBFIRST
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CR1_SPE  ------------------------------------
// SVD Line: 13166

//  <item> SFDITEM_FIELD__SPI2_CR1_SPE
//    <name> SPE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003800) SPI enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.6..6> SPE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI2_CR1_BR  ------------------------------------
// SVD Line: 13172

//  <item> SFDITEM_FIELD__SPI2_CR1_BR
//    <name> BR </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x40003800) Baud rate control </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI2_CR1 >> 3) & 0x7), ((SPI2_CR1 = (SPI2_CR1 & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CR1_MSTR  -----------------------------------
// SVD Line: 13178

//  <item> SFDITEM_FIELD__SPI2_CR1_MSTR
//    <name> MSTR </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003800) Master selection </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.2..2> MSTR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CR1_CPOL  -----------------------------------
// SVD Line: 13184

//  <item> SFDITEM_FIELD__SPI2_CR1_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003800) Clock polarity </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.1..1> CPOL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CR1_CPHA  -----------------------------------
// SVD Line: 13190

//  <item> SFDITEM_FIELD__SPI2_CR1_CPHA
//    <name> CPHA </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003800) Clock phase </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.0..0> CPHA
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI2_CR1  ------------------------------------
// SVD Line: 13100

//  <rtree> SFDITEM_REG__SPI2_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003800) control register 1 </i>
//    <loc> ( (unsigned int)((SPI2_CR1 >> 0) & 0xFFFFFFFF), ((SPI2_CR1 = (SPI2_CR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI2_CR1_BIDIMODE </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_BIDIOE </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_CRCEN </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_CRCNEXT </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_DFF </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_RXONLY </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_SSM </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_SSI </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_LSBFIRST </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_SPE </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_BR </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_MSTR </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_CPOL </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_CPHA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI2_CR2  --------------------------------
// SVD Line: 13198

unsigned int SPI2_CR2 __AT (0x40003804);



// ------------------------------  Field Item: SPI2_CR2_RXDMAEN  ----------------------------------
// SVD Line: 13207

//  <item> SFDITEM_FIELD__SPI2_CR2_RXDMAEN
//    <name> RXDMAEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003804) Rx buffer DMA enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR2 ) </loc>
//      <o.0..0> RXDMAEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI2_CR2_TXDMAEN  ----------------------------------
// SVD Line: 13213

//  <item> SFDITEM_FIELD__SPI2_CR2_TXDMAEN
//    <name> TXDMAEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003804) Tx buffer DMA enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR2 ) </loc>
//      <o.1..1> TXDMAEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CR2_SSOE  -----------------------------------
// SVD Line: 13219

//  <item> SFDITEM_FIELD__SPI2_CR2_SSOE
//    <name> SSOE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003804) SS output enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR2 ) </loc>
//      <o.2..2> SSOE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CR2_NSSP  -----------------------------------
// SVD Line: 13225

//  <item> SFDITEM_FIELD__SPI2_CR2_NSSP
//    <name> NSSP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003804) NSS pulse management </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR2 ) </loc>
//      <o.3..3> NSSP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CR2_FRF  ------------------------------------
// SVD Line: 13231

//  <item> SFDITEM_FIELD__SPI2_CR2_FRF
//    <name> FRF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003804) Frame format </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR2 ) </loc>
//      <o.4..4> FRF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_CR2_ERRIE  -----------------------------------
// SVD Line: 13237

//  <item> SFDITEM_FIELD__SPI2_CR2_ERRIE
//    <name> ERRIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003804) Error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR2 ) </loc>
//      <o.5..5> ERRIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_CR2_RXNEIE  ----------------------------------
// SVD Line: 13243

//  <item> SFDITEM_FIELD__SPI2_CR2_RXNEIE
//    <name> RXNEIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003804) RX buffer not empty interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR2 ) </loc>
//      <o.6..6> RXNEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_CR2_TXEIE  -----------------------------------
// SVD Line: 13250

//  <item> SFDITEM_FIELD__SPI2_CR2_TXEIE
//    <name> TXEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003804) Tx buffer empty interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR2 ) </loc>
//      <o.7..7> TXEIE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI2_CR2_DS  ------------------------------------
// SVD Line: 13257

//  <item> SFDITEM_FIELD__SPI2_CR2_DS
//    <name> DS </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40003804) Data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI2_CR2 >> 8) & 0xF), ((SPI2_CR2 = (SPI2_CR2 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: SPI2_CR2_FRXTH  -----------------------------------
// SVD Line: 13263

//  <item> SFDITEM_FIELD__SPI2_CR2_FRXTH
//    <name> FRXTH </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40003804) FIFO reception threshold </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR2 ) </loc>
//      <o.12..12> FRXTH
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI2_CR2_LDMA_RX  ----------------------------------
// SVD Line: 13269

//  <item> SFDITEM_FIELD__SPI2_CR2_LDMA_RX
//    <name> LDMA_RX </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40003804) Last DMA transfer for  reception </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR2 ) </loc>
//      <o.13..13> LDMA_RX
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI2_CR2_LDMA_TX  ----------------------------------
// SVD Line: 13276

//  <item> SFDITEM_FIELD__SPI2_CR2_LDMA_TX
//    <name> LDMA_TX </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40003804) Last DMA transfer for  transmission </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR2 ) </loc>
//      <o.14..14> LDMA_TX
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI2_CR2  ------------------------------------
// SVD Line: 13198

//  <rtree> SFDITEM_REG__SPI2_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003804) control register 2 </i>
//    <loc> ( (unsigned int)((SPI2_CR2 >> 0) & 0xFFFFFFFF), ((SPI2_CR2 = (SPI2_CR2 & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI2_CR2_RXDMAEN </item>
//    <item> SFDITEM_FIELD__SPI2_CR2_TXDMAEN </item>
//    <item> SFDITEM_FIELD__SPI2_CR2_SSOE </item>
//    <item> SFDITEM_FIELD__SPI2_CR2_NSSP </item>
//    <item> SFDITEM_FIELD__SPI2_CR2_FRF </item>
//    <item> SFDITEM_FIELD__SPI2_CR2_ERRIE </item>
//    <item> SFDITEM_FIELD__SPI2_CR2_RXNEIE </item>
//    <item> SFDITEM_FIELD__SPI2_CR2_TXEIE </item>
//    <item> SFDITEM_FIELD__SPI2_CR2_DS </item>
//    <item> SFDITEM_FIELD__SPI2_CR2_FRXTH </item>
//    <item> SFDITEM_FIELD__SPI2_CR2_LDMA_RX </item>
//    <item> SFDITEM_FIELD__SPI2_CR2_LDMA_TX </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI2_SR  ---------------------------------
// SVD Line: 13285

unsigned int SPI2_SR __AT (0x40003808);



// --------------------------------  Field Item: SPI2_SR_RXNE  ------------------------------------
// SVD Line: 13293

//  <item> SFDITEM_FIELD__SPI2_SR_RXNE
//    <name> RXNE </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40003808) Receive buffer not empty </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_SR ) </loc>
//      <o.0..0> RXNE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI2_SR_TXE  ------------------------------------
// SVD Line: 13300

//  <item> SFDITEM_FIELD__SPI2_SR_TXE
//    <name> TXE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40003808) Transmit buffer empty </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_SR ) </loc>
//      <o.1..1> TXE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_SR_CRCERR  -----------------------------------
// SVD Line: 13307

//  <item> SFDITEM_FIELD__SPI2_SR_CRCERR
//    <name> CRCERR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003808) CRC error flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_SR ) </loc>
//      <o.4..4> CRCERR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_SR_MODF  ------------------------------------
// SVD Line: 13314

//  <item> SFDITEM_FIELD__SPI2_SR_MODF
//    <name> MODF </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40003808) Mode fault </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_SR ) </loc>
//      <o.5..5> MODF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI2_SR_OVR  ------------------------------------
// SVD Line: 13321

//  <item> SFDITEM_FIELD__SPI2_SR_OVR
//    <name> OVR </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40003808) Overrun flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_SR ) </loc>
//      <o.6..6> OVR
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI2_SR_BSY  ------------------------------------
// SVD Line: 13328

//  <item> SFDITEM_FIELD__SPI2_SR_BSY
//    <name> BSY </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40003808) Busy flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_SR ) </loc>
//      <o.7..7> BSY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_SR_TIFRFE  -----------------------------------
// SVD Line: 13335

//  <item> SFDITEM_FIELD__SPI2_SR_TIFRFE
//    <name> TIFRFE </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40003808) TI frame format error </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_SR ) </loc>
//      <o.8..8> TIFRFE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_SR_FRLVL  -----------------------------------
// SVD Line: 13342

//  <item> SFDITEM_FIELD__SPI2_SR_FRLVL
//    <name> FRLVL </name>
//    <r> 
//    <i> [Bits 10..9] RO (@ 0x40003808) FIFO reception level </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI2_SR >> 9) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: SPI2_SR_FTLVL  -----------------------------------
// SVD Line: 13349

//  <item> SFDITEM_FIELD__SPI2_SR_FTLVL
//    <name> FTLVL </name>
//    <r> 
//    <i> [Bits 12..11] RO (@ 0x40003808) FIFO transmission level </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI2_SR >> 11) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: SPI2_SR  ------------------------------------
// SVD Line: 13285

//  <rtree> SFDITEM_REG__SPI2_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003808) status register </i>
//    <loc> ( (unsigned int)((SPI2_SR >> 0) & 0xFFFFFFFF), ((SPI2_SR = (SPI2_SR & ~(0x10UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x10) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI2_SR_RXNE </item>
//    <item> SFDITEM_FIELD__SPI2_SR_TXE </item>
//    <item> SFDITEM_FIELD__SPI2_SR_CRCERR </item>
//    <item> SFDITEM_FIELD__SPI2_SR_MODF </item>
//    <item> SFDITEM_FIELD__SPI2_SR_OVR </item>
//    <item> SFDITEM_FIELD__SPI2_SR_BSY </item>
//    <item> SFDITEM_FIELD__SPI2_SR_TIFRFE </item>
//    <item> SFDITEM_FIELD__SPI2_SR_FRLVL </item>
//    <item> SFDITEM_FIELD__SPI2_SR_FTLVL </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI2_DR  ---------------------------------
// SVD Line: 13358

unsigned int SPI2_DR __AT (0x4000380C);



// ---------------------------------  Field Item: SPI2_DR_DR  -------------------------------------
// SVD Line: 13367

//  <item> SFDITEM_FIELD__SPI2_DR_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000380C) Data register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI2_DR >> 0) & 0xFFFF), ((SPI2_DR = (SPI2_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: SPI2_DR  ------------------------------------
// SVD Line: 13358

//  <rtree> SFDITEM_REG__SPI2_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000380C) data register </i>
//    <loc> ( (unsigned int)((SPI2_DR >> 0) & 0xFFFFFFFF), ((SPI2_DR = (SPI2_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI2_DR_DR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SPI2_CRCPR  -------------------------------
// SVD Line: 13375

unsigned int SPI2_CRCPR __AT (0x40003810);



// -----------------------------  Field Item: SPI2_CRCPR_CRCPOLY  ---------------------------------
// SVD Line: 13384

//  <item> SFDITEM_FIELD__SPI2_CRCPR_CRCPOLY
//    <name> CRCPOLY </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003810) CRC polynomial register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI2_CRCPR >> 0) & 0xFFFF), ((SPI2_CRCPR = (SPI2_CRCPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI2_CRCPR  -----------------------------------
// SVD Line: 13375

//  <rtree> SFDITEM_REG__SPI2_CRCPR
//    <name> CRCPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003810) CRC polynomial register </i>
//    <loc> ( (unsigned int)((SPI2_CRCPR >> 0) & 0xFFFFFFFF), ((SPI2_CRCPR = (SPI2_CRCPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI2_CRCPR_CRCPOLY </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI2_RXCRCR  -------------------------------
// SVD Line: 13392

unsigned int SPI2_RXCRCR __AT (0x40003814);



// ------------------------------  Field Item: SPI2_RXCRCR_RxCRC  ---------------------------------
// SVD Line: 13401

//  <item> SFDITEM_FIELD__SPI2_RXCRCR_RxCRC
//    <name> RxCRC </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40003814) Rx CRC register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI2_RXCRCR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI2_RXCRCR  ----------------------------------
// SVD Line: 13392

//  <rtree> SFDITEM_REG__SPI2_RXCRCR
//    <name> RXCRCR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40003814) RX CRC register </i>
//    <loc> ( (unsigned int)((SPI2_RXCRCR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI2_RXCRCR_RxCRC </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI2_TXCRCR  -------------------------------
// SVD Line: 13409

unsigned int SPI2_TXCRCR __AT (0x40003818);



// ------------------------------  Field Item: SPI2_TXCRCR_TxCRC  ---------------------------------
// SVD Line: 13418

//  <item> SFDITEM_FIELD__SPI2_TXCRCR_TxCRC
//    <name> TxCRC </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40003818) Tx CRC register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI2_TXCRCR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI2_TXCRCR  ----------------------------------
// SVD Line: 13409

//  <rtree> SFDITEM_REG__SPI2_TXCRCR
//    <name> TXCRCR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40003818) TX CRC register </i>
//    <loc> ( (unsigned int)((SPI2_TXCRCR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI2_TXCRCR_TxCRC </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: SPI2  -------------------------------------
// SVD Line: 13428

//  <view> SPI2
//    <name> SPI2 </name>
//    <item> SFDITEM_REG__SPI2_CR1 </item>
//    <item> SFDITEM_REG__SPI2_CR2 </item>
//    <item> SFDITEM_REG__SPI2_SR </item>
//    <item> SFDITEM_REG__SPI2_DR </item>
//    <item> SFDITEM_REG__SPI2_CRCPR </item>
//    <item> SFDITEM_REG__SPI2_RXCRCR </item>
//    <item> SFDITEM_REG__SPI2_TXCRCR </item>
//  </view>
//  


// -----------------------------  Register Item Address: STK_CTRL  --------------------------------
// SVD Line: 13453

unsigned int STK_CTRL __AT (0xE000E010);



// -------------------------------  Field Item: STK_CTRL_ENABLE  ----------------------------------
// SVD Line: 13463

//  <item> SFDITEM_FIELD__STK_CTRL_ENABLE
//    <name> ENABLE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0xE000E010) Counter enable </i>
//    <check> 
//      <loc> ( (unsigned int) STK_CTRL ) </loc>
//      <o.0..0> ENABLE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: STK_CTRL_TICKINT  ----------------------------------
// SVD Line: 13469

//  <item> SFDITEM_FIELD__STK_CTRL_TICKINT
//    <name> TICKINT </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0xE000E010) SysTick exception request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) STK_CTRL ) </loc>
//      <o.1..1> TICKINT
//    </check>
//  </item>
//  


// -----------------------------  Field Item: STK_CTRL_CLKSOURCE  ---------------------------------
// SVD Line: 13476

//  <item> SFDITEM_FIELD__STK_CTRL_CLKSOURCE
//    <name> CLKSOURCE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0xE000E010) Clock source selection </i>
//    <check> 
//      <loc> ( (unsigned int) STK_CTRL ) </loc>
//      <o.2..2> CLKSOURCE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: STK_CTRL_COUNTFLAG  ---------------------------------
// SVD Line: 13482

//  <item> SFDITEM_FIELD__STK_CTRL_COUNTFLAG
//    <name> COUNTFLAG </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0xE000E010) COUNTFLAG </i>
//    <check> 
//      <loc> ( (unsigned int) STK_CTRL ) </loc>
//      <o.16..16> COUNTFLAG
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: STK_CTRL  ------------------------------------
// SVD Line: 13453

//  <rtree> SFDITEM_REG__STK_CTRL
//    <name> CTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E010) SysTick control and status  register </i>
//    <loc> ( (unsigned int)((STK_CTRL >> 0) & 0xFFFFFFFF), ((STK_CTRL = (STK_CTRL & ~(0x10007UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x10007) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__STK_CTRL_ENABLE </item>
//    <item> SFDITEM_FIELD__STK_CTRL_TICKINT </item>
//    <item> SFDITEM_FIELD__STK_CTRL_CLKSOURCE </item>
//    <item> SFDITEM_FIELD__STK_CTRL_COUNTFLAG </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: STK_LOAD  --------------------------------
// SVD Line: 13490

unsigned int STK_LOAD __AT (0xE000E014);



// -------------------------------  Field Item: STK_LOAD_RELOAD  ----------------------------------
// SVD Line: 13499

//  <item> SFDITEM_FIELD__STK_LOAD_RELOAD
//    <name> RELOAD </name>
//    <rw> 
//    <i> [Bits 23..0] RW (@ 0xE000E014) RELOAD value </i>
//    <edit> 
//      <loc> ( (unsigned int)((STK_LOAD >> 0) & 0xFFFFFF), ((STK_LOAD = (STK_LOAD & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: STK_LOAD  ------------------------------------
// SVD Line: 13490

//  <rtree> SFDITEM_REG__STK_LOAD
//    <name> LOAD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E014) SysTick reload value register </i>
//    <loc> ( (unsigned int)((STK_LOAD >> 0) & 0xFFFFFFFF), ((STK_LOAD = (STK_LOAD & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__STK_LOAD_RELOAD </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: STK_VAL  ---------------------------------
// SVD Line: 13507

unsigned int STK_VAL __AT (0xE000E018);



// -------------------------------  Field Item: STK_VAL_CURRENT  ----------------------------------
// SVD Line: 13516

//  <item> SFDITEM_FIELD__STK_VAL_CURRENT
//    <name> CURRENT </name>
//    <rw> 
//    <i> [Bits 23..0] RW (@ 0xE000E018) Current counter value </i>
//    <edit> 
//      <loc> ( (unsigned int)((STK_VAL >> 0) & 0xFFFFFF), ((STK_VAL = (STK_VAL & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: STK_VAL  ------------------------------------
// SVD Line: 13507

//  <rtree> SFDITEM_REG__STK_VAL
//    <name> VAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E018) SysTick current value register </i>
//    <loc> ( (unsigned int)((STK_VAL >> 0) & 0xFFFFFFFF), ((STK_VAL = (STK_VAL & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__STK_VAL_CURRENT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: STK_CALIB  --------------------------------
// SVD Line: 13524

unsigned int STK_CALIB __AT (0xE000E01C);



// -------------------------------  Field Item: STK_CALIB_TENMS  ----------------------------------
// SVD Line: 13534

//  <item> SFDITEM_FIELD__STK_CALIB_TENMS
//    <name> TENMS </name>
//    <rw> 
//    <i> [Bits 23..0] RW (@ 0xE000E01C) Calibration value </i>
//    <edit> 
//      <loc> ( (unsigned int)((STK_CALIB >> 0) & 0xFFFFFF), ((STK_CALIB = (STK_CALIB & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: STK_CALIB_SKEW  -----------------------------------
// SVD Line: 13540

//  <item> SFDITEM_FIELD__STK_CALIB_SKEW
//    <name> SKEW </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0xE000E01C) SKEW flag: Indicates whether the TENMS  value is exact </i>
//    <check> 
//      <loc> ( (unsigned int) STK_CALIB ) </loc>
//      <o.30..30> SKEW
//    </check>
//  </item>
//  


// -------------------------------  Field Item: STK_CALIB_NOREF  ----------------------------------
// SVD Line: 13547

//  <item> SFDITEM_FIELD__STK_CALIB_NOREF
//    <name> NOREF </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0xE000E01C) NOREF flag. Reads as zero </i>
//    <check> 
//      <loc> ( (unsigned int) STK_CALIB ) </loc>
//      <o.31..31> NOREF
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: STK_CALIB  -----------------------------------
// SVD Line: 13524

//  <rtree> SFDITEM_REG__STK_CALIB
//    <name> CALIB </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E01C) SysTick calibration value  register </i>
//    <loc> ( (unsigned int)((STK_CALIB >> 0) & 0xFFFFFFFF), ((STK_CALIB = (STK_CALIB & ~(0xC0FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xC0FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__STK_CALIB_TENMS </item>
//    <item> SFDITEM_FIELD__STK_CALIB_SKEW </item>
//    <item> SFDITEM_FIELD__STK_CALIB_NOREF </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: STK  --------------------------------------
// SVD Line: 13437

//  <view> STK
//    <name> STK </name>
//    <item> SFDITEM_REG__STK_CTRL </item>
//    <item> SFDITEM_REG__STK_LOAD </item>
//    <item> SFDITEM_REG__STK_VAL </item>
//    <item> SFDITEM_REG__STK_CALIB </item>
//  </view>
//  


// --------------------------  Register Item Address: SYSCFG_MEMRMP  ------------------------------
// SVD Line: 13568

unsigned int SYSCFG_MEMRMP __AT (0x40010000);



// ---------------------------  Field Item: SYSCFG_MEMRMP_MEM_MODE  -------------------------------
// SVD Line: 13577

//  <item> SFDITEM_FIELD__SYSCFG_MEMRMP_MEM_MODE
//    <name> MEM_MODE </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40010000) Memory mapping selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_MEMRMP >> 0) & 0x7), ((SYSCFG_MEMRMP = (SYSCFG_MEMRMP & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: SYSCFG_MEMRMP  ---------------------------------
// SVD Line: 13568

//  <rtree> SFDITEM_REG__SYSCFG_MEMRMP
//    <name> MEMRMP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010000) memory remap register </i>
//    <loc> ( (unsigned int)((SYSCFG_MEMRMP >> 0) & 0xFFFFFFFF), ((SYSCFG_MEMRMP = (SYSCFG_MEMRMP & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_MEMRMP_MEM_MODE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SYSCFG_CFGR1  ------------------------------
// SVD Line: 13585

unsigned int SYSCFG_CFGR1 __AT (0x40010004);



// -----------------------------  Field Item: SYSCFG_CFGR1_FPU_IE  --------------------------------
// SVD Line: 13594

//  <item> SFDITEM_FIELD__SYSCFG_CFGR1_FPU_IE
//    <name> FPU_IE </name>
//    <rw> 
//    <i> [Bits 31..26] RW (@ 0x40010004) Floating Point Unit interrupts enable  bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_CFGR1 >> 26) & 0x3F), ((SYSCFG_CFGR1 = (SYSCFG_CFGR1 & ~(0x3FUL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_CFGR1_I2C3_FMP  -------------------------------
// SVD Line: 13601

//  <item> SFDITEM_FIELD__SYSCFG_CFGR1_I2C3_FMP
//    <name> I2C3_FMP </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40010004) I2C3 Fast-mode Plus driving capability  activation </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_CFGR1 ) </loc>
//      <o.22..22> I2C3_FMP
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_CFGR1_I2C2_FMP  -------------------------------
// SVD Line: 13608

//  <item> SFDITEM_FIELD__SYSCFG_CFGR1_I2C2_FMP
//    <name> I2C2_FMP </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40010004) I2C2 Fast-mode Plus driving capability  activation </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_CFGR1 ) </loc>
//      <o.21..21> I2C2_FMP
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_CFGR1_I2C1_FMP  -------------------------------
// SVD Line: 13615

//  <item> SFDITEM_FIELD__SYSCFG_CFGR1_I2C1_FMP
//    <name> I2C1_FMP </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40010004) I2C1 Fast-mode Plus driving capability  activation </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_CFGR1 ) </loc>
//      <o.20..20> I2C1_FMP
//    </check>
//  </item>
//  


// --------------------------  Field Item: SYSCFG_CFGR1_I2C_PB9_FMP  ------------------------------
// SVD Line: 13622

//  <item> SFDITEM_FIELD__SYSCFG_CFGR1_I2C_PB9_FMP
//    <name> I2C_PB9_FMP </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40010004) Fast-mode Plus (Fm+) driving capability  activation on PB9 </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_CFGR1 ) </loc>
//      <o.19..19> I2C_PB9_FMP
//    </check>
//  </item>
//  


// --------------------------  Field Item: SYSCFG_CFGR1_I2C_PB8_FMP  ------------------------------
// SVD Line: 13629

//  <item> SFDITEM_FIELD__SYSCFG_CFGR1_I2C_PB8_FMP
//    <name> I2C_PB8_FMP </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40010004) Fast-mode Plus (Fm+) driving capability  activation on PB8 </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_CFGR1 ) </loc>
//      <o.18..18> I2C_PB8_FMP
//    </check>
//  </item>
//  


// --------------------------  Field Item: SYSCFG_CFGR1_I2C_PB7_FMP  ------------------------------
// SVD Line: 13636

//  <item> SFDITEM_FIELD__SYSCFG_CFGR1_I2C_PB7_FMP
//    <name> I2C_PB7_FMP </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40010004) Fast-mode Plus (Fm+) driving capability  activation on PB7 </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_CFGR1 ) </loc>
//      <o.17..17> I2C_PB7_FMP
//    </check>
//  </item>
//  


// --------------------------  Field Item: SYSCFG_CFGR1_I2C_PB6_FMP  ------------------------------
// SVD Line: 13643

//  <item> SFDITEM_FIELD__SYSCFG_CFGR1_I2C_PB6_FMP
//    <name> I2C_PB6_FMP </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40010004) Fast-mode Plus (Fm+) driving capability  activation on PB6 </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_CFGR1 ) </loc>
//      <o.16..16> I2C_PB6_FMP
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_CFGR1_BOOSTEN  --------------------------------
// SVD Line: 13650

//  <item> SFDITEM_FIELD__SYSCFG_CFGR1_BOOSTEN
//    <name> BOOSTEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40010004) I/O analog switch voltage booster  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_CFGR1 ) </loc>
//      <o.8..8> BOOSTEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SYSCFG_CFGR1_FWDIS  ---------------------------------
// SVD Line: 13657

//  <item> SFDITEM_FIELD__SYSCFG_CFGR1_FWDIS
//    <name> FWDIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010004) Firewall disable </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_CFGR1 ) </loc>
//      <o.0..0> FWDIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: SYSCFG_CFGR1  ----------------------------------
// SVD Line: 13585

//  <rtree> SFDITEM_REG__SYSCFG_CFGR1
//    <name> CFGR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010004) configuration register 1 </i>
//    <loc> ( (unsigned int)((SYSCFG_CFGR1 >> 0) & 0xFFFFFFFF), ((SYSCFG_CFGR1 = (SYSCFG_CFGR1 & ~(0xFC7F0101UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFC7F0101) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_CFGR1_FPU_IE </item>
//    <item> SFDITEM_FIELD__SYSCFG_CFGR1_I2C3_FMP </item>
//    <item> SFDITEM_FIELD__SYSCFG_CFGR1_I2C2_FMP </item>
//    <item> SFDITEM_FIELD__SYSCFG_CFGR1_I2C1_FMP </item>
//    <item> SFDITEM_FIELD__SYSCFG_CFGR1_I2C_PB9_FMP </item>
//    <item> SFDITEM_FIELD__SYSCFG_CFGR1_I2C_PB8_FMP </item>
//    <item> SFDITEM_FIELD__SYSCFG_CFGR1_I2C_PB7_FMP </item>
//    <item> SFDITEM_FIELD__SYSCFG_CFGR1_I2C_PB6_FMP </item>
//    <item> SFDITEM_FIELD__SYSCFG_CFGR1_BOOSTEN </item>
//    <item> SFDITEM_FIELD__SYSCFG_CFGR1_FWDIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SYSCFG_EXTICR1  -----------------------------
// SVD Line: 13665

unsigned int SYSCFG_EXTICR1 __AT (0x40010008);



// ----------------------------  Field Item: SYSCFG_EXTICR1_EXTI3  --------------------------------
// SVD Line: 13675

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR1_EXTI3
//    <name> EXTI3 </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40010008) EXTI 3 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR1 >> 12) & 0x7), ((SYSCFG_EXTICR1 = (SYSCFG_EXTICR1 & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR1_EXTI2  --------------------------------
// SVD Line: 13681

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR1_EXTI2
//    <name> EXTI2 </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x40010008) EXTI 2 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR1 >> 8) & 0x7), ((SYSCFG_EXTICR1 = (SYSCFG_EXTICR1 & ~(0x7UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR1_EXTI1  --------------------------------
// SVD Line: 13687

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR1_EXTI1
//    <name> EXTI1 </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40010008) EXTI 1 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR1 >> 4) & 0x7), ((SYSCFG_EXTICR1 = (SYSCFG_EXTICR1 & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR1_EXTI0  --------------------------------
// SVD Line: 13693

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR1_EXTI0
//    <name> EXTI0 </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40010008) EXTI 0 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR1 >> 0) & 0x7), ((SYSCFG_EXTICR1 = (SYSCFG_EXTICR1 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SYSCFG_EXTICR1  ---------------------------------
// SVD Line: 13665

//  <rtree> SFDITEM_REG__SYSCFG_EXTICR1
//    <name> EXTICR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010008) external interrupt configuration register  1 </i>
//    <loc> ( (unsigned int)((SYSCFG_EXTICR1 >> 0) & 0xFFFFFFFF), ((SYSCFG_EXTICR1 = (SYSCFG_EXTICR1 & ~(0x7777UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7777) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR1_EXTI3 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR1_EXTI2 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR1_EXTI1 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR1_EXTI0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SYSCFG_EXTICR2  -----------------------------
// SVD Line: 13701

unsigned int SYSCFG_EXTICR2 __AT (0x4001000C);



// ----------------------------  Field Item: SYSCFG_EXTICR2_EXTI7  --------------------------------
// SVD Line: 13711

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR2_EXTI7
//    <name> EXTI7 </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x4001000C) EXTI 7 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR2 >> 12) & 0x7), ((SYSCFG_EXTICR2 = (SYSCFG_EXTICR2 & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR2_EXTI6  --------------------------------
// SVD Line: 13717

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR2_EXTI6
//    <name> EXTI6 </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x4001000C) EXTI 6 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR2 >> 8) & 0x7), ((SYSCFG_EXTICR2 = (SYSCFG_EXTICR2 & ~(0x7UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR2_EXTI5  --------------------------------
// SVD Line: 13723

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR2_EXTI5
//    <name> EXTI5 </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x4001000C) EXTI 5 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR2 >> 4) & 0x7), ((SYSCFG_EXTICR2 = (SYSCFG_EXTICR2 & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR2_EXTI4  --------------------------------
// SVD Line: 13729

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR2_EXTI4
//    <name> EXTI4 </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x4001000C) EXTI 4 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR2 >> 0) & 0x7), ((SYSCFG_EXTICR2 = (SYSCFG_EXTICR2 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SYSCFG_EXTICR2  ---------------------------------
// SVD Line: 13701

//  <rtree> SFDITEM_REG__SYSCFG_EXTICR2
//    <name> EXTICR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001000C) external interrupt configuration register  2 </i>
//    <loc> ( (unsigned int)((SYSCFG_EXTICR2 >> 0) & 0xFFFFFFFF), ((SYSCFG_EXTICR2 = (SYSCFG_EXTICR2 & ~(0x7777UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7777) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR2_EXTI7 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR2_EXTI6 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR2_EXTI5 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR2_EXTI4 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SYSCFG_EXTICR3  -----------------------------
// SVD Line: 13737

unsigned int SYSCFG_EXTICR3 __AT (0x40010010);



// ----------------------------  Field Item: SYSCFG_EXTICR3_EXTI11  -------------------------------
// SVD Line: 13747

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR3_EXTI11
//    <name> EXTI11 </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40010010) EXTI 11 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR3 >> 12) & 0x7), ((SYSCFG_EXTICR3 = (SYSCFG_EXTICR3 & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR3_EXTI10  -------------------------------
// SVD Line: 13753

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR3_EXTI10
//    <name> EXTI10 </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x40010010) EXTI 10 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR3 >> 8) & 0x7), ((SYSCFG_EXTICR3 = (SYSCFG_EXTICR3 & ~(0x7UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR3_EXTI9  --------------------------------
// SVD Line: 13759

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR3_EXTI9
//    <name> EXTI9 </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40010010) EXTI 9 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR3 >> 4) & 0x7), ((SYSCFG_EXTICR3 = (SYSCFG_EXTICR3 & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR3_EXTI8  --------------------------------
// SVD Line: 13765

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR3_EXTI8
//    <name> EXTI8 </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40010010) EXTI 8 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR3 >> 0) & 0x7), ((SYSCFG_EXTICR3 = (SYSCFG_EXTICR3 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SYSCFG_EXTICR3  ---------------------------------
// SVD Line: 13737

//  <rtree> SFDITEM_REG__SYSCFG_EXTICR3
//    <name> EXTICR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010010) external interrupt configuration register  3 </i>
//    <loc> ( (unsigned int)((SYSCFG_EXTICR3 >> 0) & 0xFFFFFFFF), ((SYSCFG_EXTICR3 = (SYSCFG_EXTICR3 & ~(0x7777UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7777) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR3_EXTI11 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR3_EXTI10 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR3_EXTI9 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR3_EXTI8 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SYSCFG_EXTICR4  -----------------------------
// SVD Line: 13773

unsigned int SYSCFG_EXTICR4 __AT (0x40010014);



// ----------------------------  Field Item: SYSCFG_EXTICR4_EXTI15  -------------------------------
// SVD Line: 13783

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR4_EXTI15
//    <name> EXTI15 </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40010014) EXTI15 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR4 >> 12) & 0x7), ((SYSCFG_EXTICR4 = (SYSCFG_EXTICR4 & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR4_EXTI14  -------------------------------
// SVD Line: 13789

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR4_EXTI14
//    <name> EXTI14 </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x40010014) EXTI14 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR4 >> 8) & 0x7), ((SYSCFG_EXTICR4 = (SYSCFG_EXTICR4 & ~(0x7UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR4_EXTI13  -------------------------------
// SVD Line: 13795

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR4_EXTI13
//    <name> EXTI13 </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40010014) EXTI13 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR4 >> 4) & 0x7), ((SYSCFG_EXTICR4 = (SYSCFG_EXTICR4 & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR4_EXTI12  -------------------------------
// SVD Line: 13801

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR4_EXTI12
//    <name> EXTI12 </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40010014) EXTI12 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR4 >> 0) & 0x7), ((SYSCFG_EXTICR4 = (SYSCFG_EXTICR4 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SYSCFG_EXTICR4  ---------------------------------
// SVD Line: 13773

//  <rtree> SFDITEM_REG__SYSCFG_EXTICR4
//    <name> EXTICR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010014) external interrupt configuration register  4 </i>
//    <loc> ( (unsigned int)((SYSCFG_EXTICR4 >> 0) & 0xFFFFFFFF), ((SYSCFG_EXTICR4 = (SYSCFG_EXTICR4 & ~(0x7777UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7777) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR4_EXTI15 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR4_EXTI14 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR4_EXTI13 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR4_EXTI12 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SYSCFG_SCSR  -------------------------------
// SVD Line: 13809

unsigned int SYSCFG_SCSR __AT (0x40010018);



// ----------------------------  Field Item: SYSCFG_SCSR_SRAM2BSY  --------------------------------
// SVD Line: 13817

//  <item> SFDITEM_FIELD__SYSCFG_SCSR_SRAM2BSY
//    <name> SRAM2BSY </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40010018) SRAM2 busy by erase  operation </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SCSR ) </loc>
//      <o.1..1> SRAM2BSY
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SYSCFG_SCSR_SRAM2ER  --------------------------------
// SVD Line: 13825

//  <item> SFDITEM_FIELD__SYSCFG_SCSR_SRAM2ER
//    <name> SRAM2ER </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010018) SRAM2 Erase </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SCSR ) </loc>
//      <o.0..0> SRAM2ER
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: SYSCFG_SCSR  ----------------------------------
// SVD Line: 13809

//  <rtree> SFDITEM_REG__SYSCFG_SCSR
//    <name> SCSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010018) SCSR </i>
//    <loc> ( (unsigned int)((SYSCFG_SCSR >> 0) & 0xFFFFFFFF), ((SYSCFG_SCSR = (SYSCFG_SCSR & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_SCSR_SRAM2BSY </item>
//    <item> SFDITEM_FIELD__SYSCFG_SCSR_SRAM2ER </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SYSCFG_CFGR2  ------------------------------
// SVD Line: 13834

unsigned int SYSCFG_CFGR2 __AT (0x4001001C);



// ------------------------------  Field Item: SYSCFG_CFGR2_SPF  ----------------------------------
// SVD Line: 13842

//  <item> SFDITEM_FIELD__SYSCFG_CFGR2_SPF
//    <name> SPF </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4001001C) SRAM2 parity error flag </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_CFGR2 ) </loc>
//      <o.8..8> SPF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_CFGR2_ECCL  ---------------------------------
// SVD Line: 13849

//  <item> SFDITEM_FIELD__SYSCFG_CFGR2_ECCL
//    <name> ECCL </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x4001001C) ECC Lock </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_CFGR2 ) </loc>
//      <o.3..3> ECCL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_CFGR2_PVDL  ---------------------------------
// SVD Line: 13856

//  <item> SFDITEM_FIELD__SYSCFG_CFGR2_PVDL
//    <name> PVDL </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x4001001C) PVD lock enable bit </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_CFGR2 ) </loc>
//      <o.2..2> PVDL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_CFGR2_SPL  ----------------------------------
// SVD Line: 13863

//  <item> SFDITEM_FIELD__SYSCFG_CFGR2_SPL
//    <name> SPL </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x4001001C) SRAM2 parity lock bit </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_CFGR2 ) </loc>
//      <o.1..1> SPL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_CFGR2_CLL  ----------------------------------
// SVD Line: 13870

//  <item> SFDITEM_FIELD__SYSCFG_CFGR2_CLL
//    <name> CLL </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x4001001C) LOCKUP (Hardfault) output enable  bit </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_CFGR2 ) </loc>
//      <o.0..0> CLL
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: SYSCFG_CFGR2  ----------------------------------
// SVD Line: 13834

//  <rtree> SFDITEM_REG__SYSCFG_CFGR2
//    <name> CFGR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001001C) CFGR2 </i>
//    <loc> ( (unsigned int)((SYSCFG_CFGR2 >> 0) & 0xFFFFFFFF), ((SYSCFG_CFGR2 = (SYSCFG_CFGR2 & ~(0x10FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x10F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_CFGR2_SPF </item>
//    <item> SFDITEM_FIELD__SYSCFG_CFGR2_ECCL </item>
//    <item> SFDITEM_FIELD__SYSCFG_CFGR2_PVDL </item>
//    <item> SFDITEM_FIELD__SYSCFG_CFGR2_SPL </item>
//    <item> SFDITEM_FIELD__SYSCFG_CFGR2_CLL </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SYSCFG_SWPR  -------------------------------
// SVD Line: 13880

unsigned int SYSCFG_SWPR __AT (0x40010020);



// ------------------------------  Field Item: SYSCFG_SWPR_P31WP  ---------------------------------
// SVD Line: 13889

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P31WP
//    <name> P31WP </name>
//    <w> 
//    <i> [Bit 31] WO (@ 0x40010020) SRAM2 page 31 write  protection </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.31..31> P31WP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_SWPR_P30WP  ---------------------------------
// SVD Line: 13896

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P30WP
//    <name> P30WP </name>
//    <w> 
//    <i> [Bit 30] WO (@ 0x40010020) P30WP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.30..30> P30WP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_SWPR_P29WP  ---------------------------------
// SVD Line: 13902

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P29WP
//    <name> P29WP </name>
//    <w> 
//    <i> [Bit 29] WO (@ 0x40010020) P29WP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.29..29> P29WP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_SWPR_P28WP  ---------------------------------
// SVD Line: 13908

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P28WP
//    <name> P28WP </name>
//    <w> 
//    <i> [Bit 28] WO (@ 0x40010020) P28WP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.28..28> P28WP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_SWPR_P27WP  ---------------------------------
// SVD Line: 13914

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P27WP
//    <name> P27WP </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x40010020) P27WP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.27..27> P27WP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_SWPR_P26WP  ---------------------------------
// SVD Line: 13920

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P26WP
//    <name> P26WP </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x40010020) P26WP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.26..26> P26WP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_SWPR_P25WP  ---------------------------------
// SVD Line: 13926

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P25WP
//    <name> P25WP </name>
//    <w> 
//    <i> [Bit 25] WO (@ 0x40010020) P25WP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.25..25> P25WP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_SWPR_P24WP  ---------------------------------
// SVD Line: 13932

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P24WP
//    <name> P24WP </name>
//    <w> 
//    <i> [Bit 24] WO (@ 0x40010020) P24WP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.24..24> P24WP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_SWPR_P23WP  ---------------------------------
// SVD Line: 13938

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P23WP
//    <name> P23WP </name>
//    <w> 
//    <i> [Bit 23] WO (@ 0x40010020) P23WP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.23..23> P23WP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_SWPR_P22WP  ---------------------------------
// SVD Line: 13944

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P22WP
//    <name> P22WP </name>
//    <w> 
//    <i> [Bit 22] WO (@ 0x40010020) P22WP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.22..22> P22WP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_SWPR_P21WP  ---------------------------------
// SVD Line: 13950

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P21WP
//    <name> P21WP </name>
//    <w> 
//    <i> [Bit 21] WO (@ 0x40010020) P21WP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.21..21> P21WP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_SWPR_P20WP  ---------------------------------
// SVD Line: 13956

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P20WP
//    <name> P20WP </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x40010020) P20WP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.20..20> P20WP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_SWPR_P19WP  ---------------------------------
// SVD Line: 13962

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P19WP
//    <name> P19WP </name>
//    <w> 
//    <i> [Bit 19] WO (@ 0x40010020) P19WP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.19..19> P19WP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_SWPR_P18WP  ---------------------------------
// SVD Line: 13968

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P18WP
//    <name> P18WP </name>
//    <w> 
//    <i> [Bit 18] WO (@ 0x40010020) P18WP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.18..18> P18WP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_SWPR_P17WP  ---------------------------------
// SVD Line: 13974

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P17WP
//    <name> P17WP </name>
//    <w> 
//    <i> [Bit 17] WO (@ 0x40010020) P17WP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.17..17> P17WP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_SWPR_P16WP  ---------------------------------
// SVD Line: 13980

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P16WP
//    <name> P16WP </name>
//    <w> 
//    <i> [Bit 16] WO (@ 0x40010020) P16WP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.16..16> P16WP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_SWPR_P15WP  ---------------------------------
// SVD Line: 13986

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P15WP
//    <name> P15WP </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x40010020) P15WP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.15..15> P15WP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_SWPR_P14WP  ---------------------------------
// SVD Line: 13992

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P14WP
//    <name> P14WP </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x40010020) P14WP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.14..14> P14WP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_SWPR_P13WP  ---------------------------------
// SVD Line: 13998

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P13WP
//    <name> P13WP </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x40010020) P13WP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.13..13> P13WP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_SWPR_P12WP  ---------------------------------
// SVD Line: 14004

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P12WP
//    <name> P12WP </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x40010020) P12WP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.12..12> P12WP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_SWPR_P11WP  ---------------------------------
// SVD Line: 14010

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P11WP
//    <name> P11WP </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x40010020) P11WP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.11..11> P11WP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_SWPR_P10WP  ---------------------------------
// SVD Line: 14016

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P10WP
//    <name> P10WP </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x40010020) P10WP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.10..10> P10WP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_SWPR_P9WP  ----------------------------------
// SVD Line: 14022

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P9WP
//    <name> P9WP </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x40010020) P9WP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.9..9> P9WP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_SWPR_P8WP  ----------------------------------
// SVD Line: 14028

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P8WP
//    <name> P8WP </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40010020) P8WP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.8..8> P8WP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_SWPR_P7WP  ----------------------------------
// SVD Line: 14034

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P7WP
//    <name> P7WP </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x40010020) P7WP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.7..7> P7WP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_SWPR_P6WP  ----------------------------------
// SVD Line: 14040

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P6WP
//    <name> P6WP </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40010020) P6WP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.6..6> P6WP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_SWPR_P5WP  ----------------------------------
// SVD Line: 14046

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P5WP
//    <name> P5WP </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40010020) P5WP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.5..5> P5WP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_SWPR_P4WP  ----------------------------------
// SVD Line: 14052

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P4WP
//    <name> P4WP </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40010020) P4WP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.4..4> P4WP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_SWPR_P3WP  ----------------------------------
// SVD Line: 14058

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P3WP
//    <name> P3WP </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40010020) P3WP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.3..3> P3WP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_SWPR_P2WP  ----------------------------------
// SVD Line: 14064

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P2WP
//    <name> P2WP </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40010020) P2WP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.2..2> P2WP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_SWPR_P1WP  ----------------------------------
// SVD Line: 14070

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P1WP
//    <name> P1WP </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40010020) P1WP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.1..1> P1WP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCFG_SWPR_P0WP  ----------------------------------
// SVD Line: 14076

//  <item> SFDITEM_FIELD__SYSCFG_SWPR_P0WP
//    <name> P0WP </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40010020) P0WP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_SWPR ) </loc>
//      <o.0..0> P0WP
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: SYSCFG_SWPR  ----------------------------------
// SVD Line: 13880

//  <rtree> SFDITEM_REG__SYSCFG_SWPR
//    <name> SWPR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40010020) SWPR </i>
//    <loc> ( (unsigned int)((SYSCFG_SWPR >> 0) & 0xFFFFFFFF), ((SYSCFG_SWPR = (SYSCFG_SWPR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P31WP </item>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P30WP </item>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P29WP </item>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P28WP </item>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P27WP </item>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P26WP </item>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P25WP </item>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P24WP </item>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P23WP </item>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P22WP </item>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P21WP </item>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P20WP </item>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P19WP </item>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P18WP </item>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P17WP </item>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P16WP </item>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P15WP </item>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P14WP </item>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P13WP </item>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P12WP </item>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P11WP </item>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P10WP </item>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P9WP </item>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P8WP </item>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P7WP </item>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P6WP </item>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P5WP </item>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P4WP </item>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P3WP </item>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P2WP </item>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P1WP </item>
//    <item> SFDITEM_FIELD__SYSCFG_SWPR_P0WP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SYSCFG_SKR  -------------------------------
// SVD Line: 14084

unsigned int SYSCFG_SKR __AT (0x40010024);



// -------------------------------  Field Item: SYSCFG_SKR_KEY  -----------------------------------
// SVD Line: 14093

//  <item> SFDITEM_FIELD__SYSCFG_SKR_KEY
//    <name> KEY </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40010024) SRAM2 write protection key for software  erase </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_SKR >> 0) & 0x0), ((SYSCFG_SKR = (SYSCFG_SKR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SYSCFG_SKR  -----------------------------------
// SVD Line: 14084

//  <rtree> SFDITEM_REG__SYSCFG_SKR
//    <name> SKR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40010024) SKR </i>
//    <loc> ( (unsigned int)((SYSCFG_SKR >> 0) & 0xFFFFFFFF), ((SYSCFG_SKR = (SYSCFG_SKR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_SKR_KEY </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: SYSCFG  ------------------------------------
// SVD Line: 13557

//  <view> SYSCFG
//    <name> SYSCFG </name>
//    <item> SFDITEM_REG__SYSCFG_MEMRMP </item>
//    <item> SFDITEM_REG__SYSCFG_CFGR1 </item>
//    <item> SFDITEM_REG__SYSCFG_EXTICR1 </item>
//    <item> SFDITEM_REG__SYSCFG_EXTICR2 </item>
//    <item> SFDITEM_REG__SYSCFG_EXTICR3 </item>
//    <item> SFDITEM_REG__SYSCFG_EXTICR4 </item>
//    <item> SFDITEM_REG__SYSCFG_SCSR </item>
//    <item> SFDITEM_REG__SYSCFG_CFGR2 </item>
//    <item> SFDITEM_REG__SYSCFG_SWPR </item>
//    <item> SFDITEM_REG__SYSCFG_SKR </item>
//  </view>
//  


// -----------------------------  Register Item Address: TIM1_CR1  --------------------------------
// SVD Line: 14115

unsigned int TIM1_CR1 __AT (0x40012C00);



// --------------------------------  Field Item: TIM1_CR1_CKD  ------------------------------------
// SVD Line: 14124

//  <item> SFDITEM_FIELD__TIM1_CR1_CKD
//    <name> CKD </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40012C00) Clock division </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CR1 >> 8) & 0x3), ((TIM1_CR1 = (TIM1_CR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR1_ARPE  -----------------------------------
// SVD Line: 14130

//  <item> SFDITEM_FIELD__TIM1_CR1_ARPE
//    <name> ARPE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40012C00) Auto-reload preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR1 ) </loc>
//      <o.7..7> ARPE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR1_CMS  ------------------------------------
// SVD Line: 14136

//  <item> SFDITEM_FIELD__TIM1_CR1_CMS
//    <name> CMS </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x40012C00) Center-aligned mode  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CR1 >> 5) & 0x3), ((TIM1_CR1 = (TIM1_CR1 & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR1_DIR  ------------------------------------
// SVD Line: 14143

//  <item> SFDITEM_FIELD__TIM1_CR1_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40012C00) Direction </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR1 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR1_OPM  ------------------------------------
// SVD Line: 14149

//  <item> SFDITEM_FIELD__TIM1_CR1_OPM
//    <name> OPM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40012C00) One-pulse mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR1 ) </loc>
//      <o.3..3> OPM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR1_URS  ------------------------------------
// SVD Line: 14155

//  <item> SFDITEM_FIELD__TIM1_CR1_URS
//    <name> URS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40012C00) Update request source </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR1 ) </loc>
//      <o.2..2> URS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR1_UDIS  -----------------------------------
// SVD Line: 14161

//  <item> SFDITEM_FIELD__TIM1_CR1_UDIS
//    <name> UDIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40012C00) Update disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR1 ) </loc>
//      <o.1..1> UDIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR1_CEN  ------------------------------------
// SVD Line: 14167

//  <item> SFDITEM_FIELD__TIM1_CR1_CEN
//    <name> CEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40012C00) Counter enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR1 ) </loc>
//      <o.0..0> CEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CR1  ------------------------------------
// SVD Line: 14115

//  <rtree> SFDITEM_REG__TIM1_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C00) control register 1 </i>
//    <loc> ( (unsigned int)((TIM1_CR1 >> 0) & 0xFFFFFFFF), ((TIM1_CR1 = (TIM1_CR1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CR1_CKD </item>
//    <item> SFDITEM_FIELD__TIM1_CR1_ARPE </item>
//    <item> SFDITEM_FIELD__TIM1_CR1_CMS </item>
//    <item> SFDITEM_FIELD__TIM1_CR1_DIR </item>
//    <item> SFDITEM_FIELD__TIM1_CR1_OPM </item>
//    <item> SFDITEM_FIELD__TIM1_CR1_URS </item>
//    <item> SFDITEM_FIELD__TIM1_CR1_UDIS </item>
//    <item> SFDITEM_FIELD__TIM1_CR1_CEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_CR2  --------------------------------
// SVD Line: 14175

unsigned int TIM1_CR2 __AT (0x40012C04);



// --------------------------------  Field Item: TIM1_CR2_OIS4  -----------------------------------
// SVD Line: 14184

//  <item> SFDITEM_FIELD__TIM1_CR2_OIS4
//    <name> OIS4 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40012C04) Output Idle state 4 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.14..14> OIS4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CR2_OIS3N  -----------------------------------
// SVD Line: 14190

//  <item> SFDITEM_FIELD__TIM1_CR2_OIS3N
//    <name> OIS3N </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40012C04) Output Idle state 3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.13..13> OIS3N
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR2_OIS3  -----------------------------------
// SVD Line: 14196

//  <item> SFDITEM_FIELD__TIM1_CR2_OIS3
//    <name> OIS3 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40012C04) Output Idle state 3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.12..12> OIS3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CR2_OIS2N  -----------------------------------
// SVD Line: 14202

//  <item> SFDITEM_FIELD__TIM1_CR2_OIS2N
//    <name> OIS2N </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40012C04) Output Idle state 2 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.11..11> OIS2N
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR2_OIS2  -----------------------------------
// SVD Line: 14208

//  <item> SFDITEM_FIELD__TIM1_CR2_OIS2
//    <name> OIS2 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40012C04) Output Idle state 2 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.10..10> OIS2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CR2_OIS1N  -----------------------------------
// SVD Line: 14214

//  <item> SFDITEM_FIELD__TIM1_CR2_OIS1N
//    <name> OIS1N </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40012C04) Output Idle state 1 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.9..9> OIS1N
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR2_OIS1  -----------------------------------
// SVD Line: 14220

//  <item> SFDITEM_FIELD__TIM1_CR2_OIS1
//    <name> OIS1 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40012C04) Output Idle state 1 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.8..8> OIS1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR2_TI1S  -----------------------------------
// SVD Line: 14226

//  <item> SFDITEM_FIELD__TIM1_CR2_TI1S
//    <name> TI1S </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40012C04) TI1 selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.7..7> TI1S
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR2_MMS  ------------------------------------
// SVD Line: 14232

//  <item> SFDITEM_FIELD__TIM1_CR2_MMS
//    <name> MMS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40012C04) Master mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CR2 >> 4) & 0x7), ((TIM1_CR2 = (TIM1_CR2 & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR2_CCDS  -----------------------------------
// SVD Line: 14238

//  <item> SFDITEM_FIELD__TIM1_CR2_CCDS
//    <name> CCDS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40012C04) Capture/compare DMA  selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.3..3> CCDS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR2_CCUS  -----------------------------------
// SVD Line: 14245

//  <item> SFDITEM_FIELD__TIM1_CR2_CCUS
//    <name> CCUS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40012C04) Capture/compare control update  selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.2..2> CCUS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR2_CCPC  -----------------------------------
// SVD Line: 14252

//  <item> SFDITEM_FIELD__TIM1_CR2_CCPC
//    <name> CCPC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40012C04) Capture/compare preloaded  control </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.0..0> CCPC
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CR2  ------------------------------------
// SVD Line: 14175

//  <rtree> SFDITEM_REG__TIM1_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C04) control register 2 </i>
//    <loc> ( (unsigned int)((TIM1_CR2 >> 0) & 0xFFFFFFFF), ((TIM1_CR2 = (TIM1_CR2 & ~(0x7FFDUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFD) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CR2_OIS4 </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_OIS3N </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_OIS3 </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_OIS2N </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_OIS2 </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_OIS1N </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_OIS1 </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_TI1S </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_MMS </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_CCDS </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_CCUS </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_CCPC </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_SMCR  --------------------------------
// SVD Line: 14261

unsigned int TIM1_SMCR __AT (0x40012C08);



// --------------------------------  Field Item: TIM1_SMCR_ETP  -----------------------------------
// SVD Line: 14270

//  <item> SFDITEM_FIELD__TIM1_SMCR_ETP
//    <name> ETP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40012C08) External trigger polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SMCR ) </loc>
//      <o.15..15> ETP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SMCR_ECE  -----------------------------------
// SVD Line: 14276

//  <item> SFDITEM_FIELD__TIM1_SMCR_ECE
//    <name> ECE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40012C08) External clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SMCR ) </loc>
//      <o.14..14> ECE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_SMCR_ETPS  -----------------------------------
// SVD Line: 14282

//  <item> SFDITEM_FIELD__TIM1_SMCR_ETPS
//    <name> ETPS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40012C08) External trigger prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_SMCR >> 12) & 0x3), ((TIM1_SMCR = (TIM1_SMCR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SMCR_ETF  -----------------------------------
// SVD Line: 14288

//  <item> SFDITEM_FIELD__TIM1_SMCR_ETF
//    <name> ETF </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40012C08) External trigger filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_SMCR >> 8) & 0xF), ((TIM1_SMCR = (TIM1_SMCR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SMCR_MSM  -----------------------------------
// SVD Line: 14294

//  <item> SFDITEM_FIELD__TIM1_SMCR_MSM
//    <name> MSM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40012C08) Master/Slave mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SMCR ) </loc>
//      <o.7..7> MSM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SMCR_TS  ------------------------------------
// SVD Line: 14300

//  <item> SFDITEM_FIELD__TIM1_SMCR_TS
//    <name> TS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40012C08) Trigger selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_SMCR >> 4) & 0x7), ((TIM1_SMCR = (TIM1_SMCR & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SMCR_SMS  -----------------------------------
// SVD Line: 14306

//  <item> SFDITEM_FIELD__TIM1_SMCR_SMS
//    <name> SMS </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40012C08) Slave mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_SMCR >> 0) & 0x7), ((TIM1_SMCR = (TIM1_SMCR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM1_SMCR_OCCS  -----------------------------------
// SVD Line: 14312

//  <item> SFDITEM_FIELD__TIM1_SMCR_OCCS
//    <name> OCCS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40012C08) OCREF clear selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SMCR ) </loc>
//      <o.3..3> OCCS
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_SMCR  -----------------------------------
// SVD Line: 14261

//  <rtree> SFDITEM_REG__TIM1_SMCR
//    <name> SMCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C08) slave mode control register </i>
//    <loc> ( (unsigned int)((TIM1_SMCR >> 0) & 0xFFFFFFFF), ((TIM1_SMCR = (TIM1_SMCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_SMCR_ETP </item>
//    <item> SFDITEM_FIELD__TIM1_SMCR_ECE </item>
//    <item> SFDITEM_FIELD__TIM1_SMCR_ETPS </item>
//    <item> SFDITEM_FIELD__TIM1_SMCR_ETF </item>
//    <item> SFDITEM_FIELD__TIM1_SMCR_MSM </item>
//    <item> SFDITEM_FIELD__TIM1_SMCR_TS </item>
//    <item> SFDITEM_FIELD__TIM1_SMCR_SMS </item>
//    <item> SFDITEM_FIELD__TIM1_SMCR_OCCS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_DIER  --------------------------------
// SVD Line: 14320

unsigned int TIM1_DIER __AT (0x40012C0C);



// --------------------------------  Field Item: TIM1_DIER_TDE  -----------------------------------
// SVD Line: 14329

//  <item> SFDITEM_FIELD__TIM1_DIER_TDE
//    <name> TDE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40012C0C) Trigger DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.14..14> TDE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_COMDE  ----------------------------------
// SVD Line: 14335

//  <item> SFDITEM_FIELD__TIM1_DIER_COMDE
//    <name> COMDE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40012C0C) COM DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.13..13> COMDE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_CC4DE  ----------------------------------
// SVD Line: 14341

//  <item> SFDITEM_FIELD__TIM1_DIER_CC4DE
//    <name> CC4DE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40012C0C) Capture/Compare 4 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.12..12> CC4DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_CC3DE  ----------------------------------
// SVD Line: 14348

//  <item> SFDITEM_FIELD__TIM1_DIER_CC3DE
//    <name> CC3DE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40012C0C) Capture/Compare 3 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.11..11> CC3DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_CC2DE  ----------------------------------
// SVD Line: 14355

//  <item> SFDITEM_FIELD__TIM1_DIER_CC2DE
//    <name> CC2DE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40012C0C) Capture/Compare 2 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.10..10> CC2DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_CC1DE  ----------------------------------
// SVD Line: 14362

//  <item> SFDITEM_FIELD__TIM1_DIER_CC1DE
//    <name> CC1DE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40012C0C) Capture/Compare 1 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.9..9> CC1DE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_DIER_UDE  -----------------------------------
// SVD Line: 14369

//  <item> SFDITEM_FIELD__TIM1_DIER_UDE
//    <name> UDE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40012C0C) Update DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.8..8> UDE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_DIER_TIE  -----------------------------------
// SVD Line: 14375

//  <item> SFDITEM_FIELD__TIM1_DIER_TIE
//    <name> TIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40012C0C) Trigger interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.6..6> TIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_CC4IE  ----------------------------------
// SVD Line: 14381

//  <item> SFDITEM_FIELD__TIM1_DIER_CC4IE
//    <name> CC4IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40012C0C) Capture/Compare 4 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.4..4> CC4IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_CC3IE  ----------------------------------
// SVD Line: 14388

//  <item> SFDITEM_FIELD__TIM1_DIER_CC3IE
//    <name> CC3IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40012C0C) Capture/Compare 3 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.3..3> CC3IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_CC2IE  ----------------------------------
// SVD Line: 14395

//  <item> SFDITEM_FIELD__TIM1_DIER_CC2IE
//    <name> CC2IE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40012C0C) Capture/Compare 2 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.2..2> CC2IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_CC1IE  ----------------------------------
// SVD Line: 14402

//  <item> SFDITEM_FIELD__TIM1_DIER_CC1IE
//    <name> CC1IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40012C0C) Capture/Compare 1 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.1..1> CC1IE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_DIER_UIE  -----------------------------------
// SVD Line: 14409

//  <item> SFDITEM_FIELD__TIM1_DIER_UIE
//    <name> UIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40012C0C) Update interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.0..0> UIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_DIER_BIE  -----------------------------------
// SVD Line: 14415

//  <item> SFDITEM_FIELD__TIM1_DIER_BIE
//    <name> BIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40012C0C) Break interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.7..7> BIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_COMIE  ----------------------------------
// SVD Line: 14421

//  <item> SFDITEM_FIELD__TIM1_DIER_COMIE
//    <name> COMIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40012C0C) COM interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.5..5> COMIE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_DIER  -----------------------------------
// SVD Line: 14320

//  <rtree> SFDITEM_REG__TIM1_DIER
//    <name> DIER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C0C) DMA/Interrupt enable register </i>
//    <loc> ( (unsigned int)((TIM1_DIER >> 0) & 0xFFFFFFFF), ((TIM1_DIER = (TIM1_DIER & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_DIER_TDE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_COMDE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_CC4DE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_CC3DE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_CC2DE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_CC1DE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_UDE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_TIE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_CC4IE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_CC3IE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_CC2IE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_CC1IE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_UIE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_BIE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_COMIE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_SR  ---------------------------------
// SVD Line: 14429

unsigned int TIM1_SR __AT (0x40012C10);



// --------------------------------  Field Item: TIM1_SR_CC4OF  -----------------------------------
// SVD Line: 14438

//  <item> SFDITEM_FIELD__TIM1_SR_CC4OF
//    <name> CC4OF </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40012C10) Capture/Compare 4 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.12..12> CC4OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_CC3OF  -----------------------------------
// SVD Line: 14445

//  <item> SFDITEM_FIELD__TIM1_SR_CC3OF
//    <name> CC3OF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40012C10) Capture/Compare 3 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.11..11> CC3OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_CC2OF  -----------------------------------
// SVD Line: 14452

//  <item> SFDITEM_FIELD__TIM1_SR_CC2OF
//    <name> CC2OF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40012C10) Capture/compare 2 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.10..10> CC2OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_CC1OF  -----------------------------------
// SVD Line: 14459

//  <item> SFDITEM_FIELD__TIM1_SR_CC1OF
//    <name> CC1OF </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40012C10) Capture/Compare 1 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.9..9> CC1OF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM1_SR_BIF  ------------------------------------
// SVD Line: 14466

//  <item> SFDITEM_FIELD__TIM1_SR_BIF
//    <name> BIF </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40012C10) Break interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.7..7> BIF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM1_SR_TIF  ------------------------------------
// SVD Line: 14472

//  <item> SFDITEM_FIELD__TIM1_SR_TIF
//    <name> TIF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40012C10) Trigger interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.6..6> TIF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_COMIF  -----------------------------------
// SVD Line: 14478

//  <item> SFDITEM_FIELD__TIM1_SR_COMIF
//    <name> COMIF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40012C10) COM interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.5..5> COMIF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_CC4IF  -----------------------------------
// SVD Line: 14484

//  <item> SFDITEM_FIELD__TIM1_SR_CC4IF
//    <name> CC4IF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40012C10) Capture/Compare 4 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.4..4> CC4IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_CC3IF  -----------------------------------
// SVD Line: 14491

//  <item> SFDITEM_FIELD__TIM1_SR_CC3IF
//    <name> CC3IF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40012C10) Capture/Compare 3 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.3..3> CC3IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_CC2IF  -----------------------------------
// SVD Line: 14498

//  <item> SFDITEM_FIELD__TIM1_SR_CC2IF
//    <name> CC2IF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40012C10) Capture/Compare 2 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.2..2> CC2IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_CC1IF  -----------------------------------
// SVD Line: 14505

//  <item> SFDITEM_FIELD__TIM1_SR_CC1IF
//    <name> CC1IF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40012C10) Capture/compare 1 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.1..1> CC1IF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM1_SR_UIF  ------------------------------------
// SVD Line: 14512

//  <item> SFDITEM_FIELD__TIM1_SR_UIF
//    <name> UIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40012C10) Update interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.0..0> UIF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_CC6IF  -----------------------------------
// SVD Line: 14518

//  <item> SFDITEM_FIELD__TIM1_SR_CC6IF
//    <name> CC6IF </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40012C10) Compare 6 interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.17..17> CC6IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_CC5IF  -----------------------------------
// SVD Line: 14524

//  <item> SFDITEM_FIELD__TIM1_SR_CC5IF
//    <name> CC5IF </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40012C10) Compare 5 interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.16..16> CC5IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_SBIF  ------------------------------------
// SVD Line: 14530

//  <item> SFDITEM_FIELD__TIM1_SR_SBIF
//    <name> SBIF </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40012C10) System Break interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.13..13> SBIF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: TIM1_SR  ------------------------------------
// SVD Line: 14429

//  <rtree> SFDITEM_REG__TIM1_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C10) status register </i>
//    <loc> ( (unsigned int)((TIM1_SR >> 0) & 0xFFFFFFFF), ((TIM1_SR = (TIM1_SR & ~(0x33EFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x33EFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_SR_CC4OF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_CC3OF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_CC2OF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_CC1OF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_BIF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_TIF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_COMIF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_CC4IF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_CC3IF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_CC2IF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_CC1IF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_UIF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_CC6IF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_CC5IF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_SBIF </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_EGR  --------------------------------
// SVD Line: 14539

unsigned int TIM1_EGR __AT (0x40012C14);



// ---------------------------------  Field Item: TIM1_EGR_BG  ------------------------------------
// SVD Line: 14548

//  <item> SFDITEM_FIELD__TIM1_EGR_BG
//    <name> BG </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x40012C14) Break generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.7..7> BG
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM1_EGR_TG  ------------------------------------
// SVD Line: 14554

//  <item> SFDITEM_FIELD__TIM1_EGR_TG
//    <name> TG </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40012C14) Trigger generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.6..6> TG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_EGR_COMG  -----------------------------------
// SVD Line: 14560

//  <item> SFDITEM_FIELD__TIM1_EGR_COMG
//    <name> COMG </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40012C14) Capture/Compare control update  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.5..5> COMG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_EGR_CC4G  -----------------------------------
// SVD Line: 14567

//  <item> SFDITEM_FIELD__TIM1_EGR_CC4G
//    <name> CC4G </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40012C14) Capture/compare 4  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.4..4> CC4G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_EGR_CC3G  -----------------------------------
// SVD Line: 14574

//  <item> SFDITEM_FIELD__TIM1_EGR_CC3G
//    <name> CC3G </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40012C14) Capture/compare 3  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.3..3> CC3G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_EGR_CC2G  -----------------------------------
// SVD Line: 14581

//  <item> SFDITEM_FIELD__TIM1_EGR_CC2G
//    <name> CC2G </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40012C14) Capture/compare 2  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.2..2> CC2G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_EGR_CC1G  -----------------------------------
// SVD Line: 14588

//  <item> SFDITEM_FIELD__TIM1_EGR_CC1G
//    <name> CC1G </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40012C14) Capture/compare 1  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.1..1> CC1G
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM1_EGR_UG  ------------------------------------
// SVD Line: 14595

//  <item> SFDITEM_FIELD__TIM1_EGR_UG
//    <name> UG </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40012C14) Update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.0..0> UG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_EGR_B2G  ------------------------------------
// SVD Line: 14601

//  <item> SFDITEM_FIELD__TIM1_EGR_B2G
//    <name> B2G </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40012C14) Break 2 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.8..8> B2G
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_EGR  ------------------------------------
// SVD Line: 14539

//  <rtree> SFDITEM_REG__TIM1_EGR
//    <name> EGR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40012C14) event generation register </i>
//    <loc> ( (unsigned int)((TIM1_EGR >> 0) & 0xFFFFFFFF), ((TIM1_EGR = (TIM1_EGR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_EGR_BG </item>
//    <item> SFDITEM_FIELD__TIM1_EGR_TG </item>
//    <item> SFDITEM_FIELD__TIM1_EGR_COMG </item>
//    <item> SFDITEM_FIELD__TIM1_EGR_CC4G </item>
//    <item> SFDITEM_FIELD__TIM1_EGR_CC3G </item>
//    <item> SFDITEM_FIELD__TIM1_EGR_CC2G </item>
//    <item> SFDITEM_FIELD__TIM1_EGR_CC1G </item>
//    <item> SFDITEM_FIELD__TIM1_EGR_UG </item>
//    <item> SFDITEM_FIELD__TIM1_EGR_B2G </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM1_CCMR1_Output  ----------------------------
// SVD Line: 14609

unsigned int TIM1_CCMR1_Output __AT (0x40012C18);



// ---------------------------  Field Item: TIM1_CCMR1_Output_OC2CE  ------------------------------
// SVD Line: 14619

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC2CE
//    <name> OC2CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40012C18) Output Compare 2 clear  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR1_Output ) </loc>
//      <o.15..15> OC2CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Output_OC2M  -------------------------------
// SVD Line: 14626

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC2M
//    <name> OC2M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40012C18) Output Compare 2 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_Output >> 12) & 0x7), ((TIM1_CCMR1_Output = (TIM1_CCMR1_Output & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Output_OC2PE  ------------------------------
// SVD Line: 14632

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC2PE
//    <name> OC2PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40012C18) Output Compare 2 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR1_Output ) </loc>
//      <o.11..11> OC2PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Output_OC2FE  ------------------------------
// SVD Line: 14639

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC2FE
//    <name> OC2FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40012C18) Output Compare 2 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR1_Output ) </loc>
//      <o.10..10> OC2FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Output_CC2S  -------------------------------
// SVD Line: 14646

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40012C18) Capture/Compare 2  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_Output >> 8) & 0x3), ((TIM1_CCMR1_Output = (TIM1_CCMR1_Output & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Output_OC1CE  ------------------------------
// SVD Line: 14653

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC1CE
//    <name> OC1CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40012C18) Output Compare 1 clear  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR1_Output ) </loc>
//      <o.7..7> OC1CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Output_OC1M  -------------------------------
// SVD Line: 14660

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC1M
//    <name> OC1M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40012C18) Output Compare 1 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_Output >> 4) & 0x7), ((TIM1_CCMR1_Output = (TIM1_CCMR1_Output & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Output_OC1PE  ------------------------------
// SVD Line: 14666

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC1PE
//    <name> OC1PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40012C18) Output Compare 1 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR1_Output ) </loc>
//      <o.3..3> OC1PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Output_OC1FE  ------------------------------
// SVD Line: 14673

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC1FE
//    <name> OC1FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40012C18) Output Compare 1 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR1_Output ) </loc>
//      <o.2..2> OC1FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Output_CC1S  -------------------------------
// SVD Line: 14680

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40012C18) Capture/Compare 1  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_Output >> 0) & 0x3), ((TIM1_CCMR1_Output = (TIM1_CCMR1_Output & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: TIM1_CCMR1_Output_OC2M_3  ------------------------------
// SVD Line: 14687

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC2M_3
//    <name> OC2M_3 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40012C18) Output Compare 2 mode - bit  3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR1_Output ) </loc>
//      <o.24..24> OC2M_3
//    </check>
//  </item>
//  


// --------------------------  Field Item: TIM1_CCMR1_Output_OC1M_3  ------------------------------
// SVD Line: 14694

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC1M_3
//    <name> OC1M_3 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40012C18) Output Compare 1 mode - bit  3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR1_Output ) </loc>
//      <o.16..16> OC1M_3
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: TIM1_CCMR1_Output  -------------------------------
// SVD Line: 14609

//  <rtree> SFDITEM_REG__TIM1_CCMR1_Output
//    <name> CCMR1_Output </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C18) capture/compare mode register 1 (output  mode) </i>
//    <loc> ( (unsigned int)((TIM1_CCMR1_Output >> 0) & 0xFFFFFFFF), ((TIM1_CCMR1_Output = (TIM1_CCMR1_Output & ~(0x101FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x101FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC2CE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC2M </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC2PE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC2FE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_CC2S </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC1CE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC1M </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC1PE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC1FE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_CC1S </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC2M_3 </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC1M_3 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM1_CCMR1_Input  ----------------------------
// SVD Line: 14703

unsigned int TIM1_CCMR1_Input __AT (0x40012C18);



// ----------------------------  Field Item: TIM1_CCMR1_Input_IC2F  -------------------------------
// SVD Line: 14714

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Input_IC2F
//    <name> IC2F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40012C18) Input capture 2 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_Input >> 12) & 0xF), ((TIM1_CCMR1_Input = (TIM1_CCMR1_Input & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Input_IC2PCS  ------------------------------
// SVD Line: 14720

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Input_IC2PCS
//    <name> IC2PCS </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40012C18) Input capture 2 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_Input >> 10) & 0x3), ((TIM1_CCMR1_Input = (TIM1_CCMR1_Input & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR1_Input_CC2S  -------------------------------
// SVD Line: 14726

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Input_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40012C18) Capture/Compare 2  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_Input >> 8) & 0x3), ((TIM1_CCMR1_Input = (TIM1_CCMR1_Input & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR1_Input_IC1F  -------------------------------
// SVD Line: 14733

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Input_IC1F
//    <name> IC1F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40012C18) Input capture 1 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_Input >> 4) & 0xF), ((TIM1_CCMR1_Input = (TIM1_CCMR1_Input & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Input_ICPCS  -------------------------------
// SVD Line: 14739

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Input_ICPCS
//    <name> ICPCS </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40012C18) Input capture 1 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_Input >> 2) & 0x3), ((TIM1_CCMR1_Input = (TIM1_CCMR1_Input & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR1_Input_CC1S  -------------------------------
// SVD Line: 14745

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Input_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40012C18) Capture/Compare 1  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_Input >> 0) & 0x3), ((TIM1_CCMR1_Input = (TIM1_CCMR1_Input & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM1_CCMR1_Input  --------------------------------
// SVD Line: 14703

//  <rtree> SFDITEM_REG__TIM1_CCMR1_Input
//    <name> CCMR1_Input </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C18) capture/compare mode register 1 (input  mode) </i>
//    <loc> ( (unsigned int)((TIM1_CCMR1_Input >> 0) & 0xFFFFFFFF), ((TIM1_CCMR1_Input = (TIM1_CCMR1_Input & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Input_IC2F </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Input_IC2PCS </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Input_CC2S </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Input_IC1F </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Input_ICPCS </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Input_CC1S </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM1_CCMR2_Output  ----------------------------
// SVD Line: 14754

unsigned int TIM1_CCMR2_Output __AT (0x40012C1C);



// ---------------------------  Field Item: TIM1_CCMR2_Output_OC4CE  ------------------------------
// SVD Line: 14764

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC4CE
//    <name> OC4CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40012C1C) Output compare 4 clear  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR2_Output ) </loc>
//      <o.15..15> OC4CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Output_OC4M  -------------------------------
// SVD Line: 14771

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC4M
//    <name> OC4M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40012C1C) Output compare 4 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_Output >> 12) & 0x7), ((TIM1_CCMR2_Output = (TIM1_CCMR2_Output & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Output_OC4PE  ------------------------------
// SVD Line: 14777

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC4PE
//    <name> OC4PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40012C1C) Output compare 4 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR2_Output ) </loc>
//      <o.11..11> OC4PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Output_OC4FE  ------------------------------
// SVD Line: 14784

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC4FE
//    <name> OC4FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40012C1C) Output compare 4 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR2_Output ) </loc>
//      <o.10..10> OC4FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Output_CC4S  -------------------------------
// SVD Line: 14791

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40012C1C) Capture/Compare 4  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_Output >> 8) & 0x3), ((TIM1_CCMR2_Output = (TIM1_CCMR2_Output & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Output_OC3CE  ------------------------------
// SVD Line: 14798

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC3CE
//    <name> OC3CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40012C1C) Output compare 3 clear  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR2_Output ) </loc>
//      <o.7..7> OC3CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Output_OC3M  -------------------------------
// SVD Line: 14805

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC3M
//    <name> OC3M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40012C1C) Output compare 3 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_Output >> 4) & 0x7), ((TIM1_CCMR2_Output = (TIM1_CCMR2_Output & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Output_OC3PE  ------------------------------
// SVD Line: 14811

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC3PE
//    <name> OC3PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40012C1C) Output compare 3 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR2_Output ) </loc>
//      <o.3..3> OC3PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Output_OC3FE  ------------------------------
// SVD Line: 14818

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC3FE
//    <name> OC3FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40012C1C) Output compare 3 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR2_Output ) </loc>
//      <o.2..2> OC3FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Output_CC3S  -------------------------------
// SVD Line: 14825

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40012C1C) Capture/Compare 3  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_Output >> 0) & 0x3), ((TIM1_CCMR2_Output = (TIM1_CCMR2_Output & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: TIM1_CCMR2_Output_OC4M_3  ------------------------------
// SVD Line: 14832

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC4M_3
//    <name> OC4M_3 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40012C1C) Output Compare 4 mode - bit  3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR2_Output ) </loc>
//      <o.24..24> OC4M_3
//    </check>
//  </item>
//  


// --------------------------  Field Item: TIM1_CCMR2_Output_OC3M_3  ------------------------------
// SVD Line: 14839

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC3M_3
//    <name> OC3M_3 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40012C1C) Output Compare 3 mode - bit  3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR2_Output ) </loc>
//      <o.16..16> OC3M_3
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: TIM1_CCMR2_Output  -------------------------------
// SVD Line: 14754

//  <rtree> SFDITEM_REG__TIM1_CCMR2_Output
//    <name> CCMR2_Output </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C1C) capture/compare mode register 2 (output  mode) </i>
//    <loc> ( (unsigned int)((TIM1_CCMR2_Output >> 0) & 0xFFFFFFFF), ((TIM1_CCMR2_Output = (TIM1_CCMR2_Output & ~(0x101FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x101FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC4CE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC4M </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC4PE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC4FE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_CC4S </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC3CE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC3M </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC3PE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC3FE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_CC3S </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC4M_3 </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC3M_3 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM1_CCMR2_Input  ----------------------------
// SVD Line: 14848

unsigned int TIM1_CCMR2_Input __AT (0x40012C1C);



// ----------------------------  Field Item: TIM1_CCMR2_Input_IC4F  -------------------------------
// SVD Line: 14859

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Input_IC4F
//    <name> IC4F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40012C1C) Input capture 4 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_Input >> 12) & 0xF), ((TIM1_CCMR2_Input = (TIM1_CCMR2_Input & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Input_IC4PSC  ------------------------------
// SVD Line: 14865

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Input_IC4PSC
//    <name> IC4PSC </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40012C1C) Input capture 4 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_Input >> 10) & 0x3), ((TIM1_CCMR2_Input = (TIM1_CCMR2_Input & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR2_Input_CC4S  -------------------------------
// SVD Line: 14871

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Input_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40012C1C) Capture/Compare 4  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_Input >> 8) & 0x3), ((TIM1_CCMR2_Input = (TIM1_CCMR2_Input & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR2_Input_IC3F  -------------------------------
// SVD Line: 14878

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Input_IC3F
//    <name> IC3F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40012C1C) Input capture 3 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_Input >> 4) & 0xF), ((TIM1_CCMR2_Input = (TIM1_CCMR2_Input & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Input_IC3PSC  ------------------------------
// SVD Line: 14884

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Input_IC3PSC
//    <name> IC3PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40012C1C) Input capture 3 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_Input >> 2) & 0x3), ((TIM1_CCMR2_Input = (TIM1_CCMR2_Input & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR2_Input_CC3S  -------------------------------
// SVD Line: 14890

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Input_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40012C1C) Capture/compare 3  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_Input >> 0) & 0x3), ((TIM1_CCMR2_Input = (TIM1_CCMR2_Input & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM1_CCMR2_Input  --------------------------------
// SVD Line: 14848

//  <rtree> SFDITEM_REG__TIM1_CCMR2_Input
//    <name> CCMR2_Input </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C1C) capture/compare mode register 2 (input  mode) </i>
//    <loc> ( (unsigned int)((TIM1_CCMR2_Input >> 0) & 0xFFFFFFFF), ((TIM1_CCMR2_Input = (TIM1_CCMR2_Input & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Input_IC4F </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Input_IC4PSC </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Input_CC4S </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Input_IC3F </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Input_IC3PSC </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Input_CC3S </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_CCER  --------------------------------
// SVD Line: 14899

unsigned int TIM1_CCER __AT (0x40012C20);



// -------------------------------  Field Item: TIM1_CCER_CC4P  -----------------------------------
// SVD Line: 14909

//  <item> SFDITEM_FIELD__TIM1_CCER_CC4P
//    <name> CC4P </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40012C20) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.13..13> CC4P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC4E  -----------------------------------
// SVD Line: 14916

//  <item> SFDITEM_FIELD__TIM1_CCER_CC4E
//    <name> CC4E </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40012C20) Capture/Compare 4 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.12..12> CC4E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC3NP  ----------------------------------
// SVD Line: 14923

//  <item> SFDITEM_FIELD__TIM1_CCER_CC3NP
//    <name> CC3NP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40012C20) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.11..11> CC3NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC3NE  ----------------------------------
// SVD Line: 14930

//  <item> SFDITEM_FIELD__TIM1_CCER_CC3NE
//    <name> CC3NE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40012C20) Capture/Compare 3 complementary output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.10..10> CC3NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC3P  -----------------------------------
// SVD Line: 14937

//  <item> SFDITEM_FIELD__TIM1_CCER_CC3P
//    <name> CC3P </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40012C20) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.9..9> CC3P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC3E  -----------------------------------
// SVD Line: 14944

//  <item> SFDITEM_FIELD__TIM1_CCER_CC3E
//    <name> CC3E </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40012C20) Capture/Compare 3 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.8..8> CC3E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC2NP  ----------------------------------
// SVD Line: 14951

//  <item> SFDITEM_FIELD__TIM1_CCER_CC2NP
//    <name> CC2NP </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40012C20) Capture/Compare 2 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.7..7> CC2NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC2NE  ----------------------------------
// SVD Line: 14958

//  <item> SFDITEM_FIELD__TIM1_CCER_CC2NE
//    <name> CC2NE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40012C20) Capture/Compare 2 complementary output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.6..6> CC2NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC2P  -----------------------------------
// SVD Line: 14965

//  <item> SFDITEM_FIELD__TIM1_CCER_CC2P
//    <name> CC2P </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40012C20) Capture/Compare 2 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.5..5> CC2P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC2E  -----------------------------------
// SVD Line: 14972

//  <item> SFDITEM_FIELD__TIM1_CCER_CC2E
//    <name> CC2E </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40012C20) Capture/Compare 2 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.4..4> CC2E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC1NP  ----------------------------------
// SVD Line: 14979

//  <item> SFDITEM_FIELD__TIM1_CCER_CC1NP
//    <name> CC1NP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40012C20) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.3..3> CC1NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC1NE  ----------------------------------
// SVD Line: 14986

//  <item> SFDITEM_FIELD__TIM1_CCER_CC1NE
//    <name> CC1NE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40012C20) Capture/Compare 1 complementary output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.2..2> CC1NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC1P  -----------------------------------
// SVD Line: 14993

//  <item> SFDITEM_FIELD__TIM1_CCER_CC1P
//    <name> CC1P </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40012C20) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.1..1> CC1P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC1E  -----------------------------------
// SVD Line: 15000

//  <item> SFDITEM_FIELD__TIM1_CCER_CC1E
//    <name> CC1E </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40012C20) Capture/Compare 1 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.0..0> CC1E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC6P  -----------------------------------
// SVD Line: 15007

//  <item> SFDITEM_FIELD__TIM1_CCER_CC6P
//    <name> CC6P </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40012C20) Capture/Compare 6 output  polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.21..21> CC6P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC6E  -----------------------------------
// SVD Line: 15014

//  <item> SFDITEM_FIELD__TIM1_CCER_CC6E
//    <name> CC6E </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40012C20) Capture/Compare 6 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.20..20> CC6E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC5P  -----------------------------------
// SVD Line: 15021

//  <item> SFDITEM_FIELD__TIM1_CCER_CC5P
//    <name> CC5P </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40012C20) Capture/Compare 5 output  polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.17..17> CC5P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC5E  -----------------------------------
// SVD Line: 15028

//  <item> SFDITEM_FIELD__TIM1_CCER_CC5E
//    <name> CC5E </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40012C20) Capture/Compare 5 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.16..16> CC5E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC4NP  ----------------------------------
// SVD Line: 15035

//  <item> SFDITEM_FIELD__TIM1_CCER_CC4NP
//    <name> CC4NP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40012C20) Capture/Compare 4 complementary output  polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.15..15> CC4NP
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CCER  -----------------------------------
// SVD Line: 14899

//  <rtree> SFDITEM_REG__TIM1_CCER
//    <name> CCER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C20) capture/compare enable  register </i>
//    <loc> ( (unsigned int)((TIM1_CCER >> 0) & 0xFFFFFFFF), ((TIM1_CCER = (TIM1_CCER & ~(0x33BFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x33BFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC4P </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC4E </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC3NP </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC3NE </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC3P </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC3E </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC2NP </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC2NE </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC2P </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC2E </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC1NP </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC1NE </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC1P </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC1E </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC6P </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC6E </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC5P </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC5E </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC4NP </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_CNT  --------------------------------
// SVD Line: 15044

unsigned int TIM1_CNT __AT (0x40012C24);



// --------------------------------  Field Item: TIM1_CNT_CNT  ------------------------------------
// SVD Line: 15052

//  <item> SFDITEM_FIELD__TIM1_CNT_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40012C24) counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_CNT >> 0) & 0xFFFF), ((TIM1_CNT = (TIM1_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CNT_UIFCPY  ----------------------------------
// SVD Line: 15059

//  <item> SFDITEM_FIELD__TIM1_CNT_UIFCPY
//    <name> UIFCPY </name>
//    <r> 
//    <i> [Bit 31] RO (@ 0x40012C24) UIF copy </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CNT ) </loc>
//      <o.31..31> UIFCPY
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CNT  ------------------------------------
// SVD Line: 15044

//  <rtree> SFDITEM_REG__TIM1_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C24) counter </i>
//    <loc> ( (unsigned int)((TIM1_CNT >> 0) & 0xFFFFFFFF), ((TIM1_CNT = (TIM1_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CNT_CNT </item>
//    <item> SFDITEM_FIELD__TIM1_CNT_UIFCPY </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_PSC  --------------------------------
// SVD Line: 15068

unsigned int TIM1_PSC __AT (0x40012C28);



// --------------------------------  Field Item: TIM1_PSC_PSC  ------------------------------------
// SVD Line: 15077

//  <item> SFDITEM_FIELD__TIM1_PSC_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40012C28) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_PSC >> 0) & 0xFFFF), ((TIM1_PSC = (TIM1_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_PSC  ------------------------------------
// SVD Line: 15068

//  <rtree> SFDITEM_REG__TIM1_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C28) prescaler </i>
//    <loc> ( (unsigned int)((TIM1_PSC >> 0) & 0xFFFFFFFF), ((TIM1_PSC = (TIM1_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_PSC_PSC </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_ARR  --------------------------------
// SVD Line: 15085

unsigned int TIM1_ARR __AT (0x40012C2C);



// --------------------------------  Field Item: TIM1_ARR_ARR  ------------------------------------
// SVD Line: 15094

//  <item> SFDITEM_FIELD__TIM1_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40012C2C) Auto-reload value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_ARR >> 0) & 0xFFFF), ((TIM1_ARR = (TIM1_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_ARR  ------------------------------------
// SVD Line: 15085

//  <rtree> SFDITEM_REG__TIM1_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C2C) auto-reload register </i>
//    <loc> ( (unsigned int)((TIM1_ARR >> 0) & 0xFFFFFFFF), ((TIM1_ARR = (TIM1_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_ARR_ARR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_RCR  --------------------------------
// SVD Line: 15102

unsigned int TIM1_RCR __AT (0x40012C30);



// --------------------------------  Field Item: TIM1_RCR_REP  ------------------------------------
// SVD Line: 15111

//  <item> SFDITEM_FIELD__TIM1_RCR_REP
//    <name> REP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40012C30) Repetition counter value </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_RCR >> 0) & 0xFF), ((TIM1_RCR = (TIM1_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_RCR  ------------------------------------
// SVD Line: 15102

//  <rtree> SFDITEM_REG__TIM1_RCR
//    <name> RCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C30) repetition counter register </i>
//    <loc> ( (unsigned int)((TIM1_RCR >> 0) & 0xFFFFFFFF), ((TIM1_RCR = (TIM1_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_RCR_REP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_CCR1  --------------------------------
// SVD Line: 15119

unsigned int TIM1_CCR1 __AT (0x40012C34);



// -------------------------------  Field Item: TIM1_CCR1_CCR1  -----------------------------------
// SVD Line: 15128

//  <item> SFDITEM_FIELD__TIM1_CCR1_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40012C34) Capture/Compare 1 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_CCR1 >> 0) & 0xFFFF), ((TIM1_CCR1 = (TIM1_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CCR1  -----------------------------------
// SVD Line: 15119

//  <rtree> SFDITEM_REG__TIM1_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C34) capture/compare register 1 </i>
//    <loc> ( (unsigned int)((TIM1_CCR1 >> 0) & 0xFFFFFFFF), ((TIM1_CCR1 = (TIM1_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCR1_CCR1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_CCR2  --------------------------------
// SVD Line: 15136

unsigned int TIM1_CCR2 __AT (0x40012C38);



// -------------------------------  Field Item: TIM1_CCR2_CCR2  -----------------------------------
// SVD Line: 15145

//  <item> SFDITEM_FIELD__TIM1_CCR2_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40012C38) Capture/Compare 2 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_CCR2 >> 0) & 0xFFFF), ((TIM1_CCR2 = (TIM1_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CCR2  -----------------------------------
// SVD Line: 15136

//  <rtree> SFDITEM_REG__TIM1_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C38) capture/compare register 2 </i>
//    <loc> ( (unsigned int)((TIM1_CCR2 >> 0) & 0xFFFFFFFF), ((TIM1_CCR2 = (TIM1_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCR2_CCR2 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_CCR3  --------------------------------
// SVD Line: 15153

unsigned int TIM1_CCR3 __AT (0x40012C3C);



// -------------------------------  Field Item: TIM1_CCR3_CCR3  -----------------------------------
// SVD Line: 15162

//  <item> SFDITEM_FIELD__TIM1_CCR3_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40012C3C) Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_CCR3 >> 0) & 0xFFFF), ((TIM1_CCR3 = (TIM1_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CCR3  -----------------------------------
// SVD Line: 15153

//  <rtree> SFDITEM_REG__TIM1_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C3C) capture/compare register 3 </i>
//    <loc> ( (unsigned int)((TIM1_CCR3 >> 0) & 0xFFFFFFFF), ((TIM1_CCR3 = (TIM1_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCR3_CCR3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_CCR4  --------------------------------
// SVD Line: 15170

unsigned int TIM1_CCR4 __AT (0x40012C40);



// -------------------------------  Field Item: TIM1_CCR4_CCR4  -----------------------------------
// SVD Line: 15179

//  <item> SFDITEM_FIELD__TIM1_CCR4_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40012C40) Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_CCR4 >> 0) & 0xFFFF), ((TIM1_CCR4 = (TIM1_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CCR4  -----------------------------------
// SVD Line: 15170

//  <rtree> SFDITEM_REG__TIM1_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C40) capture/compare register 4 </i>
//    <loc> ( (unsigned int)((TIM1_CCR4 >> 0) & 0xFFFFFFFF), ((TIM1_CCR4 = (TIM1_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCR4_CCR4 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_BDTR  --------------------------------
// SVD Line: 15187

unsigned int TIM1_BDTR __AT (0x40012C44);



// --------------------------------  Field Item: TIM1_BDTR_MOE  -----------------------------------
// SVD Line: 15196

//  <item> SFDITEM_FIELD__TIM1_BDTR_MOE
//    <name> MOE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40012C44) Main output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_BDTR ) </loc>
//      <o.15..15> MOE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_BDTR_AOE  -----------------------------------
// SVD Line: 15202

//  <item> SFDITEM_FIELD__TIM1_BDTR_AOE
//    <name> AOE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40012C44) Automatic output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_BDTR ) </loc>
//      <o.14..14> AOE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_BDTR_BKP  -----------------------------------
// SVD Line: 15208

//  <item> SFDITEM_FIELD__TIM1_BDTR_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40012C44) Break polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_BDTR ) </loc>
//      <o.13..13> BKP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_BDTR_BKE  -----------------------------------
// SVD Line: 15214

//  <item> SFDITEM_FIELD__TIM1_BDTR_BKE
//    <name> BKE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40012C44) Break enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_BDTR ) </loc>
//      <o.12..12> BKE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_BDTR_OSSR  -----------------------------------
// SVD Line: 15220

//  <item> SFDITEM_FIELD__TIM1_BDTR_OSSR
//    <name> OSSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40012C44) Off-state selection for Run  mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_BDTR ) </loc>
//      <o.11..11> OSSR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_BDTR_OSSI  -----------------------------------
// SVD Line: 15227

//  <item> SFDITEM_FIELD__TIM1_BDTR_OSSI
//    <name> OSSI </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40012C44) Off-state selection for Idle  mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_BDTR ) </loc>
//      <o.10..10> OSSI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_BDTR_LOCK  -----------------------------------
// SVD Line: 15234

//  <item> SFDITEM_FIELD__TIM1_BDTR_LOCK
//    <name> LOCK </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40012C44) Lock configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_BDTR >> 8) & 0x3), ((TIM1_BDTR = (TIM1_BDTR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM1_BDTR_DTG  -----------------------------------
// SVD Line: 15240

//  <item> SFDITEM_FIELD__TIM1_BDTR_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40012C44) Dead-time generator setup </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_BDTR >> 0) & 0xFF), ((TIM1_BDTR = (TIM1_BDTR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM1_BDTR_BK2P  -----------------------------------
// SVD Line: 15246

//  <item> SFDITEM_FIELD__TIM1_BDTR_BK2P
//    <name> BK2P </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40012C44) Break 2 polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_BDTR ) </loc>
//      <o.25..25> BK2P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_BDTR_BK2E  -----------------------------------
// SVD Line: 15252

//  <item> SFDITEM_FIELD__TIM1_BDTR_BK2E
//    <name> BK2E </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40012C44) Break 2 enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_BDTR ) </loc>
//      <o.24..24> BK2E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_BDTR_BK2F  -----------------------------------
// SVD Line: 15258

//  <item> SFDITEM_FIELD__TIM1_BDTR_BK2F
//    <name> BK2F </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40012C44) Break 2 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_BDTR >> 20) & 0xF), ((TIM1_BDTR = (TIM1_BDTR & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM1_BDTR_BKF  -----------------------------------
// SVD Line: 15264

//  <item> SFDITEM_FIELD__TIM1_BDTR_BKF
//    <name> BKF </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40012C44) Break filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_BDTR >> 16) & 0xF), ((TIM1_BDTR = (TIM1_BDTR & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_BDTR  -----------------------------------
// SVD Line: 15187

//  <rtree> SFDITEM_REG__TIM1_BDTR
//    <name> BDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C44) break and dead-time register </i>
//    <loc> ( (unsigned int)((TIM1_BDTR >> 0) & 0xFFFFFFFF), ((TIM1_BDTR = (TIM1_BDTR & ~(0x3FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_BDTR_MOE </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_AOE </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_BKP </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_BKE </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_OSSR </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_OSSI </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_LOCK </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_DTG </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_BK2P </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_BK2E </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_BK2F </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_BKF </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_DCR  --------------------------------
// SVD Line: 15272

unsigned int TIM1_DCR __AT (0x40012C48);



// --------------------------------  Field Item: TIM1_DCR_DBL  ------------------------------------
// SVD Line: 15281

//  <item> SFDITEM_FIELD__TIM1_DCR_DBL
//    <name> DBL </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x40012C48) DMA burst length </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_DCR >> 8) & 0x1F), ((TIM1_DCR = (TIM1_DCR & ~(0x1FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM1_DCR_DBA  ------------------------------------
// SVD Line: 15287

//  <item> SFDITEM_FIELD__TIM1_DCR_DBA
//    <name> DBA </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40012C48) DMA base address </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_DCR >> 0) & 0x1F), ((TIM1_DCR = (TIM1_DCR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_DCR  ------------------------------------
// SVD Line: 15272

//  <rtree> SFDITEM_REG__TIM1_DCR
//    <name> DCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C48) DMA control register </i>
//    <loc> ( (unsigned int)((TIM1_DCR >> 0) & 0xFFFFFFFF), ((TIM1_DCR = (TIM1_DCR & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_DCR_DBL </item>
//    <item> SFDITEM_FIELD__TIM1_DCR_DBA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_DMAR  --------------------------------
// SVD Line: 15295

unsigned int TIM1_DMAR __AT (0x40012C4C);



// -------------------------------  Field Item: TIM1_DMAR_DMAB  -----------------------------------
// SVD Line: 15304

//  <item> SFDITEM_FIELD__TIM1_DMAR_DMAB
//    <name> DMAB </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40012C4C) DMA register for burst  accesses </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_DMAR >> 0) & 0xFFFF), ((TIM1_DMAR = (TIM1_DMAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_DMAR  -----------------------------------
// SVD Line: 15295

//  <rtree> SFDITEM_REG__TIM1_DMAR
//    <name> DMAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C4C) DMA address for full transfer </i>
//    <loc> ( (unsigned int)((TIM1_DMAR >> 0) & 0xFFFFFFFF), ((TIM1_DMAR = (TIM1_DMAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_DMAR_DMAB </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_OR1  --------------------------------
// SVD Line: 15313

unsigned int TIM1_OR1 __AT (0x40012C50);



// ----------------------------  Field Item: TIM1_OR1_ETR_ADC1_RMP  -------------------------------
// SVD Line: 15322

//  <item> SFDITEM_FIELD__TIM1_OR1_ETR_ADC1_RMP
//    <name> ETR_ADC1_RMP </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40012C50) External trigger remap on ADC1 analog  watchdog </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_OR1 >> 0) & 0x3), ((TIM1_OR1 = (TIM1_OR1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM1_OR1_TI1_RMP  ----------------------------------
// SVD Line: 15329

//  <item> SFDITEM_FIELD__TIM1_OR1_TI1_RMP
//    <name> TI1_RMP </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40012C50) Input Capture 1 remap </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_OR1 ) </loc>
//      <o.4..4> TI1_RMP
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_OR1  ------------------------------------
// SVD Line: 15313

//  <rtree> SFDITEM_REG__TIM1_OR1
//    <name> OR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C50) DMA address for full transfer </i>
//    <loc> ( (unsigned int)((TIM1_OR1 >> 0) & 0xFFFFFFFF), ((TIM1_OR1 = (TIM1_OR1 & ~(0x13UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x13) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_OR1_ETR_ADC1_RMP </item>
//    <item> SFDITEM_FIELD__TIM1_OR1_TI1_RMP </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM1_CCMR3_Output  ----------------------------
// SVD Line: 15337

unsigned int TIM1_CCMR3_Output __AT (0x40012C54);



// -------------------------  Field Item: TIM1_CCMR3_Output_OC6M_bit3  ----------------------------
// SVD Line: 15347

//  <item> SFDITEM_FIELD__TIM1_CCMR3_Output_OC6M_bit3
//    <name> OC6M_bit3 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40012C54) Output Compare 6 mode bit  3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR3_Output ) </loc>
//      <o.24..24> OC6M_bit3
//    </check>
//  </item>
//  


// -------------------------  Field Item: TIM1_CCMR3_Output_OC5M_bit3  ----------------------------
// SVD Line: 15354

//  <item> SFDITEM_FIELD__TIM1_CCMR3_Output_OC5M_bit3
//    <name> OC5M_bit3 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40012C54) Output Compare 5 mode bit  3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR3_Output ) </loc>
//      <o.16..16> OC5M_bit3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR3_Output_OC6CE  ------------------------------
// SVD Line: 15361

//  <item> SFDITEM_FIELD__TIM1_CCMR3_Output_OC6CE
//    <name> OC6CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40012C54) Output compare 6 clear  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR3_Output ) </loc>
//      <o.15..15> OC6CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR3_Output_OC6M  -------------------------------
// SVD Line: 15368

//  <item> SFDITEM_FIELD__TIM1_CCMR3_Output_OC6M
//    <name> OC6M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40012C54) Output compare 6 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR3_Output >> 12) & 0x7), ((TIM1_CCMR3_Output = (TIM1_CCMR3_Output & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR3_Output_OC6PE  ------------------------------
// SVD Line: 15374

//  <item> SFDITEM_FIELD__TIM1_CCMR3_Output_OC6PE
//    <name> OC6PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40012C54) Output compare 6 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR3_Output ) </loc>
//      <o.11..11> OC6PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR3_Output_OC6FE  ------------------------------
// SVD Line: 15381

//  <item> SFDITEM_FIELD__TIM1_CCMR3_Output_OC6FE
//    <name> OC6FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40012C54) Output compare 6 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR3_Output ) </loc>
//      <o.10..10> OC6FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR3_Output_OC5CE  ------------------------------
// SVD Line: 15388

//  <item> SFDITEM_FIELD__TIM1_CCMR3_Output_OC5CE
//    <name> OC5CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40012C54) Output compare 5 clear  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR3_Output ) </loc>
//      <o.7..7> OC5CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR3_Output_OC5M  -------------------------------
// SVD Line: 15395

//  <item> SFDITEM_FIELD__TIM1_CCMR3_Output_OC5M
//    <name> OC5M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40012C54) Output compare 5 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR3_Output >> 4) & 0x7), ((TIM1_CCMR3_Output = (TIM1_CCMR3_Output & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR3_Output_OC5PE  ------------------------------
// SVD Line: 15401

//  <item> SFDITEM_FIELD__TIM1_CCMR3_Output_OC5PE
//    <name> OC5PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40012C54) Output compare 5 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR3_Output ) </loc>
//      <o.3..3> OC5PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR3_Output_OC5FE  ------------------------------
// SVD Line: 15408

//  <item> SFDITEM_FIELD__TIM1_CCMR3_Output_OC5FE
//    <name> OC5FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40012C54) Output compare 5 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR3_Output ) </loc>
//      <o.2..2> OC5FE
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: TIM1_CCMR3_Output  -------------------------------
// SVD Line: 15337

//  <rtree> SFDITEM_REG__TIM1_CCMR3_Output
//    <name> CCMR3_Output </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C54) capture/compare mode register 2 (output  mode) </i>
//    <loc> ( (unsigned int)((TIM1_CCMR3_Output >> 0) & 0xFFFFFFFF), ((TIM1_CCMR3_Output = (TIM1_CCMR3_Output & ~(0x101FCFCUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x101FCFC) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCMR3_Output_OC6M_bit3 </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR3_Output_OC5M_bit3 </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR3_Output_OC6CE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR3_Output_OC6M </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR3_Output_OC6PE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR3_Output_OC6FE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR3_Output_OC5CE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR3_Output_OC5M </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR3_Output_OC5PE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR3_Output_OC5FE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_CCR5  --------------------------------
// SVD Line: 15417

unsigned int TIM1_CCR5 __AT (0x40012C58);



// -------------------------------  Field Item: TIM1_CCR5_CCR5  -----------------------------------
// SVD Line: 15426

//  <item> SFDITEM_FIELD__TIM1_CCR5_CCR5
//    <name> CCR5 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40012C58) Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_CCR5 >> 0) & 0xFFFF), ((TIM1_CCR5 = (TIM1_CCR5 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCR5_GC5C1  ----------------------------------
// SVD Line: 15432

//  <item> SFDITEM_FIELD__TIM1_CCR5_GC5C1
//    <name> GC5C1 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40012C58) Group Channel 5 and Channel  1 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCR5 ) </loc>
//      <o.29..29> GC5C1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCR5_GC5C2  ----------------------------------
// SVD Line: 15439

//  <item> SFDITEM_FIELD__TIM1_CCR5_GC5C2
//    <name> GC5C2 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40012C58) Group Channel 5 and Channel  2 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCR5 ) </loc>
//      <o.30..30> GC5C2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCR5_GC5C3  ----------------------------------
// SVD Line: 15446

//  <item> SFDITEM_FIELD__TIM1_CCR5_GC5C3
//    <name> GC5C3 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40012C58) Group Channel 5 and Channel  3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCR5 ) </loc>
//      <o.31..31> GC5C3
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CCR5  -----------------------------------
// SVD Line: 15417

//  <rtree> SFDITEM_REG__TIM1_CCR5
//    <name> CCR5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C58) capture/compare register 4 </i>
//    <loc> ( (unsigned int)((TIM1_CCR5 >> 0) & 0xFFFFFFFF), ((TIM1_CCR5 = (TIM1_CCR5 & ~(0xE000FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xE000FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCR5_CCR5 </item>
//    <item> SFDITEM_FIELD__TIM1_CCR5_GC5C1 </item>
//    <item> SFDITEM_FIELD__TIM1_CCR5_GC5C2 </item>
//    <item> SFDITEM_FIELD__TIM1_CCR5_GC5C3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_CCR6  --------------------------------
// SVD Line: 15455

unsigned int TIM1_CCR6 __AT (0x40012C5C);



// -------------------------------  Field Item: TIM1_CCR6_CCR6  -----------------------------------
// SVD Line: 15464

//  <item> SFDITEM_FIELD__TIM1_CCR6_CCR6
//    <name> CCR6 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40012C5C) Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_CCR6 >> 0) & 0xFFFF), ((TIM1_CCR6 = (TIM1_CCR6 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CCR6  -----------------------------------
// SVD Line: 15455

//  <rtree> SFDITEM_REG__TIM1_CCR6
//    <name> CCR6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C5C) capture/compare register 4 </i>
//    <loc> ( (unsigned int)((TIM1_CCR6 >> 0) & 0xFFFFFFFF), ((TIM1_CCR6 = (TIM1_CCR6 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCR6_CCR6 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_OR2  --------------------------------
// SVD Line: 15472

unsigned int TIM1_OR2 __AT (0x40012C60);



// -------------------------------  Field Item: TIM1_OR2_BKINE  -----------------------------------
// SVD Line: 15481

//  <item> SFDITEM_FIELD__TIM1_OR2_BKINE
//    <name> BKINE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40012C60) BRK BKIN input enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_OR2 ) </loc>
//      <o.0..0> BKINE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM1_OR2_BKCMP1E  ----------------------------------
// SVD Line: 15487

//  <item> SFDITEM_FIELD__TIM1_OR2_BKCMP1E
//    <name> BKCMP1E </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40012C60) BRK COMP1 enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_OR2 ) </loc>
//      <o.1..1> BKCMP1E
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM1_OR2_BKCMP2E  ----------------------------------
// SVD Line: 15493

//  <item> SFDITEM_FIELD__TIM1_OR2_BKCMP2E
//    <name> BKCMP2E </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40012C60) BRK COMP2 enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_OR2 ) </loc>
//      <o.2..2> BKCMP2E
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM1_OR2_BKDFBK0E  ---------------------------------
// SVD Line: 15499

//  <item> SFDITEM_FIELD__TIM1_OR2_BKDFBK0E
//    <name> BKDFBK0E </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40012C60) BRK DFSDM_BREAK0 enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_OR2 ) </loc>
//      <o.8..8> BKDFBK0E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_OR2_BKINP  -----------------------------------
// SVD Line: 15505

//  <item> SFDITEM_FIELD__TIM1_OR2_BKINP
//    <name> BKINP </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40012C60) BRK BKIN input polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_OR2 ) </loc>
//      <o.9..9> BKINP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM1_OR2_BKCMP1P  ----------------------------------
// SVD Line: 15511

//  <item> SFDITEM_FIELD__TIM1_OR2_BKCMP1P
//    <name> BKCMP1P </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40012C60) BRK COMP1 input polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_OR2 ) </loc>
//      <o.10..10> BKCMP1P
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM1_OR2_BKCMP2P  ----------------------------------
// SVD Line: 15517

//  <item> SFDITEM_FIELD__TIM1_OR2_BKCMP2P
//    <name> BKCMP2P </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40012C60) BRK COMP2 input polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_OR2 ) </loc>
//      <o.11..11> BKCMP2P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_OR2_ETRSEL  ----------------------------------
// SVD Line: 15523

//  <item> SFDITEM_FIELD__TIM1_OR2_ETRSEL
//    <name> ETRSEL </name>
//    <rw> 
//    <i> [Bits 16..14] RW (@ 0x40012C60) ETR source selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_OR2 >> 14) & 0x7), ((TIM1_OR2 = (TIM1_OR2 & ~(0x7UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_OR2  ------------------------------------
// SVD Line: 15472

//  <rtree> SFDITEM_REG__TIM1_OR2
//    <name> OR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C60) DMA address for full transfer </i>
//    <loc> ( (unsigned int)((TIM1_OR2 >> 0) & 0xFFFFFFFF), ((TIM1_OR2 = (TIM1_OR2 & ~(0x1CF07UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1CF07) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_OR2_BKINE </item>
//    <item> SFDITEM_FIELD__TIM1_OR2_BKCMP1E </item>
//    <item> SFDITEM_FIELD__TIM1_OR2_BKCMP2E </item>
//    <item> SFDITEM_FIELD__TIM1_OR2_BKDFBK0E </item>
//    <item> SFDITEM_FIELD__TIM1_OR2_BKINP </item>
//    <item> SFDITEM_FIELD__TIM1_OR2_BKCMP1P </item>
//    <item> SFDITEM_FIELD__TIM1_OR2_BKCMP2P </item>
//    <item> SFDITEM_FIELD__TIM1_OR2_ETRSEL </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_OR3  --------------------------------
// SVD Line: 15531

unsigned int TIM1_OR3 __AT (0x40012C64);



// -------------------------------  Field Item: TIM1_OR3_BK2INE  ----------------------------------
// SVD Line: 15540

//  <item> SFDITEM_FIELD__TIM1_OR3_BK2INE
//    <name> BK2INE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40012C64) BRK2 BKIN input enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_OR3 ) </loc>
//      <o.0..0> BK2INE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM1_OR3_BK2CMP1E  ---------------------------------
// SVD Line: 15546

//  <item> SFDITEM_FIELD__TIM1_OR3_BK2CMP1E
//    <name> BK2CMP1E </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40012C64) BRK2 COMP1 enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_OR3 ) </loc>
//      <o.1..1> BK2CMP1E
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM1_OR3_BK2CMP2E  ---------------------------------
// SVD Line: 15552

//  <item> SFDITEM_FIELD__TIM1_OR3_BK2CMP2E
//    <name> BK2CMP2E </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40012C64) BRK2 COMP2 enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_OR3 ) </loc>
//      <o.2..2> BK2CMP2E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_OR3_BK2INP  ----------------------------------
// SVD Line: 15558

//  <item> SFDITEM_FIELD__TIM1_OR3_BK2INP
//    <name> BK2INP </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40012C64) BRK2 BKIN input polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_OR3 ) </loc>
//      <o.9..9> BK2INP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM1_OR3_BK2CMP1P  ---------------------------------
// SVD Line: 15564

//  <item> SFDITEM_FIELD__TIM1_OR3_BK2CMP1P
//    <name> BK2CMP1P </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40012C64) BRK2 COMP1 input polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_OR3 ) </loc>
//      <o.10..10> BK2CMP1P
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM1_OR3_BK2CMP2P  ---------------------------------
// SVD Line: 15570

//  <item> SFDITEM_FIELD__TIM1_OR3_BK2CMP2P
//    <name> BK2CMP2P </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40012C64) BRK2 COMP2 input polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_OR3 ) </loc>
//      <o.11..11> BK2CMP2P
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_OR3  ------------------------------------
// SVD Line: 15531

//  <rtree> SFDITEM_REG__TIM1_OR3
//    <name> OR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C64) DMA address for full transfer </i>
//    <loc> ( (unsigned int)((TIM1_OR3 >> 0) & 0xFFFFFFFF), ((TIM1_OR3 = (TIM1_OR3 & ~(0xE07UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xE07) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_OR3_BK2INE </item>
//    <item> SFDITEM_FIELD__TIM1_OR3_BK2CMP1E </item>
//    <item> SFDITEM_FIELD__TIM1_OR3_BK2CMP2E </item>
//    <item> SFDITEM_FIELD__TIM1_OR3_BK2INP </item>
//    <item> SFDITEM_FIELD__TIM1_OR3_BK2CMP1P </item>
//    <item> SFDITEM_FIELD__TIM1_OR3_BK2CMP2P </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: TIM1  -------------------------------------
// SVD Line: 14104

//  <view> TIM1
//    <name> TIM1 </name>
//    <item> SFDITEM_REG__TIM1_CR1 </item>
//    <item> SFDITEM_REG__TIM1_CR2 </item>
//    <item> SFDITEM_REG__TIM1_SMCR </item>
//    <item> SFDITEM_REG__TIM1_DIER </item>
//    <item> SFDITEM_REG__TIM1_SR </item>
//    <item> SFDITEM_REG__TIM1_EGR </item>
//    <item> SFDITEM_REG__TIM1_CCMR1_Output </item>
//    <item> SFDITEM_REG__TIM1_CCMR1_Input </item>
//    <item> SFDITEM_REG__TIM1_CCMR2_Output </item>
//    <item> SFDITEM_REG__TIM1_CCMR2_Input </item>
//    <item> SFDITEM_REG__TIM1_CCER </item>
//    <item> SFDITEM_REG__TIM1_CNT </item>
//    <item> SFDITEM_REG__TIM1_PSC </item>
//    <item> SFDITEM_REG__TIM1_ARR </item>
//    <item> SFDITEM_REG__TIM1_RCR </item>
//    <item> SFDITEM_REG__TIM1_CCR1 </item>
//    <item> SFDITEM_REG__TIM1_CCR2 </item>
//    <item> SFDITEM_REG__TIM1_CCR3 </item>
//    <item> SFDITEM_REG__TIM1_CCR4 </item>
//    <item> SFDITEM_REG__TIM1_BDTR </item>
//    <item> SFDITEM_REG__TIM1_DCR </item>
//    <item> SFDITEM_REG__TIM1_DMAR </item>
//    <item> SFDITEM_REG__TIM1_OR1 </item>
//    <item> SFDITEM_REG__TIM1_CCMR3_Output </item>
//    <item> SFDITEM_REG__TIM1_CCR5 </item>
//    <item> SFDITEM_REG__TIM1_CCR6 </item>
//    <item> SFDITEM_REG__TIM1_OR2 </item>
//    <item> SFDITEM_REG__TIM1_OR3 </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIM15_CR1  --------------------------------
// SVD Line: 15591

unsigned int TIM15_CR1 __AT (0x40014000);



// --------------------------------  Field Item: TIM15_CR1_CEN  -----------------------------------
// SVD Line: 15600

//  <item> SFDITEM_FIELD__TIM15_CR1_CEN
//    <name> CEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40014000) Counter enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_CR1 ) </loc>
//      <o.0..0> CEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM15_CR1_UDIS  -----------------------------------
// SVD Line: 15606

//  <item> SFDITEM_FIELD__TIM15_CR1_UDIS
//    <name> UDIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40014000) Update disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_CR1 ) </loc>
//      <o.1..1> UDIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM15_CR1_URS  -----------------------------------
// SVD Line: 15612

//  <item> SFDITEM_FIELD__TIM15_CR1_URS
//    <name> URS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40014000) Update request source </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_CR1 ) </loc>
//      <o.2..2> URS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM15_CR1_OPM  -----------------------------------
// SVD Line: 15618

//  <item> SFDITEM_FIELD__TIM15_CR1_OPM
//    <name> OPM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40014000) One-pulse mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_CR1 ) </loc>
//      <o.3..3> OPM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM15_CR1_ARPE  -----------------------------------
// SVD Line: 15624

//  <item> SFDITEM_FIELD__TIM15_CR1_ARPE
//    <name> ARPE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40014000) Auto-reload preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_CR1 ) </loc>
//      <o.7..7> ARPE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM15_CR1_CKD  -----------------------------------
// SVD Line: 15630

//  <item> SFDITEM_FIELD__TIM15_CR1_CKD
//    <name> CKD </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40014000) Clock division </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM15_CR1 >> 8) & 0x3), ((TIM15_CR1 = (TIM15_CR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM15_CR1_UIFREMAP  ---------------------------------
// SVD Line: 15636

//  <item> SFDITEM_FIELD__TIM15_CR1_UIFREMAP
//    <name> UIFREMAP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40014000) UIF status bit remapping </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_CR1 ) </loc>
//      <o.11..11> UIFREMAP
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM15_CR1  -----------------------------------
// SVD Line: 15591

//  <rtree> SFDITEM_REG__TIM15_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014000) control register 1 </i>
//    <loc> ( (unsigned int)((TIM15_CR1 >> 0) & 0xFFFFFFFF), ((TIM15_CR1 = (TIM15_CR1 & ~(0xB8FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xB8F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM15_CR1_CEN </item>
//    <item> SFDITEM_FIELD__TIM15_CR1_UDIS </item>
//    <item> SFDITEM_FIELD__TIM15_CR1_URS </item>
//    <item> SFDITEM_FIELD__TIM15_CR1_OPM </item>
//    <item> SFDITEM_FIELD__TIM15_CR1_ARPE </item>
//    <item> SFDITEM_FIELD__TIM15_CR1_CKD </item>
//    <item> SFDITEM_FIELD__TIM15_CR1_UIFREMAP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM15_CR2  --------------------------------
// SVD Line: 15644

unsigned int TIM15_CR2 __AT (0x40014004);



// -------------------------------  Field Item: TIM15_CR2_OIS1N  ----------------------------------
// SVD Line: 15653

//  <item> SFDITEM_FIELD__TIM15_CR2_OIS1N
//    <name> OIS1N </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40014004) Output Idle state 1 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_CR2 ) </loc>
//      <o.9..9> OIS1N
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM15_CR2_OIS1  -----------------------------------
// SVD Line: 15659

//  <item> SFDITEM_FIELD__TIM15_CR2_OIS1
//    <name> OIS1 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40014004) Output Idle state 1 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_CR2 ) </loc>
//      <o.8..8> OIS1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM15_CR2_CCDS  -----------------------------------
// SVD Line: 15665

//  <item> SFDITEM_FIELD__TIM15_CR2_CCDS
//    <name> CCDS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40014004) Capture/compare DMA  selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_CR2 ) </loc>
//      <o.3..3> CCDS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM15_CR2_CCUS  -----------------------------------
// SVD Line: 15672

//  <item> SFDITEM_FIELD__TIM15_CR2_CCUS
//    <name> CCUS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40014004) Capture/compare control update  selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_CR2 ) </loc>
//      <o.2..2> CCUS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM15_CR2_CCPC  -----------------------------------
// SVD Line: 15679

//  <item> SFDITEM_FIELD__TIM15_CR2_CCPC
//    <name> CCPC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40014004) Capture/compare preloaded  control </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_CR2 ) </loc>
//      <o.0..0> CCPC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM15_CR2_OIS2  -----------------------------------
// SVD Line: 15686

//  <item> SFDITEM_FIELD__TIM15_CR2_OIS2
//    <name> OIS2 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40014004) Output idle state 2 (OC2  output) </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_CR2 ) </loc>
//      <o.10..10> OIS2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM15_CR2_TI1S  -----------------------------------
// SVD Line: 15693

//  <item> SFDITEM_FIELD__TIM15_CR2_TI1S
//    <name> TI1S </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40014004) TI1 selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_CR2 ) </loc>
//      <o.7..7> TI1S
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM15_CR2_MMS  -----------------------------------
// SVD Line: 15699

//  <item> SFDITEM_FIELD__TIM15_CR2_MMS
//    <name> MMS </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40014004) Master mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM15_CR2 >> 4) & 0x3), ((TIM15_CR2 = (TIM15_CR2 & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM15_CR2  -----------------------------------
// SVD Line: 15644

//  <rtree> SFDITEM_REG__TIM15_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014004) control register 2 </i>
//    <loc> ( (unsigned int)((TIM15_CR2 >> 0) & 0xFFFFFFFF), ((TIM15_CR2 = (TIM15_CR2 & ~(0x7BDUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7BD) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM15_CR2_OIS1N </item>
//    <item> SFDITEM_FIELD__TIM15_CR2_OIS1 </item>
//    <item> SFDITEM_FIELD__TIM15_CR2_CCDS </item>
//    <item> SFDITEM_FIELD__TIM15_CR2_CCUS </item>
//    <item> SFDITEM_FIELD__TIM15_CR2_CCPC </item>
//    <item> SFDITEM_FIELD__TIM15_CR2_OIS2 </item>
//    <item> SFDITEM_FIELD__TIM15_CR2_TI1S </item>
//    <item> SFDITEM_FIELD__TIM15_CR2_MMS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM15_DIER  -------------------------------
// SVD Line: 15707

unsigned int TIM15_DIER __AT (0x4001400C);



// -------------------------------  Field Item: TIM15_DIER_TDE  -----------------------------------
// SVD Line: 15716

//  <item> SFDITEM_FIELD__TIM15_DIER_TDE
//    <name> TDE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4001400C) Trigger DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_DIER ) </loc>
//      <o.14..14> TDE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM15_DIER_COMDE  ----------------------------------
// SVD Line: 15722

//  <item> SFDITEM_FIELD__TIM15_DIER_COMDE
//    <name> COMDE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4001400C) COM DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_DIER ) </loc>
//      <o.13..13> COMDE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM15_DIER_CC1DE  ----------------------------------
// SVD Line: 15728

//  <item> SFDITEM_FIELD__TIM15_DIER_CC1DE
//    <name> CC1DE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4001400C) Capture/Compare 1 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_DIER ) </loc>
//      <o.9..9> CC1DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM15_DIER_UDE  -----------------------------------
// SVD Line: 15735

//  <item> SFDITEM_FIELD__TIM15_DIER_UDE
//    <name> UDE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4001400C) Update DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_DIER ) </loc>
//      <o.8..8> UDE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM15_DIER_BIE  -----------------------------------
// SVD Line: 15741

//  <item> SFDITEM_FIELD__TIM15_DIER_BIE
//    <name> BIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4001400C) Break interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_DIER ) </loc>
//      <o.7..7> BIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM15_DIER_TIE  -----------------------------------
// SVD Line: 15747

//  <item> SFDITEM_FIELD__TIM15_DIER_TIE
//    <name> TIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4001400C) Trigger interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_DIER ) </loc>
//      <o.6..6> TIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM15_DIER_COMIE  ----------------------------------
// SVD Line: 15753

//  <item> SFDITEM_FIELD__TIM15_DIER_COMIE
//    <name> COMIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4001400C) COM interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_DIER ) </loc>
//      <o.5..5> COMIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM15_DIER_CC1IE  ----------------------------------
// SVD Line: 15759

//  <item> SFDITEM_FIELD__TIM15_DIER_CC1IE
//    <name> CC1IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001400C) Capture/Compare 1 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_DIER ) </loc>
//      <o.1..1> CC1IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM15_DIER_UIE  -----------------------------------
// SVD Line: 15766

//  <item> SFDITEM_FIELD__TIM15_DIER_UIE
//    <name> UIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001400C) Update interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_DIER ) </loc>
//      <o.0..0> UIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM15_DIER_CC2DE  ----------------------------------
// SVD Line: 15772

//  <item> SFDITEM_FIELD__TIM15_DIER_CC2DE
//    <name> CC2DE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4001400C) Capture/Compare 2 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_DIER ) </loc>
//      <o.10..10> CC2DE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM15_DIER_CC2IE  ----------------------------------
// SVD Line: 15779

//  <item> SFDITEM_FIELD__TIM15_DIER_CC2IE
//    <name> CC2IE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001400C) Capture/Compare 2 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_DIER ) </loc>
//      <o.2..2> CC2IE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM15_DIER  -----------------------------------
// SVD Line: 15707

//  <rtree> SFDITEM_REG__TIM15_DIER
//    <name> DIER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001400C) DMA/Interrupt enable register </i>
//    <loc> ( (unsigned int)((TIM15_DIER >> 0) & 0xFFFFFFFF), ((TIM15_DIER = (TIM15_DIER & ~(0x67E7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x67E7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM15_DIER_TDE </item>
//    <item> SFDITEM_FIELD__TIM15_DIER_COMDE </item>
//    <item> SFDITEM_FIELD__TIM15_DIER_CC1DE </item>
//    <item> SFDITEM_FIELD__TIM15_DIER_UDE </item>
//    <item> SFDITEM_FIELD__TIM15_DIER_BIE </item>
//    <item> SFDITEM_FIELD__TIM15_DIER_TIE </item>
//    <item> SFDITEM_FIELD__TIM15_DIER_COMIE </item>
//    <item> SFDITEM_FIELD__TIM15_DIER_CC1IE </item>
//    <item> SFDITEM_FIELD__TIM15_DIER_UIE </item>
//    <item> SFDITEM_FIELD__TIM15_DIER_CC2DE </item>
//    <item> SFDITEM_FIELD__TIM15_DIER_CC2IE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM15_SR  --------------------------------
// SVD Line: 15788

unsigned int TIM15_SR __AT (0x40014010);



// -------------------------------  Field Item: TIM15_SR_CC1OF  -----------------------------------
// SVD Line: 15797

//  <item> SFDITEM_FIELD__TIM15_SR_CC1OF
//    <name> CC1OF </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40014010) Capture/Compare 1 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_SR ) </loc>
//      <o.9..9> CC1OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM15_SR_BIF  ------------------------------------
// SVD Line: 15804

//  <item> SFDITEM_FIELD__TIM15_SR_BIF
//    <name> BIF </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40014010) Break interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_SR ) </loc>
//      <o.7..7> BIF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM15_SR_TIF  ------------------------------------
// SVD Line: 15810

//  <item> SFDITEM_FIELD__TIM15_SR_TIF
//    <name> TIF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40014010) Trigger interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_SR ) </loc>
//      <o.6..6> TIF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM15_SR_COMIF  -----------------------------------
// SVD Line: 15816

//  <item> SFDITEM_FIELD__TIM15_SR_COMIF
//    <name> COMIF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40014010) COM interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_SR ) </loc>
//      <o.5..5> COMIF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM15_SR_CC1IF  -----------------------------------
// SVD Line: 15822

//  <item> SFDITEM_FIELD__TIM15_SR_CC1IF
//    <name> CC1IF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40014010) Capture/compare 1 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_SR ) </loc>
//      <o.1..1> CC1IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM15_SR_UIF  ------------------------------------
// SVD Line: 15829

//  <item> SFDITEM_FIELD__TIM15_SR_UIF
//    <name> UIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40014010) Update interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_SR ) </loc>
//      <o.0..0> UIF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM15_SR_CC2OF  -----------------------------------
// SVD Line: 15835

//  <item> SFDITEM_FIELD__TIM15_SR_CC2OF
//    <name> CC2OF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40014010) Capture/Compare 2 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_SR ) </loc>
//      <o.10..10> CC2OF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM15_SR_CC2IF  -----------------------------------
// SVD Line: 15842

//  <item> SFDITEM_FIELD__TIM15_SR_CC2IF
//    <name> CC2IF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40014010) Capture/Compare 2 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_SR ) </loc>
//      <o.2..2> CC2IF
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM15_SR  ------------------------------------
// SVD Line: 15788

//  <rtree> SFDITEM_REG__TIM15_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014010) status register </i>
//    <loc> ( (unsigned int)((TIM15_SR >> 0) & 0xFFFFFFFF), ((TIM15_SR = (TIM15_SR & ~(0x6E7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x6E7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM15_SR_CC1OF </item>
//    <item> SFDITEM_FIELD__TIM15_SR_BIF </item>
//    <item> SFDITEM_FIELD__TIM15_SR_TIF </item>
//    <item> SFDITEM_FIELD__TIM15_SR_COMIF </item>
//    <item> SFDITEM_FIELD__TIM15_SR_CC1IF </item>
//    <item> SFDITEM_FIELD__TIM15_SR_UIF </item>
//    <item> SFDITEM_FIELD__TIM15_SR_CC2OF </item>
//    <item> SFDITEM_FIELD__TIM15_SR_CC2IF </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM15_EGR  --------------------------------
// SVD Line: 15851

unsigned int TIM15_EGR __AT (0x40014014);



// --------------------------------  Field Item: TIM15_EGR_BG  ------------------------------------
// SVD Line: 15860

//  <item> SFDITEM_FIELD__TIM15_EGR_BG
//    <name> BG </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x40014014) Break generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_EGR ) </loc>
//      <o.7..7> BG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM15_EGR_TG  ------------------------------------
// SVD Line: 15866

//  <item> SFDITEM_FIELD__TIM15_EGR_TG
//    <name> TG </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40014014) Trigger generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_EGR ) </loc>
//      <o.6..6> TG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM15_EGR_COMG  -----------------------------------
// SVD Line: 15872

//  <item> SFDITEM_FIELD__TIM15_EGR_COMG
//    <name> COMG </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40014014) Capture/Compare control update  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_EGR ) </loc>
//      <o.5..5> COMG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM15_EGR_CC1G  -----------------------------------
// SVD Line: 15879

//  <item> SFDITEM_FIELD__TIM15_EGR_CC1G
//    <name> CC1G </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40014014) Capture/compare 1  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_EGR ) </loc>
//      <o.1..1> CC1G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM15_EGR_UG  ------------------------------------
// SVD Line: 15886

//  <item> SFDITEM_FIELD__TIM15_EGR_UG
//    <name> UG </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40014014) Update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_EGR ) </loc>
//      <o.0..0> UG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM15_EGR_CC2G  -----------------------------------
// SVD Line: 15892

//  <item> SFDITEM_FIELD__TIM15_EGR_CC2G
//    <name> CC2G </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40014014) Capture/Compare 2  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_EGR ) </loc>
//      <o.2..2> CC2G
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM15_EGR  -----------------------------------
// SVD Line: 15851

//  <rtree> SFDITEM_REG__TIM15_EGR
//    <name> EGR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40014014) event generation register </i>
//    <loc> ( (unsigned int)((TIM15_EGR >> 0) & 0xFFFFFFFF), ((TIM15_EGR = (TIM15_EGR & ~(0xE7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xE7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM15_EGR_BG </item>
//    <item> SFDITEM_FIELD__TIM15_EGR_TG </item>
//    <item> SFDITEM_FIELD__TIM15_EGR_COMG </item>
//    <item> SFDITEM_FIELD__TIM15_EGR_CC1G </item>
//    <item> SFDITEM_FIELD__TIM15_EGR_UG </item>
//    <item> SFDITEM_FIELD__TIM15_EGR_CC2G </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM15_CCMR1_Output  ---------------------------
// SVD Line: 15901

unsigned int TIM15_CCMR1_Output __AT (0x40014018);



// --------------------------  Field Item: TIM15_CCMR1_Output_OC1M_3  -----------------------------
// SVD Line: 15911

//  <item> SFDITEM_FIELD__TIM15_CCMR1_Output_OC1M_3
//    <name> OC1M_3 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40014018) Output Compare 1 mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_CCMR1_Output ) </loc>
//      <o.16..16> OC1M_3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM15_CCMR1_Output_OC1M  ------------------------------
// SVD Line: 15917

//  <item> SFDITEM_FIELD__TIM15_CCMR1_Output_OC1M
//    <name> OC1M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40014018) Output Compare 1 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM15_CCMR1_Output >> 4) & 0x7), ((TIM15_CCMR1_Output = (TIM15_CCMR1_Output & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: TIM15_CCMR1_Output_OC1PE  ------------------------------
// SVD Line: 15923

//  <item> SFDITEM_FIELD__TIM15_CCMR1_Output_OC1PE
//    <name> OC1PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40014018) Output Compare 1 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_CCMR1_Output ) </loc>
//      <o.3..3> OC1PE
//    </check>
//  </item>
//  


// --------------------------  Field Item: TIM15_CCMR1_Output_OC1FE  ------------------------------
// SVD Line: 15930

//  <item> SFDITEM_FIELD__TIM15_CCMR1_Output_OC1FE
//    <name> OC1FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40014018) Output Compare 1 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_CCMR1_Output ) </loc>
//      <o.2..2> OC1FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM15_CCMR1_Output_CC1S  ------------------------------
// SVD Line: 15937

//  <item> SFDITEM_FIELD__TIM15_CCMR1_Output_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40014018) Capture/Compare 1  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM15_CCMR1_Output >> 0) & 0x3), ((TIM15_CCMR1_Output = (TIM15_CCMR1_Output & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: TIM15_CCMR1_Output_OC2M_3  -----------------------------
// SVD Line: 15944

//  <item> SFDITEM_FIELD__TIM15_CCMR1_Output_OC2M_3
//    <name> OC2M_3 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40014018) Output Compare 2 mode - bit  3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_CCMR1_Output ) </loc>
//      <o.24..24> OC2M_3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM15_CCMR1_Output_OC2M  ------------------------------
// SVD Line: 15951

//  <item> SFDITEM_FIELD__TIM15_CCMR1_Output_OC2M
//    <name> OC2M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40014018) Output Compare 2 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM15_CCMR1_Output >> 12) & 0x7), ((TIM15_CCMR1_Output = (TIM15_CCMR1_Output & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: TIM15_CCMR1_Output_OC2PE  ------------------------------
// SVD Line: 15957

//  <item> SFDITEM_FIELD__TIM15_CCMR1_Output_OC2PE
//    <name> OC2PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40014018) Output Compare 2 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_CCMR1_Output ) </loc>
//      <o.11..11> OC2PE
//    </check>
//  </item>
//  


// --------------------------  Field Item: TIM15_CCMR1_Output_OC2FE  ------------------------------
// SVD Line: 15964

//  <item> SFDITEM_FIELD__TIM15_CCMR1_Output_OC2FE
//    <name> OC2FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40014018) Output Compare 2 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_CCMR1_Output ) </loc>
//      <o.10..10> OC2FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM15_CCMR1_Output_CC2S  ------------------------------
// SVD Line: 15971

//  <item> SFDITEM_FIELD__TIM15_CCMR1_Output_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40014018) Capture/Compare 2  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM15_CCMR1_Output >> 8) & 0x3), ((TIM15_CCMR1_Output = (TIM15_CCMR1_Output & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: TIM15_CCMR1_Output  -------------------------------
// SVD Line: 15901

//  <rtree> SFDITEM_REG__TIM15_CCMR1_Output
//    <name> CCMR1_Output </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014018) capture/compare mode register (output  mode) </i>
//    <loc> ( (unsigned int)((TIM15_CCMR1_Output >> 0) & 0xFFFFFFFF), ((TIM15_CCMR1_Output = (TIM15_CCMR1_Output & ~(0x1017F7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1017F7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM15_CCMR1_Output_OC1M_3 </item>
//    <item> SFDITEM_FIELD__TIM15_CCMR1_Output_OC1M </item>
//    <item> SFDITEM_FIELD__TIM15_CCMR1_Output_OC1PE </item>
//    <item> SFDITEM_FIELD__TIM15_CCMR1_Output_OC1FE </item>
//    <item> SFDITEM_FIELD__TIM15_CCMR1_Output_CC1S </item>
//    <item> SFDITEM_FIELD__TIM15_CCMR1_Output_OC2M_3 </item>
//    <item> SFDITEM_FIELD__TIM15_CCMR1_Output_OC2M </item>
//    <item> SFDITEM_FIELD__TIM15_CCMR1_Output_OC2PE </item>
//    <item> SFDITEM_FIELD__TIM15_CCMR1_Output_OC2FE </item>
//    <item> SFDITEM_FIELD__TIM15_CCMR1_Output_CC2S </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM15_CCMR1_Input  ----------------------------
// SVD Line: 15980

unsigned int TIM15_CCMR1_Input __AT (0x40014018);



// ---------------------------  Field Item: TIM15_CCMR1_Input_IC1F  -------------------------------
// SVD Line: 15991

//  <item> SFDITEM_FIELD__TIM15_CCMR1_Input_IC1F
//    <name> IC1F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40014018) Input capture 1 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM15_CCMR1_Input >> 4) & 0xF), ((TIM15_CCMR1_Input = (TIM15_CCMR1_Input & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: TIM15_CCMR1_Input_IC1PSC  ------------------------------
// SVD Line: 15997

//  <item> SFDITEM_FIELD__TIM15_CCMR1_Input_IC1PSC
//    <name> IC1PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40014018) Input capture 1 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM15_CCMR1_Input >> 2) & 0x3), ((TIM15_CCMR1_Input = (TIM15_CCMR1_Input & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM15_CCMR1_Input_CC1S  -------------------------------
// SVD Line: 16003

//  <item> SFDITEM_FIELD__TIM15_CCMR1_Input_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40014018) Capture/Compare 1  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM15_CCMR1_Input >> 0) & 0x3), ((TIM15_CCMR1_Input = (TIM15_CCMR1_Input & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM15_CCMR1_Input_IC2F  -------------------------------
// SVD Line: 16010

//  <item> SFDITEM_FIELD__TIM15_CCMR1_Input_IC2F
//    <name> IC2F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40014018) Input capture 2 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM15_CCMR1_Input >> 12) & 0xF), ((TIM15_CCMR1_Input = (TIM15_CCMR1_Input & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: TIM15_CCMR1_Input_IC2PSC  ------------------------------
// SVD Line: 16016

//  <item> SFDITEM_FIELD__TIM15_CCMR1_Input_IC2PSC
//    <name> IC2PSC </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40014018) Input capture 2 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM15_CCMR1_Input >> 10) & 0x3), ((TIM15_CCMR1_Input = (TIM15_CCMR1_Input & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM15_CCMR1_Input_CC2S  -------------------------------
// SVD Line: 16022

//  <item> SFDITEM_FIELD__TIM15_CCMR1_Input_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40014018) Capture/Compare 2  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM15_CCMR1_Input >> 8) & 0x3), ((TIM15_CCMR1_Input = (TIM15_CCMR1_Input & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM15_CCMR1_Input  -------------------------------
// SVD Line: 15980

//  <rtree> SFDITEM_REG__TIM15_CCMR1_Input
//    <name> CCMR1_Input </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014018) capture/compare mode register 1 (input  mode) </i>
//    <loc> ( (unsigned int)((TIM15_CCMR1_Input >> 0) & 0xFFFFFFFF), ((TIM15_CCMR1_Input = (TIM15_CCMR1_Input & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM15_CCMR1_Input_IC1F </item>
//    <item> SFDITEM_FIELD__TIM15_CCMR1_Input_IC1PSC </item>
//    <item> SFDITEM_FIELD__TIM15_CCMR1_Input_CC1S </item>
//    <item> SFDITEM_FIELD__TIM15_CCMR1_Input_IC2F </item>
//    <item> SFDITEM_FIELD__TIM15_CCMR1_Input_IC2PSC </item>
//    <item> SFDITEM_FIELD__TIM15_CCMR1_Input_CC2S </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM15_CCER  -------------------------------
// SVD Line: 16031

unsigned int TIM15_CCER __AT (0x40014020);



// ------------------------------  Field Item: TIM15_CCER_CC1NP  ----------------------------------
// SVD Line: 16041

//  <item> SFDITEM_FIELD__TIM15_CCER_CC1NP
//    <name> CC1NP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40014020) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_CCER ) </loc>
//      <o.3..3> CC1NP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM15_CCER_CC1NE  ----------------------------------
// SVD Line: 16048

//  <item> SFDITEM_FIELD__TIM15_CCER_CC1NE
//    <name> CC1NE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40014020) Capture/Compare 1 complementary output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_CCER ) </loc>
//      <o.2..2> CC1NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM15_CCER_CC1P  ----------------------------------
// SVD Line: 16055

//  <item> SFDITEM_FIELD__TIM15_CCER_CC1P
//    <name> CC1P </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40014020) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_CCER ) </loc>
//      <o.1..1> CC1P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM15_CCER_CC1E  ----------------------------------
// SVD Line: 16062

//  <item> SFDITEM_FIELD__TIM15_CCER_CC1E
//    <name> CC1E </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40014020) Capture/Compare 1 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_CCER ) </loc>
//      <o.0..0> CC1E
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM15_CCER_CC2NP  ----------------------------------
// SVD Line: 16069

//  <item> SFDITEM_FIELD__TIM15_CCER_CC2NP
//    <name> CC2NP </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40014020) Capture/Compare 2 complementary output  polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_CCER ) </loc>
//      <o.7..7> CC2NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM15_CCER_CC2P  ----------------------------------
// SVD Line: 16076

//  <item> SFDITEM_FIELD__TIM15_CCER_CC2P
//    <name> CC2P </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40014020) Capture/Compare 2 output  polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_CCER ) </loc>
//      <o.5..5> CC2P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM15_CCER_CC2E  ----------------------------------
// SVD Line: 16083

//  <item> SFDITEM_FIELD__TIM15_CCER_CC2E
//    <name> CC2E </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40014020) Capture/Compare 2 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_CCER ) </loc>
//      <o.4..4> CC2E
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM15_CCER  -----------------------------------
// SVD Line: 16031

//  <rtree> SFDITEM_REG__TIM15_CCER
//    <name> CCER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014020) capture/compare enable  register </i>
//    <loc> ( (unsigned int)((TIM15_CCER >> 0) & 0xFFFFFFFF), ((TIM15_CCER = (TIM15_CCER & ~(0xBFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM15_CCER_CC1NP </item>
//    <item> SFDITEM_FIELD__TIM15_CCER_CC1NE </item>
//    <item> SFDITEM_FIELD__TIM15_CCER_CC1P </item>
//    <item> SFDITEM_FIELD__TIM15_CCER_CC1E </item>
//    <item> SFDITEM_FIELD__TIM15_CCER_CC2NP </item>
//    <item> SFDITEM_FIELD__TIM15_CCER_CC2P </item>
//    <item> SFDITEM_FIELD__TIM15_CCER_CC2E </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM15_CNT  --------------------------------
// SVD Line: 16092

unsigned int TIM15_CNT __AT (0x40014024);



// --------------------------------  Field Item: TIM15_CNT_CNT  -----------------------------------
// SVD Line: 16100

//  <item> SFDITEM_FIELD__TIM15_CNT_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40014024) counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM15_CNT >> 0) & 0xFFFF), ((TIM15_CNT = (TIM15_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM15_CNT_UIFCPY  ----------------------------------
// SVD Line: 16107

//  <item> SFDITEM_FIELD__TIM15_CNT_UIFCPY
//    <name> UIFCPY </name>
//    <r> 
//    <i> [Bit 31] RO (@ 0x40014024) UIF Copy </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_CNT ) </loc>
//      <o.31..31> UIFCPY
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM15_CNT  -----------------------------------
// SVD Line: 16092

//  <rtree> SFDITEM_REG__TIM15_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014024) counter </i>
//    <loc> ( (unsigned int)((TIM15_CNT >> 0) & 0xFFFFFFFF), ((TIM15_CNT = (TIM15_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM15_CNT_CNT </item>
//    <item> SFDITEM_FIELD__TIM15_CNT_UIFCPY </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM15_PSC  --------------------------------
// SVD Line: 16116

unsigned int TIM15_PSC __AT (0x40014028);



// --------------------------------  Field Item: TIM15_PSC_PSC  -----------------------------------
// SVD Line: 16125

//  <item> SFDITEM_FIELD__TIM15_PSC_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40014028) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM15_PSC >> 0) & 0xFFFF), ((TIM15_PSC = (TIM15_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM15_PSC  -----------------------------------
// SVD Line: 16116

//  <rtree> SFDITEM_REG__TIM15_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014028) prescaler </i>
//    <loc> ( (unsigned int)((TIM15_PSC >> 0) & 0xFFFFFFFF), ((TIM15_PSC = (TIM15_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM15_PSC_PSC </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM15_ARR  --------------------------------
// SVD Line: 16133

unsigned int TIM15_ARR __AT (0x4001402C);



// --------------------------------  Field Item: TIM15_ARR_ARR  -----------------------------------
// SVD Line: 16142

//  <item> SFDITEM_FIELD__TIM15_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4001402C) Auto-reload value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM15_ARR >> 0) & 0xFFFF), ((TIM15_ARR = (TIM15_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM15_ARR  -----------------------------------
// SVD Line: 16133

//  <rtree> SFDITEM_REG__TIM15_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001402C) auto-reload register </i>
//    <loc> ( (unsigned int)((TIM15_ARR >> 0) & 0xFFFFFFFF), ((TIM15_ARR = (TIM15_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM15_ARR_ARR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM15_RCR  --------------------------------
// SVD Line: 16150

unsigned int TIM15_RCR __AT (0x40014030);



// --------------------------------  Field Item: TIM15_RCR_REP  -----------------------------------
// SVD Line: 16159

//  <item> SFDITEM_FIELD__TIM15_RCR_REP
//    <name> REP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40014030) Repetition counter value </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM15_RCR >> 0) & 0xFF), ((TIM15_RCR = (TIM15_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM15_RCR  -----------------------------------
// SVD Line: 16150

//  <rtree> SFDITEM_REG__TIM15_RCR
//    <name> RCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014030) repetition counter register </i>
//    <loc> ( (unsigned int)((TIM15_RCR >> 0) & 0xFFFFFFFF), ((TIM15_RCR = (TIM15_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM15_RCR_REP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM15_CCR1  -------------------------------
// SVD Line: 16167

unsigned int TIM15_CCR1 __AT (0x40014034);



// -------------------------------  Field Item: TIM15_CCR1_CCR1  ----------------------------------
// SVD Line: 16176

//  <item> SFDITEM_FIELD__TIM15_CCR1_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40014034) Capture/Compare 1 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM15_CCR1 >> 0) & 0xFFFF), ((TIM15_CCR1 = (TIM15_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIM15_CCR1  -----------------------------------
// SVD Line: 16167

//  <rtree> SFDITEM_REG__TIM15_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014034) capture/compare register 1 </i>
//    <loc> ( (unsigned int)((TIM15_CCR1 >> 0) & 0xFFFFFFFF), ((TIM15_CCR1 = (TIM15_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM15_CCR1_CCR1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM15_BDTR  -------------------------------
// SVD Line: 16184

unsigned int TIM15_BDTR __AT (0x40014044);



// -------------------------------  Field Item: TIM15_BDTR_DTG  -----------------------------------
// SVD Line: 16193

//  <item> SFDITEM_FIELD__TIM15_BDTR_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40014044) Dead-time generator setup </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM15_BDTR >> 0) & 0xFF), ((TIM15_BDTR = (TIM15_BDTR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM15_BDTR_LOCK  ----------------------------------
// SVD Line: 16199

//  <item> SFDITEM_FIELD__TIM15_BDTR_LOCK
//    <name> LOCK </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40014044) Lock configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM15_BDTR >> 8) & 0x3), ((TIM15_BDTR = (TIM15_BDTR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM15_BDTR_OSSI  ----------------------------------
// SVD Line: 16205

//  <item> SFDITEM_FIELD__TIM15_BDTR_OSSI
//    <name> OSSI </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40014044) Off-state selection for Idle  mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_BDTR ) </loc>
//      <o.10..10> OSSI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM15_BDTR_OSSR  ----------------------------------
// SVD Line: 16212

//  <item> SFDITEM_FIELD__TIM15_BDTR_OSSR
//    <name> OSSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40014044) Off-state selection for Run  mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_BDTR ) </loc>
//      <o.11..11> OSSR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM15_BDTR_BKE  -----------------------------------
// SVD Line: 16219

//  <item> SFDITEM_FIELD__TIM15_BDTR_BKE
//    <name> BKE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40014044) Break enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_BDTR ) </loc>
//      <o.12..12> BKE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM15_BDTR_BKP  -----------------------------------
// SVD Line: 16225

//  <item> SFDITEM_FIELD__TIM15_BDTR_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40014044) Break polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_BDTR ) </loc>
//      <o.13..13> BKP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM15_BDTR_AOE  -----------------------------------
// SVD Line: 16231

//  <item> SFDITEM_FIELD__TIM15_BDTR_AOE
//    <name> AOE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40014044) Automatic output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_BDTR ) </loc>
//      <o.14..14> AOE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM15_BDTR_MOE  -----------------------------------
// SVD Line: 16237

//  <item> SFDITEM_FIELD__TIM15_BDTR_MOE
//    <name> MOE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40014044) Main output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_BDTR ) </loc>
//      <o.15..15> MOE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM15_BDTR  -----------------------------------
// SVD Line: 16184

//  <rtree> SFDITEM_REG__TIM15_BDTR
//    <name> BDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014044) break and dead-time register </i>
//    <loc> ( (unsigned int)((TIM15_BDTR >> 0) & 0xFFFFFFFF), ((TIM15_BDTR = (TIM15_BDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM15_BDTR_DTG </item>
//    <item> SFDITEM_FIELD__TIM15_BDTR_LOCK </item>
//    <item> SFDITEM_FIELD__TIM15_BDTR_OSSI </item>
//    <item> SFDITEM_FIELD__TIM15_BDTR_OSSR </item>
//    <item> SFDITEM_FIELD__TIM15_BDTR_BKE </item>
//    <item> SFDITEM_FIELD__TIM15_BDTR_BKP </item>
//    <item> SFDITEM_FIELD__TIM15_BDTR_AOE </item>
//    <item> SFDITEM_FIELD__TIM15_BDTR_MOE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM15_DCR  --------------------------------
// SVD Line: 16245

unsigned int TIM15_DCR __AT (0x40014048);



// --------------------------------  Field Item: TIM15_DCR_DBL  -----------------------------------
// SVD Line: 16254

//  <item> SFDITEM_FIELD__TIM15_DCR_DBL
//    <name> DBL </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x40014048) DMA burst length </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM15_DCR >> 8) & 0x1F), ((TIM15_DCR = (TIM15_DCR & ~(0x1FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM15_DCR_DBA  -----------------------------------
// SVD Line: 16260

//  <item> SFDITEM_FIELD__TIM15_DCR_DBA
//    <name> DBA </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40014048) DMA base address </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM15_DCR >> 0) & 0x1F), ((TIM15_DCR = (TIM15_DCR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM15_DCR  -----------------------------------
// SVD Line: 16245

//  <rtree> SFDITEM_REG__TIM15_DCR
//    <name> DCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014048) DMA control register </i>
//    <loc> ( (unsigned int)((TIM15_DCR >> 0) & 0xFFFFFFFF), ((TIM15_DCR = (TIM15_DCR & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM15_DCR_DBL </item>
//    <item> SFDITEM_FIELD__TIM15_DCR_DBA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM15_DMAR  -------------------------------
// SVD Line: 16268

unsigned int TIM15_DMAR __AT (0x4001404C);



// -------------------------------  Field Item: TIM15_DMAR_DMAB  ----------------------------------
// SVD Line: 16277

//  <item> SFDITEM_FIELD__TIM15_DMAR_DMAB
//    <name> DMAB </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4001404C) DMA register for burst  accesses </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM15_DMAR >> 0) & 0xFFFF), ((TIM15_DMAR = (TIM15_DMAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIM15_DMAR  -----------------------------------
// SVD Line: 16268

//  <rtree> SFDITEM_REG__TIM15_DMAR
//    <name> DMAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001404C) DMA address for full transfer </i>
//    <loc> ( (unsigned int)((TIM15_DMAR >> 0) & 0xFFFFFFFF), ((TIM15_DMAR = (TIM15_DMAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM15_DMAR_DMAB </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM15_SMCR  -------------------------------
// SVD Line: 16286

unsigned int TIM15_SMCR __AT (0x40014008);



// ------------------------------  Field Item: TIM15_SMCR_SMS_3  ----------------------------------
// SVD Line: 16296

//  <item> SFDITEM_FIELD__TIM15_SMCR_SMS_3
//    <name> SMS_3 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40014008) Slave mode selection - bit  3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_SMCR ) </loc>
//      <o.16..16> SMS_3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM15_SMCR_MSM  -----------------------------------
// SVD Line: 16303

//  <item> SFDITEM_FIELD__TIM15_SMCR_MSM
//    <name> MSM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40014008) Master/slave mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_SMCR ) </loc>
//      <o.7..7> MSM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM15_SMCR_TS  -----------------------------------
// SVD Line: 16309

//  <item> SFDITEM_FIELD__TIM15_SMCR_TS
//    <name> TS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40014008) Trigger selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM15_SMCR >> 4) & 0x7), ((TIM15_SMCR = (TIM15_SMCR & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM15_SMCR_SMS  -----------------------------------
// SVD Line: 16315

//  <item> SFDITEM_FIELD__TIM15_SMCR_SMS
//    <name> SMS </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40014008) Slave mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM15_SMCR >> 0) & 0x7), ((TIM15_SMCR = (TIM15_SMCR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIM15_SMCR  -----------------------------------
// SVD Line: 16286

//  <rtree> SFDITEM_REG__TIM15_SMCR
//    <name> SMCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014008) TIM15 slave mode control  register </i>
//    <loc> ( (unsigned int)((TIM15_SMCR >> 0) & 0xFFFFFFFF), ((TIM15_SMCR = (TIM15_SMCR & ~(0x100F7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x100F7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM15_SMCR_SMS_3 </item>
//    <item> SFDITEM_FIELD__TIM15_SMCR_MSM </item>
//    <item> SFDITEM_FIELD__TIM15_SMCR_TS </item>
//    <item> SFDITEM_FIELD__TIM15_SMCR_SMS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM15_CCR2  -------------------------------
// SVD Line: 16323

unsigned int TIM15_CCR2 __AT (0x40014038);



// -------------------------------  Field Item: TIM15_CCR2_CCR2  ----------------------------------
// SVD Line: 16333

//  <item> SFDITEM_FIELD__TIM15_CCR2_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40014038) Capture/Compare 2 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM15_CCR2 >> 0) & 0xFFFF), ((TIM15_CCR2 = (TIM15_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIM15_CCR2  -----------------------------------
// SVD Line: 16323

//  <rtree> SFDITEM_REG__TIM15_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014038) TIM15 capture/compare register  2 </i>
//    <loc> ( (unsigned int)((TIM15_CCR2 >> 0) & 0xFFFFFFFF), ((TIM15_CCR2 = (TIM15_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM15_CCR2_CCR2 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM15_OR1  --------------------------------
// SVD Line: 16341

unsigned int TIM15_OR1 __AT (0x40014050);



// ---------------------------  Field Item: TIM15_OR1_ENCODER_MODE  -------------------------------
// SVD Line: 16350

//  <item> SFDITEM_FIELD__TIM15_OR1_ENCODER_MODE
//    <name> ENCODER_MODE </name>
//    <rw> 
//    <i> [Bits 2..1] RW (@ 0x40014050) Encoder mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM15_OR1 >> 1) & 0x3), ((TIM15_OR1 = (TIM15_OR1 & ~(0x3UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM15_OR1_TI1_RMP  ---------------------------------
// SVD Line: 16356

//  <item> SFDITEM_FIELD__TIM15_OR1_TI1_RMP
//    <name> TI1_RMP </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40014050) Input capture 1 remap </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_OR1 ) </loc>
//      <o.0..0> TI1_RMP
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM15_OR1  -----------------------------------
// SVD Line: 16341

//  <rtree> SFDITEM_REG__TIM15_OR1
//    <name> OR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014050) TIM15 option register 1 </i>
//    <loc> ( (unsigned int)((TIM15_OR1 >> 0) & 0xFFFFFFFF), ((TIM15_OR1 = (TIM15_OR1 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM15_OR1_ENCODER_MODE </item>
//    <item> SFDITEM_FIELD__TIM15_OR1_TI1_RMP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM15_OR2  --------------------------------
// SVD Line: 16364

unsigned int TIM15_OR2 __AT (0x40014060);



// ------------------------------  Field Item: TIM15_OR2_BKCMP2P  ---------------------------------
// SVD Line: 16373

//  <item> SFDITEM_FIELD__TIM15_OR2_BKCMP2P
//    <name> BKCMP2P </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40014060) BRK COMP2 input polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_OR2 ) </loc>
//      <o.11..11> BKCMP2P
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM15_OR2_BKCMP1P  ---------------------------------
// SVD Line: 16379

//  <item> SFDITEM_FIELD__TIM15_OR2_BKCMP1P
//    <name> BKCMP1P </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40014060) BRK COMP1 input polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_OR2 ) </loc>
//      <o.10..10> BKCMP1P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM15_OR2_BKINP  ----------------------------------
// SVD Line: 16385

//  <item> SFDITEM_FIELD__TIM15_OR2_BKINP
//    <name> BKINP </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40014060) BRK BKIN input polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_OR2 ) </loc>
//      <o.9..9> BKINP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM15_OR2_BKCMP2E  ---------------------------------
// SVD Line: 16391

//  <item> SFDITEM_FIELD__TIM15_OR2_BKCMP2E
//    <name> BKCMP2E </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40014060) BRK COMP2 enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_OR2 ) </loc>
//      <o.2..2> BKCMP2E
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM15_OR2_BKCMP1E  ---------------------------------
// SVD Line: 16397

//  <item> SFDITEM_FIELD__TIM15_OR2_BKCMP1E
//    <name> BKCMP1E </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40014060) BRK COMP1 enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_OR2 ) </loc>
//      <o.1..1> BKCMP1E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM15_OR2_BKINE  ----------------------------------
// SVD Line: 16403

//  <item> SFDITEM_FIELD__TIM15_OR2_BKINE
//    <name> BKINE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40014060) BRK BKIN input enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM15_OR2 ) </loc>
//      <o.0..0> BKINE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM15_OR2  -----------------------------------
// SVD Line: 16364

//  <rtree> SFDITEM_REG__TIM15_OR2
//    <name> OR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014060) TIM15 option register 2 </i>
//    <loc> ( (unsigned int)((TIM15_OR2 >> 0) & 0xFFFFFFFF), ((TIM15_OR2 = (TIM15_OR2 & ~(0xE07UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xE07) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM15_OR2_BKCMP2P </item>
//    <item> SFDITEM_FIELD__TIM15_OR2_BKCMP1P </item>
//    <item> SFDITEM_FIELD__TIM15_OR2_BKINP </item>
//    <item> SFDITEM_FIELD__TIM15_OR2_BKCMP2E </item>
//    <item> SFDITEM_FIELD__TIM15_OR2_BKCMP1E </item>
//    <item> SFDITEM_FIELD__TIM15_OR2_BKINE </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: TIM15  -------------------------------------
// SVD Line: 15580

//  <view> TIM15
//    <name> TIM15 </name>
//    <item> SFDITEM_REG__TIM15_CR1 </item>
//    <item> SFDITEM_REG__TIM15_CR2 </item>
//    <item> SFDITEM_REG__TIM15_DIER </item>
//    <item> SFDITEM_REG__TIM15_SR </item>
//    <item> SFDITEM_REG__TIM15_EGR </item>
//    <item> SFDITEM_REG__TIM15_CCMR1_Output </item>
//    <item> SFDITEM_REG__TIM15_CCMR1_Input </item>
//    <item> SFDITEM_REG__TIM15_CCER </item>
//    <item> SFDITEM_REG__TIM15_CNT </item>
//    <item> SFDITEM_REG__TIM15_PSC </item>
//    <item> SFDITEM_REG__TIM15_ARR </item>
//    <item> SFDITEM_REG__TIM15_RCR </item>
//    <item> SFDITEM_REG__TIM15_CCR1 </item>
//    <item> SFDITEM_REG__TIM15_BDTR </item>
//    <item> SFDITEM_REG__TIM15_DCR </item>
//    <item> SFDITEM_REG__TIM15_DMAR </item>
//    <item> SFDITEM_REG__TIM15_SMCR </item>
//    <item> SFDITEM_REG__TIM15_CCR2 </item>
//    <item> SFDITEM_REG__TIM15_OR1 </item>
//    <item> SFDITEM_REG__TIM15_OR2 </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIM16_CR1  --------------------------------
// SVD Line: 16440

unsigned int TIM16_CR1 __AT (0x40014400);



// --------------------------------  Field Item: TIM16_CR1_CEN  -----------------------------------
// SVD Line: 16449

//  <item> SFDITEM_FIELD__TIM16_CR1_CEN
//    <name> CEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40014400) Counter enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_CR1 ) </loc>
//      <o.0..0> CEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM16_CR1_UDIS  -----------------------------------
// SVD Line: 16455

//  <item> SFDITEM_FIELD__TIM16_CR1_UDIS
//    <name> UDIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40014400) Update disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_CR1 ) </loc>
//      <o.1..1> UDIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM16_CR1_URS  -----------------------------------
// SVD Line: 16461

//  <item> SFDITEM_FIELD__TIM16_CR1_URS
//    <name> URS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40014400) Update request source </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_CR1 ) </loc>
//      <o.2..2> URS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM16_CR1_OPM  -----------------------------------
// SVD Line: 16467

//  <item> SFDITEM_FIELD__TIM16_CR1_OPM
//    <name> OPM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40014400) One-pulse mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_CR1 ) </loc>
//      <o.3..3> OPM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM16_CR1_ARPE  -----------------------------------
// SVD Line: 16473

//  <item> SFDITEM_FIELD__TIM16_CR1_ARPE
//    <name> ARPE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40014400) Auto-reload preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_CR1 ) </loc>
//      <o.7..7> ARPE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM16_CR1_CKD  -----------------------------------
// SVD Line: 16479

//  <item> SFDITEM_FIELD__TIM16_CR1_CKD
//    <name> CKD </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40014400) Clock division </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM16_CR1 >> 8) & 0x3), ((TIM16_CR1 = (TIM16_CR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM16_CR1_UIFREMAP  ---------------------------------
// SVD Line: 16485

//  <item> SFDITEM_FIELD__TIM16_CR1_UIFREMAP
//    <name> UIFREMAP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40014400) UIF status bit remapping </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_CR1 ) </loc>
//      <o.11..11> UIFREMAP
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM16_CR1  -----------------------------------
// SVD Line: 16440

//  <rtree> SFDITEM_REG__TIM16_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014400) control register 1 </i>
//    <loc> ( (unsigned int)((TIM16_CR1 >> 0) & 0xFFFFFFFF), ((TIM16_CR1 = (TIM16_CR1 & ~(0xB8FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xB8F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM16_CR1_CEN </item>
//    <item> SFDITEM_FIELD__TIM16_CR1_UDIS </item>
//    <item> SFDITEM_FIELD__TIM16_CR1_URS </item>
//    <item> SFDITEM_FIELD__TIM16_CR1_OPM </item>
//    <item> SFDITEM_FIELD__TIM16_CR1_ARPE </item>
//    <item> SFDITEM_FIELD__TIM16_CR1_CKD </item>
//    <item> SFDITEM_FIELD__TIM16_CR1_UIFREMAP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM16_CR2  --------------------------------
// SVD Line: 16493

unsigned int TIM16_CR2 __AT (0x40014404);



// -------------------------------  Field Item: TIM16_CR2_OIS1N  ----------------------------------
// SVD Line: 16502

//  <item> SFDITEM_FIELD__TIM16_CR2_OIS1N
//    <name> OIS1N </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40014404) Output Idle state 1 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_CR2 ) </loc>
//      <o.9..9> OIS1N
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM16_CR2_OIS1  -----------------------------------
// SVD Line: 16508

//  <item> SFDITEM_FIELD__TIM16_CR2_OIS1
//    <name> OIS1 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40014404) Output Idle state 1 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_CR2 ) </loc>
//      <o.8..8> OIS1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM16_CR2_CCDS  -----------------------------------
// SVD Line: 16514

//  <item> SFDITEM_FIELD__TIM16_CR2_CCDS
//    <name> CCDS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40014404) Capture/compare DMA  selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_CR2 ) </loc>
//      <o.3..3> CCDS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM16_CR2_CCUS  -----------------------------------
// SVD Line: 16521

//  <item> SFDITEM_FIELD__TIM16_CR2_CCUS
//    <name> CCUS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40014404) Capture/compare control update  selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_CR2 ) </loc>
//      <o.2..2> CCUS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM16_CR2_CCPC  -----------------------------------
// SVD Line: 16528

//  <item> SFDITEM_FIELD__TIM16_CR2_CCPC
//    <name> CCPC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40014404) Capture/compare preloaded  control </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_CR2 ) </loc>
//      <o.0..0> CCPC
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM16_CR2  -----------------------------------
// SVD Line: 16493

//  <rtree> SFDITEM_REG__TIM16_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014404) control register 2 </i>
//    <loc> ( (unsigned int)((TIM16_CR2 >> 0) & 0xFFFFFFFF), ((TIM16_CR2 = (TIM16_CR2 & ~(0x30DUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x30D) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM16_CR2_OIS1N </item>
//    <item> SFDITEM_FIELD__TIM16_CR2_OIS1 </item>
//    <item> SFDITEM_FIELD__TIM16_CR2_CCDS </item>
//    <item> SFDITEM_FIELD__TIM16_CR2_CCUS </item>
//    <item> SFDITEM_FIELD__TIM16_CR2_CCPC </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM16_DIER  -------------------------------
// SVD Line: 16537

unsigned int TIM16_DIER __AT (0x4001440C);



// ------------------------------  Field Item: TIM16_DIER_COMDE  ----------------------------------
// SVD Line: 16546

//  <item> SFDITEM_FIELD__TIM16_DIER_COMDE
//    <name> COMDE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4001440C) COM DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_DIER ) </loc>
//      <o.13..13> COMDE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM16_DIER_CC1DE  ----------------------------------
// SVD Line: 16552

//  <item> SFDITEM_FIELD__TIM16_DIER_CC1DE
//    <name> CC1DE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4001440C) Capture/Compare 1 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_DIER ) </loc>
//      <o.9..9> CC1DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM16_DIER_UDE  -----------------------------------
// SVD Line: 16559

//  <item> SFDITEM_FIELD__TIM16_DIER_UDE
//    <name> UDE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4001440C) Update DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_DIER ) </loc>
//      <o.8..8> UDE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM16_DIER_BIE  -----------------------------------
// SVD Line: 16565

//  <item> SFDITEM_FIELD__TIM16_DIER_BIE
//    <name> BIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4001440C) Break interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_DIER ) </loc>
//      <o.7..7> BIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM16_DIER_COMIE  ----------------------------------
// SVD Line: 16571

//  <item> SFDITEM_FIELD__TIM16_DIER_COMIE
//    <name> COMIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4001440C) COM interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_DIER ) </loc>
//      <o.5..5> COMIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM16_DIER_CC1IE  ----------------------------------
// SVD Line: 16577

//  <item> SFDITEM_FIELD__TIM16_DIER_CC1IE
//    <name> CC1IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001440C) Capture/Compare 1 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_DIER ) </loc>
//      <o.1..1> CC1IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM16_DIER_UIE  -----------------------------------
// SVD Line: 16584

//  <item> SFDITEM_FIELD__TIM16_DIER_UIE
//    <name> UIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001440C) Update interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_DIER ) </loc>
//      <o.0..0> UIE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM16_DIER  -----------------------------------
// SVD Line: 16537

//  <rtree> SFDITEM_REG__TIM16_DIER
//    <name> DIER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001440C) DMA/Interrupt enable register </i>
//    <loc> ( (unsigned int)((TIM16_DIER >> 0) & 0xFFFFFFFF), ((TIM16_DIER = (TIM16_DIER & ~(0x23A3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x23A3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM16_DIER_COMDE </item>
//    <item> SFDITEM_FIELD__TIM16_DIER_CC1DE </item>
//    <item> SFDITEM_FIELD__TIM16_DIER_UDE </item>
//    <item> SFDITEM_FIELD__TIM16_DIER_BIE </item>
//    <item> SFDITEM_FIELD__TIM16_DIER_COMIE </item>
//    <item> SFDITEM_FIELD__TIM16_DIER_CC1IE </item>
//    <item> SFDITEM_FIELD__TIM16_DIER_UIE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM16_SR  --------------------------------
// SVD Line: 16592

unsigned int TIM16_SR __AT (0x40014410);



// -------------------------------  Field Item: TIM16_SR_CC1OF  -----------------------------------
// SVD Line: 16601

//  <item> SFDITEM_FIELD__TIM16_SR_CC1OF
//    <name> CC1OF </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40014410) Capture/Compare 1 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_SR ) </loc>
//      <o.9..9> CC1OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM16_SR_BIF  ------------------------------------
// SVD Line: 16608

//  <item> SFDITEM_FIELD__TIM16_SR_BIF
//    <name> BIF </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40014410) Break interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_SR ) </loc>
//      <o.7..7> BIF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM16_SR_COMIF  -----------------------------------
// SVD Line: 16614

//  <item> SFDITEM_FIELD__TIM16_SR_COMIF
//    <name> COMIF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40014410) COM interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_SR ) </loc>
//      <o.5..5> COMIF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM16_SR_CC1IF  -----------------------------------
// SVD Line: 16620

//  <item> SFDITEM_FIELD__TIM16_SR_CC1IF
//    <name> CC1IF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40014410) Capture/compare 1 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_SR ) </loc>
//      <o.1..1> CC1IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM16_SR_UIF  ------------------------------------
// SVD Line: 16627

//  <item> SFDITEM_FIELD__TIM16_SR_UIF
//    <name> UIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40014410) Update interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_SR ) </loc>
//      <o.0..0> UIF
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM16_SR  ------------------------------------
// SVD Line: 16592

//  <rtree> SFDITEM_REG__TIM16_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014410) status register </i>
//    <loc> ( (unsigned int)((TIM16_SR >> 0) & 0xFFFFFFFF), ((TIM16_SR = (TIM16_SR & ~(0x2A3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x2A3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM16_SR_CC1OF </item>
//    <item> SFDITEM_FIELD__TIM16_SR_BIF </item>
//    <item> SFDITEM_FIELD__TIM16_SR_COMIF </item>
//    <item> SFDITEM_FIELD__TIM16_SR_CC1IF </item>
//    <item> SFDITEM_FIELD__TIM16_SR_UIF </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM16_EGR  --------------------------------
// SVD Line: 16635

unsigned int TIM16_EGR __AT (0x40014414);



// --------------------------------  Field Item: TIM16_EGR_BG  ------------------------------------
// SVD Line: 16644

//  <item> SFDITEM_FIELD__TIM16_EGR_BG
//    <name> BG </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x40014414) Break generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_EGR ) </loc>
//      <o.7..7> BG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM16_EGR_COMG  -----------------------------------
// SVD Line: 16650

//  <item> SFDITEM_FIELD__TIM16_EGR_COMG
//    <name> COMG </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40014414) Capture/Compare control update  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_EGR ) </loc>
//      <o.5..5> COMG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM16_EGR_CC1G  -----------------------------------
// SVD Line: 16657

//  <item> SFDITEM_FIELD__TIM16_EGR_CC1G
//    <name> CC1G </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40014414) Capture/compare 1  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_EGR ) </loc>
//      <o.1..1> CC1G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM16_EGR_UG  ------------------------------------
// SVD Line: 16664

//  <item> SFDITEM_FIELD__TIM16_EGR_UG
//    <name> UG </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40014414) Update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_EGR ) </loc>
//      <o.0..0> UG
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM16_EGR  -----------------------------------
// SVD Line: 16635

//  <rtree> SFDITEM_REG__TIM16_EGR
//    <name> EGR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40014414) event generation register </i>
//    <loc> ( (unsigned int)((TIM16_EGR >> 0) & 0xFFFFFFFF), ((TIM16_EGR = (TIM16_EGR & ~(0xA3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xA3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM16_EGR_BG </item>
//    <item> SFDITEM_FIELD__TIM16_EGR_COMG </item>
//    <item> SFDITEM_FIELD__TIM16_EGR_CC1G </item>
//    <item> SFDITEM_FIELD__TIM16_EGR_UG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM16_CCMR1_Output  ---------------------------
// SVD Line: 16672

unsigned int TIM16_CCMR1_Output __AT (0x40014418);



// --------------------------  Field Item: TIM16_CCMR1_Output_OC1M_3  -----------------------------
// SVD Line: 16682

//  <item> SFDITEM_FIELD__TIM16_CCMR1_Output_OC1M_3
//    <name> OC1M_3 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40014418) Output Compare 1 mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_CCMR1_Output ) </loc>
//      <o.16..16> OC1M_3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM16_CCMR1_Output_OC1M  ------------------------------
// SVD Line: 16688

//  <item> SFDITEM_FIELD__TIM16_CCMR1_Output_OC1M
//    <name> OC1M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40014418) Output Compare 1 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM16_CCMR1_Output >> 4) & 0x7), ((TIM16_CCMR1_Output = (TIM16_CCMR1_Output & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: TIM16_CCMR1_Output_OC1PE  ------------------------------
// SVD Line: 16694

//  <item> SFDITEM_FIELD__TIM16_CCMR1_Output_OC1PE
//    <name> OC1PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40014418) Output Compare 1 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_CCMR1_Output ) </loc>
//      <o.3..3> OC1PE
//    </check>
//  </item>
//  


// --------------------------  Field Item: TIM16_CCMR1_Output_OC1FE  ------------------------------
// SVD Line: 16701

//  <item> SFDITEM_FIELD__TIM16_CCMR1_Output_OC1FE
//    <name> OC1FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40014418) Output Compare 1 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_CCMR1_Output ) </loc>
//      <o.2..2> OC1FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM16_CCMR1_Output_CC1S  ------------------------------
// SVD Line: 16708

//  <item> SFDITEM_FIELD__TIM16_CCMR1_Output_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40014418) Capture/Compare 1  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM16_CCMR1_Output >> 0) & 0x3), ((TIM16_CCMR1_Output = (TIM16_CCMR1_Output & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: TIM16_CCMR1_Output  -------------------------------
// SVD Line: 16672

//  <rtree> SFDITEM_REG__TIM16_CCMR1_Output
//    <name> CCMR1_Output </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014418) capture/compare mode register (output  mode) </i>
//    <loc> ( (unsigned int)((TIM16_CCMR1_Output >> 0) & 0xFFFFFFFF), ((TIM16_CCMR1_Output = (TIM16_CCMR1_Output & ~(0x1007FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1007F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM16_CCMR1_Output_OC1M_3 </item>
//    <item> SFDITEM_FIELD__TIM16_CCMR1_Output_OC1M </item>
//    <item> SFDITEM_FIELD__TIM16_CCMR1_Output_OC1PE </item>
//    <item> SFDITEM_FIELD__TIM16_CCMR1_Output_OC1FE </item>
//    <item> SFDITEM_FIELD__TIM16_CCMR1_Output_CC1S </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM16_CCMR1_Input  ----------------------------
// SVD Line: 16717

unsigned int TIM16_CCMR1_Input __AT (0x40014418);



// ---------------------------  Field Item: TIM16_CCMR1_Input_IC1F  -------------------------------
// SVD Line: 16728

//  <item> SFDITEM_FIELD__TIM16_CCMR1_Input_IC1F
//    <name> IC1F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40014418) Input capture 1 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM16_CCMR1_Input >> 4) & 0xF), ((TIM16_CCMR1_Input = (TIM16_CCMR1_Input & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: TIM16_CCMR1_Input_IC1PSC  ------------------------------
// SVD Line: 16734

//  <item> SFDITEM_FIELD__TIM16_CCMR1_Input_IC1PSC
//    <name> IC1PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40014418) Input capture 1 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM16_CCMR1_Input >> 2) & 0x3), ((TIM16_CCMR1_Input = (TIM16_CCMR1_Input & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM16_CCMR1_Input_CC1S  -------------------------------
// SVD Line: 16740

//  <item> SFDITEM_FIELD__TIM16_CCMR1_Input_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40014418) Capture/Compare 1  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM16_CCMR1_Input >> 0) & 0x3), ((TIM16_CCMR1_Input = (TIM16_CCMR1_Input & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM16_CCMR1_Input  -------------------------------
// SVD Line: 16717

//  <rtree> SFDITEM_REG__TIM16_CCMR1_Input
//    <name> CCMR1_Input </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014418) capture/compare mode register 1 (input  mode) </i>
//    <loc> ( (unsigned int)((TIM16_CCMR1_Input >> 0) & 0xFFFFFFFF), ((TIM16_CCMR1_Input = (TIM16_CCMR1_Input & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM16_CCMR1_Input_IC1F </item>
//    <item> SFDITEM_FIELD__TIM16_CCMR1_Input_IC1PSC </item>
//    <item> SFDITEM_FIELD__TIM16_CCMR1_Input_CC1S </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM16_CCER  -------------------------------
// SVD Line: 16749

unsigned int TIM16_CCER __AT (0x40014420);



// ------------------------------  Field Item: TIM16_CCER_CC1NP  ----------------------------------
// SVD Line: 16759

//  <item> SFDITEM_FIELD__TIM16_CCER_CC1NP
//    <name> CC1NP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40014420) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_CCER ) </loc>
//      <o.3..3> CC1NP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM16_CCER_CC1NE  ----------------------------------
// SVD Line: 16766

//  <item> SFDITEM_FIELD__TIM16_CCER_CC1NE
//    <name> CC1NE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40014420) Capture/Compare 1 complementary output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_CCER ) </loc>
//      <o.2..2> CC1NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM16_CCER_CC1P  ----------------------------------
// SVD Line: 16773

//  <item> SFDITEM_FIELD__TIM16_CCER_CC1P
//    <name> CC1P </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40014420) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_CCER ) </loc>
//      <o.1..1> CC1P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM16_CCER_CC1E  ----------------------------------
// SVD Line: 16780

//  <item> SFDITEM_FIELD__TIM16_CCER_CC1E
//    <name> CC1E </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40014420) Capture/Compare 1 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_CCER ) </loc>
//      <o.0..0> CC1E
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM16_CCER  -----------------------------------
// SVD Line: 16749

//  <rtree> SFDITEM_REG__TIM16_CCER
//    <name> CCER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014420) capture/compare enable  register </i>
//    <loc> ( (unsigned int)((TIM16_CCER >> 0) & 0xFFFFFFFF), ((TIM16_CCER = (TIM16_CCER & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM16_CCER_CC1NP </item>
//    <item> SFDITEM_FIELD__TIM16_CCER_CC1NE </item>
//    <item> SFDITEM_FIELD__TIM16_CCER_CC1P </item>
//    <item> SFDITEM_FIELD__TIM16_CCER_CC1E </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM16_CNT  --------------------------------
// SVD Line: 16789

unsigned int TIM16_CNT __AT (0x40014424);



// --------------------------------  Field Item: TIM16_CNT_CNT  -----------------------------------
// SVD Line: 16797

//  <item> SFDITEM_FIELD__TIM16_CNT_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40014424) counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM16_CNT >> 0) & 0xFFFF), ((TIM16_CNT = (TIM16_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM16_CNT_UIFCPY  ----------------------------------
// SVD Line: 16804

//  <item> SFDITEM_FIELD__TIM16_CNT_UIFCPY
//    <name> UIFCPY </name>
//    <r> 
//    <i> [Bit 31] RO (@ 0x40014424) UIF Copy </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_CNT ) </loc>
//      <o.31..31> UIFCPY
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM16_CNT  -----------------------------------
// SVD Line: 16789

//  <rtree> SFDITEM_REG__TIM16_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014424) counter </i>
//    <loc> ( (unsigned int)((TIM16_CNT >> 0) & 0xFFFFFFFF), ((TIM16_CNT = (TIM16_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM16_CNT_CNT </item>
//    <item> SFDITEM_FIELD__TIM16_CNT_UIFCPY </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM16_PSC  --------------------------------
// SVD Line: 16813

unsigned int TIM16_PSC __AT (0x40014428);



// --------------------------------  Field Item: TIM16_PSC_PSC  -----------------------------------
// SVD Line: 16822

//  <item> SFDITEM_FIELD__TIM16_PSC_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40014428) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM16_PSC >> 0) & 0xFFFF), ((TIM16_PSC = (TIM16_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM16_PSC  -----------------------------------
// SVD Line: 16813

//  <rtree> SFDITEM_REG__TIM16_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014428) prescaler </i>
//    <loc> ( (unsigned int)((TIM16_PSC >> 0) & 0xFFFFFFFF), ((TIM16_PSC = (TIM16_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM16_PSC_PSC </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM16_ARR  --------------------------------
// SVD Line: 16830

unsigned int TIM16_ARR __AT (0x4001442C);



// --------------------------------  Field Item: TIM16_ARR_ARR  -----------------------------------
// SVD Line: 16839

//  <item> SFDITEM_FIELD__TIM16_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4001442C) Auto-reload value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM16_ARR >> 0) & 0xFFFF), ((TIM16_ARR = (TIM16_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM16_ARR  -----------------------------------
// SVD Line: 16830

//  <rtree> SFDITEM_REG__TIM16_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001442C) auto-reload register </i>
//    <loc> ( (unsigned int)((TIM16_ARR >> 0) & 0xFFFFFFFF), ((TIM16_ARR = (TIM16_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM16_ARR_ARR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM16_RCR  --------------------------------
// SVD Line: 16847

unsigned int TIM16_RCR __AT (0x40014430);



// --------------------------------  Field Item: TIM16_RCR_REP  -----------------------------------
// SVD Line: 16856

//  <item> SFDITEM_FIELD__TIM16_RCR_REP
//    <name> REP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40014430) Repetition counter value </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM16_RCR >> 0) & 0xFF), ((TIM16_RCR = (TIM16_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM16_RCR  -----------------------------------
// SVD Line: 16847

//  <rtree> SFDITEM_REG__TIM16_RCR
//    <name> RCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014430) repetition counter register </i>
//    <loc> ( (unsigned int)((TIM16_RCR >> 0) & 0xFFFFFFFF), ((TIM16_RCR = (TIM16_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM16_RCR_REP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM16_CCR1  -------------------------------
// SVD Line: 16864

unsigned int TIM16_CCR1 __AT (0x40014434);



// -------------------------------  Field Item: TIM16_CCR1_CCR1  ----------------------------------
// SVD Line: 16873

//  <item> SFDITEM_FIELD__TIM16_CCR1_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40014434) Capture/Compare 1 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM16_CCR1 >> 0) & 0xFFFF), ((TIM16_CCR1 = (TIM16_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIM16_CCR1  -----------------------------------
// SVD Line: 16864

//  <rtree> SFDITEM_REG__TIM16_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014434) capture/compare register 1 </i>
//    <loc> ( (unsigned int)((TIM16_CCR1 >> 0) & 0xFFFFFFFF), ((TIM16_CCR1 = (TIM16_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM16_CCR1_CCR1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM16_BDTR  -------------------------------
// SVD Line: 16881

unsigned int TIM16_BDTR __AT (0x40014444);



// -------------------------------  Field Item: TIM16_BDTR_DTG  -----------------------------------
// SVD Line: 16890

//  <item> SFDITEM_FIELD__TIM16_BDTR_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40014444) Dead-time generator setup </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM16_BDTR >> 0) & 0xFF), ((TIM16_BDTR = (TIM16_BDTR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM16_BDTR_LOCK  ----------------------------------
// SVD Line: 16896

//  <item> SFDITEM_FIELD__TIM16_BDTR_LOCK
//    <name> LOCK </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40014444) Lock configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM16_BDTR >> 8) & 0x3), ((TIM16_BDTR = (TIM16_BDTR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM16_BDTR_OSSI  ----------------------------------
// SVD Line: 16902

//  <item> SFDITEM_FIELD__TIM16_BDTR_OSSI
//    <name> OSSI </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40014444) Off-state selection for Idle  mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_BDTR ) </loc>
//      <o.10..10> OSSI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM16_BDTR_OSSR  ----------------------------------
// SVD Line: 16909

//  <item> SFDITEM_FIELD__TIM16_BDTR_OSSR
//    <name> OSSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40014444) Off-state selection for Run  mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_BDTR ) </loc>
//      <o.11..11> OSSR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM16_BDTR_BKE  -----------------------------------
// SVD Line: 16916

//  <item> SFDITEM_FIELD__TIM16_BDTR_BKE
//    <name> BKE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40014444) Break enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_BDTR ) </loc>
//      <o.12..12> BKE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM16_BDTR_BKP  -----------------------------------
// SVD Line: 16922

//  <item> SFDITEM_FIELD__TIM16_BDTR_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40014444) Break polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_BDTR ) </loc>
//      <o.13..13> BKP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM16_BDTR_AOE  -----------------------------------
// SVD Line: 16928

//  <item> SFDITEM_FIELD__TIM16_BDTR_AOE
//    <name> AOE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40014444) Automatic output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_BDTR ) </loc>
//      <o.14..14> AOE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM16_BDTR_MOE  -----------------------------------
// SVD Line: 16934

//  <item> SFDITEM_FIELD__TIM16_BDTR_MOE
//    <name> MOE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40014444) Main output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_BDTR ) </loc>
//      <o.15..15> MOE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM16_BDTR  -----------------------------------
// SVD Line: 16881

//  <rtree> SFDITEM_REG__TIM16_BDTR
//    <name> BDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014444) break and dead-time register </i>
//    <loc> ( (unsigned int)((TIM16_BDTR >> 0) & 0xFFFFFFFF), ((TIM16_BDTR = (TIM16_BDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM16_BDTR_DTG </item>
//    <item> SFDITEM_FIELD__TIM16_BDTR_LOCK </item>
//    <item> SFDITEM_FIELD__TIM16_BDTR_OSSI </item>
//    <item> SFDITEM_FIELD__TIM16_BDTR_OSSR </item>
//    <item> SFDITEM_FIELD__TIM16_BDTR_BKE </item>
//    <item> SFDITEM_FIELD__TIM16_BDTR_BKP </item>
//    <item> SFDITEM_FIELD__TIM16_BDTR_AOE </item>
//    <item> SFDITEM_FIELD__TIM16_BDTR_MOE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM16_DCR  --------------------------------
// SVD Line: 16942

unsigned int TIM16_DCR __AT (0x40014448);



// --------------------------------  Field Item: TIM16_DCR_DBL  -----------------------------------
// SVD Line: 16951

//  <item> SFDITEM_FIELD__TIM16_DCR_DBL
//    <name> DBL </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x40014448) DMA burst length </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM16_DCR >> 8) & 0x1F), ((TIM16_DCR = (TIM16_DCR & ~(0x1FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM16_DCR_DBA  -----------------------------------
// SVD Line: 16957

//  <item> SFDITEM_FIELD__TIM16_DCR_DBA
//    <name> DBA </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40014448) DMA base address </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM16_DCR >> 0) & 0x1F), ((TIM16_DCR = (TIM16_DCR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM16_DCR  -----------------------------------
// SVD Line: 16942

//  <rtree> SFDITEM_REG__TIM16_DCR
//    <name> DCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014448) DMA control register </i>
//    <loc> ( (unsigned int)((TIM16_DCR >> 0) & 0xFFFFFFFF), ((TIM16_DCR = (TIM16_DCR & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM16_DCR_DBL </item>
//    <item> SFDITEM_FIELD__TIM16_DCR_DBA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM16_DMAR  -------------------------------
// SVD Line: 16965

unsigned int TIM16_DMAR __AT (0x4001444C);



// -------------------------------  Field Item: TIM16_DMAR_DMAB  ----------------------------------
// SVD Line: 16974

//  <item> SFDITEM_FIELD__TIM16_DMAR_DMAB
//    <name> DMAB </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4001444C) DMA register for burst  accesses </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM16_DMAR >> 0) & 0xFFFF), ((TIM16_DMAR = (TIM16_DMAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIM16_DMAR  -----------------------------------
// SVD Line: 16965

//  <rtree> SFDITEM_REG__TIM16_DMAR
//    <name> DMAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001444C) DMA address for full transfer </i>
//    <loc> ( (unsigned int)((TIM16_DMAR >> 0) & 0xFFFFFFFF), ((TIM16_DMAR = (TIM16_DMAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM16_DMAR_DMAB </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM16_OR1  --------------------------------
// SVD Line: 16983

unsigned int TIM16_OR1 __AT (0x40014450);



// ------------------------------  Field Item: TIM16_OR1_TI1_RMP  ---------------------------------
// SVD Line: 16992

//  <item> SFDITEM_FIELD__TIM16_OR1_TI1_RMP
//    <name> TI1_RMP </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40014450) Input capture 1 remap </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM16_OR1 >> 0) & 0x3), ((TIM16_OR1 = (TIM16_OR1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM16_OR1  -----------------------------------
// SVD Line: 16983

//  <rtree> SFDITEM_REG__TIM16_OR1
//    <name> OR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014450) TIM16 option register 1 </i>
//    <loc> ( (unsigned int)((TIM16_OR1 >> 0) & 0xFFFFFFFF), ((TIM16_OR1 = (TIM16_OR1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM16_OR1_TI1_RMP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM16_OR2  --------------------------------
// SVD Line: 17000

unsigned int TIM16_OR2 __AT (0x40014460);



// -------------------------------  Field Item: TIM16_OR2_BKINE  ----------------------------------
// SVD Line: 17009

//  <item> SFDITEM_FIELD__TIM16_OR2_BKINE
//    <name> BKINE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40014460) BRK BKIN input enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_OR2 ) </loc>
//      <o.0..0> BKINE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM16_OR2_BKCMP1E  ---------------------------------
// SVD Line: 17015

//  <item> SFDITEM_FIELD__TIM16_OR2_BKCMP1E
//    <name> BKCMP1E </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40014460) BRK COMP1 enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_OR2 ) </loc>
//      <o.1..1> BKCMP1E
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM16_OR2_BKCMP2E  ---------------------------------
// SVD Line: 17021

//  <item> SFDITEM_FIELD__TIM16_OR2_BKCMP2E
//    <name> BKCMP2E </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40014460) BRK COMP2 enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_OR2 ) </loc>
//      <o.2..2> BKCMP2E
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIM16_OR2_BKDFBK1E  ---------------------------------
// SVD Line: 17027

//  <item> SFDITEM_FIELD__TIM16_OR2_BKDFBK1E
//    <name> BKDFBK1E </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40014460) BRK DFSDM_BREAK1 enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_OR2 ) </loc>
//      <o.8..8> BKDFBK1E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM16_OR2_BKINP  ----------------------------------
// SVD Line: 17033

//  <item> SFDITEM_FIELD__TIM16_OR2_BKINP
//    <name> BKINP </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40014460) BRK BKIN input polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_OR2 ) </loc>
//      <o.9..9> BKINP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM16_OR2_BKCMP1P  ---------------------------------
// SVD Line: 17039

//  <item> SFDITEM_FIELD__TIM16_OR2_BKCMP1P
//    <name> BKCMP1P </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40014460) BRK COMP1 input polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_OR2 ) </loc>
//      <o.10..10> BKCMP1P
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM16_OR2_BKCMP2P  ---------------------------------
// SVD Line: 17045

//  <item> SFDITEM_FIELD__TIM16_OR2_BKCMP2P
//    <name> BKCMP2P </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40014460) BRK COMP2 input polarit </i>
//    <check> 
//      <loc> ( (unsigned int) TIM16_OR2 ) </loc>
//      <o.11..11> BKCMP2P
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM16_OR2  -----------------------------------
// SVD Line: 17000

//  <rtree> SFDITEM_REG__TIM16_OR2
//    <name> OR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014460) TIM17 option register 1 </i>
//    <loc> ( (unsigned int)((TIM16_OR2 >> 0) & 0xFFFFFFFF), ((TIM16_OR2 = (TIM16_OR2 & ~(0xF07UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF07) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM16_OR2_BKINE </item>
//    <item> SFDITEM_FIELD__TIM16_OR2_BKCMP1E </item>
//    <item> SFDITEM_FIELD__TIM16_OR2_BKCMP2E </item>
//    <item> SFDITEM_FIELD__TIM16_OR2_BKDFBK1E </item>
//    <item> SFDITEM_FIELD__TIM16_OR2_BKINP </item>
//    <item> SFDITEM_FIELD__TIM16_OR2_BKCMP1P </item>
//    <item> SFDITEM_FIELD__TIM16_OR2_BKCMP2P </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: TIM16  -------------------------------------
// SVD Line: 16413

//  <view> TIM16
//    <name> TIM16 </name>
//    <item> SFDITEM_REG__TIM16_CR1 </item>
//    <item> SFDITEM_REG__TIM16_CR2 </item>
//    <item> SFDITEM_REG__TIM16_DIER </item>
//    <item> SFDITEM_REG__TIM16_SR </item>
//    <item> SFDITEM_REG__TIM16_EGR </item>
//    <item> SFDITEM_REG__TIM16_CCMR1_Output </item>
//    <item> SFDITEM_REG__TIM16_CCMR1_Input </item>
//    <item> SFDITEM_REG__TIM16_CCER </item>
//    <item> SFDITEM_REG__TIM16_CNT </item>
//    <item> SFDITEM_REG__TIM16_PSC </item>
//    <item> SFDITEM_REG__TIM16_ARR </item>
//    <item> SFDITEM_REG__TIM16_RCR </item>
//    <item> SFDITEM_REG__TIM16_CCR1 </item>
//    <item> SFDITEM_REG__TIM16_BDTR </item>
//    <item> SFDITEM_REG__TIM16_DCR </item>
//    <item> SFDITEM_REG__TIM16_DMAR </item>
//    <item> SFDITEM_REG__TIM16_OR1 </item>
//    <item> SFDITEM_REG__TIM16_OR2 </item>
//  </view>
//  


// -----------------------------  Register Item Address: TIM2_CR1  --------------------------------
// SVD Line: 17071

unsigned int TIM2_CR1 __AT (0x40000000);



// --------------------------------  Field Item: TIM2_CR1_CKD  ------------------------------------
// SVD Line: 17080

//  <item> SFDITEM_FIELD__TIM2_CR1_CKD
//    <name> CKD </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40000000) Clock division </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CR1 >> 8) & 0x3), ((TIM2_CR1 = (TIM2_CR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR1_ARPE  -----------------------------------
// SVD Line: 17086

//  <item> SFDITEM_FIELD__TIM2_CR1_ARPE
//    <name> ARPE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000000) Auto-reload preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR1 ) </loc>
//      <o.7..7> ARPE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR1_CMS  ------------------------------------
// SVD Line: 17092

//  <item> SFDITEM_FIELD__TIM2_CR1_CMS
//    <name> CMS </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x40000000) Center-aligned mode  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CR1 >> 5) & 0x3), ((TIM2_CR1 = (TIM2_CR1 & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR1_DIR  ------------------------------------
// SVD Line: 17099

//  <item> SFDITEM_FIELD__TIM2_CR1_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000000) Direction </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR1 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR1_OPM  ------------------------------------
// SVD Line: 17105

//  <item> SFDITEM_FIELD__TIM2_CR1_OPM
//    <name> OPM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000000) One-pulse mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR1 ) </loc>
//      <o.3..3> OPM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR1_URS  ------------------------------------
// SVD Line: 17111

//  <item> SFDITEM_FIELD__TIM2_CR1_URS
//    <name> URS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000000) Update request source </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR1 ) </loc>
//      <o.2..2> URS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR1_UDIS  -----------------------------------
// SVD Line: 17117

//  <item> SFDITEM_FIELD__TIM2_CR1_UDIS
//    <name> UDIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000000) Update disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR1 ) </loc>
//      <o.1..1> UDIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR1_CEN  ------------------------------------
// SVD Line: 17123

//  <item> SFDITEM_FIELD__TIM2_CR1_CEN
//    <name> CEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000000) Counter enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR1 ) </loc>
//      <o.0..0> CEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2_CR1_UIFREMAP  ---------------------------------
// SVD Line: 17129

//  <item> SFDITEM_FIELD__TIM2_CR1_UIFREMAP
//    <name> UIFREMAP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000000) UIF status bit remapping </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR1 ) </loc>
//      <o.11..11> UIFREMAP
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_CR1  ------------------------------------
// SVD Line: 17071

//  <rtree> SFDITEM_REG__TIM2_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000000) control register 1 </i>
//    <loc> ( (unsigned int)((TIM2_CR1 >> 0) & 0xFFFFFFFF), ((TIM2_CR1 = (TIM2_CR1 & ~(0xBFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CR1_CKD </item>
//    <item> SFDITEM_FIELD__TIM2_CR1_ARPE </item>
//    <item> SFDITEM_FIELD__TIM2_CR1_CMS </item>
//    <item> SFDITEM_FIELD__TIM2_CR1_DIR </item>
//    <item> SFDITEM_FIELD__TIM2_CR1_OPM </item>
//    <item> SFDITEM_FIELD__TIM2_CR1_URS </item>
//    <item> SFDITEM_FIELD__TIM2_CR1_UDIS </item>
//    <item> SFDITEM_FIELD__TIM2_CR1_CEN </item>
//    <item> SFDITEM_FIELD__TIM2_CR1_UIFREMAP </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM2_CR2  --------------------------------
// SVD Line: 17137

unsigned int TIM2_CR2 __AT (0x40000004);



// --------------------------------  Field Item: TIM2_CR2_TI1S  -----------------------------------
// SVD Line: 17146

//  <item> SFDITEM_FIELD__TIM2_CR2_TI1S
//    <name> TI1S </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000004) TI1 selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR2 ) </loc>
//      <o.7..7> TI1S
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR2_MMS  ------------------------------------
// SVD Line: 17152

//  <item> SFDITEM_FIELD__TIM2_CR2_MMS
//    <name> MMS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40000004) Master mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CR2 >> 4) & 0x7), ((TIM2_CR2 = (TIM2_CR2 & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR2_CCDS  -----------------------------------
// SVD Line: 17158

//  <item> SFDITEM_FIELD__TIM2_CR2_CCDS
//    <name> CCDS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000004) Capture/compare DMA  selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR2 ) </loc>
//      <o.3..3> CCDS
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_CR2  ------------------------------------
// SVD Line: 17137

//  <rtree> SFDITEM_REG__TIM2_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000004) control register 2 </i>
//    <loc> ( (unsigned int)((TIM2_CR2 >> 0) & 0xFFFFFFFF), ((TIM2_CR2 = (TIM2_CR2 & ~(0xF8UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF8) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CR2_TI1S </item>
//    <item> SFDITEM_FIELD__TIM2_CR2_MMS </item>
//    <item> SFDITEM_FIELD__TIM2_CR2_CCDS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2_SMCR  --------------------------------
// SVD Line: 17167

unsigned int TIM2_SMCR __AT (0x40000008);



// --------------------------------  Field Item: TIM2_SMCR_ETP  -----------------------------------
// SVD Line: 17176

//  <item> SFDITEM_FIELD__TIM2_SMCR_ETP
//    <name> ETP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000008) External trigger polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SMCR ) </loc>
//      <o.15..15> ETP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SMCR_ECE  -----------------------------------
// SVD Line: 17182

//  <item> SFDITEM_FIELD__TIM2_SMCR_ECE
//    <name> ECE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40000008) External clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SMCR ) </loc>
//      <o.14..14> ECE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_SMCR_ETPS  -----------------------------------
// SVD Line: 17188

//  <item> SFDITEM_FIELD__TIM2_SMCR_ETPS
//    <name> ETPS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40000008) External trigger prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_SMCR >> 12) & 0x3), ((TIM2_SMCR = (TIM2_SMCR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SMCR_ETF  -----------------------------------
// SVD Line: 17194

//  <item> SFDITEM_FIELD__TIM2_SMCR_ETF
//    <name> ETF </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40000008) External trigger filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_SMCR >> 8) & 0xF), ((TIM2_SMCR = (TIM2_SMCR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SMCR_MSM  -----------------------------------
// SVD Line: 17200

//  <item> SFDITEM_FIELD__TIM2_SMCR_MSM
//    <name> MSM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000008) Master/Slave mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SMCR ) </loc>
//      <o.7..7> MSM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SMCR_TS  ------------------------------------
// SVD Line: 17206

//  <item> SFDITEM_FIELD__TIM2_SMCR_TS
//    <name> TS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40000008) Trigger selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_SMCR >> 4) & 0x7), ((TIM2_SMCR = (TIM2_SMCR & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SMCR_SMS  -----------------------------------
// SVD Line: 17212

//  <item> SFDITEM_FIELD__TIM2_SMCR_SMS
//    <name> SMS </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40000008) Slave mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_SMCR >> 0) & 0x7), ((TIM2_SMCR = (TIM2_SMCR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM2_SMCR_SMS_3  ----------------------------------
// SVD Line: 17218

//  <item> SFDITEM_FIELD__TIM2_SMCR_SMS_3
//    <name> SMS_3 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40000008) Slave mode selection - bit  3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SMCR ) </loc>
//      <o.16..16> SMS_3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_SMCR_OCCS  -----------------------------------
// SVD Line: 17225

//  <item> SFDITEM_FIELD__TIM2_SMCR_OCCS
//    <name> OCCS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000008) OCREF clear selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SMCR ) </loc>
//      <o.3..3> OCCS
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_SMCR  -----------------------------------
// SVD Line: 17167

//  <rtree> SFDITEM_REG__TIM2_SMCR
//    <name> SMCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000008) slave mode control register </i>
//    <loc> ( (unsigned int)((TIM2_SMCR >> 0) & 0xFFFFFFFF), ((TIM2_SMCR = (TIM2_SMCR & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_SMCR_ETP </item>
//    <item> SFDITEM_FIELD__TIM2_SMCR_ECE </item>
//    <item> SFDITEM_FIELD__TIM2_SMCR_ETPS </item>
//    <item> SFDITEM_FIELD__TIM2_SMCR_ETF </item>
//    <item> SFDITEM_FIELD__TIM2_SMCR_MSM </item>
//    <item> SFDITEM_FIELD__TIM2_SMCR_TS </item>
//    <item> SFDITEM_FIELD__TIM2_SMCR_SMS </item>
//    <item> SFDITEM_FIELD__TIM2_SMCR_SMS_3 </item>
//    <item> SFDITEM_FIELD__TIM2_SMCR_OCCS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2_DIER  --------------------------------
// SVD Line: 17233

unsigned int TIM2_DIER __AT (0x4000000C);



// --------------------------------  Field Item: TIM2_DIER_TDE  -----------------------------------
// SVD Line: 17242

//  <item> SFDITEM_FIELD__TIM2_DIER_TDE
//    <name> TDE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4000000C) Trigger DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.14..14> TDE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_DIER_CC4DE  ----------------------------------
// SVD Line: 17248

//  <item> SFDITEM_FIELD__TIM2_DIER_CC4DE
//    <name> CC4DE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4000000C) Capture/Compare 4 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.12..12> CC4DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_DIER_CC3DE  ----------------------------------
// SVD Line: 17255

//  <item> SFDITEM_FIELD__TIM2_DIER_CC3DE
//    <name> CC3DE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000000C) Capture/Compare 3 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.11..11> CC3DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_DIER_CC2DE  ----------------------------------
// SVD Line: 17262

//  <item> SFDITEM_FIELD__TIM2_DIER_CC2DE
//    <name> CC2DE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000000C) Capture/Compare 2 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.10..10> CC2DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_DIER_CC1DE  ----------------------------------
// SVD Line: 17269

//  <item> SFDITEM_FIELD__TIM2_DIER_CC1DE
//    <name> CC1DE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000000C) Capture/Compare 1 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.9..9> CC1DE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_DIER_UDE  -----------------------------------
// SVD Line: 17276

//  <item> SFDITEM_FIELD__TIM2_DIER_UDE
//    <name> UDE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000000C) Update DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.8..8> UDE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_DIER_TIE  -----------------------------------
// SVD Line: 17282

//  <item> SFDITEM_FIELD__TIM2_DIER_TIE
//    <name> TIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000000C) Trigger interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.6..6> TIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_DIER_CC4IE  ----------------------------------
// SVD Line: 17288

//  <item> SFDITEM_FIELD__TIM2_DIER_CC4IE
//    <name> CC4IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000000C) Capture/Compare 4 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.4..4> CC4IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_DIER_CC3IE  ----------------------------------
// SVD Line: 17295

//  <item> SFDITEM_FIELD__TIM2_DIER_CC3IE
//    <name> CC3IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000000C) Capture/Compare 3 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.3..3> CC3IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_DIER_CC2IE  ----------------------------------
// SVD Line: 17302

//  <item> SFDITEM_FIELD__TIM2_DIER_CC2IE
//    <name> CC2IE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000000C) Capture/Compare 2 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.2..2> CC2IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_DIER_CC1IE  ----------------------------------
// SVD Line: 17309

//  <item> SFDITEM_FIELD__TIM2_DIER_CC1IE
//    <name> CC1IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000000C) Capture/Compare 1 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.1..1> CC1IE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_DIER_UIE  -----------------------------------
// SVD Line: 17316

//  <item> SFDITEM_FIELD__TIM2_DIER_UIE
//    <name> UIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000000C) Update interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.0..0> UIE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_DIER  -----------------------------------
// SVD Line: 17233

//  <rtree> SFDITEM_REG__TIM2_DIER
//    <name> DIER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000000C) DMA/Interrupt enable register </i>
//    <loc> ( (unsigned int)((TIM2_DIER >> 0) & 0xFFFFFFFF), ((TIM2_DIER = (TIM2_DIER & ~(0x5F5FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x5F5F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_DIER_TDE </item>
//    <item> SFDITEM_FIELD__TIM2_DIER_CC4DE </item>
//    <item> SFDITEM_FIELD__TIM2_DIER_CC3DE </item>
//    <item> SFDITEM_FIELD__TIM2_DIER_CC2DE </item>
//    <item> SFDITEM_FIELD__TIM2_DIER_CC1DE </item>
//    <item> SFDITEM_FIELD__TIM2_DIER_UDE </item>
//    <item> SFDITEM_FIELD__TIM2_DIER_TIE </item>
//    <item> SFDITEM_FIELD__TIM2_DIER_CC4IE </item>
//    <item> SFDITEM_FIELD__TIM2_DIER_CC3IE </item>
//    <item> SFDITEM_FIELD__TIM2_DIER_CC2IE </item>
//    <item> SFDITEM_FIELD__TIM2_DIER_CC1IE </item>
//    <item> SFDITEM_FIELD__TIM2_DIER_UIE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM2_SR  ---------------------------------
// SVD Line: 17324

unsigned int TIM2_SR __AT (0x40000010);



// --------------------------------  Field Item: TIM2_SR_CC4OF  -----------------------------------
// SVD Line: 17333

//  <item> SFDITEM_FIELD__TIM2_SR_CC4OF
//    <name> CC4OF </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000010) Capture/Compare 4 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.12..12> CC4OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SR_CC3OF  -----------------------------------
// SVD Line: 17340

//  <item> SFDITEM_FIELD__TIM2_SR_CC3OF
//    <name> CC3OF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000010) Capture/Compare 3 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.11..11> CC3OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SR_CC2OF  -----------------------------------
// SVD Line: 17347

//  <item> SFDITEM_FIELD__TIM2_SR_CC2OF
//    <name> CC2OF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000010) Capture/compare 2 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.10..10> CC2OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SR_CC1OF  -----------------------------------
// SVD Line: 17354

//  <item> SFDITEM_FIELD__TIM2_SR_CC1OF
//    <name> CC1OF </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000010) Capture/Compare 1 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.9..9> CC1OF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM2_SR_TIF  ------------------------------------
// SVD Line: 17361

//  <item> SFDITEM_FIELD__TIM2_SR_TIF
//    <name> TIF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000010) Trigger interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.6..6> TIF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SR_CC4IF  -----------------------------------
// SVD Line: 17367

//  <item> SFDITEM_FIELD__TIM2_SR_CC4IF
//    <name> CC4IF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000010) Capture/Compare 4 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.4..4> CC4IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SR_CC3IF  -----------------------------------
// SVD Line: 17374

//  <item> SFDITEM_FIELD__TIM2_SR_CC3IF
//    <name> CC3IF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000010) Capture/Compare 3 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.3..3> CC3IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SR_CC2IF  -----------------------------------
// SVD Line: 17381

//  <item> SFDITEM_FIELD__TIM2_SR_CC2IF
//    <name> CC2IF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000010) Capture/Compare 2 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.2..2> CC2IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SR_CC1IF  -----------------------------------
// SVD Line: 17388

//  <item> SFDITEM_FIELD__TIM2_SR_CC1IF
//    <name> CC1IF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000010) Capture/compare 1 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.1..1> CC1IF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM2_SR_UIF  ------------------------------------
// SVD Line: 17395

//  <item> SFDITEM_FIELD__TIM2_SR_UIF
//    <name> UIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000010) Update interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.0..0> UIF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: TIM2_SR  ------------------------------------
// SVD Line: 17324

//  <rtree> SFDITEM_REG__TIM2_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000010) status register </i>
//    <loc> ( (unsigned int)((TIM2_SR >> 0) & 0xFFFFFFFF), ((TIM2_SR = (TIM2_SR & ~(0x1E5FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1E5F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_SR_CC4OF </item>
//    <item> SFDITEM_FIELD__TIM2_SR_CC3OF </item>
//    <item> SFDITEM_FIELD__TIM2_SR_CC2OF </item>
//    <item> SFDITEM_FIELD__TIM2_SR_CC1OF </item>
//    <item> SFDITEM_FIELD__TIM2_SR_TIF </item>
//    <item> SFDITEM_FIELD__TIM2_SR_CC4IF </item>
//    <item> SFDITEM_FIELD__TIM2_SR_CC3IF </item>
//    <item> SFDITEM_FIELD__TIM2_SR_CC2IF </item>
//    <item> SFDITEM_FIELD__TIM2_SR_CC1IF </item>
//    <item> SFDITEM_FIELD__TIM2_SR_UIF </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM2_EGR  --------------------------------
// SVD Line: 17403

unsigned int TIM2_EGR __AT (0x40000014);



// ---------------------------------  Field Item: TIM2_EGR_TG  ------------------------------------
// SVD Line: 17412

//  <item> SFDITEM_FIELD__TIM2_EGR_TG
//    <name> TG </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40000014) Trigger generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_EGR ) </loc>
//      <o.6..6> TG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_EGR_CC4G  -----------------------------------
// SVD Line: 17418

//  <item> SFDITEM_FIELD__TIM2_EGR_CC4G
//    <name> CC4G </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40000014) Capture/compare 4  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_EGR ) </loc>
//      <o.4..4> CC4G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_EGR_CC3G  -----------------------------------
// SVD Line: 17425

//  <item> SFDITEM_FIELD__TIM2_EGR_CC3G
//    <name> CC3G </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40000014) Capture/compare 3  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_EGR ) </loc>
//      <o.3..3> CC3G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_EGR_CC2G  -----------------------------------
// SVD Line: 17432

//  <item> SFDITEM_FIELD__TIM2_EGR_CC2G
//    <name> CC2G </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40000014) Capture/compare 2  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_EGR ) </loc>
//      <o.2..2> CC2G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_EGR_CC1G  -----------------------------------
// SVD Line: 17439

//  <item> SFDITEM_FIELD__TIM2_EGR_CC1G
//    <name> CC1G </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40000014) Capture/compare 1  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_EGR ) </loc>
//      <o.1..1> CC1G
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM2_EGR_UG  ------------------------------------
// SVD Line: 17446

//  <item> SFDITEM_FIELD__TIM2_EGR_UG
//    <name> UG </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40000014) Update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_EGR ) </loc>
//      <o.0..0> UG
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_EGR  ------------------------------------
// SVD Line: 17403

//  <rtree> SFDITEM_REG__TIM2_EGR
//    <name> EGR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40000014) event generation register </i>
//    <loc> ( (unsigned int)((TIM2_EGR >> 0) & 0xFFFFFFFF), ((TIM2_EGR = (TIM2_EGR & ~(0x5FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x5F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_EGR_TG </item>
//    <item> SFDITEM_FIELD__TIM2_EGR_CC4G </item>
//    <item> SFDITEM_FIELD__TIM2_EGR_CC3G </item>
//    <item> SFDITEM_FIELD__TIM2_EGR_CC2G </item>
//    <item> SFDITEM_FIELD__TIM2_EGR_CC1G </item>
//    <item> SFDITEM_FIELD__TIM2_EGR_UG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM2_CCMR1_Output  ----------------------------
// SVD Line: 17454

unsigned int TIM2_CCMR1_Output __AT (0x40000018);



// ---------------------------  Field Item: TIM2_CCMR1_Output_OC2CE  ------------------------------
// SVD Line: 17464

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC2CE
//    <name> OC2CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000018) Output compare 2 clear  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR1_Output ) </loc>
//      <o.15..15> OC2CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR1_Output_OC2M  -------------------------------
// SVD Line: 17471

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC2M
//    <name> OC2M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40000018) Output compare 2 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR1_Output >> 12) & 0x7), ((TIM2_CCMR1_Output = (TIM2_CCMR1_Output & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR1_Output_OC2PE  ------------------------------
// SVD Line: 17477

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC2PE
//    <name> OC2PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000018) Output compare 2 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR1_Output ) </loc>
//      <o.11..11> OC2PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR1_Output_OC2FE  ------------------------------
// SVD Line: 17484

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC2FE
//    <name> OC2FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000018) Output compare 2 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR1_Output ) </loc>
//      <o.10..10> OC2FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR1_Output_CC2S  -------------------------------
// SVD Line: 17491

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Output_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40000018) Capture/Compare 2  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR1_Output >> 8) & 0x3), ((TIM2_CCMR1_Output = (TIM2_CCMR1_Output & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR1_Output_OC1CE  ------------------------------
// SVD Line: 17498

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC1CE
//    <name> OC1CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000018) Output compare 1 clear  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR1_Output ) </loc>
//      <o.7..7> OC1CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR1_Output_OC1M  -------------------------------
// SVD Line: 17505

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC1M
//    <name> OC1M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40000018) Output compare 1 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR1_Output >> 4) & 0x7), ((TIM2_CCMR1_Output = (TIM2_CCMR1_Output & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR1_Output_OC1PE  ------------------------------
// SVD Line: 17511

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC1PE
//    <name> OC1PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000018) Output compare 1 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR1_Output ) </loc>
//      <o.3..3> OC1PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR1_Output_OC1FE  ------------------------------
// SVD Line: 17518

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC1FE
//    <name> OC1FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000018) Output compare 1 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR1_Output ) </loc>
//      <o.2..2> OC1FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR1_Output_CC1S  -------------------------------
// SVD Line: 17525

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Output_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40000018) Capture/Compare 1  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR1_Output >> 0) & 0x3), ((TIM2_CCMR1_Output = (TIM2_CCMR1_Output & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: TIM2_CCMR1_Output_OC2M_3  ------------------------------
// SVD Line: 17532

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC2M_3
//    <name> OC2M_3 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40000018) Output Compare 2 mode - bit  3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR1_Output ) </loc>
//      <o.24..24> OC2M_3
//    </check>
//  </item>
//  


// --------------------------  Field Item: TIM2_CCMR1_Output_OC1M_3  ------------------------------
// SVD Line: 17539

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC1M_3
//    <name> OC1M_3 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40000018) Output Compare 1 mode - bit  3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR1_Output ) </loc>
//      <o.16..16> OC1M_3
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: TIM2_CCMR1_Output  -------------------------------
// SVD Line: 17454

//  <rtree> SFDITEM_REG__TIM2_CCMR1_Output
//    <name> CCMR1_Output </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000018) capture/compare mode register 1 (output  mode) </i>
//    <loc> ( (unsigned int)((TIM2_CCMR1_Output >> 0) & 0xFFFFFFFF), ((TIM2_CCMR1_Output = (TIM2_CCMR1_Output & ~(0x101FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x101FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC2CE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC2M </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC2PE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC2FE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Output_CC2S </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC1CE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC1M </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC1PE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC1FE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Output_CC1S </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC2M_3 </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC1M_3 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM2_CCMR1_Input  ----------------------------
// SVD Line: 17548

unsigned int TIM2_CCMR1_Input __AT (0x40000018);



// ----------------------------  Field Item: TIM2_CCMR1_Input_IC2F  -------------------------------
// SVD Line: 17559

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Input_IC2F
//    <name> IC2F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40000018) Input capture 2 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR1_Input >> 12) & 0xF), ((TIM2_CCMR1_Input = (TIM2_CCMR1_Input & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR1_Input_IC2PSC  ------------------------------
// SVD Line: 17565

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Input_IC2PSC
//    <name> IC2PSC </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40000018) Input capture 2 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR1_Input >> 10) & 0x3), ((TIM2_CCMR1_Input = (TIM2_CCMR1_Input & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2_CCMR1_Input_CC2S  -------------------------------
// SVD Line: 17571

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Input_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40000018) Capture/compare 2  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR1_Input >> 8) & 0x3), ((TIM2_CCMR1_Input = (TIM2_CCMR1_Input & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2_CCMR1_Input_IC1F  -------------------------------
// SVD Line: 17578

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Input_IC1F
//    <name> IC1F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40000018) Input capture 1 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR1_Input >> 4) & 0xF), ((TIM2_CCMR1_Input = (TIM2_CCMR1_Input & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR1_Input_IC1PSC  ------------------------------
// SVD Line: 17584

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Input_IC1PSC
//    <name> IC1PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40000018) Input capture 1 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR1_Input >> 2) & 0x3), ((TIM2_CCMR1_Input = (TIM2_CCMR1_Input & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2_CCMR1_Input_CC1S  -------------------------------
// SVD Line: 17590

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Input_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40000018) Capture/Compare 1  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR1_Input >> 0) & 0x3), ((TIM2_CCMR1_Input = (TIM2_CCMR1_Input & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM2_CCMR1_Input  --------------------------------
// SVD Line: 17548

//  <rtree> SFDITEM_REG__TIM2_CCMR1_Input
//    <name> CCMR1_Input </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000018) capture/compare mode register 1 (input  mode) </i>
//    <loc> ( (unsigned int)((TIM2_CCMR1_Input >> 0) & 0xFFFFFFFF), ((TIM2_CCMR1_Input = (TIM2_CCMR1_Input & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Input_IC2F </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Input_IC2PSC </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Input_CC2S </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Input_IC1F </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Input_IC1PSC </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Input_CC1S </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM2_CCMR2_Output  ----------------------------
// SVD Line: 17599

unsigned int TIM2_CCMR2_Output __AT (0x4000001C);



// ---------------------------  Field Item: TIM2_CCMR2_Output_OC4CE  ------------------------------
// SVD Line: 17609

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC4CE
//    <name> OC4CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000001C) Output compare 4 clear  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR2_Output ) </loc>
//      <o.15..15> OC4CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR2_Output_OC4M  -------------------------------
// SVD Line: 17616

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC4M
//    <name> OC4M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x4000001C) Output compare 4 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR2_Output >> 12) & 0x7), ((TIM2_CCMR2_Output = (TIM2_CCMR2_Output & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR2_Output_OC4PE  ------------------------------
// SVD Line: 17622

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC4PE
//    <name> OC4PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000001C) Output compare 4 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR2_Output ) </loc>
//      <o.11..11> OC4PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR2_Output_OC4FE  ------------------------------
// SVD Line: 17629

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC4FE
//    <name> OC4FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000001C) Output compare 4 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR2_Output ) </loc>
//      <o.10..10> OC4FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR2_Output_CC4S  -------------------------------
// SVD Line: 17636

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Output_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4000001C) Capture/Compare 4  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR2_Output >> 8) & 0x3), ((TIM2_CCMR2_Output = (TIM2_CCMR2_Output & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR2_Output_OC3CE  ------------------------------
// SVD Line: 17643

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC3CE
//    <name> OC3CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000001C) Output compare 3 clear  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR2_Output ) </loc>
//      <o.7..7> OC3CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR2_Output_OC3M  -------------------------------
// SVD Line: 17650

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC3M
//    <name> OC3M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x4000001C) Output compare 3 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR2_Output >> 4) & 0x7), ((TIM2_CCMR2_Output = (TIM2_CCMR2_Output & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR2_Output_OC3PE  ------------------------------
// SVD Line: 17656

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC3PE
//    <name> OC3PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000001C) Output compare 3 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR2_Output ) </loc>
//      <o.3..3> OC3PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR2_Output_OC3FE  ------------------------------
// SVD Line: 17663

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC3FE
//    <name> OC3FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000001C) Output compare 3 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR2_Output ) </loc>
//      <o.2..2> OC3FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR2_Output_CC3S  -------------------------------
// SVD Line: 17670

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Output_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4000001C) Capture/Compare 3  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR2_Output >> 0) & 0x3), ((TIM2_CCMR2_Output = (TIM2_CCMR2_Output & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: TIM2_CCMR2_Output_OC4M_3  ------------------------------
// SVD Line: 17677

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC4M_3
//    <name> OC4M_3 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x4000001C) Output Compare 2 mode - bit  3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR2_Output ) </loc>
//      <o.24..24> OC4M_3
//    </check>
//  </item>
//  


// --------------------------  Field Item: TIM2_CCMR2_Output_OC3M_3  ------------------------------
// SVD Line: 17684

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC3M_3
//    <name> OC3M_3 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4000001C) Output Compare 1 mode - bit  3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR2_Output ) </loc>
//      <o.16..16> OC3M_3
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: TIM2_CCMR2_Output  -------------------------------
// SVD Line: 17599

//  <rtree> SFDITEM_REG__TIM2_CCMR2_Output
//    <name> CCMR2_Output </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000001C) capture/compare mode register 2 (output  mode) </i>
//    <loc> ( (unsigned int)((TIM2_CCMR2_Output >> 0) & 0xFFFFFFFF), ((TIM2_CCMR2_Output = (TIM2_CCMR2_Output & ~(0x101FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x101FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC4CE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC4M </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC4PE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC4FE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Output_CC4S </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC3CE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC3M </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC3PE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC3FE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Output_CC3S </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC4M_3 </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC3M_3 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM2_CCMR2_Input  ----------------------------
// SVD Line: 17693

unsigned int TIM2_CCMR2_Input __AT (0x4000001C);



// ----------------------------  Field Item: TIM2_CCMR2_Input_IC4F  -------------------------------
// SVD Line: 17704

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Input_IC4F
//    <name> IC4F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x4000001C) Input capture 4 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR2_Input >> 12) & 0xF), ((TIM2_CCMR2_Input = (TIM2_CCMR2_Input & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR2_Input_IC4PSC  ------------------------------
// SVD Line: 17710

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Input_IC4PSC
//    <name> IC4PSC </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4000001C) Input capture 4 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR2_Input >> 10) & 0x3), ((TIM2_CCMR2_Input = (TIM2_CCMR2_Input & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2_CCMR2_Input_CC4S  -------------------------------
// SVD Line: 17716

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Input_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4000001C) Capture/Compare 4  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR2_Input >> 8) & 0x3), ((TIM2_CCMR2_Input = (TIM2_CCMR2_Input & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2_CCMR2_Input_IC3F  -------------------------------
// SVD Line: 17723

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Input_IC3F
//    <name> IC3F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000001C) Input capture 3 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR2_Input >> 4) & 0xF), ((TIM2_CCMR2_Input = (TIM2_CCMR2_Input & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR2_Input_IC3PSC  ------------------------------
// SVD Line: 17729

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Input_IC3PSC
//    <name> IC3PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4000001C) Input capture 3 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR2_Input >> 2) & 0x3), ((TIM2_CCMR2_Input = (TIM2_CCMR2_Input & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2_CCMR2_Input_CC3S  -------------------------------
// SVD Line: 17735

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Input_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4000001C) Capture/Compare 3  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR2_Input >> 0) & 0x3), ((TIM2_CCMR2_Input = (TIM2_CCMR2_Input & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM2_CCMR2_Input  --------------------------------
// SVD Line: 17693

//  <rtree> SFDITEM_REG__TIM2_CCMR2_Input
//    <name> CCMR2_Input </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000001C) capture/compare mode register 2 (input  mode) </i>
//    <loc> ( (unsigned int)((TIM2_CCMR2_Input >> 0) & 0xFFFFFFFF), ((TIM2_CCMR2_Input = (TIM2_CCMR2_Input & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Input_IC4F </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Input_IC4PSC </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Input_CC4S </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Input_IC3F </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Input_IC3PSC </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Input_CC3S </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2_CCER  --------------------------------
// SVD Line: 17744

unsigned int TIM2_CCER __AT (0x40000020);



// -------------------------------  Field Item: TIM2_CCER_CC4NP  ----------------------------------
// SVD Line: 17754

//  <item> SFDITEM_FIELD__TIM2_CCER_CC4NP
//    <name> CC4NP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000020) Capture/Compare 4 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.15..15> CC4NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC4P  -----------------------------------
// SVD Line: 17761

//  <item> SFDITEM_FIELD__TIM2_CCER_CC4P
//    <name> CC4P </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40000020) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.13..13> CC4P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC4E  -----------------------------------
// SVD Line: 17768

//  <item> SFDITEM_FIELD__TIM2_CCER_CC4E
//    <name> CC4E </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000020) Capture/Compare 4 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.12..12> CC4E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC3NP  ----------------------------------
// SVD Line: 17775

//  <item> SFDITEM_FIELD__TIM2_CCER_CC3NP
//    <name> CC3NP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000020) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.11..11> CC3NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC3P  -----------------------------------
// SVD Line: 17782

//  <item> SFDITEM_FIELD__TIM2_CCER_CC3P
//    <name> CC3P </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000020) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.9..9> CC3P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC3E  -----------------------------------
// SVD Line: 17789

//  <item> SFDITEM_FIELD__TIM2_CCER_CC3E
//    <name> CC3E </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000020) Capture/Compare 3 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.8..8> CC3E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC2NP  ----------------------------------
// SVD Line: 17796

//  <item> SFDITEM_FIELD__TIM2_CCER_CC2NP
//    <name> CC2NP </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000020) Capture/Compare 2 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.7..7> CC2NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC2P  -----------------------------------
// SVD Line: 17803

//  <item> SFDITEM_FIELD__TIM2_CCER_CC2P
//    <name> CC2P </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000020) Capture/Compare 2 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.5..5> CC2P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC2E  -----------------------------------
// SVD Line: 17810

//  <item> SFDITEM_FIELD__TIM2_CCER_CC2E
//    <name> CC2E </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000020) Capture/Compare 2 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.4..4> CC2E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC1NP  ----------------------------------
// SVD Line: 17817

//  <item> SFDITEM_FIELD__TIM2_CCER_CC1NP
//    <name> CC1NP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000020) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.3..3> CC1NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC1P  -----------------------------------
// SVD Line: 17824

//  <item> SFDITEM_FIELD__TIM2_CCER_CC1P
//    <name> CC1P </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000020) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.1..1> CC1P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC1E  -----------------------------------
// SVD Line: 17831

//  <item> SFDITEM_FIELD__TIM2_CCER_CC1E
//    <name> CC1E </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000020) Capture/Compare 1 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.0..0> CC1E
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_CCER  -----------------------------------
// SVD Line: 17744

//  <rtree> SFDITEM_REG__TIM2_CCER
//    <name> CCER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000020) capture/compare enable  register </i>
//    <loc> ( (unsigned int)((TIM2_CCER >> 0) & 0xFFFFFFFF), ((TIM2_CCER = (TIM2_CCER & ~(0xBBBBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBBBB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC4NP </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC4P </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC4E </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC3NP </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC3P </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC3E </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC2NP </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC2P </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC2E </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC1NP </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC1P </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC1E </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM2_CNT  --------------------------------
// SVD Line: 17840

unsigned int TIM2_CNT __AT (0x40000024);



// -------------------------------  Field Item: TIM2_CNT_CNT_M  -----------------------------------
// SVD Line: 17849

//  <item> SFDITEM_FIELD__TIM2_CNT_CNT_M
//    <name> CNT_M </name>
//    <rw> 
//    <i> [Bits 30..16] RW (@ 0x40000024) Most significant part counter  value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_CNT >> 16) & 0x7FFF), ((TIM2_CNT = (TIM2_CNT & ~(0x7FFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CNT_CNT_L  -----------------------------------
// SVD Line: 17856

//  <item> SFDITEM_FIELD__TIM2_CNT_CNT_L
//    <name> CNT_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000024) Least significant part of counter  value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_CNT >> 0) & 0xFFFF), ((TIM2_CNT = (TIM2_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CNT_CNT_31  ----------------------------------
// SVD Line: 17863

//  <item> SFDITEM_FIELD__TIM2_CNT_CNT_31
//    <name> CNT_31 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40000024) Value depends on IUFREMAP in  TIMx_CR1. </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CNT ) </loc>
//      <o.31..31> CNT_31
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_CNT  ------------------------------------
// SVD Line: 17840

//  <rtree> SFDITEM_REG__TIM2_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000024) counter </i>
//    <loc> ( (unsigned int)((TIM2_CNT >> 0) & 0xFFFFFFFF), ((TIM2_CNT = (TIM2_CNT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CNT_CNT_M </item>
//    <item> SFDITEM_FIELD__TIM2_CNT_CNT_L </item>
//    <item> SFDITEM_FIELD__TIM2_CNT_CNT_31 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM2_PSC  --------------------------------
// SVD Line: 17872

unsigned int TIM2_PSC __AT (0x40000028);



// --------------------------------  Field Item: TIM2_PSC_PSC  ------------------------------------
// SVD Line: 17881

//  <item> SFDITEM_FIELD__TIM2_PSC_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000028) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_PSC >> 0) & 0xFFFF), ((TIM2_PSC = (TIM2_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_PSC  ------------------------------------
// SVD Line: 17872

//  <rtree> SFDITEM_REG__TIM2_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000028) prescaler </i>
//    <loc> ( (unsigned int)((TIM2_PSC >> 0) & 0xFFFFFFFF), ((TIM2_PSC = (TIM2_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_PSC_PSC </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM2_ARR  --------------------------------
// SVD Line: 17889

unsigned int TIM2_ARR __AT (0x4000002C);



// -------------------------------  Field Item: TIM2_ARR_ARR_H  -----------------------------------
// SVD Line: 17898

//  <item> SFDITEM_FIELD__TIM2_ARR_ARR_H
//    <name> ARR_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x4000002C) High Auto-reload value (TIM2  only) </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_ARR >> 16) & 0xFFFF), ((TIM2_ARR = (TIM2_ARR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM2_ARR_ARR_L  -----------------------------------
// SVD Line: 17905

//  <item> SFDITEM_FIELD__TIM2_ARR_ARR_L
//    <name> ARR_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000002C) Low Auto-reload value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_ARR >> 0) & 0xFFFF), ((TIM2_ARR = (TIM2_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_ARR  ------------------------------------
// SVD Line: 17889

//  <rtree> SFDITEM_REG__TIM2_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000002C) auto-reload register </i>
//    <loc> ( (unsigned int)((TIM2_ARR >> 0) & 0xFFFFFFFF), ((TIM2_ARR = (TIM2_ARR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_ARR_ARR_H </item>
//    <item> SFDITEM_FIELD__TIM2_ARR_ARR_L </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2_CCR1  --------------------------------
// SVD Line: 17913

unsigned int TIM2_CCR1 __AT (0x40000034);



// ------------------------------  Field Item: TIM2_CCR1_CCR1_H  ----------------------------------
// SVD Line: 17922

//  <item> SFDITEM_FIELD__TIM2_CCR1_CCR1_H
//    <name> CCR1_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40000034) High Capture/Compare 1 value (TIM2  only) </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_CCR1 >> 16) & 0xFFFF), ((TIM2_CCR1 = (TIM2_CCR1 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM2_CCR1_CCR1_L  ----------------------------------
// SVD Line: 17929

//  <item> SFDITEM_FIELD__TIM2_CCR1_CCR1_L
//    <name> CCR1_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000034) Low Capture/Compare 1  value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_CCR1 >> 0) & 0xFFFF), ((TIM2_CCR1 = (TIM2_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_CCR1  -----------------------------------
// SVD Line: 17913

//  <rtree> SFDITEM_REG__TIM2_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000034) capture/compare register 1 </i>
//    <loc> ( (unsigned int)((TIM2_CCR1 >> 0) & 0xFFFFFFFF), ((TIM2_CCR1 = (TIM2_CCR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CCR1_CCR1_H </item>
//    <item> SFDITEM_FIELD__TIM2_CCR1_CCR1_L </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2_CCR2  --------------------------------
// SVD Line: 17938

unsigned int TIM2_CCR2 __AT (0x40000038);



// ------------------------------  Field Item: TIM2_CCR2_CCR2_H  ----------------------------------
// SVD Line: 17947

//  <item> SFDITEM_FIELD__TIM2_CCR2_CCR2_H
//    <name> CCR2_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40000038) High Capture/Compare 2 value (TIM2  only) </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_CCR2 >> 16) & 0xFFFF), ((TIM2_CCR2 = (TIM2_CCR2 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM2_CCR2_CCR2_L  ----------------------------------
// SVD Line: 17954

//  <item> SFDITEM_FIELD__TIM2_CCR2_CCR2_L
//    <name> CCR2_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000038) Low Capture/Compare 2  value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_CCR2 >> 0) & 0xFFFF), ((TIM2_CCR2 = (TIM2_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_CCR2  -----------------------------------
// SVD Line: 17938

//  <rtree> SFDITEM_REG__TIM2_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000038) capture/compare register 2 </i>
//    <loc> ( (unsigned int)((TIM2_CCR2 >> 0) & 0xFFFFFFFF), ((TIM2_CCR2 = (TIM2_CCR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CCR2_CCR2_H </item>
//    <item> SFDITEM_FIELD__TIM2_CCR2_CCR2_L </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2_CCR3  --------------------------------
// SVD Line: 17963

unsigned int TIM2_CCR3 __AT (0x4000003C);



// ------------------------------  Field Item: TIM2_CCR3_CCR3_H  ----------------------------------
// SVD Line: 17972

//  <item> SFDITEM_FIELD__TIM2_CCR3_CCR3_H
//    <name> CCR3_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x4000003C) High Capture/Compare value (TIM2  only) </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_CCR3 >> 16) & 0xFFFF), ((TIM2_CCR3 = (TIM2_CCR3 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM2_CCR3_CCR3_L  ----------------------------------
// SVD Line: 17979

//  <item> SFDITEM_FIELD__TIM2_CCR3_CCR3_L
//    <name> CCR3_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000003C) Low Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_CCR3 >> 0) & 0xFFFF), ((TIM2_CCR3 = (TIM2_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_CCR3  -----------------------------------
// SVD Line: 17963

//  <rtree> SFDITEM_REG__TIM2_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000003C) capture/compare register 3 </i>
//    <loc> ( (unsigned int)((TIM2_CCR3 >> 0) & 0xFFFFFFFF), ((TIM2_CCR3 = (TIM2_CCR3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CCR3_CCR3_H </item>
//    <item> SFDITEM_FIELD__TIM2_CCR3_CCR3_L </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2_CCR4  --------------------------------
// SVD Line: 17987

unsigned int TIM2_CCR4 __AT (0x40000040);



// ------------------------------  Field Item: TIM2_CCR4_CCR4_H  ----------------------------------
// SVD Line: 17996

//  <item> SFDITEM_FIELD__TIM2_CCR4_CCR4_H
//    <name> CCR4_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40000040) High Capture/Compare value (TIM2  only) </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_CCR4 >> 16) & 0xFFFF), ((TIM2_CCR4 = (TIM2_CCR4 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM2_CCR4_CCR4_L  ----------------------------------
// SVD Line: 18003

//  <item> SFDITEM_FIELD__TIM2_CCR4_CCR4_L
//    <name> CCR4_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000040) Low Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_CCR4 >> 0) & 0xFFFF), ((TIM2_CCR4 = (TIM2_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_CCR4  -----------------------------------
// SVD Line: 17987

//  <rtree> SFDITEM_REG__TIM2_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000040) capture/compare register 4 </i>
//    <loc> ( (unsigned int)((TIM2_CCR4 >> 0) & 0xFFFFFFFF), ((TIM2_CCR4 = (TIM2_CCR4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CCR4_CCR4_H </item>
//    <item> SFDITEM_FIELD__TIM2_CCR4_CCR4_L </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM2_DCR  --------------------------------
// SVD Line: 18011

unsigned int TIM2_DCR __AT (0x40000048);



// --------------------------------  Field Item: TIM2_DCR_DBL  ------------------------------------
// SVD Line: 18020

//  <item> SFDITEM_FIELD__TIM2_DCR_DBL
//    <name> DBL </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x40000048) DMA burst length </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_DCR >> 8) & 0x1F), ((TIM2_DCR = (TIM2_DCR & ~(0x1FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM2_DCR_DBA  ------------------------------------
// SVD Line: 18026

//  <item> SFDITEM_FIELD__TIM2_DCR_DBA
//    <name> DBA </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40000048) DMA base address </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_DCR >> 0) & 0x1F), ((TIM2_DCR = (TIM2_DCR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_DCR  ------------------------------------
// SVD Line: 18011

//  <rtree> SFDITEM_REG__TIM2_DCR
//    <name> DCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000048) DMA control register </i>
//    <loc> ( (unsigned int)((TIM2_DCR >> 0) & 0xFFFFFFFF), ((TIM2_DCR = (TIM2_DCR & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_DCR_DBL </item>
//    <item> SFDITEM_FIELD__TIM2_DCR_DBA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2_DMAR  --------------------------------
// SVD Line: 18034

unsigned int TIM2_DMAR __AT (0x4000004C);



// -------------------------------  Field Item: TIM2_DMAR_DMAB  -----------------------------------
// SVD Line: 18043

//  <item> SFDITEM_FIELD__TIM2_DMAR_DMAB
//    <name> DMAB </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000004C) DMA register for burst  accesses </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_DMAR >> 0) & 0xFFFF), ((TIM2_DMAR = (TIM2_DMAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_DMAR  -----------------------------------
// SVD Line: 18034

//  <rtree> SFDITEM_REG__TIM2_DMAR
//    <name> DMAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000004C) DMA address for full transfer </i>
//    <loc> ( (unsigned int)((TIM2_DMAR >> 0) & 0xFFFFFFFF), ((TIM2_DMAR = (TIM2_DMAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_DMAR_DMAB </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM2_OR1  --------------------------------
// SVD Line: 18052

unsigned int TIM2_OR1 __AT (0x40000050);



// ------------------------------  Field Item: TIM2_OR1_ETR1_RMP  ---------------------------------
// SVD Line: 18061

//  <item> SFDITEM_FIELD__TIM2_OR1_ETR1_RMP
//    <name> ETR1_RMP </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000050) External trigger remap </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_OR1 ) </loc>
//      <o.1..1> ETR1_RMP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2_OR1_TI4_RMP  ----------------------------------
// SVD Line: 18067

//  <item> SFDITEM_FIELD__TIM2_OR1_TI4_RMP
//    <name> TI4_RMP </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40000050) Input Capture 4 remap </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_OR1 >> 2) & 0x3), ((TIM2_OR1 = (TIM2_OR1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM2_OR1_ITR1_RMP  ---------------------------------
// SVD Line: 18073

//  <item> SFDITEM_FIELD__TIM2_OR1_ITR1_RMP
//    <name> ITR1_RMP </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000050) Internal trigger 1 remap </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_OR1 ) </loc>
//      <o.0..0> ITR1_RMP
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_OR1  ------------------------------------
// SVD Line: 18052

//  <rtree> SFDITEM_REG__TIM2_OR1
//    <name> OR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000050) TIM2 option register 1 </i>
//    <loc> ( (unsigned int)((TIM2_OR1 >> 0) & 0xFFFFFFFF), ((TIM2_OR1 = (TIM2_OR1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_OR1_ETR1_RMP </item>
//    <item> SFDITEM_FIELD__TIM2_OR1_TI4_RMP </item>
//    <item> SFDITEM_FIELD__TIM2_OR1_ITR1_RMP </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM2_OR2  --------------------------------
// SVD Line: 18081

unsigned int TIM2_OR2 __AT (0x40000060);



// -------------------------------  Field Item: TIM2_OR2_ETRSEL  ----------------------------------
// SVD Line: 18090

//  <item> SFDITEM_FIELD__TIM2_OR2_ETRSEL
//    <name> ETRSEL </name>
//    <rw> 
//    <i> [Bits 16..14] RW (@ 0x40000060) ETR source selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_OR2 >> 14) & 0x7), ((TIM2_OR2 = (TIM2_OR2 & ~(0x7UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_OR2  ------------------------------------
// SVD Line: 18081

//  <rtree> SFDITEM_REG__TIM2_OR2
//    <name> OR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000060) TIM2 option register 2 </i>
//    <loc> ( (unsigned int)((TIM2_OR2 >> 0) & 0xFFFFFFFF), ((TIM2_OR2 = (TIM2_OR2 & ~(0x1C000UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1C000) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_OR2_ETRSEL </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: TIM2  -------------------------------------
// SVD Line: 17055

//  <view> TIM2
//    <name> TIM2 </name>
//    <item> SFDITEM_REG__TIM2_CR1 </item>
//    <item> SFDITEM_REG__TIM2_CR2 </item>
//    <item> SFDITEM_REG__TIM2_SMCR </item>
//    <item> SFDITEM_REG__TIM2_DIER </item>
//    <item> SFDITEM_REG__TIM2_SR </item>
//    <item> SFDITEM_REG__TIM2_EGR </item>
//    <item> SFDITEM_REG__TIM2_CCMR1_Output </item>
//    <item> SFDITEM_REG__TIM2_CCMR1_Input </item>
//    <item> SFDITEM_REG__TIM2_CCMR2_Output </item>
//    <item> SFDITEM_REG__TIM2_CCMR2_Input </item>
//    <item> SFDITEM_REG__TIM2_CCER </item>
//    <item> SFDITEM_REG__TIM2_CNT </item>
//    <item> SFDITEM_REG__TIM2_PSC </item>
//    <item> SFDITEM_REG__TIM2_ARR </item>
//    <item> SFDITEM_REG__TIM2_CCR1 </item>
//    <item> SFDITEM_REG__TIM2_CCR2 </item>
//    <item> SFDITEM_REG__TIM2_CCR3 </item>
//    <item> SFDITEM_REG__TIM2_CCR4 </item>
//    <item> SFDITEM_REG__TIM2_DCR </item>
//    <item> SFDITEM_REG__TIM2_DMAR </item>
//    <item> SFDITEM_REG__TIM2_OR1 </item>
//    <item> SFDITEM_REG__TIM2_OR2 </item>
//  </view>
//  


// -----------------------------  Register Item Address: TIM6_CR1  --------------------------------
// SVD Line: 18116

unsigned int TIM6_CR1 __AT (0x40001000);



// --------------------------------  Field Item: TIM6_CR1_ARPE  -----------------------------------
// SVD Line: 18125

//  <item> SFDITEM_FIELD__TIM6_CR1_ARPE
//    <name> ARPE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001000) Auto-reload preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM6_CR1 ) </loc>
//      <o.7..7> ARPE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM6_CR1_OPM  ------------------------------------
// SVD Line: 18131

//  <item> SFDITEM_FIELD__TIM6_CR1_OPM
//    <name> OPM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001000) One-pulse mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM6_CR1 ) </loc>
//      <o.3..3> OPM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM6_CR1_URS  ------------------------------------
// SVD Line: 18137

//  <item> SFDITEM_FIELD__TIM6_CR1_URS
//    <name> URS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001000) Update request source </i>
//    <check> 
//      <loc> ( (unsigned int) TIM6_CR1 ) </loc>
//      <o.2..2> URS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM6_CR1_UDIS  -----------------------------------
// SVD Line: 18143

//  <item> SFDITEM_FIELD__TIM6_CR1_UDIS
//    <name> UDIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001000) Update disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM6_CR1 ) </loc>
//      <o.1..1> UDIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM6_CR1_CEN  ------------------------------------
// SVD Line: 18149

//  <item> SFDITEM_FIELD__TIM6_CR1_CEN
//    <name> CEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001000) Counter enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM6_CR1 ) </loc>
//      <o.0..0> CEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM6_CR1_UIFREMAP  ---------------------------------
// SVD Line: 18155

//  <item> SFDITEM_FIELD__TIM6_CR1_UIFREMAP
//    <name> UIFREMAP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001000) UIF status bit remapping </i>
//    <check> 
//      <loc> ( (unsigned int) TIM6_CR1 ) </loc>
//      <o.11..11> UIFREMAP
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM6_CR1  ------------------------------------
// SVD Line: 18116

//  <rtree> SFDITEM_REG__TIM6_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001000) control register 1 </i>
//    <loc> ( (unsigned int)((TIM6_CR1 >> 0) & 0xFFFFFFFF), ((TIM6_CR1 = (TIM6_CR1 & ~(0x88FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x88F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM6_CR1_ARPE </item>
//    <item> SFDITEM_FIELD__TIM6_CR1_OPM </item>
//    <item> SFDITEM_FIELD__TIM6_CR1_URS </item>
//    <item> SFDITEM_FIELD__TIM6_CR1_UDIS </item>
//    <item> SFDITEM_FIELD__TIM6_CR1_CEN </item>
//    <item> SFDITEM_FIELD__TIM6_CR1_UIFREMAP </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM6_CR2  --------------------------------
// SVD Line: 18163

unsigned int TIM6_CR2 __AT (0x40001004);



// --------------------------------  Field Item: TIM6_CR2_MMS  ------------------------------------
// SVD Line: 18172

//  <item> SFDITEM_FIELD__TIM6_CR2_MMS
//    <name> MMS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40001004) Master mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM6_CR2 >> 4) & 0x7), ((TIM6_CR2 = (TIM6_CR2 & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM6_CR2  ------------------------------------
// SVD Line: 18163

//  <rtree> SFDITEM_REG__TIM6_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001004) control register 2 </i>
//    <loc> ( (unsigned int)((TIM6_CR2 >> 0) & 0xFFFFFFFF), ((TIM6_CR2 = (TIM6_CR2 & ~(0x70UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x70) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM6_CR2_MMS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM6_DIER  --------------------------------
// SVD Line: 18180

unsigned int TIM6_DIER __AT (0x4000100C);



// --------------------------------  Field Item: TIM6_DIER_UDE  -----------------------------------
// SVD Line: 18189

//  <item> SFDITEM_FIELD__TIM6_DIER_UDE
//    <name> UDE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000100C) Update DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM6_DIER ) </loc>
//      <o.8..8> UDE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM6_DIER_UIE  -----------------------------------
// SVD Line: 18195

//  <item> SFDITEM_FIELD__TIM6_DIER_UIE
//    <name> UIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000100C) Update interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM6_DIER ) </loc>
//      <o.0..0> UIE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM6_DIER  -----------------------------------
// SVD Line: 18180

//  <rtree> SFDITEM_REG__TIM6_DIER
//    <name> DIER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000100C) DMA/Interrupt enable register </i>
//    <loc> ( (unsigned int)((TIM6_DIER >> 0) & 0xFFFFFFFF), ((TIM6_DIER = (TIM6_DIER & ~(0x101UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x101) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM6_DIER_UDE </item>
//    <item> SFDITEM_FIELD__TIM6_DIER_UIE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM6_SR  ---------------------------------
// SVD Line: 18203

unsigned int TIM6_SR __AT (0x40001010);



// ---------------------------------  Field Item: TIM6_SR_UIF  ------------------------------------
// SVD Line: 18212

//  <item> SFDITEM_FIELD__TIM6_SR_UIF
//    <name> UIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001010) Update interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM6_SR ) </loc>
//      <o.0..0> UIF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: TIM6_SR  ------------------------------------
// SVD Line: 18203

//  <rtree> SFDITEM_REG__TIM6_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001010) status register </i>
//    <loc> ( (unsigned int)((TIM6_SR >> 0) & 0xFFFFFFFF), ((TIM6_SR = (TIM6_SR & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM6_SR_UIF </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM6_EGR  --------------------------------
// SVD Line: 18220

unsigned int TIM6_EGR __AT (0x40001014);



// ---------------------------------  Field Item: TIM6_EGR_UG  ------------------------------------
// SVD Line: 18229

//  <item> SFDITEM_FIELD__TIM6_EGR_UG
//    <name> UG </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40001014) Update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM6_EGR ) </loc>
//      <o.0..0> UG
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM6_EGR  ------------------------------------
// SVD Line: 18220

//  <rtree> SFDITEM_REG__TIM6_EGR
//    <name> EGR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40001014) event generation register </i>
//    <loc> ( (unsigned int)((TIM6_EGR >> 0) & 0xFFFFFFFF), ((TIM6_EGR = (TIM6_EGR & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM6_EGR_UG </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM6_CNT  --------------------------------
// SVD Line: 18237

unsigned int TIM6_CNT __AT (0x40001024);



// --------------------------------  Field Item: TIM6_CNT_CNT  ------------------------------------
// SVD Line: 18246

//  <item> SFDITEM_FIELD__TIM6_CNT_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001024) Low counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM6_CNT >> 0) & 0xFFFF), ((TIM6_CNT = (TIM6_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM6_CNT_UIFCPY  ----------------------------------
// SVD Line: 18252

//  <item> SFDITEM_FIELD__TIM6_CNT_UIFCPY
//    <name> UIFCPY </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40001024) UIF Copy </i>
//    <check> 
//      <loc> ( (unsigned int) TIM6_CNT ) </loc>
//      <o.31..31> UIFCPY
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM6_CNT  ------------------------------------
// SVD Line: 18237

//  <rtree> SFDITEM_REG__TIM6_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001024) counter </i>
//    <loc> ( (unsigned int)((TIM6_CNT >> 0) & 0xFFFFFFFF), ((TIM6_CNT = (TIM6_CNT & ~(0x8000FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x8000FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM6_CNT_CNT </item>
//    <item> SFDITEM_FIELD__TIM6_CNT_UIFCPY </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM6_PSC  --------------------------------
// SVD Line: 18260

unsigned int TIM6_PSC __AT (0x40001028);



// --------------------------------  Field Item: TIM6_PSC_PSC  ------------------------------------
// SVD Line: 18269

//  <item> SFDITEM_FIELD__TIM6_PSC_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001028) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM6_PSC >> 0) & 0xFFFF), ((TIM6_PSC = (TIM6_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM6_PSC  ------------------------------------
// SVD Line: 18260

//  <rtree> SFDITEM_REG__TIM6_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001028) prescaler </i>
//    <loc> ( (unsigned int)((TIM6_PSC >> 0) & 0xFFFFFFFF), ((TIM6_PSC = (TIM6_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM6_PSC_PSC </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM6_ARR  --------------------------------
// SVD Line: 18277

unsigned int TIM6_ARR __AT (0x4000102C);



// --------------------------------  Field Item: TIM6_ARR_ARR  ------------------------------------
// SVD Line: 18286

//  <item> SFDITEM_FIELD__TIM6_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000102C) Low Auto-reload value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM6_ARR >> 0) & 0xFFFF), ((TIM6_ARR = (TIM6_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM6_ARR  ------------------------------------
// SVD Line: 18277

//  <rtree> SFDITEM_REG__TIM6_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000102C) auto-reload register </i>
//    <loc> ( (unsigned int)((TIM6_ARR >> 0) & 0xFFFFFFFF), ((TIM6_ARR = (TIM6_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM6_ARR_ARR </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: TIM6  -------------------------------------
// SVD Line: 18100

//  <view> TIM6
//    <name> TIM6 </name>
//    <item> SFDITEM_REG__TIM6_CR1 </item>
//    <item> SFDITEM_REG__TIM6_CR2 </item>
//    <item> SFDITEM_REG__TIM6_DIER </item>
//    <item> SFDITEM_REG__TIM6_SR </item>
//    <item> SFDITEM_REG__TIM6_EGR </item>
//    <item> SFDITEM_REG__TIM6_CNT </item>
//    <item> SFDITEM_REG__TIM6_PSC </item>
//    <item> SFDITEM_REG__TIM6_ARR </item>
//  </view>
//  


// ------------------------------  Register Item Address: TSC_CR  ---------------------------------
// SVD Line: 18313

unsigned int TSC_CR __AT (0x40024000);



// ---------------------------------  Field Item: TSC_CR_CTPH  ------------------------------------
// SVD Line: 18322

//  <item> SFDITEM_FIELD__TSC_CR_CTPH
//    <name> CTPH </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40024000) Charge transfer pulse high </i>
//    <edit> 
//      <loc> ( (unsigned char)((TSC_CR >> 28) & 0xF), ((TSC_CR = (TSC_CR & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: TSC_CR_CTPL  ------------------------------------
// SVD Line: 18328

//  <item> SFDITEM_FIELD__TSC_CR_CTPL
//    <name> CTPL </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40024000) Charge transfer pulse low </i>
//    <edit> 
//      <loc> ( (unsigned char)((TSC_CR >> 24) & 0xF), ((TSC_CR = (TSC_CR & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: TSC_CR_SSD  -------------------------------------
// SVD Line: 18334

//  <item> SFDITEM_FIELD__TSC_CR_SSD
//    <name> SSD </name>
//    <rw> 
//    <i> [Bits 23..17] RW (@ 0x40024000) Spread spectrum deviation </i>
//    <edit> 
//      <loc> ( (unsigned char)((TSC_CR >> 17) & 0x7F), ((TSC_CR = (TSC_CR & ~(0x7FUL << 17 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: TSC_CR_SSE  -------------------------------------
// SVD Line: 18340

//  <item> SFDITEM_FIELD__TSC_CR_SSE
//    <name> SSE </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40024000) Spread spectrum enable </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_CR ) </loc>
//      <o.16..16> SSE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TSC_CR_SSPSC  ------------------------------------
// SVD Line: 18346

//  <item> SFDITEM_FIELD__TSC_CR_SSPSC
//    <name> SSPSC </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40024000) Spread spectrum prescaler </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_CR ) </loc>
//      <o.15..15> SSPSC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TSC_CR_PGPSC  ------------------------------------
// SVD Line: 18352

//  <item> SFDITEM_FIELD__TSC_CR_PGPSC
//    <name> PGPSC </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40024000) pulse generator prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TSC_CR >> 12) & 0x7), ((TSC_CR = (TSC_CR & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: TSC_CR_MCV  -------------------------------------
// SVD Line: 18358

//  <item> SFDITEM_FIELD__TSC_CR_MCV
//    <name> MCV </name>
//    <rw> 
//    <i> [Bits 7..5] RW (@ 0x40024000) Max count value </i>
//    <edit> 
//      <loc> ( (unsigned char)((TSC_CR >> 5) & 0x7), ((TSC_CR = (TSC_CR & ~(0x7UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TSC_CR_IODEF  ------------------------------------
// SVD Line: 18364

//  <item> SFDITEM_FIELD__TSC_CR_IODEF
//    <name> IODEF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40024000) I/O Default mode </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_CR ) </loc>
//      <o.4..4> IODEF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TSC_CR_SYNCPOL  -----------------------------------
// SVD Line: 18370

//  <item> SFDITEM_FIELD__TSC_CR_SYNCPOL
//    <name> SYNCPOL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40024000) Synchronization pin  polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_CR ) </loc>
//      <o.3..3> SYNCPOL
//    </check>
//  </item>
//  


// ----------------------------------  Field Item: TSC_CR_AM  -------------------------------------
// SVD Line: 18377

//  <item> SFDITEM_FIELD__TSC_CR_AM
//    <name> AM </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40024000) Acquisition mode </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_CR ) </loc>
//      <o.2..2> AM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TSC_CR_START  ------------------------------------
// SVD Line: 18383

//  <item> SFDITEM_FIELD__TSC_CR_START
//    <name> START </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40024000) Start a new acquisition </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_CR ) </loc>
//      <o.1..1> START
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TSC_CR_TSCE  ------------------------------------
// SVD Line: 18389

//  <item> SFDITEM_FIELD__TSC_CR_TSCE
//    <name> TSCE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40024000) Touch sensing controller  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_CR ) </loc>
//      <o.0..0> TSCE
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: TSC_CR  -------------------------------------
// SVD Line: 18313

//  <rtree> SFDITEM_REG__TSC_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40024000) control register </i>
//    <loc> ( (unsigned int)((TSC_CR >> 0) & 0xFFFFFFFF), ((TSC_CR = (TSC_CR & ~(0xFFFFF0FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF0FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TSC_CR_CTPH </item>
//    <item> SFDITEM_FIELD__TSC_CR_CTPL </item>
//    <item> SFDITEM_FIELD__TSC_CR_SSD </item>
//    <item> SFDITEM_FIELD__TSC_CR_SSE </item>
//    <item> SFDITEM_FIELD__TSC_CR_SSPSC </item>
//    <item> SFDITEM_FIELD__TSC_CR_PGPSC </item>
//    <item> SFDITEM_FIELD__TSC_CR_MCV </item>
//    <item> SFDITEM_FIELD__TSC_CR_IODEF </item>
//    <item> SFDITEM_FIELD__TSC_CR_SYNCPOL </item>
//    <item> SFDITEM_FIELD__TSC_CR_AM </item>
//    <item> SFDITEM_FIELD__TSC_CR_START </item>
//    <item> SFDITEM_FIELD__TSC_CR_TSCE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TSC_IER  ---------------------------------
// SVD Line: 18398

unsigned int TSC_IER __AT (0x40024004);



// --------------------------------  Field Item: TSC_IER_MCEIE  -----------------------------------
// SVD Line: 18407

//  <item> SFDITEM_FIELD__TSC_IER_MCEIE
//    <name> MCEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40024004) Max count error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IER ) </loc>
//      <o.1..1> MCEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TSC_IER_EOAIE  -----------------------------------
// SVD Line: 18414

//  <item> SFDITEM_FIELD__TSC_IER_EOAIE
//    <name> EOAIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40024004) End of acquisition interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IER ) </loc>
//      <o.0..0> EOAIE
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: TSC_IER  ------------------------------------
// SVD Line: 18398

//  <rtree> SFDITEM_REG__TSC_IER
//    <name> IER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40024004) interrupt enable register </i>
//    <loc> ( (unsigned int)((TSC_IER >> 0) & 0xFFFFFFFF), ((TSC_IER = (TSC_IER & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TSC_IER_MCEIE </item>
//    <item> SFDITEM_FIELD__TSC_IER_EOAIE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TSC_ICR  ---------------------------------
// SVD Line: 18423

unsigned int TSC_ICR __AT (0x40024008);



// --------------------------------  Field Item: TSC_ICR_MCEIC  -----------------------------------
// SVD Line: 18432

//  <item> SFDITEM_FIELD__TSC_ICR_MCEIC
//    <name> MCEIC </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40024008) Max count error interrupt  clear </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_ICR ) </loc>
//      <o.1..1> MCEIC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TSC_ICR_EOAIC  -----------------------------------
// SVD Line: 18439

//  <item> SFDITEM_FIELD__TSC_ICR_EOAIC
//    <name> EOAIC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40024008) End of acquisition interrupt  clear </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_ICR ) </loc>
//      <o.0..0> EOAIC
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: TSC_ICR  ------------------------------------
// SVD Line: 18423

//  <rtree> SFDITEM_REG__TSC_ICR
//    <name> ICR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40024008) interrupt clear register </i>
//    <loc> ( (unsigned int)((TSC_ICR >> 0) & 0xFFFFFFFF), ((TSC_ICR = (TSC_ICR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TSC_ICR_MCEIC </item>
//    <item> SFDITEM_FIELD__TSC_ICR_EOAIC </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TSC_ISR  ---------------------------------
// SVD Line: 18448

unsigned int TSC_ISR __AT (0x4002400C);



// --------------------------------  Field Item: TSC_ISR_MCEF  ------------------------------------
// SVD Line: 18457

//  <item> SFDITEM_FIELD__TSC_ISR_MCEF
//    <name> MCEF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4002400C) Max count error flag </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_ISR ) </loc>
//      <o.1..1> MCEF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TSC_ISR_EOAF  ------------------------------------
// SVD Line: 18463

//  <item> SFDITEM_FIELD__TSC_ISR_EOAF
//    <name> EOAF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4002400C) End of acquisition flag </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_ISR ) </loc>
//      <o.0..0> EOAF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: TSC_ISR  ------------------------------------
// SVD Line: 18448

//  <rtree> SFDITEM_REG__TSC_ISR
//    <name> ISR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002400C) interrupt status register </i>
//    <loc> ( (unsigned int)((TSC_ISR >> 0) & 0xFFFFFFFF), ((TSC_ISR = (TSC_ISR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TSC_ISR_MCEF </item>
//    <item> SFDITEM_FIELD__TSC_ISR_EOAF </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TSC_IOHCR  --------------------------------
// SVD Line: 18471

unsigned int TSC_IOHCR __AT (0x40024010);



// ------------------------------  Field Item: TSC_IOHCR_G7_IO4  ----------------------------------
// SVD Line: 18481

//  <item> SFDITEM_FIELD__TSC_IOHCR_G7_IO4
//    <name> G7_IO4 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40024010) G7_IO4 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOHCR ) </loc>
//      <o.27..27> G7_IO4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOHCR_G7_IO3  ----------------------------------
// SVD Line: 18487

//  <item> SFDITEM_FIELD__TSC_IOHCR_G7_IO3
//    <name> G7_IO3 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40024010) G7_IO3 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOHCR ) </loc>
//      <o.26..26> G7_IO3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOHCR_G7_IO2  ----------------------------------
// SVD Line: 18493

//  <item> SFDITEM_FIELD__TSC_IOHCR_G7_IO2
//    <name> G7_IO2 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40024010) G7_IO2 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOHCR ) </loc>
//      <o.25..25> G7_IO2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOHCR_G7_IO1  ----------------------------------
// SVD Line: 18499

//  <item> SFDITEM_FIELD__TSC_IOHCR_G7_IO1
//    <name> G7_IO1 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40024010) G7_IO1 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOHCR ) </loc>
//      <o.24..24> G7_IO1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOHCR_G6_IO4  ----------------------------------
// SVD Line: 18505

//  <item> SFDITEM_FIELD__TSC_IOHCR_G6_IO4
//    <name> G6_IO4 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40024010) G6_IO4 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOHCR ) </loc>
//      <o.23..23> G6_IO4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOHCR_G6_IO3  ----------------------------------
// SVD Line: 18511

//  <item> SFDITEM_FIELD__TSC_IOHCR_G6_IO3
//    <name> G6_IO3 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40024010) G6_IO3 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOHCR ) </loc>
//      <o.22..22> G6_IO3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOHCR_G6_IO2  ----------------------------------
// SVD Line: 18517

//  <item> SFDITEM_FIELD__TSC_IOHCR_G6_IO2
//    <name> G6_IO2 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40024010) G6_IO2 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOHCR ) </loc>
//      <o.21..21> G6_IO2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOHCR_G6_IO1  ----------------------------------
// SVD Line: 18523

//  <item> SFDITEM_FIELD__TSC_IOHCR_G6_IO1
//    <name> G6_IO1 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40024010) G6_IO1 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOHCR ) </loc>
//      <o.20..20> G6_IO1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOHCR_G5_IO4  ----------------------------------
// SVD Line: 18529

//  <item> SFDITEM_FIELD__TSC_IOHCR_G5_IO4
//    <name> G5_IO4 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40024010) G5_IO4 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOHCR ) </loc>
//      <o.19..19> G5_IO4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOHCR_G5_IO3  ----------------------------------
// SVD Line: 18535

//  <item> SFDITEM_FIELD__TSC_IOHCR_G5_IO3
//    <name> G5_IO3 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40024010) G5_IO3 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOHCR ) </loc>
//      <o.18..18> G5_IO3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOHCR_G5_IO2  ----------------------------------
// SVD Line: 18541

//  <item> SFDITEM_FIELD__TSC_IOHCR_G5_IO2
//    <name> G5_IO2 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40024010) G5_IO2 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOHCR ) </loc>
//      <o.17..17> G5_IO2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOHCR_G5_IO1  ----------------------------------
// SVD Line: 18547

//  <item> SFDITEM_FIELD__TSC_IOHCR_G5_IO1
//    <name> G5_IO1 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40024010) G5_IO1 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOHCR ) </loc>
//      <o.16..16> G5_IO1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOHCR_G4_IO4  ----------------------------------
// SVD Line: 18553

//  <item> SFDITEM_FIELD__TSC_IOHCR_G4_IO4
//    <name> G4_IO4 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40024010) G4_IO4 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOHCR ) </loc>
//      <o.15..15> G4_IO4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOHCR_G4_IO3  ----------------------------------
// SVD Line: 18559

//  <item> SFDITEM_FIELD__TSC_IOHCR_G4_IO3
//    <name> G4_IO3 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40024010) G4_IO3 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOHCR ) </loc>
//      <o.14..14> G4_IO3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOHCR_G4_IO2  ----------------------------------
// SVD Line: 18565

//  <item> SFDITEM_FIELD__TSC_IOHCR_G4_IO2
//    <name> G4_IO2 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40024010) G4_IO2 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOHCR ) </loc>
//      <o.13..13> G4_IO2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOHCR_G4_IO1  ----------------------------------
// SVD Line: 18571

//  <item> SFDITEM_FIELD__TSC_IOHCR_G4_IO1
//    <name> G4_IO1 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40024010) G4_IO1 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOHCR ) </loc>
//      <o.12..12> G4_IO1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOHCR_G3_IO4  ----------------------------------
// SVD Line: 18577

//  <item> SFDITEM_FIELD__TSC_IOHCR_G3_IO4
//    <name> G3_IO4 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40024010) G3_IO4 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOHCR ) </loc>
//      <o.11..11> G3_IO4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOHCR_G3_IO3  ----------------------------------
// SVD Line: 18583

//  <item> SFDITEM_FIELD__TSC_IOHCR_G3_IO3
//    <name> G3_IO3 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40024010) G3_IO3 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOHCR ) </loc>
//      <o.10..10> G3_IO3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOHCR_G3_IO2  ----------------------------------
// SVD Line: 18589

//  <item> SFDITEM_FIELD__TSC_IOHCR_G3_IO2
//    <name> G3_IO2 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40024010) G3_IO2 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOHCR ) </loc>
//      <o.9..9> G3_IO2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOHCR_G3_IO1  ----------------------------------
// SVD Line: 18595

//  <item> SFDITEM_FIELD__TSC_IOHCR_G3_IO1
//    <name> G3_IO1 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40024010) G3_IO1 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOHCR ) </loc>
//      <o.8..8> G3_IO1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOHCR_G2_IO4  ----------------------------------
// SVD Line: 18601

//  <item> SFDITEM_FIELD__TSC_IOHCR_G2_IO4
//    <name> G2_IO4 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40024010) G2_IO4 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOHCR ) </loc>
//      <o.7..7> G2_IO4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOHCR_G2_IO3  ----------------------------------
// SVD Line: 18607

//  <item> SFDITEM_FIELD__TSC_IOHCR_G2_IO3
//    <name> G2_IO3 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40024010) G2_IO3 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOHCR ) </loc>
//      <o.6..6> G2_IO3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOHCR_G2_IO2  ----------------------------------
// SVD Line: 18613

//  <item> SFDITEM_FIELD__TSC_IOHCR_G2_IO2
//    <name> G2_IO2 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40024010) G2_IO2 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOHCR ) </loc>
//      <o.5..5> G2_IO2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOHCR_G2_IO1  ----------------------------------
// SVD Line: 18619

//  <item> SFDITEM_FIELD__TSC_IOHCR_G2_IO1
//    <name> G2_IO1 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40024010) G2_IO1 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOHCR ) </loc>
//      <o.4..4> G2_IO1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOHCR_G1_IO4  ----------------------------------
// SVD Line: 18625

//  <item> SFDITEM_FIELD__TSC_IOHCR_G1_IO4
//    <name> G1_IO4 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40024010) G1_IO4 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOHCR ) </loc>
//      <o.3..3> G1_IO4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOHCR_G1_IO3  ----------------------------------
// SVD Line: 18631

//  <item> SFDITEM_FIELD__TSC_IOHCR_G1_IO3
//    <name> G1_IO3 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40024010) G1_IO3 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOHCR ) </loc>
//      <o.2..2> G1_IO3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOHCR_G1_IO2  ----------------------------------
// SVD Line: 18637

//  <item> SFDITEM_FIELD__TSC_IOHCR_G1_IO2
//    <name> G1_IO2 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40024010) G1_IO2 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOHCR ) </loc>
//      <o.1..1> G1_IO2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOHCR_G1_IO1  ----------------------------------
// SVD Line: 18643

//  <item> SFDITEM_FIELD__TSC_IOHCR_G1_IO1
//    <name> G1_IO1 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40024010) G1_IO1 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOHCR ) </loc>
//      <o.0..0> G1_IO1
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TSC_IOHCR  -----------------------------------
// SVD Line: 18471

//  <rtree> SFDITEM_REG__TSC_IOHCR
//    <name> IOHCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40024010) I/O hysteresis control  register </i>
//    <loc> ( (unsigned int)((TSC_IOHCR >> 0) & 0xFFFFFFFF), ((TSC_IOHCR = (TSC_IOHCR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TSC_IOHCR_G7_IO4 </item>
//    <item> SFDITEM_FIELD__TSC_IOHCR_G7_IO3 </item>
//    <item> SFDITEM_FIELD__TSC_IOHCR_G7_IO2 </item>
//    <item> SFDITEM_FIELD__TSC_IOHCR_G7_IO1 </item>
//    <item> SFDITEM_FIELD__TSC_IOHCR_G6_IO4 </item>
//    <item> SFDITEM_FIELD__TSC_IOHCR_G6_IO3 </item>
//    <item> SFDITEM_FIELD__TSC_IOHCR_G6_IO2 </item>
//    <item> SFDITEM_FIELD__TSC_IOHCR_G6_IO1 </item>
//    <item> SFDITEM_FIELD__TSC_IOHCR_G5_IO4 </item>
//    <item> SFDITEM_FIELD__TSC_IOHCR_G5_IO3 </item>
//    <item> SFDITEM_FIELD__TSC_IOHCR_G5_IO2 </item>
//    <item> SFDITEM_FIELD__TSC_IOHCR_G5_IO1 </item>
//    <item> SFDITEM_FIELD__TSC_IOHCR_G4_IO4 </item>
//    <item> SFDITEM_FIELD__TSC_IOHCR_G4_IO3 </item>
//    <item> SFDITEM_FIELD__TSC_IOHCR_G4_IO2 </item>
//    <item> SFDITEM_FIELD__TSC_IOHCR_G4_IO1 </item>
//    <item> SFDITEM_FIELD__TSC_IOHCR_G3_IO4 </item>
//    <item> SFDITEM_FIELD__TSC_IOHCR_G3_IO3 </item>
//    <item> SFDITEM_FIELD__TSC_IOHCR_G3_IO2 </item>
//    <item> SFDITEM_FIELD__TSC_IOHCR_G3_IO1 </item>
//    <item> SFDITEM_FIELD__TSC_IOHCR_G2_IO4 </item>
//    <item> SFDITEM_FIELD__TSC_IOHCR_G2_IO3 </item>
//    <item> SFDITEM_FIELD__TSC_IOHCR_G2_IO2 </item>
//    <item> SFDITEM_FIELD__TSC_IOHCR_G2_IO1 </item>
//    <item> SFDITEM_FIELD__TSC_IOHCR_G1_IO4 </item>
//    <item> SFDITEM_FIELD__TSC_IOHCR_G1_IO3 </item>
//    <item> SFDITEM_FIELD__TSC_IOHCR_G1_IO2 </item>
//    <item> SFDITEM_FIELD__TSC_IOHCR_G1_IO1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TSC_IOASCR  -------------------------------
// SVD Line: 18651

unsigned int TSC_IOASCR __AT (0x40024018);



// ------------------------------  Field Item: TSC_IOASCR_G7_IO4  ---------------------------------
// SVD Line: 18661

//  <item> SFDITEM_FIELD__TSC_IOASCR_G7_IO4
//    <name> G7_IO4 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40024018) G7_IO4 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOASCR ) </loc>
//      <o.27..27> G7_IO4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOASCR_G7_IO3  ---------------------------------
// SVD Line: 18667

//  <item> SFDITEM_FIELD__TSC_IOASCR_G7_IO3
//    <name> G7_IO3 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40024018) G7_IO3 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOASCR ) </loc>
//      <o.26..26> G7_IO3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOASCR_G7_IO2  ---------------------------------
// SVD Line: 18673

//  <item> SFDITEM_FIELD__TSC_IOASCR_G7_IO2
//    <name> G7_IO2 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40024018) G7_IO2 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOASCR ) </loc>
//      <o.25..25> G7_IO2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOASCR_G7_IO1  ---------------------------------
// SVD Line: 18679

//  <item> SFDITEM_FIELD__TSC_IOASCR_G7_IO1
//    <name> G7_IO1 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40024018) G7_IO1 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOASCR ) </loc>
//      <o.24..24> G7_IO1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOASCR_G6_IO4  ---------------------------------
// SVD Line: 18685

//  <item> SFDITEM_FIELD__TSC_IOASCR_G6_IO4
//    <name> G6_IO4 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40024018) G6_IO4 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOASCR ) </loc>
//      <o.23..23> G6_IO4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOASCR_G6_IO3  ---------------------------------
// SVD Line: 18691

//  <item> SFDITEM_FIELD__TSC_IOASCR_G6_IO3
//    <name> G6_IO3 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40024018) G6_IO3 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOASCR ) </loc>
//      <o.22..22> G6_IO3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOASCR_G6_IO2  ---------------------------------
// SVD Line: 18697

//  <item> SFDITEM_FIELD__TSC_IOASCR_G6_IO2
//    <name> G6_IO2 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40024018) G6_IO2 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOASCR ) </loc>
//      <o.21..21> G6_IO2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOASCR_G6_IO1  ---------------------------------
// SVD Line: 18703

//  <item> SFDITEM_FIELD__TSC_IOASCR_G6_IO1
//    <name> G6_IO1 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40024018) G6_IO1 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOASCR ) </loc>
//      <o.20..20> G6_IO1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOASCR_G5_IO4  ---------------------------------
// SVD Line: 18709

//  <item> SFDITEM_FIELD__TSC_IOASCR_G5_IO4
//    <name> G5_IO4 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40024018) G5_IO4 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOASCR ) </loc>
//      <o.19..19> G5_IO4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOASCR_G5_IO3  ---------------------------------
// SVD Line: 18715

//  <item> SFDITEM_FIELD__TSC_IOASCR_G5_IO3
//    <name> G5_IO3 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40024018) G5_IO3 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOASCR ) </loc>
//      <o.18..18> G5_IO3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOASCR_G5_IO2  ---------------------------------
// SVD Line: 18721

//  <item> SFDITEM_FIELD__TSC_IOASCR_G5_IO2
//    <name> G5_IO2 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40024018) G5_IO2 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOASCR ) </loc>
//      <o.17..17> G5_IO2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOASCR_G5_IO1  ---------------------------------
// SVD Line: 18727

//  <item> SFDITEM_FIELD__TSC_IOASCR_G5_IO1
//    <name> G5_IO1 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40024018) G5_IO1 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOASCR ) </loc>
//      <o.16..16> G5_IO1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOASCR_G4_IO4  ---------------------------------
// SVD Line: 18733

//  <item> SFDITEM_FIELD__TSC_IOASCR_G4_IO4
//    <name> G4_IO4 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40024018) G4_IO4 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOASCR ) </loc>
//      <o.15..15> G4_IO4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOASCR_G4_IO3  ---------------------------------
// SVD Line: 18739

//  <item> SFDITEM_FIELD__TSC_IOASCR_G4_IO3
//    <name> G4_IO3 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40024018) G4_IO3 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOASCR ) </loc>
//      <o.14..14> G4_IO3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOASCR_G4_IO2  ---------------------------------
// SVD Line: 18745

//  <item> SFDITEM_FIELD__TSC_IOASCR_G4_IO2
//    <name> G4_IO2 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40024018) G4_IO2 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOASCR ) </loc>
//      <o.13..13> G4_IO2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOASCR_G4_IO1  ---------------------------------
// SVD Line: 18751

//  <item> SFDITEM_FIELD__TSC_IOASCR_G4_IO1
//    <name> G4_IO1 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40024018) G4_IO1 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOASCR ) </loc>
//      <o.12..12> G4_IO1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOASCR_G3_IO4  ---------------------------------
// SVD Line: 18757

//  <item> SFDITEM_FIELD__TSC_IOASCR_G3_IO4
//    <name> G3_IO4 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40024018) G3_IO4 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOASCR ) </loc>
//      <o.11..11> G3_IO4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOASCR_G3_IO3  ---------------------------------
// SVD Line: 18763

//  <item> SFDITEM_FIELD__TSC_IOASCR_G3_IO3
//    <name> G3_IO3 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40024018) G3_IO3 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOASCR ) </loc>
//      <o.10..10> G3_IO3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOASCR_G3_IO2  ---------------------------------
// SVD Line: 18769

//  <item> SFDITEM_FIELD__TSC_IOASCR_G3_IO2
//    <name> G3_IO2 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40024018) G3_IO2 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOASCR ) </loc>
//      <o.9..9> G3_IO2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOASCR_G3_IO1  ---------------------------------
// SVD Line: 18775

//  <item> SFDITEM_FIELD__TSC_IOASCR_G3_IO1
//    <name> G3_IO1 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40024018) G3_IO1 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOASCR ) </loc>
//      <o.8..8> G3_IO1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOASCR_G2_IO4  ---------------------------------
// SVD Line: 18781

//  <item> SFDITEM_FIELD__TSC_IOASCR_G2_IO4
//    <name> G2_IO4 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40024018) G2_IO4 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOASCR ) </loc>
//      <o.7..7> G2_IO4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOASCR_G2_IO3  ---------------------------------
// SVD Line: 18787

//  <item> SFDITEM_FIELD__TSC_IOASCR_G2_IO3
//    <name> G2_IO3 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40024018) G2_IO3 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOASCR ) </loc>
//      <o.6..6> G2_IO3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOASCR_G2_IO2  ---------------------------------
// SVD Line: 18793

//  <item> SFDITEM_FIELD__TSC_IOASCR_G2_IO2
//    <name> G2_IO2 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40024018) G2_IO2 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOASCR ) </loc>
//      <o.5..5> G2_IO2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOASCR_G2_IO1  ---------------------------------
// SVD Line: 18799

//  <item> SFDITEM_FIELD__TSC_IOASCR_G2_IO1
//    <name> G2_IO1 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40024018) G2_IO1 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOASCR ) </loc>
//      <o.4..4> G2_IO1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOASCR_G1_IO4  ---------------------------------
// SVD Line: 18805

//  <item> SFDITEM_FIELD__TSC_IOASCR_G1_IO4
//    <name> G1_IO4 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40024018) G1_IO4 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOASCR ) </loc>
//      <o.3..3> G1_IO4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOASCR_G1_IO3  ---------------------------------
// SVD Line: 18811

//  <item> SFDITEM_FIELD__TSC_IOASCR_G1_IO3
//    <name> G1_IO3 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40024018) G1_IO3 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOASCR ) </loc>
//      <o.2..2> G1_IO3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOASCR_G1_IO2  ---------------------------------
// SVD Line: 18817

//  <item> SFDITEM_FIELD__TSC_IOASCR_G1_IO2
//    <name> G1_IO2 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40024018) G1_IO2 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOASCR ) </loc>
//      <o.1..1> G1_IO2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOASCR_G1_IO1  ---------------------------------
// SVD Line: 18823

//  <item> SFDITEM_FIELD__TSC_IOASCR_G1_IO1
//    <name> G1_IO1 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40024018) G1_IO1 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOASCR ) </loc>
//      <o.0..0> G1_IO1
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TSC_IOASCR  -----------------------------------
// SVD Line: 18651

//  <rtree> SFDITEM_REG__TSC_IOASCR
//    <name> IOASCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40024018) I/O analog switch control  register </i>
//    <loc> ( (unsigned int)((TSC_IOASCR >> 0) & 0xFFFFFFFF), ((TSC_IOASCR = (TSC_IOASCR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TSC_IOASCR_G7_IO4 </item>
//    <item> SFDITEM_FIELD__TSC_IOASCR_G7_IO3 </item>
//    <item> SFDITEM_FIELD__TSC_IOASCR_G7_IO2 </item>
//    <item> SFDITEM_FIELD__TSC_IOASCR_G7_IO1 </item>
//    <item> SFDITEM_FIELD__TSC_IOASCR_G6_IO4 </item>
//    <item> SFDITEM_FIELD__TSC_IOASCR_G6_IO3 </item>
//    <item> SFDITEM_FIELD__TSC_IOASCR_G6_IO2 </item>
//    <item> SFDITEM_FIELD__TSC_IOASCR_G6_IO1 </item>
//    <item> SFDITEM_FIELD__TSC_IOASCR_G5_IO4 </item>
//    <item> SFDITEM_FIELD__TSC_IOASCR_G5_IO3 </item>
//    <item> SFDITEM_FIELD__TSC_IOASCR_G5_IO2 </item>
//    <item> SFDITEM_FIELD__TSC_IOASCR_G5_IO1 </item>
//    <item> SFDITEM_FIELD__TSC_IOASCR_G4_IO4 </item>
//    <item> SFDITEM_FIELD__TSC_IOASCR_G4_IO3 </item>
//    <item> SFDITEM_FIELD__TSC_IOASCR_G4_IO2 </item>
//    <item> SFDITEM_FIELD__TSC_IOASCR_G4_IO1 </item>
//    <item> SFDITEM_FIELD__TSC_IOASCR_G3_IO4 </item>
//    <item> SFDITEM_FIELD__TSC_IOASCR_G3_IO3 </item>
//    <item> SFDITEM_FIELD__TSC_IOASCR_G3_IO2 </item>
//    <item> SFDITEM_FIELD__TSC_IOASCR_G3_IO1 </item>
//    <item> SFDITEM_FIELD__TSC_IOASCR_G2_IO4 </item>
//    <item> SFDITEM_FIELD__TSC_IOASCR_G2_IO3 </item>
//    <item> SFDITEM_FIELD__TSC_IOASCR_G2_IO2 </item>
//    <item> SFDITEM_FIELD__TSC_IOASCR_G2_IO1 </item>
//    <item> SFDITEM_FIELD__TSC_IOASCR_G1_IO4 </item>
//    <item> SFDITEM_FIELD__TSC_IOASCR_G1_IO3 </item>
//    <item> SFDITEM_FIELD__TSC_IOASCR_G1_IO2 </item>
//    <item> SFDITEM_FIELD__TSC_IOASCR_G1_IO1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TSC_IOSCR  --------------------------------
// SVD Line: 18831

unsigned int TSC_IOSCR __AT (0x40024020);



// ------------------------------  Field Item: TSC_IOSCR_G7_IO4  ----------------------------------
// SVD Line: 18840

//  <item> SFDITEM_FIELD__TSC_IOSCR_G7_IO4
//    <name> G7_IO4 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40024020) G7_IO4 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOSCR ) </loc>
//      <o.27..27> G7_IO4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOSCR_G7_IO3  ----------------------------------
// SVD Line: 18846

//  <item> SFDITEM_FIELD__TSC_IOSCR_G7_IO3
//    <name> G7_IO3 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40024020) G7_IO3 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOSCR ) </loc>
//      <o.26..26> G7_IO3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOSCR_G7_IO2  ----------------------------------
// SVD Line: 18852

//  <item> SFDITEM_FIELD__TSC_IOSCR_G7_IO2
//    <name> G7_IO2 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40024020) G7_IO2 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOSCR ) </loc>
//      <o.25..25> G7_IO2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOSCR_G7_IO1  ----------------------------------
// SVD Line: 18858

//  <item> SFDITEM_FIELD__TSC_IOSCR_G7_IO1
//    <name> G7_IO1 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40024020) G7_IO1 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOSCR ) </loc>
//      <o.24..24> G7_IO1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOSCR_G6_IO4  ----------------------------------
// SVD Line: 18864

//  <item> SFDITEM_FIELD__TSC_IOSCR_G6_IO4
//    <name> G6_IO4 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40024020) G6_IO4 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOSCR ) </loc>
//      <o.23..23> G6_IO4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOSCR_G6_IO3  ----------------------------------
// SVD Line: 18870

//  <item> SFDITEM_FIELD__TSC_IOSCR_G6_IO3
//    <name> G6_IO3 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40024020) G6_IO3 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOSCR ) </loc>
//      <o.22..22> G6_IO3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOSCR_G6_IO2  ----------------------------------
// SVD Line: 18876

//  <item> SFDITEM_FIELD__TSC_IOSCR_G6_IO2
//    <name> G6_IO2 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40024020) G6_IO2 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOSCR ) </loc>
//      <o.21..21> G6_IO2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOSCR_G6_IO1  ----------------------------------
// SVD Line: 18882

//  <item> SFDITEM_FIELD__TSC_IOSCR_G6_IO1
//    <name> G6_IO1 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40024020) G6_IO1 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOSCR ) </loc>
//      <o.20..20> G6_IO1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOSCR_G5_IO4  ----------------------------------
// SVD Line: 18888

//  <item> SFDITEM_FIELD__TSC_IOSCR_G5_IO4
//    <name> G5_IO4 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40024020) G5_IO4 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOSCR ) </loc>
//      <o.19..19> G5_IO4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOSCR_G5_IO3  ----------------------------------
// SVD Line: 18894

//  <item> SFDITEM_FIELD__TSC_IOSCR_G5_IO3
//    <name> G5_IO3 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40024020) G5_IO3 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOSCR ) </loc>
//      <o.18..18> G5_IO3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOSCR_G5_IO2  ----------------------------------
// SVD Line: 18900

//  <item> SFDITEM_FIELD__TSC_IOSCR_G5_IO2
//    <name> G5_IO2 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40024020) G5_IO2 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOSCR ) </loc>
//      <o.17..17> G5_IO2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOSCR_G5_IO1  ----------------------------------
// SVD Line: 18906

//  <item> SFDITEM_FIELD__TSC_IOSCR_G5_IO1
//    <name> G5_IO1 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40024020) G5_IO1 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOSCR ) </loc>
//      <o.16..16> G5_IO1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOSCR_G4_IO4  ----------------------------------
// SVD Line: 18912

//  <item> SFDITEM_FIELD__TSC_IOSCR_G4_IO4
//    <name> G4_IO4 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40024020) G4_IO4 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOSCR ) </loc>
//      <o.15..15> G4_IO4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOSCR_G4_IO3  ----------------------------------
// SVD Line: 18918

//  <item> SFDITEM_FIELD__TSC_IOSCR_G4_IO3
//    <name> G4_IO3 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40024020) G4_IO3 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOSCR ) </loc>
//      <o.14..14> G4_IO3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOSCR_G4_IO2  ----------------------------------
// SVD Line: 18924

//  <item> SFDITEM_FIELD__TSC_IOSCR_G4_IO2
//    <name> G4_IO2 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40024020) G4_IO2 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOSCR ) </loc>
//      <o.13..13> G4_IO2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOSCR_G4_IO1  ----------------------------------
// SVD Line: 18930

//  <item> SFDITEM_FIELD__TSC_IOSCR_G4_IO1
//    <name> G4_IO1 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40024020) G4_IO1 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOSCR ) </loc>
//      <o.12..12> G4_IO1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOSCR_G3_IO4  ----------------------------------
// SVD Line: 18936

//  <item> SFDITEM_FIELD__TSC_IOSCR_G3_IO4
//    <name> G3_IO4 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40024020) G3_IO4 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOSCR ) </loc>
//      <o.11..11> G3_IO4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOSCR_G3_IO3  ----------------------------------
// SVD Line: 18942

//  <item> SFDITEM_FIELD__TSC_IOSCR_G3_IO3
//    <name> G3_IO3 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40024020) G3_IO3 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOSCR ) </loc>
//      <o.10..10> G3_IO3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOSCR_G3_IO2  ----------------------------------
// SVD Line: 18948

//  <item> SFDITEM_FIELD__TSC_IOSCR_G3_IO2
//    <name> G3_IO2 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40024020) G3_IO2 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOSCR ) </loc>
//      <o.9..9> G3_IO2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOSCR_G3_IO1  ----------------------------------
// SVD Line: 18954

//  <item> SFDITEM_FIELD__TSC_IOSCR_G3_IO1
//    <name> G3_IO1 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40024020) G3_IO1 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOSCR ) </loc>
//      <o.8..8> G3_IO1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOSCR_G2_IO4  ----------------------------------
// SVD Line: 18960

//  <item> SFDITEM_FIELD__TSC_IOSCR_G2_IO4
//    <name> G2_IO4 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40024020) G2_IO4 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOSCR ) </loc>
//      <o.7..7> G2_IO4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOSCR_G2_IO3  ----------------------------------
// SVD Line: 18966

//  <item> SFDITEM_FIELD__TSC_IOSCR_G2_IO3
//    <name> G2_IO3 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40024020) G2_IO3 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOSCR ) </loc>
//      <o.6..6> G2_IO3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOSCR_G2_IO2  ----------------------------------
// SVD Line: 18972

//  <item> SFDITEM_FIELD__TSC_IOSCR_G2_IO2
//    <name> G2_IO2 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40024020) G2_IO2 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOSCR ) </loc>
//      <o.5..5> G2_IO2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOSCR_G2_IO1  ----------------------------------
// SVD Line: 18978

//  <item> SFDITEM_FIELD__TSC_IOSCR_G2_IO1
//    <name> G2_IO1 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40024020) G2_IO1 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOSCR ) </loc>
//      <o.4..4> G2_IO1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOSCR_G1_IO4  ----------------------------------
// SVD Line: 18984

//  <item> SFDITEM_FIELD__TSC_IOSCR_G1_IO4
//    <name> G1_IO4 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40024020) G1_IO4 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOSCR ) </loc>
//      <o.3..3> G1_IO4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOSCR_G1_IO3  ----------------------------------
// SVD Line: 18990

//  <item> SFDITEM_FIELD__TSC_IOSCR_G1_IO3
//    <name> G1_IO3 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40024020) G1_IO3 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOSCR ) </loc>
//      <o.2..2> G1_IO3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOSCR_G1_IO2  ----------------------------------
// SVD Line: 18996

//  <item> SFDITEM_FIELD__TSC_IOSCR_G1_IO2
//    <name> G1_IO2 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40024020) G1_IO2 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOSCR ) </loc>
//      <o.1..1> G1_IO2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOSCR_G1_IO1  ----------------------------------
// SVD Line: 19002

//  <item> SFDITEM_FIELD__TSC_IOSCR_G1_IO1
//    <name> G1_IO1 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40024020) G1_IO1 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOSCR ) </loc>
//      <o.0..0> G1_IO1
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TSC_IOSCR  -----------------------------------
// SVD Line: 18831

//  <rtree> SFDITEM_REG__TSC_IOSCR
//    <name> IOSCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40024020) I/O sampling control register </i>
//    <loc> ( (unsigned int)((TSC_IOSCR >> 0) & 0xFFFFFFFF), ((TSC_IOSCR = (TSC_IOSCR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TSC_IOSCR_G7_IO4 </item>
//    <item> SFDITEM_FIELD__TSC_IOSCR_G7_IO3 </item>
//    <item> SFDITEM_FIELD__TSC_IOSCR_G7_IO2 </item>
//    <item> SFDITEM_FIELD__TSC_IOSCR_G7_IO1 </item>
//    <item> SFDITEM_FIELD__TSC_IOSCR_G6_IO4 </item>
//    <item> SFDITEM_FIELD__TSC_IOSCR_G6_IO3 </item>
//    <item> SFDITEM_FIELD__TSC_IOSCR_G6_IO2 </item>
//    <item> SFDITEM_FIELD__TSC_IOSCR_G6_IO1 </item>
//    <item> SFDITEM_FIELD__TSC_IOSCR_G5_IO4 </item>
//    <item> SFDITEM_FIELD__TSC_IOSCR_G5_IO3 </item>
//    <item> SFDITEM_FIELD__TSC_IOSCR_G5_IO2 </item>
//    <item> SFDITEM_FIELD__TSC_IOSCR_G5_IO1 </item>
//    <item> SFDITEM_FIELD__TSC_IOSCR_G4_IO4 </item>
//    <item> SFDITEM_FIELD__TSC_IOSCR_G4_IO3 </item>
//    <item> SFDITEM_FIELD__TSC_IOSCR_G4_IO2 </item>
//    <item> SFDITEM_FIELD__TSC_IOSCR_G4_IO1 </item>
//    <item> SFDITEM_FIELD__TSC_IOSCR_G3_IO4 </item>
//    <item> SFDITEM_FIELD__TSC_IOSCR_G3_IO3 </item>
//    <item> SFDITEM_FIELD__TSC_IOSCR_G3_IO2 </item>
//    <item> SFDITEM_FIELD__TSC_IOSCR_G3_IO1 </item>
//    <item> SFDITEM_FIELD__TSC_IOSCR_G2_IO4 </item>
//    <item> SFDITEM_FIELD__TSC_IOSCR_G2_IO3 </item>
//    <item> SFDITEM_FIELD__TSC_IOSCR_G2_IO2 </item>
//    <item> SFDITEM_FIELD__TSC_IOSCR_G2_IO1 </item>
//    <item> SFDITEM_FIELD__TSC_IOSCR_G1_IO4 </item>
//    <item> SFDITEM_FIELD__TSC_IOSCR_G1_IO3 </item>
//    <item> SFDITEM_FIELD__TSC_IOSCR_G1_IO2 </item>
//    <item> SFDITEM_FIELD__TSC_IOSCR_G1_IO1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TSC_IOCCR  --------------------------------
// SVD Line: 19010

unsigned int TSC_IOCCR __AT (0x40024028);



// ------------------------------  Field Item: TSC_IOCCR_G7_IO4  ----------------------------------
// SVD Line: 19019

//  <item> SFDITEM_FIELD__TSC_IOCCR_G7_IO4
//    <name> G7_IO4 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40024028) G7_IO4 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOCCR ) </loc>
//      <o.27..27> G7_IO4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOCCR_G7_IO3  ----------------------------------
// SVD Line: 19025

//  <item> SFDITEM_FIELD__TSC_IOCCR_G7_IO3
//    <name> G7_IO3 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40024028) G7_IO3 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOCCR ) </loc>
//      <o.26..26> G7_IO3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOCCR_G7_IO2  ----------------------------------
// SVD Line: 19031

//  <item> SFDITEM_FIELD__TSC_IOCCR_G7_IO2
//    <name> G7_IO2 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40024028) G7_IO2 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOCCR ) </loc>
//      <o.25..25> G7_IO2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOCCR_G7_IO1  ----------------------------------
// SVD Line: 19037

//  <item> SFDITEM_FIELD__TSC_IOCCR_G7_IO1
//    <name> G7_IO1 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40024028) G7_IO1 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOCCR ) </loc>
//      <o.24..24> G7_IO1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOCCR_G6_IO4  ----------------------------------
// SVD Line: 19043

//  <item> SFDITEM_FIELD__TSC_IOCCR_G6_IO4
//    <name> G6_IO4 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40024028) G6_IO4 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOCCR ) </loc>
//      <o.23..23> G6_IO4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOCCR_G6_IO3  ----------------------------------
// SVD Line: 19049

//  <item> SFDITEM_FIELD__TSC_IOCCR_G6_IO3
//    <name> G6_IO3 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40024028) G6_IO3 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOCCR ) </loc>
//      <o.22..22> G6_IO3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOCCR_G6_IO2  ----------------------------------
// SVD Line: 19055

//  <item> SFDITEM_FIELD__TSC_IOCCR_G6_IO2
//    <name> G6_IO2 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40024028) G6_IO2 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOCCR ) </loc>
//      <o.21..21> G6_IO2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOCCR_G6_IO1  ----------------------------------
// SVD Line: 19061

//  <item> SFDITEM_FIELD__TSC_IOCCR_G6_IO1
//    <name> G6_IO1 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40024028) G6_IO1 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOCCR ) </loc>
//      <o.20..20> G6_IO1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOCCR_G5_IO4  ----------------------------------
// SVD Line: 19067

//  <item> SFDITEM_FIELD__TSC_IOCCR_G5_IO4
//    <name> G5_IO4 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40024028) G5_IO4 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOCCR ) </loc>
//      <o.19..19> G5_IO4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOCCR_G5_IO3  ----------------------------------
// SVD Line: 19073

//  <item> SFDITEM_FIELD__TSC_IOCCR_G5_IO3
//    <name> G5_IO3 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40024028) G5_IO3 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOCCR ) </loc>
//      <o.18..18> G5_IO3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOCCR_G5_IO2  ----------------------------------
// SVD Line: 19079

//  <item> SFDITEM_FIELD__TSC_IOCCR_G5_IO2
//    <name> G5_IO2 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40024028) G5_IO2 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOCCR ) </loc>
//      <o.17..17> G5_IO2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOCCR_G5_IO1  ----------------------------------
// SVD Line: 19085

//  <item> SFDITEM_FIELD__TSC_IOCCR_G5_IO1
//    <name> G5_IO1 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40024028) G5_IO1 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOCCR ) </loc>
//      <o.16..16> G5_IO1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOCCR_G4_IO4  ----------------------------------
// SVD Line: 19091

//  <item> SFDITEM_FIELD__TSC_IOCCR_G4_IO4
//    <name> G4_IO4 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40024028) G4_IO4 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOCCR ) </loc>
//      <o.15..15> G4_IO4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOCCR_G4_IO3  ----------------------------------
// SVD Line: 19097

//  <item> SFDITEM_FIELD__TSC_IOCCR_G4_IO3
//    <name> G4_IO3 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40024028) G4_IO3 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOCCR ) </loc>
//      <o.14..14> G4_IO3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOCCR_G4_IO2  ----------------------------------
// SVD Line: 19103

//  <item> SFDITEM_FIELD__TSC_IOCCR_G4_IO2
//    <name> G4_IO2 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40024028) G4_IO2 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOCCR ) </loc>
//      <o.13..13> G4_IO2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOCCR_G4_IO1  ----------------------------------
// SVD Line: 19109

//  <item> SFDITEM_FIELD__TSC_IOCCR_G4_IO1
//    <name> G4_IO1 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40024028) G4_IO1 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOCCR ) </loc>
//      <o.12..12> G4_IO1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOCCR_G3_IO4  ----------------------------------
// SVD Line: 19115

//  <item> SFDITEM_FIELD__TSC_IOCCR_G3_IO4
//    <name> G3_IO4 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40024028) G3_IO4 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOCCR ) </loc>
//      <o.11..11> G3_IO4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOCCR_G3_IO3  ----------------------------------
// SVD Line: 19121

//  <item> SFDITEM_FIELD__TSC_IOCCR_G3_IO3
//    <name> G3_IO3 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40024028) G3_IO3 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOCCR ) </loc>
//      <o.10..10> G3_IO3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOCCR_G3_IO2  ----------------------------------
// SVD Line: 19127

//  <item> SFDITEM_FIELD__TSC_IOCCR_G3_IO2
//    <name> G3_IO2 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40024028) G3_IO2 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOCCR ) </loc>
//      <o.9..9> G3_IO2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOCCR_G3_IO1  ----------------------------------
// SVD Line: 19133

//  <item> SFDITEM_FIELD__TSC_IOCCR_G3_IO1
//    <name> G3_IO1 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40024028) G3_IO1 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOCCR ) </loc>
//      <o.8..8> G3_IO1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOCCR_G2_IO4  ----------------------------------
// SVD Line: 19139

//  <item> SFDITEM_FIELD__TSC_IOCCR_G2_IO4
//    <name> G2_IO4 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40024028) G2_IO4 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOCCR ) </loc>
//      <o.7..7> G2_IO4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOCCR_G2_IO3  ----------------------------------
// SVD Line: 19145

//  <item> SFDITEM_FIELD__TSC_IOCCR_G2_IO3
//    <name> G2_IO3 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40024028) G2_IO3 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOCCR ) </loc>
//      <o.6..6> G2_IO3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOCCR_G2_IO2  ----------------------------------
// SVD Line: 19151

//  <item> SFDITEM_FIELD__TSC_IOCCR_G2_IO2
//    <name> G2_IO2 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40024028) G2_IO2 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOCCR ) </loc>
//      <o.5..5> G2_IO2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOCCR_G2_IO1  ----------------------------------
// SVD Line: 19157

//  <item> SFDITEM_FIELD__TSC_IOCCR_G2_IO1
//    <name> G2_IO1 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40024028) G2_IO1 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOCCR ) </loc>
//      <o.4..4> G2_IO1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOCCR_G1_IO4  ----------------------------------
// SVD Line: 19163

//  <item> SFDITEM_FIELD__TSC_IOCCR_G1_IO4
//    <name> G1_IO4 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40024028) G1_IO4 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOCCR ) </loc>
//      <o.3..3> G1_IO4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOCCR_G1_IO3  ----------------------------------
// SVD Line: 19169

//  <item> SFDITEM_FIELD__TSC_IOCCR_G1_IO3
//    <name> G1_IO3 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40024028) G1_IO3 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOCCR ) </loc>
//      <o.2..2> G1_IO3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOCCR_G1_IO2  ----------------------------------
// SVD Line: 19175

//  <item> SFDITEM_FIELD__TSC_IOCCR_G1_IO2
//    <name> G1_IO2 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40024028) G1_IO2 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOCCR ) </loc>
//      <o.1..1> G1_IO2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TSC_IOCCR_G1_IO1  ----------------------------------
// SVD Line: 19181

//  <item> SFDITEM_FIELD__TSC_IOCCR_G1_IO1
//    <name> G1_IO1 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40024028) G1_IO1 </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOCCR ) </loc>
//      <o.0..0> G1_IO1
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TSC_IOCCR  -----------------------------------
// SVD Line: 19010

//  <rtree> SFDITEM_REG__TSC_IOCCR
//    <name> IOCCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40024028) I/O channel control register </i>
//    <loc> ( (unsigned int)((TSC_IOCCR >> 0) & 0xFFFFFFFF), ((TSC_IOCCR = (TSC_IOCCR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TSC_IOCCR_G7_IO4 </item>
//    <item> SFDITEM_FIELD__TSC_IOCCR_G7_IO3 </item>
//    <item> SFDITEM_FIELD__TSC_IOCCR_G7_IO2 </item>
//    <item> SFDITEM_FIELD__TSC_IOCCR_G7_IO1 </item>
//    <item> SFDITEM_FIELD__TSC_IOCCR_G6_IO4 </item>
//    <item> SFDITEM_FIELD__TSC_IOCCR_G6_IO3 </item>
//    <item> SFDITEM_FIELD__TSC_IOCCR_G6_IO2 </item>
//    <item> SFDITEM_FIELD__TSC_IOCCR_G6_IO1 </item>
//    <item> SFDITEM_FIELD__TSC_IOCCR_G5_IO4 </item>
//    <item> SFDITEM_FIELD__TSC_IOCCR_G5_IO3 </item>
//    <item> SFDITEM_FIELD__TSC_IOCCR_G5_IO2 </item>
//    <item> SFDITEM_FIELD__TSC_IOCCR_G5_IO1 </item>
//    <item> SFDITEM_FIELD__TSC_IOCCR_G4_IO4 </item>
//    <item> SFDITEM_FIELD__TSC_IOCCR_G4_IO3 </item>
//    <item> SFDITEM_FIELD__TSC_IOCCR_G4_IO2 </item>
//    <item> SFDITEM_FIELD__TSC_IOCCR_G4_IO1 </item>
//    <item> SFDITEM_FIELD__TSC_IOCCR_G3_IO4 </item>
//    <item> SFDITEM_FIELD__TSC_IOCCR_G3_IO3 </item>
//    <item> SFDITEM_FIELD__TSC_IOCCR_G3_IO2 </item>
//    <item> SFDITEM_FIELD__TSC_IOCCR_G3_IO1 </item>
//    <item> SFDITEM_FIELD__TSC_IOCCR_G2_IO4 </item>
//    <item> SFDITEM_FIELD__TSC_IOCCR_G2_IO3 </item>
//    <item> SFDITEM_FIELD__TSC_IOCCR_G2_IO2 </item>
//    <item> SFDITEM_FIELD__TSC_IOCCR_G2_IO1 </item>
//    <item> SFDITEM_FIELD__TSC_IOCCR_G1_IO4 </item>
//    <item> SFDITEM_FIELD__TSC_IOCCR_G1_IO3 </item>
//    <item> SFDITEM_FIELD__TSC_IOCCR_G1_IO2 </item>
//    <item> SFDITEM_FIELD__TSC_IOCCR_G1_IO1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TSC_IOGCSR  -------------------------------
// SVD Line: 19189

unsigned int TSC_IOGCSR __AT (0x40024030);



// -------------------------------  Field Item: TSC_IOGCSR_G7S  -----------------------------------
// SVD Line: 19198

//  <item> SFDITEM_FIELD__TSC_IOGCSR_G7S
//    <name> G7S </name>
//    <r> 
//    <i> [Bit 22] RO (@ 0x40024030) Analog I/O group x status </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOGCSR ) </loc>
//      <o.22..22> G7S
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TSC_IOGCSR_G6S  -----------------------------------
// SVD Line: 19205

//  <item> SFDITEM_FIELD__TSC_IOGCSR_G6S
//    <name> G6S </name>
//    <r> 
//    <i> [Bit 21] RO (@ 0x40024030) Analog I/O group x status </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOGCSR ) </loc>
//      <o.21..21> G6S
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TSC_IOGCSR_G5S  -----------------------------------
// SVD Line: 19212

//  <item> SFDITEM_FIELD__TSC_IOGCSR_G5S
//    <name> G5S </name>
//    <r> 
//    <i> [Bit 20] RO (@ 0x40024030) Analog I/O group x status </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOGCSR ) </loc>
//      <o.20..20> G5S
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TSC_IOGCSR_G4S  -----------------------------------
// SVD Line: 19219

//  <item> SFDITEM_FIELD__TSC_IOGCSR_G4S
//    <name> G4S </name>
//    <r> 
//    <i> [Bit 19] RO (@ 0x40024030) Analog I/O group x status </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOGCSR ) </loc>
//      <o.19..19> G4S
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TSC_IOGCSR_G3S  -----------------------------------
// SVD Line: 19226

//  <item> SFDITEM_FIELD__TSC_IOGCSR_G3S
//    <name> G3S </name>
//    <r> 
//    <i> [Bit 18] RO (@ 0x40024030) Analog I/O group x status </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOGCSR ) </loc>
//      <o.18..18> G3S
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TSC_IOGCSR_G2S  -----------------------------------
// SVD Line: 19233

//  <item> SFDITEM_FIELD__TSC_IOGCSR_G2S
//    <name> G2S </name>
//    <r> 
//    <i> [Bit 17] RO (@ 0x40024030) Analog I/O group x status </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOGCSR ) </loc>
//      <o.17..17> G2S
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TSC_IOGCSR_G1S  -----------------------------------
// SVD Line: 19240

//  <item> SFDITEM_FIELD__TSC_IOGCSR_G1S
//    <name> G1S </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x40024030) Analog I/O group x status </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOGCSR ) </loc>
//      <o.16..16> G1S
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TSC_IOGCSR_G7E  -----------------------------------
// SVD Line: 19247

//  <item> SFDITEM_FIELD__TSC_IOGCSR_G7E
//    <name> G7E </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40024030) Analog I/O group x enable </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOGCSR ) </loc>
//      <o.6..6> G7E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TSC_IOGCSR_G6E  -----------------------------------
// SVD Line: 19254

//  <item> SFDITEM_FIELD__TSC_IOGCSR_G6E
//    <name> G6E </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40024030) Analog I/O group x enable </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOGCSR ) </loc>
//      <o.5..5> G6E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TSC_IOGCSR_G5E  -----------------------------------
// SVD Line: 19261

//  <item> SFDITEM_FIELD__TSC_IOGCSR_G5E
//    <name> G5E </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40024030) Analog I/O group x enable </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOGCSR ) </loc>
//      <o.4..4> G5E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TSC_IOGCSR_G4E  -----------------------------------
// SVD Line: 19268

//  <item> SFDITEM_FIELD__TSC_IOGCSR_G4E
//    <name> G4E </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40024030) Analog I/O group x enable </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOGCSR ) </loc>
//      <o.3..3> G4E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TSC_IOGCSR_G3E  -----------------------------------
// SVD Line: 19275

//  <item> SFDITEM_FIELD__TSC_IOGCSR_G3E
//    <name> G3E </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40024030) Analog I/O group x enable </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOGCSR ) </loc>
//      <o.2..2> G3E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TSC_IOGCSR_G2E  -----------------------------------
// SVD Line: 19282

//  <item> SFDITEM_FIELD__TSC_IOGCSR_G2E
//    <name> G2E </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40024030) Analog I/O group x enable </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOGCSR ) </loc>
//      <o.1..1> G2E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TSC_IOGCSR_G1E  -----------------------------------
// SVD Line: 19289

//  <item> SFDITEM_FIELD__TSC_IOGCSR_G1E
//    <name> G1E </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40024030) Analog I/O group x enable </i>
//    <check> 
//      <loc> ( (unsigned int) TSC_IOGCSR ) </loc>
//      <o.0..0> G1E
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TSC_IOGCSR  -----------------------------------
// SVD Line: 19189

//  <rtree> SFDITEM_REG__TSC_IOGCSR
//    <name> IOGCSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40024030) I/O group control status  register </i>
//    <loc> ( (unsigned int)((TSC_IOGCSR >> 0) & 0xFFFFFFFF), ((TSC_IOGCSR = (TSC_IOGCSR & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TSC_IOGCSR_G7S </item>
//    <item> SFDITEM_FIELD__TSC_IOGCSR_G6S </item>
//    <item> SFDITEM_FIELD__TSC_IOGCSR_G5S </item>
//    <item> SFDITEM_FIELD__TSC_IOGCSR_G4S </item>
//    <item> SFDITEM_FIELD__TSC_IOGCSR_G3S </item>
//    <item> SFDITEM_FIELD__TSC_IOGCSR_G2S </item>
//    <item> SFDITEM_FIELD__TSC_IOGCSR_G1S </item>
//    <item> SFDITEM_FIELD__TSC_IOGCSR_G7E </item>
//    <item> SFDITEM_FIELD__TSC_IOGCSR_G6E </item>
//    <item> SFDITEM_FIELD__TSC_IOGCSR_G5E </item>
//    <item> SFDITEM_FIELD__TSC_IOGCSR_G4E </item>
//    <item> SFDITEM_FIELD__TSC_IOGCSR_G3E </item>
//    <item> SFDITEM_FIELD__TSC_IOGCSR_G2E </item>
//    <item> SFDITEM_FIELD__TSC_IOGCSR_G1E </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TSC_IOG1CR  -------------------------------
// SVD Line: 19298

unsigned int TSC_IOG1CR __AT (0x40024034);



// -------------------------------  Field Item: TSC_IOG1CR_CNT  -----------------------------------
// SVD Line: 19307

//  <item> SFDITEM_FIELD__TSC_IOG1CR_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 13..0] RO (@ 0x40024034) Counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TSC_IOG1CR >> 0) & 0x3FFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TSC_IOG1CR  -----------------------------------
// SVD Line: 19298

//  <rtree> SFDITEM_REG__TSC_IOG1CR
//    <name> IOG1CR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40024034) I/O group x counter register </i>
//    <loc> ( (unsigned int)((TSC_IOG1CR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TSC_IOG1CR_CNT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TSC_IOG2CR  -------------------------------
// SVD Line: 19315

unsigned int TSC_IOG2CR __AT (0x40024038);



// -------------------------------  Field Item: TSC_IOG2CR_CNT  -----------------------------------
// SVD Line: 19324

//  <item> SFDITEM_FIELD__TSC_IOG2CR_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 13..0] RO (@ 0x40024038) Counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TSC_IOG2CR >> 0) & 0x3FFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TSC_IOG2CR  -----------------------------------
// SVD Line: 19315

//  <rtree> SFDITEM_REG__TSC_IOG2CR
//    <name> IOG2CR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40024038) I/O group x counter register </i>
//    <loc> ( (unsigned int)((TSC_IOG2CR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TSC_IOG2CR_CNT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TSC_IOG3CR  -------------------------------
// SVD Line: 19332

unsigned int TSC_IOG3CR __AT (0x4002403C);



// -------------------------------  Field Item: TSC_IOG3CR_CNT  -----------------------------------
// SVD Line: 19341

//  <item> SFDITEM_FIELD__TSC_IOG3CR_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 13..0] RO (@ 0x4002403C) Counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TSC_IOG3CR >> 0) & 0x3FFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TSC_IOG3CR  -----------------------------------
// SVD Line: 19332

//  <rtree> SFDITEM_REG__TSC_IOG3CR
//    <name> IOG3CR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4002403C) I/O group x counter register </i>
//    <loc> ( (unsigned int)((TSC_IOG3CR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TSC_IOG3CR_CNT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TSC_IOG4CR  -------------------------------
// SVD Line: 19349

unsigned int TSC_IOG4CR __AT (0x40024040);



// -------------------------------  Field Item: TSC_IOG4CR_CNT  -----------------------------------
// SVD Line: 19358

//  <item> SFDITEM_FIELD__TSC_IOG4CR_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 13..0] RO (@ 0x40024040) Counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TSC_IOG4CR >> 0) & 0x3FFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TSC_IOG4CR  -----------------------------------
// SVD Line: 19349

//  <rtree> SFDITEM_REG__TSC_IOG4CR
//    <name> IOG4CR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40024040) I/O group x counter register </i>
//    <loc> ( (unsigned int)((TSC_IOG4CR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TSC_IOG4CR_CNT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TSC_IOG5CR  -------------------------------
// SVD Line: 19366

unsigned int TSC_IOG5CR __AT (0x40024044);



// -------------------------------  Field Item: TSC_IOG5CR_CNT  -----------------------------------
// SVD Line: 19375

//  <item> SFDITEM_FIELD__TSC_IOG5CR_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 13..0] RO (@ 0x40024044) Counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TSC_IOG5CR >> 0) & 0x3FFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TSC_IOG5CR  -----------------------------------
// SVD Line: 19366

//  <rtree> SFDITEM_REG__TSC_IOG5CR
//    <name> IOG5CR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40024044) I/O group x counter register </i>
//    <loc> ( (unsigned int)((TSC_IOG5CR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TSC_IOG5CR_CNT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TSC_IOG6CR  -------------------------------
// SVD Line: 19383

unsigned int TSC_IOG6CR __AT (0x40024048);



// -------------------------------  Field Item: TSC_IOG6CR_CNT  -----------------------------------
// SVD Line: 19392

//  <item> SFDITEM_FIELD__TSC_IOG6CR_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 13..0] RO (@ 0x40024048) Counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TSC_IOG6CR >> 0) & 0x3FFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TSC_IOG6CR  -----------------------------------
// SVD Line: 19383

//  <rtree> SFDITEM_REG__TSC_IOG6CR
//    <name> IOG6CR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40024048) I/O group x counter register </i>
//    <loc> ( (unsigned int)((TSC_IOG6CR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TSC_IOG6CR_CNT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TSC_IOG7CR  -------------------------------
// SVD Line: 19400

unsigned int TSC_IOG7CR __AT (0x4002404C);



// -------------------------------  Field Item: TSC_IOG7CR_CNT  -----------------------------------
// SVD Line: 19409

//  <item> SFDITEM_FIELD__TSC_IOG7CR_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 13..0] RO (@ 0x4002404C) Counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TSC_IOG7CR >> 0) & 0x3FFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TSC_IOG7CR  -----------------------------------
// SVD Line: 19400

//  <rtree> SFDITEM_REG__TSC_IOG7CR
//    <name> IOG7CR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4002404C) I/O group x counter register </i>
//    <loc> ( (unsigned int)((TSC_IOG7CR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TSC_IOG7CR_CNT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TSC_IOG8CR  -------------------------------
// SVD Line: 19417

unsigned int TSC_IOG8CR __AT (0x40024050);



// -------------------------------  Field Item: TSC_IOG8CR_CNT  -----------------------------------
// SVD Line: 19426

//  <item> SFDITEM_FIELD__TSC_IOG8CR_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 13..0] RO (@ 0x40024050) Counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TSC_IOG8CR >> 0) & 0x3FFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TSC_IOG8CR  -----------------------------------
// SVD Line: 19417

//  <rtree> SFDITEM_REG__TSC_IOG8CR
//    <name> IOG8CR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40024050) I/O group x counter register </i>
//    <loc> ( (unsigned int)((TSC_IOG8CR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TSC_IOG8CR_CNT </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: TSC  --------------------------------------
// SVD Line: 18296

//  <view> TSC
//    <name> TSC </name>
//    <item> SFDITEM_REG__TSC_CR </item>
//    <item> SFDITEM_REG__TSC_IER </item>
//    <item> SFDITEM_REG__TSC_ICR </item>
//    <item> SFDITEM_REG__TSC_ISR </item>
//    <item> SFDITEM_REG__TSC_IOHCR </item>
//    <item> SFDITEM_REG__TSC_IOASCR </item>
//    <item> SFDITEM_REG__TSC_IOSCR </item>
//    <item> SFDITEM_REG__TSC_IOCCR </item>
//    <item> SFDITEM_REG__TSC_IOGCSR </item>
//    <item> SFDITEM_REG__TSC_IOG1CR </item>
//    <item> SFDITEM_REG__TSC_IOG2CR </item>
//    <item> SFDITEM_REG__TSC_IOG3CR </item>
//    <item> SFDITEM_REG__TSC_IOG4CR </item>
//    <item> SFDITEM_REG__TSC_IOG5CR </item>
//    <item> SFDITEM_REG__TSC_IOG6CR </item>
//    <item> SFDITEM_REG__TSC_IOG7CR </item>
//    <item> SFDITEM_REG__TSC_IOG8CR </item>
//  </view>
//  


// ----------------------------  Register Item Address: USART1_CR1  -------------------------------
// SVD Line: 19453

unsigned int USART1_CR1 __AT (0x40013800);



// --------------------------------  Field Item: USART1_CR1_M1  -----------------------------------
// SVD Line: 19462

//  <item> SFDITEM_FIELD__USART1_CR1_M1
//    <name> M1 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40013800) Word length </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.28..28> M1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR1_EOBIE  ----------------------------------
// SVD Line: 19468

//  <item> SFDITEM_FIELD__USART1_CR1_EOBIE
//    <name> EOBIE </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40013800) End of Block interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.27..27> EOBIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR1_RTOIE  ----------------------------------
// SVD Line: 19475

//  <item> SFDITEM_FIELD__USART1_CR1_RTOIE
//    <name> RTOIE </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40013800) Receiver timeout interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.26..26> RTOIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR1_DEAT4  ----------------------------------
// SVD Line: 19482

//  <item> SFDITEM_FIELD__USART1_CR1_DEAT4
//    <name> DEAT4 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40013800) Driver Enable assertion  time </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.25..25> DEAT4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR1_DEAT3  ----------------------------------
// SVD Line: 19489

//  <item> SFDITEM_FIELD__USART1_CR1_DEAT3
//    <name> DEAT3 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40013800) DEAT3 </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.24..24> DEAT3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR1_DEAT2  ----------------------------------
// SVD Line: 19495

//  <item> SFDITEM_FIELD__USART1_CR1_DEAT2
//    <name> DEAT2 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40013800) DEAT2 </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.23..23> DEAT2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR1_DEAT1  ----------------------------------
// SVD Line: 19501

//  <item> SFDITEM_FIELD__USART1_CR1_DEAT1
//    <name> DEAT1 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40013800) DEAT1 </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.22..22> DEAT1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR1_DEAT0  ----------------------------------
// SVD Line: 19507

//  <item> SFDITEM_FIELD__USART1_CR1_DEAT0
//    <name> DEAT0 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40013800) DEAT0 </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.21..21> DEAT0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR1_DEDT4  ----------------------------------
// SVD Line: 19513

//  <item> SFDITEM_FIELD__USART1_CR1_DEDT4
//    <name> DEDT4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40013800) Driver Enable de-assertion  time </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.20..20> DEDT4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR1_DEDT3  ----------------------------------
// SVD Line: 19520

//  <item> SFDITEM_FIELD__USART1_CR1_DEDT3
//    <name> DEDT3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40013800) DEDT3 </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.19..19> DEDT3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR1_DEDT2  ----------------------------------
// SVD Line: 19526

//  <item> SFDITEM_FIELD__USART1_CR1_DEDT2
//    <name> DEDT2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40013800) DEDT2 </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.18..18> DEDT2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR1_DEDT1  ----------------------------------
// SVD Line: 19532

//  <item> SFDITEM_FIELD__USART1_CR1_DEDT1
//    <name> DEDT1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40013800) DEDT1 </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.17..17> DEDT1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR1_DEDT0  ----------------------------------
// SVD Line: 19538

//  <item> SFDITEM_FIELD__USART1_CR1_DEDT0
//    <name> DEDT0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40013800) DEDT0 </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.16..16> DEDT0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR1_OVER8  ----------------------------------
// SVD Line: 19544

//  <item> SFDITEM_FIELD__USART1_CR1_OVER8
//    <name> OVER8 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40013800) Oversampling mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.15..15> OVER8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR1_CMIE  ----------------------------------
// SVD Line: 19550

//  <item> SFDITEM_FIELD__USART1_CR1_CMIE
//    <name> CMIE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40013800) Character match interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.14..14> CMIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR1_MME  -----------------------------------
// SVD Line: 19557

//  <item> SFDITEM_FIELD__USART1_CR1_MME
//    <name> MME </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40013800) Mute mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.13..13> MME
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_CR1_M0  -----------------------------------
// SVD Line: 19563

//  <item> SFDITEM_FIELD__USART1_CR1_M0
//    <name> M0 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40013800) Word length </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.12..12> M0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR1_WAKE  ----------------------------------
// SVD Line: 19569

//  <item> SFDITEM_FIELD__USART1_CR1_WAKE
//    <name> WAKE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40013800) Receiver wakeup method </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.11..11> WAKE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR1_PCE  -----------------------------------
// SVD Line: 19575

//  <item> SFDITEM_FIELD__USART1_CR1_PCE
//    <name> PCE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40013800) Parity control enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.10..10> PCE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_CR1_PS  -----------------------------------
// SVD Line: 19581

//  <item> SFDITEM_FIELD__USART1_CR1_PS
//    <name> PS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40013800) Parity selection </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.9..9> PS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR1_PEIE  ----------------------------------
// SVD Line: 19587

//  <item> SFDITEM_FIELD__USART1_CR1_PEIE
//    <name> PEIE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40013800) PE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.8..8> PEIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR1_TXEIE  ----------------------------------
// SVD Line: 19593

//  <item> SFDITEM_FIELD__USART1_CR1_TXEIE
//    <name> TXEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40013800) interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.7..7> TXEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR1_TCIE  ----------------------------------
// SVD Line: 19599

//  <item> SFDITEM_FIELD__USART1_CR1_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40013800) Transmission complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.6..6> TCIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR1_RXNEIE  ---------------------------------
// SVD Line: 19606

//  <item> SFDITEM_FIELD__USART1_CR1_RXNEIE
//    <name> RXNEIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40013800) RXNE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.5..5> RXNEIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR1_IDLEIE  ---------------------------------
// SVD Line: 19612

//  <item> SFDITEM_FIELD__USART1_CR1_IDLEIE
//    <name> IDLEIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40013800) IDLE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.4..4> IDLEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_CR1_TE  -----------------------------------
// SVD Line: 19618

//  <item> SFDITEM_FIELD__USART1_CR1_TE
//    <name> TE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40013800) Transmitter enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.3..3> TE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_CR1_RE  -----------------------------------
// SVD Line: 19624

//  <item> SFDITEM_FIELD__USART1_CR1_RE
//    <name> RE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40013800) Receiver enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.2..2> RE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR1_UESM  ----------------------------------
// SVD Line: 19630

//  <item> SFDITEM_FIELD__USART1_CR1_UESM
//    <name> UESM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40013800) USART enable in Stop mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.1..1> UESM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_CR1_UE  -----------------------------------
// SVD Line: 19636

//  <item> SFDITEM_FIELD__USART1_CR1_UE
//    <name> UE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40013800) USART enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.0..0> UE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART1_CR1  -----------------------------------
// SVD Line: 19453

//  <rtree> SFDITEM_REG__USART1_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013800) Control register 1 </i>
//    <loc> ( (unsigned int)((USART1_CR1 >> 0) & 0xFFFFFFFF), ((USART1_CR1 = (USART1_CR1 & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1_CR1_M1 </item>
//    <item> SFDITEM_FIELD__USART1_CR1_EOBIE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_RTOIE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_DEAT4 </item>
//    <item> SFDITEM_FIELD__USART1_CR1_DEAT3 </item>
//    <item> SFDITEM_FIELD__USART1_CR1_DEAT2 </item>
//    <item> SFDITEM_FIELD__USART1_CR1_DEAT1 </item>
//    <item> SFDITEM_FIELD__USART1_CR1_DEAT0 </item>
//    <item> SFDITEM_FIELD__USART1_CR1_DEDT4 </item>
//    <item> SFDITEM_FIELD__USART1_CR1_DEDT3 </item>
//    <item> SFDITEM_FIELD__USART1_CR1_DEDT2 </item>
//    <item> SFDITEM_FIELD__USART1_CR1_DEDT1 </item>
//    <item> SFDITEM_FIELD__USART1_CR1_DEDT0 </item>
//    <item> SFDITEM_FIELD__USART1_CR1_OVER8 </item>
//    <item> SFDITEM_FIELD__USART1_CR1_CMIE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_MME </item>
//    <item> SFDITEM_FIELD__USART1_CR1_M0 </item>
//    <item> SFDITEM_FIELD__USART1_CR1_WAKE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_PCE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_PS </item>
//    <item> SFDITEM_FIELD__USART1_CR1_PEIE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_TXEIE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_TCIE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_RXNEIE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_IDLEIE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_TE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_RE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_UESM </item>
//    <item> SFDITEM_FIELD__USART1_CR1_UE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART1_CR2  -------------------------------
// SVD Line: 19644

unsigned int USART1_CR2 __AT (0x40013804);



// ------------------------------  Field Item: USART1_CR2_ADD4_7  ---------------------------------
// SVD Line: 19653

//  <item> SFDITEM_FIELD__USART1_CR2_ADD4_7
//    <name> ADD4_7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40013804) Address of the USART node </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART1_CR2 >> 28) & 0xF), ((USART1_CR2 = (USART1_CR2 & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR2_ADD0_3  ---------------------------------
// SVD Line: 19659

//  <item> SFDITEM_FIELD__USART1_CR2_ADD0_3
//    <name> ADD0_3 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40013804) Address of the USART node </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART1_CR2 >> 24) & 0xF), ((USART1_CR2 = (USART1_CR2 & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR2_RTOEN  ----------------------------------
// SVD Line: 19665

//  <item> SFDITEM_FIELD__USART1_CR2_RTOEN
//    <name> RTOEN </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40013804) Receiver timeout enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR2 ) </loc>
//      <o.23..23> RTOEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART1_CR2_ABRMOD1  ---------------------------------
// SVD Line: 19671

//  <item> SFDITEM_FIELD__USART1_CR2_ABRMOD1
//    <name> ABRMOD1 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40013804) Auto baud rate mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR2 ) </loc>
//      <o.22..22> ABRMOD1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART1_CR2_ABRMOD0  ---------------------------------
// SVD Line: 19677

//  <item> SFDITEM_FIELD__USART1_CR2_ABRMOD0
//    <name> ABRMOD0 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40013804) ABRMOD0 </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR2 ) </loc>
//      <o.21..21> ABRMOD0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR2_ABREN  ----------------------------------
// SVD Line: 19683

//  <item> SFDITEM_FIELD__USART1_CR2_ABREN
//    <name> ABREN </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40013804) Auto baud rate enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR2 ) </loc>
//      <o.20..20> ABREN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART1_CR2_MSBFIRST  --------------------------------
// SVD Line: 19689

//  <item> SFDITEM_FIELD__USART1_CR2_MSBFIRST
//    <name> MSBFIRST </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40013804) Most significant bit first </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR2 ) </loc>
//      <o.19..19> MSBFIRST
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR2_TAINV  ----------------------------------
// SVD Line: 19695

//  <item> SFDITEM_FIELD__USART1_CR2_TAINV
//    <name> TAINV </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40013804) Binary data inversion </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR2 ) </loc>
//      <o.18..18> TAINV
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR2_TXINV  ----------------------------------
// SVD Line: 19701

//  <item> SFDITEM_FIELD__USART1_CR2_TXINV
//    <name> TXINV </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40013804) TX pin active level  inversion </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR2 ) </loc>
//      <o.17..17> TXINV
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR2_RXINV  ----------------------------------
// SVD Line: 19708

//  <item> SFDITEM_FIELD__USART1_CR2_RXINV
//    <name> RXINV </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40013804) RX pin active level  inversion </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR2 ) </loc>
//      <o.16..16> RXINV
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR2_SWAP  ----------------------------------
// SVD Line: 19715

//  <item> SFDITEM_FIELD__USART1_CR2_SWAP
//    <name> SWAP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40013804) Swap TX/RX pins </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR2 ) </loc>
//      <o.15..15> SWAP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR2_LINEN  ----------------------------------
// SVD Line: 19721

//  <item> SFDITEM_FIELD__USART1_CR2_LINEN
//    <name> LINEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40013804) LIN mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR2 ) </loc>
//      <o.14..14> LINEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR2_STOP  ----------------------------------
// SVD Line: 19727

//  <item> SFDITEM_FIELD__USART1_CR2_STOP
//    <name> STOP </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40013804) STOP bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART1_CR2 >> 12) & 0x3), ((USART1_CR2 = (USART1_CR2 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR2_CLKEN  ----------------------------------
// SVD Line: 19733

//  <item> SFDITEM_FIELD__USART1_CR2_CLKEN
//    <name> CLKEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40013804) Clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR2 ) </loc>
//      <o.11..11> CLKEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR2_CPOL  ----------------------------------
// SVD Line: 19739

//  <item> SFDITEM_FIELD__USART1_CR2_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40013804) Clock polarity </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR2 ) </loc>
//      <o.10..10> CPOL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR2_CPHA  ----------------------------------
// SVD Line: 19745

//  <item> SFDITEM_FIELD__USART1_CR2_CPHA
//    <name> CPHA </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40013804) Clock phase </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR2 ) </loc>
//      <o.9..9> CPHA
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR2_LBCL  ----------------------------------
// SVD Line: 19751

//  <item> SFDITEM_FIELD__USART1_CR2_LBCL
//    <name> LBCL </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40013804) Last bit clock pulse </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR2 ) </loc>
//      <o.8..8> LBCL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR2_LBDIE  ----------------------------------
// SVD Line: 19757

//  <item> SFDITEM_FIELD__USART1_CR2_LBDIE
//    <name> LBDIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40013804) LIN break detection interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR2 ) </loc>
//      <o.6..6> LBDIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR2_LBDL  ----------------------------------
// SVD Line: 19764

//  <item> SFDITEM_FIELD__USART1_CR2_LBDL
//    <name> LBDL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40013804) LIN break detection length </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR2 ) </loc>
//      <o.5..5> LBDL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR2_ADDM7  ----------------------------------
// SVD Line: 19770

//  <item> SFDITEM_FIELD__USART1_CR2_ADDM7
//    <name> ADDM7 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40013804) 7-bit Address Detection/4-bit Address  Detection </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR2 ) </loc>
//      <o.4..4> ADDM7
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART1_CR2  -----------------------------------
// SVD Line: 19644

//  <rtree> SFDITEM_REG__USART1_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013804) Control register 2 </i>
//    <loc> ( (unsigned int)((USART1_CR2 >> 0) & 0xFFFFFFFF), ((USART1_CR2 = (USART1_CR2 & ~(0xFFFFFF70UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF70) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1_CR2_ADD4_7 </item>
//    <item> SFDITEM_FIELD__USART1_CR2_ADD0_3 </item>
//    <item> SFDITEM_FIELD__USART1_CR2_RTOEN </item>
//    <item> SFDITEM_FIELD__USART1_CR2_ABRMOD1 </item>
//    <item> SFDITEM_FIELD__USART1_CR2_ABRMOD0 </item>
//    <item> SFDITEM_FIELD__USART1_CR2_ABREN </item>
//    <item> SFDITEM_FIELD__USART1_CR2_MSBFIRST </item>
//    <item> SFDITEM_FIELD__USART1_CR2_TAINV </item>
//    <item> SFDITEM_FIELD__USART1_CR2_TXINV </item>
//    <item> SFDITEM_FIELD__USART1_CR2_RXINV </item>
//    <item> SFDITEM_FIELD__USART1_CR2_SWAP </item>
//    <item> SFDITEM_FIELD__USART1_CR2_LINEN </item>
//    <item> SFDITEM_FIELD__USART1_CR2_STOP </item>
//    <item> SFDITEM_FIELD__USART1_CR2_CLKEN </item>
//    <item> SFDITEM_FIELD__USART1_CR2_CPOL </item>
//    <item> SFDITEM_FIELD__USART1_CR2_CPHA </item>
//    <item> SFDITEM_FIELD__USART1_CR2_LBCL </item>
//    <item> SFDITEM_FIELD__USART1_CR2_LBDIE </item>
//    <item> SFDITEM_FIELD__USART1_CR2_LBDL </item>
//    <item> SFDITEM_FIELD__USART1_CR2_ADDM7 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART1_CR3  -------------------------------
// SVD Line: 19779

unsigned int USART1_CR3 __AT (0x40013808);



// ------------------------------  Field Item: USART1_CR3_WUFIE  ----------------------------------
// SVD Line: 19788

//  <item> SFDITEM_FIELD__USART1_CR3_WUFIE
//    <name> WUFIE </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40013808) Wakeup from Stop mode interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.22..22> WUFIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR3_WUS  -----------------------------------
// SVD Line: 19795

//  <item> SFDITEM_FIELD__USART1_CR3_WUS
//    <name> WUS </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40013808) Wakeup from Stop mode interrupt flag  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART1_CR3 >> 20) & 0x3), ((USART1_CR3 = (USART1_CR3 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: USART1_CR3_SCARCNT  ---------------------------------
// SVD Line: 19802

//  <item> SFDITEM_FIELD__USART1_CR3_SCARCNT
//    <name> SCARCNT </name>
//    <rw> 
//    <i> [Bits 19..17] RW (@ 0x40013808) Smartcard auto-retry count </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART1_CR3 >> 17) & 0x7), ((USART1_CR3 = (USART1_CR3 & ~(0x7UL << 17 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR3_DEP  -----------------------------------
// SVD Line: 19808

//  <item> SFDITEM_FIELD__USART1_CR3_DEP
//    <name> DEP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40013808) Driver enable polarity  selection </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.15..15> DEP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR3_DEM  -----------------------------------
// SVD Line: 19815

//  <item> SFDITEM_FIELD__USART1_CR3_DEM
//    <name> DEM </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40013808) Driver enable mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.14..14> DEM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR3_DDRE  ----------------------------------
// SVD Line: 19821

//  <item> SFDITEM_FIELD__USART1_CR3_DDRE
//    <name> DDRE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40013808) DMA Disable on Reception  Error </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.13..13> DDRE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR3_OVRDIS  ---------------------------------
// SVD Line: 19828

//  <item> SFDITEM_FIELD__USART1_CR3_OVRDIS
//    <name> OVRDIS </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40013808) Overrun Disable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.12..12> OVRDIS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR3_ONEBIT  ---------------------------------
// SVD Line: 19834

//  <item> SFDITEM_FIELD__USART1_CR3_ONEBIT
//    <name> ONEBIT </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40013808) One sample bit method  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.11..11> ONEBIT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR3_CTSIE  ----------------------------------
// SVD Line: 19841

//  <item> SFDITEM_FIELD__USART1_CR3_CTSIE
//    <name> CTSIE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40013808) CTS interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.10..10> CTSIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR3_CTSE  ----------------------------------
// SVD Line: 19847

//  <item> SFDITEM_FIELD__USART1_CR3_CTSE
//    <name> CTSE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40013808) CTS enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.9..9> CTSE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR3_RTSE  ----------------------------------
// SVD Line: 19853

//  <item> SFDITEM_FIELD__USART1_CR3_RTSE
//    <name> RTSE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40013808) RTS enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.8..8> RTSE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR3_DMAT  ----------------------------------
// SVD Line: 19859

//  <item> SFDITEM_FIELD__USART1_CR3_DMAT
//    <name> DMAT </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40013808) DMA enable transmitter </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.7..7> DMAT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR3_DMAR  ----------------------------------
// SVD Line: 19865

//  <item> SFDITEM_FIELD__USART1_CR3_DMAR
//    <name> DMAR </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40013808) DMA enable receiver </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.6..6> DMAR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR3_SCEN  ----------------------------------
// SVD Line: 19871

//  <item> SFDITEM_FIELD__USART1_CR3_SCEN
//    <name> SCEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40013808) Smartcard mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.5..5> SCEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR3_NACK  ----------------------------------
// SVD Line: 19877

//  <item> SFDITEM_FIELD__USART1_CR3_NACK
//    <name> NACK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40013808) Smartcard NACK enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.4..4> NACK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR3_HDSEL  ----------------------------------
// SVD Line: 19883

//  <item> SFDITEM_FIELD__USART1_CR3_HDSEL
//    <name> HDSEL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40013808) Half-duplex selection </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.3..3> HDSEL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR3_IRLP  ----------------------------------
// SVD Line: 19889

//  <item> SFDITEM_FIELD__USART1_CR3_IRLP
//    <name> IRLP </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40013808) Ir low-power </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.2..2> IRLP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR3_IREN  ----------------------------------
// SVD Line: 19895

//  <item> SFDITEM_FIELD__USART1_CR3_IREN
//    <name> IREN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40013808) Ir mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.1..1> IREN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR3_EIE  -----------------------------------
// SVD Line: 19901

//  <item> SFDITEM_FIELD__USART1_CR3_EIE
//    <name> EIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40013808) Error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.0..0> EIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR3_UCESM  ----------------------------------
// SVD Line: 19907

//  <item> SFDITEM_FIELD__USART1_CR3_UCESM
//    <name> UCESM </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40013808) USART Clock Enable in Stop  mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.23..23> UCESM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART1_CR3_TCBGTIE  ---------------------------------
// SVD Line: 19914

//  <item> SFDITEM_FIELD__USART1_CR3_TCBGTIE
//    <name> TCBGTIE </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40013808) Transmission complete before guard time  interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.24..24> TCBGTIE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART1_CR3  -----------------------------------
// SVD Line: 19779

//  <rtree> SFDITEM_REG__USART1_CR3
//    <name> CR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013808) Control register 3 </i>
//    <loc> ( (unsigned int)((USART1_CR3 >> 0) & 0xFFFFFFFF), ((USART1_CR3 = (USART1_CR3 & ~(0x1FEFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FEFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1_CR3_WUFIE </item>
//    <item> SFDITEM_FIELD__USART1_CR3_WUS </item>
//    <item> SFDITEM_FIELD__USART1_CR3_SCARCNT </item>
//    <item> SFDITEM_FIELD__USART1_CR3_DEP </item>
//    <item> SFDITEM_FIELD__USART1_CR3_DEM </item>
//    <item> SFDITEM_FIELD__USART1_CR3_DDRE </item>
//    <item> SFDITEM_FIELD__USART1_CR3_OVRDIS </item>
//    <item> SFDITEM_FIELD__USART1_CR3_ONEBIT </item>
//    <item> SFDITEM_FIELD__USART1_CR3_CTSIE </item>
//    <item> SFDITEM_FIELD__USART1_CR3_CTSE </item>
//    <item> SFDITEM_FIELD__USART1_CR3_RTSE </item>
//    <item> SFDITEM_FIELD__USART1_CR3_DMAT </item>
//    <item> SFDITEM_FIELD__USART1_CR3_DMAR </item>
//    <item> SFDITEM_FIELD__USART1_CR3_SCEN </item>
//    <item> SFDITEM_FIELD__USART1_CR3_NACK </item>
//    <item> SFDITEM_FIELD__USART1_CR3_HDSEL </item>
//    <item> SFDITEM_FIELD__USART1_CR3_IRLP </item>
//    <item> SFDITEM_FIELD__USART1_CR3_IREN </item>
//    <item> SFDITEM_FIELD__USART1_CR3_EIE </item>
//    <item> SFDITEM_FIELD__USART1_CR3_UCESM </item>
//    <item> SFDITEM_FIELD__USART1_CR3_TCBGTIE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART1_BRR  -------------------------------
// SVD Line: 19923

unsigned int USART1_BRR __AT (0x4001380C);



// ---------------------------  Field Item: USART1_BRR_DIV_Mantissa  ------------------------------
// SVD Line: 19932

//  <item> SFDITEM_FIELD__USART1_BRR_DIV_Mantissa
//    <name> DIV_Mantissa </name>
//    <rw> 
//    <i> [Bits 15..4] RW (@ 0x4001380C) DIV_Mantissa </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART1_BRR >> 4) & 0xFFF), ((USART1_BRR = (USART1_BRR & ~(0xFFFUL << 4 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: USART1_BRR_DIV_Fraction  ------------------------------
// SVD Line: 19938

//  <item> SFDITEM_FIELD__USART1_BRR_DIV_Fraction
//    <name> DIV_Fraction </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4001380C) DIV_Fraction </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART1_BRR >> 0) & 0xF), ((USART1_BRR = (USART1_BRR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART1_BRR  -----------------------------------
// SVD Line: 19923

//  <rtree> SFDITEM_REG__USART1_BRR
//    <name> BRR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001380C) Baud rate register </i>
//    <loc> ( (unsigned int)((USART1_BRR >> 0) & 0xFFFFFFFF), ((USART1_BRR = (USART1_BRR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1_BRR_DIV_Mantissa </item>
//    <item> SFDITEM_FIELD__USART1_BRR_DIV_Fraction </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART1_GTPR  -------------------------------
// SVD Line: 19946

unsigned int USART1_GTPR __AT (0x40013810);



// -------------------------------  Field Item: USART1_GTPR_GT  -----------------------------------
// SVD Line: 19956

//  <item> SFDITEM_FIELD__USART1_GTPR_GT
//    <name> GT </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40013810) Guard time value </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART1_GTPR >> 8) & 0xFF), ((USART1_GTPR = (USART1_GTPR & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: USART1_GTPR_PSC  ----------------------------------
// SVD Line: 19962

//  <item> SFDITEM_FIELD__USART1_GTPR_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40013810) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART1_GTPR >> 0) & 0xFF), ((USART1_GTPR = (USART1_GTPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART1_GTPR  ----------------------------------
// SVD Line: 19946

//  <rtree> SFDITEM_REG__USART1_GTPR
//    <name> GTPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013810) Guard time and prescaler  register </i>
//    <loc> ( (unsigned int)((USART1_GTPR >> 0) & 0xFFFFFFFF), ((USART1_GTPR = (USART1_GTPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1_GTPR_GT </item>
//    <item> SFDITEM_FIELD__USART1_GTPR_PSC </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART1_RTOR  -------------------------------
// SVD Line: 19970

unsigned int USART1_RTOR __AT (0x40013814);



// ------------------------------  Field Item: USART1_RTOR_BLEN  ----------------------------------
// SVD Line: 19979

//  <item> SFDITEM_FIELD__USART1_RTOR_BLEN
//    <name> BLEN </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40013814) Block Length </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART1_RTOR >> 24) & 0xFF), ((USART1_RTOR = (USART1_RTOR & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: USART1_RTOR_RTO  ----------------------------------
// SVD Line: 19985

//  <item> SFDITEM_FIELD__USART1_RTOR_RTO
//    <name> RTO </name>
//    <rw> 
//    <i> [Bits 23..0] RW (@ 0x40013814) Receiver timeout value </i>
//    <edit> 
//      <loc> ( (unsigned int)((USART1_RTOR >> 0) & 0xFFFFFF), ((USART1_RTOR = (USART1_RTOR & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART1_RTOR  ----------------------------------
// SVD Line: 19970

//  <rtree> SFDITEM_REG__USART1_RTOR
//    <name> RTOR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013814) Receiver timeout register </i>
//    <loc> ( (unsigned int)((USART1_RTOR >> 0) & 0xFFFFFFFF), ((USART1_RTOR = (USART1_RTOR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1_RTOR_BLEN </item>
//    <item> SFDITEM_FIELD__USART1_RTOR_RTO </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART1_RQR  -------------------------------
// SVD Line: 19993

unsigned int USART1_RQR __AT (0x40013818);



// ------------------------------  Field Item: USART1_RQR_TXFRQ  ----------------------------------
// SVD Line: 20002

//  <item> SFDITEM_FIELD__USART1_RQR_TXFRQ
//    <name> TXFRQ </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40013818) Transmit data flush  request </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_RQR ) </loc>
//      <o.4..4> TXFRQ
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_RQR_RXFRQ  ----------------------------------
// SVD Line: 20009

//  <item> SFDITEM_FIELD__USART1_RQR_RXFRQ
//    <name> RXFRQ </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40013818) Receive data flush request </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_RQR ) </loc>
//      <o.3..3> RXFRQ
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_RQR_MMRQ  ----------------------------------
// SVD Line: 20015

//  <item> SFDITEM_FIELD__USART1_RQR_MMRQ
//    <name> MMRQ </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40013818) Mute mode request </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_RQR ) </loc>
//      <o.2..2> MMRQ
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_RQR_SBKRQ  ----------------------------------
// SVD Line: 20021

//  <item> SFDITEM_FIELD__USART1_RQR_SBKRQ
//    <name> SBKRQ </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40013818) Send break request </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_RQR ) </loc>
//      <o.1..1> SBKRQ
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_RQR_ABRRQ  ----------------------------------
// SVD Line: 20027

//  <item> SFDITEM_FIELD__USART1_RQR_ABRRQ
//    <name> ABRRQ </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40013818) Auto baud rate request </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_RQR ) </loc>
//      <o.0..0> ABRRQ
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART1_RQR  -----------------------------------
// SVD Line: 19993

//  <rtree> SFDITEM_REG__USART1_RQR
//    <name> RQR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40013818) Request register </i>
//    <loc> ( (unsigned int)((USART1_RQR >> 0) & 0xFFFFFFFF), ((USART1_RQR = (USART1_RQR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1_RQR_TXFRQ </item>
//    <item> SFDITEM_FIELD__USART1_RQR_RXFRQ </item>
//    <item> SFDITEM_FIELD__USART1_RQR_MMRQ </item>
//    <item> SFDITEM_FIELD__USART1_RQR_SBKRQ </item>
//    <item> SFDITEM_FIELD__USART1_RQR_ABRRQ </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART1_ISR  -------------------------------
// SVD Line: 20035

unsigned int USART1_ISR __AT (0x4001381C);



// ------------------------------  Field Item: USART1_ISR_REACK  ----------------------------------
// SVD Line: 20045

//  <item> SFDITEM_FIELD__USART1_ISR_REACK
//    <name> REACK </name>
//    <r> 
//    <i> [Bit 22] RO (@ 0x4001381C) REACK </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ISR ) </loc>
//      <o.22..22> REACK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_ISR_TEACK  ----------------------------------
// SVD Line: 20051

//  <item> SFDITEM_FIELD__USART1_ISR_TEACK
//    <name> TEACK </name>
//    <r> 
//    <i> [Bit 21] RO (@ 0x4001381C) TEACK </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ISR ) </loc>
//      <o.21..21> TEACK
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_ISR_WUF  -----------------------------------
// SVD Line: 20057

//  <item> SFDITEM_FIELD__USART1_ISR_WUF
//    <name> WUF </name>
//    <r> 
//    <i> [Bit 20] RO (@ 0x4001381C) WUF </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ISR ) </loc>
//      <o.20..20> WUF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_ISR_RWU  -----------------------------------
// SVD Line: 20063

//  <item> SFDITEM_FIELD__USART1_ISR_RWU
//    <name> RWU </name>
//    <r> 
//    <i> [Bit 19] RO (@ 0x4001381C) RWU </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ISR ) </loc>
//      <o.19..19> RWU
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_ISR_SBKF  ----------------------------------
// SVD Line: 20069

//  <item> SFDITEM_FIELD__USART1_ISR_SBKF
//    <name> SBKF </name>
//    <r> 
//    <i> [Bit 18] RO (@ 0x4001381C) SBKF </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ISR ) </loc>
//      <o.18..18> SBKF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_ISR_CMF  -----------------------------------
// SVD Line: 20075

//  <item> SFDITEM_FIELD__USART1_ISR_CMF
//    <name> CMF </name>
//    <r> 
//    <i> [Bit 17] RO (@ 0x4001381C) CMF </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ISR ) </loc>
//      <o.17..17> CMF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_ISR_BUSY  ----------------------------------
// SVD Line: 20081

//  <item> SFDITEM_FIELD__USART1_ISR_BUSY
//    <name> BUSY </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x4001381C) BUSY </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ISR ) </loc>
//      <o.16..16> BUSY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_ISR_ABRF  ----------------------------------
// SVD Line: 20087

//  <item> SFDITEM_FIELD__USART1_ISR_ABRF
//    <name> ABRF </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x4001381C) ABRF </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ISR ) </loc>
//      <o.15..15> ABRF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_ISR_ABRE  ----------------------------------
// SVD Line: 20093

//  <item> SFDITEM_FIELD__USART1_ISR_ABRE
//    <name> ABRE </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x4001381C) ABRE </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ISR ) </loc>
//      <o.14..14> ABRE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_ISR_EOBF  ----------------------------------
// SVD Line: 20099

//  <item> SFDITEM_FIELD__USART1_ISR_EOBF
//    <name> EOBF </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x4001381C) EOBF </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ISR ) </loc>
//      <o.12..12> EOBF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_ISR_RTOF  ----------------------------------
// SVD Line: 20105

//  <item> SFDITEM_FIELD__USART1_ISR_RTOF
//    <name> RTOF </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x4001381C) RTOF </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ISR ) </loc>
//      <o.11..11> RTOF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_ISR_CTS  -----------------------------------
// SVD Line: 20111

//  <item> SFDITEM_FIELD__USART1_ISR_CTS
//    <name> CTS </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x4001381C) CTS </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ISR ) </loc>
//      <o.10..10> CTS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_ISR_CTSIF  ----------------------------------
// SVD Line: 20117

//  <item> SFDITEM_FIELD__USART1_ISR_CTSIF
//    <name> CTSIF </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x4001381C) CTSIF </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ISR ) </loc>
//      <o.9..9> CTSIF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_ISR_LBDF  ----------------------------------
// SVD Line: 20123

//  <item> SFDITEM_FIELD__USART1_ISR_LBDF
//    <name> LBDF </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x4001381C) LBDF </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ISR ) </loc>
//      <o.8..8> LBDF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_ISR_TXE  -----------------------------------
// SVD Line: 20129

//  <item> SFDITEM_FIELD__USART1_ISR_TXE
//    <name> TXE </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x4001381C) TXE </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ISR ) </loc>
//      <o.7..7> TXE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_ISR_TC  -----------------------------------
// SVD Line: 20135

//  <item> SFDITEM_FIELD__USART1_ISR_TC
//    <name> TC </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x4001381C) TC </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ISR ) </loc>
//      <o.6..6> TC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_ISR_RXNE  ----------------------------------
// SVD Line: 20141

//  <item> SFDITEM_FIELD__USART1_ISR_RXNE
//    <name> RXNE </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x4001381C) RXNE </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ISR ) </loc>
//      <o.5..5> RXNE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_ISR_IDLE  ----------------------------------
// SVD Line: 20147

//  <item> SFDITEM_FIELD__USART1_ISR_IDLE
//    <name> IDLE </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x4001381C) IDLE </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ISR ) </loc>
//      <o.4..4> IDLE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_ISR_ORE  -----------------------------------
// SVD Line: 20153

//  <item> SFDITEM_FIELD__USART1_ISR_ORE
//    <name> ORE </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x4001381C) ORE </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ISR ) </loc>
//      <o.3..3> ORE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_ISR_NF  -----------------------------------
// SVD Line: 20159

//  <item> SFDITEM_FIELD__USART1_ISR_NF
//    <name> NF </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x4001381C) NF </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ISR ) </loc>
//      <o.2..2> NF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_ISR_FE  -----------------------------------
// SVD Line: 20165

//  <item> SFDITEM_FIELD__USART1_ISR_FE
//    <name> FE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x4001381C) FE </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ISR ) </loc>
//      <o.1..1> FE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_ISR_PE  -----------------------------------
// SVD Line: 20171

//  <item> SFDITEM_FIELD__USART1_ISR_PE
//    <name> PE </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x4001381C) PE </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ISR ) </loc>
//      <o.0..0> PE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_ISR_TCBGT  ----------------------------------
// SVD Line: 20177

//  <item> SFDITEM_FIELD__USART1_ISR_TCBGT
//    <name> TCBGT </name>
//    <r> 
//    <i> [Bit 25] RO (@ 0x4001381C) Transmission complete before guard time  completion </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ISR ) </loc>
//      <o.25..25> TCBGT
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART1_ISR  -----------------------------------
// SVD Line: 20035

//  <rtree> SFDITEM_REG__USART1_ISR
//    <name> ISR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4001381C) Interrupt & status  register </i>
//    <loc> ( (unsigned int)((USART1_ISR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__USART1_ISR_REACK </item>
//    <item> SFDITEM_FIELD__USART1_ISR_TEACK </item>
//    <item> SFDITEM_FIELD__USART1_ISR_WUF </item>
//    <item> SFDITEM_FIELD__USART1_ISR_RWU </item>
//    <item> SFDITEM_FIELD__USART1_ISR_SBKF </item>
//    <item> SFDITEM_FIELD__USART1_ISR_CMF </item>
//    <item> SFDITEM_FIELD__USART1_ISR_BUSY </item>
//    <item> SFDITEM_FIELD__USART1_ISR_ABRF </item>
//    <item> SFDITEM_FIELD__USART1_ISR_ABRE </item>
//    <item> SFDITEM_FIELD__USART1_ISR_EOBF </item>
//    <item> SFDITEM_FIELD__USART1_ISR_RTOF </item>
//    <item> SFDITEM_FIELD__USART1_ISR_CTS </item>
//    <item> SFDITEM_FIELD__USART1_ISR_CTSIF </item>
//    <item> SFDITEM_FIELD__USART1_ISR_LBDF </item>
//    <item> SFDITEM_FIELD__USART1_ISR_TXE </item>
//    <item> SFDITEM_FIELD__USART1_ISR_TC </item>
//    <item> SFDITEM_FIELD__USART1_ISR_RXNE </item>
//    <item> SFDITEM_FIELD__USART1_ISR_IDLE </item>
//    <item> SFDITEM_FIELD__USART1_ISR_ORE </item>
//    <item> SFDITEM_FIELD__USART1_ISR_NF </item>
//    <item> SFDITEM_FIELD__USART1_ISR_FE </item>
//    <item> SFDITEM_FIELD__USART1_ISR_PE </item>
//    <item> SFDITEM_FIELD__USART1_ISR_TCBGT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART1_ICR  -------------------------------
// SVD Line: 20186

unsigned int USART1_ICR __AT (0x40013820);



// -------------------------------  Field Item: USART1_ICR_WUCF  ----------------------------------
// SVD Line: 20195

//  <item> SFDITEM_FIELD__USART1_ICR_WUCF
//    <name> WUCF </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x40013820) Wakeup from Stop mode clear  flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ICR ) </loc>
//      <o.20..20> WUCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_ICR_CMCF  ----------------------------------
// SVD Line: 20202

//  <item> SFDITEM_FIELD__USART1_ICR_CMCF
//    <name> CMCF </name>
//    <w> 
//    <i> [Bit 17] WO (@ 0x40013820) Character match clear flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ICR ) </loc>
//      <o.17..17> CMCF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_ICR_EOBCF  ----------------------------------
// SVD Line: 20208

//  <item> SFDITEM_FIELD__USART1_ICR_EOBCF
//    <name> EOBCF </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x40013820) End of block clear flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ICR ) </loc>
//      <o.12..12> EOBCF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_ICR_RTOCF  ----------------------------------
// SVD Line: 20214

//  <item> SFDITEM_FIELD__USART1_ICR_RTOCF
//    <name> RTOCF </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x40013820) Receiver timeout clear  flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ICR ) </loc>
//      <o.11..11> RTOCF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_ICR_CTSCF  ----------------------------------
// SVD Line: 20221

//  <item> SFDITEM_FIELD__USART1_ICR_CTSCF
//    <name> CTSCF </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x40013820) CTS clear flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ICR ) </loc>
//      <o.9..9> CTSCF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_ICR_LBDCF  ----------------------------------
// SVD Line: 20227

//  <item> SFDITEM_FIELD__USART1_ICR_LBDCF
//    <name> LBDCF </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40013820) LIN break detection clear  flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ICR ) </loc>
//      <o.8..8> LBDCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_ICR_TCCF  ----------------------------------
// SVD Line: 20234

//  <item> SFDITEM_FIELD__USART1_ICR_TCCF
//    <name> TCCF </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40013820) Transmission complete clear  flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ICR ) </loc>
//      <o.6..6> TCCF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_ICR_IDLECF  ---------------------------------
// SVD Line: 20241

//  <item> SFDITEM_FIELD__USART1_ICR_IDLECF
//    <name> IDLECF </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40013820) Idle line detected clear  flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ICR ) </loc>
//      <o.4..4> IDLECF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_ICR_ORECF  ----------------------------------
// SVD Line: 20248

//  <item> SFDITEM_FIELD__USART1_ICR_ORECF
//    <name> ORECF </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40013820) Overrun error clear flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ICR ) </loc>
//      <o.3..3> ORECF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_ICR_NCF  -----------------------------------
// SVD Line: 20254

//  <item> SFDITEM_FIELD__USART1_ICR_NCF
//    <name> NCF </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40013820) Noise detected clear flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ICR ) </loc>
//      <o.2..2> NCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_ICR_FECF  ----------------------------------
// SVD Line: 20260

//  <item> SFDITEM_FIELD__USART1_ICR_FECF
//    <name> FECF </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40013820) Framing error clear flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ICR ) </loc>
//      <o.1..1> FECF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_ICR_PECF  ----------------------------------
// SVD Line: 20266

//  <item> SFDITEM_FIELD__USART1_ICR_PECF
//    <name> PECF </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40013820) Parity error clear flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_ICR ) </loc>
//      <o.0..0> PECF
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART1_ICR  -----------------------------------
// SVD Line: 20186

//  <rtree> SFDITEM_REG__USART1_ICR
//    <name> ICR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40013820) Interrupt flag clear register </i>
//    <loc> ( (unsigned int)((USART1_ICR >> 0) & 0xFFFFFFFF), ((USART1_ICR = (USART1_ICR & ~(0x121B5FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x121B5F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1_ICR_WUCF </item>
//    <item> SFDITEM_FIELD__USART1_ICR_CMCF </item>
//    <item> SFDITEM_FIELD__USART1_ICR_EOBCF </item>
//    <item> SFDITEM_FIELD__USART1_ICR_RTOCF </item>
//    <item> SFDITEM_FIELD__USART1_ICR_CTSCF </item>
//    <item> SFDITEM_FIELD__USART1_ICR_LBDCF </item>
//    <item> SFDITEM_FIELD__USART1_ICR_TCCF </item>
//    <item> SFDITEM_FIELD__USART1_ICR_IDLECF </item>
//    <item> SFDITEM_FIELD__USART1_ICR_ORECF </item>
//    <item> SFDITEM_FIELD__USART1_ICR_NCF </item>
//    <item> SFDITEM_FIELD__USART1_ICR_FECF </item>
//    <item> SFDITEM_FIELD__USART1_ICR_PECF </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART1_RDR  -------------------------------
// SVD Line: 20274

unsigned int USART1_RDR __AT (0x40013824);



// -------------------------------  Field Item: USART1_RDR_RDR  -----------------------------------
// SVD Line: 20283

//  <item> SFDITEM_FIELD__USART1_RDR_RDR
//    <name> RDR </name>
//    <r> 
//    <i> [Bits 8..0] RO (@ 0x40013824) Receive data value </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART1_RDR >> 0) & 0x1FF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART1_RDR  -----------------------------------
// SVD Line: 20274

//  <rtree> SFDITEM_REG__USART1_RDR
//    <name> RDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40013824) Receive data register </i>
//    <loc> ( (unsigned int)((USART1_RDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__USART1_RDR_RDR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART1_TDR  -------------------------------
// SVD Line: 20291

unsigned int USART1_TDR __AT (0x40013828);



// -------------------------------  Field Item: USART1_TDR_TDR  -----------------------------------
// SVD Line: 20300

//  <item> SFDITEM_FIELD__USART1_TDR_TDR
//    <name> TDR </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x40013828) Transmit data value </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART1_TDR >> 0) & 0x1FF), ((USART1_TDR = (USART1_TDR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART1_TDR  -----------------------------------
// SVD Line: 20291

//  <rtree> SFDITEM_REG__USART1_TDR
//    <name> TDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013828) Transmit data register </i>
//    <loc> ( (unsigned int)((USART1_TDR >> 0) & 0xFFFFFFFF), ((USART1_TDR = (USART1_TDR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1_TDR_TDR </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: USART1  ------------------------------------
// SVD Line: 19436

//  <view> USART1
//    <name> USART1 </name>
//    <item> SFDITEM_REG__USART1_CR1 </item>
//    <item> SFDITEM_REG__USART1_CR2 </item>
//    <item> SFDITEM_REG__USART1_CR3 </item>
//    <item> SFDITEM_REG__USART1_BRR </item>
//    <item> SFDITEM_REG__USART1_GTPR </item>
//    <item> SFDITEM_REG__USART1_RTOR </item>
//    <item> SFDITEM_REG__USART1_RQR </item>
//    <item> SFDITEM_REG__USART1_ISR </item>
//    <item> SFDITEM_REG__USART1_ICR </item>
//    <item> SFDITEM_REG__USART1_RDR </item>
//    <item> SFDITEM_REG__USART1_TDR </item>
//  </view>
//  


// -----------------------------  Register Item Address: WWDG_CR  ---------------------------------
// SVD Line: 20326

unsigned int WWDG_CR __AT (0x40002C00);



// --------------------------------  Field Item: WWDG_CR_WDGA  ------------------------------------
// SVD Line: 20335

//  <item> SFDITEM_FIELD__WWDG_CR_WDGA
//    <name> WDGA </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40002C00) Activation bit </i>
//    <check> 
//      <loc> ( (unsigned int) WWDG_CR ) </loc>
//      <o.7..7> WDGA
//    </check>
//  </item>
//  


// ----------------------------------  Field Item: WWDG_CR_T  -------------------------------------
// SVD Line: 20341

//  <item> SFDITEM_FIELD__WWDG_CR_T
//    <name> T </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40002C00) 7-bit counter (MSB to LSB) </i>
//    <edit> 
//      <loc> ( (unsigned char)((WWDG_CR >> 0) & 0x7F), ((WWDG_CR = (WWDG_CR & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: WWDG_CR  ------------------------------------
// SVD Line: 20326

//  <rtree> SFDITEM_REG__WWDG_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002C00) Control register </i>
//    <loc> ( (unsigned int)((WWDG_CR >> 0) & 0xFFFFFFFF), ((WWDG_CR = (WWDG_CR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WWDG_CR_WDGA </item>
//    <item> SFDITEM_FIELD__WWDG_CR_T </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: WWDG_CFR  --------------------------------
// SVD Line: 20349

unsigned int WWDG_CFR __AT (0x40002C04);



// --------------------------------  Field Item: WWDG_CFR_EWI  ------------------------------------
// SVD Line: 20358

//  <item> SFDITEM_FIELD__WWDG_CFR_EWI
//    <name> EWI </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40002C04) Early wakeup interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) WWDG_CFR ) </loc>
//      <o.9..9> EWI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: WWDG_CFR_WDGTB  -----------------------------------
// SVD Line: 20364

//  <item> SFDITEM_FIELD__WWDG_CFR_WDGTB
//    <name> WDGTB </name>
//    <rw> 
//    <i> [Bits 8..7] RW (@ 0x40002C04) Timer base </i>
//    <edit> 
//      <loc> ( (unsigned char)((WWDG_CFR >> 7) & 0x3), ((WWDG_CFR = (WWDG_CFR & ~(0x3UL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: WWDG_CFR_W  -------------------------------------
// SVD Line: 20370

//  <item> SFDITEM_FIELD__WWDG_CFR_W
//    <name> W </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40002C04) 7-bit window value </i>
//    <edit> 
//      <loc> ( (unsigned char)((WWDG_CFR >> 0) & 0x7F), ((WWDG_CFR = (WWDG_CFR & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: WWDG_CFR  ------------------------------------
// SVD Line: 20349

//  <rtree> SFDITEM_REG__WWDG_CFR
//    <name> CFR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002C04) Configuration register </i>
//    <loc> ( (unsigned int)((WWDG_CFR >> 0) & 0xFFFFFFFF), ((WWDG_CFR = (WWDG_CFR & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WWDG_CFR_EWI </item>
//    <item> SFDITEM_FIELD__WWDG_CFR_WDGTB </item>
//    <item> SFDITEM_FIELD__WWDG_CFR_W </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: WWDG_SR  ---------------------------------
// SVD Line: 20378

unsigned int WWDG_SR __AT (0x40002C08);



// --------------------------------  Field Item: WWDG_SR_EWIF  ------------------------------------
// SVD Line: 20387

//  <item> SFDITEM_FIELD__WWDG_SR_EWIF
//    <name> EWIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002C08) Early wakeup interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) WWDG_SR ) </loc>
//      <o.0..0> EWIF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: WWDG_SR  ------------------------------------
// SVD Line: 20378

//  <rtree> SFDITEM_REG__WWDG_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002C08) Status register </i>
//    <loc> ( (unsigned int)((WWDG_SR >> 0) & 0xFFFFFFFF), ((WWDG_SR = (WWDG_SR & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WWDG_SR_EWIF </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: WWDG  -------------------------------------
// SVD Line: 20310

//  <view> WWDG
//    <name> WWDG </name>
//    <item> SFDITEM_REG__WWDG_CR </item>
//    <item> SFDITEM_REG__WWDG_CFR </item>
//    <item> SFDITEM_REG__WWDG_SR </item>
//  </view>
//  


// ----------------------------  Register Item Address: QUADSPI_CR  -------------------------------
// SVD Line: 20414

unsigned int QUADSPI_CR __AT (0xA0001000);



// ----------------------------  Field Item: QUADSPI_CR_PRESCALER  --------------------------------
// SVD Line: 20423

//  <item> SFDITEM_FIELD__QUADSPI_CR_PRESCALER
//    <name> PRESCALER </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xA0001000) Clock prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((QUADSPI_CR >> 24) & 0xFF), ((QUADSPI_CR = (QUADSPI_CR & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: QUADSPI_CR_PMM  -----------------------------------
// SVD Line: 20429

//  <item> SFDITEM_FIELD__QUADSPI_CR_PMM
//    <name> PMM </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0xA0001000) Polling match mode </i>
//    <check> 
//      <loc> ( (unsigned int) QUADSPI_CR ) </loc>
//      <o.23..23> PMM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: QUADSPI_CR_APMS  ----------------------------------
// SVD Line: 20435

//  <item> SFDITEM_FIELD__QUADSPI_CR_APMS
//    <name> APMS </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0xA0001000) Automatic poll mode stop </i>
//    <check> 
//      <loc> ( (unsigned int) QUADSPI_CR ) </loc>
//      <o.22..22> APMS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: QUADSPI_CR_TOIE  ----------------------------------
// SVD Line: 20441

//  <item> SFDITEM_FIELD__QUADSPI_CR_TOIE
//    <name> TOIE </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0xA0001000) TimeOut interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) QUADSPI_CR ) </loc>
//      <o.20..20> TOIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: QUADSPI_CR_SMIE  ----------------------------------
// SVD Line: 20447

//  <item> SFDITEM_FIELD__QUADSPI_CR_SMIE
//    <name> SMIE </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0xA0001000) Status match interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) QUADSPI_CR ) </loc>
//      <o.19..19> SMIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: QUADSPI_CR_FTIE  ----------------------------------
// SVD Line: 20454

//  <item> SFDITEM_FIELD__QUADSPI_CR_FTIE
//    <name> FTIE </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0xA0001000) FIFO threshold interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) QUADSPI_CR ) </loc>
//      <o.18..18> FTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: QUADSPI_CR_TCIE  ----------------------------------
// SVD Line: 20461

//  <item> SFDITEM_FIELD__QUADSPI_CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0xA0001000) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) QUADSPI_CR ) </loc>
//      <o.17..17> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: QUADSPI_CR_TEIE  ----------------------------------
// SVD Line: 20468

//  <item> SFDITEM_FIELD__QUADSPI_CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0xA0001000) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) QUADSPI_CR ) </loc>
//      <o.16..16> TEIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: QUADSPI_CR_FTHRES  ---------------------------------
// SVD Line: 20475

//  <item> SFDITEM_FIELD__QUADSPI_CR_FTHRES
//    <name> FTHRES </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0xA0001000) FIFO threshold level </i>
//    <edit> 
//      <loc> ( (unsigned char)((QUADSPI_CR >> 8) & 0xF), ((QUADSPI_CR = (QUADSPI_CR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: QUADSPI_CR_SSHIFT  ---------------------------------
// SVD Line: 20481

//  <item> SFDITEM_FIELD__QUADSPI_CR_SSHIFT
//    <name> SSHIFT </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0xA0001000) Sample shift </i>
//    <check> 
//      <loc> ( (unsigned int) QUADSPI_CR ) </loc>
//      <o.4..4> SSHIFT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: QUADSPI_CR_TCEN  ----------------------------------
// SVD Line: 20487

//  <item> SFDITEM_FIELD__QUADSPI_CR_TCEN
//    <name> TCEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0xA0001000) Timeout counter enable </i>
//    <check> 
//      <loc> ( (unsigned int) QUADSPI_CR ) </loc>
//      <o.3..3> TCEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: QUADSPI_CR_DMAEN  ----------------------------------
// SVD Line: 20493

//  <item> SFDITEM_FIELD__QUADSPI_CR_DMAEN
//    <name> DMAEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0xA0001000) DMA enable </i>
//    <check> 
//      <loc> ( (unsigned int) QUADSPI_CR ) </loc>
//      <o.2..2> DMAEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: QUADSPI_CR_ABORT  ----------------------------------
// SVD Line: 20499

//  <item> SFDITEM_FIELD__QUADSPI_CR_ABORT
//    <name> ABORT </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0xA0001000) Abort request </i>
//    <check> 
//      <loc> ( (unsigned int) QUADSPI_CR ) </loc>
//      <o.1..1> ABORT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: QUADSPI_CR_EN  -----------------------------------
// SVD Line: 20505

//  <item> SFDITEM_FIELD__QUADSPI_CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0xA0001000) Enable </i>
//    <check> 
//      <loc> ( (unsigned int) QUADSPI_CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: QUADSPI_CR_FSEL  ----------------------------------
// SVD Line: 20511

//  <item> SFDITEM_FIELD__QUADSPI_CR_FSEL
//    <name> FSEL </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0xA0001000) Flash memory selection </i>
//    <check> 
//      <loc> ( (unsigned int) QUADSPI_CR ) </loc>
//      <o.7..7> FSEL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: QUADSPI_CR_DFM  -----------------------------------
// SVD Line: 20517

//  <item> SFDITEM_FIELD__QUADSPI_CR_DFM
//    <name> DFM </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0xA0001000) Dual-flash mode </i>
//    <check> 
//      <loc> ( (unsigned int) QUADSPI_CR ) </loc>
//      <o.6..6> DFM
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: QUADSPI_CR  -----------------------------------
// SVD Line: 20414

//  <rtree> SFDITEM_REG__QUADSPI_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xA0001000) control register </i>
//    <loc> ( (unsigned int)((QUADSPI_CR >> 0) & 0xFFFFFFFF), ((QUADSPI_CR = (QUADSPI_CR & ~(0xFFDF0FDFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFDF0FDF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QUADSPI_CR_PRESCALER </item>
//    <item> SFDITEM_FIELD__QUADSPI_CR_PMM </item>
//    <item> SFDITEM_FIELD__QUADSPI_CR_APMS </item>
//    <item> SFDITEM_FIELD__QUADSPI_CR_TOIE </item>
//    <item> SFDITEM_FIELD__QUADSPI_CR_SMIE </item>
//    <item> SFDITEM_FIELD__QUADSPI_CR_FTIE </item>
//    <item> SFDITEM_FIELD__QUADSPI_CR_TCIE </item>
//    <item> SFDITEM_FIELD__QUADSPI_CR_TEIE </item>
//    <item> SFDITEM_FIELD__QUADSPI_CR_FTHRES </item>
//    <item> SFDITEM_FIELD__QUADSPI_CR_SSHIFT </item>
//    <item> SFDITEM_FIELD__QUADSPI_CR_TCEN </item>
//    <item> SFDITEM_FIELD__QUADSPI_CR_DMAEN </item>
//    <item> SFDITEM_FIELD__QUADSPI_CR_ABORT </item>
//    <item> SFDITEM_FIELD__QUADSPI_CR_EN </item>
//    <item> SFDITEM_FIELD__QUADSPI_CR_FSEL </item>
//    <item> SFDITEM_FIELD__QUADSPI_CR_DFM </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: QUADSPI_DCR  -------------------------------
// SVD Line: 20525

unsigned int QUADSPI_DCR __AT (0xA0001004);



// ------------------------------  Field Item: QUADSPI_DCR_FSIZE  ---------------------------------
// SVD Line: 20534

//  <item> SFDITEM_FIELD__QUADSPI_DCR_FSIZE
//    <name> FSIZE </name>
//    <rw> 
//    <i> [Bits 20..16] RW (@ 0xA0001004) FLASH memory size </i>
//    <edit> 
//      <loc> ( (unsigned char)((QUADSPI_DCR >> 16) & 0x1F), ((QUADSPI_DCR = (QUADSPI_DCR & ~(0x1FUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: QUADSPI_DCR_CSHT  ----------------------------------
// SVD Line: 20540

//  <item> SFDITEM_FIELD__QUADSPI_DCR_CSHT
//    <name> CSHT </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0xA0001004) Chip select high time </i>
//    <edit> 
//      <loc> ( (unsigned char)((QUADSPI_DCR >> 8) & 0x7), ((QUADSPI_DCR = (QUADSPI_DCR & ~(0x7UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: QUADSPI_DCR_CKMODE  ---------------------------------
// SVD Line: 20546

//  <item> SFDITEM_FIELD__QUADSPI_DCR_CKMODE
//    <name> CKMODE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0xA0001004) Mode 0 / mode 3 </i>
//    <check> 
//      <loc> ( (unsigned int) QUADSPI_DCR ) </loc>
//      <o.0..0> CKMODE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: QUADSPI_DCR  ----------------------------------
// SVD Line: 20525

//  <rtree> SFDITEM_REG__QUADSPI_DCR
//    <name> DCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xA0001004) device configuration register </i>
//    <loc> ( (unsigned int)((QUADSPI_DCR >> 0) & 0xFFFFFFFF), ((QUADSPI_DCR = (QUADSPI_DCR & ~(0x1F0701UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0701) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QUADSPI_DCR_FSIZE </item>
//    <item> SFDITEM_FIELD__QUADSPI_DCR_CSHT </item>
//    <item> SFDITEM_FIELD__QUADSPI_DCR_CKMODE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: QUADSPI_SR  -------------------------------
// SVD Line: 20554

unsigned int QUADSPI_SR __AT (0xA0001008);



// ------------------------------  Field Item: QUADSPI_SR_FLEVEL  ---------------------------------
// SVD Line: 20563

//  <item> SFDITEM_FIELD__QUADSPI_SR_FLEVEL
//    <name> FLEVEL </name>
//    <r> 
//    <i> [Bits 12..8] RO (@ 0xA0001008) FIFO level </i>
//    <edit> 
//      <loc> ( (unsigned char)((QUADSPI_SR >> 8) & 0x1F) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: QUADSPI_SR_BUSY  ----------------------------------
// SVD Line: 20569

//  <item> SFDITEM_FIELD__QUADSPI_SR_BUSY
//    <name> BUSY </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0xA0001008) Busy </i>
//    <check> 
//      <loc> ( (unsigned int) QUADSPI_SR ) </loc>
//      <o.5..5> BUSY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: QUADSPI_SR_TOF  -----------------------------------
// SVD Line: 20575

//  <item> SFDITEM_FIELD__QUADSPI_SR_TOF
//    <name> TOF </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0xA0001008) Timeout flag </i>
//    <check> 
//      <loc> ( (unsigned int) QUADSPI_SR ) </loc>
//      <o.4..4> TOF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: QUADSPI_SR_SMF  -----------------------------------
// SVD Line: 20581

//  <item> SFDITEM_FIELD__QUADSPI_SR_SMF
//    <name> SMF </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0xA0001008) Status match flag </i>
//    <check> 
//      <loc> ( (unsigned int) QUADSPI_SR ) </loc>
//      <o.3..3> SMF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: QUADSPI_SR_FTF  -----------------------------------
// SVD Line: 20587

//  <item> SFDITEM_FIELD__QUADSPI_SR_FTF
//    <name> FTF </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0xA0001008) FIFO threshold flag </i>
//    <check> 
//      <loc> ( (unsigned int) QUADSPI_SR ) </loc>
//      <o.2..2> FTF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: QUADSPI_SR_TCF  -----------------------------------
// SVD Line: 20593

//  <item> SFDITEM_FIELD__QUADSPI_SR_TCF
//    <name> TCF </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0xA0001008) Transfer complete flag </i>
//    <check> 
//      <loc> ( (unsigned int) QUADSPI_SR ) </loc>
//      <o.1..1> TCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: QUADSPI_SR_TEF  -----------------------------------
// SVD Line: 20599

//  <item> SFDITEM_FIELD__QUADSPI_SR_TEF
//    <name> TEF </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0xA0001008) Transfer error flag </i>
//    <check> 
//      <loc> ( (unsigned int) QUADSPI_SR ) </loc>
//      <o.0..0> TEF
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: QUADSPI_SR  -----------------------------------
// SVD Line: 20554

//  <rtree> SFDITEM_REG__QUADSPI_SR
//    <name> SR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0xA0001008) status register </i>
//    <loc> ( (unsigned int)((QUADSPI_SR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__QUADSPI_SR_FLEVEL </item>
//    <item> SFDITEM_FIELD__QUADSPI_SR_BUSY </item>
//    <item> SFDITEM_FIELD__QUADSPI_SR_TOF </item>
//    <item> SFDITEM_FIELD__QUADSPI_SR_SMF </item>
//    <item> SFDITEM_FIELD__QUADSPI_SR_FTF </item>
//    <item> SFDITEM_FIELD__QUADSPI_SR_TCF </item>
//    <item> SFDITEM_FIELD__QUADSPI_SR_TEF </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: QUADSPI_FCR  -------------------------------
// SVD Line: 20607

unsigned int QUADSPI_FCR __AT (0xA000100C);



// ------------------------------  Field Item: QUADSPI_FCR_CTOF  ----------------------------------
// SVD Line: 20616

//  <item> SFDITEM_FIELD__QUADSPI_FCR_CTOF
//    <name> CTOF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0xA000100C) Clear timeout flag </i>
//    <check> 
//      <loc> ( (unsigned int) QUADSPI_FCR ) </loc>
//      <o.4..4> CTOF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: QUADSPI_FCR_CSMF  ----------------------------------
// SVD Line: 20622

//  <item> SFDITEM_FIELD__QUADSPI_FCR_CSMF
//    <name> CSMF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0xA000100C) Clear status match flag </i>
//    <check> 
//      <loc> ( (unsigned int) QUADSPI_FCR ) </loc>
//      <o.3..3> CSMF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: QUADSPI_FCR_CTCF  ----------------------------------
// SVD Line: 20628

//  <item> SFDITEM_FIELD__QUADSPI_FCR_CTCF
//    <name> CTCF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0xA000100C) Clear transfer complete  flag </i>
//    <check> 
//      <loc> ( (unsigned int) QUADSPI_FCR ) </loc>
//      <o.1..1> CTCF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: QUADSPI_FCR_CTEF  ----------------------------------
// SVD Line: 20635

//  <item> SFDITEM_FIELD__QUADSPI_FCR_CTEF
//    <name> CTEF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0xA000100C) Clear transfer error flag </i>
//    <check> 
//      <loc> ( (unsigned int) QUADSPI_FCR ) </loc>
//      <o.0..0> CTEF
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: QUADSPI_FCR  ----------------------------------
// SVD Line: 20607

//  <rtree> SFDITEM_REG__QUADSPI_FCR
//    <name> FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xA000100C) flag clear register </i>
//    <loc> ( (unsigned int)((QUADSPI_FCR >> 0) & 0xFFFFFFFF), ((QUADSPI_FCR = (QUADSPI_FCR & ~(0x1BUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1B) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QUADSPI_FCR_CTOF </item>
//    <item> SFDITEM_FIELD__QUADSPI_FCR_CSMF </item>
//    <item> SFDITEM_FIELD__QUADSPI_FCR_CTCF </item>
//    <item> SFDITEM_FIELD__QUADSPI_FCR_CTEF </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: QUADSPI_DLR  -------------------------------
// SVD Line: 20643

unsigned int QUADSPI_DLR __AT (0xA0001010);



// -------------------------------  Field Item: QUADSPI_DLR_DL  -----------------------------------
// SVD Line: 20652

//  <item> SFDITEM_FIELD__QUADSPI_DLR_DL
//    <name> DL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xA0001010) Data length </i>
//    <edit> 
//      <loc> ( (unsigned int)((QUADSPI_DLR >> 0) & 0xFFFFFFFF), ((QUADSPI_DLR = (QUADSPI_DLR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: QUADSPI_DLR  ----------------------------------
// SVD Line: 20643

//  <rtree> SFDITEM_REG__QUADSPI_DLR
//    <name> DLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xA0001010) data length register </i>
//    <loc> ( (unsigned int)((QUADSPI_DLR >> 0) & 0xFFFFFFFF), ((QUADSPI_DLR = (QUADSPI_DLR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QUADSPI_DLR_DL </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: QUADSPI_CCR  -------------------------------
// SVD Line: 20660

unsigned int QUADSPI_CCR __AT (0xA0001014);



// ------------------------------  Field Item: QUADSPI_CCR_DDRM  ----------------------------------
// SVD Line: 20670

//  <item> SFDITEM_FIELD__QUADSPI_CCR_DDRM
//    <name> DDRM </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0xA0001014) Double data rate mode </i>
//    <check> 
//      <loc> ( (unsigned int) QUADSPI_CCR ) </loc>
//      <o.31..31> DDRM
//    </check>
//  </item>
//  


// ------------------------------  Field Item: QUADSPI_CCR_SIOO  ----------------------------------
// SVD Line: 20676

//  <item> SFDITEM_FIELD__QUADSPI_CCR_SIOO
//    <name> SIOO </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0xA0001014) Send instruction only once  mode </i>
//    <check> 
//      <loc> ( (unsigned int) QUADSPI_CCR ) </loc>
//      <o.28..28> SIOO
//    </check>
//  </item>
//  


// ------------------------------  Field Item: QUADSPI_CCR_FMODE  ---------------------------------
// SVD Line: 20683

//  <item> SFDITEM_FIELD__QUADSPI_CCR_FMODE
//    <name> FMODE </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0xA0001014) Functional mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((QUADSPI_CCR >> 26) & 0x3), ((QUADSPI_CCR = (QUADSPI_CCR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: QUADSPI_CCR_DMODE  ---------------------------------
// SVD Line: 20689

//  <item> SFDITEM_FIELD__QUADSPI_CCR_DMODE
//    <name> DMODE </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0xA0001014) Data mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((QUADSPI_CCR >> 24) & 0x3), ((QUADSPI_CCR = (QUADSPI_CCR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: QUADSPI_CCR_DCYC  ----------------------------------
// SVD Line: 20695

//  <item> SFDITEM_FIELD__QUADSPI_CCR_DCYC
//    <name> DCYC </name>
//    <rw> 
//    <i> [Bits 22..18] RW (@ 0xA0001014) Number of dummy cycles </i>
//    <edit> 
//      <loc> ( (unsigned char)((QUADSPI_CCR >> 18) & 0x1F), ((QUADSPI_CCR = (QUADSPI_CCR & ~(0x1FUL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: QUADSPI_CCR_ABSIZE  ---------------------------------
// SVD Line: 20701

//  <item> SFDITEM_FIELD__QUADSPI_CCR_ABSIZE
//    <name> ABSIZE </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0xA0001014) Alternate bytes size </i>
//    <edit> 
//      <loc> ( (unsigned char)((QUADSPI_CCR >> 16) & 0x3), ((QUADSPI_CCR = (QUADSPI_CCR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: QUADSPI_CCR_ABMODE  ---------------------------------
// SVD Line: 20707

//  <item> SFDITEM_FIELD__QUADSPI_CCR_ABMODE
//    <name> ABMODE </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0xA0001014) Alternate bytes mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((QUADSPI_CCR >> 14) & 0x3), ((QUADSPI_CCR = (QUADSPI_CCR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: QUADSPI_CCR_ADSIZE  ---------------------------------
// SVD Line: 20713

//  <item> SFDITEM_FIELD__QUADSPI_CCR_ADSIZE
//    <name> ADSIZE </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0xA0001014) Address size </i>
//    <edit> 
//      <loc> ( (unsigned char)((QUADSPI_CCR >> 12) & 0x3), ((QUADSPI_CCR = (QUADSPI_CCR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: QUADSPI_CCR_ADMODE  ---------------------------------
// SVD Line: 20719

//  <item> SFDITEM_FIELD__QUADSPI_CCR_ADMODE
//    <name> ADMODE </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0xA0001014) Address mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((QUADSPI_CCR >> 10) & 0x3), ((QUADSPI_CCR = (QUADSPI_CCR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: QUADSPI_CCR_IMODE  ---------------------------------
// SVD Line: 20725

//  <item> SFDITEM_FIELD__QUADSPI_CCR_IMODE
//    <name> IMODE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0xA0001014) Instruction mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((QUADSPI_CCR >> 8) & 0x3), ((QUADSPI_CCR = (QUADSPI_CCR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: QUADSPI_CCR_INSTRUCTION  ------------------------------
// SVD Line: 20731

//  <item> SFDITEM_FIELD__QUADSPI_CCR_INSTRUCTION
//    <name> INSTRUCTION </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xA0001014) Instruction </i>
//    <edit> 
//      <loc> ( (unsigned char)((QUADSPI_CCR >> 0) & 0xFF), ((QUADSPI_CCR = (QUADSPI_CCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: QUADSPI_CCR_DHHC  ----------------------------------
// SVD Line: 20737

//  <item> SFDITEM_FIELD__QUADSPI_CCR_DHHC
//    <name> DHHC </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0xA0001014) DDR hold </i>
//    <check> 
//      <loc> ( (unsigned int) QUADSPI_CCR ) </loc>
//      <o.30..30> DHHC
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: QUADSPI_CCR  ----------------------------------
// SVD Line: 20660

//  <rtree> SFDITEM_REG__QUADSPI_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xA0001014) communication configuration  register </i>
//    <loc> ( (unsigned int)((QUADSPI_CCR >> 0) & 0xFFFFFFFF), ((QUADSPI_CCR = (QUADSPI_CCR & ~(0xDF7FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xDF7FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QUADSPI_CCR_DDRM </item>
//    <item> SFDITEM_FIELD__QUADSPI_CCR_SIOO </item>
//    <item> SFDITEM_FIELD__QUADSPI_CCR_FMODE </item>
//    <item> SFDITEM_FIELD__QUADSPI_CCR_DMODE </item>
//    <item> SFDITEM_FIELD__QUADSPI_CCR_DCYC </item>
//    <item> SFDITEM_FIELD__QUADSPI_CCR_ABSIZE </item>
//    <item> SFDITEM_FIELD__QUADSPI_CCR_ABMODE </item>
//    <item> SFDITEM_FIELD__QUADSPI_CCR_ADSIZE </item>
//    <item> SFDITEM_FIELD__QUADSPI_CCR_ADMODE </item>
//    <item> SFDITEM_FIELD__QUADSPI_CCR_IMODE </item>
//    <item> SFDITEM_FIELD__QUADSPI_CCR_INSTRUCTION </item>
//    <item> SFDITEM_FIELD__QUADSPI_CCR_DHHC </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: QUADSPI_AR  -------------------------------
// SVD Line: 20745

unsigned int QUADSPI_AR __AT (0xA0001018);



// -----------------------------  Field Item: QUADSPI_AR_ADDRESS  ---------------------------------
// SVD Line: 20754

//  <item> SFDITEM_FIELD__QUADSPI_AR_ADDRESS
//    <name> ADDRESS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xA0001018) Address </i>
//    <edit> 
//      <loc> ( (unsigned int)((QUADSPI_AR >> 0) & 0xFFFFFFFF), ((QUADSPI_AR = (QUADSPI_AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: QUADSPI_AR  -----------------------------------
// SVD Line: 20745

//  <rtree> SFDITEM_REG__QUADSPI_AR
//    <name> AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xA0001018) address register </i>
//    <loc> ( (unsigned int)((QUADSPI_AR >> 0) & 0xFFFFFFFF), ((QUADSPI_AR = (QUADSPI_AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QUADSPI_AR_ADDRESS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: QUADSPI_ABR  -------------------------------
// SVD Line: 20762

unsigned int QUADSPI_ABR __AT (0xA000101C);



// ----------------------------  Field Item: QUADSPI_ABR_ALTERNATE  -------------------------------
// SVD Line: 20771

//  <item> SFDITEM_FIELD__QUADSPI_ABR_ALTERNATE
//    <name> ALTERNATE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xA000101C) ALTERNATE </i>
//    <edit> 
//      <loc> ( (unsigned int)((QUADSPI_ABR >> 0) & 0xFFFFFFFF), ((QUADSPI_ABR = (QUADSPI_ABR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: QUADSPI_ABR  ----------------------------------
// SVD Line: 20762

//  <rtree> SFDITEM_REG__QUADSPI_ABR
//    <name> ABR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xA000101C) ABR </i>
//    <loc> ( (unsigned int)((QUADSPI_ABR >> 0) & 0xFFFFFFFF), ((QUADSPI_ABR = (QUADSPI_ABR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QUADSPI_ABR_ALTERNATE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: QUADSPI_DR  -------------------------------
// SVD Line: 20779

unsigned int QUADSPI_DR __AT (0xA0001020);



// -------------------------------  Field Item: QUADSPI_DR_DATA  ----------------------------------
// SVD Line: 20788

//  <item> SFDITEM_FIELD__QUADSPI_DR_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xA0001020) Data </i>
//    <edit> 
//      <loc> ( (unsigned int)((QUADSPI_DR >> 0) & 0xFFFFFFFF), ((QUADSPI_DR = (QUADSPI_DR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: QUADSPI_DR  -----------------------------------
// SVD Line: 20779

//  <rtree> SFDITEM_REG__QUADSPI_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xA0001020) data register </i>
//    <loc> ( (unsigned int)((QUADSPI_DR >> 0) & 0xFFFFFFFF), ((QUADSPI_DR = (QUADSPI_DR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QUADSPI_DR_DATA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: QUADSPI_PSMKR  ------------------------------
// SVD Line: 20796

unsigned int QUADSPI_PSMKR __AT (0xA0001024);



// -----------------------------  Field Item: QUADSPI_PSMKR_MASK  ---------------------------------
// SVD Line: 20805

//  <item> SFDITEM_FIELD__QUADSPI_PSMKR_MASK
//    <name> MASK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xA0001024) Status mask </i>
//    <edit> 
//      <loc> ( (unsigned int)((QUADSPI_PSMKR >> 0) & 0xFFFFFFFF), ((QUADSPI_PSMKR = (QUADSPI_PSMKR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: QUADSPI_PSMKR  ---------------------------------
// SVD Line: 20796

//  <rtree> SFDITEM_REG__QUADSPI_PSMKR
//    <name> PSMKR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xA0001024) polling status mask register </i>
//    <loc> ( (unsigned int)((QUADSPI_PSMKR >> 0) & 0xFFFFFFFF), ((QUADSPI_PSMKR = (QUADSPI_PSMKR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QUADSPI_PSMKR_MASK </item>
//  </rtree>
//  


// --------------------------  Register Item Address: QUADSPI_PSMAR  ------------------------------
// SVD Line: 20813

unsigned int QUADSPI_PSMAR __AT (0xA0001028);



// -----------------------------  Field Item: QUADSPI_PSMAR_MATCH  --------------------------------
// SVD Line: 20822

//  <item> SFDITEM_FIELD__QUADSPI_PSMAR_MATCH
//    <name> MATCH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xA0001028) Status match </i>
//    <edit> 
//      <loc> ( (unsigned int)((QUADSPI_PSMAR >> 0) & 0xFFFFFFFF), ((QUADSPI_PSMAR = (QUADSPI_PSMAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: QUADSPI_PSMAR  ---------------------------------
// SVD Line: 20813

//  <rtree> SFDITEM_REG__QUADSPI_PSMAR
//    <name> PSMAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xA0001028) polling status match register </i>
//    <loc> ( (unsigned int)((QUADSPI_PSMAR >> 0) & 0xFFFFFFFF), ((QUADSPI_PSMAR = (QUADSPI_PSMAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QUADSPI_PSMAR_MATCH </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: QUADSPI_PIR  -------------------------------
// SVD Line: 20830

unsigned int QUADSPI_PIR __AT (0xA000102C);



// ----------------------------  Field Item: QUADSPI_PIR_INTERVAL  --------------------------------
// SVD Line: 20839

//  <item> SFDITEM_FIELD__QUADSPI_PIR_INTERVAL
//    <name> INTERVAL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0xA000102C) Polling interval </i>
//    <edit> 
//      <loc> ( (unsigned short)((QUADSPI_PIR >> 0) & 0xFFFF), ((QUADSPI_PIR = (QUADSPI_PIR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: QUADSPI_PIR  ----------------------------------
// SVD Line: 20830

//  <rtree> SFDITEM_REG__QUADSPI_PIR
//    <name> PIR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xA000102C) polling interval register </i>
//    <loc> ( (unsigned int)((QUADSPI_PIR >> 0) & 0xFFFFFFFF), ((QUADSPI_PIR = (QUADSPI_PIR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QUADSPI_PIR_INTERVAL </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: QUADSPI_LPTR  ------------------------------
// SVD Line: 20847

unsigned int QUADSPI_LPTR __AT (0xA0001030);



// ----------------------------  Field Item: QUADSPI_LPTR_TIMEOUT  --------------------------------
// SVD Line: 20856

//  <item> SFDITEM_FIELD__QUADSPI_LPTR_TIMEOUT
//    <name> TIMEOUT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0xA0001030) Timeout period </i>
//    <edit> 
//      <loc> ( (unsigned short)((QUADSPI_LPTR >> 0) & 0xFFFF), ((QUADSPI_LPTR = (QUADSPI_LPTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: QUADSPI_LPTR  ----------------------------------
// SVD Line: 20847

//  <rtree> SFDITEM_REG__QUADSPI_LPTR
//    <name> LPTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xA0001030) low-power timeout register </i>
//    <loc> ( (unsigned int)((QUADSPI_LPTR >> 0) & 0xFFFFFFFF), ((QUADSPI_LPTR = (QUADSPI_LPTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QUADSPI_LPTR_TIMEOUT </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: QUADSPI  ------------------------------------
// SVD Line: 20398

//  <view> QUADSPI
//    <name> QUADSPI </name>
//    <item> SFDITEM_REG__QUADSPI_CR </item>
//    <item> SFDITEM_REG__QUADSPI_DCR </item>
//    <item> SFDITEM_REG__QUADSPI_SR </item>
//    <item> SFDITEM_REG__QUADSPI_FCR </item>
//    <item> SFDITEM_REG__QUADSPI_DLR </item>
//    <item> SFDITEM_REG__QUADSPI_CCR </item>
//    <item> SFDITEM_REG__QUADSPI_AR </item>
//    <item> SFDITEM_REG__QUADSPI_ABR </item>
//    <item> SFDITEM_REG__QUADSPI_DR </item>
//    <item> SFDITEM_REG__QUADSPI_PSMKR </item>
//    <item> SFDITEM_REG__QUADSPI_PSMAR </item>
//    <item> SFDITEM_REG__QUADSPI_PIR </item>
//    <item> SFDITEM_REG__QUADSPI_LPTR </item>
//  </view>
//  


// ---------------------------  Register Item Address: GPIOA_MODER  -------------------------------
// SVD Line: 20882

unsigned int GPIOA_MODER __AT (0x48000000);



// -----------------------------  Field Item: GPIOA_MODER_MODER15  --------------------------------
// SVD Line: 20891

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER15
//    <name> MODER15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x48000000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 30) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER14  --------------------------------
// SVD Line: 20898

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER14
//    <name> MODER14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x48000000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 28) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER13  --------------------------------
// SVD Line: 20905

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER13
//    <name> MODER13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x48000000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 26) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER12  --------------------------------
// SVD Line: 20912

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER12
//    <name> MODER12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x48000000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 24) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER11  --------------------------------
// SVD Line: 20919

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER11
//    <name> MODER11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x48000000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 22) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER10  --------------------------------
// SVD Line: 20926

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER10
//    <name> MODER10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x48000000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 20) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER9  ---------------------------------
// SVD Line: 20933

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER9
//    <name> MODER9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x48000000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 18) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER8  ---------------------------------
// SVD Line: 20940

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER8
//    <name> MODER8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x48000000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 16) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER7  ---------------------------------
// SVD Line: 20947

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER7
//    <name> MODER7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x48000000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 14) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER6  ---------------------------------
// SVD Line: 20954

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER6
//    <name> MODER6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x48000000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 12) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER5  ---------------------------------
// SVD Line: 20961

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER5
//    <name> MODER5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x48000000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 10) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER4  ---------------------------------
// SVD Line: 20968

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER4
//    <name> MODER4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x48000000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 8) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER3  ---------------------------------
// SVD Line: 20975

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER3
//    <name> MODER3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x48000000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 6) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER2  ---------------------------------
// SVD Line: 20982

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER2
//    <name> MODER2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x48000000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 4) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER1  ---------------------------------
// SVD Line: 20989

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER1
//    <name> MODER1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x48000000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 2) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER0  ---------------------------------
// SVD Line: 20996

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER0
//    <name> MODER0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x48000000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 0) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOA_MODER  ----------------------------------
// SVD Line: 20882

//  <rtree> SFDITEM_REG__GPIOA_MODER
//    <name> MODER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48000000) GPIO port mode register </i>
//    <loc> ( (unsigned int)((GPIOA_MODER >> 0) & 0xFFFFFFFF), ((GPIOA_MODER = (GPIOA_MODER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER15 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER14 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER13 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER12 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER11 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER10 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER9 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER8 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER7 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER6 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER5 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER4 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER3 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER2 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER1 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOA_OTYPER  ------------------------------
// SVD Line: 21005

unsigned int GPIOA_OTYPER __AT (0x48000004);



// ------------------------------  Field Item: GPIOA_OTYPER_OT15  ---------------------------------
// SVD Line: 21014

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT15
//    <name> OT15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x48000004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.15..15> OT15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT14  ---------------------------------
// SVD Line: 21021

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT14
//    <name> OT14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x48000004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.14..14> OT14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT13  ---------------------------------
// SVD Line: 21028

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT13
//    <name> OT13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x48000004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.13..13> OT13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT12  ---------------------------------
// SVD Line: 21035

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT12
//    <name> OT12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x48000004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.12..12> OT12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT11  ---------------------------------
// SVD Line: 21042

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT11
//    <name> OT11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x48000004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.11..11> OT11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT10  ---------------------------------
// SVD Line: 21049

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT10
//    <name> OT10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x48000004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.10..10> OT10
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT9  ----------------------------------
// SVD Line: 21056

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT9
//    <name> OT9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x48000004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.9..9> OT9
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT8  ----------------------------------
// SVD Line: 21063

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT8
//    <name> OT8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x48000004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.8..8> OT8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT7  ----------------------------------
// SVD Line: 21070

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT7
//    <name> OT7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x48000004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.7..7> OT7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT6  ----------------------------------
// SVD Line: 21077

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT6
//    <name> OT6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x48000004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.6..6> OT6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT5  ----------------------------------
// SVD Line: 21084

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT5
//    <name> OT5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x48000004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.5..5> OT5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT4  ----------------------------------
// SVD Line: 21091

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT4
//    <name> OT4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x48000004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.4..4> OT4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT3  ----------------------------------
// SVD Line: 21098

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT3
//    <name> OT3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x48000004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.3..3> OT3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT2  ----------------------------------
// SVD Line: 21105

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT2
//    <name> OT2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x48000004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.2..2> OT2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT1  ----------------------------------
// SVD Line: 21112

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT1
//    <name> OT1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x48000004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.1..1> OT1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT0  ----------------------------------
// SVD Line: 21119

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT0
//    <name> OT0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x48000004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.0..0> OT0
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: GPIOA_OTYPER  ----------------------------------
// SVD Line: 21005

//  <rtree> SFDITEM_REG__GPIOA_OTYPER
//    <name> OTYPER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48000004) GPIO port output type register </i>
//    <loc> ( (unsigned int)((GPIOA_OTYPER >> 0) & 0xFFFFFFFF), ((GPIOA_OTYPER = (GPIOA_OTYPER & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT15 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT14 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT13 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT12 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT11 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT10 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT9 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT8 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT7 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT6 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT5 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT4 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT3 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT2 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT1 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOA_OSPEEDR  ------------------------------
// SVD Line: 21128

unsigned int GPIOA_OSPEEDR __AT (0x48000008);



// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR15  ------------------------------
// SVD Line: 21138

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR15
//    <name> OSPEEDR15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x48000008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 30) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR14  ------------------------------
// SVD Line: 21145

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR14
//    <name> OSPEEDR14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x48000008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 28) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR13  ------------------------------
// SVD Line: 21152

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR13
//    <name> OSPEEDR13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x48000008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 26) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR12  ------------------------------
// SVD Line: 21159

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR12
//    <name> OSPEEDR12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x48000008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 24) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR11  ------------------------------
// SVD Line: 21166

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR11
//    <name> OSPEEDR11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x48000008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 22) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR10  ------------------------------
// SVD Line: 21173

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR10
//    <name> OSPEEDR10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x48000008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 20) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR9  -------------------------------
// SVD Line: 21180

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR9
//    <name> OSPEEDR9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x48000008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 18) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR8  -------------------------------
// SVD Line: 21187

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR8
//    <name> OSPEEDR8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x48000008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 16) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR7  -------------------------------
// SVD Line: 21194

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR7
//    <name> OSPEEDR7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x48000008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 14) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR6  -------------------------------
// SVD Line: 21201

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR6
//    <name> OSPEEDR6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x48000008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 12) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR5  -------------------------------
// SVD Line: 21208

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR5
//    <name> OSPEEDR5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x48000008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 10) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR4  -------------------------------
// SVD Line: 21215

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR4
//    <name> OSPEEDR4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x48000008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 8) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR3  -------------------------------
// SVD Line: 21222

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR3
//    <name> OSPEEDR3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x48000008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 6) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR2  -------------------------------
// SVD Line: 21229

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR2
//    <name> OSPEEDR2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x48000008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 4) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR1  -------------------------------
// SVD Line: 21236

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR1
//    <name> OSPEEDR1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x48000008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 2) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR0  -------------------------------
// SVD Line: 21243

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR0
//    <name> OSPEEDR0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x48000008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 0) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIOA_OSPEEDR  ---------------------------------
// SVD Line: 21128

//  <rtree> SFDITEM_REG__GPIOA_OSPEEDR
//    <name> OSPEEDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48000008) GPIO port output speed  register </i>
//    <loc> ( (unsigned int)((GPIOA_OSPEEDR >> 0) & 0xFFFFFFFF), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR15 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR14 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR13 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR12 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR11 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR10 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR9 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR8 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR7 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR6 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR5 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR4 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR3 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR2 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR1 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOA_PUPDR  -------------------------------
// SVD Line: 21252

unsigned int GPIOA_PUPDR __AT (0x4800000C);



// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR15  --------------------------------
// SVD Line: 21262

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR15
//    <name> PUPDR15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x4800000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 30) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR14  --------------------------------
// SVD Line: 21269

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR14
//    <name> PUPDR14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x4800000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 28) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR13  --------------------------------
// SVD Line: 21276

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR13
//    <name> PUPDR13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x4800000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 26) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR12  --------------------------------
// SVD Line: 21283

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR12
//    <name> PUPDR12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x4800000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 24) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR11  --------------------------------
// SVD Line: 21290

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR11
//    <name> PUPDR11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x4800000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 22) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR10  --------------------------------
// SVD Line: 21297

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR10
//    <name> PUPDR10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x4800000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 20) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR9  ---------------------------------
// SVD Line: 21304

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR9
//    <name> PUPDR9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x4800000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 18) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR8  ---------------------------------
// SVD Line: 21311

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR8
//    <name> PUPDR8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x4800000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 16) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR7  ---------------------------------
// SVD Line: 21318

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR7
//    <name> PUPDR7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4800000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 14) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR6  ---------------------------------
// SVD Line: 21325

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR6
//    <name> PUPDR6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4800000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 12) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR5  ---------------------------------
// SVD Line: 21332

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR5
//    <name> PUPDR5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4800000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 10) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR4  ---------------------------------
// SVD Line: 21339

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR4
//    <name> PUPDR4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4800000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 8) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR3  ---------------------------------
// SVD Line: 21346

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR3
//    <name> PUPDR3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4800000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 6) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR2  ---------------------------------
// SVD Line: 21353

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR2
//    <name> PUPDR2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4800000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 4) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR1  ---------------------------------
// SVD Line: 21360

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR1
//    <name> PUPDR1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4800000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 2) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR0  ---------------------------------
// SVD Line: 21367

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR0
//    <name> PUPDR0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4800000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 0) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOA_PUPDR  ----------------------------------
// SVD Line: 21252

//  <rtree> SFDITEM_REG__GPIOA_PUPDR
//    <name> PUPDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4800000C) GPIO port pull-up/pull-down  register </i>
//    <loc> ( (unsigned int)((GPIOA_PUPDR >> 0) & 0xFFFFFFFF), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR15 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR14 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR13 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR12 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR11 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR10 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR9 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR8 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR7 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR6 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR5 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR4 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR3 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR2 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR1 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOA_IDR  --------------------------------
// SVD Line: 21376

unsigned int GPIOA_IDR __AT (0x48000010);



// -------------------------------  Field Item: GPIOA_IDR_IDR15  ----------------------------------
// SVD Line: 21385

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR15
//    <name> IDR15 </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x48000010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.15..15> IDR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR14  ----------------------------------
// SVD Line: 21392

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR14
//    <name> IDR14 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x48000010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.14..14> IDR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR13  ----------------------------------
// SVD Line: 21399

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR13
//    <name> IDR13 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x48000010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.13..13> IDR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR12  ----------------------------------
// SVD Line: 21406

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR12
//    <name> IDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x48000010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.12..12> IDR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR11  ----------------------------------
// SVD Line: 21413

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR11
//    <name> IDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x48000010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.11..11> IDR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR10  ----------------------------------
// SVD Line: 21420

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR10
//    <name> IDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x48000010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.10..10> IDR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR9  -----------------------------------
// SVD Line: 21427

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR9
//    <name> IDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x48000010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.9..9> IDR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR8  -----------------------------------
// SVD Line: 21434

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR8
//    <name> IDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x48000010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.8..8> IDR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR7  -----------------------------------
// SVD Line: 21441

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR7
//    <name> IDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x48000010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.7..7> IDR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR6  -----------------------------------
// SVD Line: 21448

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR6
//    <name> IDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x48000010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.6..6> IDR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR5  -----------------------------------
// SVD Line: 21455

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR5
//    <name> IDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x48000010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.5..5> IDR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR4  -----------------------------------
// SVD Line: 21462

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR4
//    <name> IDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x48000010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.4..4> IDR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR3  -----------------------------------
// SVD Line: 21469

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR3
//    <name> IDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x48000010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.3..3> IDR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR2  -----------------------------------
// SVD Line: 21476

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR2
//    <name> IDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x48000010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.2..2> IDR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR1  -----------------------------------
// SVD Line: 21483

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR1
//    <name> IDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x48000010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.1..1> IDR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR0  -----------------------------------
// SVD Line: 21490

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR0
//    <name> IDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x48000010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.0..0> IDR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: GPIOA_IDR  -----------------------------------
// SVD Line: 21376

//  <rtree> SFDITEM_REG__GPIOA_IDR
//    <name> IDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x48000010) GPIO port input data register </i>
//    <loc> ( (unsigned int)((GPIOA_IDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR15 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR14 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR13 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR12 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR11 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR10 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR9 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR8 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR7 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR6 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR5 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR4 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR3 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR2 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR1 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOA_ODR  --------------------------------
// SVD Line: 21499

unsigned int GPIOA_ODR __AT (0x48000014);



// -------------------------------  Field Item: GPIOA_ODR_ODR15  ----------------------------------
// SVD Line: 21508

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR15
//    <name> ODR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x48000014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.15..15> ODR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR14  ----------------------------------
// SVD Line: 21515

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR14
//    <name> ODR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x48000014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.14..14> ODR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR13  ----------------------------------
// SVD Line: 21522

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR13
//    <name> ODR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x48000014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.13..13> ODR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR12  ----------------------------------
// SVD Line: 21529

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR12
//    <name> ODR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x48000014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.12..12> ODR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR11  ----------------------------------
// SVD Line: 21536

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR11
//    <name> ODR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x48000014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.11..11> ODR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR10  ----------------------------------
// SVD Line: 21543

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR10
//    <name> ODR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x48000014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.10..10> ODR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR9  -----------------------------------
// SVD Line: 21550

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR9
//    <name> ODR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x48000014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.9..9> ODR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR8  -----------------------------------
// SVD Line: 21557

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR8
//    <name> ODR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x48000014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.8..8> ODR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR7  -----------------------------------
// SVD Line: 21564

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR7
//    <name> ODR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x48000014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.7..7> ODR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR6  -----------------------------------
// SVD Line: 21571

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR6
//    <name> ODR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x48000014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.6..6> ODR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR5  -----------------------------------
// SVD Line: 21578

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR5
//    <name> ODR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x48000014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.5..5> ODR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR4  -----------------------------------
// SVD Line: 21585

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR4
//    <name> ODR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x48000014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.4..4> ODR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR3  -----------------------------------
// SVD Line: 21592

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR3
//    <name> ODR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x48000014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.3..3> ODR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR2  -----------------------------------
// SVD Line: 21599

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR2
//    <name> ODR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x48000014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.2..2> ODR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR1  -----------------------------------
// SVD Line: 21606

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR1
//    <name> ODR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x48000014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.1..1> ODR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR0  -----------------------------------
// SVD Line: 21613

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR0
//    <name> ODR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x48000014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.0..0> ODR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: GPIOA_ODR  -----------------------------------
// SVD Line: 21499

//  <rtree> SFDITEM_REG__GPIOA_ODR
//    <name> ODR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48000014) GPIO port output data register </i>
//    <loc> ( (unsigned int)((GPIOA_ODR >> 0) & 0xFFFFFFFF), ((GPIOA_ODR = (GPIOA_ODR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR15 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR14 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR13 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR12 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR11 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR10 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR9 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR8 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR7 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR6 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR5 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR4 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR3 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR2 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR1 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOA_BSRR  -------------------------------
// SVD Line: 21622

unsigned int GPIOA_BSRR __AT (0x48000018);



// -------------------------------  Field Item: GPIOA_BSRR_BR15  ----------------------------------
// SVD Line: 21632

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR15
//    <name> BR15 </name>
//    <w> 
//    <i> [Bit 31] WO (@ 0x48000018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.31..31> BR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR14  ----------------------------------
// SVD Line: 21639

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR14
//    <name> BR14 </name>
//    <w> 
//    <i> [Bit 30] WO (@ 0x48000018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.30..30> BR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR13  ----------------------------------
// SVD Line: 21646

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR13
//    <name> BR13 </name>
//    <w> 
//    <i> [Bit 29] WO (@ 0x48000018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.29..29> BR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR12  ----------------------------------
// SVD Line: 21653

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR12
//    <name> BR12 </name>
//    <w> 
//    <i> [Bit 28] WO (@ 0x48000018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.28..28> BR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR11  ----------------------------------
// SVD Line: 21660

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR11
//    <name> BR11 </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x48000018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.27..27> BR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR10  ----------------------------------
// SVD Line: 21667

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR10
//    <name> BR10 </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x48000018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.26..26> BR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR9  -----------------------------------
// SVD Line: 21674

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR9
//    <name> BR9 </name>
//    <w> 
//    <i> [Bit 25] WO (@ 0x48000018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.25..25> BR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR8  -----------------------------------
// SVD Line: 21681

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR8
//    <name> BR8 </name>
//    <w> 
//    <i> [Bit 24] WO (@ 0x48000018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.24..24> BR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR7  -----------------------------------
// SVD Line: 21688

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR7
//    <name> BR7 </name>
//    <w> 
//    <i> [Bit 23] WO (@ 0x48000018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.23..23> BR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR6  -----------------------------------
// SVD Line: 21695

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR6
//    <name> BR6 </name>
//    <w> 
//    <i> [Bit 22] WO (@ 0x48000018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.22..22> BR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR5  -----------------------------------
// SVD Line: 21702

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR5
//    <name> BR5 </name>
//    <w> 
//    <i> [Bit 21] WO (@ 0x48000018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.21..21> BR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR4  -----------------------------------
// SVD Line: 21709

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR4
//    <name> BR4 </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x48000018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.20..20> BR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR3  -----------------------------------
// SVD Line: 21716

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR3
//    <name> BR3 </name>
//    <w> 
//    <i> [Bit 19] WO (@ 0x48000018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.19..19> BR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR2  -----------------------------------
// SVD Line: 21723

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR2
//    <name> BR2 </name>
//    <w> 
//    <i> [Bit 18] WO (@ 0x48000018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.18..18> BR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR1  -----------------------------------
// SVD Line: 21730

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR1
//    <name> BR1 </name>
//    <w> 
//    <i> [Bit 17] WO (@ 0x48000018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.17..17> BR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR0  -----------------------------------
// SVD Line: 21737

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR0
//    <name> BR0 </name>
//    <w> 
//    <i> [Bit 16] WO (@ 0x48000018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.16..16> BR0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS15  ----------------------------------
// SVD Line: 21744

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS15
//    <name> BS15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x48000018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.15..15> BS15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS14  ----------------------------------
// SVD Line: 21751

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS14
//    <name> BS14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x48000018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.14..14> BS14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS13  ----------------------------------
// SVD Line: 21758

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS13
//    <name> BS13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x48000018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.13..13> BS13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS12  ----------------------------------
// SVD Line: 21765

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS12
//    <name> BS12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x48000018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.12..12> BS12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS11  ----------------------------------
// SVD Line: 21772

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS11
//    <name> BS11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x48000018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.11..11> BS11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS10  ----------------------------------
// SVD Line: 21779

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS10
//    <name> BS10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x48000018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.10..10> BS10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS9  -----------------------------------
// SVD Line: 21786

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS9
//    <name> BS9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x48000018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.9..9> BS9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS8  -----------------------------------
// SVD Line: 21793

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS8
//    <name> BS8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x48000018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.8..8> BS8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS7  -----------------------------------
// SVD Line: 21800

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS7
//    <name> BS7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x48000018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.7..7> BS7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS6  -----------------------------------
// SVD Line: 21807

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS6
//    <name> BS6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x48000018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.6..6> BS6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS5  -----------------------------------
// SVD Line: 21814

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS5
//    <name> BS5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x48000018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.5..5> BS5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS4  -----------------------------------
// SVD Line: 21821

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS4
//    <name> BS4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x48000018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.4..4> BS4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS3  -----------------------------------
// SVD Line: 21828

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS3
//    <name> BS3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x48000018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.3..3> BS3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS2  -----------------------------------
// SVD Line: 21835

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS2
//    <name> BS2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x48000018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.2..2> BS2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS1  -----------------------------------
// SVD Line: 21842

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS1
//    <name> BS1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x48000018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.1..1> BS1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS0  -----------------------------------
// SVD Line: 21849

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS0
//    <name> BS0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x48000018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.0..0> BS0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: GPIOA_BSRR  -----------------------------------
// SVD Line: 21622

//  <rtree> SFDITEM_REG__GPIOA_BSRR
//    <name> BSRR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x48000018) GPIO port bit set/reset  register </i>
//    <loc> ( (unsigned int)((GPIOA_BSRR >> 0) & 0xFFFFFFFF), ((GPIOA_BSRR = (GPIOA_BSRR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR15 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR14 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR13 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR12 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR11 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR10 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR9 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR8 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR7 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR6 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR5 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR4 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR3 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR2 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR1 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR0 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS15 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS14 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS13 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS12 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS11 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS10 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS9 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS8 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS7 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS6 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS5 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS4 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS3 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS2 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS1 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOA_LCKR  -------------------------------
// SVD Line: 21858

unsigned int GPIOA_LCKR __AT (0x4800001C);



// -------------------------------  Field Item: GPIOA_LCKR_LCKK  ----------------------------------
// SVD Line: 21868

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCKK
//    <name> LCKK </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4800001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.16..16> LCKK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_LCKR_LCK15  ----------------------------------
// SVD Line: 21875

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK15
//    <name> LCK15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4800001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.15..15> LCK15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_LCKR_LCK14  ----------------------------------
// SVD Line: 21882

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK14
//    <name> LCK14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4800001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.14..14> LCK14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_LCKR_LCK13  ----------------------------------
// SVD Line: 21889

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK13
//    <name> LCK13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4800001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.13..13> LCK13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_LCKR_LCK12  ----------------------------------
// SVD Line: 21896

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK12
//    <name> LCK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4800001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.12..12> LCK12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_LCKR_LCK11  ----------------------------------
// SVD Line: 21903

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK11
//    <name> LCK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4800001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.11..11> LCK11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_LCKR_LCK10  ----------------------------------
// SVD Line: 21910

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK10
//    <name> LCK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4800001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.10..10> LCK10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_LCKR_LCK9  ----------------------------------
// SVD Line: 21917

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK9
//    <name> LCK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4800001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.9..9> LCK9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_LCKR_LCK8  ----------------------------------
// SVD Line: 21924

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK8
//    <name> LCK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4800001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.8..8> LCK8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_LCKR_LCK7  ----------------------------------
// SVD Line: 21931

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK7
//    <name> LCK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4800001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.7..7> LCK7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_LCKR_LCK6  ----------------------------------
// SVD Line: 21938

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK6
//    <name> LCK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4800001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.6..6> LCK6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_LCKR_LCK5  ----------------------------------
// SVD Line: 21945

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK5
//    <name> LCK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4800001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.5..5> LCK5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_LCKR_LCK4  ----------------------------------
// SVD Line: 21952

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK4
//    <name> LCK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4800001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.4..4> LCK4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_LCKR_LCK3  ----------------------------------
// SVD Line: 21959

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK3
//    <name> LCK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4800001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.3..3> LCK3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_LCKR_LCK2  ----------------------------------
// SVD Line: 21966

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK2
//    <name> LCK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4800001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.2..2> LCK2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_LCKR_LCK1  ----------------------------------
// SVD Line: 21973

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK1
//    <name> LCK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4800001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.1..1> LCK1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_LCKR_LCK0  ----------------------------------
// SVD Line: 21980

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK0
//    <name> LCK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4800001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.0..0> LCK0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: GPIOA_LCKR  -----------------------------------
// SVD Line: 21858

//  <rtree> SFDITEM_REG__GPIOA_LCKR
//    <name> LCKR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4800001C) GPIO port configuration lock  register </i>
//    <loc> ( (unsigned int)((GPIOA_LCKR >> 0) & 0xFFFFFFFF), ((GPIOA_LCKR = (GPIOA_LCKR & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCKK </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK15 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK14 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK13 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK12 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK11 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK10 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK9 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK8 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK7 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK6 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK5 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK4 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK3 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK2 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK1 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOA_AFRL  -------------------------------
// SVD Line: 21989

unsigned int GPIOA_AFRL __AT (0x48000020);



// ------------------------------  Field Item: GPIOA_AFRL_AFRL7  ----------------------------------
// SVD Line: 21999

//  <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL7
//    <name> AFRL7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x48000020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 28) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRL_AFRL6  ----------------------------------
// SVD Line: 22006

//  <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL6
//    <name> AFRL6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x48000020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 24) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRL_AFRL5  ----------------------------------
// SVD Line: 22013

//  <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL5
//    <name> AFRL5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x48000020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 20) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRL_AFRL4  ----------------------------------
// SVD Line: 22020

//  <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL4
//    <name> AFRL4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x48000020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 16) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRL_AFRL3  ----------------------------------
// SVD Line: 22027

//  <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL3
//    <name> AFRL3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x48000020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 12) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRL_AFRL2  ----------------------------------
// SVD Line: 22034

//  <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL2
//    <name> AFRL2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x48000020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 8) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRL_AFRL1  ----------------------------------
// SVD Line: 22041

//  <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL1
//    <name> AFRL1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x48000020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 4) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRL_AFRL0  ----------------------------------
// SVD Line: 22048

//  <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL0
//    <name> AFRL0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x48000020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 0) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOA_AFRL  -----------------------------------
// SVD Line: 21989

//  <rtree> SFDITEM_REG__GPIOA_AFRL
//    <name> AFRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48000020) GPIO alternate function low  register </i>
//    <loc> ( (unsigned int)((GPIOA_AFRL >> 0) & 0xFFFFFFFF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL7 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL6 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL5 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL4 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL3 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL2 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL1 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOA_AFRH  -------------------------------
// SVD Line: 22057

unsigned int GPIOA_AFRH __AT (0x48000024);



// ------------------------------  Field Item: GPIOA_AFRH_AFRH15  ---------------------------------
// SVD Line: 22067

//  <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH15
//    <name> AFRH15 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x48000024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 28) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRH_AFRH14  ---------------------------------
// SVD Line: 22074

//  <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH14
//    <name> AFRH14 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x48000024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 24) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRH_AFRH13  ---------------------------------
// SVD Line: 22081

//  <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH13
//    <name> AFRH13 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x48000024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 20) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRH_AFRH12  ---------------------------------
// SVD Line: 22088

//  <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH12
//    <name> AFRH12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x48000024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 16) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRH_AFRH11  ---------------------------------
// SVD Line: 22095

//  <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH11
//    <name> AFRH11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x48000024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 12) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRH_AFRH10  ---------------------------------
// SVD Line: 22102

//  <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH10
//    <name> AFRH10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x48000024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 8) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRH_AFRH9  ----------------------------------
// SVD Line: 22109

//  <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH9
//    <name> AFRH9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x48000024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 4) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRH_AFRH8  ----------------------------------
// SVD Line: 22116

//  <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH8
//    <name> AFRH8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x48000024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 0) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOA_AFRH  -----------------------------------
// SVD Line: 22057

//  <rtree> SFDITEM_REG__GPIOA_AFRH
//    <name> AFRH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48000024) GPIO alternate function high  register </i>
//    <loc> ( (unsigned int)((GPIOA_AFRH >> 0) & 0xFFFFFFFF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH15 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH14 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH13 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH12 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH11 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH10 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH9 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH8 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOA_BRR  --------------------------------
// SVD Line: 22125

unsigned int GPIOA_BRR __AT (0x48000028);



// --------------------------------  Register Item: GPIOA_BRR  ------------------------------------
// SVD Line: 22125

//  <item> SFDITEM_REG__GPIOA_BRR
//    <name> BRR </name>
//    <i> [Bits 31..0] RW (@ 0x48000028) GPIO port bit reset register </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIOA_BRR >> 0) & 0xFFFFFFFF), ((GPIOA_BRR = (GPIOA_BRR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Peripheral View: GPIOA  -------------------------------------
// SVD Line: 20866

//  <view> GPIOA
//    <name> GPIOA </name>
//    <item> SFDITEM_REG__GPIOA_MODER </item>
//    <item> SFDITEM_REG__GPIOA_OTYPER </item>
//    <item> SFDITEM_REG__GPIOA_OSPEEDR </item>
//    <item> SFDITEM_REG__GPIOA_PUPDR </item>
//    <item> SFDITEM_REG__GPIOA_IDR </item>
//    <item> SFDITEM_REG__GPIOA_ODR </item>
//    <item> SFDITEM_REG__GPIOA_BSRR </item>
//    <item> SFDITEM_REG__GPIOA_LCKR </item>
//    <item> SFDITEM_REG__GPIOA_AFRL </item>
//    <item> SFDITEM_REG__GPIOA_AFRH </item>
//    <item> SFDITEM_REG__GPIOA_BRR </item>
//  </view>
//  


// ---------------------------  Register Item Address: GPIOB_MODER  -------------------------------
// SVD Line: 22158

unsigned int GPIOB_MODER __AT (0x48000400);



// -----------------------------  Field Item: GPIOB_MODER_MODER15  --------------------------------
// SVD Line: 22167

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER15
//    <name> MODER15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x48000400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 30) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER14  --------------------------------
// SVD Line: 22174

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER14
//    <name> MODER14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x48000400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 28) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER13  --------------------------------
// SVD Line: 22181

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER13
//    <name> MODER13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x48000400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 26) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER12  --------------------------------
// SVD Line: 22188

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER12
//    <name> MODER12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x48000400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 24) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER11  --------------------------------
// SVD Line: 22195

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER11
//    <name> MODER11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x48000400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 22) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER10  --------------------------------
// SVD Line: 22202

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER10
//    <name> MODER10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x48000400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 20) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER9  ---------------------------------
// SVD Line: 22209

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER9
//    <name> MODER9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x48000400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 18) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER8  ---------------------------------
// SVD Line: 22216

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER8
//    <name> MODER8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x48000400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 16) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER7  ---------------------------------
// SVD Line: 22223

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER7
//    <name> MODER7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x48000400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 14) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER6  ---------------------------------
// SVD Line: 22230

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER6
//    <name> MODER6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x48000400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 12) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER5  ---------------------------------
// SVD Line: 22237

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER5
//    <name> MODER5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x48000400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 10) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER4  ---------------------------------
// SVD Line: 22244

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER4
//    <name> MODER4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x48000400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 8) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER3  ---------------------------------
// SVD Line: 22251

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER3
//    <name> MODER3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x48000400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 6) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER2  ---------------------------------
// SVD Line: 22258

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER2
//    <name> MODER2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x48000400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 4) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER1  ---------------------------------
// SVD Line: 22265

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER1
//    <name> MODER1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x48000400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 2) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER0  ---------------------------------
// SVD Line: 22272

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER0
//    <name> MODER0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x48000400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 0) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOB_MODER  ----------------------------------
// SVD Line: 22158

//  <rtree> SFDITEM_REG__GPIOB_MODER
//    <name> MODER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48000400) GPIO port mode register </i>
//    <loc> ( (unsigned int)((GPIOB_MODER >> 0) & 0xFFFFFFFF), ((GPIOB_MODER = (GPIOB_MODER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER15 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER14 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER13 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER12 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER11 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER10 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER9 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER8 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER7 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER6 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER5 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER4 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER3 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER2 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER1 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOB_OTYPER  ------------------------------
// SVD Line: 22281

unsigned int GPIOB_OTYPER __AT (0x48000404);



// ------------------------------  Field Item: GPIOB_OTYPER_OT15  ---------------------------------
// SVD Line: 22290

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT15
//    <name> OT15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x48000404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.15..15> OT15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT14  ---------------------------------
// SVD Line: 22297

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT14
//    <name> OT14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x48000404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.14..14> OT14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT13  ---------------------------------
// SVD Line: 22304

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT13
//    <name> OT13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x48000404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.13..13> OT13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT12  ---------------------------------
// SVD Line: 22311

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT12
//    <name> OT12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x48000404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.12..12> OT12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT11  ---------------------------------
// SVD Line: 22318

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT11
//    <name> OT11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x48000404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.11..11> OT11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT10  ---------------------------------
// SVD Line: 22325

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT10
//    <name> OT10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x48000404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.10..10> OT10
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT9  ----------------------------------
// SVD Line: 22332

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT9
//    <name> OT9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x48000404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.9..9> OT9
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT8  ----------------------------------
// SVD Line: 22339

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT8
//    <name> OT8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x48000404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.8..8> OT8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT7  ----------------------------------
// SVD Line: 22346

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT7
//    <name> OT7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x48000404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.7..7> OT7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT6  ----------------------------------
// SVD Line: 22353

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT6
//    <name> OT6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x48000404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.6..6> OT6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT5  ----------------------------------
// SVD Line: 22360

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT5
//    <name> OT5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x48000404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.5..5> OT5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT4  ----------------------------------
// SVD Line: 22367

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT4
//    <name> OT4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x48000404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.4..4> OT4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT3  ----------------------------------
// SVD Line: 22374

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT3
//    <name> OT3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x48000404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.3..3> OT3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT2  ----------------------------------
// SVD Line: 22381

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT2
//    <name> OT2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x48000404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.2..2> OT2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT1  ----------------------------------
// SVD Line: 22388

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT1
//    <name> OT1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x48000404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.1..1> OT1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT0  ----------------------------------
// SVD Line: 22395

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT0
//    <name> OT0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x48000404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.0..0> OT0
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: GPIOB_OTYPER  ----------------------------------
// SVD Line: 22281

//  <rtree> SFDITEM_REG__GPIOB_OTYPER
//    <name> OTYPER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48000404) GPIO port output type register </i>
//    <loc> ( (unsigned int)((GPIOB_OTYPER >> 0) & 0xFFFFFFFF), ((GPIOB_OTYPER = (GPIOB_OTYPER & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT15 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT14 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT13 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT12 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT11 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT10 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT9 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT8 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT7 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT6 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT5 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT4 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT3 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT2 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT1 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOB_OSPEEDR  ------------------------------
// SVD Line: 22404

unsigned int GPIOB_OSPEEDR __AT (0x48000408);



// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR15  ------------------------------
// SVD Line: 22414

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR15
//    <name> OSPEEDR15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x48000408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 30) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR14  ------------------------------
// SVD Line: 22421

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR14
//    <name> OSPEEDR14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x48000408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 28) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR13  ------------------------------
// SVD Line: 22428

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR13
//    <name> OSPEEDR13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x48000408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 26) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR12  ------------------------------
// SVD Line: 22435

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR12
//    <name> OSPEEDR12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x48000408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 24) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR11  ------------------------------
// SVD Line: 22442

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR11
//    <name> OSPEEDR11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x48000408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 22) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR10  ------------------------------
// SVD Line: 22449

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR10
//    <name> OSPEEDR10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x48000408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 20) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR9  -------------------------------
// SVD Line: 22456

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR9
//    <name> OSPEEDR9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x48000408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 18) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR8  -------------------------------
// SVD Line: 22463

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR8
//    <name> OSPEEDR8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x48000408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 16) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR7  -------------------------------
// SVD Line: 22470

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR7
//    <name> OSPEEDR7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x48000408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 14) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR6  -------------------------------
// SVD Line: 22477

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR6
//    <name> OSPEEDR6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x48000408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 12) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR5  -------------------------------
// SVD Line: 22484

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR5
//    <name> OSPEEDR5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x48000408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 10) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR4  -------------------------------
// SVD Line: 22491

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR4
//    <name> OSPEEDR4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x48000408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 8) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR3  -------------------------------
// SVD Line: 22498

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR3
//    <name> OSPEEDR3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x48000408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 6) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR2  -------------------------------
// SVD Line: 22505

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR2
//    <name> OSPEEDR2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x48000408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 4) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR1  -------------------------------
// SVD Line: 22512

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR1
//    <name> OSPEEDR1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x48000408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 2) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR0  -------------------------------
// SVD Line: 22519

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR0
//    <name> OSPEEDR0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x48000408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 0) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIOB_OSPEEDR  ---------------------------------
// SVD Line: 22404

//  <rtree> SFDITEM_REG__GPIOB_OSPEEDR
//    <name> OSPEEDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48000408) GPIO port output speed  register </i>
//    <loc> ( (unsigned int)((GPIOB_OSPEEDR >> 0) & 0xFFFFFFFF), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR15 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR14 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR13 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR12 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR11 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR10 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR9 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR8 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR7 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR6 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR5 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR4 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR3 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR2 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR1 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOB_PUPDR  -------------------------------
// SVD Line: 22528

unsigned int GPIOB_PUPDR __AT (0x4800040C);



// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR15  --------------------------------
// SVD Line: 22538

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR15
//    <name> PUPDR15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x4800040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 30) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR14  --------------------------------
// SVD Line: 22545

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR14
//    <name> PUPDR14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x4800040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 28) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR13  --------------------------------
// SVD Line: 22552

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR13
//    <name> PUPDR13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x4800040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 26) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR12  --------------------------------
// SVD Line: 22559

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR12
//    <name> PUPDR12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x4800040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 24) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR11  --------------------------------
// SVD Line: 22566

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR11
//    <name> PUPDR11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x4800040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 22) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR10  --------------------------------
// SVD Line: 22573

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR10
//    <name> PUPDR10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x4800040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 20) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR9  ---------------------------------
// SVD Line: 22580

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR9
//    <name> PUPDR9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x4800040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 18) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR8  ---------------------------------
// SVD Line: 22587

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR8
//    <name> PUPDR8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x4800040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 16) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR7  ---------------------------------
// SVD Line: 22594

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR7
//    <name> PUPDR7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4800040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 14) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR6  ---------------------------------
// SVD Line: 22601

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR6
//    <name> PUPDR6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4800040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 12) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR5  ---------------------------------
// SVD Line: 22608

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR5
//    <name> PUPDR5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4800040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 10) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR4  ---------------------------------
// SVD Line: 22615

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR4
//    <name> PUPDR4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4800040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 8) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR3  ---------------------------------
// SVD Line: 22622

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR3
//    <name> PUPDR3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4800040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 6) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR2  ---------------------------------
// SVD Line: 22629

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR2
//    <name> PUPDR2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4800040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 4) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR1  ---------------------------------
// SVD Line: 22636

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR1
//    <name> PUPDR1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4800040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 2) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR0  ---------------------------------
// SVD Line: 22643

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR0
//    <name> PUPDR0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4800040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 0) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOB_PUPDR  ----------------------------------
// SVD Line: 22528

//  <rtree> SFDITEM_REG__GPIOB_PUPDR
//    <name> PUPDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4800040C) GPIO port pull-up/pull-down  register </i>
//    <loc> ( (unsigned int)((GPIOB_PUPDR >> 0) & 0xFFFFFFFF), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR15 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR14 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR13 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR12 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR11 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR10 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR9 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR8 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR7 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR6 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR5 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR4 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR3 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR2 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR1 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOB_IDR  --------------------------------
// SVD Line: 22652

unsigned int GPIOB_IDR __AT (0x48000410);



// -------------------------------  Field Item: GPIOB_IDR_IDR15  ----------------------------------
// SVD Line: 22661

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR15
//    <name> IDR15 </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x48000410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.15..15> IDR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR14  ----------------------------------
// SVD Line: 22668

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR14
//    <name> IDR14 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x48000410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.14..14> IDR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR13  ----------------------------------
// SVD Line: 22675

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR13
//    <name> IDR13 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x48000410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.13..13> IDR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR12  ----------------------------------
// SVD Line: 22682

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR12
//    <name> IDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x48000410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.12..12> IDR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR11  ----------------------------------
// SVD Line: 22689

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR11
//    <name> IDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x48000410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.11..11> IDR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR10  ----------------------------------
// SVD Line: 22696

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR10
//    <name> IDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x48000410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.10..10> IDR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR9  -----------------------------------
// SVD Line: 22703

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR9
//    <name> IDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x48000410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.9..9> IDR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR8  -----------------------------------
// SVD Line: 22710

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR8
//    <name> IDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x48000410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.8..8> IDR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR7  -----------------------------------
// SVD Line: 22717

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR7
//    <name> IDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x48000410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.7..7> IDR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR6  -----------------------------------
// SVD Line: 22724

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR6
//    <name> IDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x48000410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.6..6> IDR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR5  -----------------------------------
// SVD Line: 22731

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR5
//    <name> IDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x48000410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.5..5> IDR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR4  -----------------------------------
// SVD Line: 22738

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR4
//    <name> IDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x48000410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.4..4> IDR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR3  -----------------------------------
// SVD Line: 22745

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR3
//    <name> IDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x48000410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.3..3> IDR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR2  -----------------------------------
// SVD Line: 22752

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR2
//    <name> IDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x48000410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.2..2> IDR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR1  -----------------------------------
// SVD Line: 22759

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR1
//    <name> IDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x48000410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.1..1> IDR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR0  -----------------------------------
// SVD Line: 22766

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR0
//    <name> IDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x48000410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.0..0> IDR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: GPIOB_IDR  -----------------------------------
// SVD Line: 22652

//  <rtree> SFDITEM_REG__GPIOB_IDR
//    <name> IDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x48000410) GPIO port input data register </i>
//    <loc> ( (unsigned int)((GPIOB_IDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR15 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR14 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR13 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR12 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR11 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR10 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR9 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR8 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR7 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR6 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR5 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR4 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR3 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR2 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR1 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOB_ODR  --------------------------------
// SVD Line: 22775

unsigned int GPIOB_ODR __AT (0x48000414);



// -------------------------------  Field Item: GPIOB_ODR_ODR15  ----------------------------------
// SVD Line: 22784

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR15
//    <name> ODR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x48000414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.15..15> ODR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR14  ----------------------------------
// SVD Line: 22791

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR14
//    <name> ODR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x48000414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.14..14> ODR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR13  ----------------------------------
// SVD Line: 22798

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR13
//    <name> ODR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x48000414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.13..13> ODR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR12  ----------------------------------
// SVD Line: 22805

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR12
//    <name> ODR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x48000414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.12..12> ODR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR11  ----------------------------------
// SVD Line: 22812

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR11
//    <name> ODR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x48000414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.11..11> ODR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR10  ----------------------------------
// SVD Line: 22819

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR10
//    <name> ODR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x48000414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.10..10> ODR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR9  -----------------------------------
// SVD Line: 22826

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR9
//    <name> ODR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x48000414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.9..9> ODR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR8  -----------------------------------
// SVD Line: 22833

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR8
//    <name> ODR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x48000414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.8..8> ODR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR7  -----------------------------------
// SVD Line: 22840

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR7
//    <name> ODR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x48000414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.7..7> ODR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR6  -----------------------------------
// SVD Line: 22847

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR6
//    <name> ODR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x48000414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.6..6> ODR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR5  -----------------------------------
// SVD Line: 22854

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR5
//    <name> ODR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x48000414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.5..5> ODR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR4  -----------------------------------
// SVD Line: 22861

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR4
//    <name> ODR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x48000414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.4..4> ODR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR3  -----------------------------------
// SVD Line: 22868

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR3
//    <name> ODR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x48000414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.3..3> ODR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR2  -----------------------------------
// SVD Line: 22875

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR2
//    <name> ODR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x48000414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.2..2> ODR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR1  -----------------------------------
// SVD Line: 22882

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR1
//    <name> ODR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x48000414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.1..1> ODR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR0  -----------------------------------
// SVD Line: 22889

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR0
//    <name> ODR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x48000414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.0..0> ODR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: GPIOB_ODR  -----------------------------------
// SVD Line: 22775

//  <rtree> SFDITEM_REG__GPIOB_ODR
//    <name> ODR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48000414) GPIO port output data register </i>
//    <loc> ( (unsigned int)((GPIOB_ODR >> 0) & 0xFFFFFFFF), ((GPIOB_ODR = (GPIOB_ODR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR15 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR14 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR13 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR12 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR11 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR10 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR9 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR8 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR7 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR6 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR5 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR4 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR3 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR2 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR1 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOB_BSRR  -------------------------------
// SVD Line: 22898

unsigned int GPIOB_BSRR __AT (0x48000418);



// -------------------------------  Field Item: GPIOB_BSRR_BR15  ----------------------------------
// SVD Line: 22908

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR15
//    <name> BR15 </name>
//    <w> 
//    <i> [Bit 31] WO (@ 0x48000418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.31..31> BR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR14  ----------------------------------
// SVD Line: 22915

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR14
//    <name> BR14 </name>
//    <w> 
//    <i> [Bit 30] WO (@ 0x48000418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.30..30> BR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR13  ----------------------------------
// SVD Line: 22922

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR13
//    <name> BR13 </name>
//    <w> 
//    <i> [Bit 29] WO (@ 0x48000418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.29..29> BR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR12  ----------------------------------
// SVD Line: 22929

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR12
//    <name> BR12 </name>
//    <w> 
//    <i> [Bit 28] WO (@ 0x48000418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.28..28> BR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR11  ----------------------------------
// SVD Line: 22936

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR11
//    <name> BR11 </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x48000418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.27..27> BR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR10  ----------------------------------
// SVD Line: 22943

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR10
//    <name> BR10 </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x48000418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.26..26> BR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR9  -----------------------------------
// SVD Line: 22950

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR9
//    <name> BR9 </name>
//    <w> 
//    <i> [Bit 25] WO (@ 0x48000418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.25..25> BR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR8  -----------------------------------
// SVD Line: 22957

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR8
//    <name> BR8 </name>
//    <w> 
//    <i> [Bit 24] WO (@ 0x48000418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.24..24> BR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR7  -----------------------------------
// SVD Line: 22964

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR7
//    <name> BR7 </name>
//    <w> 
//    <i> [Bit 23] WO (@ 0x48000418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.23..23> BR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR6  -----------------------------------
// SVD Line: 22971

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR6
//    <name> BR6 </name>
//    <w> 
//    <i> [Bit 22] WO (@ 0x48000418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.22..22> BR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR5  -----------------------------------
// SVD Line: 22978

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR5
//    <name> BR5 </name>
//    <w> 
//    <i> [Bit 21] WO (@ 0x48000418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.21..21> BR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR4  -----------------------------------
// SVD Line: 22985

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR4
//    <name> BR4 </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x48000418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.20..20> BR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR3  -----------------------------------
// SVD Line: 22992

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR3
//    <name> BR3 </name>
//    <w> 
//    <i> [Bit 19] WO (@ 0x48000418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.19..19> BR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR2  -----------------------------------
// SVD Line: 22999

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR2
//    <name> BR2 </name>
//    <w> 
//    <i> [Bit 18] WO (@ 0x48000418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.18..18> BR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR1  -----------------------------------
// SVD Line: 23006

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR1
//    <name> BR1 </name>
//    <w> 
//    <i> [Bit 17] WO (@ 0x48000418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.17..17> BR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR0  -----------------------------------
// SVD Line: 23013

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR0
//    <name> BR0 </name>
//    <w> 
//    <i> [Bit 16] WO (@ 0x48000418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.16..16> BR0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS15  ----------------------------------
// SVD Line: 23020

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS15
//    <name> BS15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x48000418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.15..15> BS15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS14  ----------------------------------
// SVD Line: 23027

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS14
//    <name> BS14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x48000418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.14..14> BS14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS13  ----------------------------------
// SVD Line: 23034

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS13
//    <name> BS13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x48000418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.13..13> BS13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS12  ----------------------------------
// SVD Line: 23041

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS12
//    <name> BS12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x48000418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.12..12> BS12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS11  ----------------------------------
// SVD Line: 23048

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS11
//    <name> BS11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x48000418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.11..11> BS11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS10  ----------------------------------
// SVD Line: 23055

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS10
//    <name> BS10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x48000418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.10..10> BS10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS9  -----------------------------------
// SVD Line: 23062

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS9
//    <name> BS9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x48000418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.9..9> BS9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS8  -----------------------------------
// SVD Line: 23069

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS8
//    <name> BS8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x48000418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.8..8> BS8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS7  -----------------------------------
// SVD Line: 23076

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS7
//    <name> BS7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x48000418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.7..7> BS7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS6  -----------------------------------
// SVD Line: 23083

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS6
//    <name> BS6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x48000418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.6..6> BS6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS5  -----------------------------------
// SVD Line: 23090

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS5
//    <name> BS5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x48000418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.5..5> BS5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS4  -----------------------------------
// SVD Line: 23097

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS4
//    <name> BS4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x48000418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.4..4> BS4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS3  -----------------------------------
// SVD Line: 23104

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS3
//    <name> BS3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x48000418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.3..3> BS3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS2  -----------------------------------
// SVD Line: 23111

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS2
//    <name> BS2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x48000418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.2..2> BS2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS1  -----------------------------------
// SVD Line: 23118

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS1
//    <name> BS1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x48000418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.1..1> BS1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS0  -----------------------------------
// SVD Line: 23125

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS0
//    <name> BS0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x48000418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.0..0> BS0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: GPIOB_BSRR  -----------------------------------
// SVD Line: 22898

//  <rtree> SFDITEM_REG__GPIOB_BSRR
//    <name> BSRR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x48000418) GPIO port bit set/reset  register </i>
//    <loc> ( (unsigned int)((GPIOB_BSRR >> 0) & 0xFFFFFFFF), ((GPIOB_BSRR = (GPIOB_BSRR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR15 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR14 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR13 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR12 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR11 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR10 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR9 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR8 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR7 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR6 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR5 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR4 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR3 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR2 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR1 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR0 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS15 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS14 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS13 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS12 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS11 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS10 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS9 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS8 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS7 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS6 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS5 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS4 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS3 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS2 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS1 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOB_LCKR  -------------------------------
// SVD Line: 23134

unsigned int GPIOB_LCKR __AT (0x4800041C);



// -------------------------------  Field Item: GPIOB_LCKR_LCKK  ----------------------------------
// SVD Line: 23144

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCKK
//    <name> LCKK </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4800041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.16..16> LCKK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_LCKR_LCK15  ----------------------------------
// SVD Line: 23151

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK15
//    <name> LCK15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4800041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.15..15> LCK15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_LCKR_LCK14  ----------------------------------
// SVD Line: 23158

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK14
//    <name> LCK14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4800041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.14..14> LCK14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_LCKR_LCK13  ----------------------------------
// SVD Line: 23165

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK13
//    <name> LCK13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4800041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.13..13> LCK13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_LCKR_LCK12  ----------------------------------
// SVD Line: 23172

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK12
//    <name> LCK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4800041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.12..12> LCK12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_LCKR_LCK11  ----------------------------------
// SVD Line: 23179

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK11
//    <name> LCK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4800041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.11..11> LCK11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_LCKR_LCK10  ----------------------------------
// SVD Line: 23186

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK10
//    <name> LCK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4800041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.10..10> LCK10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_LCKR_LCK9  ----------------------------------
// SVD Line: 23193

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK9
//    <name> LCK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4800041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.9..9> LCK9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_LCKR_LCK8  ----------------------------------
// SVD Line: 23200

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK8
//    <name> LCK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4800041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.8..8> LCK8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_LCKR_LCK7  ----------------------------------
// SVD Line: 23207

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK7
//    <name> LCK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4800041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.7..7> LCK7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_LCKR_LCK6  ----------------------------------
// SVD Line: 23214

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK6
//    <name> LCK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4800041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.6..6> LCK6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_LCKR_LCK5  ----------------------------------
// SVD Line: 23221

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK5
//    <name> LCK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4800041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.5..5> LCK5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_LCKR_LCK4  ----------------------------------
// SVD Line: 23228

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK4
//    <name> LCK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4800041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.4..4> LCK4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_LCKR_LCK3  ----------------------------------
// SVD Line: 23235

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK3
//    <name> LCK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4800041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.3..3> LCK3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_LCKR_LCK2  ----------------------------------
// SVD Line: 23242

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK2
//    <name> LCK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4800041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.2..2> LCK2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_LCKR_LCK1  ----------------------------------
// SVD Line: 23249

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK1
//    <name> LCK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4800041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.1..1> LCK1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_LCKR_LCK0  ----------------------------------
// SVD Line: 23256

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK0
//    <name> LCK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4800041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.0..0> LCK0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: GPIOB_LCKR  -----------------------------------
// SVD Line: 23134

//  <rtree> SFDITEM_REG__GPIOB_LCKR
//    <name> LCKR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4800041C) GPIO port configuration lock  register </i>
//    <loc> ( (unsigned int)((GPIOB_LCKR >> 0) & 0xFFFFFFFF), ((GPIOB_LCKR = (GPIOB_LCKR & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCKK </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK15 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK14 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK13 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK12 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK11 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK10 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK9 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK8 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK7 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK6 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK5 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK4 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK3 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK2 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK1 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOB_AFRL  -------------------------------
// SVD Line: 23265

unsigned int GPIOB_AFRL __AT (0x48000420);



// ------------------------------  Field Item: GPIOB_AFRL_AFRL7  ----------------------------------
// SVD Line: 23275

//  <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL7
//    <name> AFRL7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x48000420) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 28) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRL_AFRL6  ----------------------------------
// SVD Line: 23282

//  <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL6
//    <name> AFRL6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x48000420) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 24) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRL_AFRL5  ----------------------------------
// SVD Line: 23289

//  <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL5
//    <name> AFRL5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x48000420) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 20) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRL_AFRL4  ----------------------------------
// SVD Line: 23296

//  <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL4
//    <name> AFRL4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x48000420) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 16) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRL_AFRL3  ----------------------------------
// SVD Line: 23303

//  <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL3
//    <name> AFRL3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x48000420) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 12) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRL_AFRL2  ----------------------------------
// SVD Line: 23310

//  <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL2
//    <name> AFRL2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x48000420) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 8) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRL_AFRL1  ----------------------------------
// SVD Line: 23317

//  <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL1
//    <name> AFRL1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x48000420) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 4) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRL_AFRL0  ----------------------------------
// SVD Line: 23324

//  <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL0
//    <name> AFRL0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x48000420) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 0) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOB_AFRL  -----------------------------------
// SVD Line: 23265

//  <rtree> SFDITEM_REG__GPIOB_AFRL
//    <name> AFRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48000420) GPIO alternate function low  register </i>
//    <loc> ( (unsigned int)((GPIOB_AFRL >> 0) & 0xFFFFFFFF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL7 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL6 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL5 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL4 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL3 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL2 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL1 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOB_AFRH  -------------------------------
// SVD Line: 23333

unsigned int GPIOB_AFRH __AT (0x48000424);



// ------------------------------  Field Item: GPIOB_AFRH_AFRH15  ---------------------------------
// SVD Line: 23343

//  <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH15
//    <name> AFRH15 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x48000424) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 28) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRH_AFRH14  ---------------------------------
// SVD Line: 23350

//  <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH14
//    <name> AFRH14 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x48000424) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 24) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRH_AFRH13  ---------------------------------
// SVD Line: 23357

//  <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH13
//    <name> AFRH13 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x48000424) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 20) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRH_AFRH12  ---------------------------------
// SVD Line: 23364

//  <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH12
//    <name> AFRH12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x48000424) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 16) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRH_AFRH11  ---------------------------------
// SVD Line: 23371

//  <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH11
//    <name> AFRH11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x48000424) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 12) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRH_AFRH10  ---------------------------------
// SVD Line: 23378

//  <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH10
//    <name> AFRH10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x48000424) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 8) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRH_AFRH9  ----------------------------------
// SVD Line: 23385

//  <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH9
//    <name> AFRH9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x48000424) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 4) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRH_AFRH8  ----------------------------------
// SVD Line: 23392

//  <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH8
//    <name> AFRH8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x48000424) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 0) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOB_AFRH  -----------------------------------
// SVD Line: 23333

//  <rtree> SFDITEM_REG__GPIOB_AFRH
//    <name> AFRH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48000424) GPIO alternate function high  register </i>
//    <loc> ( (unsigned int)((GPIOB_AFRH >> 0) & 0xFFFFFFFF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH15 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH14 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH13 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH12 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH11 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH10 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH9 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH8 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOB_BRR  --------------------------------
// SVD Line: 23401

unsigned int GPIOB_BRR __AT (0x48000428);



// --------------------------------  Register Item: GPIOB_BRR  ------------------------------------
// SVD Line: 23401

//  <item> SFDITEM_REG__GPIOB_BRR
//    <name> BRR </name>
//    <i> [Bits 31..0] RW (@ 0x48000428) GPIO port bit reset register </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIOB_BRR >> 0) & 0xFFFFFFFF), ((GPIOB_BRR = (GPIOB_BRR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Peripheral View: GPIOB  -------------------------------------
// SVD Line: 22136

//  <view> GPIOB
//    <name> GPIOB </name>
//    <item> SFDITEM_REG__GPIOB_MODER </item>
//    <item> SFDITEM_REG__GPIOB_OTYPER </item>
//    <item> SFDITEM_REG__GPIOB_OSPEEDR </item>
//    <item> SFDITEM_REG__GPIOB_PUPDR </item>
//    <item> SFDITEM_REG__GPIOB_IDR </item>
//    <item> SFDITEM_REG__GPIOB_ODR </item>
//    <item> SFDITEM_REG__GPIOB_BSRR </item>
//    <item> SFDITEM_REG__GPIOB_LCKR </item>
//    <item> SFDITEM_REG__GPIOB_AFRL </item>
//    <item> SFDITEM_REG__GPIOB_AFRH </item>
//    <item> SFDITEM_REG__GPIOB_BRR </item>
//  </view>
//  


// ---------------------------  Register Item Address: GPIOC_MODER  -------------------------------
// SVD Line: 23428

unsigned int GPIOC_MODER __AT (0x48000800);



// -----------------------------  Field Item: GPIOC_MODER_MODER15  --------------------------------
// SVD Line: 23437

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER15
//    <name> MODER15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x48000800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 30) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER14  --------------------------------
// SVD Line: 23444

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER14
//    <name> MODER14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x48000800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 28) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER13  --------------------------------
// SVD Line: 23451

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER13
//    <name> MODER13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x48000800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 26) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER12  --------------------------------
// SVD Line: 23458

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER12
//    <name> MODER12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x48000800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 24) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER11  --------------------------------
// SVD Line: 23465

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER11
//    <name> MODER11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x48000800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 22) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER10  --------------------------------
// SVD Line: 23472

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER10
//    <name> MODER10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x48000800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 20) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER9  ---------------------------------
// SVD Line: 23479

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER9
//    <name> MODER9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x48000800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 18) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER8  ---------------------------------
// SVD Line: 23486

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER8
//    <name> MODER8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x48000800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 16) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER7  ---------------------------------
// SVD Line: 23493

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER7
//    <name> MODER7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x48000800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 14) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER6  ---------------------------------
// SVD Line: 23500

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER6
//    <name> MODER6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x48000800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 12) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER5  ---------------------------------
// SVD Line: 23507

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER5
//    <name> MODER5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x48000800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 10) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER4  ---------------------------------
// SVD Line: 23514

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER4
//    <name> MODER4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x48000800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 8) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER3  ---------------------------------
// SVD Line: 23521

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER3
//    <name> MODER3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x48000800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 6) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER2  ---------------------------------
// SVD Line: 23528

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER2
//    <name> MODER2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x48000800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 4) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER1  ---------------------------------
// SVD Line: 23535

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER1
//    <name> MODER1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x48000800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 2) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER0  ---------------------------------
// SVD Line: 23542

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER0
//    <name> MODER0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x48000800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 0) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOC_MODER  ----------------------------------
// SVD Line: 23428

//  <rtree> SFDITEM_REG__GPIOC_MODER
//    <name> MODER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48000800) GPIO port mode register </i>
//    <loc> ( (unsigned int)((GPIOC_MODER >> 0) & 0xFFFFFFFF), ((GPIOC_MODER = (GPIOC_MODER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER15 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER14 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER13 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER12 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER11 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER10 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER9 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER8 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER7 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER6 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER5 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER4 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER3 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER2 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER1 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOC_OTYPER  ------------------------------
// SVD Line: 23551

unsigned int GPIOC_OTYPER __AT (0x48000804);



// ------------------------------  Field Item: GPIOC_OTYPER_OT15  ---------------------------------
// SVD Line: 23560

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT15
//    <name> OT15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x48000804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.15..15> OT15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT14  ---------------------------------
// SVD Line: 23567

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT14
//    <name> OT14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x48000804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.14..14> OT14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT13  ---------------------------------
// SVD Line: 23574

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT13
//    <name> OT13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x48000804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.13..13> OT13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT12  ---------------------------------
// SVD Line: 23581

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT12
//    <name> OT12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x48000804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.12..12> OT12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT11  ---------------------------------
// SVD Line: 23588

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT11
//    <name> OT11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x48000804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.11..11> OT11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT10  ---------------------------------
// SVD Line: 23595

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT10
//    <name> OT10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x48000804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.10..10> OT10
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT9  ----------------------------------
// SVD Line: 23602

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT9
//    <name> OT9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x48000804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.9..9> OT9
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT8  ----------------------------------
// SVD Line: 23609

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT8
//    <name> OT8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x48000804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.8..8> OT8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT7  ----------------------------------
// SVD Line: 23616

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT7
//    <name> OT7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x48000804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.7..7> OT7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT6  ----------------------------------
// SVD Line: 23623

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT6
//    <name> OT6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x48000804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.6..6> OT6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT5  ----------------------------------
// SVD Line: 23630

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT5
//    <name> OT5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x48000804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.5..5> OT5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT4  ----------------------------------
// SVD Line: 23637

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT4
//    <name> OT4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x48000804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.4..4> OT4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT3  ----------------------------------
// SVD Line: 23644

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT3
//    <name> OT3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x48000804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.3..3> OT3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT2  ----------------------------------
// SVD Line: 23651

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT2
//    <name> OT2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x48000804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.2..2> OT2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT1  ----------------------------------
// SVD Line: 23658

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT1
//    <name> OT1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x48000804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.1..1> OT1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT0  ----------------------------------
// SVD Line: 23665

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT0
//    <name> OT0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x48000804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.0..0> OT0
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: GPIOC_OTYPER  ----------------------------------
// SVD Line: 23551

//  <rtree> SFDITEM_REG__GPIOC_OTYPER
//    <name> OTYPER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48000804) GPIO port output type register </i>
//    <loc> ( (unsigned int)((GPIOC_OTYPER >> 0) & 0xFFFFFFFF), ((GPIOC_OTYPER = (GPIOC_OTYPER & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT15 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT14 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT13 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT12 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT11 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT10 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT9 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT8 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT7 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT6 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT5 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT4 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT3 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT2 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT1 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOC_OSPEEDR  ------------------------------
// SVD Line: 23674

unsigned int GPIOC_OSPEEDR __AT (0x48000808);



// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR15  ------------------------------
// SVD Line: 23684

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR15
//    <name> OSPEEDR15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x48000808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 30) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR14  ------------------------------
// SVD Line: 23691

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR14
//    <name> OSPEEDR14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x48000808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 28) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR13  ------------------------------
// SVD Line: 23698

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR13
//    <name> OSPEEDR13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x48000808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 26) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR12  ------------------------------
// SVD Line: 23705

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR12
//    <name> OSPEEDR12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x48000808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 24) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR11  ------------------------------
// SVD Line: 23712

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR11
//    <name> OSPEEDR11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x48000808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 22) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR10  ------------------------------
// SVD Line: 23719

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR10
//    <name> OSPEEDR10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x48000808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 20) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR9  -------------------------------
// SVD Line: 23726

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR9
//    <name> OSPEEDR9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x48000808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 18) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR8  -------------------------------
// SVD Line: 23733

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR8
//    <name> OSPEEDR8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x48000808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 16) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR7  -------------------------------
// SVD Line: 23740

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR7
//    <name> OSPEEDR7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x48000808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 14) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR6  -------------------------------
// SVD Line: 23747

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR6
//    <name> OSPEEDR6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x48000808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 12) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR5  -------------------------------
// SVD Line: 23754

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR5
//    <name> OSPEEDR5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x48000808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 10) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR4  -------------------------------
// SVD Line: 23761

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR4
//    <name> OSPEEDR4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x48000808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 8) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR3  -------------------------------
// SVD Line: 23768

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR3
//    <name> OSPEEDR3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x48000808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 6) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR2  -------------------------------
// SVD Line: 23775

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR2
//    <name> OSPEEDR2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x48000808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 4) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR1  -------------------------------
// SVD Line: 23782

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR1
//    <name> OSPEEDR1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x48000808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 2) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR0  -------------------------------
// SVD Line: 23789

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR0
//    <name> OSPEEDR0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x48000808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 0) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIOC_OSPEEDR  ---------------------------------
// SVD Line: 23674

//  <rtree> SFDITEM_REG__GPIOC_OSPEEDR
//    <name> OSPEEDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48000808) GPIO port output speed  register </i>
//    <loc> ( (unsigned int)((GPIOC_OSPEEDR >> 0) & 0xFFFFFFFF), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR15 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR14 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR13 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR12 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR11 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR10 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR9 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR8 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR7 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR6 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR5 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR4 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR3 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR2 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR1 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOC_PUPDR  -------------------------------
// SVD Line: 23798

unsigned int GPIOC_PUPDR __AT (0x4800080C);



// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR15  --------------------------------
// SVD Line: 23808

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR15
//    <name> PUPDR15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x4800080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 30) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR14  --------------------------------
// SVD Line: 23815

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR14
//    <name> PUPDR14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x4800080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 28) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR13  --------------------------------
// SVD Line: 23822

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR13
//    <name> PUPDR13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x4800080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 26) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR12  --------------------------------
// SVD Line: 23829

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR12
//    <name> PUPDR12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x4800080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 24) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR11  --------------------------------
// SVD Line: 23836

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR11
//    <name> PUPDR11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x4800080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 22) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR10  --------------------------------
// SVD Line: 23843

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR10
//    <name> PUPDR10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x4800080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 20) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR9  ---------------------------------
// SVD Line: 23850

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR9
//    <name> PUPDR9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x4800080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 18) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR8  ---------------------------------
// SVD Line: 23857

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR8
//    <name> PUPDR8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x4800080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 16) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR7  ---------------------------------
// SVD Line: 23864

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR7
//    <name> PUPDR7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4800080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 14) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR6  ---------------------------------
// SVD Line: 23871

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR6
//    <name> PUPDR6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4800080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 12) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR5  ---------------------------------
// SVD Line: 23878

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR5
//    <name> PUPDR5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4800080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 10) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR4  ---------------------------------
// SVD Line: 23885

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR4
//    <name> PUPDR4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4800080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 8) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR3  ---------------------------------
// SVD Line: 23892

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR3
//    <name> PUPDR3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4800080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 6) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR2  ---------------------------------
// SVD Line: 23899

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR2
//    <name> PUPDR2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4800080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 4) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR1  ---------------------------------
// SVD Line: 23906

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR1
//    <name> PUPDR1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4800080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 2) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR0  ---------------------------------
// SVD Line: 23913

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR0
//    <name> PUPDR0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4800080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 0) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOC_PUPDR  ----------------------------------
// SVD Line: 23798

//  <rtree> SFDITEM_REG__GPIOC_PUPDR
//    <name> PUPDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4800080C) GPIO port pull-up/pull-down  register </i>
//    <loc> ( (unsigned int)((GPIOC_PUPDR >> 0) & 0xFFFFFFFF), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR15 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR14 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR13 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR12 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR11 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR10 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR9 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR8 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR7 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR6 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR5 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR4 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR3 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR2 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR1 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOC_IDR  --------------------------------
// SVD Line: 23922

unsigned int GPIOC_IDR __AT (0x48000810);



// -------------------------------  Field Item: GPIOC_IDR_IDR15  ----------------------------------
// SVD Line: 23931

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR15
//    <name> IDR15 </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x48000810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.15..15> IDR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR14  ----------------------------------
// SVD Line: 23938

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR14
//    <name> IDR14 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x48000810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.14..14> IDR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR13  ----------------------------------
// SVD Line: 23945

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR13
//    <name> IDR13 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x48000810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.13..13> IDR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR12  ----------------------------------
// SVD Line: 23952

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR12
//    <name> IDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x48000810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.12..12> IDR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR11  ----------------------------------
// SVD Line: 23959

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR11
//    <name> IDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x48000810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.11..11> IDR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR10  ----------------------------------
// SVD Line: 23966

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR10
//    <name> IDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x48000810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.10..10> IDR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR9  -----------------------------------
// SVD Line: 23973

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR9
//    <name> IDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x48000810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.9..9> IDR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR8  -----------------------------------
// SVD Line: 23980

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR8
//    <name> IDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x48000810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.8..8> IDR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR7  -----------------------------------
// SVD Line: 23987

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR7
//    <name> IDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x48000810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.7..7> IDR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR6  -----------------------------------
// SVD Line: 23994

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR6
//    <name> IDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x48000810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.6..6> IDR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR5  -----------------------------------
// SVD Line: 24001

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR5
//    <name> IDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x48000810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.5..5> IDR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR4  -----------------------------------
// SVD Line: 24008

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR4
//    <name> IDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x48000810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.4..4> IDR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR3  -----------------------------------
// SVD Line: 24015

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR3
//    <name> IDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x48000810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.3..3> IDR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR2  -----------------------------------
// SVD Line: 24022

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR2
//    <name> IDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x48000810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.2..2> IDR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR1  -----------------------------------
// SVD Line: 24029

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR1
//    <name> IDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x48000810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.1..1> IDR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR0  -----------------------------------
// SVD Line: 24036

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR0
//    <name> IDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x48000810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.0..0> IDR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: GPIOC_IDR  -----------------------------------
// SVD Line: 23922

//  <rtree> SFDITEM_REG__GPIOC_IDR
//    <name> IDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x48000810) GPIO port input data register </i>
//    <loc> ( (unsigned int)((GPIOC_IDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR15 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR14 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR13 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR12 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR11 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR10 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR9 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR8 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR7 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR6 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR5 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR4 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR3 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR2 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR1 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOC_ODR  --------------------------------
// SVD Line: 24045

unsigned int GPIOC_ODR __AT (0x48000814);



// -------------------------------  Field Item: GPIOC_ODR_ODR15  ----------------------------------
// SVD Line: 24054

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR15
//    <name> ODR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x48000814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.15..15> ODR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR14  ----------------------------------
// SVD Line: 24061

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR14
//    <name> ODR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x48000814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.14..14> ODR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR13  ----------------------------------
// SVD Line: 24068

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR13
//    <name> ODR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x48000814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.13..13> ODR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR12  ----------------------------------
// SVD Line: 24075

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR12
//    <name> ODR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x48000814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.12..12> ODR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR11  ----------------------------------
// SVD Line: 24082

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR11
//    <name> ODR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x48000814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.11..11> ODR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR10  ----------------------------------
// SVD Line: 24089

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR10
//    <name> ODR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x48000814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.10..10> ODR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR9  -----------------------------------
// SVD Line: 24096

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR9
//    <name> ODR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x48000814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.9..9> ODR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR8  -----------------------------------
// SVD Line: 24103

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR8
//    <name> ODR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x48000814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.8..8> ODR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR7  -----------------------------------
// SVD Line: 24110

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR7
//    <name> ODR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x48000814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.7..7> ODR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR6  -----------------------------------
// SVD Line: 24117

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR6
//    <name> ODR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x48000814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.6..6> ODR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR5  -----------------------------------
// SVD Line: 24124

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR5
//    <name> ODR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x48000814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.5..5> ODR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR4  -----------------------------------
// SVD Line: 24131

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR4
//    <name> ODR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x48000814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.4..4> ODR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR3  -----------------------------------
// SVD Line: 24138

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR3
//    <name> ODR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x48000814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.3..3> ODR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR2  -----------------------------------
// SVD Line: 24145

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR2
//    <name> ODR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x48000814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.2..2> ODR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR1  -----------------------------------
// SVD Line: 24152

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR1
//    <name> ODR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x48000814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.1..1> ODR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR0  -----------------------------------
// SVD Line: 24159

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR0
//    <name> ODR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x48000814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.0..0> ODR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: GPIOC_ODR  -----------------------------------
// SVD Line: 24045

//  <rtree> SFDITEM_REG__GPIOC_ODR
//    <name> ODR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48000814) GPIO port output data register </i>
//    <loc> ( (unsigned int)((GPIOC_ODR >> 0) & 0xFFFFFFFF), ((GPIOC_ODR = (GPIOC_ODR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR15 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR14 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR13 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR12 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR11 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR10 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR9 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR8 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR7 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR6 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR5 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR4 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR3 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR2 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR1 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOC_BSRR  -------------------------------
// SVD Line: 24168

unsigned int GPIOC_BSRR __AT (0x48000818);



// -------------------------------  Field Item: GPIOC_BSRR_BR15  ----------------------------------
// SVD Line: 24178

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR15
//    <name> BR15 </name>
//    <w> 
//    <i> [Bit 31] WO (@ 0x48000818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.31..31> BR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR14  ----------------------------------
// SVD Line: 24185

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR14
//    <name> BR14 </name>
//    <w> 
//    <i> [Bit 30] WO (@ 0x48000818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.30..30> BR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR13  ----------------------------------
// SVD Line: 24192

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR13
//    <name> BR13 </name>
//    <w> 
//    <i> [Bit 29] WO (@ 0x48000818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.29..29> BR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR12  ----------------------------------
// SVD Line: 24199

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR12
//    <name> BR12 </name>
//    <w> 
//    <i> [Bit 28] WO (@ 0x48000818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.28..28> BR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR11  ----------------------------------
// SVD Line: 24206

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR11
//    <name> BR11 </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x48000818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.27..27> BR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR10  ----------------------------------
// SVD Line: 24213

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR10
//    <name> BR10 </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x48000818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.26..26> BR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR9  -----------------------------------
// SVD Line: 24220

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR9
//    <name> BR9 </name>
//    <w> 
//    <i> [Bit 25] WO (@ 0x48000818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.25..25> BR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR8  -----------------------------------
// SVD Line: 24227

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR8
//    <name> BR8 </name>
//    <w> 
//    <i> [Bit 24] WO (@ 0x48000818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.24..24> BR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR7  -----------------------------------
// SVD Line: 24234

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR7
//    <name> BR7 </name>
//    <w> 
//    <i> [Bit 23] WO (@ 0x48000818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.23..23> BR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR6  -----------------------------------
// SVD Line: 24241

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR6
//    <name> BR6 </name>
//    <w> 
//    <i> [Bit 22] WO (@ 0x48000818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.22..22> BR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR5  -----------------------------------
// SVD Line: 24248

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR5
//    <name> BR5 </name>
//    <w> 
//    <i> [Bit 21] WO (@ 0x48000818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.21..21> BR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR4  -----------------------------------
// SVD Line: 24255

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR4
//    <name> BR4 </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x48000818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.20..20> BR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR3  -----------------------------------
// SVD Line: 24262

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR3
//    <name> BR3 </name>
//    <w> 
//    <i> [Bit 19] WO (@ 0x48000818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.19..19> BR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR2  -----------------------------------
// SVD Line: 24269

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR2
//    <name> BR2 </name>
//    <w> 
//    <i> [Bit 18] WO (@ 0x48000818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.18..18> BR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR1  -----------------------------------
// SVD Line: 24276

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR1
//    <name> BR1 </name>
//    <w> 
//    <i> [Bit 17] WO (@ 0x48000818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.17..17> BR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR0  -----------------------------------
// SVD Line: 24283

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR0
//    <name> BR0 </name>
//    <w> 
//    <i> [Bit 16] WO (@ 0x48000818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.16..16> BR0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS15  ----------------------------------
// SVD Line: 24290

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS15
//    <name> BS15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x48000818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.15..15> BS15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS14  ----------------------------------
// SVD Line: 24297

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS14
//    <name> BS14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x48000818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.14..14> BS14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS13  ----------------------------------
// SVD Line: 24304

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS13
//    <name> BS13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x48000818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.13..13> BS13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS12  ----------------------------------
// SVD Line: 24311

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS12
//    <name> BS12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x48000818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.12..12> BS12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS11  ----------------------------------
// SVD Line: 24318

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS11
//    <name> BS11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x48000818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.11..11> BS11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS10  ----------------------------------
// SVD Line: 24325

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS10
//    <name> BS10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x48000818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.10..10> BS10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS9  -----------------------------------
// SVD Line: 24332

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS9
//    <name> BS9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x48000818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.9..9> BS9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS8  -----------------------------------
// SVD Line: 24339

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS8
//    <name> BS8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x48000818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.8..8> BS8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS7  -----------------------------------
// SVD Line: 24346

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS7
//    <name> BS7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x48000818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.7..7> BS7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS6  -----------------------------------
// SVD Line: 24353

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS6
//    <name> BS6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x48000818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.6..6> BS6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS5  -----------------------------------
// SVD Line: 24360

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS5
//    <name> BS5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x48000818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.5..5> BS5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS4  -----------------------------------
// SVD Line: 24367

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS4
//    <name> BS4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x48000818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.4..4> BS4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS3  -----------------------------------
// SVD Line: 24374

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS3
//    <name> BS3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x48000818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.3..3> BS3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS2  -----------------------------------
// SVD Line: 24381

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS2
//    <name> BS2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x48000818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.2..2> BS2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS1  -----------------------------------
// SVD Line: 24388

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS1
//    <name> BS1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x48000818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.1..1> BS1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS0  -----------------------------------
// SVD Line: 24395

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS0
//    <name> BS0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x48000818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.0..0> BS0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: GPIOC_BSRR  -----------------------------------
// SVD Line: 24168

//  <rtree> SFDITEM_REG__GPIOC_BSRR
//    <name> BSRR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x48000818) GPIO port bit set/reset  register </i>
//    <loc> ( (unsigned int)((GPIOC_BSRR >> 0) & 0xFFFFFFFF), ((GPIOC_BSRR = (GPIOC_BSRR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR15 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR14 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR13 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR12 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR11 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR10 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR9 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR8 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR7 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR6 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR5 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR4 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR3 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR2 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR1 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR0 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS15 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS14 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS13 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS12 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS11 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS10 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS9 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS8 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS7 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS6 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS5 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS4 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS3 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS2 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS1 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOC_LCKR  -------------------------------
// SVD Line: 24404

unsigned int GPIOC_LCKR __AT (0x4800081C);



// -------------------------------  Field Item: GPIOC_LCKR_LCKK  ----------------------------------
// SVD Line: 24414

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCKK
//    <name> LCKK </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4800081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.16..16> LCKK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_LCKR_LCK15  ----------------------------------
// SVD Line: 24421

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK15
//    <name> LCK15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4800081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.15..15> LCK15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_LCKR_LCK14  ----------------------------------
// SVD Line: 24428

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK14
//    <name> LCK14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4800081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.14..14> LCK14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_LCKR_LCK13  ----------------------------------
// SVD Line: 24435

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK13
//    <name> LCK13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4800081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.13..13> LCK13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_LCKR_LCK12  ----------------------------------
// SVD Line: 24442

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK12
//    <name> LCK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4800081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.12..12> LCK12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_LCKR_LCK11  ----------------------------------
// SVD Line: 24449

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK11
//    <name> LCK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4800081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.11..11> LCK11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_LCKR_LCK10  ----------------------------------
// SVD Line: 24456

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK10
//    <name> LCK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4800081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.10..10> LCK10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_LCKR_LCK9  ----------------------------------
// SVD Line: 24463

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK9
//    <name> LCK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4800081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.9..9> LCK9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_LCKR_LCK8  ----------------------------------
// SVD Line: 24470

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK8
//    <name> LCK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4800081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.8..8> LCK8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_LCKR_LCK7  ----------------------------------
// SVD Line: 24477

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK7
//    <name> LCK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4800081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.7..7> LCK7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_LCKR_LCK6  ----------------------------------
// SVD Line: 24484

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK6
//    <name> LCK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4800081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.6..6> LCK6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_LCKR_LCK5  ----------------------------------
// SVD Line: 24491

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK5
//    <name> LCK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4800081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.5..5> LCK5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_LCKR_LCK4  ----------------------------------
// SVD Line: 24498

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK4
//    <name> LCK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4800081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.4..4> LCK4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_LCKR_LCK3  ----------------------------------
// SVD Line: 24505

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK3
//    <name> LCK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4800081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.3..3> LCK3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_LCKR_LCK2  ----------------------------------
// SVD Line: 24512

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK2
//    <name> LCK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4800081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.2..2> LCK2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_LCKR_LCK1  ----------------------------------
// SVD Line: 24519

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK1
//    <name> LCK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4800081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.1..1> LCK1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_LCKR_LCK0  ----------------------------------
// SVD Line: 24526

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK0
//    <name> LCK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4800081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.0..0> LCK0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: GPIOC_LCKR  -----------------------------------
// SVD Line: 24404

//  <rtree> SFDITEM_REG__GPIOC_LCKR
//    <name> LCKR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4800081C) GPIO port configuration lock  register </i>
//    <loc> ( (unsigned int)((GPIOC_LCKR >> 0) & 0xFFFFFFFF), ((GPIOC_LCKR = (GPIOC_LCKR & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCKK </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK15 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK14 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK13 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK12 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK11 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK10 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK9 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK8 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK7 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK6 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK5 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK4 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK3 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK2 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK1 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOC_AFRL  -------------------------------
// SVD Line: 24535

unsigned int GPIOC_AFRL __AT (0x48000820);



// ------------------------------  Field Item: GPIOC_AFRL_AFRL7  ----------------------------------
// SVD Line: 24545

//  <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL7
//    <name> AFRL7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x48000820) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 28) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRL_AFRL6  ----------------------------------
// SVD Line: 24552

//  <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL6
//    <name> AFRL6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x48000820) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 24) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRL_AFRL5  ----------------------------------
// SVD Line: 24559

//  <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL5
//    <name> AFRL5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x48000820) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 20) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRL_AFRL4  ----------------------------------
// SVD Line: 24566

//  <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL4
//    <name> AFRL4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x48000820) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 16) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRL_AFRL3  ----------------------------------
// SVD Line: 24573

//  <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL3
//    <name> AFRL3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x48000820) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 12) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRL_AFRL2  ----------------------------------
// SVD Line: 24580

//  <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL2
//    <name> AFRL2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x48000820) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 8) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRL_AFRL1  ----------------------------------
// SVD Line: 24587

//  <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL1
//    <name> AFRL1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x48000820) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 4) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRL_AFRL0  ----------------------------------
// SVD Line: 24594

//  <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL0
//    <name> AFRL0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x48000820) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 0) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOC_AFRL  -----------------------------------
// SVD Line: 24535

//  <rtree> SFDITEM_REG__GPIOC_AFRL
//    <name> AFRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48000820) GPIO alternate function low  register </i>
//    <loc> ( (unsigned int)((GPIOC_AFRL >> 0) & 0xFFFFFFFF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL7 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL6 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL5 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL4 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL3 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL2 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL1 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOC_AFRH  -------------------------------
// SVD Line: 24603

unsigned int GPIOC_AFRH __AT (0x48000824);



// ------------------------------  Field Item: GPIOC_AFRH_AFRH15  ---------------------------------
// SVD Line: 24613

//  <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH15
//    <name> AFRH15 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x48000824) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 28) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRH_AFRH14  ---------------------------------
// SVD Line: 24620

//  <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH14
//    <name> AFRH14 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x48000824) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 24) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRH_AFRH13  ---------------------------------
// SVD Line: 24627

//  <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH13
//    <name> AFRH13 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x48000824) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 20) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRH_AFRH12  ---------------------------------
// SVD Line: 24634

//  <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH12
//    <name> AFRH12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x48000824) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 16) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRH_AFRH11  ---------------------------------
// SVD Line: 24641

//  <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH11
//    <name> AFRH11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x48000824) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 12) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRH_AFRH10  ---------------------------------
// SVD Line: 24648

//  <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH10
//    <name> AFRH10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x48000824) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 8) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRH_AFRH9  ----------------------------------
// SVD Line: 24655

//  <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH9
//    <name> AFRH9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x48000824) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 4) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRH_AFRH8  ----------------------------------
// SVD Line: 24662

//  <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH8
//    <name> AFRH8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x48000824) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 0) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOC_AFRH  -----------------------------------
// SVD Line: 24603

//  <rtree> SFDITEM_REG__GPIOC_AFRH
//    <name> AFRH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48000824) GPIO alternate function high  register </i>
//    <loc> ( (unsigned int)((GPIOC_AFRH >> 0) & 0xFFFFFFFF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH15 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH14 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH13 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH12 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH11 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH10 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH9 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH8 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOC_BRR  --------------------------------
// SVD Line: 24671

unsigned int GPIOC_BRR __AT (0x48000828);



// --------------------------------  Register Item: GPIOC_BRR  ------------------------------------
// SVD Line: 24671

//  <item> SFDITEM_REG__GPIOC_BRR
//    <name> BRR </name>
//    <i> [Bits 31..0] RW (@ 0x48000828) GPIO port bit reset register </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIOC_BRR >> 0) & 0xFFFFFFFF), ((GPIOC_BRR = (GPIOC_BRR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Peripheral View: GPIOC  -------------------------------------
// SVD Line: 23412

//  <view> GPIOC
//    <name> GPIOC </name>
//    <item> SFDITEM_REG__GPIOC_MODER </item>
//    <item> SFDITEM_REG__GPIOC_OTYPER </item>
//    <item> SFDITEM_REG__GPIOC_OSPEEDR </item>
//    <item> SFDITEM_REG__GPIOC_PUPDR </item>
//    <item> SFDITEM_REG__GPIOC_IDR </item>
//    <item> SFDITEM_REG__GPIOC_ODR </item>
//    <item> SFDITEM_REG__GPIOC_BSRR </item>
//    <item> SFDITEM_REG__GPIOC_LCKR </item>
//    <item> SFDITEM_REG__GPIOC_AFRL </item>
//    <item> SFDITEM_REG__GPIOC_AFRH </item>
//    <item> SFDITEM_REG__GPIOC_BRR </item>
//  </view>
//  


// ---------------------------  Register Item Address: GPIOD_MODER  -------------------------------
// SVD Line: 23428

unsigned int GPIOD_MODER __AT (0x48000C00);



// -----------------------------  Field Item: GPIOD_MODER_MODER15  --------------------------------
// SVD Line: 23437

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER15
//    <name> MODER15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x48000C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 30) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_MODER_MODER14  --------------------------------
// SVD Line: 23444

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER14
//    <name> MODER14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x48000C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 28) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_MODER_MODER13  --------------------------------
// SVD Line: 23451

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER13
//    <name> MODER13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x48000C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 26) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_MODER_MODER12  --------------------------------
// SVD Line: 23458

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER12
//    <name> MODER12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x48000C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 24) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_MODER_MODER11  --------------------------------
// SVD Line: 23465

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER11
//    <name> MODER11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x48000C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 22) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_MODER_MODER10  --------------------------------
// SVD Line: 23472

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER10
//    <name> MODER10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x48000C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 20) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_MODER_MODER9  ---------------------------------
// SVD Line: 23479

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER9
//    <name> MODER9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x48000C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 18) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_MODER_MODER8  ---------------------------------
// SVD Line: 23486

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER8
//    <name> MODER8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x48000C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 16) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_MODER_MODER7  ---------------------------------
// SVD Line: 23493

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER7
//    <name> MODER7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x48000C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 14) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_MODER_MODER6  ---------------------------------
// SVD Line: 23500

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER6
//    <name> MODER6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x48000C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 12) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_MODER_MODER5  ---------------------------------
// SVD Line: 23507

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER5
//    <name> MODER5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x48000C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 10) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_MODER_MODER4  ---------------------------------
// SVD Line: 23514

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER4
//    <name> MODER4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x48000C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 8) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_MODER_MODER3  ---------------------------------
// SVD Line: 23521

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER3
//    <name> MODER3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x48000C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 6) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_MODER_MODER2  ---------------------------------
// SVD Line: 23528

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER2
//    <name> MODER2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x48000C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 4) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_MODER_MODER1  ---------------------------------
// SVD Line: 23535

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER1
//    <name> MODER1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x48000C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 2) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_MODER_MODER0  ---------------------------------
// SVD Line: 23542

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER0
//    <name> MODER0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x48000C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 0) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOD_MODER  ----------------------------------
// SVD Line: 23428

//  <rtree> SFDITEM_REG__GPIOD_MODER
//    <name> MODER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48000C00) GPIO port mode register </i>
//    <loc> ( (unsigned int)((GPIOD_MODER >> 0) & 0xFFFFFFFF), ((GPIOD_MODER = (GPIOD_MODER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER15 </item>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER14 </item>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER13 </item>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER12 </item>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER11 </item>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER10 </item>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER9 </item>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER8 </item>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER7 </item>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER6 </item>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER5 </item>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER4 </item>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER3 </item>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER2 </item>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER1 </item>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOD_OTYPER  ------------------------------
// SVD Line: 23551

unsigned int GPIOD_OTYPER __AT (0x48000C04);



// ------------------------------  Field Item: GPIOD_OTYPER_OT15  ---------------------------------
// SVD Line: 23560

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT15
//    <name> OT15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x48000C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.15..15> OT15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_OTYPER_OT14  ---------------------------------
// SVD Line: 23567

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT14
//    <name> OT14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x48000C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.14..14> OT14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_OTYPER_OT13  ---------------------------------
// SVD Line: 23574

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT13
//    <name> OT13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x48000C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.13..13> OT13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_OTYPER_OT12  ---------------------------------
// SVD Line: 23581

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT12
//    <name> OT12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x48000C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.12..12> OT12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_OTYPER_OT11  ---------------------------------
// SVD Line: 23588

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT11
//    <name> OT11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x48000C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.11..11> OT11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_OTYPER_OT10  ---------------------------------
// SVD Line: 23595

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT10
//    <name> OT10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x48000C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.10..10> OT10
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_OTYPER_OT9  ----------------------------------
// SVD Line: 23602

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT9
//    <name> OT9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x48000C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.9..9> OT9
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_OTYPER_OT8  ----------------------------------
// SVD Line: 23609

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT8
//    <name> OT8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x48000C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.8..8> OT8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_OTYPER_OT7  ----------------------------------
// SVD Line: 23616

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT7
//    <name> OT7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x48000C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.7..7> OT7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_OTYPER_OT6  ----------------------------------
// SVD Line: 23623

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT6
//    <name> OT6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x48000C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.6..6> OT6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_OTYPER_OT5  ----------------------------------
// SVD Line: 23630

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT5
//    <name> OT5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x48000C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.5..5> OT5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_OTYPER_OT4  ----------------------------------
// SVD Line: 23637

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT4
//    <name> OT4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x48000C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.4..4> OT4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_OTYPER_OT3  ----------------------------------
// SVD Line: 23644

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT3
//    <name> OT3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x48000C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.3..3> OT3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_OTYPER_OT2  ----------------------------------
// SVD Line: 23651

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT2
//    <name> OT2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x48000C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.2..2> OT2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_OTYPER_OT1  ----------------------------------
// SVD Line: 23658

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT1
//    <name> OT1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x48000C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.1..1> OT1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_OTYPER_OT0  ----------------------------------
// SVD Line: 23665

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT0
//    <name> OT0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x48000C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.0..0> OT0
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: GPIOD_OTYPER  ----------------------------------
// SVD Line: 23551

//  <rtree> SFDITEM_REG__GPIOD_OTYPER
//    <name> OTYPER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48000C04) GPIO port output type register </i>
//    <loc> ( (unsigned int)((GPIOD_OTYPER >> 0) & 0xFFFFFFFF), ((GPIOD_OTYPER = (GPIOD_OTYPER & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT15 </item>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT14 </item>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT13 </item>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT12 </item>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT11 </item>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT10 </item>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT9 </item>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT8 </item>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT7 </item>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT6 </item>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT5 </item>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT4 </item>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT3 </item>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT2 </item>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT1 </item>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOD_OSPEEDR  ------------------------------
// SVD Line: 23674

unsigned int GPIOD_OSPEEDR __AT (0x48000C08);



// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR15  ------------------------------
// SVD Line: 23684

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR15
//    <name> OSPEEDR15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x48000C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 30) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR14  ------------------------------
// SVD Line: 23691

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR14
//    <name> OSPEEDR14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x48000C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 28) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR13  ------------------------------
// SVD Line: 23698

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR13
//    <name> OSPEEDR13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x48000C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 26) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR12  ------------------------------
// SVD Line: 23705

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR12
//    <name> OSPEEDR12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x48000C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 24) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR11  ------------------------------
// SVD Line: 23712

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR11
//    <name> OSPEEDR11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x48000C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 22) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR10  ------------------------------
// SVD Line: 23719

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR10
//    <name> OSPEEDR10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x48000C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 20) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR9  -------------------------------
// SVD Line: 23726

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR9
//    <name> OSPEEDR9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x48000C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 18) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR8  -------------------------------
// SVD Line: 23733

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR8
//    <name> OSPEEDR8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x48000C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 16) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR7  -------------------------------
// SVD Line: 23740

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR7
//    <name> OSPEEDR7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x48000C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 14) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR6  -------------------------------
// SVD Line: 23747

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR6
//    <name> OSPEEDR6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x48000C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 12) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR5  -------------------------------
// SVD Line: 23754

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR5
//    <name> OSPEEDR5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x48000C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 10) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR4  -------------------------------
// SVD Line: 23761

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR4
//    <name> OSPEEDR4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x48000C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 8) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR3  -------------------------------
// SVD Line: 23768

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR3
//    <name> OSPEEDR3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x48000C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 6) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR2  -------------------------------
// SVD Line: 23775

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR2
//    <name> OSPEEDR2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x48000C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 4) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR1  -------------------------------
// SVD Line: 23782

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR1
//    <name> OSPEEDR1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x48000C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 2) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR0  -------------------------------
// SVD Line: 23789

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR0
//    <name> OSPEEDR0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x48000C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 0) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIOD_OSPEEDR  ---------------------------------
// SVD Line: 23674

//  <rtree> SFDITEM_REG__GPIOD_OSPEEDR
//    <name> OSPEEDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48000C08) GPIO port output speed  register </i>
//    <loc> ( (unsigned int)((GPIOD_OSPEEDR >> 0) & 0xFFFFFFFF), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR15 </item>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR14 </item>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR13 </item>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR12 </item>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR11 </item>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR10 </item>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR9 </item>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR8 </item>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR7 </item>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR6 </item>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR5 </item>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR4 </item>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR3 </item>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR2 </item>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR1 </item>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOD_PUPDR  -------------------------------
// SVD Line: 23798

unsigned int GPIOD_PUPDR __AT (0x48000C0C);



// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR15  --------------------------------
// SVD Line: 23808

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR15
//    <name> PUPDR15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x48000C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 30) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR14  --------------------------------
// SVD Line: 23815

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR14
//    <name> PUPDR14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x48000C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 28) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR13  --------------------------------
// SVD Line: 23822

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR13
//    <name> PUPDR13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x48000C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 26) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR12  --------------------------------
// SVD Line: 23829

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR12
//    <name> PUPDR12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x48000C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 24) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR11  --------------------------------
// SVD Line: 23836

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR11
//    <name> PUPDR11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x48000C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 22) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR10  --------------------------------
// SVD Line: 23843

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR10
//    <name> PUPDR10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x48000C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 20) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR9  ---------------------------------
// SVD Line: 23850

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR9
//    <name> PUPDR9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x48000C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 18) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR8  ---------------------------------
// SVD Line: 23857

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR8
//    <name> PUPDR8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x48000C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 16) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR7  ---------------------------------
// SVD Line: 23864

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR7
//    <name> PUPDR7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x48000C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 14) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR6  ---------------------------------
// SVD Line: 23871

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR6
//    <name> PUPDR6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x48000C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 12) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR5  ---------------------------------
// SVD Line: 23878

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR5
//    <name> PUPDR5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x48000C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 10) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR4  ---------------------------------
// SVD Line: 23885

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR4
//    <name> PUPDR4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x48000C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 8) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR3  ---------------------------------
// SVD Line: 23892

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR3
//    <name> PUPDR3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x48000C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 6) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR2  ---------------------------------
// SVD Line: 23899

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR2
//    <name> PUPDR2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x48000C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 4) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR1  ---------------------------------
// SVD Line: 23906

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR1
//    <name> PUPDR1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x48000C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 2) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR0  ---------------------------------
// SVD Line: 23913

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR0
//    <name> PUPDR0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x48000C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 0) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOD_PUPDR  ----------------------------------
// SVD Line: 23798

//  <rtree> SFDITEM_REG__GPIOD_PUPDR
//    <name> PUPDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48000C0C) GPIO port pull-up/pull-down  register </i>
//    <loc> ( (unsigned int)((GPIOD_PUPDR >> 0) & 0xFFFFFFFF), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR15 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR14 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR13 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR12 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR11 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR10 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR9 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR8 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR7 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR6 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR5 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR4 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR3 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR2 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR1 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOD_IDR  --------------------------------
// SVD Line: 23922

unsigned int GPIOD_IDR __AT (0x48000C10);



// -------------------------------  Field Item: GPIOD_IDR_IDR15  ----------------------------------
// SVD Line: 23931

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR15
//    <name> IDR15 </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x48000C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.15..15> IDR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_IDR_IDR14  ----------------------------------
// SVD Line: 23938

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR14
//    <name> IDR14 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x48000C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.14..14> IDR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_IDR_IDR13  ----------------------------------
// SVD Line: 23945

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR13
//    <name> IDR13 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x48000C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.13..13> IDR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_IDR_IDR12  ----------------------------------
// SVD Line: 23952

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR12
//    <name> IDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x48000C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.12..12> IDR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_IDR_IDR11  ----------------------------------
// SVD Line: 23959

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR11
//    <name> IDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x48000C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.11..11> IDR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_IDR_IDR10  ----------------------------------
// SVD Line: 23966

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR10
//    <name> IDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x48000C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.10..10> IDR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_IDR_IDR9  -----------------------------------
// SVD Line: 23973

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR9
//    <name> IDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x48000C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.9..9> IDR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_IDR_IDR8  -----------------------------------
// SVD Line: 23980

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR8
//    <name> IDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x48000C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.8..8> IDR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_IDR_IDR7  -----------------------------------
// SVD Line: 23987

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR7
//    <name> IDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x48000C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.7..7> IDR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_IDR_IDR6  -----------------------------------
// SVD Line: 23994

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR6
//    <name> IDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x48000C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.6..6> IDR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_IDR_IDR5  -----------------------------------
// SVD Line: 24001

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR5
//    <name> IDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x48000C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.5..5> IDR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_IDR_IDR4  -----------------------------------
// SVD Line: 24008

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR4
//    <name> IDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x48000C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.4..4> IDR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_IDR_IDR3  -----------------------------------
// SVD Line: 24015

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR3
//    <name> IDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x48000C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.3..3> IDR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_IDR_IDR2  -----------------------------------
// SVD Line: 24022

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR2
//    <name> IDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x48000C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.2..2> IDR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_IDR_IDR1  -----------------------------------
// SVD Line: 24029

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR1
//    <name> IDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x48000C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.1..1> IDR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_IDR_IDR0  -----------------------------------
// SVD Line: 24036

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR0
//    <name> IDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x48000C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.0..0> IDR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: GPIOD_IDR  -----------------------------------
// SVD Line: 23922

//  <rtree> SFDITEM_REG__GPIOD_IDR
//    <name> IDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x48000C10) GPIO port input data register </i>
//    <loc> ( (unsigned int)((GPIOD_IDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR15 </item>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR14 </item>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR13 </item>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR12 </item>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR11 </item>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR10 </item>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR9 </item>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR8 </item>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR7 </item>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR6 </item>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR5 </item>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR4 </item>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR3 </item>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR2 </item>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR1 </item>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOD_ODR  --------------------------------
// SVD Line: 24045

unsigned int GPIOD_ODR __AT (0x48000C14);



// -------------------------------  Field Item: GPIOD_ODR_ODR15  ----------------------------------
// SVD Line: 24054

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR15
//    <name> ODR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x48000C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.15..15> ODR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_ODR_ODR14  ----------------------------------
// SVD Line: 24061

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR14
//    <name> ODR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x48000C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.14..14> ODR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_ODR_ODR13  ----------------------------------
// SVD Line: 24068

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR13
//    <name> ODR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x48000C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.13..13> ODR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_ODR_ODR12  ----------------------------------
// SVD Line: 24075

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR12
//    <name> ODR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x48000C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.12..12> ODR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_ODR_ODR11  ----------------------------------
// SVD Line: 24082

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR11
//    <name> ODR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x48000C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.11..11> ODR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_ODR_ODR10  ----------------------------------
// SVD Line: 24089

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR10
//    <name> ODR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x48000C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.10..10> ODR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_ODR_ODR9  -----------------------------------
// SVD Line: 24096

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR9
//    <name> ODR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x48000C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.9..9> ODR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_ODR_ODR8  -----------------------------------
// SVD Line: 24103

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR8
//    <name> ODR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x48000C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.8..8> ODR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_ODR_ODR7  -----------------------------------
// SVD Line: 24110

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR7
//    <name> ODR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x48000C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.7..7> ODR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_ODR_ODR6  -----------------------------------
// SVD Line: 24117

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR6
//    <name> ODR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x48000C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.6..6> ODR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_ODR_ODR5  -----------------------------------
// SVD Line: 24124

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR5
//    <name> ODR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x48000C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.5..5> ODR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_ODR_ODR4  -----------------------------------
// SVD Line: 24131

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR4
//    <name> ODR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x48000C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.4..4> ODR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_ODR_ODR3  -----------------------------------
// SVD Line: 24138

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR3
//    <name> ODR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x48000C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.3..3> ODR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_ODR_ODR2  -----------------------------------
// SVD Line: 24145

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR2
//    <name> ODR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x48000C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.2..2> ODR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_ODR_ODR1  -----------------------------------
// SVD Line: 24152

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR1
//    <name> ODR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x48000C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.1..1> ODR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_ODR_ODR0  -----------------------------------
// SVD Line: 24159

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR0
//    <name> ODR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x48000C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.0..0> ODR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: GPIOD_ODR  -----------------------------------
// SVD Line: 24045

//  <rtree> SFDITEM_REG__GPIOD_ODR
//    <name> ODR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48000C14) GPIO port output data register </i>
//    <loc> ( (unsigned int)((GPIOD_ODR >> 0) & 0xFFFFFFFF), ((GPIOD_ODR = (GPIOD_ODR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR15 </item>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR14 </item>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR13 </item>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR12 </item>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR11 </item>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR10 </item>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR9 </item>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR8 </item>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR7 </item>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR6 </item>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR5 </item>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR4 </item>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR3 </item>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR2 </item>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR1 </item>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOD_BSRR  -------------------------------
// SVD Line: 24168

unsigned int GPIOD_BSRR __AT (0x48000C18);



// -------------------------------  Field Item: GPIOD_BSRR_BR15  ----------------------------------
// SVD Line: 24178

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR15
//    <name> BR15 </name>
//    <w> 
//    <i> [Bit 31] WO (@ 0x48000C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.31..31> BR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BR14  ----------------------------------
// SVD Line: 24185

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR14
//    <name> BR14 </name>
//    <w> 
//    <i> [Bit 30] WO (@ 0x48000C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.30..30> BR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BR13  ----------------------------------
// SVD Line: 24192

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR13
//    <name> BR13 </name>
//    <w> 
//    <i> [Bit 29] WO (@ 0x48000C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.29..29> BR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BR12  ----------------------------------
// SVD Line: 24199

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR12
//    <name> BR12 </name>
//    <w> 
//    <i> [Bit 28] WO (@ 0x48000C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.28..28> BR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BR11  ----------------------------------
// SVD Line: 24206

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR11
//    <name> BR11 </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x48000C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.27..27> BR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BR10  ----------------------------------
// SVD Line: 24213

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR10
//    <name> BR10 </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x48000C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.26..26> BR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BR9  -----------------------------------
// SVD Line: 24220

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR9
//    <name> BR9 </name>
//    <w> 
//    <i> [Bit 25] WO (@ 0x48000C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.25..25> BR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BR8  -----------------------------------
// SVD Line: 24227

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR8
//    <name> BR8 </name>
//    <w> 
//    <i> [Bit 24] WO (@ 0x48000C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.24..24> BR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BR7  -----------------------------------
// SVD Line: 24234

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR7
//    <name> BR7 </name>
//    <w> 
//    <i> [Bit 23] WO (@ 0x48000C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.23..23> BR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BR6  -----------------------------------
// SVD Line: 24241

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR6
//    <name> BR6 </name>
//    <w> 
//    <i> [Bit 22] WO (@ 0x48000C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.22..22> BR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BR5  -----------------------------------
// SVD Line: 24248

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR5
//    <name> BR5 </name>
//    <w> 
//    <i> [Bit 21] WO (@ 0x48000C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.21..21> BR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BR4  -----------------------------------
// SVD Line: 24255

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR4
//    <name> BR4 </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x48000C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.20..20> BR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BR3  -----------------------------------
// SVD Line: 24262

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR3
//    <name> BR3 </name>
//    <w> 
//    <i> [Bit 19] WO (@ 0x48000C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.19..19> BR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BR2  -----------------------------------
// SVD Line: 24269

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR2
//    <name> BR2 </name>
//    <w> 
//    <i> [Bit 18] WO (@ 0x48000C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.18..18> BR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BR1  -----------------------------------
// SVD Line: 24276

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR1
//    <name> BR1 </name>
//    <w> 
//    <i> [Bit 17] WO (@ 0x48000C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.17..17> BR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BR0  -----------------------------------
// SVD Line: 24283

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR0
//    <name> BR0 </name>
//    <w> 
//    <i> [Bit 16] WO (@ 0x48000C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.16..16> BR0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS15  ----------------------------------
// SVD Line: 24290

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS15
//    <name> BS15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x48000C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.15..15> BS15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS14  ----------------------------------
// SVD Line: 24297

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS14
//    <name> BS14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x48000C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.14..14> BS14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS13  ----------------------------------
// SVD Line: 24304

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS13
//    <name> BS13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x48000C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.13..13> BS13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS12  ----------------------------------
// SVD Line: 24311

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS12
//    <name> BS12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x48000C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.12..12> BS12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS11  ----------------------------------
// SVD Line: 24318

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS11
//    <name> BS11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x48000C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.11..11> BS11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS10  ----------------------------------
// SVD Line: 24325

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS10
//    <name> BS10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x48000C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.10..10> BS10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS9  -----------------------------------
// SVD Line: 24332

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS9
//    <name> BS9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x48000C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.9..9> BS9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS8  -----------------------------------
// SVD Line: 24339

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS8
//    <name> BS8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x48000C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.8..8> BS8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS7  -----------------------------------
// SVD Line: 24346

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS7
//    <name> BS7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x48000C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.7..7> BS7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS6  -----------------------------------
// SVD Line: 24353

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS6
//    <name> BS6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x48000C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.6..6> BS6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS5  -----------------------------------
// SVD Line: 24360

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS5
//    <name> BS5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x48000C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.5..5> BS5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS4  -----------------------------------
// SVD Line: 24367

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS4
//    <name> BS4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x48000C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.4..4> BS4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS3  -----------------------------------
// SVD Line: 24374

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS3
//    <name> BS3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x48000C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.3..3> BS3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS2  -----------------------------------
// SVD Line: 24381

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS2
//    <name> BS2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x48000C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.2..2> BS2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS1  -----------------------------------
// SVD Line: 24388

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS1
//    <name> BS1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x48000C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.1..1> BS1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS0  -----------------------------------
// SVD Line: 24395

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS0
//    <name> BS0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x48000C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.0..0> BS0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: GPIOD_BSRR  -----------------------------------
// SVD Line: 24168

//  <rtree> SFDITEM_REG__GPIOD_BSRR
//    <name> BSRR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x48000C18) GPIO port bit set/reset  register </i>
//    <loc> ( (unsigned int)((GPIOD_BSRR >> 0) & 0xFFFFFFFF), ((GPIOD_BSRR = (GPIOD_BSRR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR15 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR14 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR13 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR12 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR11 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR10 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR9 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR8 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR7 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR6 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR5 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR4 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR3 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR2 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR1 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR0 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS15 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS14 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS13 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS12 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS11 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS10 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS9 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS8 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS7 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS6 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS5 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS4 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS3 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS2 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS1 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOD_LCKR  -------------------------------
// SVD Line: 24404

unsigned int GPIOD_LCKR __AT (0x48000C1C);



// -------------------------------  Field Item: GPIOD_LCKR_LCKK  ----------------------------------
// SVD Line: 24414

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCKK
//    <name> LCKK </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x48000C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.16..16> LCKK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_LCKR_LCK15  ----------------------------------
// SVD Line: 24421

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK15
//    <name> LCK15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x48000C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.15..15> LCK15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_LCKR_LCK14  ----------------------------------
// SVD Line: 24428

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK14
//    <name> LCK14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x48000C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.14..14> LCK14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_LCKR_LCK13  ----------------------------------
// SVD Line: 24435

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK13
//    <name> LCK13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x48000C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.13..13> LCK13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_LCKR_LCK12  ----------------------------------
// SVD Line: 24442

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK12
//    <name> LCK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x48000C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.12..12> LCK12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_LCKR_LCK11  ----------------------------------
// SVD Line: 24449

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK11
//    <name> LCK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x48000C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.11..11> LCK11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_LCKR_LCK10  ----------------------------------
// SVD Line: 24456

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK10
//    <name> LCK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x48000C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.10..10> LCK10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_LCKR_LCK9  ----------------------------------
// SVD Line: 24463

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK9
//    <name> LCK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x48000C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.9..9> LCK9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_LCKR_LCK8  ----------------------------------
// SVD Line: 24470

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK8
//    <name> LCK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x48000C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.8..8> LCK8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_LCKR_LCK7  ----------------------------------
// SVD Line: 24477

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK7
//    <name> LCK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x48000C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.7..7> LCK7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_LCKR_LCK6  ----------------------------------
// SVD Line: 24484

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK6
//    <name> LCK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x48000C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.6..6> LCK6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_LCKR_LCK5  ----------------------------------
// SVD Line: 24491

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK5
//    <name> LCK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x48000C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.5..5> LCK5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_LCKR_LCK4  ----------------------------------
// SVD Line: 24498

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK4
//    <name> LCK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x48000C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.4..4> LCK4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_LCKR_LCK3  ----------------------------------
// SVD Line: 24505

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK3
//    <name> LCK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x48000C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.3..3> LCK3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_LCKR_LCK2  ----------------------------------
// SVD Line: 24512

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK2
//    <name> LCK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x48000C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.2..2> LCK2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_LCKR_LCK1  ----------------------------------
// SVD Line: 24519

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK1
//    <name> LCK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x48000C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.1..1> LCK1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_LCKR_LCK0  ----------------------------------
// SVD Line: 24526

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK0
//    <name> LCK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x48000C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.0..0> LCK0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: GPIOD_LCKR  -----------------------------------
// SVD Line: 24404

//  <rtree> SFDITEM_REG__GPIOD_LCKR
//    <name> LCKR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48000C1C) GPIO port configuration lock  register </i>
//    <loc> ( (unsigned int)((GPIOD_LCKR >> 0) & 0xFFFFFFFF), ((GPIOD_LCKR = (GPIOD_LCKR & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCKK </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK15 </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK14 </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK13 </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK12 </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK11 </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK10 </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK9 </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK8 </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK7 </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK6 </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK5 </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK4 </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK3 </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK2 </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK1 </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOD_AFRL  -------------------------------
// SVD Line: 24535

unsigned int GPIOD_AFRL __AT (0x48000C20);



// ------------------------------  Field Item: GPIOD_AFRL_AFRL7  ----------------------------------
// SVD Line: 24545

//  <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL7
//    <name> AFRL7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x48000C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRL >> 28) & 0xF), ((GPIOD_AFRL = (GPIOD_AFRL & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRL_AFRL6  ----------------------------------
// SVD Line: 24552

//  <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL6
//    <name> AFRL6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x48000C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRL >> 24) & 0xF), ((GPIOD_AFRL = (GPIOD_AFRL & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRL_AFRL5  ----------------------------------
// SVD Line: 24559

//  <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL5
//    <name> AFRL5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x48000C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRL >> 20) & 0xF), ((GPIOD_AFRL = (GPIOD_AFRL & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRL_AFRL4  ----------------------------------
// SVD Line: 24566

//  <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL4
//    <name> AFRL4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x48000C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRL >> 16) & 0xF), ((GPIOD_AFRL = (GPIOD_AFRL & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRL_AFRL3  ----------------------------------
// SVD Line: 24573

//  <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL3
//    <name> AFRL3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x48000C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRL >> 12) & 0xF), ((GPIOD_AFRL = (GPIOD_AFRL & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRL_AFRL2  ----------------------------------
// SVD Line: 24580

//  <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL2
//    <name> AFRL2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x48000C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRL >> 8) & 0xF), ((GPIOD_AFRL = (GPIOD_AFRL & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRL_AFRL1  ----------------------------------
// SVD Line: 24587

//  <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL1
//    <name> AFRL1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x48000C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRL >> 4) & 0xF), ((GPIOD_AFRL = (GPIOD_AFRL & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRL_AFRL0  ----------------------------------
// SVD Line: 24594

//  <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL0
//    <name> AFRL0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x48000C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRL >> 0) & 0xF), ((GPIOD_AFRL = (GPIOD_AFRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOD_AFRL  -----------------------------------
// SVD Line: 24535

//  <rtree> SFDITEM_REG__GPIOD_AFRL
//    <name> AFRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48000C20) GPIO alternate function low  register </i>
//    <loc> ( (unsigned int)((GPIOD_AFRL >> 0) & 0xFFFFFFFF), ((GPIOD_AFRL = (GPIOD_AFRL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL7 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL6 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL5 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL4 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL3 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL2 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL1 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOD_AFRH  -------------------------------
// SVD Line: 24603

unsigned int GPIOD_AFRH __AT (0x48000C24);



// ------------------------------  Field Item: GPIOD_AFRH_AFRH15  ---------------------------------
// SVD Line: 24613

//  <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH15
//    <name> AFRH15 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x48000C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRH >> 28) & 0xF), ((GPIOD_AFRH = (GPIOD_AFRH & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRH_AFRH14  ---------------------------------
// SVD Line: 24620

//  <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH14
//    <name> AFRH14 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x48000C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRH >> 24) & 0xF), ((GPIOD_AFRH = (GPIOD_AFRH & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRH_AFRH13  ---------------------------------
// SVD Line: 24627

//  <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH13
//    <name> AFRH13 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x48000C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRH >> 20) & 0xF), ((GPIOD_AFRH = (GPIOD_AFRH & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRH_AFRH12  ---------------------------------
// SVD Line: 24634

//  <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH12
//    <name> AFRH12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x48000C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRH >> 16) & 0xF), ((GPIOD_AFRH = (GPIOD_AFRH & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRH_AFRH11  ---------------------------------
// SVD Line: 24641

//  <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH11
//    <name> AFRH11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x48000C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRH >> 12) & 0xF), ((GPIOD_AFRH = (GPIOD_AFRH & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRH_AFRH10  ---------------------------------
// SVD Line: 24648

//  <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH10
//    <name> AFRH10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x48000C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRH >> 8) & 0xF), ((GPIOD_AFRH = (GPIOD_AFRH & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRH_AFRH9  ----------------------------------
// SVD Line: 24655

//  <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH9
//    <name> AFRH9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x48000C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRH >> 4) & 0xF), ((GPIOD_AFRH = (GPIOD_AFRH & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRH_AFRH8  ----------------------------------
// SVD Line: 24662

//  <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH8
//    <name> AFRH8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x48000C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRH >> 0) & 0xF), ((GPIOD_AFRH = (GPIOD_AFRH & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOD_AFRH  -----------------------------------
// SVD Line: 24603

//  <rtree> SFDITEM_REG__GPIOD_AFRH
//    <name> AFRH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48000C24) GPIO alternate function high  register </i>
//    <loc> ( (unsigned int)((GPIOD_AFRH >> 0) & 0xFFFFFFFF), ((GPIOD_AFRH = (GPIOD_AFRH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH15 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH14 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH13 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH12 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH11 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH10 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH9 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH8 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOD_BRR  --------------------------------
// SVD Line: 24671

unsigned int GPIOD_BRR __AT (0x48000C28);



// --------------------------------  Register Item: GPIOD_BRR  ------------------------------------
// SVD Line: 24671

//  <item> SFDITEM_REG__GPIOD_BRR
//    <name> BRR </name>
//    <i> [Bits 31..0] RW (@ 0x48000C28) GPIO port bit reset register </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIOD_BRR >> 0) & 0xFFFFFFFF), ((GPIOD_BRR = (GPIOD_BRR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Peripheral View: GPIOD  -------------------------------------
// SVD Line: 24682

//  <view> GPIOD
//    <name> GPIOD </name>
//    <item> SFDITEM_REG__GPIOD_MODER </item>
//    <item> SFDITEM_REG__GPIOD_OTYPER </item>
//    <item> SFDITEM_REG__GPIOD_OSPEEDR </item>
//    <item> SFDITEM_REG__GPIOD_PUPDR </item>
//    <item> SFDITEM_REG__GPIOD_IDR </item>
//    <item> SFDITEM_REG__GPIOD_ODR </item>
//    <item> SFDITEM_REG__GPIOD_BSRR </item>
//    <item> SFDITEM_REG__GPIOD_LCKR </item>
//    <item> SFDITEM_REG__GPIOD_AFRL </item>
//    <item> SFDITEM_REG__GPIOD_AFRH </item>
//    <item> SFDITEM_REG__GPIOD_BRR </item>
//  </view>
//  


// ---------------------------  Register Item Address: GPIOH_MODER  -------------------------------
// SVD Line: 24697

unsigned int GPIOH_MODER __AT (0x48001C00);



// -----------------------------  Field Item: GPIOH_MODER_MODER15  --------------------------------
// SVD Line: 24706

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER15
//    <name> MODER15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x48001C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 30) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER14  --------------------------------
// SVD Line: 24713

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER14
//    <name> MODER14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x48001C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 28) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER13  --------------------------------
// SVD Line: 24720

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER13
//    <name> MODER13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x48001C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 26) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER12  --------------------------------
// SVD Line: 24727

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER12
//    <name> MODER12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x48001C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 24) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER11  --------------------------------
// SVD Line: 24734

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER11
//    <name> MODER11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x48001C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 22) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER10  --------------------------------
// SVD Line: 24741

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER10
//    <name> MODER10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x48001C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 20) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER9  ---------------------------------
// SVD Line: 24748

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER9
//    <name> MODER9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x48001C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 18) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER8  ---------------------------------
// SVD Line: 24755

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER8
//    <name> MODER8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x48001C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 16) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER7  ---------------------------------
// SVD Line: 24762

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER7
//    <name> MODER7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x48001C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 14) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER6  ---------------------------------
// SVD Line: 24769

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER6
//    <name> MODER6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x48001C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 12) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER5  ---------------------------------
// SVD Line: 24776

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER5
//    <name> MODER5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x48001C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 10) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER4  ---------------------------------
// SVD Line: 24783

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER4
//    <name> MODER4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x48001C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 8) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER3  ---------------------------------
// SVD Line: 24790

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER3
//    <name> MODER3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x48001C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 6) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER2  ---------------------------------
// SVD Line: 24797

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER2
//    <name> MODER2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x48001C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 4) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER1  ---------------------------------
// SVD Line: 24804

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER1
//    <name> MODER1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x48001C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 2) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER0  ---------------------------------
// SVD Line: 24811

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER0
//    <name> MODER0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x48001C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 0) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOH_MODER  ----------------------------------
// SVD Line: 24697

//  <rtree> SFDITEM_REG__GPIOH_MODER
//    <name> MODER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48001C00) GPIO port mode register </i>
//    <loc> ( (unsigned int)((GPIOH_MODER >> 0) & 0xFFFFFFFF), ((GPIOH_MODER = (GPIOH_MODER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER15 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER14 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER13 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER12 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER11 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER10 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER9 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER8 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER7 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER6 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER5 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER4 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER3 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER2 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER1 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOH_OTYPER  ------------------------------
// SVD Line: 24820

unsigned int GPIOH_OTYPER __AT (0x48001C04);



// ------------------------------  Field Item: GPIOH_OTYPER_OT15  ---------------------------------
// SVD Line: 24829

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT15
//    <name> OT15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x48001C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.15..15> OT15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT14  ---------------------------------
// SVD Line: 24836

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT14
//    <name> OT14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x48001C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.14..14> OT14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT13  ---------------------------------
// SVD Line: 24843

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT13
//    <name> OT13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x48001C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.13..13> OT13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT12  ---------------------------------
// SVD Line: 24850

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT12
//    <name> OT12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x48001C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.12..12> OT12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT11  ---------------------------------
// SVD Line: 24857

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT11
//    <name> OT11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x48001C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.11..11> OT11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT10  ---------------------------------
// SVD Line: 24864

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT10
//    <name> OT10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x48001C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.10..10> OT10
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT9  ----------------------------------
// SVD Line: 24871

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT9
//    <name> OT9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x48001C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.9..9> OT9
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT8  ----------------------------------
// SVD Line: 24878

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT8
//    <name> OT8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x48001C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.8..8> OT8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT7  ----------------------------------
// SVD Line: 24885

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT7
//    <name> OT7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x48001C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.7..7> OT7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT6  ----------------------------------
// SVD Line: 24892

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT6
//    <name> OT6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x48001C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.6..6> OT6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT5  ----------------------------------
// SVD Line: 24899

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT5
//    <name> OT5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x48001C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.5..5> OT5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT4  ----------------------------------
// SVD Line: 24906

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT4
//    <name> OT4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x48001C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.4..4> OT4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT3  ----------------------------------
// SVD Line: 24913

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT3
//    <name> OT3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x48001C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.3..3> OT3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT2  ----------------------------------
// SVD Line: 24920

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT2
//    <name> OT2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x48001C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.2..2> OT2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT1  ----------------------------------
// SVD Line: 24927

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT1
//    <name> OT1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x48001C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.1..1> OT1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT0  ----------------------------------
// SVD Line: 24934

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT0
//    <name> OT0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x48001C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.0..0> OT0
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: GPIOH_OTYPER  ----------------------------------
// SVD Line: 24820

//  <rtree> SFDITEM_REG__GPIOH_OTYPER
//    <name> OTYPER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48001C04) GPIO port output type register </i>
//    <loc> ( (unsigned int)((GPIOH_OTYPER >> 0) & 0xFFFFFFFF), ((GPIOH_OTYPER = (GPIOH_OTYPER & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT15 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT14 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT13 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT12 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT11 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT10 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT9 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT8 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT7 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT6 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT5 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT4 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT3 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT2 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT1 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOH_OSPEEDR  ------------------------------
// SVD Line: 24943

unsigned int GPIOH_OSPEEDR __AT (0x48001C08);



// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR15  ------------------------------
// SVD Line: 24953

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR15
//    <name> OSPEEDR15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x48001C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 30) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR14  ------------------------------
// SVD Line: 24960

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR14
//    <name> OSPEEDR14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x48001C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 28) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR13  ------------------------------
// SVD Line: 24967

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR13
//    <name> OSPEEDR13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x48001C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 26) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR12  ------------------------------
// SVD Line: 24974

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR12
//    <name> OSPEEDR12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x48001C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 24) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR11  ------------------------------
// SVD Line: 24981

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR11
//    <name> OSPEEDR11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x48001C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 22) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR10  ------------------------------
// SVD Line: 24988

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR10
//    <name> OSPEEDR10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x48001C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 20) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR9  -------------------------------
// SVD Line: 24995

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR9
//    <name> OSPEEDR9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x48001C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 18) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR8  -------------------------------
// SVD Line: 25002

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR8
//    <name> OSPEEDR8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x48001C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 16) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR7  -------------------------------
// SVD Line: 25009

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR7
//    <name> OSPEEDR7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x48001C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 14) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR6  -------------------------------
// SVD Line: 25016

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR6
//    <name> OSPEEDR6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x48001C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 12) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR5  -------------------------------
// SVD Line: 25023

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR5
//    <name> OSPEEDR5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x48001C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 10) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR4  -------------------------------
// SVD Line: 25030

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR4
//    <name> OSPEEDR4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x48001C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 8) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR3  -------------------------------
// SVD Line: 25037

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR3
//    <name> OSPEEDR3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x48001C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 6) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR2  -------------------------------
// SVD Line: 25044

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR2
//    <name> OSPEEDR2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x48001C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 4) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR1  -------------------------------
// SVD Line: 25051

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR1
//    <name> OSPEEDR1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x48001C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 2) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR0  -------------------------------
// SVD Line: 25058

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR0
//    <name> OSPEEDR0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x48001C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 0) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIOH_OSPEEDR  ---------------------------------
// SVD Line: 24943

//  <rtree> SFDITEM_REG__GPIOH_OSPEEDR
//    <name> OSPEEDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48001C08) GPIO port output speed  register </i>
//    <loc> ( (unsigned int)((GPIOH_OSPEEDR >> 0) & 0xFFFFFFFF), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR15 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR14 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR13 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR12 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR11 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR10 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR9 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR8 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR7 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR6 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR5 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR4 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR3 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR2 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR1 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOH_PUPDR  -------------------------------
// SVD Line: 25067

unsigned int GPIOH_PUPDR __AT (0x48001C0C);



// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR15  --------------------------------
// SVD Line: 25077

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR15
//    <name> PUPDR15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x48001C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 30) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR14  --------------------------------
// SVD Line: 25084

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR14
//    <name> PUPDR14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x48001C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 28) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR13  --------------------------------
// SVD Line: 25091

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR13
//    <name> PUPDR13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x48001C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 26) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR12  --------------------------------
// SVD Line: 25098

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR12
//    <name> PUPDR12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x48001C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 24) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR11  --------------------------------
// SVD Line: 25105

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR11
//    <name> PUPDR11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x48001C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 22) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR10  --------------------------------
// SVD Line: 25112

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR10
//    <name> PUPDR10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x48001C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 20) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR9  ---------------------------------
// SVD Line: 25119

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR9
//    <name> PUPDR9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x48001C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 18) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR8  ---------------------------------
// SVD Line: 25126

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR8
//    <name> PUPDR8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x48001C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 16) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR7  ---------------------------------
// SVD Line: 25133

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR7
//    <name> PUPDR7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x48001C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 14) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR6  ---------------------------------
// SVD Line: 25140

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR6
//    <name> PUPDR6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x48001C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 12) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR5  ---------------------------------
// SVD Line: 25147

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR5
//    <name> PUPDR5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x48001C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 10) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR4  ---------------------------------
// SVD Line: 25154

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR4
//    <name> PUPDR4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x48001C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 8) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR3  ---------------------------------
// SVD Line: 25161

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR3
//    <name> PUPDR3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x48001C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 6) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR2  ---------------------------------
// SVD Line: 25168

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR2
//    <name> PUPDR2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x48001C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 4) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR1  ---------------------------------
// SVD Line: 25175

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR1
//    <name> PUPDR1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x48001C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 2) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR0  ---------------------------------
// SVD Line: 25182

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR0
//    <name> PUPDR0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x48001C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 0) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOH_PUPDR  ----------------------------------
// SVD Line: 25067

//  <rtree> SFDITEM_REG__GPIOH_PUPDR
//    <name> PUPDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48001C0C) GPIO port pull-up/pull-down  register </i>
//    <loc> ( (unsigned int)((GPIOH_PUPDR >> 0) & 0xFFFFFFFF), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR15 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR14 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR13 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR12 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR11 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR10 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR9 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR8 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR7 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR6 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR5 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR4 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR3 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR2 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR1 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOH_IDR  --------------------------------
// SVD Line: 25191

unsigned int GPIOH_IDR __AT (0x48001C10);



// -------------------------------  Field Item: GPIOH_IDR_IDR15  ----------------------------------
// SVD Line: 25200

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR15
//    <name> IDR15 </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x48001C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.15..15> IDR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR14  ----------------------------------
// SVD Line: 25207

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR14
//    <name> IDR14 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x48001C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.14..14> IDR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR13  ----------------------------------
// SVD Line: 25214

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR13
//    <name> IDR13 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x48001C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.13..13> IDR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR12  ----------------------------------
// SVD Line: 25221

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR12
//    <name> IDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x48001C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.12..12> IDR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR11  ----------------------------------
// SVD Line: 25228

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR11
//    <name> IDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x48001C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.11..11> IDR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR10  ----------------------------------
// SVD Line: 25235

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR10
//    <name> IDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x48001C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.10..10> IDR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR9  -----------------------------------
// SVD Line: 25242

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR9
//    <name> IDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x48001C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.9..9> IDR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR8  -----------------------------------
// SVD Line: 25249

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR8
//    <name> IDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x48001C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.8..8> IDR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR7  -----------------------------------
// SVD Line: 25256

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR7
//    <name> IDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x48001C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.7..7> IDR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR6  -----------------------------------
// SVD Line: 25263

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR6
//    <name> IDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x48001C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.6..6> IDR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR5  -----------------------------------
// SVD Line: 25270

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR5
//    <name> IDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x48001C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.5..5> IDR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR4  -----------------------------------
// SVD Line: 25277

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR4
//    <name> IDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x48001C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.4..4> IDR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR3  -----------------------------------
// SVD Line: 25284

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR3
//    <name> IDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x48001C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.3..3> IDR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR2  -----------------------------------
// SVD Line: 25291

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR2
//    <name> IDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x48001C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.2..2> IDR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR1  -----------------------------------
// SVD Line: 25298

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR1
//    <name> IDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x48001C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.1..1> IDR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR0  -----------------------------------
// SVD Line: 25305

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR0
//    <name> IDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x48001C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.0..0> IDR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: GPIOH_IDR  -----------------------------------
// SVD Line: 25191

//  <rtree> SFDITEM_REG__GPIOH_IDR
//    <name> IDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x48001C10) GPIO port input data register </i>
//    <loc> ( (unsigned int)((GPIOH_IDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR15 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR14 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR13 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR12 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR11 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR10 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR9 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR8 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR7 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR6 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR5 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR4 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR3 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR2 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR1 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOH_ODR  --------------------------------
// SVD Line: 25314

unsigned int GPIOH_ODR __AT (0x48001C14);



// -------------------------------  Field Item: GPIOH_ODR_ODR15  ----------------------------------
// SVD Line: 25323

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR15
//    <name> ODR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x48001C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.15..15> ODR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR14  ----------------------------------
// SVD Line: 25330

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR14
//    <name> ODR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x48001C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.14..14> ODR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR13  ----------------------------------
// SVD Line: 25337

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR13
//    <name> ODR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x48001C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.13..13> ODR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR12  ----------------------------------
// SVD Line: 25344

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR12
//    <name> ODR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x48001C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.12..12> ODR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR11  ----------------------------------
// SVD Line: 25351

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR11
//    <name> ODR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x48001C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.11..11> ODR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR10  ----------------------------------
// SVD Line: 25358

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR10
//    <name> ODR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x48001C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.10..10> ODR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR9  -----------------------------------
// SVD Line: 25365

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR9
//    <name> ODR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x48001C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.9..9> ODR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR8  -----------------------------------
// SVD Line: 25372

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR8
//    <name> ODR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x48001C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.8..8> ODR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR7  -----------------------------------
// SVD Line: 25379

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR7
//    <name> ODR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x48001C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.7..7> ODR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR6  -----------------------------------
// SVD Line: 25386

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR6
//    <name> ODR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x48001C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.6..6> ODR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR5  -----------------------------------
// SVD Line: 25393

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR5
//    <name> ODR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x48001C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.5..5> ODR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR4  -----------------------------------
// SVD Line: 25400

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR4
//    <name> ODR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x48001C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.4..4> ODR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR3  -----------------------------------
// SVD Line: 25407

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR3
//    <name> ODR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x48001C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.3..3> ODR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR2  -----------------------------------
// SVD Line: 25414

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR2
//    <name> ODR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x48001C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.2..2> ODR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR1  -----------------------------------
// SVD Line: 25421

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR1
//    <name> ODR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x48001C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.1..1> ODR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR0  -----------------------------------
// SVD Line: 25428

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR0
//    <name> ODR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x48001C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.0..0> ODR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: GPIOH_ODR  -----------------------------------
// SVD Line: 25314

//  <rtree> SFDITEM_REG__GPIOH_ODR
//    <name> ODR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48001C14) GPIO port output data register </i>
//    <loc> ( (unsigned int)((GPIOH_ODR >> 0) & 0xFFFFFFFF), ((GPIOH_ODR = (GPIOH_ODR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR15 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR14 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR13 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR12 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR11 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR10 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR9 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR8 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR7 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR6 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR5 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR4 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR3 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR2 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR1 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOH_BSRR  -------------------------------
// SVD Line: 25437

unsigned int GPIOH_BSRR __AT (0x48001C18);



// -------------------------------  Field Item: GPIOH_BSRR_BR15  ----------------------------------
// SVD Line: 25447

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR15
//    <name> BR15 </name>
//    <w> 
//    <i> [Bit 31] WO (@ 0x48001C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.31..31> BR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR14  ----------------------------------
// SVD Line: 25454

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR14
//    <name> BR14 </name>
//    <w> 
//    <i> [Bit 30] WO (@ 0x48001C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.30..30> BR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR13  ----------------------------------
// SVD Line: 25461

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR13
//    <name> BR13 </name>
//    <w> 
//    <i> [Bit 29] WO (@ 0x48001C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.29..29> BR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR12  ----------------------------------
// SVD Line: 25468

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR12
//    <name> BR12 </name>
//    <w> 
//    <i> [Bit 28] WO (@ 0x48001C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.28..28> BR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR11  ----------------------------------
// SVD Line: 25475

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR11
//    <name> BR11 </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x48001C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.27..27> BR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR10  ----------------------------------
// SVD Line: 25482

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR10
//    <name> BR10 </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x48001C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.26..26> BR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR9  -----------------------------------
// SVD Line: 25489

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR9
//    <name> BR9 </name>
//    <w> 
//    <i> [Bit 25] WO (@ 0x48001C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.25..25> BR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR8  -----------------------------------
// SVD Line: 25496

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR8
//    <name> BR8 </name>
//    <w> 
//    <i> [Bit 24] WO (@ 0x48001C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.24..24> BR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR7  -----------------------------------
// SVD Line: 25503

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR7
//    <name> BR7 </name>
//    <w> 
//    <i> [Bit 23] WO (@ 0x48001C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.23..23> BR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR6  -----------------------------------
// SVD Line: 25510

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR6
//    <name> BR6 </name>
//    <w> 
//    <i> [Bit 22] WO (@ 0x48001C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.22..22> BR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR5  -----------------------------------
// SVD Line: 25517

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR5
//    <name> BR5 </name>
//    <w> 
//    <i> [Bit 21] WO (@ 0x48001C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.21..21> BR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR4  -----------------------------------
// SVD Line: 25524

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR4
//    <name> BR4 </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x48001C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.20..20> BR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR3  -----------------------------------
// SVD Line: 25531

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR3
//    <name> BR3 </name>
//    <w> 
//    <i> [Bit 19] WO (@ 0x48001C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.19..19> BR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR2  -----------------------------------
// SVD Line: 25538

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR2
//    <name> BR2 </name>
//    <w> 
//    <i> [Bit 18] WO (@ 0x48001C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.18..18> BR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR1  -----------------------------------
// SVD Line: 25545

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR1
//    <name> BR1 </name>
//    <w> 
//    <i> [Bit 17] WO (@ 0x48001C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.17..17> BR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR0  -----------------------------------
// SVD Line: 25552

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR0
//    <name> BR0 </name>
//    <w> 
//    <i> [Bit 16] WO (@ 0x48001C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.16..16> BR0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS15  ----------------------------------
// SVD Line: 25559

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS15
//    <name> BS15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x48001C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.15..15> BS15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS14  ----------------------------------
// SVD Line: 25566

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS14
//    <name> BS14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x48001C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.14..14> BS14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS13  ----------------------------------
// SVD Line: 25573

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS13
//    <name> BS13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x48001C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.13..13> BS13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS12  ----------------------------------
// SVD Line: 25580

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS12
//    <name> BS12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x48001C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.12..12> BS12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS11  ----------------------------------
// SVD Line: 25587

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS11
//    <name> BS11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x48001C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.11..11> BS11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS10  ----------------------------------
// SVD Line: 25594

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS10
//    <name> BS10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x48001C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.10..10> BS10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS9  -----------------------------------
// SVD Line: 25601

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS9
//    <name> BS9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x48001C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.9..9> BS9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS8  -----------------------------------
// SVD Line: 25608

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS8
//    <name> BS8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x48001C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.8..8> BS8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS7  -----------------------------------
// SVD Line: 25615

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS7
//    <name> BS7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x48001C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.7..7> BS7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS6  -----------------------------------
// SVD Line: 25622

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS6
//    <name> BS6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x48001C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.6..6> BS6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS5  -----------------------------------
// SVD Line: 25629

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS5
//    <name> BS5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x48001C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.5..5> BS5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS4  -----------------------------------
// SVD Line: 25636

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS4
//    <name> BS4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x48001C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.4..4> BS4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS3  -----------------------------------
// SVD Line: 25643

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS3
//    <name> BS3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x48001C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.3..3> BS3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS2  -----------------------------------
// SVD Line: 25650

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS2
//    <name> BS2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x48001C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.2..2> BS2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS1  -----------------------------------
// SVD Line: 25657

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS1
//    <name> BS1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x48001C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.1..1> BS1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS0  -----------------------------------
// SVD Line: 25664

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS0
//    <name> BS0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x48001C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.0..0> BS0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: GPIOH_BSRR  -----------------------------------
// SVD Line: 25437

//  <rtree> SFDITEM_REG__GPIOH_BSRR
//    <name> BSRR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x48001C18) GPIO port bit set/reset  register </i>
//    <loc> ( (unsigned int)((GPIOH_BSRR >> 0) & 0xFFFFFFFF), ((GPIOH_BSRR = (GPIOH_BSRR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR15 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR14 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR13 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR12 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR11 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR10 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR9 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR8 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR7 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR6 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR5 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR4 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR3 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR2 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR1 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR0 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS15 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS14 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS13 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS12 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS11 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS10 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS9 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS8 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS7 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS6 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS5 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS4 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS3 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS2 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS1 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOH_LCKR  -------------------------------
// SVD Line: 25673

unsigned int GPIOH_LCKR __AT (0x48001C1C);



// -------------------------------  Field Item: GPIOH_LCKR_LCKK  ----------------------------------
// SVD Line: 25683

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCKK
//    <name> LCKK </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x48001C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.16..16> LCKK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_LCKR_LCK15  ----------------------------------
// SVD Line: 25690

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK15
//    <name> LCK15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x48001C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.15..15> LCK15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_LCKR_LCK14  ----------------------------------
// SVD Line: 25697

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK14
//    <name> LCK14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x48001C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.14..14> LCK14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_LCKR_LCK13  ----------------------------------
// SVD Line: 25704

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK13
//    <name> LCK13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x48001C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.13..13> LCK13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_LCKR_LCK12  ----------------------------------
// SVD Line: 25711

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK12
//    <name> LCK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x48001C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.12..12> LCK12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_LCKR_LCK11  ----------------------------------
// SVD Line: 25718

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK11
//    <name> LCK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x48001C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.11..11> LCK11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_LCKR_LCK10  ----------------------------------
// SVD Line: 25725

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK10
//    <name> LCK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x48001C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.10..10> LCK10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_LCKR_LCK9  ----------------------------------
// SVD Line: 25732

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK9
//    <name> LCK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x48001C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.9..9> LCK9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_LCKR_LCK8  ----------------------------------
// SVD Line: 25739

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK8
//    <name> LCK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x48001C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.8..8> LCK8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_LCKR_LCK7  ----------------------------------
// SVD Line: 25746

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK7
//    <name> LCK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x48001C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.7..7> LCK7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_LCKR_LCK6  ----------------------------------
// SVD Line: 25753

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK6
//    <name> LCK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x48001C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.6..6> LCK6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_LCKR_LCK5  ----------------------------------
// SVD Line: 25760

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK5
//    <name> LCK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x48001C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.5..5> LCK5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_LCKR_LCK4  ----------------------------------
// SVD Line: 25767

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK4
//    <name> LCK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x48001C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.4..4> LCK4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_LCKR_LCK3  ----------------------------------
// SVD Line: 25774

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK3
//    <name> LCK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x48001C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.3..3> LCK3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_LCKR_LCK2  ----------------------------------
// SVD Line: 25781

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK2
//    <name> LCK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x48001C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.2..2> LCK2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_LCKR_LCK1  ----------------------------------
// SVD Line: 25788

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK1
//    <name> LCK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x48001C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.1..1> LCK1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_LCKR_LCK0  ----------------------------------
// SVD Line: 25795

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK0
//    <name> LCK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x48001C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.0..0> LCK0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: GPIOH_LCKR  -----------------------------------
// SVD Line: 25673

//  <rtree> SFDITEM_REG__GPIOH_LCKR
//    <name> LCKR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48001C1C) GPIO port configuration lock  register </i>
//    <loc> ( (unsigned int)((GPIOH_LCKR >> 0) & 0xFFFFFFFF), ((GPIOH_LCKR = (GPIOH_LCKR & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCKK </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK15 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK14 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK13 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK12 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK11 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK10 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK9 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK8 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK7 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK6 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK5 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK4 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK3 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK2 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK1 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOH_AFRL  -------------------------------
// SVD Line: 25804

unsigned int GPIOH_AFRL __AT (0x48001C20);



// ------------------------------  Field Item: GPIOH_AFRL_AFRL7  ----------------------------------
// SVD Line: 25814

//  <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL7
//    <name> AFRL7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x48001C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRL >> 28) & 0xF), ((GPIOH_AFRL = (GPIOH_AFRL & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRL_AFRL6  ----------------------------------
// SVD Line: 25821

//  <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL6
//    <name> AFRL6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x48001C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRL >> 24) & 0xF), ((GPIOH_AFRL = (GPIOH_AFRL & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRL_AFRL5  ----------------------------------
// SVD Line: 25828

//  <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL5
//    <name> AFRL5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x48001C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRL >> 20) & 0xF), ((GPIOH_AFRL = (GPIOH_AFRL & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRL_AFRL4  ----------------------------------
// SVD Line: 25835

//  <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL4
//    <name> AFRL4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x48001C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRL >> 16) & 0xF), ((GPIOH_AFRL = (GPIOH_AFRL & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRL_AFRL3  ----------------------------------
// SVD Line: 25842

//  <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL3
//    <name> AFRL3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x48001C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRL >> 12) & 0xF), ((GPIOH_AFRL = (GPIOH_AFRL & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRL_AFRL2  ----------------------------------
// SVD Line: 25849

//  <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL2
//    <name> AFRL2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x48001C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRL >> 8) & 0xF), ((GPIOH_AFRL = (GPIOH_AFRL & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRL_AFRL1  ----------------------------------
// SVD Line: 25856

//  <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL1
//    <name> AFRL1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x48001C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRL >> 4) & 0xF), ((GPIOH_AFRL = (GPIOH_AFRL & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRL_AFRL0  ----------------------------------
// SVD Line: 25863

//  <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL0
//    <name> AFRL0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x48001C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRL >> 0) & 0xF), ((GPIOH_AFRL = (GPIOH_AFRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOH_AFRL  -----------------------------------
// SVD Line: 25804

//  <rtree> SFDITEM_REG__GPIOH_AFRL
//    <name> AFRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48001C20) GPIO alternate function low  register </i>
//    <loc> ( (unsigned int)((GPIOH_AFRL >> 0) & 0xFFFFFFFF), ((GPIOH_AFRL = (GPIOH_AFRL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL7 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL6 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL5 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL4 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL3 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL2 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL1 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOH_AFRH  -------------------------------
// SVD Line: 25872

unsigned int GPIOH_AFRH __AT (0x48001C24);



// ------------------------------  Field Item: GPIOH_AFRH_AFRH15  ---------------------------------
// SVD Line: 25882

//  <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH15
//    <name> AFRH15 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x48001C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRH >> 28) & 0xF), ((GPIOH_AFRH = (GPIOH_AFRH & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRH_AFRH14  ---------------------------------
// SVD Line: 25889

//  <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH14
//    <name> AFRH14 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x48001C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRH >> 24) & 0xF), ((GPIOH_AFRH = (GPIOH_AFRH & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRH_AFRH13  ---------------------------------
// SVD Line: 25896

//  <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH13
//    <name> AFRH13 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x48001C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRH >> 20) & 0xF), ((GPIOH_AFRH = (GPIOH_AFRH & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRH_AFRH12  ---------------------------------
// SVD Line: 25903

//  <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH12
//    <name> AFRH12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x48001C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRH >> 16) & 0xF), ((GPIOH_AFRH = (GPIOH_AFRH & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRH_AFRH11  ---------------------------------
// SVD Line: 25910

//  <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH11
//    <name> AFRH11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x48001C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRH >> 12) & 0xF), ((GPIOH_AFRH = (GPIOH_AFRH & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRH_AFRH10  ---------------------------------
// SVD Line: 25917

//  <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH10
//    <name> AFRH10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x48001C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRH >> 8) & 0xF), ((GPIOH_AFRH = (GPIOH_AFRH & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRH_AFRH9  ----------------------------------
// SVD Line: 25924

//  <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH9
//    <name> AFRH9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x48001C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRH >> 4) & 0xF), ((GPIOH_AFRH = (GPIOH_AFRH & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRH_AFRH8  ----------------------------------
// SVD Line: 25931

//  <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH8
//    <name> AFRH8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x48001C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRH >> 0) & 0xF), ((GPIOH_AFRH = (GPIOH_AFRH & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOH_AFRH  -----------------------------------
// SVD Line: 25872

//  <rtree> SFDITEM_REG__GPIOH_AFRH
//    <name> AFRH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x48001C24) GPIO alternate function high  register </i>
//    <loc> ( (unsigned int)((GPIOH_AFRH >> 0) & 0xFFFFFFFF), ((GPIOH_AFRH = (GPIOH_AFRH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH15 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH14 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH13 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH12 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH11 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH10 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH9 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH8 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOH_BRR  --------------------------------
// SVD Line: 25940

unsigned int GPIOH_BRR __AT (0x48001C28);



// --------------------------------  Register Item: GPIOH_BRR  ------------------------------------
// SVD Line: 25940

//  <item> SFDITEM_REG__GPIOH_BRR
//    <name> BRR </name>
//    <i> [Bits 31..0] RW (@ 0x48001C28) GPIO port bit reset register </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIOH_BRR >> 0) & 0xFFFFFFFF), ((GPIOH_BRR = (GPIOH_BRR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Peripheral View: GPIOH  -------------------------------------
// SVD Line: 24686

//  <view> GPIOH
//    <name> GPIOH </name>
//    <item> SFDITEM_REG__GPIOH_MODER </item>
//    <item> SFDITEM_REG__GPIOH_OTYPER </item>
//    <item> SFDITEM_REG__GPIOH_OSPEEDR </item>
//    <item> SFDITEM_REG__GPIOH_PUPDR </item>
//    <item> SFDITEM_REG__GPIOH_IDR </item>
//    <item> SFDITEM_REG__GPIOH_ODR </item>
//    <item> SFDITEM_REG__GPIOH_BSRR </item>
//    <item> SFDITEM_REG__GPIOH_LCKR </item>
//    <item> SFDITEM_REG__GPIOH_AFRL </item>
//    <item> SFDITEM_REG__GPIOH_AFRH </item>
//    <item> SFDITEM_REG__GPIOH_BRR </item>
//  </view>
//  


// ------------------------------  Register Item Address: RCC_CR  ---------------------------------
// SVD Line: 25962

unsigned int RCC_CR __AT (0x40021000);



// --------------------------------  Field Item: RCC_CR_PLLRDY  -----------------------------------
// SVD Line: 25970

//  <item> SFDITEM_FIELD__RCC_CR_PLLRDY
//    <name> PLLRDY </name>
//    <r> 
//    <i> [Bit 25] RO (@ 0x40021000) Main PLL clock ready flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.25..25> PLLRDY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CR_PLLON  ------------------------------------
// SVD Line: 25977

//  <item> SFDITEM_FIELD__RCC_CR_PLLON
//    <name> PLLON </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40021000) Main PLL enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.24..24> PLLON
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CR_CSSON  ------------------------------------
// SVD Line: 25984

//  <item> SFDITEM_FIELD__RCC_CR_CSSON
//    <name> CSSON </name>
//    <w> 
//    <i> [Bit 19] WO (@ 0x40021000) Clock security system  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.19..19> CSSON
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CR_HSEBYP  -----------------------------------
// SVD Line: 25992

//  <item> SFDITEM_FIELD__RCC_CR_HSEBYP
//    <name> HSEBYP </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40021000) HSE crystal oscillator  bypass </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.18..18> HSEBYP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CR_HSERDY  -----------------------------------
// SVD Line: 26000

//  <item> SFDITEM_FIELD__RCC_CR_HSERDY
//    <name> HSERDY </name>
//    <r> 
//    <i> [Bit 17] RO (@ 0x40021000) HSE clock ready flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.17..17> HSERDY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CR_HSEON  ------------------------------------
// SVD Line: 26007

//  <item> SFDITEM_FIELD__RCC_CR_HSEON
//    <name> HSEON </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40021000) HSE clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.16..16> HSEON
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CR_HSIASFS  -----------------------------------
// SVD Line: 26014

//  <item> SFDITEM_FIELD__RCC_CR_HSIASFS
//    <name> HSIASFS </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40021000) HSI automatic start from  Stop </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.11..11> HSIASFS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CR_HSIRDY  -----------------------------------
// SVD Line: 26022

//  <item> SFDITEM_FIELD__RCC_CR_HSIRDY
//    <name> HSIRDY </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40021000) HSI clock ready flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.10..10> HSIRDY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CR_HSIKERON  ----------------------------------
// SVD Line: 26029

//  <item> SFDITEM_FIELD__RCC_CR_HSIKERON
//    <name> HSIKERON </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40021000) HSI always enable for peripheral  kernels </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.9..9> HSIKERON
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CR_HSION  ------------------------------------
// SVD Line: 26037

//  <item> SFDITEM_FIELD__RCC_CR_HSION
//    <name> HSION </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40021000) HSI clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.8..8> HSION
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CR_MSIRANGE  ----------------------------------
// SVD Line: 26044

//  <item> SFDITEM_FIELD__RCC_CR_MSIRANGE
//    <name> MSIRANGE </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40021000) MSI clock ranges </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CR >> 4) & 0xF), ((RCC_CR = (RCC_CR & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RCC_CR_MSIRGSEL  ----------------------------------
// SVD Line: 26051

//  <item> SFDITEM_FIELD__RCC_CR_MSIRGSEL
//    <name> MSIRGSEL </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40021000) MSI clock range selection </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.3..3> MSIRGSEL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CR_MSIPLLEN  ----------------------------------
// SVD Line: 26058

//  <item> SFDITEM_FIELD__RCC_CR_MSIPLLEN
//    <name> MSIPLLEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40021000) MSI clock PLL enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.2..2> MSIPLLEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CR_MSIRDY  -----------------------------------
// SVD Line: 26065

//  <item> SFDITEM_FIELD__RCC_CR_MSIRDY
//    <name> MSIRDY </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40021000) MSI clock ready flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.1..1> MSIRDY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CR_MSION  ------------------------------------
// SVD Line: 26072

//  <item> SFDITEM_FIELD__RCC_CR_MSION
//    <name> MSION </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40021000) MSI clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.0..0> MSION
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: RCC_CR  -------------------------------------
// SVD Line: 25962

//  <rtree> SFDITEM_REG__RCC_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021000) Clock control register </i>
//    <loc> ( (unsigned int)((RCC_CR >> 0) & 0xFFFFFFFF), ((RCC_CR = (RCC_CR & ~(0x10D0BFDUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x10D0BFD) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_CR_PLLRDY </item>
//    <item> SFDITEM_FIELD__RCC_CR_PLLON </item>
//    <item> SFDITEM_FIELD__RCC_CR_CSSON </item>
//    <item> SFDITEM_FIELD__RCC_CR_HSEBYP </item>
//    <item> SFDITEM_FIELD__RCC_CR_HSERDY </item>
//    <item> SFDITEM_FIELD__RCC_CR_HSEON </item>
//    <item> SFDITEM_FIELD__RCC_CR_HSIASFS </item>
//    <item> SFDITEM_FIELD__RCC_CR_HSIRDY </item>
//    <item> SFDITEM_FIELD__RCC_CR_HSIKERON </item>
//    <item> SFDITEM_FIELD__RCC_CR_HSION </item>
//    <item> SFDITEM_FIELD__RCC_CR_MSIRANGE </item>
//    <item> SFDITEM_FIELD__RCC_CR_MSIRGSEL </item>
//    <item> SFDITEM_FIELD__RCC_CR_MSIPLLEN </item>
//    <item> SFDITEM_FIELD__RCC_CR_MSIRDY </item>
//    <item> SFDITEM_FIELD__RCC_CR_MSION </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RCC_ICSCR  --------------------------------
// SVD Line: 26081

unsigned int RCC_ICSCR __AT (0x40021004);



// ------------------------------  Field Item: RCC_ICSCR_HSITRIM  ---------------------------------
// SVD Line: 26090

//  <item> SFDITEM_FIELD__RCC_ICSCR_HSITRIM
//    <name> HSITRIM </name>
//    <rw> 
//    <i> [Bits 28..24] RW (@ 0x40021004) HSI clock trimming </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_ICSCR >> 24) & 0x1F), ((RCC_ICSCR = (RCC_ICSCR & ~(0x1FUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: RCC_ICSCR_HSICAL  ----------------------------------
// SVD Line: 26097

//  <item> SFDITEM_FIELD__RCC_ICSCR_HSICAL
//    <name> HSICAL </name>
//    <r> 
//    <i> [Bits 23..16] RO (@ 0x40021004) HSI clock calibration </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_ICSCR >> 16) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: RCC_ICSCR_MSITRIM  ---------------------------------
// SVD Line: 26104

//  <item> SFDITEM_FIELD__RCC_ICSCR_MSITRIM
//    <name> MSITRIM </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40021004) MSI clock trimming </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_ICSCR >> 8) & 0xFF), ((RCC_ICSCR = (RCC_ICSCR & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: RCC_ICSCR_MSICAL  ----------------------------------
// SVD Line: 26111

//  <item> SFDITEM_FIELD__RCC_ICSCR_MSICAL
//    <name> MSICAL </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40021004) MSI clock calibration </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_ICSCR >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RCC_ICSCR  -----------------------------------
// SVD Line: 26081

//  <rtree> SFDITEM_REG__RCC_ICSCR
//    <name> ICSCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021004) Internal clock sources calibration  register </i>
//    <loc> ( (unsigned int)((RCC_ICSCR >> 0) & 0xFFFFFFFF), ((RCC_ICSCR = (RCC_ICSCR & ~(0x1F00FF00UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F00FF00) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_ICSCR_HSITRIM </item>
//    <item> SFDITEM_FIELD__RCC_ICSCR_HSICAL </item>
//    <item> SFDITEM_FIELD__RCC_ICSCR_MSITRIM </item>
//    <item> SFDITEM_FIELD__RCC_ICSCR_MSICAL </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RCC_CFGR  --------------------------------
// SVD Line: 26120

unsigned int RCC_CFGR __AT (0x40021008);



// -------------------------------  Field Item: RCC_CFGR_MCOPRE  ----------------------------------
// SVD Line: 26128

//  <item> SFDITEM_FIELD__RCC_CFGR_MCOPRE
//    <name> MCOPRE </name>
//    <r> 
//    <i> [Bits 30..28] RO (@ 0x40021008) Microcontroller clock output  prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CFGR >> 28) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RCC_CFGR_MCOSEL  ----------------------------------
// SVD Line: 26136

//  <item> SFDITEM_FIELD__RCC_CFGR_MCOSEL
//    <name> MCOSEL </name>
//    <rw> 
//    <i> [Bits 26..24] RW (@ 0x40021008) Microcontroller clock  output </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CFGR >> 24) & 0x7), ((RCC_CFGR = (RCC_CFGR & ~(0x7UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: RCC_CFGR_STOPWUCK  ---------------------------------
// SVD Line: 26144

//  <item> SFDITEM_FIELD__RCC_CFGR_STOPWUCK
//    <name> STOPWUCK </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40021008) Wakeup from Stop and CSS backup clock  selection </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CFGR ) </loc>
//      <o.15..15> STOPWUCK
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CFGR_PPRE2  -----------------------------------
// SVD Line: 26152

//  <item> SFDITEM_FIELD__RCC_CFGR_PPRE2
//    <name> PPRE2 </name>
//    <rw> 
//    <i> [Bits 13..11] RW (@ 0x40021008) APB high-speed prescaler  (APB2) </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CFGR >> 11) & 0x7), ((RCC_CFGR = (RCC_CFGR & ~(0x7UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RCC_CFGR_PPRE1  -----------------------------------
// SVD Line: 26160

//  <item> SFDITEM_FIELD__RCC_CFGR_PPRE1
//    <name> PPRE1 </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x40021008) PB low-speed prescaler  (APB1) </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CFGR >> 8) & 0x7), ((RCC_CFGR = (RCC_CFGR & ~(0x7UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RCC_CFGR_HPRE  -----------------------------------
// SVD Line: 26168

//  <item> SFDITEM_FIELD__RCC_CFGR_HPRE
//    <name> HPRE </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40021008) AHB prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CFGR >> 4) & 0xF), ((RCC_CFGR = (RCC_CFGR & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RCC_CFGR_SWS  ------------------------------------
// SVD Line: 26175

//  <item> SFDITEM_FIELD__RCC_CFGR_SWS
//    <name> SWS </name>
//    <r> 
//    <i> [Bits 3..2] RO (@ 0x40021008) System clock switch status </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CFGR >> 2) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RCC_CFGR_SW  ------------------------------------
// SVD Line: 26182

//  <item> SFDITEM_FIELD__RCC_CFGR_SW
//    <name> SW </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40021008) System clock switch </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CFGR >> 0) & 0x3), ((RCC_CFGR = (RCC_CFGR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RCC_CFGR  ------------------------------------
// SVD Line: 26120

//  <rtree> SFDITEM_REG__RCC_CFGR
//    <name> CFGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021008) Clock configuration register </i>
//    <loc> ( (unsigned int)((RCC_CFGR >> 0) & 0xFFFFFFFF), ((RCC_CFGR = (RCC_CFGR & ~(0x700BFF3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x700BFF3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_CFGR_MCOPRE </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_MCOSEL </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_STOPWUCK </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_PPRE2 </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_PPRE1 </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_HPRE </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_SWS </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_SW </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_PLLCFGR  -------------------------------
// SVD Line: 26191

unsigned int RCC_PLLCFGR __AT (0x4002100C);



// ------------------------------  Field Item: RCC_PLLCFGR_PLLR  ----------------------------------
// SVD Line: 26200

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLR
//    <name> PLLR </name>
//    <rw> 
//    <i> [Bits 26..25] RW (@ 0x4002100C) Main PLL division factor for PLLCLK  (system clock) </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_PLLCFGR >> 25) & 0x3), ((RCC_PLLCFGR = (RCC_PLLCFGR & ~(0x3UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: RCC_PLLCFGR_PLLREN  ---------------------------------
// SVD Line: 26207

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLREN
//    <name> PLLREN </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x4002100C) Main PLL PLLCLK output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.24..24> PLLREN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLQ  ----------------------------------
// SVD Line: 26214

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLQ
//    <name> PLLQ </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x4002100C) Main PLL division factor for  PLLUSB1CLK(48 MHz clock) </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_PLLCFGR >> 21) & 0x3), ((RCC_PLLCFGR = (RCC_PLLCFGR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: RCC_PLLCFGR_PLLQEN  ---------------------------------
// SVD Line: 26221

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLQEN
//    <name> PLLQEN </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x4002100C) Main PLL PLLUSB1CLK output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.20..20> PLLQEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLP  ----------------------------------
// SVD Line: 26228

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLP
//    <name> PLLP </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4002100C) Main PLL division factor for PLLSAI3CLK  (SAI1 and SAI2 clock) </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.17..17> PLLP
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PLLCFGR_PLLPEN  ---------------------------------
// SVD Line: 26235

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLPEN
//    <name> PLLPEN </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4002100C) Main PLL PLLSAI3CLK output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.16..16> PLLPEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLN  ----------------------------------
// SVD Line: 26242

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN
//    <name> PLLN </name>
//    <rw> 
//    <i> [Bits 14..8] RW (@ 0x4002100C) Main PLL multiplication factor for  VCO </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_PLLCFGR >> 8) & 0x7F), ((RCC_PLLCFGR = (RCC_PLLCFGR & ~(0x7FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLM  ----------------------------------
// SVD Line: 26249

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLM
//    <name> PLLM </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x4002100C) Division factor for the main PLL and  audio PLL (PLLSAI1 and PLLSAI2) input  clock </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_PLLCFGR >> 4) & 0x7), ((RCC_PLLCFGR = (RCC_PLLCFGR & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: RCC_PLLCFGR_PLLSRC  ---------------------------------
// SVD Line: 26257

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLSRC
//    <name> PLLSRC </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4002100C) Main PLL, PLLSAI1 and PLLSAI2 entry  clock source </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_PLLCFGR >> 0) & 0x3), ((RCC_PLLCFGR = (RCC_PLLCFGR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: RCC_PLLCFGR_PLLPDIV  --------------------------------
// SVD Line: 26264

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLPDIV
//    <name> PLLPDIV </name>
//    <rw> 
//    <i> [Bits 31..27] RW (@ 0x4002100C) Main PLL division factor for  PLLSAI2CLK </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_PLLCFGR >> 27) & 0x1F), ((RCC_PLLCFGR = (RCC_PLLCFGR & ~(0x1FUL << 27 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 27 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RCC_PLLCFGR  ----------------------------------
// SVD Line: 26191

//  <rtree> SFDITEM_REG__RCC_PLLCFGR
//    <name> PLLCFGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002100C) PLL configuration register </i>
//    <loc> ( (unsigned int)((RCC_PLLCFGR >> 0) & 0xFFFFFFFF), ((RCC_PLLCFGR = (RCC_PLLCFGR & ~(0xFF737F73UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF737F73) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLR </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLREN </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLQ </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLQEN </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLP </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLPEN </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLM </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLSRC </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLPDIV </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RCC_CIER  --------------------------------
// SVD Line: 26273

unsigned int RCC_CIER __AT (0x40021018);



// ------------------------------  Field Item: RCC_CIER_LSECSSIE  ---------------------------------
// SVD Line: 26283

//  <item> SFDITEM_FIELD__RCC_CIER_LSECSSIE
//    <name> LSECSSIE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40021018) LSE clock security system interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIER ) </loc>
//      <o.9..9> LSECSSIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CIER_PLLRDYIE  ---------------------------------
// SVD Line: 26290

//  <item> SFDITEM_FIELD__RCC_CIER_PLLRDYIE
//    <name> PLLRDYIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40021018) PLL ready interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIER ) </loc>
//      <o.5..5> PLLRDYIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CIER_HSERDYIE  ---------------------------------
// SVD Line: 26296

//  <item> SFDITEM_FIELD__RCC_CIER_HSERDYIE
//    <name> HSERDYIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40021018) HSE ready interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIER ) </loc>
//      <o.4..4> HSERDYIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CIER_HSIRDYIE  ---------------------------------
// SVD Line: 26302

//  <item> SFDITEM_FIELD__RCC_CIER_HSIRDYIE
//    <name> HSIRDYIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40021018) HSI ready interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIER ) </loc>
//      <o.3..3> HSIRDYIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CIER_MSIRDYIE  ---------------------------------
// SVD Line: 26308

//  <item> SFDITEM_FIELD__RCC_CIER_MSIRDYIE
//    <name> MSIRDYIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40021018) MSI ready interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIER ) </loc>
//      <o.2..2> MSIRDYIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CIER_LSERDYIE  ---------------------------------
// SVD Line: 26314

//  <item> SFDITEM_FIELD__RCC_CIER_LSERDYIE
//    <name> LSERDYIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40021018) LSE ready interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIER ) </loc>
//      <o.1..1> LSERDYIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CIER_LSIRDYIE  ---------------------------------
// SVD Line: 26320

//  <item> SFDITEM_FIELD__RCC_CIER_LSIRDYIE
//    <name> LSIRDYIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40021018) LSI ready interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIER ) </loc>
//      <o.0..0> LSIRDYIE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_CIER_HSI48RDYIE  --------------------------------
// SVD Line: 26326

//  <item> SFDITEM_FIELD__RCC_CIER_HSI48RDYIE
//    <name> HSI48RDYIE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40021018) HSI48 ready interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIER ) </loc>
//      <o.10..10> HSI48RDYIE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RCC_CIER  ------------------------------------
// SVD Line: 26273

//  <rtree> SFDITEM_REG__RCC_CIER
//    <name> CIER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021018) Clock interrupt enable  register </i>
//    <loc> ( (unsigned int)((RCC_CIER >> 0) & 0xFFFFFFFF), ((RCC_CIER = (RCC_CIER & ~(0x63FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x63F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_CIER_LSECSSIE </item>
//    <item> SFDITEM_FIELD__RCC_CIER_PLLRDYIE </item>
//    <item> SFDITEM_FIELD__RCC_CIER_HSERDYIE </item>
//    <item> SFDITEM_FIELD__RCC_CIER_HSIRDYIE </item>
//    <item> SFDITEM_FIELD__RCC_CIER_MSIRDYIE </item>
//    <item> SFDITEM_FIELD__RCC_CIER_LSERDYIE </item>
//    <item> SFDITEM_FIELD__RCC_CIER_LSIRDYIE </item>
//    <item> SFDITEM_FIELD__RCC_CIER_HSI48RDYIE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RCC_CIFR  --------------------------------
// SVD Line: 26335

unsigned int RCC_CIFR __AT (0x4002101C);



// ------------------------------  Field Item: RCC_CIFR_LSECSSF  ----------------------------------
// SVD Line: 26344

//  <item> SFDITEM_FIELD__RCC_CIFR_LSECSSF
//    <name> LSECSSF </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x4002101C) LSE Clock security system interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIFR ) </loc>
//      <o.9..9> LSECSSF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CIFR_CSSF  -----------------------------------
// SVD Line: 26351

//  <item> SFDITEM_FIELD__RCC_CIFR_CSSF
//    <name> CSSF </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x4002101C) Clock security system interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIFR ) </loc>
//      <o.8..8> CSSF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CIFR_PLLRDYF  ----------------------------------
// SVD Line: 26358

//  <item> SFDITEM_FIELD__RCC_CIFR_PLLRDYF
//    <name> PLLRDYF </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x4002101C) PLL ready interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIFR ) </loc>
//      <o.5..5> PLLRDYF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CIFR_HSERDYF  ----------------------------------
// SVD Line: 26364

//  <item> SFDITEM_FIELD__RCC_CIFR_HSERDYF
//    <name> HSERDYF </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x4002101C) HSE ready interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIFR ) </loc>
//      <o.4..4> HSERDYF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CIFR_HSIRDYF  ----------------------------------
// SVD Line: 26370

//  <item> SFDITEM_FIELD__RCC_CIFR_HSIRDYF
//    <name> HSIRDYF </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x4002101C) HSI ready interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIFR ) </loc>
//      <o.3..3> HSIRDYF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CIFR_MSIRDYF  ----------------------------------
// SVD Line: 26376

//  <item> SFDITEM_FIELD__RCC_CIFR_MSIRDYF
//    <name> MSIRDYF </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x4002101C) MSI ready interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIFR ) </loc>
//      <o.2..2> MSIRDYF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CIFR_LSERDYF  ----------------------------------
// SVD Line: 26382

//  <item> SFDITEM_FIELD__RCC_CIFR_LSERDYF
//    <name> LSERDYF </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x4002101C) LSE ready interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIFR ) </loc>
//      <o.1..1> LSERDYF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CIFR_LSIRDYF  ----------------------------------
// SVD Line: 26388

//  <item> SFDITEM_FIELD__RCC_CIFR_LSIRDYF
//    <name> LSIRDYF </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x4002101C) LSI ready interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIFR ) </loc>
//      <o.0..0> LSIRDYF
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_CIFR_HSI48RDYF  ---------------------------------
// SVD Line: 26394

//  <item> SFDITEM_FIELD__RCC_CIFR_HSI48RDYF
//    <name> HSI48RDYF </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x4002101C) HSI48 ready interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIFR ) </loc>
//      <o.10..10> HSI48RDYF
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RCC_CIFR  ------------------------------------
// SVD Line: 26335

//  <rtree> SFDITEM_REG__RCC_CIFR
//    <name> CIFR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4002101C) Clock interrupt flag register </i>
//    <loc> ( (unsigned int)((RCC_CIFR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RCC_CIFR_LSECSSF </item>
//    <item> SFDITEM_FIELD__RCC_CIFR_CSSF </item>
//    <item> SFDITEM_FIELD__RCC_CIFR_PLLRDYF </item>
//    <item> SFDITEM_FIELD__RCC_CIFR_HSERDYF </item>
//    <item> SFDITEM_FIELD__RCC_CIFR_HSIRDYF </item>
//    <item> SFDITEM_FIELD__RCC_CIFR_MSIRDYF </item>
//    <item> SFDITEM_FIELD__RCC_CIFR_LSERDYF </item>
//    <item> SFDITEM_FIELD__RCC_CIFR_LSIRDYF </item>
//    <item> SFDITEM_FIELD__RCC_CIFR_HSI48RDYF </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RCC_CICR  --------------------------------
// SVD Line: 26402

unsigned int RCC_CICR __AT (0x40021020);



// ------------------------------  Field Item: RCC_CICR_LSECSSC  ----------------------------------
// SVD Line: 26411

//  <item> SFDITEM_FIELD__RCC_CICR_LSECSSC
//    <name> LSECSSC </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x40021020) LSE Clock security system interrupt  clear </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CICR ) </loc>
//      <o.9..9> LSECSSC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CICR_CSSC  -----------------------------------
// SVD Line: 26418

//  <item> SFDITEM_FIELD__RCC_CICR_CSSC
//    <name> CSSC </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40021020) Clock security system interrupt  clear </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CICR ) </loc>
//      <o.8..8> CSSC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CICR_PLLRDYC  ----------------------------------
// SVD Line: 26425

//  <item> SFDITEM_FIELD__RCC_CICR_PLLRDYC
//    <name> PLLRDYC </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40021020) PLL ready interrupt clear </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CICR ) </loc>
//      <o.5..5> PLLRDYC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CICR_HSERDYC  ----------------------------------
// SVD Line: 26431

//  <item> SFDITEM_FIELD__RCC_CICR_HSERDYC
//    <name> HSERDYC </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40021020) HSE ready interrupt clear </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CICR ) </loc>
//      <o.4..4> HSERDYC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CICR_HSIRDYC  ----------------------------------
// SVD Line: 26437

//  <item> SFDITEM_FIELD__RCC_CICR_HSIRDYC
//    <name> HSIRDYC </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40021020) HSI ready interrupt clear </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CICR ) </loc>
//      <o.3..3> HSIRDYC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CICR_MSIRDYC  ----------------------------------
// SVD Line: 26443

//  <item> SFDITEM_FIELD__RCC_CICR_MSIRDYC
//    <name> MSIRDYC </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40021020) MSI ready interrupt clear </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CICR ) </loc>
//      <o.2..2> MSIRDYC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CICR_LSERDYC  ----------------------------------
// SVD Line: 26449

//  <item> SFDITEM_FIELD__RCC_CICR_LSERDYC
//    <name> LSERDYC </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40021020) LSE ready interrupt clear </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CICR ) </loc>
//      <o.1..1> LSERDYC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CICR_LSIRDYC  ----------------------------------
// SVD Line: 26455

//  <item> SFDITEM_FIELD__RCC_CICR_LSIRDYC
//    <name> LSIRDYC </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40021020) LSI ready interrupt clear </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CICR ) </loc>
//      <o.0..0> LSIRDYC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_CICR_HSI48RDYC  ---------------------------------
// SVD Line: 26461

//  <item> SFDITEM_FIELD__RCC_CICR_HSI48RDYC
//    <name> HSI48RDYC </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x40021020) HSI48 oscillator ready interrupt  clear </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CICR ) </loc>
//      <o.10..10> HSI48RDYC
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RCC_CICR  ------------------------------------
// SVD Line: 26402

//  <rtree> SFDITEM_REG__RCC_CICR
//    <name> CICR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40021020) Clock interrupt clear register </i>
//    <loc> ( (unsigned int)((RCC_CICR >> 0) & 0xFFFFFFFF), ((RCC_CICR = (RCC_CICR & ~(0x73FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x73F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_CICR_LSECSSC </item>
//    <item> SFDITEM_FIELD__RCC_CICR_CSSC </item>
//    <item> SFDITEM_FIELD__RCC_CICR_PLLRDYC </item>
//    <item> SFDITEM_FIELD__RCC_CICR_HSERDYC </item>
//    <item> SFDITEM_FIELD__RCC_CICR_HSIRDYC </item>
//    <item> SFDITEM_FIELD__RCC_CICR_MSIRDYC </item>
//    <item> SFDITEM_FIELD__RCC_CICR_LSERDYC </item>
//    <item> SFDITEM_FIELD__RCC_CICR_LSIRDYC </item>
//    <item> SFDITEM_FIELD__RCC_CICR_HSI48RDYC </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_AHB1RSTR  ------------------------------
// SVD Line: 26470

unsigned int RCC_AHB1RSTR __AT (0x40021028);



// -----------------------------  Field Item: RCC_AHB1RSTR_TSCRST  --------------------------------
// SVD Line: 26479

//  <item> SFDITEM_FIELD__RCC_AHB1RSTR_TSCRST
//    <name> TSCRST </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40021028) Touch Sensing Controller  reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1RSTR ) </loc>
//      <o.16..16> TSCRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_AHB1RSTR_CRCRST  --------------------------------
// SVD Line: 26486

//  <item> SFDITEM_FIELD__RCC_AHB1RSTR_CRCRST
//    <name> CRCRST </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40021028) CRC reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1RSTR ) </loc>
//      <o.12..12> CRCRST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_AHB1RSTR_FLASHRST  -------------------------------
// SVD Line: 26492

//  <item> SFDITEM_FIELD__RCC_AHB1RSTR_FLASHRST
//    <name> FLASHRST </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40021028) Flash memory interface  reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1RSTR ) </loc>
//      <o.8..8> FLASHRST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_AHB1RSTR_DMA2RST  --------------------------------
// SVD Line: 26499

//  <item> SFDITEM_FIELD__RCC_AHB1RSTR_DMA2RST
//    <name> DMA2RST </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40021028) DMA2 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1RSTR ) </loc>
//      <o.1..1> DMA2RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_AHB1RSTR_DMA1RST  --------------------------------
// SVD Line: 26505

//  <item> SFDITEM_FIELD__RCC_AHB1RSTR_DMA1RST
//    <name> DMA1RST </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40021028) DMA1 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1RSTR ) </loc>
//      <o.0..0> DMA1RST
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: RCC_AHB1RSTR  ----------------------------------
// SVD Line: 26470

//  <rtree> SFDITEM_REG__RCC_AHB1RSTR
//    <name> AHB1RSTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021028) AHB1 peripheral reset register </i>
//    <loc> ( (unsigned int)((RCC_AHB1RSTR >> 0) & 0xFFFFFFFF), ((RCC_AHB1RSTR = (RCC_AHB1RSTR & ~(0x11103UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x11103) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_AHB1RSTR_TSCRST </item>
//    <item> SFDITEM_FIELD__RCC_AHB1RSTR_CRCRST </item>
//    <item> SFDITEM_FIELD__RCC_AHB1RSTR_FLASHRST </item>
//    <item> SFDITEM_FIELD__RCC_AHB1RSTR_DMA2RST </item>
//    <item> SFDITEM_FIELD__RCC_AHB1RSTR_DMA1RST </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_AHB2RSTR  ------------------------------
// SVD Line: 26513

unsigned int RCC_AHB2RSTR __AT (0x4002102C);



// -----------------------------  Field Item: RCC_AHB2RSTR_RNGRST  --------------------------------
// SVD Line: 26522

//  <item> SFDITEM_FIELD__RCC_AHB2RSTR_RNGRST
//    <name> RNGRST </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x4002102C) Random number generator  reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB2RSTR ) </loc>
//      <o.18..18> RNGRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_AHB2RSTR_ADCRST  --------------------------------
// SVD Line: 26529

//  <item> SFDITEM_FIELD__RCC_AHB2RSTR_ADCRST
//    <name> ADCRST </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4002102C) ADC reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB2RSTR ) </loc>
//      <o.13..13> ADCRST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_AHB2RSTR_GPIOHRST  -------------------------------
// SVD Line: 26535

//  <item> SFDITEM_FIELD__RCC_AHB2RSTR_GPIOHRST
//    <name> GPIOHRST </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4002102C) IO port H reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB2RSTR ) </loc>
//      <o.7..7> GPIOHRST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_AHB2RSTR_GPIOCRST  -------------------------------
// SVD Line: 26541

//  <item> SFDITEM_FIELD__RCC_AHB2RSTR_GPIOCRST
//    <name> GPIOCRST </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002102C) IO port C reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB2RSTR ) </loc>
//      <o.2..2> GPIOCRST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_AHB2RSTR_GPIOBRST  -------------------------------
// SVD Line: 26547

//  <item> SFDITEM_FIELD__RCC_AHB2RSTR_GPIOBRST
//    <name> GPIOBRST </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4002102C) IO port B reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB2RSTR ) </loc>
//      <o.1..1> GPIOBRST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_AHB2RSTR_GPIOARST  -------------------------------
// SVD Line: 26553

//  <item> SFDITEM_FIELD__RCC_AHB2RSTR_GPIOARST
//    <name> GPIOARST </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4002102C) IO port A reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB2RSTR ) </loc>
//      <o.0..0> GPIOARST
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: RCC_AHB2RSTR  ----------------------------------
// SVD Line: 26513

//  <rtree> SFDITEM_REG__RCC_AHB2RSTR
//    <name> AHB2RSTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002102C) AHB2 peripheral reset register </i>
//    <loc> ( (unsigned int)((RCC_AHB2RSTR >> 0) & 0xFFFFFFFF), ((RCC_AHB2RSTR = (RCC_AHB2RSTR & ~(0x42087UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x42087) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_AHB2RSTR_RNGRST </item>
//    <item> SFDITEM_FIELD__RCC_AHB2RSTR_ADCRST </item>
//    <item> SFDITEM_FIELD__RCC_AHB2RSTR_GPIOHRST </item>
//    <item> SFDITEM_FIELD__RCC_AHB2RSTR_GPIOCRST </item>
//    <item> SFDITEM_FIELD__RCC_AHB2RSTR_GPIOBRST </item>
//    <item> SFDITEM_FIELD__RCC_AHB2RSTR_GPIOARST </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_AHB3RSTR  ------------------------------
// SVD Line: 26561

unsigned int RCC_AHB3RSTR __AT (0x40021030);



// ----------------------------  Field Item: RCC_AHB3RSTR_QSPIRST  --------------------------------
// SVD Line: 26570

//  <item> SFDITEM_FIELD__RCC_AHB3RSTR_QSPIRST
//    <name> QSPIRST </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40021030) Quad SPI memory interface  reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB3RSTR ) </loc>
//      <o.8..8> QSPIRST
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: RCC_AHB3RSTR  ----------------------------------
// SVD Line: 26561

//  <rtree> SFDITEM_REG__RCC_AHB3RSTR
//    <name> AHB3RSTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021030) AHB3 peripheral reset register </i>
//    <loc> ( (unsigned int)((RCC_AHB3RSTR >> 0) & 0xFFFFFFFF), ((RCC_AHB3RSTR = (RCC_AHB3RSTR & ~(0x100UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x100) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_AHB3RSTR_QSPIRST </item>
//  </rtree>
//  


// --------------------------  Register Item Address: RCC_APB1RSTR1  ------------------------------
// SVD Line: 26579

unsigned int RCC_APB1RSTR1 __AT (0x40021038);



// ---------------------------  Field Item: RCC_APB1RSTR1_LPTIM1RST  ------------------------------
// SVD Line: 26589

//  <item> SFDITEM_FIELD__RCC_APB1RSTR1_LPTIM1RST
//    <name> LPTIM1RST </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40021038) Low Power Timer 1 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR1 ) </loc>
//      <o.31..31> LPTIM1RST
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB1RSTR1_OPAMPRST  -------------------------------
// SVD Line: 26595

//  <item> SFDITEM_FIELD__RCC_APB1RSTR1_OPAMPRST
//    <name> OPAMPRST </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40021038) OPAMP interface reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR1 ) </loc>
//      <o.30..30> OPAMPRST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1RSTR1_PWRRST  --------------------------------
// SVD Line: 26601

//  <item> SFDITEM_FIELD__RCC_APB1RSTR1_PWRRST
//    <name> PWRRST </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40021038) Power interface reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR1 ) </loc>
//      <o.28..28> PWRRST
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB1RSTR1_USBFSRST  -------------------------------
// SVD Line: 26607

//  <item> SFDITEM_FIELD__RCC_APB1RSTR1_USBFSRST
//    <name> USBFSRST </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40021038) USB FS reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR1 ) </loc>
//      <o.26..26> USBFSRST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1RSTR1_I2C3RST  -------------------------------
// SVD Line: 26613

//  <item> SFDITEM_FIELD__RCC_APB1RSTR1_I2C3RST
//    <name> I2C3RST </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40021038) I2C3 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR1 ) </loc>
//      <o.23..23> I2C3RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1RSTR1_I2C2RST  -------------------------------
// SVD Line: 26619

//  <item> SFDITEM_FIELD__RCC_APB1RSTR1_I2C2RST
//    <name> I2C2RST </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40021038) I2C2 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR1 ) </loc>
//      <o.22..22> I2C2RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1RSTR1_I2C1RST  -------------------------------
// SVD Line: 26625

//  <item> SFDITEM_FIELD__RCC_APB1RSTR1_I2C1RST
//    <name> I2C1RST </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40021038) I2C1 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR1 ) </loc>
//      <o.21..21> I2C1RST
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB1RSTR1_USART3RST  ------------------------------
// SVD Line: 26631

//  <item> SFDITEM_FIELD__RCC_APB1RSTR1_USART3RST
//    <name> USART3RST </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40021038) USART3 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR1 ) </loc>
//      <o.18..18> USART3RST
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB1RSTR1_USART2RST  ------------------------------
// SVD Line: 26637

//  <item> SFDITEM_FIELD__RCC_APB1RSTR1_USART2RST
//    <name> USART2RST </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40021038) USART2 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR1 ) </loc>
//      <o.17..17> USART2RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1RSTR1_SPI2RST  -------------------------------
// SVD Line: 26643

//  <item> SFDITEM_FIELD__RCC_APB1RSTR1_SPI2RST
//    <name> SPI2RST </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40021038) SPI2 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR1 ) </loc>
//      <o.14..14> SPI2RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1RSTR1_TIM2RST  -------------------------------
// SVD Line: 26649

//  <item> SFDITEM_FIELD__RCC_APB1RSTR1_TIM2RST
//    <name> TIM2RST </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40021038) TIM2 timer reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR1 ) </loc>
//      <o.0..0> TIM2RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1RSTR1_TIM6RST  -------------------------------
// SVD Line: 26655

//  <item> SFDITEM_FIELD__RCC_APB1RSTR1_TIM6RST
//    <name> TIM6RST </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40021038) TIM6 timer reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR1 ) </loc>
//      <o.4..4> TIM6RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1RSTR1_CRSRST  --------------------------------
// SVD Line: 26661

//  <item> SFDITEM_FIELD__RCC_APB1RSTR1_CRSRST
//    <name> CRSRST </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40021038) CRS reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR1 ) </loc>
//      <o.24..24> CRSRST
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: RCC_APB1RSTR1  ---------------------------------
// SVD Line: 26579

//  <rtree> SFDITEM_REG__RCC_APB1RSTR1
//    <name> APB1RSTR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021038) APB1 peripheral reset register  1 </i>
//    <loc> ( (unsigned int)((RCC_APB1RSTR1 >> 0) & 0xFFFFFFFF), ((RCC_APB1RSTR1 = (RCC_APB1RSTR1 & ~(0xD5E64011UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xD5E64011) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR1_LPTIM1RST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR1_OPAMPRST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR1_PWRRST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR1_USBFSRST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR1_I2C3RST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR1_I2C2RST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR1_I2C1RST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR1_USART3RST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR1_USART2RST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR1_SPI2RST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR1_TIM2RST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR1_TIM6RST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR1_CRSRST </item>
//  </rtree>
//  


// --------------------------  Register Item Address: RCC_APB1RSTR2  ------------------------------
// SVD Line: 26669

unsigned int RCC_APB1RSTR2 __AT (0x4002103C);



// ---------------------------  Field Item: RCC_APB1RSTR2_LPTIM2RST  ------------------------------
// SVD Line: 26679

//  <item> SFDITEM_FIELD__RCC_APB1RSTR2_LPTIM2RST
//    <name> LPTIM2RST </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4002103C) Low-power timer 2 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR2 ) </loc>
//      <o.5..5> LPTIM2RST
//    </check>
//  </item>
//  


// --------------------------  Field Item: RCC_APB1RSTR2_LPUART1RST  ------------------------------
// SVD Line: 26685

//  <item> SFDITEM_FIELD__RCC_APB1RSTR2_LPUART1RST
//    <name> LPUART1RST </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4002103C) Low-power UART 1 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR2 ) </loc>
//      <o.0..0> LPUART1RST
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: RCC_APB1RSTR2  ---------------------------------
// SVD Line: 26669

//  <rtree> SFDITEM_REG__RCC_APB1RSTR2
//    <name> APB1RSTR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002103C) APB1 peripheral reset register  2 </i>
//    <loc> ( (unsigned int)((RCC_APB1RSTR2 >> 0) & 0xFFFFFFFF), ((RCC_APB1RSTR2 = (RCC_APB1RSTR2 & ~(0x21UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x21) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR2_LPTIM2RST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR2_LPUART1RST </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_APB2RSTR  ------------------------------
// SVD Line: 26693

unsigned int RCC_APB2RSTR __AT (0x40021040);



// ----------------------------  Field Item: RCC_APB2RSTR_TIM16RST  -------------------------------
// SVD Line: 26702

//  <item> SFDITEM_FIELD__RCC_APB2RSTR_TIM16RST
//    <name> TIM16RST </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40021040) TIM16 timer reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2RSTR ) </loc>
//      <o.17..17> TIM16RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB2RSTR_TIM15RST  -------------------------------
// SVD Line: 26708

//  <item> SFDITEM_FIELD__RCC_APB2RSTR_TIM15RST
//    <name> TIM15RST </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40021040) TIM15 timer reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2RSTR ) </loc>
//      <o.16..16> TIM15RST
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB2RSTR_USART1RST  -------------------------------
// SVD Line: 26714

//  <item> SFDITEM_FIELD__RCC_APB2RSTR_USART1RST
//    <name> USART1RST </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40021040) USART1 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2RSTR ) </loc>
//      <o.14..14> USART1RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB2RSTR_SPI1RST  --------------------------------
// SVD Line: 26720

//  <item> SFDITEM_FIELD__RCC_APB2RSTR_SPI1RST
//    <name> SPI1RST </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40021040) SPI1 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2RSTR ) </loc>
//      <o.12..12> SPI1RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB2RSTR_TIM1RST  --------------------------------
// SVD Line: 26726

//  <item> SFDITEM_FIELD__RCC_APB2RSTR_TIM1RST
//    <name> TIM1RST </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40021040) TIM1 timer reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2RSTR ) </loc>
//      <o.11..11> TIM1RST
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB2RSTR_SYSCFGRST  -------------------------------
// SVD Line: 26732

//  <item> SFDITEM_FIELD__RCC_APB2RSTR_SYSCFGRST
//    <name> SYSCFGRST </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40021040) System configuration (SYSCFG)  reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2RSTR ) </loc>
//      <o.0..0> SYSCFGRST
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: RCC_APB2RSTR  ----------------------------------
// SVD Line: 26693

//  <rtree> SFDITEM_REG__RCC_APB2RSTR
//    <name> APB2RSTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021040) APB2 peripheral reset register </i>
//    <loc> ( (unsigned int)((RCC_APB2RSTR >> 0) & 0xFFFFFFFF), ((RCC_APB2RSTR = (RCC_APB2RSTR & ~(0x35801UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x35801) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_APB2RSTR_TIM16RST </item>
//    <item> SFDITEM_FIELD__RCC_APB2RSTR_TIM15RST </item>
//    <item> SFDITEM_FIELD__RCC_APB2RSTR_USART1RST </item>
//    <item> SFDITEM_FIELD__RCC_APB2RSTR_SPI1RST </item>
//    <item> SFDITEM_FIELD__RCC_APB2RSTR_TIM1RST </item>
//    <item> SFDITEM_FIELD__RCC_APB2RSTR_SYSCFGRST </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_AHB1ENR  -------------------------------
// SVD Line: 26741

unsigned int RCC_AHB1ENR __AT (0x40021048);



// ------------------------------  Field Item: RCC_AHB1ENR_TSCEN  ---------------------------------
// SVD Line: 26751

//  <item> SFDITEM_FIELD__RCC_AHB1ENR_TSCEN
//    <name> TSCEN </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40021048) Touch Sensing Controller clock  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1ENR ) </loc>
//      <o.16..16> TSCEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_AHB1ENR_CRCEN  ---------------------------------
// SVD Line: 26758

//  <item> SFDITEM_FIELD__RCC_AHB1ENR_CRCEN
//    <name> CRCEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40021048) CRC clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1ENR ) </loc>
//      <o.12..12> CRCEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_AHB1ENR_FLASHEN  --------------------------------
// SVD Line: 26764

//  <item> SFDITEM_FIELD__RCC_AHB1ENR_FLASHEN
//    <name> FLASHEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40021048) Flash memory interface clock  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1ENR ) </loc>
//      <o.8..8> FLASHEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_AHB1ENR_DMA2EN  ---------------------------------
// SVD Line: 26771

//  <item> SFDITEM_FIELD__RCC_AHB1ENR_DMA2EN
//    <name> DMA2EN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40021048) DMA2 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1ENR ) </loc>
//      <o.1..1> DMA2EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_AHB1ENR_DMA1EN  ---------------------------------
// SVD Line: 26777

//  <item> SFDITEM_FIELD__RCC_AHB1ENR_DMA1EN
//    <name> DMA1EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40021048) DMA1 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1ENR ) </loc>
//      <o.0..0> DMA1EN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: RCC_AHB1ENR  ----------------------------------
// SVD Line: 26741

//  <rtree> SFDITEM_REG__RCC_AHB1ENR
//    <name> AHB1ENR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021048) AHB1 peripheral clock enable  register </i>
//    <loc> ( (unsigned int)((RCC_AHB1ENR >> 0) & 0xFFFFFFFF), ((RCC_AHB1ENR = (RCC_AHB1ENR & ~(0x11103UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x11103) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_AHB1ENR_TSCEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1ENR_CRCEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1ENR_FLASHEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1ENR_DMA2EN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1ENR_DMA1EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_AHB2ENR  -------------------------------
// SVD Line: 26785

unsigned int RCC_AHB2ENR __AT (0x4002104C);



// ------------------------------  Field Item: RCC_AHB2ENR_RNGEN  ---------------------------------
// SVD Line: 26795

//  <item> SFDITEM_FIELD__RCC_AHB2ENR_RNGEN
//    <name> RNGEN </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x4002104C) Random Number Generator clock  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB2ENR ) </loc>
//      <o.18..18> RNGEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_AHB2ENR_ADCEN  ---------------------------------
// SVD Line: 26802

//  <item> SFDITEM_FIELD__RCC_AHB2ENR_ADCEN
//    <name> ADCEN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4002104C) ADC clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB2ENR ) </loc>
//      <o.13..13> ADCEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_AHB2ENR_GPIOHEN  --------------------------------
// SVD Line: 26808

//  <item> SFDITEM_FIELD__RCC_AHB2ENR_GPIOHEN
//    <name> GPIOHEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4002104C) IO port H clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB2ENR ) </loc>
//      <o.7..7> GPIOHEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_AHB2ENR_GPIOCEN  --------------------------------
// SVD Line: 26814

//  <item> SFDITEM_FIELD__RCC_AHB2ENR_GPIOCEN
//    <name> GPIOCEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002104C) IO port C clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB2ENR ) </loc>
//      <o.2..2> GPIOCEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_AHB2ENR_GPIOBEN  --------------------------------
// SVD Line: 26820

//  <item> SFDITEM_FIELD__RCC_AHB2ENR_GPIOBEN
//    <name> GPIOBEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4002104C) IO port B clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB2ENR ) </loc>
//      <o.1..1> GPIOBEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_AHB2ENR_GPIOAEN  --------------------------------
// SVD Line: 26826

//  <item> SFDITEM_FIELD__RCC_AHB2ENR_GPIOAEN
//    <name> GPIOAEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4002104C) IO port A clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB2ENR ) </loc>
//      <o.0..0> GPIOAEN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: RCC_AHB2ENR  ----------------------------------
// SVD Line: 26785

//  <rtree> SFDITEM_REG__RCC_AHB2ENR
//    <name> AHB2ENR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002104C) AHB2 peripheral clock enable  register </i>
//    <loc> ( (unsigned int)((RCC_AHB2ENR >> 0) & 0xFFFFFFFF), ((RCC_AHB2ENR = (RCC_AHB2ENR & ~(0x42087UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x42087) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_AHB2ENR_RNGEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB2ENR_ADCEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB2ENR_GPIOHEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB2ENR_GPIOCEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB2ENR_GPIOBEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB2ENR_GPIOAEN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_AHB3ENR  -------------------------------
// SVD Line: 26834

unsigned int RCC_AHB3ENR __AT (0x40021050);



// -----------------------------  Field Item: RCC_AHB3ENR_QSPIEN  ---------------------------------
// SVD Line: 26844

//  <item> SFDITEM_FIELD__RCC_AHB3ENR_QSPIEN
//    <name> QSPIEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40021050) QSPIEN </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB3ENR ) </loc>
//      <o.8..8> QSPIEN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: RCC_AHB3ENR  ----------------------------------
// SVD Line: 26834

//  <rtree> SFDITEM_REG__RCC_AHB3ENR
//    <name> AHB3ENR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021050) AHB3 peripheral clock enable  register </i>
//    <loc> ( (unsigned int)((RCC_AHB3ENR >> 0) & 0xFFFFFFFF), ((RCC_AHB3ENR = (RCC_AHB3ENR & ~(0x100UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x100) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_AHB3ENR_QSPIEN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_APB1ENR1  ------------------------------
// SVD Line: 26852

unsigned int RCC_APB1ENR1 __AT (0x40021058);



// -----------------------------  Field Item: RCC_APB1ENR1_TIM2EN  --------------------------------
// SVD Line: 26861

//  <item> SFDITEM_FIELD__RCC_APB1ENR1_TIM2EN
//    <name> TIM2EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40021058) TIM2 timer clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR1 ) </loc>
//      <o.0..0> TIM2EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1ENR1_RTCAPBEN  -------------------------------
// SVD Line: 26867

//  <item> SFDITEM_FIELD__RCC_APB1ENR1_RTCAPBEN
//    <name> RTCAPBEN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40021058) RTC APB clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR1 ) </loc>
//      <o.10..10> RTCAPBEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB1ENR1_WWDGEN  --------------------------------
// SVD Line: 26873

//  <item> SFDITEM_FIELD__RCC_APB1ENR1_WWDGEN
//    <name> WWDGEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40021058) Window watchdog clock  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR1 ) </loc>
//      <o.11..11> WWDGEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1ENR1_USART2EN  -------------------------------
// SVD Line: 26880

//  <item> SFDITEM_FIELD__RCC_APB1ENR1_USART2EN
//    <name> USART2EN </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40021058) USART2 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR1 ) </loc>
//      <o.17..17> USART2EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1ENR1_USART3EN  -------------------------------
// SVD Line: 26886

//  <item> SFDITEM_FIELD__RCC_APB1ENR1_USART3EN
//    <name> USART3EN </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40021058) USART3 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR1 ) </loc>
//      <o.18..18> USART3EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB1ENR1_I2C1EN  --------------------------------
// SVD Line: 26892

//  <item> SFDITEM_FIELD__RCC_APB1ENR1_I2C1EN
//    <name> I2C1EN </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40021058) I2C1 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR1 ) </loc>
//      <o.21..21> I2C1EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB1ENR1_I2C2EN  --------------------------------
// SVD Line: 26898

//  <item> SFDITEM_FIELD__RCC_APB1ENR1_I2C2EN
//    <name> I2C2EN </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40021058) I2C2 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR1 ) </loc>
//      <o.22..22> I2C2EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB1ENR1_I2C3EN  --------------------------------
// SVD Line: 26904

//  <item> SFDITEM_FIELD__RCC_APB1ENR1_I2C3EN
//    <name> I2C3EN </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40021058) I2C3 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR1 ) </loc>
//      <o.23..23> I2C3EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB1ENR1_CRSEN  ---------------------------------
// SVD Line: 26910

//  <item> SFDITEM_FIELD__RCC_APB1ENR1_CRSEN
//    <name> CRSEN </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40021058) CRS clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR1 ) </loc>
//      <o.24..24> CRSEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_APB1ENR1_USBF  ---------------------------------
// SVD Line: 26916

//  <item> SFDITEM_FIELD__RCC_APB1ENR1_USBF
//    <name> USBF </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40021058) USB FS clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR1 ) </loc>
//      <o.26..26> USBF
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB1ENR1_PWREN  ---------------------------------
// SVD Line: 26922

//  <item> SFDITEM_FIELD__RCC_APB1ENR1_PWREN
//    <name> PWREN </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40021058) Power interface clock  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR1 ) </loc>
//      <o.28..28> PWREN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1ENR1_OPAMPEN  --------------------------------
// SVD Line: 26929

//  <item> SFDITEM_FIELD__RCC_APB1ENR1_OPAMPEN
//    <name> OPAMPEN </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40021058) OPAMP interface clock  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR1 ) </loc>
//      <o.30..30> OPAMPEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1ENR1_LPTIM1EN  -------------------------------
// SVD Line: 26936

//  <item> SFDITEM_FIELD__RCC_APB1ENR1_LPTIM1EN
//    <name> LPTIM1EN </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40021058) Low power timer 1 clock  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR1 ) </loc>
//      <o.31..31> LPTIM1EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB1ENR1_TIM6EN  --------------------------------
// SVD Line: 26943

//  <item> SFDITEM_FIELD__RCC_APB1ENR1_TIM6EN
//    <name> TIM6EN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40021058) TIM6 timer clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR1 ) </loc>
//      <o.4..4> TIM6EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB1ENR1_SPI2EN  --------------------------------
// SVD Line: 26949

//  <item> SFDITEM_FIELD__RCC_APB1ENR1_SPI2EN
//    <name> SPI2EN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40021058) SPI2 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR1 ) </loc>
//      <o.14..14> SPI2EN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: RCC_APB1ENR1  ----------------------------------
// SVD Line: 26852

//  <rtree> SFDITEM_REG__RCC_APB1ENR1
//    <name> APB1ENR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021058) APB1ENR1 </i>
//    <loc> ( (unsigned int)((RCC_APB1ENR1 >> 0) & 0xFFFFFFFF), ((RCC_APB1ENR1 = (RCC_APB1ENR1 & ~(0xD5E64C11UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xD5E64C11) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_APB1ENR1_TIM2EN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR1_RTCAPBEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR1_WWDGEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR1_USART2EN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR1_USART3EN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR1_I2C1EN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR1_I2C2EN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR1_I2C3EN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR1_CRSEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR1_USBF </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR1_PWREN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR1_OPAMPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR1_LPTIM1EN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR1_TIM6EN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR1_SPI2EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_APB1ENR2  ------------------------------
// SVD Line: 26957

unsigned int RCC_APB1ENR2 __AT (0x4002105C);



// ----------------------------  Field Item: RCC_APB1ENR2_LPTIM2EN  -------------------------------
// SVD Line: 26967

//  <item> SFDITEM_FIELD__RCC_APB1ENR2_LPTIM2EN
//    <name> LPTIM2EN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4002105C) LPTIM2EN </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR2 ) </loc>
//      <o.5..5> LPTIM2EN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB1ENR2_LPUART1EN  -------------------------------
// SVD Line: 26973

//  <item> SFDITEM_FIELD__RCC_APB1ENR2_LPUART1EN
//    <name> LPUART1EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4002105C) Low power UART 1 clock  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR2 ) </loc>
//      <o.0..0> LPUART1EN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: RCC_APB1ENR2  ----------------------------------
// SVD Line: 26957

//  <rtree> SFDITEM_REG__RCC_APB1ENR2
//    <name> APB1ENR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002105C) APB1 peripheral clock enable register  2 </i>
//    <loc> ( (unsigned int)((RCC_APB1ENR2 >> 0) & 0xFFFFFFFF), ((RCC_APB1ENR2 = (RCC_APB1ENR2 & ~(0x21UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x21) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_APB1ENR2_LPTIM2EN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR2_LPUART1EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_APB2ENR  -------------------------------
// SVD Line: 26982

unsigned int RCC_APB2ENR __AT (0x40021060);



// -----------------------------  Field Item: RCC_APB2ENR_TIM16EN  --------------------------------
// SVD Line: 26991

//  <item> SFDITEM_FIELD__RCC_APB2ENR_TIM16EN
//    <name> TIM16EN </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40021060) TIM16 timer clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2ENR ) </loc>
//      <o.17..17> TIM16EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB2ENR_TIM15EN  --------------------------------
// SVD Line: 26997

//  <item> SFDITEM_FIELD__RCC_APB2ENR_TIM15EN
//    <name> TIM15EN </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40021060) TIM15 timer clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2ENR ) </loc>
//      <o.16..16> TIM15EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB2ENR_USART1EN  --------------------------------
// SVD Line: 27003

//  <item> SFDITEM_FIELD__RCC_APB2ENR_USART1EN
//    <name> USART1EN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40021060) USART1clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2ENR ) </loc>
//      <o.14..14> USART1EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB2ENR_SPI1EN  ---------------------------------
// SVD Line: 27009

//  <item> SFDITEM_FIELD__RCC_APB2ENR_SPI1EN
//    <name> SPI1EN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40021060) SPI1 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2ENR ) </loc>
//      <o.12..12> SPI1EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB2ENR_TIM1EN  ---------------------------------
// SVD Line: 27015

//  <item> SFDITEM_FIELD__RCC_APB2ENR_TIM1EN
//    <name> TIM1EN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40021060) TIM1 timer clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2ENR ) </loc>
//      <o.11..11> TIM1EN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB2ENR_FIREWALLEN  -------------------------------
// SVD Line: 27021

//  <item> SFDITEM_FIELD__RCC_APB2ENR_FIREWALLEN
//    <name> FIREWALLEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40021060) Firewall clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2ENR ) </loc>
//      <o.7..7> FIREWALLEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB2ENR_SYSCFGEN  --------------------------------
// SVD Line: 27027

//  <item> SFDITEM_FIELD__RCC_APB2ENR_SYSCFGEN
//    <name> SYSCFGEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40021060) SYSCFG clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2ENR ) </loc>
//      <o.0..0> SYSCFGEN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: RCC_APB2ENR  ----------------------------------
// SVD Line: 26982

//  <rtree> SFDITEM_REG__RCC_APB2ENR
//    <name> APB2ENR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021060) APB2ENR </i>
//    <loc> ( (unsigned int)((RCC_APB2ENR >> 0) & 0xFFFFFFFF), ((RCC_APB2ENR = (RCC_APB2ENR & ~(0x35881UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x35881) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_APB2ENR_TIM16EN </item>
//    <item> SFDITEM_FIELD__RCC_APB2ENR_TIM15EN </item>
//    <item> SFDITEM_FIELD__RCC_APB2ENR_USART1EN </item>
//    <item> SFDITEM_FIELD__RCC_APB2ENR_SPI1EN </item>
//    <item> SFDITEM_FIELD__RCC_APB2ENR_TIM1EN </item>
//    <item> SFDITEM_FIELD__RCC_APB2ENR_FIREWALLEN </item>
//    <item> SFDITEM_FIELD__RCC_APB2ENR_SYSCFGEN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: RCC_AHB1SMENR  ------------------------------
// SVD Line: 27035

unsigned int RCC_AHB1SMENR __AT (0x40021068);



// ----------------------------  Field Item: RCC_AHB1SMENR_TSCSMEN  -------------------------------
// SVD Line: 27045

//  <item> SFDITEM_FIELD__RCC_AHB1SMENR_TSCSMEN
//    <name> TSCSMEN </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40021068) Touch Sensing Controller clocks enable  during Sleep and Stop modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1SMENR ) </loc>
//      <o.16..16> TSCSMEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_AHB1SMENR_CRCSMEN  -------------------------------
// SVD Line: 27052

//  <item> SFDITEM_FIELD__RCC_AHB1SMENR_CRCSMEN
//    <name> CRCSMEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40021068) CRCSMEN </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1SMENR ) </loc>
//      <o.12..12> CRCSMEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_AHB1SMENR_SRAM1SMEN  ------------------------------
// SVD Line: 27058

//  <item> SFDITEM_FIELD__RCC_AHB1SMENR_SRAM1SMEN
//    <name> SRAM1SMEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40021068) SRAM1 interface clocks enable during  Sleep and Stop modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1SMENR ) </loc>
//      <o.9..9> SRAM1SMEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_AHB1SMENR_FLASHSMEN  ------------------------------
// SVD Line: 27065

//  <item> SFDITEM_FIELD__RCC_AHB1SMENR_FLASHSMEN
//    <name> FLASHSMEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40021068) Flash memory interface clocks enable  during Sleep and Stop modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1SMENR ) </loc>
//      <o.8..8> FLASHSMEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_AHB1SMENR_DMA2SMEN  -------------------------------
// SVD Line: 27072

//  <item> SFDITEM_FIELD__RCC_AHB1SMENR_DMA2SMEN
//    <name> DMA2SMEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40021068) DMA2 clocks enable during Sleep and Stop  modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1SMENR ) </loc>
//      <o.1..1> DMA2SMEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_AHB1SMENR_DMA1SMEN  -------------------------------
// SVD Line: 27079

//  <item> SFDITEM_FIELD__RCC_AHB1SMENR_DMA1SMEN
//    <name> DMA1SMEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40021068) DMA1 clocks enable during Sleep and Stop  modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1SMENR ) </loc>
//      <o.0..0> DMA1SMEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: RCC_AHB1SMENR  ---------------------------------
// SVD Line: 27035

//  <rtree> SFDITEM_REG__RCC_AHB1SMENR
//    <name> AHB1SMENR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021068) AHB1 peripheral clocks enable in Sleep and  Stop modes register </i>
//    <loc> ( (unsigned int)((RCC_AHB1SMENR >> 0) & 0xFFFFFFFF), ((RCC_AHB1SMENR = (RCC_AHB1SMENR & ~(0x11303UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x11303) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_AHB1SMENR_TSCSMEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1SMENR_CRCSMEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1SMENR_SRAM1SMEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1SMENR_FLASHSMEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1SMENR_DMA2SMEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1SMENR_DMA1SMEN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: RCC_AHB2SMENR  ------------------------------
// SVD Line: 27088

unsigned int RCC_AHB2SMENR __AT (0x4002106C);



// ----------------------------  Field Item: RCC_AHB2SMENR_RNGSMEN  -------------------------------
// SVD Line: 27098

//  <item> SFDITEM_FIELD__RCC_AHB2SMENR_RNGSMEN
//    <name> RNGSMEN </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x4002106C) Random Number Generator clocks enable  during Sleep and Stop modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB2SMENR ) </loc>
//      <o.18..18> RNGSMEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_AHB2SMENR_ADCFSSMEN  ------------------------------
// SVD Line: 27105

//  <item> SFDITEM_FIELD__RCC_AHB2SMENR_ADCFSSMEN
//    <name> ADCFSSMEN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4002106C) ADC clocks enable during Sleep and Stop  modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB2SMENR ) </loc>
//      <o.13..13> ADCFSSMEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_AHB2SMENR_SRAM2SMEN  ------------------------------
// SVD Line: 27112

//  <item> SFDITEM_FIELD__RCC_AHB2SMENR_SRAM2SMEN
//    <name> SRAM2SMEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4002106C) SRAM2 interface clocks enable during  Sleep and Stop modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB2SMENR ) </loc>
//      <o.9..9> SRAM2SMEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_AHB2SMENR_GPIOHSMEN  ------------------------------
// SVD Line: 27119

//  <item> SFDITEM_FIELD__RCC_AHB2SMENR_GPIOHSMEN
//    <name> GPIOHSMEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4002106C) IO port H clocks enable during Sleep and  Stop modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB2SMENR ) </loc>
//      <o.7..7> GPIOHSMEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_AHB2SMENR_GPIODSMEN  ------------------------------
// SVD Line: 27126

//  <item> SFDITEM_FIELD__RCC_AHB2SMENR_GPIODSMEN
//    <name> GPIODSMEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4002106C) IO port D clocks enable during Sleep and  Stop modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB2SMENR ) </loc>
//      <o.3..3> GPIODSMEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_AHB2SMENR_GPIOCSMEN  ------------------------------
// SVD Line: 27133

//  <item> SFDITEM_FIELD__RCC_AHB2SMENR_GPIOCSMEN
//    <name> GPIOCSMEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002106C) IO port C clocks enable during Sleep and  Stop modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB2SMENR ) </loc>
//      <o.2..2> GPIOCSMEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_AHB2SMENR_GPIOBSMEN  ------------------------------
// SVD Line: 27140

//  <item> SFDITEM_FIELD__RCC_AHB2SMENR_GPIOBSMEN
//    <name> GPIOBSMEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4002106C) IO port B clocks enable during Sleep and  Stop modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB2SMENR ) </loc>
//      <o.1..1> GPIOBSMEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_AHB2SMENR_GPIOASMEN  ------------------------------
// SVD Line: 27147

//  <item> SFDITEM_FIELD__RCC_AHB2SMENR_GPIOASMEN
//    <name> GPIOASMEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4002106C) IO port A clocks enable during Sleep and  Stop modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB2SMENR ) </loc>
//      <o.0..0> GPIOASMEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: RCC_AHB2SMENR  ---------------------------------
// SVD Line: 27088

//  <rtree> SFDITEM_REG__RCC_AHB2SMENR
//    <name> AHB2SMENR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002106C) AHB2 peripheral clocks enable in Sleep and  Stop modes register </i>
//    <loc> ( (unsigned int)((RCC_AHB2SMENR >> 0) & 0xFFFFFFFF), ((RCC_AHB2SMENR = (RCC_AHB2SMENR & ~(0x4228FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x4228F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_AHB2SMENR_RNGSMEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB2SMENR_ADCFSSMEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB2SMENR_SRAM2SMEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB2SMENR_GPIOHSMEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB2SMENR_GPIODSMEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB2SMENR_GPIOCSMEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB2SMENR_GPIOBSMEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB2SMENR_GPIOASMEN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: RCC_AHB3SMENR  ------------------------------
// SVD Line: 27156

unsigned int RCC_AHB3SMENR __AT (0x40021070);



// ---------------------------  Field Item: RCC_AHB3SMENR_QSPISMEN  -------------------------------
// SVD Line: 27166

//  <item> SFDITEM_FIELD__RCC_AHB3SMENR_QSPISMEN
//    <name> QSPISMEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40021070) QSPISMEN </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB3SMENR ) </loc>
//      <o.8..8> QSPISMEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: RCC_AHB3SMENR  ---------------------------------
// SVD Line: 27156

//  <rtree> SFDITEM_REG__RCC_AHB3SMENR
//    <name> AHB3SMENR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021070) AHB3 peripheral clocks enable in Sleep and  Stop modes register </i>
//    <loc> ( (unsigned int)((RCC_AHB3SMENR >> 0) & 0xFFFFFFFF), ((RCC_AHB3SMENR = (RCC_AHB3SMENR & ~(0x100UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x100) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_AHB3SMENR_QSPISMEN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: RCC_APB1SMENR1  -----------------------------
// SVD Line: 27174

unsigned int RCC_APB1SMENR1 __AT (0x40021078);



// --------------------------  Field Item: RCC_APB1SMENR1_LPTIM1SMEN  -----------------------------
// SVD Line: 27183

//  <item> SFDITEM_FIELD__RCC_APB1SMENR1_LPTIM1SMEN
//    <name> LPTIM1SMEN </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40021078) Low power timer 1 clocks enable during  Sleep and Stop modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1SMENR1 ) </loc>
//      <o.31..31> LPTIM1SMEN
//    </check>
//  </item>
//  


// --------------------------  Field Item: RCC_APB1SMENR1_OPAMPSMEN  ------------------------------
// SVD Line: 27190

//  <item> SFDITEM_FIELD__RCC_APB1SMENR1_OPAMPSMEN
//    <name> OPAMPSMEN </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40021078) OPAMP interface clocks enable during  Sleep and Stop modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1SMENR1 ) </loc>
//      <o.30..30> OPAMPSMEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB1SMENR1_PWRSMEN  -------------------------------
// SVD Line: 27197

//  <item> SFDITEM_FIELD__RCC_APB1SMENR1_PWRSMEN
//    <name> PWRSMEN </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40021078) Power interface clocks enable during  Sleep and Stop modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1SMENR1 ) </loc>
//      <o.28..28> PWRSMEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB1SMENR1_I2C3SMEN  ------------------------------
// SVD Line: 27204

//  <item> SFDITEM_FIELD__RCC_APB1SMENR1_I2C3SMEN
//    <name> I2C3SMEN </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40021078) I2C3 clocks enable during Sleep and Stop  modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1SMENR1 ) </loc>
//      <o.23..23> I2C3SMEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB1SMENR1_I2C2SMEN  ------------------------------
// SVD Line: 27211

//  <item> SFDITEM_FIELD__RCC_APB1SMENR1_I2C2SMEN
//    <name> I2C2SMEN </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40021078) I2C2 clocks enable during Sleep and Stop  modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1SMENR1 ) </loc>
//      <o.22..22> I2C2SMEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB1SMENR1_I2C1SMEN  ------------------------------
// SVD Line: 27218

//  <item> SFDITEM_FIELD__RCC_APB1SMENR1_I2C1SMEN
//    <name> I2C1SMEN </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40021078) I2C1 clocks enable during Sleep and Stop  modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1SMENR1 ) </loc>
//      <o.21..21> I2C1SMEN
//    </check>
//  </item>
//  


// --------------------------  Field Item: RCC_APB1SMENR1_USART3SMEN  -----------------------------
// SVD Line: 27225

//  <item> SFDITEM_FIELD__RCC_APB1SMENR1_USART3SMEN
//    <name> USART3SMEN </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40021078) USART3 clocks enable during Sleep and  Stop modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1SMENR1 ) </loc>
//      <o.18..18> USART3SMEN
//    </check>
//  </item>
//  


// --------------------------  Field Item: RCC_APB1SMENR1_USART2SMEN  -----------------------------
// SVD Line: 27232

//  <item> SFDITEM_FIELD__RCC_APB1SMENR1_USART2SMEN
//    <name> USART2SMEN </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40021078) USART2 clocks enable during Sleep and  Stop modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1SMENR1 ) </loc>
//      <o.17..17> USART2SMEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB1SMENR1_SPI2SMEN  ------------------------------
// SVD Line: 27239

//  <item> SFDITEM_FIELD__RCC_APB1SMENR1_SPI2SMEN
//    <name> SPI2SMEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40021078) SPI2 clocks enable during Sleep and Stop  modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1SMENR1 ) </loc>
//      <o.14..14> SPI2SMEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB1SMENR1_WWDGSMEN  ------------------------------
// SVD Line: 27246

//  <item> SFDITEM_FIELD__RCC_APB1SMENR1_WWDGSMEN
//    <name> WWDGSMEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40021078) Window watchdog clocks enable during  Sleep and Stop modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1SMENR1 ) </loc>
//      <o.11..11> WWDGSMEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB1SMENR1_TIM6SMEN  ------------------------------
// SVD Line: 27253

//  <item> SFDITEM_FIELD__RCC_APB1SMENR1_TIM6SMEN
//    <name> TIM6SMEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40021078) TIM6 timer clocks enable during Sleep  and Stop modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1SMENR1 ) </loc>
//      <o.4..4> TIM6SMEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB1SMENR1_TIM2SMEN  ------------------------------
// SVD Line: 27260

//  <item> SFDITEM_FIELD__RCC_APB1SMENR1_TIM2SMEN
//    <name> TIM2SMEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40021078) TIM2 timer clocks enable during Sleep  and Stop modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1SMENR1 ) </loc>
//      <o.0..0> TIM2SMEN
//    </check>
//  </item>
//  


// --------------------------  Field Item: RCC_APB1SMENR1_RTCAPBSMEN  -----------------------------
// SVD Line: 27267

//  <item> SFDITEM_FIELD__RCC_APB1SMENR1_RTCAPBSMEN
//    <name> RTCAPBSMEN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40021078) RTC APB clock enable during Sleep and  Stop modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1SMENR1 ) </loc>
//      <o.10..10> RTCAPBSMEN
//    </check>
//  </item>
//  


// --------------------------  Field Item: RCC_APB1SMENR1_USBFSSMEN  ------------------------------
// SVD Line: 27274

//  <item> SFDITEM_FIELD__RCC_APB1SMENR1_USBFSSMEN
//    <name> USBFSSMEN </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40021078) USB FS clock enable during Sleep and  Stop modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1SMENR1 ) </loc>
//      <o.26..26> USBFSSMEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB1SMENR1_CRSSMEN  -------------------------------
// SVD Line: 27281

//  <item> SFDITEM_FIELD__RCC_APB1SMENR1_CRSSMEN
//    <name> CRSSMEN </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40021078) CRS clock enable during Sleep and Stop  modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1SMENR1 ) </loc>
//      <o.24..24> CRSSMEN
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: RCC_APB1SMENR1  ---------------------------------
// SVD Line: 27174

//  <rtree> SFDITEM_REG__RCC_APB1SMENR1
//    <name> APB1SMENR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021078) APB1SMENR1 </i>
//    <loc> ( (unsigned int)((RCC_APB1SMENR1 >> 0) & 0xFFFFFFFF), ((RCC_APB1SMENR1 = (RCC_APB1SMENR1 & ~(0xD5E64C11UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xD5E64C11) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_APB1SMENR1_LPTIM1SMEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1SMENR1_OPAMPSMEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1SMENR1_PWRSMEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1SMENR1_I2C3SMEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1SMENR1_I2C2SMEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1SMENR1_I2C1SMEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1SMENR1_USART3SMEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1SMENR1_USART2SMEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1SMENR1_SPI2SMEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1SMENR1_WWDGSMEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1SMENR1_TIM6SMEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1SMENR1_TIM2SMEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1SMENR1_RTCAPBSMEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1SMENR1_USBFSSMEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1SMENR1_CRSSMEN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: RCC_APB1SMENR2  -----------------------------
// SVD Line: 27290

unsigned int RCC_APB1SMENR2 __AT (0x4002107C);



// --------------------------  Field Item: RCC_APB1SMENR2_LPTIM2SMEN  -----------------------------
// SVD Line: 27300

//  <item> SFDITEM_FIELD__RCC_APB1SMENR2_LPTIM2SMEN
//    <name> LPTIM2SMEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4002107C) LPTIM2SMEN </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1SMENR2 ) </loc>
//      <o.5..5> LPTIM2SMEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: RCC_APB1SMENR2_LPUART1SMEN  -----------------------------
// SVD Line: 27306

//  <item> SFDITEM_FIELD__RCC_APB1SMENR2_LPUART1SMEN
//    <name> LPUART1SMEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4002107C) Low power UART 1 clocks enable during  Sleep and Stop modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1SMENR2 ) </loc>
//      <o.0..0> LPUART1SMEN
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: RCC_APB1SMENR2  ---------------------------------
// SVD Line: 27290

//  <rtree> SFDITEM_REG__RCC_APB1SMENR2
//    <name> APB1SMENR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002107C) APB1 peripheral clocks enable in Sleep and  Stop modes register 2 </i>
//    <loc> ( (unsigned int)((RCC_APB1SMENR2 >> 0) & 0xFFFFFFFF), ((RCC_APB1SMENR2 = (RCC_APB1SMENR2 & ~(0x21UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x21) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_APB1SMENR2_LPTIM2SMEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1SMENR2_LPUART1SMEN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: RCC_APB2SMENR  ------------------------------
// SVD Line: 27315

unsigned int RCC_APB2SMENR __AT (0x40021080);



// ---------------------------  Field Item: RCC_APB2SMENR_TIM16SMEN  ------------------------------
// SVD Line: 27324

//  <item> SFDITEM_FIELD__RCC_APB2SMENR_TIM16SMEN
//    <name> TIM16SMEN </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40021080) TIM16 timer clocks enable during Sleep  and Stop modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2SMENR ) </loc>
//      <o.17..17> TIM16SMEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB2SMENR_TIM15SMEN  ------------------------------
// SVD Line: 27331

//  <item> SFDITEM_FIELD__RCC_APB2SMENR_TIM15SMEN
//    <name> TIM15SMEN </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40021080) TIM15 timer clocks enable during Sleep  and Stop modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2SMENR ) </loc>
//      <o.16..16> TIM15SMEN
//    </check>
//  </item>
//  


// --------------------------  Field Item: RCC_APB2SMENR_USART1SMEN  ------------------------------
// SVD Line: 27338

//  <item> SFDITEM_FIELD__RCC_APB2SMENR_USART1SMEN
//    <name> USART1SMEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40021080) USART1clocks enable during Sleep and  Stop modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2SMENR ) </loc>
//      <o.14..14> USART1SMEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB2SMENR_SPI1SMEN  -------------------------------
// SVD Line: 27345

//  <item> SFDITEM_FIELD__RCC_APB2SMENR_SPI1SMEN
//    <name> SPI1SMEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40021080) SPI1 clocks enable during Sleep and Stop  modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2SMENR ) </loc>
//      <o.12..12> SPI1SMEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB2SMENR_TIM1SMEN  -------------------------------
// SVD Line: 27352

//  <item> SFDITEM_FIELD__RCC_APB2SMENR_TIM1SMEN
//    <name> TIM1SMEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40021080) TIM1 timer clocks enable during Sleep  and Stop modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2SMENR ) </loc>
//      <o.11..11> TIM1SMEN
//    </check>
//  </item>
//  


// --------------------------  Field Item: RCC_APB2SMENR_SYSCFGSMEN  ------------------------------
// SVD Line: 27359

//  <item> SFDITEM_FIELD__RCC_APB2SMENR_SYSCFGSMEN
//    <name> SYSCFGSMEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40021080) SYSCFG clocks enable during Sleep and  Stop modes </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2SMENR ) </loc>
//      <o.0..0> SYSCFGSMEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: RCC_APB2SMENR  ---------------------------------
// SVD Line: 27315

//  <rtree> SFDITEM_REG__RCC_APB2SMENR
//    <name> APB2SMENR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021080) APB2SMENR </i>
//    <loc> ( (unsigned int)((RCC_APB2SMENR >> 0) & 0xFFFFFFFF), ((RCC_APB2SMENR = (RCC_APB2SMENR & ~(0x35801UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x35801) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_APB2SMENR_TIM16SMEN </item>
//    <item> SFDITEM_FIELD__RCC_APB2SMENR_TIM15SMEN </item>
//    <item> SFDITEM_FIELD__RCC_APB2SMENR_USART1SMEN </item>
//    <item> SFDITEM_FIELD__RCC_APB2SMENR_SPI1SMEN </item>
//    <item> SFDITEM_FIELD__RCC_APB2SMENR_TIM1SMEN </item>
//    <item> SFDITEM_FIELD__RCC_APB2SMENR_SYSCFGSMEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RCC_CCIPR  --------------------------------
// SVD Line: 27368

unsigned int RCC_CCIPR __AT (0x40021088);



// -----------------------------  Field Item: RCC_CCIPR_CLK48SEL  ---------------------------------
// SVD Line: 27377

//  <item> SFDITEM_FIELD__RCC_CCIPR_CLK48SEL
//    <name> CLK48SEL </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40021088) 48 MHz clock source  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CCIPR >> 26) & 0x3), ((RCC_CCIPR = (RCC_CCIPR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: RCC_CCIPR_LPTIM2SEL  --------------------------------
// SVD Line: 27384

//  <item> SFDITEM_FIELD__RCC_CCIPR_LPTIM2SEL
//    <name> LPTIM2SEL </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40021088) Low power timer 2 clock source  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CCIPR >> 20) & 0x3), ((RCC_CCIPR = (RCC_CCIPR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: RCC_CCIPR_LPTIM1SEL  --------------------------------
// SVD Line: 27391

//  <item> SFDITEM_FIELD__RCC_CCIPR_LPTIM1SEL
//    <name> LPTIM1SEL </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40021088) Low power timer 1 clock source  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CCIPR >> 18) & 0x3), ((RCC_CCIPR = (RCC_CCIPR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: RCC_CCIPR_I2C3SEL  ---------------------------------
// SVD Line: 27398

//  <item> SFDITEM_FIELD__RCC_CCIPR_I2C3SEL
//    <name> I2C3SEL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40021088) I2C3 clock source  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CCIPR >> 16) & 0x3), ((RCC_CCIPR = (RCC_CCIPR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: RCC_CCIPR_I2C2SEL  ---------------------------------
// SVD Line: 27405

//  <item> SFDITEM_FIELD__RCC_CCIPR_I2C2SEL
//    <name> I2C2SEL </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40021088) I2C2 clock source  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CCIPR >> 14) & 0x3), ((RCC_CCIPR = (RCC_CCIPR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: RCC_CCIPR_I2C1SEL  ---------------------------------
// SVD Line: 27412

//  <item> SFDITEM_FIELD__RCC_CCIPR_I2C1SEL
//    <name> I2C1SEL </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40021088) I2C1 clock source  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CCIPR >> 12) & 0x3), ((RCC_CCIPR = (RCC_CCIPR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: RCC_CCIPR_LPUART1SEL  --------------------------------
// SVD Line: 27419

//  <item> SFDITEM_FIELD__RCC_CCIPR_LPUART1SEL
//    <name> LPUART1SEL </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40021088) LPUART1 clock source  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CCIPR >> 10) & 0x3), ((RCC_CCIPR = (RCC_CCIPR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: RCC_CCIPR_USART3SEL  --------------------------------
// SVD Line: 27426

//  <item> SFDITEM_FIELD__RCC_CCIPR_USART3SEL
//    <name> USART3SEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40021088) USART3 clock source  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CCIPR >> 4) & 0x3), ((RCC_CCIPR = (RCC_CCIPR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: RCC_CCIPR_USART2SEL  --------------------------------
// SVD Line: 27433

//  <item> SFDITEM_FIELD__RCC_CCIPR_USART2SEL
//    <name> USART2SEL </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40021088) USART2 clock source  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CCIPR >> 2) & 0x3), ((RCC_CCIPR = (RCC_CCIPR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: RCC_CCIPR_USART1SEL  --------------------------------
// SVD Line: 27440

//  <item> SFDITEM_FIELD__RCC_CCIPR_USART1SEL
//    <name> USART1SEL </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40021088) USART1 clock source  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CCIPR >> 0) & 0x3), ((RCC_CCIPR = (RCC_CCIPR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: RCC_CCIPR_ADCSEL  ----------------------------------
// SVD Line: 27447

//  <item> SFDITEM_FIELD__RCC_CCIPR_ADCSEL
//    <name> ADCSEL </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40021088) ADCSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CCIPR >> 28) & 0x3), ((RCC_CCIPR = (RCC_CCIPR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RCC_CCIPR  -----------------------------------
// SVD Line: 27368

//  <rtree> SFDITEM_REG__RCC_CCIPR
//    <name> CCIPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021088) CCIPR </i>
//    <loc> ( (unsigned int)((RCC_CCIPR >> 0) & 0xFFFFFFFF), ((RCC_CCIPR = (RCC_CCIPR & ~(0x3C3FFC3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3C3FFC3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_CCIPR_CLK48SEL </item>
//    <item> SFDITEM_FIELD__RCC_CCIPR_LPTIM2SEL </item>
//    <item> SFDITEM_FIELD__RCC_CCIPR_LPTIM1SEL </item>
//    <item> SFDITEM_FIELD__RCC_CCIPR_I2C3SEL </item>
//    <item> SFDITEM_FIELD__RCC_CCIPR_I2C2SEL </item>
//    <item> SFDITEM_FIELD__RCC_CCIPR_I2C1SEL </item>
//    <item> SFDITEM_FIELD__RCC_CCIPR_LPUART1SEL </item>
//    <item> SFDITEM_FIELD__RCC_CCIPR_USART3SEL </item>
//    <item> SFDITEM_FIELD__RCC_CCIPR_USART2SEL </item>
//    <item> SFDITEM_FIELD__RCC_CCIPR_USART1SEL </item>
//    <item> SFDITEM_FIELD__RCC_CCIPR_ADCSEL </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RCC_BDCR  --------------------------------
// SVD Line: 27455

unsigned int RCC_BDCR __AT (0x40021090);



// ------------------------------  Field Item: RCC_BDCR_LSCOSEL  ----------------------------------
// SVD Line: 27463

//  <item> SFDITEM_FIELD__RCC_BDCR_LSCOSEL
//    <name> LSCOSEL </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40021090) Low speed clock output  selection </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_BDCR ) </loc>
//      <o.25..25> LSCOSEL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_BDCR_LSCOEN  ----------------------------------
// SVD Line: 27471

//  <item> SFDITEM_FIELD__RCC_BDCR_LSCOEN
//    <name> LSCOEN </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40021090) Low speed clock output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_BDCR ) </loc>
//      <o.24..24> LSCOEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_BDCR_BDRST  -----------------------------------
// SVD Line: 27479

//  <item> SFDITEM_FIELD__RCC_BDCR_BDRST
//    <name> BDRST </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40021090) Backup domain software  reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_BDCR ) </loc>
//      <o.16..16> BDRST
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_BDCR_RTCEN  -----------------------------------
// SVD Line: 27487

//  <item> SFDITEM_FIELD__RCC_BDCR_RTCEN
//    <name> RTCEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40021090) RTC clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_BDCR ) </loc>
//      <o.15..15> RTCEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_BDCR_RTCSEL  ----------------------------------
// SVD Line: 27494

//  <item> SFDITEM_FIELD__RCC_BDCR_RTCSEL
//    <name> RTCSEL </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40021090) RTC clock source selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_BDCR >> 8) & 0x3), ((RCC_BDCR = (RCC_BDCR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: RCC_BDCR_LSECSSD  ----------------------------------
// SVD Line: 27501

//  <item> SFDITEM_FIELD__RCC_BDCR_LSECSSD
//    <name> LSECSSD </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40021090) LSECSSD </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_BDCR ) </loc>
//      <o.6..6> LSECSSD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_BDCR_LSECSSON  ---------------------------------
// SVD Line: 27508

//  <item> SFDITEM_FIELD__RCC_BDCR_LSECSSON
//    <name> LSECSSON </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40021090) LSECSSON </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_BDCR ) </loc>
//      <o.5..5> LSECSSON
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_BDCR_LSEDRV  ----------------------------------
// SVD Line: 27515

//  <item> SFDITEM_FIELD__RCC_BDCR_LSEDRV
//    <name> LSEDRV </name>
//    <rw> 
//    <i> [Bits 4..3] RW (@ 0x40021090) SE oscillator drive  capability </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_BDCR >> 3) & 0x3), ((RCC_BDCR = (RCC_BDCR & ~(0x3UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RCC_BDCR_LSEBYP  ----------------------------------
// SVD Line: 27523

//  <item> SFDITEM_FIELD__RCC_BDCR_LSEBYP
//    <name> LSEBYP </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40021090) LSE oscillator bypass </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_BDCR ) </loc>
//      <o.2..2> LSEBYP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_BDCR_LSERDY  ----------------------------------
// SVD Line: 27530

//  <item> SFDITEM_FIELD__RCC_BDCR_LSERDY
//    <name> LSERDY </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40021090) LSE oscillator ready </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_BDCR ) </loc>
//      <o.1..1> LSERDY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_BDCR_LSEON  -----------------------------------
// SVD Line: 27537

//  <item> SFDITEM_FIELD__RCC_BDCR_LSEON
//    <name> LSEON </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40021090) LSE oscillator enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_BDCR ) </loc>
//      <o.0..0> LSEON
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RCC_BDCR  ------------------------------------
// SVD Line: 27455

//  <rtree> SFDITEM_REG__RCC_BDCR
//    <name> BDCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021090) BDCR </i>
//    <loc> ( (unsigned int)((RCC_BDCR >> 0) & 0xFFFFFFFF), ((RCC_BDCR = (RCC_BDCR & ~(0x301833DUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x301833D) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_BDCR_LSCOSEL </item>
//    <item> SFDITEM_FIELD__RCC_BDCR_LSCOEN </item>
//    <item> SFDITEM_FIELD__RCC_BDCR_BDRST </item>
//    <item> SFDITEM_FIELD__RCC_BDCR_RTCEN </item>
//    <item> SFDITEM_FIELD__RCC_BDCR_RTCSEL </item>
//    <item> SFDITEM_FIELD__RCC_BDCR_LSECSSD </item>
//    <item> SFDITEM_FIELD__RCC_BDCR_LSECSSON </item>
//    <item> SFDITEM_FIELD__RCC_BDCR_LSEDRV </item>
//    <item> SFDITEM_FIELD__RCC_BDCR_LSEBYP </item>
//    <item> SFDITEM_FIELD__RCC_BDCR_LSERDY </item>
//    <item> SFDITEM_FIELD__RCC_BDCR_LSEON </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RCC_CSR  ---------------------------------
// SVD Line: 27546

unsigned int RCC_CSR __AT (0x40021094);



// -------------------------------  Field Item: RCC_CSR_LPWRSTF  ----------------------------------
// SVD Line: 27554

//  <item> SFDITEM_FIELD__RCC_CSR_LPWRSTF
//    <name> LPWRSTF </name>
//    <r> 
//    <i> [Bit 31] RO (@ 0x40021094) Low-power reset flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CSR ) </loc>
//      <o.31..31> LPWRSTF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CSR_WWDGRSTF  ----------------------------------
// SVD Line: 27561

//  <item> SFDITEM_FIELD__RCC_CSR_WWDGRSTF
//    <name> WWDGRSTF </name>
//    <r> 
//    <i> [Bit 30] RO (@ 0x40021094) Window watchdog reset flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CSR ) </loc>
//      <o.30..30> WWDGRSTF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CSR_IWDGRSTF  ----------------------------------
// SVD Line: 27568

//  <item> SFDITEM_FIELD__RCC_CSR_IWDGRSTF
//    <name> IWDGRSTF </name>
//    <r> 
//    <i> [Bit 29] RO (@ 0x40021094) Independent window watchdog reset  flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CSR ) </loc>
//      <o.29..29> IWDGRSTF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CSR_SFTRSTF  ----------------------------------
// SVD Line: 27576

//  <item> SFDITEM_FIELD__RCC_CSR_SFTRSTF
//    <name> SFTRSTF </name>
//    <r> 
//    <i> [Bit 28] RO (@ 0x40021094) Software reset flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CSR ) </loc>
//      <o.28..28> SFTRSTF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CSR_BORRSTF  ----------------------------------
// SVD Line: 27583

//  <item> SFDITEM_FIELD__RCC_CSR_BORRSTF
//    <name> BORRSTF </name>
//    <r> 
//    <i> [Bit 27] RO (@ 0x40021094) BOR flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CSR ) </loc>
//      <o.27..27> BORRSTF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CSR_PINRSTF  ----------------------------------
// SVD Line: 27590

//  <item> SFDITEM_FIELD__RCC_CSR_PINRSTF
//    <name> PINRSTF </name>
//    <r> 
//    <i> [Bit 26] RO (@ 0x40021094) Pin reset flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CSR ) </loc>
//      <o.26..26> PINRSTF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CSR_OBLRSTF  ----------------------------------
// SVD Line: 27597

//  <item> SFDITEM_FIELD__RCC_CSR_OBLRSTF
//    <name> OBLRSTF </name>
//    <r> 
//    <i> [Bit 25] RO (@ 0x40021094) Option byte loader reset  flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CSR ) </loc>
//      <o.25..25> OBLRSTF
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_CSR_FIREWALLRSTF  --------------------------------
// SVD Line: 27605

//  <item> SFDITEM_FIELD__RCC_CSR_FIREWALLRSTF
//    <name> FIREWALLRSTF </name>
//    <r> 
//    <i> [Bit 24] RO (@ 0x40021094) Firewall reset flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CSR ) </loc>
//      <o.24..24> FIREWALLRSTF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CSR_RMVF  ------------------------------------
// SVD Line: 27612

//  <item> SFDITEM_FIELD__RCC_CSR_RMVF
//    <name> RMVF </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40021094) Remove reset flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CSR ) </loc>
//      <o.23..23> RMVF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CSR_MSISRANGE  ---------------------------------
// SVD Line: 27619

//  <item> SFDITEM_FIELD__RCC_CSR_MSISRANGE
//    <name> MSISRANGE </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40021094) SI range after Standby  mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CSR >> 8) & 0xF), ((RCC_CSR = (RCC_CSR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RCC_CSR_LSIRDY  -----------------------------------
// SVD Line: 27627

//  <item> SFDITEM_FIELD__RCC_CSR_LSIRDY
//    <name> LSIRDY </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40021094) LSI oscillator ready </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CSR ) </loc>
//      <o.1..1> LSIRDY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CSR_LSION  -----------------------------------
// SVD Line: 27634

//  <item> SFDITEM_FIELD__RCC_CSR_LSION
//    <name> LSION </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40021094) LSI oscillator enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CSR ) </loc>
//      <o.0..0> LSION
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: RCC_CSR  ------------------------------------
// SVD Line: 27546

//  <rtree> SFDITEM_REG__RCC_CSR
//    <name> CSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021094) CSR </i>
//    <loc> ( (unsigned int)((RCC_CSR >> 0) & 0xFFFFFFFF), ((RCC_CSR = (RCC_CSR & ~(0x800F01UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x800F01) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_CSR_LPWRSTF </item>
//    <item> SFDITEM_FIELD__RCC_CSR_WWDGRSTF </item>
//    <item> SFDITEM_FIELD__RCC_CSR_IWDGRSTF </item>
//    <item> SFDITEM_FIELD__RCC_CSR_SFTRSTF </item>
//    <item> SFDITEM_FIELD__RCC_CSR_BORRSTF </item>
//    <item> SFDITEM_FIELD__RCC_CSR_PINRSTF </item>
//    <item> SFDITEM_FIELD__RCC_CSR_OBLRSTF </item>
//    <item> SFDITEM_FIELD__RCC_CSR_FIREWALLRSTF </item>
//    <item> SFDITEM_FIELD__RCC_CSR_RMVF </item>
//    <item> SFDITEM_FIELD__RCC_CSR_MSISRANGE </item>
//    <item> SFDITEM_FIELD__RCC_CSR_LSIRDY </item>
//    <item> SFDITEM_FIELD__RCC_CSR_LSION </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RCC_CRRCR  --------------------------------
// SVD Line: 27643

unsigned int RCC_CRRCR __AT (0x40021098);



// -----------------------------  Field Item: RCC_CRRCR_HSI48CAL  ---------------------------------
// SVD Line: 27651

//  <item> SFDITEM_FIELD__RCC_CRRCR_HSI48CAL
//    <name> HSI48CAL </name>
//    <r> 
//    <i> [Bits 15..7] RO (@ 0x40021098) HSI48 clock calibration </i>
//    <edit> 
//      <loc> ( (unsigned short)((RCC_CRRCR >> 7) & 0x1FF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: RCC_CRRCR_HSI48RDY  ---------------------------------
// SVD Line: 27658

//  <item> SFDITEM_FIELD__RCC_CRRCR_HSI48RDY
//    <name> HSI48RDY </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40021098) HSI48 clock ready flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CRRCR ) </loc>
//      <o.1..1> HSI48RDY
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CRRCR_HSI48ON  ---------------------------------
// SVD Line: 27665

//  <item> SFDITEM_FIELD__RCC_CRRCR_HSI48ON
//    <name> HSI48ON </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40021098) HSI48 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CRRCR ) </loc>
//      <o.0..0> HSI48ON
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RCC_CRRCR  -----------------------------------
// SVD Line: 27643

//  <rtree> SFDITEM_REG__RCC_CRRCR
//    <name> CRRCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021098) Clock recovery RC register </i>
//    <loc> ( (unsigned int)((RCC_CRRCR >> 0) & 0xFFFFFFFF), ((RCC_CRRCR = (RCC_CRRCR & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_CRRCR_HSI48CAL </item>
//    <item> SFDITEM_FIELD__RCC_CRRCR_HSI48RDY </item>
//    <item> SFDITEM_FIELD__RCC_CRRCR_HSI48ON </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RCC_CCIPR2  -------------------------------
// SVD Line: 27674

unsigned int RCC_CCIPR2 __AT (0x4002109C);



// ----------------------------  Field Item: RCC_CCIPR2_I2C4SEL_1  --------------------------------
// SVD Line: 27683

//  <item> SFDITEM_FIELD__RCC_CCIPR2_I2C4SEL_1
//    <name> I2C4SEL_1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x4002109C) I2C4 clock source  selection </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CCIPR2 ) </loc>
//      <o.1..1> I2C4SEL_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_CCIPR2_I2C4SEL_0  --------------------------------
// SVD Line: 27691

//  <item> SFDITEM_FIELD__RCC_CCIPR2_I2C4SEL_0
//    <name> I2C4SEL_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4002109C) I2C4 clock source  selection </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CCIPR2 ) </loc>
//      <o.0..0> I2C4SEL_0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: RCC_CCIPR2  -----------------------------------
// SVD Line: 27674

//  <rtree> SFDITEM_REG__RCC_CCIPR2
//    <name> CCIPR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002109C) Peripherals independent clock configuration  register </i>
//    <loc> ( (unsigned int)((RCC_CCIPR2 >> 0) & 0xFFFFFFFF), ((RCC_CCIPR2 = (RCC_CCIPR2 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_CCIPR2_I2C4SEL_1 </item>
//    <item> SFDITEM_FIELD__RCC_CCIPR2_I2C4SEL_0 </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: RCC  --------------------------------------
// SVD Line: 25951

//  <view> RCC
//    <name> RCC </name>
//    <item> SFDITEM_REG__RCC_CR </item>
//    <item> SFDITEM_REG__RCC_ICSCR </item>
//    <item> SFDITEM_REG__RCC_CFGR </item>
//    <item> SFDITEM_REG__RCC_PLLCFGR </item>
//    <item> SFDITEM_REG__RCC_CIER </item>
//    <item> SFDITEM_REG__RCC_CIFR </item>
//    <item> SFDITEM_REG__RCC_CICR </item>
//    <item> SFDITEM_REG__RCC_AHB1RSTR </item>
//    <item> SFDITEM_REG__RCC_AHB2RSTR </item>
//    <item> SFDITEM_REG__RCC_AHB3RSTR </item>
//    <item> SFDITEM_REG__RCC_APB1RSTR1 </item>
//    <item> SFDITEM_REG__RCC_APB1RSTR2 </item>
//    <item> SFDITEM_REG__RCC_APB2RSTR </item>
//    <item> SFDITEM_REG__RCC_AHB1ENR </item>
//    <item> SFDITEM_REG__RCC_AHB2ENR </item>
//    <item> SFDITEM_REG__RCC_AHB3ENR </item>
//    <item> SFDITEM_REG__RCC_APB1ENR1 </item>
//    <item> SFDITEM_REG__RCC_APB1ENR2 </item>
//    <item> SFDITEM_REG__RCC_APB2ENR </item>
//    <item> SFDITEM_REG__RCC_AHB1SMENR </item>
//    <item> SFDITEM_REG__RCC_AHB2SMENR </item>
//    <item> SFDITEM_REG__RCC_AHB3SMENR </item>
//    <item> SFDITEM_REG__RCC_APB1SMENR1 </item>
//    <item> SFDITEM_REG__RCC_APB1SMENR2 </item>
//    <item> SFDITEM_REG__RCC_APB2SMENR </item>
//    <item> SFDITEM_REG__RCC_CCIPR </item>
//    <item> SFDITEM_REG__RCC_BDCR </item>
//    <item> SFDITEM_REG__RCC_CSR </item>
//    <item> SFDITEM_REG__RCC_CRRCR </item>
//    <item> SFDITEM_REG__RCC_CCIPR2 </item>
//  </view>
//  


// -----------------------------  Register Item Address: USB_EP0R  --------------------------------
// SVD Line: 27715

unsigned short USB_EP0R __AT (0x40006800);



// ---------------------------------  Field Item: USB_EP0R_EA  ------------------------------------
// SVD Line: 27724

//  <item> SFDITEM_FIELD__USB_EP0R_EA
//    <name> EA </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40006800) Endpoint address </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP0R >> 0) & 0xF), ((USB_EP0R = (USB_EP0R & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USB_EP0R_STAT_TX  ----------------------------------
// SVD Line: 27730

//  <item> SFDITEM_FIELD__USB_EP0R_STAT_TX
//    <name> STAT_TX </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40006800) Status bits, for transmission  transfers </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP0R >> 4) & 0x3), ((USB_EP0R = (USB_EP0R & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USB_EP0R_DTOG_TX  ----------------------------------
// SVD Line: 27737

//  <item> SFDITEM_FIELD__USB_EP0R_DTOG_TX
//    <name> DTOG_TX </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40006800) Data Toggle, for transmission  transfers </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP0R ) </loc>
//      <o.6..6> DTOG_TX
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USB_EP0R_CTR_TX  ----------------------------------
// SVD Line: 27744

//  <item> SFDITEM_FIELD__USB_EP0R_CTR_TX
//    <name> CTR_TX </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40006800) Correct Transfer for  transmission </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP0R ) </loc>
//      <o.7..7> CTR_TX
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USB_EP0R_EP_KIND  ----------------------------------
// SVD Line: 27751

//  <item> SFDITEM_FIELD__USB_EP0R_EP_KIND
//    <name> EP_KIND </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40006800) Endpoint kind </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP0R ) </loc>
//      <o.8..8> EP_KIND
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USB_EP0R_EP_TYPE  ----------------------------------
// SVD Line: 27757

//  <item> SFDITEM_FIELD__USB_EP0R_EP_TYPE
//    <name> EP_TYPE </name>
//    <rw> 
//    <i> [Bits 10..9] RW (@ 0x40006800) Endpoint type </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP0R >> 9) & 0x3), ((USB_EP0R = (USB_EP0R & ~(0x3UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: USB_EP0R_SETUP  -----------------------------------
// SVD Line: 27763

//  <item> SFDITEM_FIELD__USB_EP0R_SETUP
//    <name> SETUP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40006800) Setup transaction  completed </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP0R ) </loc>
//      <o.11..11> SETUP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USB_EP0R_STAT_RX  ----------------------------------
// SVD Line: 27770

//  <item> SFDITEM_FIELD__USB_EP0R_STAT_RX
//    <name> STAT_RX </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40006800) Status bits, for reception  transfers </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP0R >> 12) & 0x3), ((USB_EP0R = (USB_EP0R & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USB_EP0R_DTOG_RX  ----------------------------------
// SVD Line: 27777

//  <item> SFDITEM_FIELD__USB_EP0R_DTOG_RX
//    <name> DTOG_RX </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40006800) Data Toggle, for reception  transfers </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP0R ) </loc>
//      <o.14..14> DTOG_RX
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USB_EP0R_CTR_RX  ----------------------------------
// SVD Line: 27784

//  <item> SFDITEM_FIELD__USB_EP0R_CTR_RX
//    <name> CTR_RX </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40006800) Correct transfer for  reception </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP0R ) </loc>
//      <o.15..15> CTR_RX
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: USB_EP0R  ------------------------------------
// SVD Line: 27715

//  <rtree> SFDITEM_REG__USB_EP0R
//    <name> EP0R </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40006800) endpoint 0 register </i>
//    <loc> ( (unsigned short)((USB_EP0R >> 0) & 0xFFFF), ((USB_EP0R = (USB_EP0R & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_EP0R_EA </item>
//    <item> SFDITEM_FIELD__USB_EP0R_STAT_TX </item>
//    <item> SFDITEM_FIELD__USB_EP0R_DTOG_TX </item>
//    <item> SFDITEM_FIELD__USB_EP0R_CTR_TX </item>
//    <item> SFDITEM_FIELD__USB_EP0R_EP_KIND </item>
//    <item> SFDITEM_FIELD__USB_EP0R_EP_TYPE </item>
//    <item> SFDITEM_FIELD__USB_EP0R_SETUP </item>
//    <item> SFDITEM_FIELD__USB_EP0R_STAT_RX </item>
//    <item> SFDITEM_FIELD__USB_EP0R_DTOG_RX </item>
//    <item> SFDITEM_FIELD__USB_EP0R_CTR_RX </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: USB_EP1R  --------------------------------
// SVD Line: 27793

unsigned short USB_EP1R __AT (0x40006804);



// ---------------------------------  Field Item: USB_EP1R_EA  ------------------------------------
// SVD Line: 27802

//  <item> SFDITEM_FIELD__USB_EP1R_EA
//    <name> EA </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40006804) Endpoint address </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP1R >> 0) & 0xF), ((USB_EP1R = (USB_EP1R & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USB_EP1R_STAT_TX  ----------------------------------
// SVD Line: 27808

//  <item> SFDITEM_FIELD__USB_EP1R_STAT_TX
//    <name> STAT_TX </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40006804) Status bits, for transmission  transfers </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP1R >> 4) & 0x3), ((USB_EP1R = (USB_EP1R & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USB_EP1R_DTOG_TX  ----------------------------------
// SVD Line: 27815

//  <item> SFDITEM_FIELD__USB_EP1R_DTOG_TX
//    <name> DTOG_TX </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40006804) Data Toggle, for transmission  transfers </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP1R ) </loc>
//      <o.6..6> DTOG_TX
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USB_EP1R_CTR_TX  ----------------------------------
// SVD Line: 27822

//  <item> SFDITEM_FIELD__USB_EP1R_CTR_TX
//    <name> CTR_TX </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40006804) Correct Transfer for  transmission </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP1R ) </loc>
//      <o.7..7> CTR_TX
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USB_EP1R_EP_KIND  ----------------------------------
// SVD Line: 27829

//  <item> SFDITEM_FIELD__USB_EP1R_EP_KIND
//    <name> EP_KIND </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40006804) Endpoint kind </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP1R ) </loc>
//      <o.8..8> EP_KIND
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USB_EP1R_EP_TYPE  ----------------------------------
// SVD Line: 27835

//  <item> SFDITEM_FIELD__USB_EP1R_EP_TYPE
//    <name> EP_TYPE </name>
//    <rw> 
//    <i> [Bits 10..9] RW (@ 0x40006804) Endpoint type </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP1R >> 9) & 0x3), ((USB_EP1R = (USB_EP1R & ~(0x3UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: USB_EP1R_SETUP  -----------------------------------
// SVD Line: 27841

//  <item> SFDITEM_FIELD__USB_EP1R_SETUP
//    <name> SETUP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40006804) Setup transaction  completed </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP1R ) </loc>
//      <o.11..11> SETUP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USB_EP1R_STAT_RX  ----------------------------------
// SVD Line: 27848

//  <item> SFDITEM_FIELD__USB_EP1R_STAT_RX
//    <name> STAT_RX </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40006804) Status bits, for reception  transfers </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP1R >> 12) & 0x3), ((USB_EP1R = (USB_EP1R & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USB_EP1R_DTOG_RX  ----------------------------------
// SVD Line: 27855

//  <item> SFDITEM_FIELD__USB_EP1R_DTOG_RX
//    <name> DTOG_RX </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40006804) Data Toggle, for reception  transfers </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP1R ) </loc>
//      <o.14..14> DTOG_RX
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USB_EP1R_CTR_RX  ----------------------------------
// SVD Line: 27862

//  <item> SFDITEM_FIELD__USB_EP1R_CTR_RX
//    <name> CTR_RX </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40006804) Correct transfer for  reception </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP1R ) </loc>
//      <o.15..15> CTR_RX
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: USB_EP1R  ------------------------------------
// SVD Line: 27793

//  <rtree> SFDITEM_REG__USB_EP1R
//    <name> EP1R </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40006804) endpoint 1 register </i>
//    <loc> ( (unsigned short)((USB_EP1R >> 0) & 0xFFFF), ((USB_EP1R = (USB_EP1R & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_EP1R_EA </item>
//    <item> SFDITEM_FIELD__USB_EP1R_STAT_TX </item>
//    <item> SFDITEM_FIELD__USB_EP1R_DTOG_TX </item>
//    <item> SFDITEM_FIELD__USB_EP1R_CTR_TX </item>
//    <item> SFDITEM_FIELD__USB_EP1R_EP_KIND </item>
//    <item> SFDITEM_FIELD__USB_EP1R_EP_TYPE </item>
//    <item> SFDITEM_FIELD__USB_EP1R_SETUP </item>
//    <item> SFDITEM_FIELD__USB_EP1R_STAT_RX </item>
//    <item> SFDITEM_FIELD__USB_EP1R_DTOG_RX </item>
//    <item> SFDITEM_FIELD__USB_EP1R_CTR_RX </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: USB_EP2R  --------------------------------
// SVD Line: 27871

unsigned short USB_EP2R __AT (0x40006808);



// ---------------------------------  Field Item: USB_EP2R_EA  ------------------------------------
// SVD Line: 27880

//  <item> SFDITEM_FIELD__USB_EP2R_EA
//    <name> EA </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40006808) Endpoint address </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP2R >> 0) & 0xF), ((USB_EP2R = (USB_EP2R & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USB_EP2R_STAT_TX  ----------------------------------
// SVD Line: 27886

//  <item> SFDITEM_FIELD__USB_EP2R_STAT_TX
//    <name> STAT_TX </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40006808) Status bits, for transmission  transfers </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP2R >> 4) & 0x3), ((USB_EP2R = (USB_EP2R & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USB_EP2R_DTOG_TX  ----------------------------------
// SVD Line: 27893

//  <item> SFDITEM_FIELD__USB_EP2R_DTOG_TX
//    <name> DTOG_TX </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40006808) Data Toggle, for transmission  transfers </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP2R ) </loc>
//      <o.6..6> DTOG_TX
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USB_EP2R_CTR_TX  ----------------------------------
// SVD Line: 27900

//  <item> SFDITEM_FIELD__USB_EP2R_CTR_TX
//    <name> CTR_TX </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40006808) Correct Transfer for  transmission </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP2R ) </loc>
//      <o.7..7> CTR_TX
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USB_EP2R_EP_KIND  ----------------------------------
// SVD Line: 27907

//  <item> SFDITEM_FIELD__USB_EP2R_EP_KIND
//    <name> EP_KIND </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40006808) Endpoint kind </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP2R ) </loc>
//      <o.8..8> EP_KIND
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USB_EP2R_EP_TYPE  ----------------------------------
// SVD Line: 27913

//  <item> SFDITEM_FIELD__USB_EP2R_EP_TYPE
//    <name> EP_TYPE </name>
//    <rw> 
//    <i> [Bits 10..9] RW (@ 0x40006808) Endpoint type </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP2R >> 9) & 0x3), ((USB_EP2R = (USB_EP2R & ~(0x3UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: USB_EP2R_SETUP  -----------------------------------
// SVD Line: 27919

//  <item> SFDITEM_FIELD__USB_EP2R_SETUP
//    <name> SETUP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40006808) Setup transaction  completed </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP2R ) </loc>
//      <o.11..11> SETUP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USB_EP2R_STAT_RX  ----------------------------------
// SVD Line: 27926

//  <item> SFDITEM_FIELD__USB_EP2R_STAT_RX
//    <name> STAT_RX </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40006808) Status bits, for reception  transfers </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP2R >> 12) & 0x3), ((USB_EP2R = (USB_EP2R & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USB_EP2R_DTOG_RX  ----------------------------------
// SVD Line: 27933

//  <item> SFDITEM_FIELD__USB_EP2R_DTOG_RX
//    <name> DTOG_RX </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40006808) Data Toggle, for reception  transfers </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP2R ) </loc>
//      <o.14..14> DTOG_RX
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USB_EP2R_CTR_RX  ----------------------------------
// SVD Line: 27940

//  <item> SFDITEM_FIELD__USB_EP2R_CTR_RX
//    <name> CTR_RX </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40006808) Correct transfer for  reception </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP2R ) </loc>
//      <o.15..15> CTR_RX
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: USB_EP2R  ------------------------------------
// SVD Line: 27871

//  <rtree> SFDITEM_REG__USB_EP2R
//    <name> EP2R </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40006808) endpoint 2 register </i>
//    <loc> ( (unsigned short)((USB_EP2R >> 0) & 0xFFFF), ((USB_EP2R = (USB_EP2R & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_EP2R_EA </item>
//    <item> SFDITEM_FIELD__USB_EP2R_STAT_TX </item>
//    <item> SFDITEM_FIELD__USB_EP2R_DTOG_TX </item>
//    <item> SFDITEM_FIELD__USB_EP2R_CTR_TX </item>
//    <item> SFDITEM_FIELD__USB_EP2R_EP_KIND </item>
//    <item> SFDITEM_FIELD__USB_EP2R_EP_TYPE </item>
//    <item> SFDITEM_FIELD__USB_EP2R_SETUP </item>
//    <item> SFDITEM_FIELD__USB_EP2R_STAT_RX </item>
//    <item> SFDITEM_FIELD__USB_EP2R_DTOG_RX </item>
//    <item> SFDITEM_FIELD__USB_EP2R_CTR_RX </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: USB_EP3R  --------------------------------
// SVD Line: 27949

unsigned short USB_EP3R __AT (0x4000680C);



// ---------------------------------  Field Item: USB_EP3R_EA  ------------------------------------
// SVD Line: 27958

//  <item> SFDITEM_FIELD__USB_EP3R_EA
//    <name> EA </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4000680C) Endpoint address </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP3R >> 0) & 0xF), ((USB_EP3R = (USB_EP3R & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USB_EP3R_STAT_TX  ----------------------------------
// SVD Line: 27964

//  <item> SFDITEM_FIELD__USB_EP3R_STAT_TX
//    <name> STAT_TX </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4000680C) Status bits, for transmission  transfers </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP3R >> 4) & 0x3), ((USB_EP3R = (USB_EP3R & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USB_EP3R_DTOG_TX  ----------------------------------
// SVD Line: 27971

//  <item> SFDITEM_FIELD__USB_EP3R_DTOG_TX
//    <name> DTOG_TX </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000680C) Data Toggle, for transmission  transfers </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP3R ) </loc>
//      <o.6..6> DTOG_TX
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USB_EP3R_CTR_TX  ----------------------------------
// SVD Line: 27978

//  <item> SFDITEM_FIELD__USB_EP3R_CTR_TX
//    <name> CTR_TX </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000680C) Correct Transfer for  transmission </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP3R ) </loc>
//      <o.7..7> CTR_TX
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USB_EP3R_EP_KIND  ----------------------------------
// SVD Line: 27985

//  <item> SFDITEM_FIELD__USB_EP3R_EP_KIND
//    <name> EP_KIND </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000680C) Endpoint kind </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP3R ) </loc>
//      <o.8..8> EP_KIND
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USB_EP3R_EP_TYPE  ----------------------------------
// SVD Line: 27991

//  <item> SFDITEM_FIELD__USB_EP3R_EP_TYPE
//    <name> EP_TYPE </name>
//    <rw> 
//    <i> [Bits 10..9] RW (@ 0x4000680C) Endpoint type </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP3R >> 9) & 0x3), ((USB_EP3R = (USB_EP3R & ~(0x3UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: USB_EP3R_SETUP  -----------------------------------
// SVD Line: 27997

//  <item> SFDITEM_FIELD__USB_EP3R_SETUP
//    <name> SETUP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000680C) Setup transaction  completed </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP3R ) </loc>
//      <o.11..11> SETUP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USB_EP3R_STAT_RX  ----------------------------------
// SVD Line: 28004

//  <item> SFDITEM_FIELD__USB_EP3R_STAT_RX
//    <name> STAT_RX </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4000680C) Status bits, for reception  transfers </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP3R >> 12) & 0x3), ((USB_EP3R = (USB_EP3R & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USB_EP3R_DTOG_RX  ----------------------------------
// SVD Line: 28011

//  <item> SFDITEM_FIELD__USB_EP3R_DTOG_RX
//    <name> DTOG_RX </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4000680C) Data Toggle, for reception  transfers </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP3R ) </loc>
//      <o.14..14> DTOG_RX
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USB_EP3R_CTR_RX  ----------------------------------
// SVD Line: 28018

//  <item> SFDITEM_FIELD__USB_EP3R_CTR_RX
//    <name> CTR_RX </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000680C) Correct transfer for  reception </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP3R ) </loc>
//      <o.15..15> CTR_RX
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: USB_EP3R  ------------------------------------
// SVD Line: 27949

//  <rtree> SFDITEM_REG__USB_EP3R
//    <name> EP3R </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000680C) endpoint 3 register </i>
//    <loc> ( (unsigned short)((USB_EP3R >> 0) & 0xFFFF), ((USB_EP3R = (USB_EP3R & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_EP3R_EA </item>
//    <item> SFDITEM_FIELD__USB_EP3R_STAT_TX </item>
//    <item> SFDITEM_FIELD__USB_EP3R_DTOG_TX </item>
//    <item> SFDITEM_FIELD__USB_EP3R_CTR_TX </item>
//    <item> SFDITEM_FIELD__USB_EP3R_EP_KIND </item>
//    <item> SFDITEM_FIELD__USB_EP3R_EP_TYPE </item>
//    <item> SFDITEM_FIELD__USB_EP3R_SETUP </item>
//    <item> SFDITEM_FIELD__USB_EP3R_STAT_RX </item>
//    <item> SFDITEM_FIELD__USB_EP3R_DTOG_RX </item>
//    <item> SFDITEM_FIELD__USB_EP3R_CTR_RX </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: USB_EP4R  --------------------------------
// SVD Line: 28027

unsigned short USB_EP4R __AT (0x40006810);



// ---------------------------------  Field Item: USB_EP4R_EA  ------------------------------------
// SVD Line: 28036

//  <item> SFDITEM_FIELD__USB_EP4R_EA
//    <name> EA </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40006810) Endpoint address </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP4R >> 0) & 0xF), ((USB_EP4R = (USB_EP4R & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USB_EP4R_STAT_TX  ----------------------------------
// SVD Line: 28042

//  <item> SFDITEM_FIELD__USB_EP4R_STAT_TX
//    <name> STAT_TX </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40006810) Status bits, for transmission  transfers </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP4R >> 4) & 0x3), ((USB_EP4R = (USB_EP4R & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USB_EP4R_DTOG_TX  ----------------------------------
// SVD Line: 28049

//  <item> SFDITEM_FIELD__USB_EP4R_DTOG_TX
//    <name> DTOG_TX </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40006810) Data Toggle, for transmission  transfers </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP4R ) </loc>
//      <o.6..6> DTOG_TX
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USB_EP4R_CTR_TX  ----------------------------------
// SVD Line: 28056

//  <item> SFDITEM_FIELD__USB_EP4R_CTR_TX
//    <name> CTR_TX </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40006810) Correct Transfer for  transmission </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP4R ) </loc>
//      <o.7..7> CTR_TX
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USB_EP4R_EP_KIND  ----------------------------------
// SVD Line: 28063

//  <item> SFDITEM_FIELD__USB_EP4R_EP_KIND
//    <name> EP_KIND </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40006810) Endpoint kind </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP4R ) </loc>
//      <o.8..8> EP_KIND
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USB_EP4R_EP_TYPE  ----------------------------------
// SVD Line: 28069

//  <item> SFDITEM_FIELD__USB_EP4R_EP_TYPE
//    <name> EP_TYPE </name>
//    <rw> 
//    <i> [Bits 10..9] RW (@ 0x40006810) Endpoint type </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP4R >> 9) & 0x3), ((USB_EP4R = (USB_EP4R & ~(0x3UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: USB_EP4R_SETUP  -----------------------------------
// SVD Line: 28075

//  <item> SFDITEM_FIELD__USB_EP4R_SETUP
//    <name> SETUP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40006810) Setup transaction  completed </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP4R ) </loc>
//      <o.11..11> SETUP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USB_EP4R_STAT_RX  ----------------------------------
// SVD Line: 28082

//  <item> SFDITEM_FIELD__USB_EP4R_STAT_RX
//    <name> STAT_RX </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40006810) Status bits, for reception  transfers </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP4R >> 12) & 0x3), ((USB_EP4R = (USB_EP4R & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USB_EP4R_DTOG_RX  ----------------------------------
// SVD Line: 28089

//  <item> SFDITEM_FIELD__USB_EP4R_DTOG_RX
//    <name> DTOG_RX </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40006810) Data Toggle, for reception  transfers </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP4R ) </loc>
//      <o.14..14> DTOG_RX
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USB_EP4R_CTR_RX  ----------------------------------
// SVD Line: 28096

//  <item> SFDITEM_FIELD__USB_EP4R_CTR_RX
//    <name> CTR_RX </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40006810) Correct transfer for  reception </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP4R ) </loc>
//      <o.15..15> CTR_RX
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: USB_EP4R  ------------------------------------
// SVD Line: 28027

//  <rtree> SFDITEM_REG__USB_EP4R
//    <name> EP4R </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40006810) endpoint 4 register </i>
//    <loc> ( (unsigned short)((USB_EP4R >> 0) & 0xFFFF), ((USB_EP4R = (USB_EP4R & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_EP4R_EA </item>
//    <item> SFDITEM_FIELD__USB_EP4R_STAT_TX </item>
//    <item> SFDITEM_FIELD__USB_EP4R_DTOG_TX </item>
//    <item> SFDITEM_FIELD__USB_EP4R_CTR_TX </item>
//    <item> SFDITEM_FIELD__USB_EP4R_EP_KIND </item>
//    <item> SFDITEM_FIELD__USB_EP4R_EP_TYPE </item>
//    <item> SFDITEM_FIELD__USB_EP4R_SETUP </item>
//    <item> SFDITEM_FIELD__USB_EP4R_STAT_RX </item>
//    <item> SFDITEM_FIELD__USB_EP4R_DTOG_RX </item>
//    <item> SFDITEM_FIELD__USB_EP4R_CTR_RX </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: USB_EP5R  --------------------------------
// SVD Line: 28105

unsigned short USB_EP5R __AT (0x40006814);



// ---------------------------------  Field Item: USB_EP5R_EA  ------------------------------------
// SVD Line: 28114

//  <item> SFDITEM_FIELD__USB_EP5R_EA
//    <name> EA </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40006814) Endpoint address </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP5R >> 0) & 0xF), ((USB_EP5R = (USB_EP5R & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USB_EP5R_STAT_TX  ----------------------------------
// SVD Line: 28120

//  <item> SFDITEM_FIELD__USB_EP5R_STAT_TX
//    <name> STAT_TX </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40006814) Status bits, for transmission  transfers </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP5R >> 4) & 0x3), ((USB_EP5R = (USB_EP5R & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USB_EP5R_DTOG_TX  ----------------------------------
// SVD Line: 28127

//  <item> SFDITEM_FIELD__USB_EP5R_DTOG_TX
//    <name> DTOG_TX </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40006814) Data Toggle, for transmission  transfers </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP5R ) </loc>
//      <o.6..6> DTOG_TX
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USB_EP5R_CTR_TX  ----------------------------------
// SVD Line: 28134

//  <item> SFDITEM_FIELD__USB_EP5R_CTR_TX
//    <name> CTR_TX </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40006814) Correct Transfer for  transmission </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP5R ) </loc>
//      <o.7..7> CTR_TX
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USB_EP5R_EP_KIND  ----------------------------------
// SVD Line: 28141

//  <item> SFDITEM_FIELD__USB_EP5R_EP_KIND
//    <name> EP_KIND </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40006814) Endpoint kind </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP5R ) </loc>
//      <o.8..8> EP_KIND
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USB_EP5R_EP_TYPE  ----------------------------------
// SVD Line: 28147

//  <item> SFDITEM_FIELD__USB_EP5R_EP_TYPE
//    <name> EP_TYPE </name>
//    <rw> 
//    <i> [Bits 10..9] RW (@ 0x40006814) Endpoint type </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP5R >> 9) & 0x3), ((USB_EP5R = (USB_EP5R & ~(0x3UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: USB_EP5R_SETUP  -----------------------------------
// SVD Line: 28153

//  <item> SFDITEM_FIELD__USB_EP5R_SETUP
//    <name> SETUP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40006814) Setup transaction  completed </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP5R ) </loc>
//      <o.11..11> SETUP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USB_EP5R_STAT_RX  ----------------------------------
// SVD Line: 28160

//  <item> SFDITEM_FIELD__USB_EP5R_STAT_RX
//    <name> STAT_RX </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40006814) Status bits, for reception  transfers </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP5R >> 12) & 0x3), ((USB_EP5R = (USB_EP5R & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USB_EP5R_DTOG_RX  ----------------------------------
// SVD Line: 28167

//  <item> SFDITEM_FIELD__USB_EP5R_DTOG_RX
//    <name> DTOG_RX </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40006814) Data Toggle, for reception  transfers </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP5R ) </loc>
//      <o.14..14> DTOG_RX
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USB_EP5R_CTR_RX  ----------------------------------
// SVD Line: 28174

//  <item> SFDITEM_FIELD__USB_EP5R_CTR_RX
//    <name> CTR_RX </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40006814) Correct transfer for  reception </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP5R ) </loc>
//      <o.15..15> CTR_RX
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: USB_EP5R  ------------------------------------
// SVD Line: 28105

//  <rtree> SFDITEM_REG__USB_EP5R
//    <name> EP5R </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40006814) endpoint 5 register </i>
//    <loc> ( (unsigned short)((USB_EP5R >> 0) & 0xFFFF), ((USB_EP5R = (USB_EP5R & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_EP5R_EA </item>
//    <item> SFDITEM_FIELD__USB_EP5R_STAT_TX </item>
//    <item> SFDITEM_FIELD__USB_EP5R_DTOG_TX </item>
//    <item> SFDITEM_FIELD__USB_EP5R_CTR_TX </item>
//    <item> SFDITEM_FIELD__USB_EP5R_EP_KIND </item>
//    <item> SFDITEM_FIELD__USB_EP5R_EP_TYPE </item>
//    <item> SFDITEM_FIELD__USB_EP5R_SETUP </item>
//    <item> SFDITEM_FIELD__USB_EP5R_STAT_RX </item>
//    <item> SFDITEM_FIELD__USB_EP5R_DTOG_RX </item>
//    <item> SFDITEM_FIELD__USB_EP5R_CTR_RX </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: USB_EP6R  --------------------------------
// SVD Line: 28183

unsigned short USB_EP6R __AT (0x40006818);



// ---------------------------------  Field Item: USB_EP6R_EA  ------------------------------------
// SVD Line: 28192

//  <item> SFDITEM_FIELD__USB_EP6R_EA
//    <name> EA </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40006818) Endpoint address </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP6R >> 0) & 0xF), ((USB_EP6R = (USB_EP6R & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USB_EP6R_STAT_TX  ----------------------------------
// SVD Line: 28198

//  <item> SFDITEM_FIELD__USB_EP6R_STAT_TX
//    <name> STAT_TX </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40006818) Status bits, for transmission  transfers </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP6R >> 4) & 0x3), ((USB_EP6R = (USB_EP6R & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USB_EP6R_DTOG_TX  ----------------------------------
// SVD Line: 28205

//  <item> SFDITEM_FIELD__USB_EP6R_DTOG_TX
//    <name> DTOG_TX </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40006818) Data Toggle, for transmission  transfers </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP6R ) </loc>
//      <o.6..6> DTOG_TX
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USB_EP6R_CTR_TX  ----------------------------------
// SVD Line: 28212

//  <item> SFDITEM_FIELD__USB_EP6R_CTR_TX
//    <name> CTR_TX </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40006818) Correct Transfer for  transmission </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP6R ) </loc>
//      <o.7..7> CTR_TX
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USB_EP6R_EP_KIND  ----------------------------------
// SVD Line: 28219

//  <item> SFDITEM_FIELD__USB_EP6R_EP_KIND
//    <name> EP_KIND </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40006818) Endpoint kind </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP6R ) </loc>
//      <o.8..8> EP_KIND
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USB_EP6R_EP_TYPE  ----------------------------------
// SVD Line: 28225

//  <item> SFDITEM_FIELD__USB_EP6R_EP_TYPE
//    <name> EP_TYPE </name>
//    <rw> 
//    <i> [Bits 10..9] RW (@ 0x40006818) Endpoint type </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP6R >> 9) & 0x3), ((USB_EP6R = (USB_EP6R & ~(0x3UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: USB_EP6R_SETUP  -----------------------------------
// SVD Line: 28231

//  <item> SFDITEM_FIELD__USB_EP6R_SETUP
//    <name> SETUP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40006818) Setup transaction  completed </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP6R ) </loc>
//      <o.11..11> SETUP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USB_EP6R_STAT_RX  ----------------------------------
// SVD Line: 28238

//  <item> SFDITEM_FIELD__USB_EP6R_STAT_RX
//    <name> STAT_RX </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40006818) Status bits, for reception  transfers </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP6R >> 12) & 0x3), ((USB_EP6R = (USB_EP6R & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USB_EP6R_DTOG_RX  ----------------------------------
// SVD Line: 28245

//  <item> SFDITEM_FIELD__USB_EP6R_DTOG_RX
//    <name> DTOG_RX </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40006818) Data Toggle, for reception  transfers </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP6R ) </loc>
//      <o.14..14> DTOG_RX
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USB_EP6R_CTR_RX  ----------------------------------
// SVD Line: 28252

//  <item> SFDITEM_FIELD__USB_EP6R_CTR_RX
//    <name> CTR_RX </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40006818) Correct transfer for  reception </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP6R ) </loc>
//      <o.15..15> CTR_RX
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: USB_EP6R  ------------------------------------
// SVD Line: 28183

//  <rtree> SFDITEM_REG__USB_EP6R
//    <name> EP6R </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40006818) endpoint 6 register </i>
//    <loc> ( (unsigned short)((USB_EP6R >> 0) & 0xFFFF), ((USB_EP6R = (USB_EP6R & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_EP6R_EA </item>
//    <item> SFDITEM_FIELD__USB_EP6R_STAT_TX </item>
//    <item> SFDITEM_FIELD__USB_EP6R_DTOG_TX </item>
//    <item> SFDITEM_FIELD__USB_EP6R_CTR_TX </item>
//    <item> SFDITEM_FIELD__USB_EP6R_EP_KIND </item>
//    <item> SFDITEM_FIELD__USB_EP6R_EP_TYPE </item>
//    <item> SFDITEM_FIELD__USB_EP6R_SETUP </item>
//    <item> SFDITEM_FIELD__USB_EP6R_STAT_RX </item>
//    <item> SFDITEM_FIELD__USB_EP6R_DTOG_RX </item>
//    <item> SFDITEM_FIELD__USB_EP6R_CTR_RX </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: USB_EP7R  --------------------------------
// SVD Line: 28261

unsigned short USB_EP7R __AT (0x4000681C);



// ---------------------------------  Field Item: USB_EP7R_EA  ------------------------------------
// SVD Line: 28270

//  <item> SFDITEM_FIELD__USB_EP7R_EA
//    <name> EA </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4000681C) Endpoint address </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP7R >> 0) & 0xF), ((USB_EP7R = (USB_EP7R & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USB_EP7R_STAT_TX  ----------------------------------
// SVD Line: 28276

//  <item> SFDITEM_FIELD__USB_EP7R_STAT_TX
//    <name> STAT_TX </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4000681C) Status bits, for transmission  transfers </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP7R >> 4) & 0x3), ((USB_EP7R = (USB_EP7R & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USB_EP7R_DTOG_TX  ----------------------------------
// SVD Line: 28283

//  <item> SFDITEM_FIELD__USB_EP7R_DTOG_TX
//    <name> DTOG_TX </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000681C) Data Toggle, for transmission  transfers </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP7R ) </loc>
//      <o.6..6> DTOG_TX
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USB_EP7R_CTR_TX  ----------------------------------
// SVD Line: 28290

//  <item> SFDITEM_FIELD__USB_EP7R_CTR_TX
//    <name> CTR_TX </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000681C) Correct Transfer for  transmission </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP7R ) </loc>
//      <o.7..7> CTR_TX
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USB_EP7R_EP_KIND  ----------------------------------
// SVD Line: 28297

//  <item> SFDITEM_FIELD__USB_EP7R_EP_KIND
//    <name> EP_KIND </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000681C) Endpoint kind </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP7R ) </loc>
//      <o.8..8> EP_KIND
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USB_EP7R_EP_TYPE  ----------------------------------
// SVD Line: 28303

//  <item> SFDITEM_FIELD__USB_EP7R_EP_TYPE
//    <name> EP_TYPE </name>
//    <rw> 
//    <i> [Bits 10..9] RW (@ 0x4000681C) Endpoint type </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP7R >> 9) & 0x3), ((USB_EP7R = (USB_EP7R & ~(0x3UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: USB_EP7R_SETUP  -----------------------------------
// SVD Line: 28309

//  <item> SFDITEM_FIELD__USB_EP7R_SETUP
//    <name> SETUP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000681C) Setup transaction  completed </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP7R ) </loc>
//      <o.11..11> SETUP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USB_EP7R_STAT_RX  ----------------------------------
// SVD Line: 28316

//  <item> SFDITEM_FIELD__USB_EP7R_STAT_RX
//    <name> STAT_RX </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4000681C) Status bits, for reception  transfers </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_EP7R >> 12) & 0x3), ((USB_EP7R = (USB_EP7R & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USB_EP7R_DTOG_RX  ----------------------------------
// SVD Line: 28323

//  <item> SFDITEM_FIELD__USB_EP7R_DTOG_RX
//    <name> DTOG_RX </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4000681C) Data Toggle, for reception  transfers </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP7R ) </loc>
//      <o.14..14> DTOG_RX
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USB_EP7R_CTR_RX  ----------------------------------
// SVD Line: 28330

//  <item> SFDITEM_FIELD__USB_EP7R_CTR_RX
//    <name> CTR_RX </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000681C) Correct transfer for  reception </i>
//    <check> 
//      <loc> ( (unsigned short) USB_EP7R ) </loc>
//      <o.15..15> CTR_RX
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: USB_EP7R  ------------------------------------
// SVD Line: 28261

//  <rtree> SFDITEM_REG__USB_EP7R
//    <name> EP7R </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000681C) endpoint 7 register </i>
//    <loc> ( (unsigned short)((USB_EP7R >> 0) & 0xFFFF), ((USB_EP7R = (USB_EP7R & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_EP7R_EA </item>
//    <item> SFDITEM_FIELD__USB_EP7R_STAT_TX </item>
//    <item> SFDITEM_FIELD__USB_EP7R_DTOG_TX </item>
//    <item> SFDITEM_FIELD__USB_EP7R_CTR_TX </item>
//    <item> SFDITEM_FIELD__USB_EP7R_EP_KIND </item>
//    <item> SFDITEM_FIELD__USB_EP7R_EP_TYPE </item>
//    <item> SFDITEM_FIELD__USB_EP7R_SETUP </item>
//    <item> SFDITEM_FIELD__USB_EP7R_STAT_RX </item>
//    <item> SFDITEM_FIELD__USB_EP7R_DTOG_RX </item>
//    <item> SFDITEM_FIELD__USB_EP7R_CTR_RX </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: USB_CNTR  --------------------------------
// SVD Line: 28339

unsigned short USB_CNTR __AT (0x40006840);



// --------------------------------  Field Item: USB_CNTR_FRES  -----------------------------------
// SVD Line: 28348

//  <item> SFDITEM_FIELD__USB_CNTR_FRES
//    <name> FRES </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40006840) Force USB Reset </i>
//    <check> 
//      <loc> ( (unsigned short) USB_CNTR ) </loc>
//      <o.0..0> FRES
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USB_CNTR_PDWN  -----------------------------------
// SVD Line: 28354

//  <item> SFDITEM_FIELD__USB_CNTR_PDWN
//    <name> PDWN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40006840) Power down </i>
//    <check> 
//      <loc> ( (unsigned short) USB_CNTR ) </loc>
//      <o.1..1> PDWN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USB_CNTR_LPMODE  ----------------------------------
// SVD Line: 28360

//  <item> SFDITEM_FIELD__USB_CNTR_LPMODE
//    <name> LPMODE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40006840) Low-power mode </i>
//    <check> 
//      <loc> ( (unsigned short) USB_CNTR ) </loc>
//      <o.2..2> LPMODE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USB_CNTR_FSUSP  -----------------------------------
// SVD Line: 28366

//  <item> SFDITEM_FIELD__USB_CNTR_FSUSP
//    <name> FSUSP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40006840) Force suspend </i>
//    <check> 
//      <loc> ( (unsigned short) USB_CNTR ) </loc>
//      <o.3..3> FSUSP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USB_CNTR_RESUME  ----------------------------------
// SVD Line: 28372

//  <item> SFDITEM_FIELD__USB_CNTR_RESUME
//    <name> RESUME </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40006840) Resume request </i>
//    <check> 
//      <loc> ( (unsigned short) USB_CNTR ) </loc>
//      <o.4..4> RESUME
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USB_CNTR_L1RESUME  ---------------------------------
// SVD Line: 28378

//  <item> SFDITEM_FIELD__USB_CNTR_L1RESUME
//    <name> L1RESUME </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40006840) LPM L1 Resume request </i>
//    <check> 
//      <loc> ( (unsigned short) USB_CNTR ) </loc>
//      <o.5..5> L1RESUME
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USB_CNTR_L1REQM  ----------------------------------
// SVD Line: 28384

//  <item> SFDITEM_FIELD__USB_CNTR_L1REQM
//    <name> L1REQM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40006840) LPM L1 state request interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned short) USB_CNTR ) </loc>
//      <o.7..7> L1REQM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USB_CNTR_ESOFM  -----------------------------------
// SVD Line: 28391

//  <item> SFDITEM_FIELD__USB_CNTR_ESOFM
//    <name> ESOFM </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40006840) Expected start of frame interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned short) USB_CNTR ) </loc>
//      <o.8..8> ESOFM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USB_CNTR_SOFM  -----------------------------------
// SVD Line: 28398

//  <item> SFDITEM_FIELD__USB_CNTR_SOFM
//    <name> SOFM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40006840) Start of frame interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned short) USB_CNTR ) </loc>
//      <o.9..9> SOFM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USB_CNTR_RESETM  ----------------------------------
// SVD Line: 28405

//  <item> SFDITEM_FIELD__USB_CNTR_RESETM
//    <name> RESETM </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40006840) USB reset interrupt mask </i>
//    <check> 
//      <loc> ( (unsigned short) USB_CNTR ) </loc>
//      <o.10..10> RESETM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USB_CNTR_SUSPM  -----------------------------------
// SVD Line: 28411

//  <item> SFDITEM_FIELD__USB_CNTR_SUSPM
//    <name> SUSPM </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40006840) Suspend mode interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned short) USB_CNTR ) </loc>
//      <o.11..11> SUSPM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USB_CNTR_WKUPM  -----------------------------------
// SVD Line: 28418

//  <item> SFDITEM_FIELD__USB_CNTR_WKUPM
//    <name> WKUPM </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40006840) Wakeup interrupt mask </i>
//    <check> 
//      <loc> ( (unsigned short) USB_CNTR ) </loc>
//      <o.12..12> WKUPM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USB_CNTR_ERRM  -----------------------------------
// SVD Line: 28424

//  <item> SFDITEM_FIELD__USB_CNTR_ERRM
//    <name> ERRM </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40006840) Error interrupt mask </i>
//    <check> 
//      <loc> ( (unsigned short) USB_CNTR ) </loc>
//      <o.13..13> ERRM
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USB_CNTR_PMAOVRM  ----------------------------------
// SVD Line: 28430

//  <item> SFDITEM_FIELD__USB_CNTR_PMAOVRM
//    <name> PMAOVRM </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40006840) Packet memory area over / underrun  interrupt mask </i>
//    <check> 
//      <loc> ( (unsigned short) USB_CNTR ) </loc>
//      <o.14..14> PMAOVRM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USB_CNTR_CTRM  -----------------------------------
// SVD Line: 28437

//  <item> SFDITEM_FIELD__USB_CNTR_CTRM
//    <name> CTRM </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40006840) Correct transfer interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned short) USB_CNTR ) </loc>
//      <o.15..15> CTRM
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: USB_CNTR  ------------------------------------
// SVD Line: 28339

//  <rtree> SFDITEM_REG__USB_CNTR
//    <name> CNTR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40006840) control register </i>
//    <loc> ( (unsigned short)((USB_CNTR >> 0) & 0xFFFF), ((USB_CNTR = (USB_CNTR & ~(0xFFBFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFBF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_CNTR_FRES </item>
//    <item> SFDITEM_FIELD__USB_CNTR_PDWN </item>
//    <item> SFDITEM_FIELD__USB_CNTR_LPMODE </item>
//    <item> SFDITEM_FIELD__USB_CNTR_FSUSP </item>
//    <item> SFDITEM_FIELD__USB_CNTR_RESUME </item>
//    <item> SFDITEM_FIELD__USB_CNTR_L1RESUME </item>
//    <item> SFDITEM_FIELD__USB_CNTR_L1REQM </item>
//    <item> SFDITEM_FIELD__USB_CNTR_ESOFM </item>
//    <item> SFDITEM_FIELD__USB_CNTR_SOFM </item>
//    <item> SFDITEM_FIELD__USB_CNTR_RESETM </item>
//    <item> SFDITEM_FIELD__USB_CNTR_SUSPM </item>
//    <item> SFDITEM_FIELD__USB_CNTR_WKUPM </item>
//    <item> SFDITEM_FIELD__USB_CNTR_ERRM </item>
//    <item> SFDITEM_FIELD__USB_CNTR_PMAOVRM </item>
//    <item> SFDITEM_FIELD__USB_CNTR_CTRM </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: USB_ISTR  --------------------------------
// SVD Line: 28446

unsigned short USB_ISTR __AT (0x40006844);



// -------------------------------  Field Item: USB_ISTR_EP_ID  -----------------------------------
// SVD Line: 28454

//  <item> SFDITEM_FIELD__USB_ISTR_EP_ID
//    <name> EP_ID </name>
//    <r> 
//    <i> [Bits 3..0] RO (@ 0x40006844) Endpoint Identifier </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_ISTR >> 0) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: USB_ISTR_DIR  ------------------------------------
// SVD Line: 28461

//  <item> SFDITEM_FIELD__USB_ISTR_DIR
//    <name> DIR </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40006844) Direction of transaction </i>
//    <check> 
//      <loc> ( (unsigned short) USB_ISTR ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USB_ISTR_L1REQ  -----------------------------------
// SVD Line: 28468

//  <item> SFDITEM_FIELD__USB_ISTR_L1REQ
//    <name> L1REQ </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40006844) LPM L1 state request </i>
//    <check> 
//      <loc> ( (unsigned short) USB_ISTR ) </loc>
//      <o.7..7> L1REQ
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USB_ISTR_ESOF  -----------------------------------
// SVD Line: 28475

//  <item> SFDITEM_FIELD__USB_ISTR_ESOF
//    <name> ESOF </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40006844) Expected start frame </i>
//    <check> 
//      <loc> ( (unsigned short) USB_ISTR ) </loc>
//      <o.8..8> ESOF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USB_ISTR_SOF  ------------------------------------
// SVD Line: 28482

//  <item> SFDITEM_FIELD__USB_ISTR_SOF
//    <name> SOF </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40006844) start of frame </i>
//    <check> 
//      <loc> ( (unsigned short) USB_ISTR ) </loc>
//      <o.9..9> SOF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USB_ISTR_RESET  -----------------------------------
// SVD Line: 28489

//  <item> SFDITEM_FIELD__USB_ISTR_RESET
//    <name> RESET </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40006844) reset request </i>
//    <check> 
//      <loc> ( (unsigned short) USB_ISTR ) </loc>
//      <o.10..10> RESET
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USB_ISTR_SUSP  -----------------------------------
// SVD Line: 28496

//  <item> SFDITEM_FIELD__USB_ISTR_SUSP
//    <name> SUSP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40006844) Suspend mode request </i>
//    <check> 
//      <loc> ( (unsigned short) USB_ISTR ) </loc>
//      <o.11..11> SUSP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USB_ISTR_WKUP  -----------------------------------
// SVD Line: 28503

//  <item> SFDITEM_FIELD__USB_ISTR_WKUP
//    <name> WKUP </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40006844) Wakeup </i>
//    <check> 
//      <loc> ( (unsigned short) USB_ISTR ) </loc>
//      <o.12..12> WKUP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USB_ISTR_ERR  ------------------------------------
// SVD Line: 28510

//  <item> SFDITEM_FIELD__USB_ISTR_ERR
//    <name> ERR </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40006844) Error </i>
//    <check> 
//      <loc> ( (unsigned short) USB_ISTR ) </loc>
//      <o.13..13> ERR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USB_ISTR_PMAOVR  ----------------------------------
// SVD Line: 28517

//  <item> SFDITEM_FIELD__USB_ISTR_PMAOVR
//    <name> PMAOVR </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40006844) Packet memory area over /  underrun </i>
//    <check> 
//      <loc> ( (unsigned short) USB_ISTR ) </loc>
//      <o.14..14> PMAOVR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USB_ISTR_CTR  ------------------------------------
// SVD Line: 28525

//  <item> SFDITEM_FIELD__USB_ISTR_CTR
//    <name> CTR </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x40006844) Correct transfer </i>
//    <check> 
//      <loc> ( (unsigned short) USB_ISTR ) </loc>
//      <o.15..15> CTR
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: USB_ISTR  ------------------------------------
// SVD Line: 28446

//  <rtree> SFDITEM_REG__USB_ISTR
//    <name> ISTR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40006844) interrupt status register </i>
//    <loc> ( (unsigned short)((USB_ISTR >> 0) & 0xFFFF), ((USB_ISTR = (USB_ISTR & ~(0x7F80UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7F80) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_ISTR_EP_ID </item>
//    <item> SFDITEM_FIELD__USB_ISTR_DIR </item>
//    <item> SFDITEM_FIELD__USB_ISTR_L1REQ </item>
//    <item> SFDITEM_FIELD__USB_ISTR_ESOF </item>
//    <item> SFDITEM_FIELD__USB_ISTR_SOF </item>
//    <item> SFDITEM_FIELD__USB_ISTR_RESET </item>
//    <item> SFDITEM_FIELD__USB_ISTR_SUSP </item>
//    <item> SFDITEM_FIELD__USB_ISTR_WKUP </item>
//    <item> SFDITEM_FIELD__USB_ISTR_ERR </item>
//    <item> SFDITEM_FIELD__USB_ISTR_PMAOVR </item>
//    <item> SFDITEM_FIELD__USB_ISTR_CTR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: USB_FNR  ---------------------------------
// SVD Line: 28534

unsigned short USB_FNR __AT (0x40006848);



// ---------------------------------  Field Item: USB_FNR_FN  -------------------------------------
// SVD Line: 28543

//  <item> SFDITEM_FIELD__USB_FNR_FN
//    <name> FN </name>
//    <r> 
//    <i> [Bits 10..0] RO (@ 0x40006848) Frame number </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_FNR >> 0) & 0x7FF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: USB_FNR_LSOF  ------------------------------------
// SVD Line: 28549

//  <item> SFDITEM_FIELD__USB_FNR_LSOF
//    <name> LSOF </name>
//    <r> 
//    <i> [Bits 12..11] RO (@ 0x40006848) Lost SOF </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_FNR >> 11) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: USB_FNR_LCK  ------------------------------------
// SVD Line: 28555

//  <item> SFDITEM_FIELD__USB_FNR_LCK
//    <name> LCK </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40006848) Locked </i>
//    <check> 
//      <loc> ( (unsigned short) USB_FNR ) </loc>
//      <o.13..13> LCK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USB_FNR_RXDM  ------------------------------------
// SVD Line: 28561

//  <item> SFDITEM_FIELD__USB_FNR_RXDM
//    <name> RXDM </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x40006848) Receive data - line status </i>
//    <check> 
//      <loc> ( (unsigned short) USB_FNR ) </loc>
//      <o.14..14> RXDM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USB_FNR_RXDP  ------------------------------------
// SVD Line: 28567

//  <item> SFDITEM_FIELD__USB_FNR_RXDP
//    <name> RXDP </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x40006848) Receive data + line status </i>
//    <check> 
//      <loc> ( (unsigned short) USB_FNR ) </loc>
//      <o.15..15> RXDP
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: USB_FNR  ------------------------------------
// SVD Line: 28534

//  <rtree> SFDITEM_REG__USB_FNR
//    <name> FNR </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40006848) frame number register </i>
//    <loc> ( (unsigned short)((USB_FNR >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__USB_FNR_FN </item>
//    <item> SFDITEM_FIELD__USB_FNR_LSOF </item>
//    <item> SFDITEM_FIELD__USB_FNR_LCK </item>
//    <item> SFDITEM_FIELD__USB_FNR_RXDM </item>
//    <item> SFDITEM_FIELD__USB_FNR_RXDP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USB_DADDR  --------------------------------
// SVD Line: 28575

unsigned short USB_DADDR __AT (0x4000684C);



// --------------------------------  Field Item: USB_DADDR_ADD  -----------------------------------
// SVD Line: 28584

//  <item> SFDITEM_FIELD__USB_DADDR_ADD
//    <name> ADD </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x4000684C) Device address </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_DADDR >> 0) & 0x7F), ((USB_DADDR = (USB_DADDR & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: USB_DADDR_EF  ------------------------------------
// SVD Line: 28590

//  <item> SFDITEM_FIELD__USB_DADDR_EF
//    <name> EF </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000684C) Enable function </i>
//    <check> 
//      <loc> ( (unsigned short) USB_DADDR ) </loc>
//      <o.7..7> EF
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: USB_DADDR  -----------------------------------
// SVD Line: 28575

//  <rtree> SFDITEM_REG__USB_DADDR
//    <name> DADDR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000684C) device address </i>
//    <loc> ( (unsigned short)((USB_DADDR >> 0) & 0xFFFF), ((USB_DADDR = (USB_DADDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_DADDR_ADD </item>
//    <item> SFDITEM_FIELD__USB_DADDR_EF </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USB_BTABLE  -------------------------------
// SVD Line: 28598

unsigned short USB_BTABLE __AT (0x40006850);



// ------------------------------  Field Item: USB_BTABLE_BTABLE  ---------------------------------
// SVD Line: 28607

//  <item> SFDITEM_FIELD__USB_BTABLE_BTABLE
//    <name> BTABLE </name>
//    <rw> 
//    <i> [Bits 15..3] RW (@ 0x40006850) Buffer table </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_BTABLE >> 3) & 0x1FFF), ((USB_BTABLE = (USB_BTABLE & ~(0x1FFFUL << 3 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FFF) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USB_BTABLE  -----------------------------------
// SVD Line: 28598

//  <rtree> SFDITEM_REG__USB_BTABLE
//    <name> BTABLE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40006850) Buffer table address </i>
//    <loc> ( (unsigned short)((USB_BTABLE >> 0) & 0xFFFF), ((USB_BTABLE = (USB_BTABLE & ~(0xFFF8UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF8) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_BTABLE_BTABLE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USB_LPMCSR  -------------------------------
// SVD Line: 28615

unsigned short USB_LPMCSR __AT (0x40006854);



// -------------------------------  Field Item: USB_LPMCSR_BESL  ----------------------------------
// SVD Line: 28624

//  <item> SFDITEM_FIELD__USB_LPMCSR_BESL
//    <name> BESL </name>
//    <r> 
//    <i> [Bits 7..4] RO (@ 0x40006854) BESL value </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_LPMCSR >> 4) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: USB_LPMCSR_REMWAKE  ---------------------------------
// SVD Line: 28631

//  <item> SFDITEM_FIELD__USB_LPMCSR_REMWAKE
//    <name> REMWAKE </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40006854) RemoteWake value </i>
//    <check> 
//      <loc> ( (unsigned short) USB_LPMCSR ) </loc>
//      <o.3..3> REMWAKE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USB_LPMCSR_LPMACK  ---------------------------------
// SVD Line: 28638

//  <item> SFDITEM_FIELD__USB_LPMCSR_LPMACK
//    <name> LPMACK </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40006854) LPM Token acknowledge  enable </i>
//    <check> 
//      <loc> ( (unsigned short) USB_LPMCSR ) </loc>
//      <o.1..1> LPMACK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USB_LPMCSR_LPMEN  ----------------------------------
// SVD Line: 28646

//  <item> SFDITEM_FIELD__USB_LPMCSR_LPMEN
//    <name> LPMEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40006854) LPM support enable </i>
//    <check> 
//      <loc> ( (unsigned short) USB_LPMCSR ) </loc>
//      <o.0..0> LPMEN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USB_LPMCSR  -----------------------------------
// SVD Line: 28615

//  <rtree> SFDITEM_REG__USB_LPMCSR
//    <name> LPMCSR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40006854) LPM control and status  register </i>
//    <loc> ( (unsigned short)((USB_LPMCSR >> 0) & 0xFFFF), ((USB_LPMCSR = (USB_LPMCSR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_LPMCSR_BESL </item>
//    <item> SFDITEM_FIELD__USB_LPMCSR_REMWAKE </item>
//    <item> SFDITEM_FIELD__USB_LPMCSR_LPMACK </item>
//    <item> SFDITEM_FIELD__USB_LPMCSR_LPMEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: USB_BCDR  --------------------------------
// SVD Line: 28655

unsigned short USB_BCDR __AT (0x40006858);



// --------------------------------  Field Item: USB_BCDR_DPPU  -----------------------------------
// SVD Line: 28663

//  <item> SFDITEM_FIELD__USB_BCDR_DPPU
//    <name> DPPU </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40006858) DP pull-up control </i>
//    <check> 
//      <loc> ( (unsigned short) USB_BCDR ) </loc>
//      <o.15..15> DPPU
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USB_BCDR_PS2DET  ----------------------------------
// SVD Line: 28670

//  <item> SFDITEM_FIELD__USB_BCDR_PS2DET
//    <name> PS2DET </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40006858) DM pull-up detection  status </i>
//    <check> 
//      <loc> ( (unsigned short) USB_BCDR ) </loc>
//      <o.7..7> PS2DET
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USB_BCDR_SDET  -----------------------------------
// SVD Line: 28678

//  <item> SFDITEM_FIELD__USB_BCDR_SDET
//    <name> SDET </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40006858) Secondary detection (SD)  status </i>
//    <check> 
//      <loc> ( (unsigned short) USB_BCDR ) </loc>
//      <o.6..6> SDET
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USB_BCDR_PDET  -----------------------------------
// SVD Line: 28686

//  <item> SFDITEM_FIELD__USB_BCDR_PDET
//    <name> PDET </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40006858) Primary detection (PD)  status </i>
//    <check> 
//      <loc> ( (unsigned short) USB_BCDR ) </loc>
//      <o.5..5> PDET
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USB_BCDR_DCDET  -----------------------------------
// SVD Line: 28694

//  <item> SFDITEM_FIELD__USB_BCDR_DCDET
//    <name> DCDET </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40006858) Data contact detection (DCD)  status </i>
//    <check> 
//      <loc> ( (unsigned short) USB_BCDR ) </loc>
//      <o.4..4> DCDET
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USB_BCDR_SDEN  -----------------------------------
// SVD Line: 28702

//  <item> SFDITEM_FIELD__USB_BCDR_SDEN
//    <name> SDEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40006858) Secondary detection (SD) mode  enable </i>
//    <check> 
//      <loc> ( (unsigned short) USB_BCDR ) </loc>
//      <o.3..3> SDEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USB_BCDR_PDEN  -----------------------------------
// SVD Line: 28710

//  <item> SFDITEM_FIELD__USB_BCDR_PDEN
//    <name> PDEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40006858) Primary detection (PD) mode  enable </i>
//    <check> 
//      <loc> ( (unsigned short) USB_BCDR ) </loc>
//      <o.2..2> PDEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USB_BCDR_DCDEN  -----------------------------------
// SVD Line: 28718

//  <item> SFDITEM_FIELD__USB_BCDR_DCDEN
//    <name> DCDEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40006858) Data contact detection (DCD) mode  enable </i>
//    <check> 
//      <loc> ( (unsigned short) USB_BCDR ) </loc>
//      <o.1..1> DCDEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USB_BCDR_BCDEN  -----------------------------------
// SVD Line: 28726

//  <item> SFDITEM_FIELD__USB_BCDR_BCDEN
//    <name> BCDEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40006858) Battery charging detector (BCD)  enable </i>
//    <check> 
//      <loc> ( (unsigned short) USB_BCDR ) </loc>
//      <o.0..0> BCDEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: USB_BCDR  ------------------------------------
// SVD Line: 28655

//  <rtree> SFDITEM_REG__USB_BCDR
//    <name> BCDR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40006858) Battery charging detector </i>
//    <loc> ( (unsigned short)((USB_BCDR >> 0) & 0xFFFF), ((USB_BCDR = (USB_BCDR & ~(0x800FUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x800F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_BCDR_DPPU </item>
//    <item> SFDITEM_FIELD__USB_BCDR_PS2DET </item>
//    <item> SFDITEM_FIELD__USB_BCDR_SDET </item>
//    <item> SFDITEM_FIELD__USB_BCDR_PDET </item>
//    <item> SFDITEM_FIELD__USB_BCDR_DCDET </item>
//    <item> SFDITEM_FIELD__USB_BCDR_SDEN </item>
//    <item> SFDITEM_FIELD__USB_BCDR_PDEN </item>
//    <item> SFDITEM_FIELD__USB_BCDR_DCDEN </item>
//    <item> SFDITEM_FIELD__USB_BCDR_BCDEN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: USB_COUNT0_TX  ------------------------------
// SVD Line: 28736

unsigned short USB_COUNT0_TX __AT (0x40006852);



// ---------------------------  Field Item: USB_COUNT0_TX_COUNT0_TX  ------------------------------
// SVD Line: 28745

//  <item> SFDITEM_FIELD__USB_COUNT0_TX_COUNT0_TX
//    <name> COUNT0_TX </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40006852) Transmission byte count </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_COUNT0_TX >> 0) & 0x3FF), ((USB_COUNT0_TX = (USB_COUNT0_TX & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: USB_COUNT0_TX  ---------------------------------
// SVD Line: 28736

//  <rtree> SFDITEM_REG__USB_COUNT0_TX
//    <name> COUNT0_TX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40006852) Transmission byte count 0 </i>
//    <loc> ( (unsigned short)((USB_COUNT0_TX >> 0) & 0xFFFF), ((USB_COUNT0_TX = (USB_COUNT0_TX & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_COUNT0_TX_COUNT0_TX </item>
//  </rtree>
//  


// --------------------------  Register Item Address: USB_COUNT1_TX  ------------------------------
// SVD Line: 28753

unsigned short USB_COUNT1_TX __AT (0x4000685A);



// ---------------------------  Field Item: USB_COUNT1_TX_COUNT1_TX  ------------------------------
// SVD Line: 28762

//  <item> SFDITEM_FIELD__USB_COUNT1_TX_COUNT1_TX
//    <name> COUNT1_TX </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x4000685A) Transmission byte count </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_COUNT1_TX >> 0) & 0x3FF), ((USB_COUNT1_TX = (USB_COUNT1_TX & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: USB_COUNT1_TX  ---------------------------------
// SVD Line: 28753

//  <rtree> SFDITEM_REG__USB_COUNT1_TX
//    <name> COUNT1_TX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000685A) Transmission byte count 0 </i>
//    <loc> ( (unsigned short)((USB_COUNT1_TX >> 0) & 0xFFFF), ((USB_COUNT1_TX = (USB_COUNT1_TX & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_COUNT1_TX_COUNT1_TX </item>
//  </rtree>
//  


// --------------------------  Register Item Address: USB_COUNT2_TX  ------------------------------
// SVD Line: 28770

unsigned short USB_COUNT2_TX __AT (0x40006862);



// ---------------------------  Field Item: USB_COUNT2_TX_COUNT2_TX  ------------------------------
// SVD Line: 28779

//  <item> SFDITEM_FIELD__USB_COUNT2_TX_COUNT2_TX
//    <name> COUNT2_TX </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40006862) Transmission byte count </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_COUNT2_TX >> 0) & 0x3FF), ((USB_COUNT2_TX = (USB_COUNT2_TX & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: USB_COUNT2_TX  ---------------------------------
// SVD Line: 28770

//  <rtree> SFDITEM_REG__USB_COUNT2_TX
//    <name> COUNT2_TX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40006862) Transmission byte count 0 </i>
//    <loc> ( (unsigned short)((USB_COUNT2_TX >> 0) & 0xFFFF), ((USB_COUNT2_TX = (USB_COUNT2_TX & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_COUNT2_TX_COUNT2_TX </item>
//  </rtree>
//  


// --------------------------  Register Item Address: USB_COUNT3_TX  ------------------------------
// SVD Line: 28787

unsigned short USB_COUNT3_TX __AT (0x4000686A);



// ---------------------------  Field Item: USB_COUNT3_TX_COUNT3_TX  ------------------------------
// SVD Line: 28796

//  <item> SFDITEM_FIELD__USB_COUNT3_TX_COUNT3_TX
//    <name> COUNT3_TX </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x4000686A) Transmission byte count </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_COUNT3_TX >> 0) & 0x3FF), ((USB_COUNT3_TX = (USB_COUNT3_TX & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: USB_COUNT3_TX  ---------------------------------
// SVD Line: 28787

//  <rtree> SFDITEM_REG__USB_COUNT3_TX
//    <name> COUNT3_TX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000686A) Transmission byte count 0 </i>
//    <loc> ( (unsigned short)((USB_COUNT3_TX >> 0) & 0xFFFF), ((USB_COUNT3_TX = (USB_COUNT3_TX & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_COUNT3_TX_COUNT3_TX </item>
//  </rtree>
//  


// --------------------------  Register Item Address: USB_COUNT4_TX  ------------------------------
// SVD Line: 28804

unsigned short USB_COUNT4_TX __AT (0x40006872);



// ---------------------------  Field Item: USB_COUNT4_TX_COUNT4_TX  ------------------------------
// SVD Line: 28813

//  <item> SFDITEM_FIELD__USB_COUNT4_TX_COUNT4_TX
//    <name> COUNT4_TX </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40006872) Transmission byte count </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_COUNT4_TX >> 0) & 0x3FF), ((USB_COUNT4_TX = (USB_COUNT4_TX & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: USB_COUNT4_TX  ---------------------------------
// SVD Line: 28804

//  <rtree> SFDITEM_REG__USB_COUNT4_TX
//    <name> COUNT4_TX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40006872) Transmission byte count 0 </i>
//    <loc> ( (unsigned short)((USB_COUNT4_TX >> 0) & 0xFFFF), ((USB_COUNT4_TX = (USB_COUNT4_TX & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_COUNT4_TX_COUNT4_TX </item>
//  </rtree>
//  


// --------------------------  Register Item Address: USB_COUNT5_TX  ------------------------------
// SVD Line: 28821

unsigned short USB_COUNT5_TX __AT (0x4000687A);



// ---------------------------  Field Item: USB_COUNT5_TX_COUNT5_TX  ------------------------------
// SVD Line: 28830

//  <item> SFDITEM_FIELD__USB_COUNT5_TX_COUNT5_TX
//    <name> COUNT5_TX </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x4000687A) Transmission byte count </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_COUNT5_TX >> 0) & 0x3FF), ((USB_COUNT5_TX = (USB_COUNT5_TX & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: USB_COUNT5_TX  ---------------------------------
// SVD Line: 28821

//  <rtree> SFDITEM_REG__USB_COUNT5_TX
//    <name> COUNT5_TX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000687A) Transmission byte count 0 </i>
//    <loc> ( (unsigned short)((USB_COUNT5_TX >> 0) & 0xFFFF), ((USB_COUNT5_TX = (USB_COUNT5_TX & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_COUNT5_TX_COUNT5_TX </item>
//  </rtree>
//  


// --------------------------  Register Item Address: USB_COUNT6_TX  ------------------------------
// SVD Line: 28838

unsigned short USB_COUNT6_TX __AT (0x40006882);



// ---------------------------  Field Item: USB_COUNT6_TX_COUNT6_TX  ------------------------------
// SVD Line: 28847

//  <item> SFDITEM_FIELD__USB_COUNT6_TX_COUNT6_TX
//    <name> COUNT6_TX </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40006882) Transmission byte count </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_COUNT6_TX >> 0) & 0x3FF), ((USB_COUNT6_TX = (USB_COUNT6_TX & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: USB_COUNT6_TX  ---------------------------------
// SVD Line: 28838

//  <rtree> SFDITEM_REG__USB_COUNT6_TX
//    <name> COUNT6_TX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40006882) Transmission byte count 0 </i>
//    <loc> ( (unsigned short)((USB_COUNT6_TX >> 0) & 0xFFFF), ((USB_COUNT6_TX = (USB_COUNT6_TX & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_COUNT6_TX_COUNT6_TX </item>
//  </rtree>
//  


// --------------------------  Register Item Address: USB_COUNT7_TX  ------------------------------
// SVD Line: 28855

unsigned short USB_COUNT7_TX __AT (0x4000688A);



// ---------------------------  Field Item: USB_COUNT7_TX_COUNT7_TX  ------------------------------
// SVD Line: 28864

//  <item> SFDITEM_FIELD__USB_COUNT7_TX_COUNT7_TX
//    <name> COUNT7_TX </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x4000688A) Transmission byte count </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_COUNT7_TX >> 0) & 0x3FF), ((USB_COUNT7_TX = (USB_COUNT7_TX & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: USB_COUNT7_TX  ---------------------------------
// SVD Line: 28855

//  <rtree> SFDITEM_REG__USB_COUNT7_TX
//    <name> COUNT7_TX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000688A) Transmission byte count 0 </i>
//    <loc> ( (unsigned short)((USB_COUNT7_TX >> 0) & 0xFFFF), ((USB_COUNT7_TX = (USB_COUNT7_TX & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_COUNT7_TX_COUNT7_TX </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USB_ADDR2_TX  ------------------------------
// SVD Line: 28872

unsigned short USB_ADDR2_TX __AT (0x40006860);



// ----------------------------  Field Item: USB_ADDR2_TX_ADDR2_TX  -------------------------------
// SVD Line: 28881

//  <item> SFDITEM_FIELD__USB_ADDR2_TX_ADDR2_TX
//    <name> ADDR2_TX </name>
//    <rw> 
//    <i> [Bits 15..1] RW (@ 0x40006860) Transmission buffer  address </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_ADDR2_TX >> 1) & 0x7FFF), ((USB_ADDR2_TX = (USB_ADDR2_TX & ~(0x7FFFUL << 1 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: USB_ADDR2_TX  ----------------------------------
// SVD Line: 28872

//  <rtree> SFDITEM_REG__USB_ADDR2_TX
//    <name> ADDR2_TX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40006860) Transmission buffer address 2 </i>
//    <loc> ( (unsigned short)((USB_ADDR2_TX >> 0) & 0xFFFF), ((USB_ADDR2_TX = (USB_ADDR2_TX & ~(0xFFFEUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFE) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_ADDR2_TX_ADDR2_TX </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USB_ADDR3_TX  ------------------------------
// SVD Line: 28890

unsigned short USB_ADDR3_TX __AT (0x40006868);



// ----------------------------  Field Item: USB_ADDR3_TX_ADDR3_TX  -------------------------------
// SVD Line: 28899

//  <item> SFDITEM_FIELD__USB_ADDR3_TX_ADDR3_TX
//    <name> ADDR3_TX </name>
//    <rw> 
//    <i> [Bits 15..1] RW (@ 0x40006868) Transmission buffer  address </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_ADDR3_TX >> 1) & 0x7FFF), ((USB_ADDR3_TX = (USB_ADDR3_TX & ~(0x7FFFUL << 1 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: USB_ADDR3_TX  ----------------------------------
// SVD Line: 28890

//  <rtree> SFDITEM_REG__USB_ADDR3_TX
//    <name> ADDR3_TX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40006868) Transmission buffer address 3 </i>
//    <loc> ( (unsigned short)((USB_ADDR3_TX >> 0) & 0xFFFF), ((USB_ADDR3_TX = (USB_ADDR3_TX & ~(0xFFFEUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFE) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_ADDR3_TX_ADDR3_TX </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USB_ADDR4_TX  ------------------------------
// SVD Line: 28908

unsigned short USB_ADDR4_TX __AT (0x40006870);



// ----------------------------  Field Item: USB_ADDR4_TX_ADDR4_RX  -------------------------------
// SVD Line: 28917

//  <item> SFDITEM_FIELD__USB_ADDR4_TX_ADDR4_RX
//    <name> ADDR4_RX </name>
//    <rw> 
//    <i> [Bits 15..1] RW (@ 0x40006870) Transmission buffer  address </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_ADDR4_TX >> 1) & 0x7FFF), ((USB_ADDR4_TX = (USB_ADDR4_TX & ~(0x7FFFUL << 1 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: USB_ADDR4_TX  ----------------------------------
// SVD Line: 28908

//  <rtree> SFDITEM_REG__USB_ADDR4_TX
//    <name> ADDR4_TX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40006870) Transmission buffer address 0 </i>
//    <loc> ( (unsigned short)((USB_ADDR4_TX >> 0) & 0xFFFF), ((USB_ADDR4_TX = (USB_ADDR4_TX & ~(0xFFFEUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFE) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_ADDR4_TX_ADDR4_RX </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USB_ADDR5_TX  ------------------------------
// SVD Line: 28926

unsigned short USB_ADDR5_TX __AT (0x40006878);



// ----------------------------  Field Item: USB_ADDR5_TX_ADDR5_TX  -------------------------------
// SVD Line: 28935

//  <item> SFDITEM_FIELD__USB_ADDR5_TX_ADDR5_TX
//    <name> ADDR5_TX </name>
//    <rw> 
//    <i> [Bits 15..1] RW (@ 0x40006878) Transmission buffer  address </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_ADDR5_TX >> 1) & 0x7FFF), ((USB_ADDR5_TX = (USB_ADDR5_TX & ~(0x7FFFUL << 1 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: USB_ADDR5_TX  ----------------------------------
// SVD Line: 28926

//  <rtree> SFDITEM_REG__USB_ADDR5_TX
//    <name> ADDR5_TX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40006878) Transmission buffer address 0 </i>
//    <loc> ( (unsigned short)((USB_ADDR5_TX >> 0) & 0xFFFF), ((USB_ADDR5_TX = (USB_ADDR5_TX & ~(0xFFFEUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFE) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_ADDR5_TX_ADDR5_TX </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USB_ADDR6_TX  ------------------------------
// SVD Line: 28944

unsigned short USB_ADDR6_TX __AT (0x40006880);



// ----------------------------  Field Item: USB_ADDR6_TX_ADDR6_TX  -------------------------------
// SVD Line: 28953

//  <item> SFDITEM_FIELD__USB_ADDR6_TX_ADDR6_TX
//    <name> ADDR6_TX </name>
//    <rw> 
//    <i> [Bits 15..1] RW (@ 0x40006880) Transmission buffer  address </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_ADDR6_TX >> 1) & 0x7FFF), ((USB_ADDR6_TX = (USB_ADDR6_TX & ~(0x7FFFUL << 1 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: USB_ADDR6_TX  ----------------------------------
// SVD Line: 28944

//  <rtree> SFDITEM_REG__USB_ADDR6_TX
//    <name> ADDR6_TX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40006880) Transmission buffer address 0 </i>
//    <loc> ( (unsigned short)((USB_ADDR6_TX >> 0) & 0xFFFF), ((USB_ADDR6_TX = (USB_ADDR6_TX & ~(0xFFFEUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFE) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_ADDR6_TX_ADDR6_TX </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USB_ADDR7_TX  ------------------------------
// SVD Line: 28962

unsigned short USB_ADDR7_TX __AT (0x40006888);



// ----------------------------  Field Item: USB_ADDR7_TX_ADDR7_TX  -------------------------------
// SVD Line: 28971

//  <item> SFDITEM_FIELD__USB_ADDR7_TX_ADDR7_TX
//    <name> ADDR7_TX </name>
//    <rw> 
//    <i> [Bits 15..1] RW (@ 0x40006888) Transmission buffer  address </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_ADDR7_TX >> 1) & 0x7FFF), ((USB_ADDR7_TX = (USB_ADDR7_TX & ~(0x7FFFUL << 1 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: USB_ADDR7_TX  ----------------------------------
// SVD Line: 28962

//  <rtree> SFDITEM_REG__USB_ADDR7_TX
//    <name> ADDR7_TX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40006888) Transmission buffer address 0 </i>
//    <loc> ( (unsigned short)((USB_ADDR7_TX >> 0) & 0xFFFF), ((USB_ADDR7_TX = (USB_ADDR7_TX & ~(0xFFFEUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFE) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_ADDR7_TX_ADDR7_TX </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USB_ADDR0_RX  ------------------------------
// SVD Line: 28980

unsigned short USB_ADDR0_RX __AT (0x40006854);



// ----------------------------  Field Item: USB_ADDR0_RX_ADDR0_RX  -------------------------------
// SVD Line: 28990

//  <item> SFDITEM_FIELD__USB_ADDR0_RX_ADDR0_RX
//    <name> ADDR0_RX </name>
//    <rw> 
//    <i> [Bits 15..1] RW (@ 0x40006854) Reception buffer address </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_ADDR0_RX >> 1) & 0x7FFF), ((USB_ADDR0_RX = (USB_ADDR0_RX & ~(0x7FFFUL << 1 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: USB_ADDR0_RX  ----------------------------------
// SVD Line: 28980

//  <rtree> SFDITEM_REG__USB_ADDR0_RX
//    <name> ADDR0_RX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40006854) Reception buffer address 0 </i>
//    <loc> ( (unsigned short)((USB_ADDR0_RX >> 0) & 0xFFFF), ((USB_ADDR0_RX = (USB_ADDR0_RX & ~(0xFFFEUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFE) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_ADDR0_RX_ADDR0_RX </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USB_ADDR1_RX  ------------------------------
// SVD Line: 28998

unsigned short USB_ADDR1_RX __AT (0x4000685C);



// ----------------------------  Field Item: USB_ADDR1_RX_ADDR1_RX  -------------------------------
// SVD Line: 29007

//  <item> SFDITEM_FIELD__USB_ADDR1_RX_ADDR1_RX
//    <name> ADDR1_RX </name>
//    <rw> 
//    <i> [Bits 15..1] RW (@ 0x4000685C) Reception buffer address </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_ADDR1_RX >> 1) & 0x7FFF), ((USB_ADDR1_RX = (USB_ADDR1_RX & ~(0x7FFFUL << 1 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: USB_ADDR1_RX  ----------------------------------
// SVD Line: 28998

//  <rtree> SFDITEM_REG__USB_ADDR1_RX
//    <name> ADDR1_RX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000685C) Reception buffer address 0 </i>
//    <loc> ( (unsigned short)((USB_ADDR1_RX >> 0) & 0xFFFF), ((USB_ADDR1_RX = (USB_ADDR1_RX & ~(0xFFFEUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFE) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_ADDR1_RX_ADDR1_RX </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USB_ADDR2_RX  ------------------------------
// SVD Line: 29015

unsigned short USB_ADDR2_RX __AT (0x40006864);



// ----------------------------  Field Item: USB_ADDR2_RX_ADDR2_RX  -------------------------------
// SVD Line: 29024

//  <item> SFDITEM_FIELD__USB_ADDR2_RX_ADDR2_RX
//    <name> ADDR2_RX </name>
//    <rw> 
//    <i> [Bits 15..1] RW (@ 0x40006864) Reception buffer address </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_ADDR2_RX >> 1) & 0x7FFF), ((USB_ADDR2_RX = (USB_ADDR2_RX & ~(0x7FFFUL << 1 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: USB_ADDR2_RX  ----------------------------------
// SVD Line: 29015

//  <rtree> SFDITEM_REG__USB_ADDR2_RX
//    <name> ADDR2_RX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40006864) Reception buffer address 0 </i>
//    <loc> ( (unsigned short)((USB_ADDR2_RX >> 0) & 0xFFFF), ((USB_ADDR2_RX = (USB_ADDR2_RX & ~(0xFFFEUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFE) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_ADDR2_RX_ADDR2_RX </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USB_ADDR3_RX  ------------------------------
// SVD Line: 29032

unsigned short USB_ADDR3_RX __AT (0x4000686C);



// ----------------------------  Field Item: USB_ADDR3_RX_ADDR3_RX  -------------------------------
// SVD Line: 29041

//  <item> SFDITEM_FIELD__USB_ADDR3_RX_ADDR3_RX
//    <name> ADDR3_RX </name>
//    <rw> 
//    <i> [Bits 15..1] RW (@ 0x4000686C) Reception buffer address </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_ADDR3_RX >> 1) & 0x7FFF), ((USB_ADDR3_RX = (USB_ADDR3_RX & ~(0x7FFFUL << 1 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: USB_ADDR3_RX  ----------------------------------
// SVD Line: 29032

//  <rtree> SFDITEM_REG__USB_ADDR3_RX
//    <name> ADDR3_RX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000686C) Reception buffer address 0 </i>
//    <loc> ( (unsigned short)((USB_ADDR3_RX >> 0) & 0xFFFF), ((USB_ADDR3_RX = (USB_ADDR3_RX & ~(0xFFFEUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFE) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_ADDR3_RX_ADDR3_RX </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USB_ADDR4_RX  ------------------------------
// SVD Line: 29049

unsigned short USB_ADDR4_RX __AT (0x40006874);



// ----------------------------  Field Item: USB_ADDR4_RX_ADDR4_RX  -------------------------------
// SVD Line: 29058

//  <item> SFDITEM_FIELD__USB_ADDR4_RX_ADDR4_RX
//    <name> ADDR4_RX </name>
//    <rw> 
//    <i> [Bits 15..1] RW (@ 0x40006874) Reception buffer address </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_ADDR4_RX >> 1) & 0x7FFF), ((USB_ADDR4_RX = (USB_ADDR4_RX & ~(0x7FFFUL << 1 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: USB_ADDR4_RX  ----------------------------------
// SVD Line: 29049

//  <rtree> SFDITEM_REG__USB_ADDR4_RX
//    <name> ADDR4_RX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40006874) Reception buffer address 0 </i>
//    <loc> ( (unsigned short)((USB_ADDR4_RX >> 0) & 0xFFFF), ((USB_ADDR4_RX = (USB_ADDR4_RX & ~(0xFFFEUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFE) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_ADDR4_RX_ADDR4_RX </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USB_ADDR5_RX  ------------------------------
// SVD Line: 29066

unsigned short USB_ADDR5_RX __AT (0x4000687C);



// ----------------------------  Field Item: USB_ADDR5_RX_ADDR5_RX  -------------------------------
// SVD Line: 29075

//  <item> SFDITEM_FIELD__USB_ADDR5_RX_ADDR5_RX
//    <name> ADDR5_RX </name>
//    <rw> 
//    <i> [Bits 15..1] RW (@ 0x4000687C) Reception buffer address </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_ADDR5_RX >> 1) & 0x7FFF), ((USB_ADDR5_RX = (USB_ADDR5_RX & ~(0x7FFFUL << 1 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: USB_ADDR5_RX  ----------------------------------
// SVD Line: 29066

//  <rtree> SFDITEM_REG__USB_ADDR5_RX
//    <name> ADDR5_RX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000687C) Reception buffer address 0 </i>
//    <loc> ( (unsigned short)((USB_ADDR5_RX >> 0) & 0xFFFF), ((USB_ADDR5_RX = (USB_ADDR5_RX & ~(0xFFFEUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFE) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_ADDR5_RX_ADDR5_RX </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USB_ADDR6_RX  ------------------------------
// SVD Line: 29083

unsigned short USB_ADDR6_RX __AT (0x40006884);



// ----------------------------  Field Item: USB_ADDR6_RX_ADDR6_RX  -------------------------------
// SVD Line: 29092

//  <item> SFDITEM_FIELD__USB_ADDR6_RX_ADDR6_RX
//    <name> ADDR6_RX </name>
//    <rw> 
//    <i> [Bits 15..1] RW (@ 0x40006884) Reception buffer address </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_ADDR6_RX >> 1) & 0x7FFF), ((USB_ADDR6_RX = (USB_ADDR6_RX & ~(0x7FFFUL << 1 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: USB_ADDR6_RX  ----------------------------------
// SVD Line: 29083

//  <rtree> SFDITEM_REG__USB_ADDR6_RX
//    <name> ADDR6_RX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40006884) Reception buffer address 0 </i>
//    <loc> ( (unsigned short)((USB_ADDR6_RX >> 0) & 0xFFFF), ((USB_ADDR6_RX = (USB_ADDR6_RX & ~(0xFFFEUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFE) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_ADDR6_RX_ADDR6_RX </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USB_ADDR7_RX  ------------------------------
// SVD Line: 29100

unsigned short USB_ADDR7_RX __AT (0x4000688C);



// ----------------------------  Field Item: USB_ADDR7_RX_ADDR7_RX  -------------------------------
// SVD Line: 29109

//  <item> SFDITEM_FIELD__USB_ADDR7_RX_ADDR7_RX
//    <name> ADDR7_RX </name>
//    <rw> 
//    <i> [Bits 15..1] RW (@ 0x4000688C) Reception buffer address </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_ADDR7_RX >> 1) & 0x7FFF), ((USB_ADDR7_RX = (USB_ADDR7_RX & ~(0x7FFFUL << 1 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: USB_ADDR7_RX  ----------------------------------
// SVD Line: 29100

//  <rtree> SFDITEM_REG__USB_ADDR7_RX
//    <name> ADDR7_RX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000688C) Reception buffer address 0 </i>
//    <loc> ( (unsigned short)((USB_ADDR7_RX >> 0) & 0xFFFF), ((USB_ADDR7_RX = (USB_ADDR7_RX & ~(0xFFFEUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFE) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_ADDR7_RX_ADDR7_RX </item>
//  </rtree>
//  


// --------------------------  Register Item Address: USB_COUNT0_RX  ------------------------------
// SVD Line: 29117

unsigned short USB_COUNT0_RX __AT (0x40006856);



// ---------------------------  Field Item: USB_COUNT0_RX_COUNT0_RX  ------------------------------
// SVD Line: 29125

//  <item> SFDITEM_FIELD__USB_COUNT0_RX_COUNT0_RX
//    <name> COUNT0_RX </name>
//    <r> 
//    <i> [Bits 9..0] RO (@ 0x40006856) Reception byte count </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_COUNT0_RX >> 0) & 0x3FF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: USB_COUNT0_RX_NUM_BLOCK  ------------------------------
// SVD Line: 29132

//  <item> SFDITEM_FIELD__USB_COUNT0_RX_NUM_BLOCK
//    <name> NUM_BLOCK </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x40006856) Number of blocks </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_COUNT0_RX >> 10) & 0x1F), ((USB_COUNT0_RX = (USB_COUNT0_RX & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: USB_COUNT0_RX_BL_SIZE  -------------------------------
// SVD Line: 29139

//  <item> SFDITEM_FIELD__USB_COUNT0_RX_BL_SIZE
//    <name> BL_SIZE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40006856) Block size </i>
//    <check> 
//      <loc> ( (unsigned short) USB_COUNT0_RX ) </loc>
//      <o.15..15> BL_SIZE
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: USB_COUNT0_RX  ---------------------------------
// SVD Line: 29117

//  <rtree> SFDITEM_REG__USB_COUNT0_RX
//    <name> COUNT0_RX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40006856) Reception byte count 0 </i>
//    <loc> ( (unsigned short)((USB_COUNT0_RX >> 0) & 0xFFFF), ((USB_COUNT0_RX = (USB_COUNT0_RX & ~(0xFC00UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFC00) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_COUNT0_RX_COUNT0_RX </item>
//    <item> SFDITEM_FIELD__USB_COUNT0_RX_NUM_BLOCK </item>
//    <item> SFDITEM_FIELD__USB_COUNT0_RX_BL_SIZE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: USB_COUNT1_RX  ------------------------------
// SVD Line: 29148

unsigned short USB_COUNT1_RX __AT (0x4000685E);



// ---------------------------  Field Item: USB_COUNT1_RX_COUNT1_RX  ------------------------------
// SVD Line: 29156

//  <item> SFDITEM_FIELD__USB_COUNT1_RX_COUNT1_RX
//    <name> COUNT1_RX </name>
//    <r> 
//    <i> [Bits 9..0] RO (@ 0x4000685E) Reception byte count </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_COUNT1_RX >> 0) & 0x3FF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: USB_COUNT1_RX_NUM_BLOCK  ------------------------------
// SVD Line: 29163

//  <item> SFDITEM_FIELD__USB_COUNT1_RX_NUM_BLOCK
//    <name> NUM_BLOCK </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x4000685E) Number of blocks </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_COUNT1_RX >> 10) & 0x1F), ((USB_COUNT1_RX = (USB_COUNT1_RX & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: USB_COUNT1_RX_BL_SIZE  -------------------------------
// SVD Line: 29170

//  <item> SFDITEM_FIELD__USB_COUNT1_RX_BL_SIZE
//    <name> BL_SIZE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000685E) Block size </i>
//    <check> 
//      <loc> ( (unsigned short) USB_COUNT1_RX ) </loc>
//      <o.15..15> BL_SIZE
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: USB_COUNT1_RX  ---------------------------------
// SVD Line: 29148

//  <rtree> SFDITEM_REG__USB_COUNT1_RX
//    <name> COUNT1_RX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000685E) Reception byte count 0 </i>
//    <loc> ( (unsigned short)((USB_COUNT1_RX >> 0) & 0xFFFF), ((USB_COUNT1_RX = (USB_COUNT1_RX & ~(0xFC00UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFC00) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_COUNT1_RX_COUNT1_RX </item>
//    <item> SFDITEM_FIELD__USB_COUNT1_RX_NUM_BLOCK </item>
//    <item> SFDITEM_FIELD__USB_COUNT1_RX_BL_SIZE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: USB_COUNT2_RX  ------------------------------
// SVD Line: 29179

unsigned short USB_COUNT2_RX __AT (0x40006866);



// ---------------------------  Field Item: USB_COUNT2_RX_COUNT2_RX  ------------------------------
// SVD Line: 29187

//  <item> SFDITEM_FIELD__USB_COUNT2_RX_COUNT2_RX
//    <name> COUNT2_RX </name>
//    <r> 
//    <i> [Bits 9..0] RO (@ 0x40006866) Reception byte count </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_COUNT2_RX >> 0) & 0x3FF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: USB_COUNT2_RX_NUM_BLOCK  ------------------------------
// SVD Line: 29194

//  <item> SFDITEM_FIELD__USB_COUNT2_RX_NUM_BLOCK
//    <name> NUM_BLOCK </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x40006866) Number of blocks </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_COUNT2_RX >> 10) & 0x1F), ((USB_COUNT2_RX = (USB_COUNT2_RX & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: USB_COUNT2_RX_BL_SIZE  -------------------------------
// SVD Line: 29201

//  <item> SFDITEM_FIELD__USB_COUNT2_RX_BL_SIZE
//    <name> BL_SIZE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40006866) Block size </i>
//    <check> 
//      <loc> ( (unsigned short) USB_COUNT2_RX ) </loc>
//      <o.15..15> BL_SIZE
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: USB_COUNT2_RX  ---------------------------------
// SVD Line: 29179

//  <rtree> SFDITEM_REG__USB_COUNT2_RX
//    <name> COUNT2_RX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40006866) Reception byte count 0 </i>
//    <loc> ( (unsigned short)((USB_COUNT2_RX >> 0) & 0xFFFF), ((USB_COUNT2_RX = (USB_COUNT2_RX & ~(0xFC00UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFC00) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_COUNT2_RX_COUNT2_RX </item>
//    <item> SFDITEM_FIELD__USB_COUNT2_RX_NUM_BLOCK </item>
//    <item> SFDITEM_FIELD__USB_COUNT2_RX_BL_SIZE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: USB_COUNT3_RX  ------------------------------
// SVD Line: 29210

unsigned short USB_COUNT3_RX __AT (0x4000686E);



// ---------------------------  Field Item: USB_COUNT3_RX_COUNT3_RX  ------------------------------
// SVD Line: 29218

//  <item> SFDITEM_FIELD__USB_COUNT3_RX_COUNT3_RX
//    <name> COUNT3_RX </name>
//    <r> 
//    <i> [Bits 9..0] RO (@ 0x4000686E) Reception byte count </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_COUNT3_RX >> 0) & 0x3FF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: USB_COUNT3_RX_NUM_BLOCK  ------------------------------
// SVD Line: 29225

//  <item> SFDITEM_FIELD__USB_COUNT3_RX_NUM_BLOCK
//    <name> NUM_BLOCK </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x4000686E) Number of blocks </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_COUNT3_RX >> 10) & 0x1F), ((USB_COUNT3_RX = (USB_COUNT3_RX & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: USB_COUNT3_RX_BL_SIZE  -------------------------------
// SVD Line: 29232

//  <item> SFDITEM_FIELD__USB_COUNT3_RX_BL_SIZE
//    <name> BL_SIZE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000686E) Block size </i>
//    <check> 
//      <loc> ( (unsigned short) USB_COUNT3_RX ) </loc>
//      <o.15..15> BL_SIZE
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: USB_COUNT3_RX  ---------------------------------
// SVD Line: 29210

//  <rtree> SFDITEM_REG__USB_COUNT3_RX
//    <name> COUNT3_RX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000686E) Reception byte count 0 </i>
//    <loc> ( (unsigned short)((USB_COUNT3_RX >> 0) & 0xFFFF), ((USB_COUNT3_RX = (USB_COUNT3_RX & ~(0xFC00UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFC00) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_COUNT3_RX_COUNT3_RX </item>
//    <item> SFDITEM_FIELD__USB_COUNT3_RX_NUM_BLOCK </item>
//    <item> SFDITEM_FIELD__USB_COUNT3_RX_BL_SIZE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: USB_COUNT4_RX  ------------------------------
// SVD Line: 29241

unsigned short USB_COUNT4_RX __AT (0x40006876);



// ---------------------------  Field Item: USB_COUNT4_RX_COUNT4_RX  ------------------------------
// SVD Line: 29249

//  <item> SFDITEM_FIELD__USB_COUNT4_RX_COUNT4_RX
//    <name> COUNT4_RX </name>
//    <r> 
//    <i> [Bits 9..0] RO (@ 0x40006876) Reception byte count </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_COUNT4_RX >> 0) & 0x3FF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: USB_COUNT4_RX_NUM_BLOCK  ------------------------------
// SVD Line: 29256

//  <item> SFDITEM_FIELD__USB_COUNT4_RX_NUM_BLOCK
//    <name> NUM_BLOCK </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x40006876) Number of blocks </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_COUNT4_RX >> 10) & 0x1F), ((USB_COUNT4_RX = (USB_COUNT4_RX & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: USB_COUNT4_RX_BL_SIZE  -------------------------------
// SVD Line: 29263

//  <item> SFDITEM_FIELD__USB_COUNT4_RX_BL_SIZE
//    <name> BL_SIZE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40006876) Block size </i>
//    <check> 
//      <loc> ( (unsigned short) USB_COUNT4_RX ) </loc>
//      <o.15..15> BL_SIZE
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: USB_COUNT4_RX  ---------------------------------
// SVD Line: 29241

//  <rtree> SFDITEM_REG__USB_COUNT4_RX
//    <name> COUNT4_RX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40006876) Reception byte count 0 </i>
//    <loc> ( (unsigned short)((USB_COUNT4_RX >> 0) & 0xFFFF), ((USB_COUNT4_RX = (USB_COUNT4_RX & ~(0xFC00UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFC00) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_COUNT4_RX_COUNT4_RX </item>
//    <item> SFDITEM_FIELD__USB_COUNT4_RX_NUM_BLOCK </item>
//    <item> SFDITEM_FIELD__USB_COUNT4_RX_BL_SIZE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: USB_COUNT5_RX  ------------------------------
// SVD Line: 29272

unsigned short USB_COUNT5_RX __AT (0x4000687E);



// ---------------------------  Field Item: USB_COUNT5_RX_COUNT5_RX  ------------------------------
// SVD Line: 29280

//  <item> SFDITEM_FIELD__USB_COUNT5_RX_COUNT5_RX
//    <name> COUNT5_RX </name>
//    <r> 
//    <i> [Bits 9..0] RO (@ 0x4000687E) Reception byte count </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_COUNT5_RX >> 0) & 0x3FF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: USB_COUNT5_RX_NUM_BLOCK  ------------------------------
// SVD Line: 29287

//  <item> SFDITEM_FIELD__USB_COUNT5_RX_NUM_BLOCK
//    <name> NUM_BLOCK </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x4000687E) Number of blocks </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_COUNT5_RX >> 10) & 0x1F), ((USB_COUNT5_RX = (USB_COUNT5_RX & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: USB_COUNT5_RX_BL_SIZE  -------------------------------
// SVD Line: 29294

//  <item> SFDITEM_FIELD__USB_COUNT5_RX_BL_SIZE
//    <name> BL_SIZE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000687E) Block size </i>
//    <check> 
//      <loc> ( (unsigned short) USB_COUNT5_RX ) </loc>
//      <o.15..15> BL_SIZE
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: USB_COUNT5_RX  ---------------------------------
// SVD Line: 29272

//  <rtree> SFDITEM_REG__USB_COUNT5_RX
//    <name> COUNT5_RX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000687E) Reception byte count 0 </i>
//    <loc> ( (unsigned short)((USB_COUNT5_RX >> 0) & 0xFFFF), ((USB_COUNT5_RX = (USB_COUNT5_RX & ~(0xFC00UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFC00) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_COUNT5_RX_COUNT5_RX </item>
//    <item> SFDITEM_FIELD__USB_COUNT5_RX_NUM_BLOCK </item>
//    <item> SFDITEM_FIELD__USB_COUNT5_RX_BL_SIZE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: USB_COUNT6_RX  ------------------------------
// SVD Line: 29303

unsigned short USB_COUNT6_RX __AT (0x40006886);



// ---------------------------  Field Item: USB_COUNT6_RX_COUNT6_RX  ------------------------------
// SVD Line: 29311

//  <item> SFDITEM_FIELD__USB_COUNT6_RX_COUNT6_RX
//    <name> COUNT6_RX </name>
//    <r> 
//    <i> [Bits 9..0] RO (@ 0x40006886) Reception byte count </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_COUNT6_RX >> 0) & 0x3FF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: USB_COUNT6_RX_NUM_BLOCK  ------------------------------
// SVD Line: 29318

//  <item> SFDITEM_FIELD__USB_COUNT6_RX_NUM_BLOCK
//    <name> NUM_BLOCK </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x40006886) Number of blocks </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_COUNT6_RX >> 10) & 0x1F), ((USB_COUNT6_RX = (USB_COUNT6_RX & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: USB_COUNT6_RX_BL_SIZE  -------------------------------
// SVD Line: 29325

//  <item> SFDITEM_FIELD__USB_COUNT6_RX_BL_SIZE
//    <name> BL_SIZE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40006886) Block size </i>
//    <check> 
//      <loc> ( (unsigned short) USB_COUNT6_RX ) </loc>
//      <o.15..15> BL_SIZE
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: USB_COUNT6_RX  ---------------------------------
// SVD Line: 29303

//  <rtree> SFDITEM_REG__USB_COUNT6_RX
//    <name> COUNT6_RX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40006886) Reception byte count 0 </i>
//    <loc> ( (unsigned short)((USB_COUNT6_RX >> 0) & 0xFFFF), ((USB_COUNT6_RX = (USB_COUNT6_RX & ~(0xFC00UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFC00) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_COUNT6_RX_COUNT6_RX </item>
//    <item> SFDITEM_FIELD__USB_COUNT6_RX_NUM_BLOCK </item>
//    <item> SFDITEM_FIELD__USB_COUNT6_RX_BL_SIZE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: USB_COUNT7_RX  ------------------------------
// SVD Line: 29334

unsigned short USB_COUNT7_RX __AT (0x4000688E);



// ---------------------------  Field Item: USB_COUNT7_RX_COUNT7_RX  ------------------------------
// SVD Line: 29342

//  <item> SFDITEM_FIELD__USB_COUNT7_RX_COUNT7_RX
//    <name> COUNT7_RX </name>
//    <r> 
//    <i> [Bits 9..0] RO (@ 0x4000688E) Reception byte count </i>
//    <edit> 
//      <loc> ( (unsigned short)((USB_COUNT7_RX >> 0) & 0x3FF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: USB_COUNT7_RX_NUM_BLOCK  ------------------------------
// SVD Line: 29349

//  <item> SFDITEM_FIELD__USB_COUNT7_RX_NUM_BLOCK
//    <name> NUM_BLOCK </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x4000688E) Number of blocks </i>
//    <edit> 
//      <loc> ( (unsigned char)((USB_COUNT7_RX >> 10) & 0x1F), ((USB_COUNT7_RX = (USB_COUNT7_RX & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: USB_COUNT7_RX_BL_SIZE  -------------------------------
// SVD Line: 29356

//  <item> SFDITEM_FIELD__USB_COUNT7_RX_BL_SIZE
//    <name> BL_SIZE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000688E) Block size </i>
//    <check> 
//      <loc> ( (unsigned short) USB_COUNT7_RX ) </loc>
//      <o.15..15> BL_SIZE
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: USB_COUNT7_RX  ---------------------------------
// SVD Line: 29334

//  <rtree> SFDITEM_REG__USB_COUNT7_RX
//    <name> COUNT7_RX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000688E) Reception byte count 0 </i>
//    <loc> ( (unsigned short)((USB_COUNT7_RX >> 0) & 0xFFFF), ((USB_COUNT7_RX = (USB_COUNT7_RX & ~(0xFC00UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFC00) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USB_COUNT7_RX_COUNT7_RX </item>
//    <item> SFDITEM_FIELD__USB_COUNT7_RX_NUM_BLOCK </item>
//    <item> SFDITEM_FIELD__USB_COUNT7_RX_BL_SIZE </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: USB  --------------------------------------
// SVD Line: 27703

//  <view> USB
//    <name> USB </name>
//    <item> SFDITEM_REG__USB_EP0R </item>
//    <item> SFDITEM_REG__USB_EP1R </item>
//    <item> SFDITEM_REG__USB_EP2R </item>
//    <item> SFDITEM_REG__USB_EP3R </item>
//    <item> SFDITEM_REG__USB_EP4R </item>
//    <item> SFDITEM_REG__USB_EP5R </item>
//    <item> SFDITEM_REG__USB_EP6R </item>
//    <item> SFDITEM_REG__USB_EP7R </item>
//    <item> SFDITEM_REG__USB_CNTR </item>
//    <item> SFDITEM_REG__USB_ISTR </item>
//    <item> SFDITEM_REG__USB_FNR </item>
//    <item> SFDITEM_REG__USB_DADDR </item>
//    <item> SFDITEM_REG__USB_BTABLE </item>
//    <item> SFDITEM_REG__USB_LPMCSR </item>
//    <item> SFDITEM_REG__USB_BCDR </item>
//    <item> SFDITEM_REG__USB_COUNT0_TX </item>
//    <item> SFDITEM_REG__USB_COUNT1_TX </item>
//    <item> SFDITEM_REG__USB_COUNT2_TX </item>
//    <item> SFDITEM_REG__USB_COUNT3_TX </item>
//    <item> SFDITEM_REG__USB_COUNT4_TX </item>
//    <item> SFDITEM_REG__USB_COUNT5_TX </item>
//    <item> SFDITEM_REG__USB_COUNT6_TX </item>
//    <item> SFDITEM_REG__USB_COUNT7_TX </item>
//    <item> SFDITEM_REG__USB_ADDR2_TX </item>
//    <item> SFDITEM_REG__USB_ADDR3_TX </item>
//    <item> SFDITEM_REG__USB_ADDR4_TX </item>
//    <item> SFDITEM_REG__USB_ADDR5_TX </item>
//    <item> SFDITEM_REG__USB_ADDR6_TX </item>
//    <item> SFDITEM_REG__USB_ADDR7_TX </item>
//    <item> SFDITEM_REG__USB_ADDR0_RX </item>
//    <item> SFDITEM_REG__USB_ADDR1_RX </item>
//    <item> SFDITEM_REG__USB_ADDR2_RX </item>
//    <item> SFDITEM_REG__USB_ADDR3_RX </item>
//    <item> SFDITEM_REG__USB_ADDR4_RX </item>
//    <item> SFDITEM_REG__USB_ADDR5_RX </item>
//    <item> SFDITEM_REG__USB_ADDR6_RX </item>
//    <item> SFDITEM_REG__USB_ADDR7_RX </item>
//    <item> SFDITEM_REG__USB_COUNT0_RX </item>
//    <item> SFDITEM_REG__USB_COUNT1_RX </item>
//    <item> SFDITEM_REG__USB_COUNT2_RX </item>
//    <item> SFDITEM_REG__USB_COUNT3_RX </item>
//    <item> SFDITEM_REG__USB_COUNT4_RX </item>
//    <item> SFDITEM_REG__USB_COUNT5_RX </item>
//    <item> SFDITEM_REG__USB_COUNT6_RX </item>
//    <item> SFDITEM_REG__USB_COUNT7_RX </item>
//  </view>
//  


// ----------------------------  Register Item Address: USART2_CR1  -------------------------------
// SVD Line: 29379

unsigned int USART2_CR1 __AT (0x40004400);



// --------------------------------  Field Item: USART2_CR1_M1  -----------------------------------
// SVD Line: 29388

//  <item> SFDITEM_FIELD__USART2_CR1_M1
//    <name> M1 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40004400) Word length </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.28..28> M1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR1_EOBIE  ----------------------------------
// SVD Line: 29394

//  <item> SFDITEM_FIELD__USART2_CR1_EOBIE
//    <name> EOBIE </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40004400) End of Block interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.27..27> EOBIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR1_RTOIE  ----------------------------------
// SVD Line: 29401

//  <item> SFDITEM_FIELD__USART2_CR1_RTOIE
//    <name> RTOIE </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40004400) Receiver timeout interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.26..26> RTOIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR1_DEAT4  ----------------------------------
// SVD Line: 29408

//  <item> SFDITEM_FIELD__USART2_CR1_DEAT4
//    <name> DEAT4 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40004400) Driver Enable assertion  time </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.25..25> DEAT4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR1_DEAT3  ----------------------------------
// SVD Line: 29415

//  <item> SFDITEM_FIELD__USART2_CR1_DEAT3
//    <name> DEAT3 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40004400) DEAT3 </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.24..24> DEAT3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR1_DEAT2  ----------------------------------
// SVD Line: 29421

//  <item> SFDITEM_FIELD__USART2_CR1_DEAT2
//    <name> DEAT2 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40004400) DEAT2 </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.23..23> DEAT2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR1_DEAT1  ----------------------------------
// SVD Line: 29427

//  <item> SFDITEM_FIELD__USART2_CR1_DEAT1
//    <name> DEAT1 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40004400) DEAT1 </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.22..22> DEAT1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR1_DEAT0  ----------------------------------
// SVD Line: 29433

//  <item> SFDITEM_FIELD__USART2_CR1_DEAT0
//    <name> DEAT0 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40004400) DEAT0 </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.21..21> DEAT0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR1_DEDT4  ----------------------------------
// SVD Line: 29439

//  <item> SFDITEM_FIELD__USART2_CR1_DEDT4
//    <name> DEDT4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40004400) Driver Enable de-assertion  time </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.20..20> DEDT4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR1_DEDT3  ----------------------------------
// SVD Line: 29446

//  <item> SFDITEM_FIELD__USART2_CR1_DEDT3
//    <name> DEDT3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40004400) DEDT3 </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.19..19> DEDT3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR1_DEDT2  ----------------------------------
// SVD Line: 29452

//  <item> SFDITEM_FIELD__USART2_CR1_DEDT2
//    <name> DEDT2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40004400) DEDT2 </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.18..18> DEDT2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR1_DEDT1  ----------------------------------
// SVD Line: 29458

//  <item> SFDITEM_FIELD__USART2_CR1_DEDT1
//    <name> DEDT1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40004400) DEDT1 </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.17..17> DEDT1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR1_DEDT0  ----------------------------------
// SVD Line: 29464

//  <item> SFDITEM_FIELD__USART2_CR1_DEDT0
//    <name> DEDT0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40004400) DEDT0 </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.16..16> DEDT0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR1_OVER8  ----------------------------------
// SVD Line: 29470

//  <item> SFDITEM_FIELD__USART2_CR1_OVER8
//    <name> OVER8 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40004400) Oversampling mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.15..15> OVER8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR1_CMIE  ----------------------------------
// SVD Line: 29476

//  <item> SFDITEM_FIELD__USART2_CR1_CMIE
//    <name> CMIE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40004400) Character match interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.14..14> CMIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR1_MME  -----------------------------------
// SVD Line: 29483

//  <item> SFDITEM_FIELD__USART2_CR1_MME
//    <name> MME </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40004400) Mute mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.13..13> MME
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_CR1_M0  -----------------------------------
// SVD Line: 29489

//  <item> SFDITEM_FIELD__USART2_CR1_M0
//    <name> M0 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40004400) Word length </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.12..12> M0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR1_WAKE  ----------------------------------
// SVD Line: 29495

//  <item> SFDITEM_FIELD__USART2_CR1_WAKE
//    <name> WAKE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40004400) Receiver wakeup method </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.11..11> WAKE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR1_PCE  -----------------------------------
// SVD Line: 29501

//  <item> SFDITEM_FIELD__USART2_CR1_PCE
//    <name> PCE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40004400) Parity control enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.10..10> PCE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_CR1_PS  -----------------------------------
// SVD Line: 29507

//  <item> SFDITEM_FIELD__USART2_CR1_PS
//    <name> PS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40004400) Parity selection </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.9..9> PS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR1_PEIE  ----------------------------------
// SVD Line: 29513

//  <item> SFDITEM_FIELD__USART2_CR1_PEIE
//    <name> PEIE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40004400) PE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.8..8> PEIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR1_TXEIE  ----------------------------------
// SVD Line: 29519

//  <item> SFDITEM_FIELD__USART2_CR1_TXEIE
//    <name> TXEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40004400) interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.7..7> TXEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR1_TCIE  ----------------------------------
// SVD Line: 29525

//  <item> SFDITEM_FIELD__USART2_CR1_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004400) Transmission complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.6..6> TCIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR1_RXNEIE  ---------------------------------
// SVD Line: 29532

//  <item> SFDITEM_FIELD__USART2_CR1_RXNEIE
//    <name> RXNEIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40004400) RXNE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.5..5> RXNEIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR1_IDLEIE  ---------------------------------
// SVD Line: 29538

//  <item> SFDITEM_FIELD__USART2_CR1_IDLEIE
//    <name> IDLEIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004400) IDLE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.4..4> IDLEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_CR1_TE  -----------------------------------
// SVD Line: 29544

//  <item> SFDITEM_FIELD__USART2_CR1_TE
//    <name> TE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004400) Transmitter enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.3..3> TE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_CR1_RE  -----------------------------------
// SVD Line: 29550

//  <item> SFDITEM_FIELD__USART2_CR1_RE
//    <name> RE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40004400) Receiver enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.2..2> RE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR1_UESM  ----------------------------------
// SVD Line: 29556

//  <item> SFDITEM_FIELD__USART2_CR1_UESM
//    <name> UESM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40004400) USART enable in Stop mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.1..1> UESM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_CR1_UE  -----------------------------------
// SVD Line: 29562

//  <item> SFDITEM_FIELD__USART2_CR1_UE
//    <name> UE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004400) USART enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.0..0> UE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART2_CR1  -----------------------------------
// SVD Line: 29379

//  <rtree> SFDITEM_REG__USART2_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004400) Control register 1 </i>
//    <loc> ( (unsigned int)((USART2_CR1 >> 0) & 0xFFFFFFFF), ((USART2_CR1 = (USART2_CR1 & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART2_CR1_M1 </item>
//    <item> SFDITEM_FIELD__USART2_CR1_EOBIE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_RTOIE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_DEAT4 </item>
//    <item> SFDITEM_FIELD__USART2_CR1_DEAT3 </item>
//    <item> SFDITEM_FIELD__USART2_CR1_DEAT2 </item>
//    <item> SFDITEM_FIELD__USART2_CR1_DEAT1 </item>
//    <item> SFDITEM_FIELD__USART2_CR1_DEAT0 </item>
//    <item> SFDITEM_FIELD__USART2_CR1_DEDT4 </item>
//    <item> SFDITEM_FIELD__USART2_CR1_DEDT3 </item>
//    <item> SFDITEM_FIELD__USART2_CR1_DEDT2 </item>
//    <item> SFDITEM_FIELD__USART2_CR1_DEDT1 </item>
//    <item> SFDITEM_FIELD__USART2_CR1_DEDT0 </item>
//    <item> SFDITEM_FIELD__USART2_CR1_OVER8 </item>
//    <item> SFDITEM_FIELD__USART2_CR1_CMIE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_MME </item>
//    <item> SFDITEM_FIELD__USART2_CR1_M0 </item>
//    <item> SFDITEM_FIELD__USART2_CR1_WAKE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_PCE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_PS </item>
//    <item> SFDITEM_FIELD__USART2_CR1_PEIE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_TXEIE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_TCIE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_RXNEIE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_IDLEIE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_TE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_RE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_UESM </item>
//    <item> SFDITEM_FIELD__USART2_CR1_UE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART2_CR2  -------------------------------
// SVD Line: 29570

unsigned int USART2_CR2 __AT (0x40004404);



// ------------------------------  Field Item: USART2_CR2_ADD4_7  ---------------------------------
// SVD Line: 29579

//  <item> SFDITEM_FIELD__USART2_CR2_ADD4_7
//    <name> ADD4_7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40004404) Address of the USART node </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART2_CR2 >> 28) & 0xF), ((USART2_CR2 = (USART2_CR2 & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR2_ADD0_3  ---------------------------------
// SVD Line: 29585

//  <item> SFDITEM_FIELD__USART2_CR2_ADD0_3
//    <name> ADD0_3 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40004404) Address of the USART node </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART2_CR2 >> 24) & 0xF), ((USART2_CR2 = (USART2_CR2 & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR2_RTOEN  ----------------------------------
// SVD Line: 29591

//  <item> SFDITEM_FIELD__USART2_CR2_RTOEN
//    <name> RTOEN </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40004404) Receiver timeout enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR2 ) </loc>
//      <o.23..23> RTOEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART2_CR2_ABRMOD1  ---------------------------------
// SVD Line: 29597

//  <item> SFDITEM_FIELD__USART2_CR2_ABRMOD1
//    <name> ABRMOD1 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40004404) Auto baud rate mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR2 ) </loc>
//      <o.22..22> ABRMOD1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART2_CR2_ABRMOD0  ---------------------------------
// SVD Line: 29603

//  <item> SFDITEM_FIELD__USART2_CR2_ABRMOD0
//    <name> ABRMOD0 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40004404) ABRMOD0 </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR2 ) </loc>
//      <o.21..21> ABRMOD0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR2_ABREN  ----------------------------------
// SVD Line: 29609

//  <item> SFDITEM_FIELD__USART2_CR2_ABREN
//    <name> ABREN </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40004404) Auto baud rate enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR2 ) </loc>
//      <o.20..20> ABREN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART2_CR2_MSBFIRST  --------------------------------
// SVD Line: 29615

//  <item> SFDITEM_FIELD__USART2_CR2_MSBFIRST
//    <name> MSBFIRST </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40004404) Most significant bit first </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR2 ) </loc>
//      <o.19..19> MSBFIRST
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR2_TAINV  ----------------------------------
// SVD Line: 29621

//  <item> SFDITEM_FIELD__USART2_CR2_TAINV
//    <name> TAINV </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40004404) Binary data inversion </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR2 ) </loc>
//      <o.18..18> TAINV
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR2_TXINV  ----------------------------------
// SVD Line: 29627

//  <item> SFDITEM_FIELD__USART2_CR2_TXINV
//    <name> TXINV </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40004404) TX pin active level  inversion </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR2 ) </loc>
//      <o.17..17> TXINV
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR2_RXINV  ----------------------------------
// SVD Line: 29634

//  <item> SFDITEM_FIELD__USART2_CR2_RXINV
//    <name> RXINV </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40004404) RX pin active level  inversion </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR2 ) </loc>
//      <o.16..16> RXINV
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR2_SWAP  ----------------------------------
// SVD Line: 29641

//  <item> SFDITEM_FIELD__USART2_CR2_SWAP
//    <name> SWAP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40004404) Swap TX/RX pins </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR2 ) </loc>
//      <o.15..15> SWAP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR2_LINEN  ----------------------------------
// SVD Line: 29647

//  <item> SFDITEM_FIELD__USART2_CR2_LINEN
//    <name> LINEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40004404) LIN mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR2 ) </loc>
//      <o.14..14> LINEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR2_STOP  ----------------------------------
// SVD Line: 29653

//  <item> SFDITEM_FIELD__USART2_CR2_STOP
//    <name> STOP </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40004404) STOP bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART2_CR2 >> 12) & 0x3), ((USART2_CR2 = (USART2_CR2 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR2_CLKEN  ----------------------------------
// SVD Line: 29659

//  <item> SFDITEM_FIELD__USART2_CR2_CLKEN
//    <name> CLKEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40004404) Clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR2 ) </loc>
//      <o.11..11> CLKEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR2_CPOL  ----------------------------------
// SVD Line: 29665

//  <item> SFDITEM_FIELD__USART2_CR2_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40004404) Clock polarity </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR2 ) </loc>
//      <o.10..10> CPOL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR2_CPHA  ----------------------------------
// SVD Line: 29671

//  <item> SFDITEM_FIELD__USART2_CR2_CPHA
//    <name> CPHA </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40004404) Clock phase </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR2 ) </loc>
//      <o.9..9> CPHA
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR2_LBCL  ----------------------------------
// SVD Line: 29677

//  <item> SFDITEM_FIELD__USART2_CR2_LBCL
//    <name> LBCL </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40004404) Last bit clock pulse </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR2 ) </loc>
//      <o.8..8> LBCL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR2_LBDIE  ----------------------------------
// SVD Line: 29683

//  <item> SFDITEM_FIELD__USART2_CR2_LBDIE
//    <name> LBDIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004404) LIN break detection interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR2 ) </loc>
//      <o.6..6> LBDIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR2_LBDL  ----------------------------------
// SVD Line: 29690

//  <item> SFDITEM_FIELD__USART2_CR2_LBDL
//    <name> LBDL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40004404) LIN break detection length </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR2 ) </loc>
//      <o.5..5> LBDL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR2_ADDM7  ----------------------------------
// SVD Line: 29696

//  <item> SFDITEM_FIELD__USART2_CR2_ADDM7
//    <name> ADDM7 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004404) 7-bit Address Detection/4-bit Address  Detection </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR2 ) </loc>
//      <o.4..4> ADDM7
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART2_CR2  -----------------------------------
// SVD Line: 29570

//  <rtree> SFDITEM_REG__USART2_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004404) Control register 2 </i>
//    <loc> ( (unsigned int)((USART2_CR2 >> 0) & 0xFFFFFFFF), ((USART2_CR2 = (USART2_CR2 & ~(0xFFFFFF70UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF70) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART2_CR2_ADD4_7 </item>
//    <item> SFDITEM_FIELD__USART2_CR2_ADD0_3 </item>
//    <item> SFDITEM_FIELD__USART2_CR2_RTOEN </item>
//    <item> SFDITEM_FIELD__USART2_CR2_ABRMOD1 </item>
//    <item> SFDITEM_FIELD__USART2_CR2_ABRMOD0 </item>
//    <item> SFDITEM_FIELD__USART2_CR2_ABREN </item>
//    <item> SFDITEM_FIELD__USART2_CR2_MSBFIRST </item>
//    <item> SFDITEM_FIELD__USART2_CR2_TAINV </item>
//    <item> SFDITEM_FIELD__USART2_CR2_TXINV </item>
//    <item> SFDITEM_FIELD__USART2_CR2_RXINV </item>
//    <item> SFDITEM_FIELD__USART2_CR2_SWAP </item>
//    <item> SFDITEM_FIELD__USART2_CR2_LINEN </item>
//    <item> SFDITEM_FIELD__USART2_CR2_STOP </item>
//    <item> SFDITEM_FIELD__USART2_CR2_CLKEN </item>
//    <item> SFDITEM_FIELD__USART2_CR2_CPOL </item>
//    <item> SFDITEM_FIELD__USART2_CR2_CPHA </item>
//    <item> SFDITEM_FIELD__USART2_CR2_LBCL </item>
//    <item> SFDITEM_FIELD__USART2_CR2_LBDIE </item>
//    <item> SFDITEM_FIELD__USART2_CR2_LBDL </item>
//    <item> SFDITEM_FIELD__USART2_CR2_ADDM7 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART2_CR3  -------------------------------
// SVD Line: 29705

unsigned int USART2_CR3 __AT (0x40004408);



// ------------------------------  Field Item: USART2_CR3_WUFIE  ----------------------------------
// SVD Line: 29714

//  <item> SFDITEM_FIELD__USART2_CR3_WUFIE
//    <name> WUFIE </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40004408) Wakeup from Stop mode interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.22..22> WUFIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR3_WUS  -----------------------------------
// SVD Line: 29721

//  <item> SFDITEM_FIELD__USART2_CR3_WUS
//    <name> WUS </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40004408) Wakeup from Stop mode interrupt flag  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART2_CR3 >> 20) & 0x3), ((USART2_CR3 = (USART2_CR3 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: USART2_CR3_SCARCNT  ---------------------------------
// SVD Line: 29728

//  <item> SFDITEM_FIELD__USART2_CR3_SCARCNT
//    <name> SCARCNT </name>
//    <rw> 
//    <i> [Bits 19..17] RW (@ 0x40004408) Smartcard auto-retry count </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART2_CR3 >> 17) & 0x7), ((USART2_CR3 = (USART2_CR3 & ~(0x7UL << 17 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR3_DEP  -----------------------------------
// SVD Line: 29734

//  <item> SFDITEM_FIELD__USART2_CR3_DEP
//    <name> DEP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40004408) Driver enable polarity  selection </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.15..15> DEP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR3_DEM  -----------------------------------
// SVD Line: 29741

//  <item> SFDITEM_FIELD__USART2_CR3_DEM
//    <name> DEM </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40004408) Driver enable mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.14..14> DEM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR3_DDRE  ----------------------------------
// SVD Line: 29747

//  <item> SFDITEM_FIELD__USART2_CR3_DDRE
//    <name> DDRE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40004408) DMA Disable on Reception  Error </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.13..13> DDRE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR3_OVRDIS  ---------------------------------
// SVD Line: 29754

//  <item> SFDITEM_FIELD__USART2_CR3_OVRDIS
//    <name> OVRDIS </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40004408) Overrun Disable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.12..12> OVRDIS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR3_ONEBIT  ---------------------------------
// SVD Line: 29760

//  <item> SFDITEM_FIELD__USART2_CR3_ONEBIT
//    <name> ONEBIT </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40004408) One sample bit method  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.11..11> ONEBIT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR3_CTSIE  ----------------------------------
// SVD Line: 29767

//  <item> SFDITEM_FIELD__USART2_CR3_CTSIE
//    <name> CTSIE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40004408) CTS interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.10..10> CTSIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR3_CTSE  ----------------------------------
// SVD Line: 29773

//  <item> SFDITEM_FIELD__USART2_CR3_CTSE
//    <name> CTSE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40004408) CTS enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.9..9> CTSE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR3_RTSE  ----------------------------------
// SVD Line: 29779

//  <item> SFDITEM_FIELD__USART2_CR3_RTSE
//    <name> RTSE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40004408) RTS enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.8..8> RTSE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR3_DMAT  ----------------------------------
// SVD Line: 29785

//  <item> SFDITEM_FIELD__USART2_CR3_DMAT
//    <name> DMAT </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40004408) DMA enable transmitter </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.7..7> DMAT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR3_DMAR  ----------------------------------
// SVD Line: 29791

//  <item> SFDITEM_FIELD__USART2_CR3_DMAR
//    <name> DMAR </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004408) DMA enable receiver </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.6..6> DMAR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR3_SCEN  ----------------------------------
// SVD Line: 29797

//  <item> SFDITEM_FIELD__USART2_CR3_SCEN
//    <name> SCEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40004408) Smartcard mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.5..5> SCEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR3_NACK  ----------------------------------
// SVD Line: 29803

//  <item> SFDITEM_FIELD__USART2_CR3_NACK
//    <name> NACK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004408) Smartcard NACK enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.4..4> NACK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR3_HDSEL  ----------------------------------
// SVD Line: 29809

//  <item> SFDITEM_FIELD__USART2_CR3_HDSEL
//    <name> HDSEL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004408) Half-duplex selection </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.3..3> HDSEL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR3_IRLP  ----------------------------------
// SVD Line: 29815

//  <item> SFDITEM_FIELD__USART2_CR3_IRLP
//    <name> IRLP </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40004408) Ir low-power </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.2..2> IRLP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR3_IREN  ----------------------------------
// SVD Line: 29821

//  <item> SFDITEM_FIELD__USART2_CR3_IREN
//    <name> IREN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40004408) Ir mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.1..1> IREN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR3_EIE  -----------------------------------
// SVD Line: 29827

//  <item> SFDITEM_FIELD__USART2_CR3_EIE
//    <name> EIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004408) Error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.0..0> EIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR3_UCESM  ----------------------------------
// SVD Line: 29833

//  <item> SFDITEM_FIELD__USART2_CR3_UCESM
//    <name> UCESM </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40004408) USART Clock Enable in Stop  mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.23..23> UCESM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART2_CR3_TCBGTIE  ---------------------------------
// SVD Line: 29840

//  <item> SFDITEM_FIELD__USART2_CR3_TCBGTIE
//    <name> TCBGTIE </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40004408) Transmission complete before guard time  interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.24..24> TCBGTIE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART2_CR3  -----------------------------------
// SVD Line: 29705

//  <rtree> SFDITEM_REG__USART2_CR3
//    <name> CR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004408) Control register 3 </i>
//    <loc> ( (unsigned int)((USART2_CR3 >> 0) & 0xFFFFFFFF), ((USART2_CR3 = (USART2_CR3 & ~(0x1FEFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FEFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART2_CR3_WUFIE </item>
//    <item> SFDITEM_FIELD__USART2_CR3_WUS </item>
//    <item> SFDITEM_FIELD__USART2_CR3_SCARCNT </item>
//    <item> SFDITEM_FIELD__USART2_CR3_DEP </item>
//    <item> SFDITEM_FIELD__USART2_CR3_DEM </item>
//    <item> SFDITEM_FIELD__USART2_CR3_DDRE </item>
//    <item> SFDITEM_FIELD__USART2_CR3_OVRDIS </item>
//    <item> SFDITEM_FIELD__USART2_CR3_ONEBIT </item>
//    <item> SFDITEM_FIELD__USART2_CR3_CTSIE </item>
//    <item> SFDITEM_FIELD__USART2_CR3_CTSE </item>
//    <item> SFDITEM_FIELD__USART2_CR3_RTSE </item>
//    <item> SFDITEM_FIELD__USART2_CR3_DMAT </item>
//    <item> SFDITEM_FIELD__USART2_CR3_DMAR </item>
//    <item> SFDITEM_FIELD__USART2_CR3_SCEN </item>
//    <item> SFDITEM_FIELD__USART2_CR3_NACK </item>
//    <item> SFDITEM_FIELD__USART2_CR3_HDSEL </item>
//    <item> SFDITEM_FIELD__USART2_CR3_IRLP </item>
//    <item> SFDITEM_FIELD__USART2_CR3_IREN </item>
//    <item> SFDITEM_FIELD__USART2_CR3_EIE </item>
//    <item> SFDITEM_FIELD__USART2_CR3_UCESM </item>
//    <item> SFDITEM_FIELD__USART2_CR3_TCBGTIE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART2_BRR  -------------------------------
// SVD Line: 29849

unsigned int USART2_BRR __AT (0x4000440C);



// ---------------------------  Field Item: USART2_BRR_DIV_Mantissa  ------------------------------
// SVD Line: 29858

//  <item> SFDITEM_FIELD__USART2_BRR_DIV_Mantissa
//    <name> DIV_Mantissa </name>
//    <rw> 
//    <i> [Bits 15..4] RW (@ 0x4000440C) DIV_Mantissa </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART2_BRR >> 4) & 0xFFF), ((USART2_BRR = (USART2_BRR & ~(0xFFFUL << 4 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: USART2_BRR_DIV_Fraction  ------------------------------
// SVD Line: 29864

//  <item> SFDITEM_FIELD__USART2_BRR_DIV_Fraction
//    <name> DIV_Fraction </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4000440C) DIV_Fraction </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART2_BRR >> 0) & 0xF), ((USART2_BRR = (USART2_BRR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART2_BRR  -----------------------------------
// SVD Line: 29849

//  <rtree> SFDITEM_REG__USART2_BRR
//    <name> BRR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000440C) Baud rate register </i>
//    <loc> ( (unsigned int)((USART2_BRR >> 0) & 0xFFFFFFFF), ((USART2_BRR = (USART2_BRR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART2_BRR_DIV_Mantissa </item>
//    <item> SFDITEM_FIELD__USART2_BRR_DIV_Fraction </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART2_GTPR  -------------------------------
// SVD Line: 29872

unsigned int USART2_GTPR __AT (0x40004410);



// -------------------------------  Field Item: USART2_GTPR_GT  -----------------------------------
// SVD Line: 29882

//  <item> SFDITEM_FIELD__USART2_GTPR_GT
//    <name> GT </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40004410) Guard time value </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART2_GTPR >> 8) & 0xFF), ((USART2_GTPR = (USART2_GTPR & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: USART2_GTPR_PSC  ----------------------------------
// SVD Line: 29888

//  <item> SFDITEM_FIELD__USART2_GTPR_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40004410) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART2_GTPR >> 0) & 0xFF), ((USART2_GTPR = (USART2_GTPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART2_GTPR  ----------------------------------
// SVD Line: 29872

//  <rtree> SFDITEM_REG__USART2_GTPR
//    <name> GTPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004410) Guard time and prescaler  register </i>
//    <loc> ( (unsigned int)((USART2_GTPR >> 0) & 0xFFFFFFFF), ((USART2_GTPR = (USART2_GTPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART2_GTPR_GT </item>
//    <item> SFDITEM_FIELD__USART2_GTPR_PSC </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART2_RTOR  -------------------------------
// SVD Line: 29896

unsigned int USART2_RTOR __AT (0x40004414);



// ------------------------------  Field Item: USART2_RTOR_BLEN  ----------------------------------
// SVD Line: 29905

//  <item> SFDITEM_FIELD__USART2_RTOR_BLEN
//    <name> BLEN </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40004414) Block Length </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART2_RTOR >> 24) & 0xFF), ((USART2_RTOR = (USART2_RTOR & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: USART2_RTOR_RTO  ----------------------------------
// SVD Line: 29911

//  <item> SFDITEM_FIELD__USART2_RTOR_RTO
//    <name> RTO </name>
//    <rw> 
//    <i> [Bits 23..0] RW (@ 0x40004414) Receiver timeout value </i>
//    <edit> 
//      <loc> ( (unsigned int)((USART2_RTOR >> 0) & 0xFFFFFF), ((USART2_RTOR = (USART2_RTOR & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART2_RTOR  ----------------------------------
// SVD Line: 29896

//  <rtree> SFDITEM_REG__USART2_RTOR
//    <name> RTOR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004414) Receiver timeout register </i>
//    <loc> ( (unsigned int)((USART2_RTOR >> 0) & 0xFFFFFFFF), ((USART2_RTOR = (USART2_RTOR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART2_RTOR_BLEN </item>
//    <item> SFDITEM_FIELD__USART2_RTOR_RTO </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART2_RQR  -------------------------------
// SVD Line: 29919

unsigned int USART2_RQR __AT (0x40004418);



// ------------------------------  Field Item: USART2_RQR_TXFRQ  ----------------------------------
// SVD Line: 29928

//  <item> SFDITEM_FIELD__USART2_RQR_TXFRQ
//    <name> TXFRQ </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40004418) Transmit data flush  request </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_RQR ) </loc>
//      <o.4..4> TXFRQ
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_RQR_RXFRQ  ----------------------------------
// SVD Line: 29935

//  <item> SFDITEM_FIELD__USART2_RQR_RXFRQ
//    <name> RXFRQ </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40004418) Receive data flush request </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_RQR ) </loc>
//      <o.3..3> RXFRQ
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_RQR_MMRQ  ----------------------------------
// SVD Line: 29941

//  <item> SFDITEM_FIELD__USART2_RQR_MMRQ
//    <name> MMRQ </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40004418) Mute mode request </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_RQR ) </loc>
//      <o.2..2> MMRQ
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_RQR_SBKRQ  ----------------------------------
// SVD Line: 29947

//  <item> SFDITEM_FIELD__USART2_RQR_SBKRQ
//    <name> SBKRQ </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40004418) Send break request </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_RQR ) </loc>
//      <o.1..1> SBKRQ
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_RQR_ABRRQ  ----------------------------------
// SVD Line: 29953

//  <item> SFDITEM_FIELD__USART2_RQR_ABRRQ
//    <name> ABRRQ </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40004418) Auto baud rate request </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_RQR ) </loc>
//      <o.0..0> ABRRQ
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART2_RQR  -----------------------------------
// SVD Line: 29919

//  <rtree> SFDITEM_REG__USART2_RQR
//    <name> RQR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40004418) Request register </i>
//    <loc> ( (unsigned int)((USART2_RQR >> 0) & 0xFFFFFFFF), ((USART2_RQR = (USART2_RQR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART2_RQR_TXFRQ </item>
//    <item> SFDITEM_FIELD__USART2_RQR_RXFRQ </item>
//    <item> SFDITEM_FIELD__USART2_RQR_MMRQ </item>
//    <item> SFDITEM_FIELD__USART2_RQR_SBKRQ </item>
//    <item> SFDITEM_FIELD__USART2_RQR_ABRRQ </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART2_ISR  -------------------------------
// SVD Line: 29961

unsigned int USART2_ISR __AT (0x4000441C);



// ------------------------------  Field Item: USART2_ISR_REACK  ----------------------------------
// SVD Line: 29971

//  <item> SFDITEM_FIELD__USART2_ISR_REACK
//    <name> REACK </name>
//    <r> 
//    <i> [Bit 22] RO (@ 0x4000441C) REACK </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ISR ) </loc>
//      <o.22..22> REACK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_ISR_TEACK  ----------------------------------
// SVD Line: 29977

//  <item> SFDITEM_FIELD__USART2_ISR_TEACK
//    <name> TEACK </name>
//    <r> 
//    <i> [Bit 21] RO (@ 0x4000441C) TEACK </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ISR ) </loc>
//      <o.21..21> TEACK
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_ISR_WUF  -----------------------------------
// SVD Line: 29983

//  <item> SFDITEM_FIELD__USART2_ISR_WUF
//    <name> WUF </name>
//    <r> 
//    <i> [Bit 20] RO (@ 0x4000441C) WUF </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ISR ) </loc>
//      <o.20..20> WUF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_ISR_RWU  -----------------------------------
// SVD Line: 29989

//  <item> SFDITEM_FIELD__USART2_ISR_RWU
//    <name> RWU </name>
//    <r> 
//    <i> [Bit 19] RO (@ 0x4000441C) RWU </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ISR ) </loc>
//      <o.19..19> RWU
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_ISR_SBKF  ----------------------------------
// SVD Line: 29995

//  <item> SFDITEM_FIELD__USART2_ISR_SBKF
//    <name> SBKF </name>
//    <r> 
//    <i> [Bit 18] RO (@ 0x4000441C) SBKF </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ISR ) </loc>
//      <o.18..18> SBKF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_ISR_CMF  -----------------------------------
// SVD Line: 30001

//  <item> SFDITEM_FIELD__USART2_ISR_CMF
//    <name> CMF </name>
//    <r> 
//    <i> [Bit 17] RO (@ 0x4000441C) CMF </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ISR ) </loc>
//      <o.17..17> CMF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_ISR_BUSY  ----------------------------------
// SVD Line: 30007

//  <item> SFDITEM_FIELD__USART2_ISR_BUSY
//    <name> BUSY </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x4000441C) BUSY </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ISR ) </loc>
//      <o.16..16> BUSY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_ISR_ABRF  ----------------------------------
// SVD Line: 30013

//  <item> SFDITEM_FIELD__USART2_ISR_ABRF
//    <name> ABRF </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x4000441C) ABRF </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ISR ) </loc>
//      <o.15..15> ABRF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_ISR_ABRE  ----------------------------------
// SVD Line: 30019

//  <item> SFDITEM_FIELD__USART2_ISR_ABRE
//    <name> ABRE </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x4000441C) ABRE </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ISR ) </loc>
//      <o.14..14> ABRE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_ISR_EOBF  ----------------------------------
// SVD Line: 30025

//  <item> SFDITEM_FIELD__USART2_ISR_EOBF
//    <name> EOBF </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x4000441C) EOBF </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ISR ) </loc>
//      <o.12..12> EOBF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_ISR_RTOF  ----------------------------------
// SVD Line: 30031

//  <item> SFDITEM_FIELD__USART2_ISR_RTOF
//    <name> RTOF </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x4000441C) RTOF </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ISR ) </loc>
//      <o.11..11> RTOF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_ISR_CTS  -----------------------------------
// SVD Line: 30037

//  <item> SFDITEM_FIELD__USART2_ISR_CTS
//    <name> CTS </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x4000441C) CTS </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ISR ) </loc>
//      <o.10..10> CTS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_ISR_CTSIF  ----------------------------------
// SVD Line: 30043

//  <item> SFDITEM_FIELD__USART2_ISR_CTSIF
//    <name> CTSIF </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x4000441C) CTSIF </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ISR ) </loc>
//      <o.9..9> CTSIF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_ISR_LBDF  ----------------------------------
// SVD Line: 30049

//  <item> SFDITEM_FIELD__USART2_ISR_LBDF
//    <name> LBDF </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x4000441C) LBDF </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ISR ) </loc>
//      <o.8..8> LBDF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_ISR_TXE  -----------------------------------
// SVD Line: 30055

//  <item> SFDITEM_FIELD__USART2_ISR_TXE
//    <name> TXE </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x4000441C) TXE </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ISR ) </loc>
//      <o.7..7> TXE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_ISR_TC  -----------------------------------
// SVD Line: 30061

//  <item> SFDITEM_FIELD__USART2_ISR_TC
//    <name> TC </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x4000441C) TC </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ISR ) </loc>
//      <o.6..6> TC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_ISR_RXNE  ----------------------------------
// SVD Line: 30067

//  <item> SFDITEM_FIELD__USART2_ISR_RXNE
//    <name> RXNE </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x4000441C) RXNE </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ISR ) </loc>
//      <o.5..5> RXNE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_ISR_IDLE  ----------------------------------
// SVD Line: 30073

//  <item> SFDITEM_FIELD__USART2_ISR_IDLE
//    <name> IDLE </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x4000441C) IDLE </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ISR ) </loc>
//      <o.4..4> IDLE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_ISR_ORE  -----------------------------------
// SVD Line: 30079

//  <item> SFDITEM_FIELD__USART2_ISR_ORE
//    <name> ORE </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x4000441C) ORE </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ISR ) </loc>
//      <o.3..3> ORE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_ISR_NF  -----------------------------------
// SVD Line: 30085

//  <item> SFDITEM_FIELD__USART2_ISR_NF
//    <name> NF </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x4000441C) NF </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ISR ) </loc>
//      <o.2..2> NF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_ISR_FE  -----------------------------------
// SVD Line: 30091

//  <item> SFDITEM_FIELD__USART2_ISR_FE
//    <name> FE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x4000441C) FE </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ISR ) </loc>
//      <o.1..1> FE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_ISR_PE  -----------------------------------
// SVD Line: 30097

//  <item> SFDITEM_FIELD__USART2_ISR_PE
//    <name> PE </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x4000441C) PE </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ISR ) </loc>
//      <o.0..0> PE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_ISR_TCBGT  ----------------------------------
// SVD Line: 30103

//  <item> SFDITEM_FIELD__USART2_ISR_TCBGT
//    <name> TCBGT </name>
//    <r> 
//    <i> [Bit 25] RO (@ 0x4000441C) Transmission complete before guard time  completion </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ISR ) </loc>
//      <o.25..25> TCBGT
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART2_ISR  -----------------------------------
// SVD Line: 29961

//  <rtree> SFDITEM_REG__USART2_ISR
//    <name> ISR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000441C) Interrupt & status  register </i>
//    <loc> ( (unsigned int)((USART2_ISR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__USART2_ISR_REACK </item>
//    <item> SFDITEM_FIELD__USART2_ISR_TEACK </item>
//    <item> SFDITEM_FIELD__USART2_ISR_WUF </item>
//    <item> SFDITEM_FIELD__USART2_ISR_RWU </item>
//    <item> SFDITEM_FIELD__USART2_ISR_SBKF </item>
//    <item> SFDITEM_FIELD__USART2_ISR_CMF </item>
//    <item> SFDITEM_FIELD__USART2_ISR_BUSY </item>
//    <item> SFDITEM_FIELD__USART2_ISR_ABRF </item>
//    <item> SFDITEM_FIELD__USART2_ISR_ABRE </item>
//    <item> SFDITEM_FIELD__USART2_ISR_EOBF </item>
//    <item> SFDITEM_FIELD__USART2_ISR_RTOF </item>
//    <item> SFDITEM_FIELD__USART2_ISR_CTS </item>
//    <item> SFDITEM_FIELD__USART2_ISR_CTSIF </item>
//    <item> SFDITEM_FIELD__USART2_ISR_LBDF </item>
//    <item> SFDITEM_FIELD__USART2_ISR_TXE </item>
//    <item> SFDITEM_FIELD__USART2_ISR_TC </item>
//    <item> SFDITEM_FIELD__USART2_ISR_RXNE </item>
//    <item> SFDITEM_FIELD__USART2_ISR_IDLE </item>
//    <item> SFDITEM_FIELD__USART2_ISR_ORE </item>
//    <item> SFDITEM_FIELD__USART2_ISR_NF </item>
//    <item> SFDITEM_FIELD__USART2_ISR_FE </item>
//    <item> SFDITEM_FIELD__USART2_ISR_PE </item>
//    <item> SFDITEM_FIELD__USART2_ISR_TCBGT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART2_ICR  -------------------------------
// SVD Line: 30112

unsigned int USART2_ICR __AT (0x40004420);



// -------------------------------  Field Item: USART2_ICR_WUCF  ----------------------------------
// SVD Line: 30121

//  <item> SFDITEM_FIELD__USART2_ICR_WUCF
//    <name> WUCF </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x40004420) Wakeup from Stop mode clear  flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ICR ) </loc>
//      <o.20..20> WUCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_ICR_CMCF  ----------------------------------
// SVD Line: 30128

//  <item> SFDITEM_FIELD__USART2_ICR_CMCF
//    <name> CMCF </name>
//    <w> 
//    <i> [Bit 17] WO (@ 0x40004420) Character match clear flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ICR ) </loc>
//      <o.17..17> CMCF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_ICR_EOBCF  ----------------------------------
// SVD Line: 30134

//  <item> SFDITEM_FIELD__USART2_ICR_EOBCF
//    <name> EOBCF </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x40004420) End of block clear flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ICR ) </loc>
//      <o.12..12> EOBCF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_ICR_RTOCF  ----------------------------------
// SVD Line: 30140

//  <item> SFDITEM_FIELD__USART2_ICR_RTOCF
//    <name> RTOCF </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x40004420) Receiver timeout clear  flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ICR ) </loc>
//      <o.11..11> RTOCF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_ICR_CTSCF  ----------------------------------
// SVD Line: 30147

//  <item> SFDITEM_FIELD__USART2_ICR_CTSCF
//    <name> CTSCF </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x40004420) CTS clear flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ICR ) </loc>
//      <o.9..9> CTSCF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_ICR_LBDCF  ----------------------------------
// SVD Line: 30153

//  <item> SFDITEM_FIELD__USART2_ICR_LBDCF
//    <name> LBDCF </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40004420) LIN break detection clear  flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ICR ) </loc>
//      <o.8..8> LBDCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_ICR_TCCF  ----------------------------------
// SVD Line: 30160

//  <item> SFDITEM_FIELD__USART2_ICR_TCCF
//    <name> TCCF </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40004420) Transmission complete clear  flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ICR ) </loc>
//      <o.6..6> TCCF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_ICR_IDLECF  ---------------------------------
// SVD Line: 30167

//  <item> SFDITEM_FIELD__USART2_ICR_IDLECF
//    <name> IDLECF </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40004420) Idle line detected clear  flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ICR ) </loc>
//      <o.4..4> IDLECF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_ICR_ORECF  ----------------------------------
// SVD Line: 30174

//  <item> SFDITEM_FIELD__USART2_ICR_ORECF
//    <name> ORECF </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40004420) Overrun error clear flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ICR ) </loc>
//      <o.3..3> ORECF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_ICR_NCF  -----------------------------------
// SVD Line: 30180

//  <item> SFDITEM_FIELD__USART2_ICR_NCF
//    <name> NCF </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40004420) Noise detected clear flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ICR ) </loc>
//      <o.2..2> NCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_ICR_FECF  ----------------------------------
// SVD Line: 30186

//  <item> SFDITEM_FIELD__USART2_ICR_FECF
//    <name> FECF </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40004420) Framing error clear flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ICR ) </loc>
//      <o.1..1> FECF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_ICR_PECF  ----------------------------------
// SVD Line: 30192

//  <item> SFDITEM_FIELD__USART2_ICR_PECF
//    <name> PECF </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40004420) Parity error clear flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_ICR ) </loc>
//      <o.0..0> PECF
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART2_ICR  -----------------------------------
// SVD Line: 30112

//  <rtree> SFDITEM_REG__USART2_ICR
//    <name> ICR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40004420) Interrupt flag clear register </i>
//    <loc> ( (unsigned int)((USART2_ICR >> 0) & 0xFFFFFFFF), ((USART2_ICR = (USART2_ICR & ~(0x121B5FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x121B5F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART2_ICR_WUCF </item>
//    <item> SFDITEM_FIELD__USART2_ICR_CMCF </item>
//    <item> SFDITEM_FIELD__USART2_ICR_EOBCF </item>
//    <item> SFDITEM_FIELD__USART2_ICR_RTOCF </item>
//    <item> SFDITEM_FIELD__USART2_ICR_CTSCF </item>
//    <item> SFDITEM_FIELD__USART2_ICR_LBDCF </item>
//    <item> SFDITEM_FIELD__USART2_ICR_TCCF </item>
//    <item> SFDITEM_FIELD__USART2_ICR_IDLECF </item>
//    <item> SFDITEM_FIELD__USART2_ICR_ORECF </item>
//    <item> SFDITEM_FIELD__USART2_ICR_NCF </item>
//    <item> SFDITEM_FIELD__USART2_ICR_FECF </item>
//    <item> SFDITEM_FIELD__USART2_ICR_PECF </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART2_RDR  -------------------------------
// SVD Line: 30200

unsigned int USART2_RDR __AT (0x40004424);



// -------------------------------  Field Item: USART2_RDR_RDR  -----------------------------------
// SVD Line: 30209

//  <item> SFDITEM_FIELD__USART2_RDR_RDR
//    <name> RDR </name>
//    <r> 
//    <i> [Bits 8..0] RO (@ 0x40004424) Receive data value </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART2_RDR >> 0) & 0x1FF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART2_RDR  -----------------------------------
// SVD Line: 30200

//  <rtree> SFDITEM_REG__USART2_RDR
//    <name> RDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40004424) Receive data register </i>
//    <loc> ( (unsigned int)((USART2_RDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__USART2_RDR_RDR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART2_TDR  -------------------------------
// SVD Line: 30217

unsigned int USART2_TDR __AT (0x40004428);



// -------------------------------  Field Item: USART2_TDR_TDR  -----------------------------------
// SVD Line: 30226

//  <item> SFDITEM_FIELD__USART2_TDR_TDR
//    <name> TDR </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x40004428) Transmit data value </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART2_TDR >> 0) & 0x1FF), ((USART2_TDR = (USART2_TDR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART2_TDR  -----------------------------------
// SVD Line: 30217

//  <rtree> SFDITEM_REG__USART2_TDR
//    <name> TDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004428) Transmit data register </i>
//    <loc> ( (unsigned int)((USART2_TDR >> 0) & 0xFFFFFFFF), ((USART2_TDR = (USART2_TDR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART2_TDR_TDR </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: USART2  ------------------------------------
// SVD Line: 29367

//  <view> USART2
//    <name> USART2 </name>
//    <item> SFDITEM_REG__USART2_CR1 </item>
//    <item> SFDITEM_REG__USART2_CR2 </item>
//    <item> SFDITEM_REG__USART2_CR3 </item>
//    <item> SFDITEM_REG__USART2_BRR </item>
//    <item> SFDITEM_REG__USART2_GTPR </item>
//    <item> SFDITEM_REG__USART2_RTOR </item>
//    <item> SFDITEM_REG__USART2_RQR </item>
//    <item> SFDITEM_REG__USART2_ISR </item>
//    <item> SFDITEM_REG__USART2_ICR </item>
//    <item> SFDITEM_REG__USART2_RDR </item>
//    <item> SFDITEM_REG__USART2_TDR </item>
//  </view>
//  


// ----------------------------  Register Item Address: USART3_CR1  -------------------------------
// SVD Line: 29379

unsigned int USART3_CR1 __AT (0x40004800);



// --------------------------------  Field Item: USART3_CR1_M1  -----------------------------------
// SVD Line: 29388

//  <item> SFDITEM_FIELD__USART3_CR1_M1
//    <name> M1 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40004800) Word length </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR1 ) </loc>
//      <o.28..28> M1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_CR1_EOBIE  ----------------------------------
// SVD Line: 29394

//  <item> SFDITEM_FIELD__USART3_CR1_EOBIE
//    <name> EOBIE </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40004800) End of Block interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR1 ) </loc>
//      <o.27..27> EOBIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_CR1_RTOIE  ----------------------------------
// SVD Line: 29401

//  <item> SFDITEM_FIELD__USART3_CR1_RTOIE
//    <name> RTOIE </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40004800) Receiver timeout interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR1 ) </loc>
//      <o.26..26> RTOIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_CR1_DEAT4  ----------------------------------
// SVD Line: 29408

//  <item> SFDITEM_FIELD__USART3_CR1_DEAT4
//    <name> DEAT4 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40004800) Driver Enable assertion  time </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR1 ) </loc>
//      <o.25..25> DEAT4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_CR1_DEAT3  ----------------------------------
// SVD Line: 29415

//  <item> SFDITEM_FIELD__USART3_CR1_DEAT3
//    <name> DEAT3 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40004800) DEAT3 </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR1 ) </loc>
//      <o.24..24> DEAT3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_CR1_DEAT2  ----------------------------------
// SVD Line: 29421

//  <item> SFDITEM_FIELD__USART3_CR1_DEAT2
//    <name> DEAT2 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40004800) DEAT2 </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR1 ) </loc>
//      <o.23..23> DEAT2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_CR1_DEAT1  ----------------------------------
// SVD Line: 29427

//  <item> SFDITEM_FIELD__USART3_CR1_DEAT1
//    <name> DEAT1 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40004800) DEAT1 </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR1 ) </loc>
//      <o.22..22> DEAT1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_CR1_DEAT0  ----------------------------------
// SVD Line: 29433

//  <item> SFDITEM_FIELD__USART3_CR1_DEAT0
//    <name> DEAT0 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40004800) DEAT0 </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR1 ) </loc>
//      <o.21..21> DEAT0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_CR1_DEDT4  ----------------------------------
// SVD Line: 29439

//  <item> SFDITEM_FIELD__USART3_CR1_DEDT4
//    <name> DEDT4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40004800) Driver Enable de-assertion  time </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR1 ) </loc>
//      <o.20..20> DEDT4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_CR1_DEDT3  ----------------------------------
// SVD Line: 29446

//  <item> SFDITEM_FIELD__USART3_CR1_DEDT3
//    <name> DEDT3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40004800) DEDT3 </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR1 ) </loc>
//      <o.19..19> DEDT3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_CR1_DEDT2  ----------------------------------
// SVD Line: 29452

//  <item> SFDITEM_FIELD__USART3_CR1_DEDT2
//    <name> DEDT2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40004800) DEDT2 </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR1 ) </loc>
//      <o.18..18> DEDT2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_CR1_DEDT1  ----------------------------------
// SVD Line: 29458

//  <item> SFDITEM_FIELD__USART3_CR1_DEDT1
//    <name> DEDT1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40004800) DEDT1 </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR1 ) </loc>
//      <o.17..17> DEDT1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_CR1_DEDT0  ----------------------------------
// SVD Line: 29464

//  <item> SFDITEM_FIELD__USART3_CR1_DEDT0
//    <name> DEDT0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40004800) DEDT0 </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR1 ) </loc>
//      <o.16..16> DEDT0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_CR1_OVER8  ----------------------------------
// SVD Line: 29470

//  <item> SFDITEM_FIELD__USART3_CR1_OVER8
//    <name> OVER8 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40004800) Oversampling mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR1 ) </loc>
//      <o.15..15> OVER8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_CR1_CMIE  ----------------------------------
// SVD Line: 29476

//  <item> SFDITEM_FIELD__USART3_CR1_CMIE
//    <name> CMIE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40004800) Character match interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR1 ) </loc>
//      <o.14..14> CMIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_CR1_MME  -----------------------------------
// SVD Line: 29483

//  <item> SFDITEM_FIELD__USART3_CR1_MME
//    <name> MME </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40004800) Mute mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR1 ) </loc>
//      <o.13..13> MME
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART3_CR1_M0  -----------------------------------
// SVD Line: 29489

//  <item> SFDITEM_FIELD__USART3_CR1_M0
//    <name> M0 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40004800) Word length </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR1 ) </loc>
//      <o.12..12> M0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_CR1_WAKE  ----------------------------------
// SVD Line: 29495

//  <item> SFDITEM_FIELD__USART3_CR1_WAKE
//    <name> WAKE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40004800) Receiver wakeup method </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR1 ) </loc>
//      <o.11..11> WAKE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_CR1_PCE  -----------------------------------
// SVD Line: 29501

//  <item> SFDITEM_FIELD__USART3_CR1_PCE
//    <name> PCE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40004800) Parity control enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR1 ) </loc>
//      <o.10..10> PCE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART3_CR1_PS  -----------------------------------
// SVD Line: 29507

//  <item> SFDITEM_FIELD__USART3_CR1_PS
//    <name> PS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40004800) Parity selection </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR1 ) </loc>
//      <o.9..9> PS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_CR1_PEIE  ----------------------------------
// SVD Line: 29513

//  <item> SFDITEM_FIELD__USART3_CR1_PEIE
//    <name> PEIE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40004800) PE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR1 ) </loc>
//      <o.8..8> PEIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_CR1_TXEIE  ----------------------------------
// SVD Line: 29519

//  <item> SFDITEM_FIELD__USART3_CR1_TXEIE
//    <name> TXEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40004800) interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR1 ) </loc>
//      <o.7..7> TXEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_CR1_TCIE  ----------------------------------
// SVD Line: 29525

//  <item> SFDITEM_FIELD__USART3_CR1_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004800) Transmission complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR1 ) </loc>
//      <o.6..6> TCIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_CR1_RXNEIE  ---------------------------------
// SVD Line: 29532

//  <item> SFDITEM_FIELD__USART3_CR1_RXNEIE
//    <name> RXNEIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40004800) RXNE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR1 ) </loc>
//      <o.5..5> RXNEIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_CR1_IDLEIE  ---------------------------------
// SVD Line: 29538

//  <item> SFDITEM_FIELD__USART3_CR1_IDLEIE
//    <name> IDLEIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004800) IDLE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR1 ) </loc>
//      <o.4..4> IDLEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART3_CR1_TE  -----------------------------------
// SVD Line: 29544

//  <item> SFDITEM_FIELD__USART3_CR1_TE
//    <name> TE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004800) Transmitter enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR1 ) </loc>
//      <o.3..3> TE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART3_CR1_RE  -----------------------------------
// SVD Line: 29550

//  <item> SFDITEM_FIELD__USART3_CR1_RE
//    <name> RE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40004800) Receiver enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR1 ) </loc>
//      <o.2..2> RE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_CR1_UESM  ----------------------------------
// SVD Line: 29556

//  <item> SFDITEM_FIELD__USART3_CR1_UESM
//    <name> UESM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40004800) USART enable in Stop mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR1 ) </loc>
//      <o.1..1> UESM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART3_CR1_UE  -----------------------------------
// SVD Line: 29562

//  <item> SFDITEM_FIELD__USART3_CR1_UE
//    <name> UE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004800) USART enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR1 ) </loc>
//      <o.0..0> UE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART3_CR1  -----------------------------------
// SVD Line: 29379

//  <rtree> SFDITEM_REG__USART3_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004800) Control register 1 </i>
//    <loc> ( (unsigned int)((USART3_CR1 >> 0) & 0xFFFFFFFF), ((USART3_CR1 = (USART3_CR1 & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART3_CR1_M1 </item>
//    <item> SFDITEM_FIELD__USART3_CR1_EOBIE </item>
//    <item> SFDITEM_FIELD__USART3_CR1_RTOIE </item>
//    <item> SFDITEM_FIELD__USART3_CR1_DEAT4 </item>
//    <item> SFDITEM_FIELD__USART3_CR1_DEAT3 </item>
//    <item> SFDITEM_FIELD__USART3_CR1_DEAT2 </item>
//    <item> SFDITEM_FIELD__USART3_CR1_DEAT1 </item>
//    <item> SFDITEM_FIELD__USART3_CR1_DEAT0 </item>
//    <item> SFDITEM_FIELD__USART3_CR1_DEDT4 </item>
//    <item> SFDITEM_FIELD__USART3_CR1_DEDT3 </item>
//    <item> SFDITEM_FIELD__USART3_CR1_DEDT2 </item>
//    <item> SFDITEM_FIELD__USART3_CR1_DEDT1 </item>
//    <item> SFDITEM_FIELD__USART3_CR1_DEDT0 </item>
//    <item> SFDITEM_FIELD__USART3_CR1_OVER8 </item>
//    <item> SFDITEM_FIELD__USART3_CR1_CMIE </item>
//    <item> SFDITEM_FIELD__USART3_CR1_MME </item>
//    <item> SFDITEM_FIELD__USART3_CR1_M0 </item>
//    <item> SFDITEM_FIELD__USART3_CR1_WAKE </item>
//    <item> SFDITEM_FIELD__USART3_CR1_PCE </item>
//    <item> SFDITEM_FIELD__USART3_CR1_PS </item>
//    <item> SFDITEM_FIELD__USART3_CR1_PEIE </item>
//    <item> SFDITEM_FIELD__USART3_CR1_TXEIE </item>
//    <item> SFDITEM_FIELD__USART3_CR1_TCIE </item>
//    <item> SFDITEM_FIELD__USART3_CR1_RXNEIE </item>
//    <item> SFDITEM_FIELD__USART3_CR1_IDLEIE </item>
//    <item> SFDITEM_FIELD__USART3_CR1_TE </item>
//    <item> SFDITEM_FIELD__USART3_CR1_RE </item>
//    <item> SFDITEM_FIELD__USART3_CR1_UESM </item>
//    <item> SFDITEM_FIELD__USART3_CR1_UE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART3_CR2  -------------------------------
// SVD Line: 29570

unsigned int USART3_CR2 __AT (0x40004804);



// ------------------------------  Field Item: USART3_CR2_ADD4_7  ---------------------------------
// SVD Line: 29579

//  <item> SFDITEM_FIELD__USART3_CR2_ADD4_7
//    <name> ADD4_7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40004804) Address of the USART node </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART3_CR2 >> 28) & 0xF), ((USART3_CR2 = (USART3_CR2 & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USART3_CR2_ADD0_3  ---------------------------------
// SVD Line: 29585

//  <item> SFDITEM_FIELD__USART3_CR2_ADD0_3
//    <name> ADD0_3 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40004804) Address of the USART node </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART3_CR2 >> 24) & 0xF), ((USART3_CR2 = (USART3_CR2 & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USART3_CR2_RTOEN  ----------------------------------
// SVD Line: 29591

//  <item> SFDITEM_FIELD__USART3_CR2_RTOEN
//    <name> RTOEN </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40004804) Receiver timeout enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR2 ) </loc>
//      <o.23..23> RTOEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART3_CR2_ABRMOD1  ---------------------------------
// SVD Line: 29597

//  <item> SFDITEM_FIELD__USART3_CR2_ABRMOD1
//    <name> ABRMOD1 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40004804) Auto baud rate mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR2 ) </loc>
//      <o.22..22> ABRMOD1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART3_CR2_ABRMOD0  ---------------------------------
// SVD Line: 29603

//  <item> SFDITEM_FIELD__USART3_CR2_ABRMOD0
//    <name> ABRMOD0 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40004804) ABRMOD0 </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR2 ) </loc>
//      <o.21..21> ABRMOD0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_CR2_ABREN  ----------------------------------
// SVD Line: 29609

//  <item> SFDITEM_FIELD__USART3_CR2_ABREN
//    <name> ABREN </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40004804) Auto baud rate enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR2 ) </loc>
//      <o.20..20> ABREN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART3_CR2_MSBFIRST  --------------------------------
// SVD Line: 29615

//  <item> SFDITEM_FIELD__USART3_CR2_MSBFIRST
//    <name> MSBFIRST </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40004804) Most significant bit first </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR2 ) </loc>
//      <o.19..19> MSBFIRST
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_CR2_TAINV  ----------------------------------
// SVD Line: 29621

//  <item> SFDITEM_FIELD__USART3_CR2_TAINV
//    <name> TAINV </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40004804) Binary data inversion </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR2 ) </loc>
//      <o.18..18> TAINV
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_CR2_TXINV  ----------------------------------
// SVD Line: 29627

//  <item> SFDITEM_FIELD__USART3_CR2_TXINV
//    <name> TXINV </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40004804) TX pin active level  inversion </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR2 ) </loc>
//      <o.17..17> TXINV
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_CR2_RXINV  ----------------------------------
// SVD Line: 29634

//  <item> SFDITEM_FIELD__USART3_CR2_RXINV
//    <name> RXINV </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40004804) RX pin active level  inversion </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR2 ) </loc>
//      <o.16..16> RXINV
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_CR2_SWAP  ----------------------------------
// SVD Line: 29641

//  <item> SFDITEM_FIELD__USART3_CR2_SWAP
//    <name> SWAP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40004804) Swap TX/RX pins </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR2 ) </loc>
//      <o.15..15> SWAP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_CR2_LINEN  ----------------------------------
// SVD Line: 29647

//  <item> SFDITEM_FIELD__USART3_CR2_LINEN
//    <name> LINEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40004804) LIN mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR2 ) </loc>
//      <o.14..14> LINEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_CR2_STOP  ----------------------------------
// SVD Line: 29653

//  <item> SFDITEM_FIELD__USART3_CR2_STOP
//    <name> STOP </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40004804) STOP bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART3_CR2 >> 12) & 0x3), ((USART3_CR2 = (USART3_CR2 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USART3_CR2_CLKEN  ----------------------------------
// SVD Line: 29659

//  <item> SFDITEM_FIELD__USART3_CR2_CLKEN
//    <name> CLKEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40004804) Clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR2 ) </loc>
//      <o.11..11> CLKEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_CR2_CPOL  ----------------------------------
// SVD Line: 29665

//  <item> SFDITEM_FIELD__USART3_CR2_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40004804) Clock polarity </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR2 ) </loc>
//      <o.10..10> CPOL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_CR2_CPHA  ----------------------------------
// SVD Line: 29671

//  <item> SFDITEM_FIELD__USART3_CR2_CPHA
//    <name> CPHA </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40004804) Clock phase </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR2 ) </loc>
//      <o.9..9> CPHA
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_CR2_LBCL  ----------------------------------
// SVD Line: 29677

//  <item> SFDITEM_FIELD__USART3_CR2_LBCL
//    <name> LBCL </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40004804) Last bit clock pulse </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR2 ) </loc>
//      <o.8..8> LBCL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_CR2_LBDIE  ----------------------------------
// SVD Line: 29683

//  <item> SFDITEM_FIELD__USART3_CR2_LBDIE
//    <name> LBDIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004804) LIN break detection interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR2 ) </loc>
//      <o.6..6> LBDIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_CR2_LBDL  ----------------------------------
// SVD Line: 29690

//  <item> SFDITEM_FIELD__USART3_CR2_LBDL
//    <name> LBDL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40004804) LIN break detection length </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR2 ) </loc>
//      <o.5..5> LBDL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_CR2_ADDM7  ----------------------------------
// SVD Line: 29696

//  <item> SFDITEM_FIELD__USART3_CR2_ADDM7
//    <name> ADDM7 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004804) 7-bit Address Detection/4-bit Address  Detection </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR2 ) </loc>
//      <o.4..4> ADDM7
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART3_CR2  -----------------------------------
// SVD Line: 29570

//  <rtree> SFDITEM_REG__USART3_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004804) Control register 2 </i>
//    <loc> ( (unsigned int)((USART3_CR2 >> 0) & 0xFFFFFFFF), ((USART3_CR2 = (USART3_CR2 & ~(0xFFFFFF70UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF70) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART3_CR2_ADD4_7 </item>
//    <item> SFDITEM_FIELD__USART3_CR2_ADD0_3 </item>
//    <item> SFDITEM_FIELD__USART3_CR2_RTOEN </item>
//    <item> SFDITEM_FIELD__USART3_CR2_ABRMOD1 </item>
//    <item> SFDITEM_FIELD__USART3_CR2_ABRMOD0 </item>
//    <item> SFDITEM_FIELD__USART3_CR2_ABREN </item>
//    <item> SFDITEM_FIELD__USART3_CR2_MSBFIRST </item>
//    <item> SFDITEM_FIELD__USART3_CR2_TAINV </item>
//    <item> SFDITEM_FIELD__USART3_CR2_TXINV </item>
//    <item> SFDITEM_FIELD__USART3_CR2_RXINV </item>
//    <item> SFDITEM_FIELD__USART3_CR2_SWAP </item>
//    <item> SFDITEM_FIELD__USART3_CR2_LINEN </item>
//    <item> SFDITEM_FIELD__USART3_CR2_STOP </item>
//    <item> SFDITEM_FIELD__USART3_CR2_CLKEN </item>
//    <item> SFDITEM_FIELD__USART3_CR2_CPOL </item>
//    <item> SFDITEM_FIELD__USART3_CR2_CPHA </item>
//    <item> SFDITEM_FIELD__USART3_CR2_LBCL </item>
//    <item> SFDITEM_FIELD__USART3_CR2_LBDIE </item>
//    <item> SFDITEM_FIELD__USART3_CR2_LBDL </item>
//    <item> SFDITEM_FIELD__USART3_CR2_ADDM7 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART3_CR3  -------------------------------
// SVD Line: 29705

unsigned int USART3_CR3 __AT (0x40004808);



// ------------------------------  Field Item: USART3_CR3_WUFIE  ----------------------------------
// SVD Line: 29714

//  <item> SFDITEM_FIELD__USART3_CR3_WUFIE
//    <name> WUFIE </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40004808) Wakeup from Stop mode interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR3 ) </loc>
//      <o.22..22> WUFIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_CR3_WUS  -----------------------------------
// SVD Line: 29721

//  <item> SFDITEM_FIELD__USART3_CR3_WUS
//    <name> WUS </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40004808) Wakeup from Stop mode interrupt flag  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART3_CR3 >> 20) & 0x3), ((USART3_CR3 = (USART3_CR3 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: USART3_CR3_SCARCNT  ---------------------------------
// SVD Line: 29728

//  <item> SFDITEM_FIELD__USART3_CR3_SCARCNT
//    <name> SCARCNT </name>
//    <rw> 
//    <i> [Bits 19..17] RW (@ 0x40004808) Smartcard auto-retry count </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART3_CR3 >> 17) & 0x7), ((USART3_CR3 = (USART3_CR3 & ~(0x7UL << 17 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: USART3_CR3_DEP  -----------------------------------
// SVD Line: 29734

//  <item> SFDITEM_FIELD__USART3_CR3_DEP
//    <name> DEP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40004808) Driver enable polarity  selection </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR3 ) </loc>
//      <o.15..15> DEP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_CR3_DEM  -----------------------------------
// SVD Line: 29741

//  <item> SFDITEM_FIELD__USART3_CR3_DEM
//    <name> DEM </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40004808) Driver enable mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR3 ) </loc>
//      <o.14..14> DEM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_CR3_DDRE  ----------------------------------
// SVD Line: 29747

//  <item> SFDITEM_FIELD__USART3_CR3_DDRE
//    <name> DDRE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40004808) DMA Disable on Reception  Error </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR3 ) </loc>
//      <o.13..13> DDRE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_CR3_OVRDIS  ---------------------------------
// SVD Line: 29754

//  <item> SFDITEM_FIELD__USART3_CR3_OVRDIS
//    <name> OVRDIS </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40004808) Overrun Disable </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR3 ) </loc>
//      <o.12..12> OVRDIS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_CR3_ONEBIT  ---------------------------------
// SVD Line: 29760

//  <item> SFDITEM_FIELD__USART3_CR3_ONEBIT
//    <name> ONEBIT </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40004808) One sample bit method  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR3 ) </loc>
//      <o.11..11> ONEBIT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_CR3_CTSIE  ----------------------------------
// SVD Line: 29767

//  <item> SFDITEM_FIELD__USART3_CR3_CTSIE
//    <name> CTSIE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40004808) CTS interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR3 ) </loc>
//      <o.10..10> CTSIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_CR3_CTSE  ----------------------------------
// SVD Line: 29773

//  <item> SFDITEM_FIELD__USART3_CR3_CTSE
//    <name> CTSE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40004808) CTS enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR3 ) </loc>
//      <o.9..9> CTSE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_CR3_RTSE  ----------------------------------
// SVD Line: 29779

//  <item> SFDITEM_FIELD__USART3_CR3_RTSE
//    <name> RTSE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40004808) RTS enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR3 ) </loc>
//      <o.8..8> RTSE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_CR3_DMAT  ----------------------------------
// SVD Line: 29785

//  <item> SFDITEM_FIELD__USART3_CR3_DMAT
//    <name> DMAT </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40004808) DMA enable transmitter </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR3 ) </loc>
//      <o.7..7> DMAT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_CR3_DMAR  ----------------------------------
// SVD Line: 29791

//  <item> SFDITEM_FIELD__USART3_CR3_DMAR
//    <name> DMAR </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004808) DMA enable receiver </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR3 ) </loc>
//      <o.6..6> DMAR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_CR3_SCEN  ----------------------------------
// SVD Line: 29797

//  <item> SFDITEM_FIELD__USART3_CR3_SCEN
//    <name> SCEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40004808) Smartcard mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR3 ) </loc>
//      <o.5..5> SCEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_CR3_NACK  ----------------------------------
// SVD Line: 29803

//  <item> SFDITEM_FIELD__USART3_CR3_NACK
//    <name> NACK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004808) Smartcard NACK enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR3 ) </loc>
//      <o.4..4> NACK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_CR3_HDSEL  ----------------------------------
// SVD Line: 29809

//  <item> SFDITEM_FIELD__USART3_CR3_HDSEL
//    <name> HDSEL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004808) Half-duplex selection </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR3 ) </loc>
//      <o.3..3> HDSEL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_CR3_IRLP  ----------------------------------
// SVD Line: 29815

//  <item> SFDITEM_FIELD__USART3_CR3_IRLP
//    <name> IRLP </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40004808) Ir low-power </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR3 ) </loc>
//      <o.2..2> IRLP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_CR3_IREN  ----------------------------------
// SVD Line: 29821

//  <item> SFDITEM_FIELD__USART3_CR3_IREN
//    <name> IREN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40004808) Ir mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR3 ) </loc>
//      <o.1..1> IREN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_CR3_EIE  -----------------------------------
// SVD Line: 29827

//  <item> SFDITEM_FIELD__USART3_CR3_EIE
//    <name> EIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004808) Error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR3 ) </loc>
//      <o.0..0> EIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_CR3_UCESM  ----------------------------------
// SVD Line: 29833

//  <item> SFDITEM_FIELD__USART3_CR3_UCESM
//    <name> UCESM </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40004808) USART Clock Enable in Stop  mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR3 ) </loc>
//      <o.23..23> UCESM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART3_CR3_TCBGTIE  ---------------------------------
// SVD Line: 29840

//  <item> SFDITEM_FIELD__USART3_CR3_TCBGTIE
//    <name> TCBGTIE </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40004808) Transmission complete before guard time  interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_CR3 ) </loc>
//      <o.24..24> TCBGTIE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART3_CR3  -----------------------------------
// SVD Line: 29705

//  <rtree> SFDITEM_REG__USART3_CR3
//    <name> CR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004808) Control register 3 </i>
//    <loc> ( (unsigned int)((USART3_CR3 >> 0) & 0xFFFFFFFF), ((USART3_CR3 = (USART3_CR3 & ~(0x1FEFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FEFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART3_CR3_WUFIE </item>
//    <item> SFDITEM_FIELD__USART3_CR3_WUS </item>
//    <item> SFDITEM_FIELD__USART3_CR3_SCARCNT </item>
//    <item> SFDITEM_FIELD__USART3_CR3_DEP </item>
//    <item> SFDITEM_FIELD__USART3_CR3_DEM </item>
//    <item> SFDITEM_FIELD__USART3_CR3_DDRE </item>
//    <item> SFDITEM_FIELD__USART3_CR3_OVRDIS </item>
//    <item> SFDITEM_FIELD__USART3_CR3_ONEBIT </item>
//    <item> SFDITEM_FIELD__USART3_CR3_CTSIE </item>
//    <item> SFDITEM_FIELD__USART3_CR3_CTSE </item>
//    <item> SFDITEM_FIELD__USART3_CR3_RTSE </item>
//    <item> SFDITEM_FIELD__USART3_CR3_DMAT </item>
//    <item> SFDITEM_FIELD__USART3_CR3_DMAR </item>
//    <item> SFDITEM_FIELD__USART3_CR3_SCEN </item>
//    <item> SFDITEM_FIELD__USART3_CR3_NACK </item>
//    <item> SFDITEM_FIELD__USART3_CR3_HDSEL </item>
//    <item> SFDITEM_FIELD__USART3_CR3_IRLP </item>
//    <item> SFDITEM_FIELD__USART3_CR3_IREN </item>
//    <item> SFDITEM_FIELD__USART3_CR3_EIE </item>
//    <item> SFDITEM_FIELD__USART3_CR3_UCESM </item>
//    <item> SFDITEM_FIELD__USART3_CR3_TCBGTIE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART3_BRR  -------------------------------
// SVD Line: 29849

unsigned int USART3_BRR __AT (0x4000480C);



// ---------------------------  Field Item: USART3_BRR_DIV_Mantissa  ------------------------------
// SVD Line: 29858

//  <item> SFDITEM_FIELD__USART3_BRR_DIV_Mantissa
//    <name> DIV_Mantissa </name>
//    <rw> 
//    <i> [Bits 15..4] RW (@ 0x4000480C) DIV_Mantissa </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART3_BRR >> 4) & 0xFFF), ((USART3_BRR = (USART3_BRR & ~(0xFFFUL << 4 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: USART3_BRR_DIV_Fraction  ------------------------------
// SVD Line: 29864

//  <item> SFDITEM_FIELD__USART3_BRR_DIV_Fraction
//    <name> DIV_Fraction </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4000480C) DIV_Fraction </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART3_BRR >> 0) & 0xF), ((USART3_BRR = (USART3_BRR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART3_BRR  -----------------------------------
// SVD Line: 29849

//  <rtree> SFDITEM_REG__USART3_BRR
//    <name> BRR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000480C) Baud rate register </i>
//    <loc> ( (unsigned int)((USART3_BRR >> 0) & 0xFFFFFFFF), ((USART3_BRR = (USART3_BRR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART3_BRR_DIV_Mantissa </item>
//    <item> SFDITEM_FIELD__USART3_BRR_DIV_Fraction </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART3_GTPR  -------------------------------
// SVD Line: 29872

unsigned int USART3_GTPR __AT (0x40004810);



// -------------------------------  Field Item: USART3_GTPR_GT  -----------------------------------
// SVD Line: 29882

//  <item> SFDITEM_FIELD__USART3_GTPR_GT
//    <name> GT </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40004810) Guard time value </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART3_GTPR >> 8) & 0xFF), ((USART3_GTPR = (USART3_GTPR & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: USART3_GTPR_PSC  ----------------------------------
// SVD Line: 29888

//  <item> SFDITEM_FIELD__USART3_GTPR_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40004810) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART3_GTPR >> 0) & 0xFF), ((USART3_GTPR = (USART3_GTPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART3_GTPR  ----------------------------------
// SVD Line: 29872

//  <rtree> SFDITEM_REG__USART3_GTPR
//    <name> GTPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004810) Guard time and prescaler  register </i>
//    <loc> ( (unsigned int)((USART3_GTPR >> 0) & 0xFFFFFFFF), ((USART3_GTPR = (USART3_GTPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART3_GTPR_GT </item>
//    <item> SFDITEM_FIELD__USART3_GTPR_PSC </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART3_RTOR  -------------------------------
// SVD Line: 29896

unsigned int USART3_RTOR __AT (0x40004814);



// ------------------------------  Field Item: USART3_RTOR_BLEN  ----------------------------------
// SVD Line: 29905

//  <item> SFDITEM_FIELD__USART3_RTOR_BLEN
//    <name> BLEN </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40004814) Block Length </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART3_RTOR >> 24) & 0xFF), ((USART3_RTOR = (USART3_RTOR & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: USART3_RTOR_RTO  ----------------------------------
// SVD Line: 29911

//  <item> SFDITEM_FIELD__USART3_RTOR_RTO
//    <name> RTO </name>
//    <rw> 
//    <i> [Bits 23..0] RW (@ 0x40004814) Receiver timeout value </i>
//    <edit> 
//      <loc> ( (unsigned int)((USART3_RTOR >> 0) & 0xFFFFFF), ((USART3_RTOR = (USART3_RTOR & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART3_RTOR  ----------------------------------
// SVD Line: 29896

//  <rtree> SFDITEM_REG__USART3_RTOR
//    <name> RTOR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004814) Receiver timeout register </i>
//    <loc> ( (unsigned int)((USART3_RTOR >> 0) & 0xFFFFFFFF), ((USART3_RTOR = (USART3_RTOR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART3_RTOR_BLEN </item>
//    <item> SFDITEM_FIELD__USART3_RTOR_RTO </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART3_RQR  -------------------------------
// SVD Line: 29919

unsigned int USART3_RQR __AT (0x40004818);



// ------------------------------  Field Item: USART3_RQR_TXFRQ  ----------------------------------
// SVD Line: 29928

//  <item> SFDITEM_FIELD__USART3_RQR_TXFRQ
//    <name> TXFRQ </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40004818) Transmit data flush  request </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_RQR ) </loc>
//      <o.4..4> TXFRQ
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_RQR_RXFRQ  ----------------------------------
// SVD Line: 29935

//  <item> SFDITEM_FIELD__USART3_RQR_RXFRQ
//    <name> RXFRQ </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40004818) Receive data flush request </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_RQR ) </loc>
//      <o.3..3> RXFRQ
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_RQR_MMRQ  ----------------------------------
// SVD Line: 29941

//  <item> SFDITEM_FIELD__USART3_RQR_MMRQ
//    <name> MMRQ </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40004818) Mute mode request </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_RQR ) </loc>
//      <o.2..2> MMRQ
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_RQR_SBKRQ  ----------------------------------
// SVD Line: 29947

//  <item> SFDITEM_FIELD__USART3_RQR_SBKRQ
//    <name> SBKRQ </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40004818) Send break request </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_RQR ) </loc>
//      <o.1..1> SBKRQ
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_RQR_ABRRQ  ----------------------------------
// SVD Line: 29953

//  <item> SFDITEM_FIELD__USART3_RQR_ABRRQ
//    <name> ABRRQ </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40004818) Auto baud rate request </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_RQR ) </loc>
//      <o.0..0> ABRRQ
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART3_RQR  -----------------------------------
// SVD Line: 29919

//  <rtree> SFDITEM_REG__USART3_RQR
//    <name> RQR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40004818) Request register </i>
//    <loc> ( (unsigned int)((USART3_RQR >> 0) & 0xFFFFFFFF), ((USART3_RQR = (USART3_RQR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART3_RQR_TXFRQ </item>
//    <item> SFDITEM_FIELD__USART3_RQR_RXFRQ </item>
//    <item> SFDITEM_FIELD__USART3_RQR_MMRQ </item>
//    <item> SFDITEM_FIELD__USART3_RQR_SBKRQ </item>
//    <item> SFDITEM_FIELD__USART3_RQR_ABRRQ </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART3_ISR  -------------------------------
// SVD Line: 29961

unsigned int USART3_ISR __AT (0x4000481C);



// ------------------------------  Field Item: USART3_ISR_REACK  ----------------------------------
// SVD Line: 29971

//  <item> SFDITEM_FIELD__USART3_ISR_REACK
//    <name> REACK </name>
//    <r> 
//    <i> [Bit 22] RO (@ 0x4000481C) REACK </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ISR ) </loc>
//      <o.22..22> REACK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_ISR_TEACK  ----------------------------------
// SVD Line: 29977

//  <item> SFDITEM_FIELD__USART3_ISR_TEACK
//    <name> TEACK </name>
//    <r> 
//    <i> [Bit 21] RO (@ 0x4000481C) TEACK </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ISR ) </loc>
//      <o.21..21> TEACK
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_ISR_WUF  -----------------------------------
// SVD Line: 29983

//  <item> SFDITEM_FIELD__USART3_ISR_WUF
//    <name> WUF </name>
//    <r> 
//    <i> [Bit 20] RO (@ 0x4000481C) WUF </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ISR ) </loc>
//      <o.20..20> WUF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_ISR_RWU  -----------------------------------
// SVD Line: 29989

//  <item> SFDITEM_FIELD__USART3_ISR_RWU
//    <name> RWU </name>
//    <r> 
//    <i> [Bit 19] RO (@ 0x4000481C) RWU </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ISR ) </loc>
//      <o.19..19> RWU
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_ISR_SBKF  ----------------------------------
// SVD Line: 29995

//  <item> SFDITEM_FIELD__USART3_ISR_SBKF
//    <name> SBKF </name>
//    <r> 
//    <i> [Bit 18] RO (@ 0x4000481C) SBKF </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ISR ) </loc>
//      <o.18..18> SBKF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_ISR_CMF  -----------------------------------
// SVD Line: 30001

//  <item> SFDITEM_FIELD__USART3_ISR_CMF
//    <name> CMF </name>
//    <r> 
//    <i> [Bit 17] RO (@ 0x4000481C) CMF </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ISR ) </loc>
//      <o.17..17> CMF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_ISR_BUSY  ----------------------------------
// SVD Line: 30007

//  <item> SFDITEM_FIELD__USART3_ISR_BUSY
//    <name> BUSY </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x4000481C) BUSY </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ISR ) </loc>
//      <o.16..16> BUSY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_ISR_ABRF  ----------------------------------
// SVD Line: 30013

//  <item> SFDITEM_FIELD__USART3_ISR_ABRF
//    <name> ABRF </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x4000481C) ABRF </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ISR ) </loc>
//      <o.15..15> ABRF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_ISR_ABRE  ----------------------------------
// SVD Line: 30019

//  <item> SFDITEM_FIELD__USART3_ISR_ABRE
//    <name> ABRE </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x4000481C) ABRE </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ISR ) </loc>
//      <o.14..14> ABRE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_ISR_EOBF  ----------------------------------
// SVD Line: 30025

//  <item> SFDITEM_FIELD__USART3_ISR_EOBF
//    <name> EOBF </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x4000481C) EOBF </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ISR ) </loc>
//      <o.12..12> EOBF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_ISR_RTOF  ----------------------------------
// SVD Line: 30031

//  <item> SFDITEM_FIELD__USART3_ISR_RTOF
//    <name> RTOF </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x4000481C) RTOF </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ISR ) </loc>
//      <o.11..11> RTOF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_ISR_CTS  -----------------------------------
// SVD Line: 30037

//  <item> SFDITEM_FIELD__USART3_ISR_CTS
//    <name> CTS </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x4000481C) CTS </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ISR ) </loc>
//      <o.10..10> CTS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_ISR_CTSIF  ----------------------------------
// SVD Line: 30043

//  <item> SFDITEM_FIELD__USART3_ISR_CTSIF
//    <name> CTSIF </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x4000481C) CTSIF </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ISR ) </loc>
//      <o.9..9> CTSIF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_ISR_LBDF  ----------------------------------
// SVD Line: 30049

//  <item> SFDITEM_FIELD__USART3_ISR_LBDF
//    <name> LBDF </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x4000481C) LBDF </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ISR ) </loc>
//      <o.8..8> LBDF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_ISR_TXE  -----------------------------------
// SVD Line: 30055

//  <item> SFDITEM_FIELD__USART3_ISR_TXE
//    <name> TXE </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x4000481C) TXE </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ISR ) </loc>
//      <o.7..7> TXE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART3_ISR_TC  -----------------------------------
// SVD Line: 30061

//  <item> SFDITEM_FIELD__USART3_ISR_TC
//    <name> TC </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x4000481C) TC </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ISR ) </loc>
//      <o.6..6> TC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_ISR_RXNE  ----------------------------------
// SVD Line: 30067

//  <item> SFDITEM_FIELD__USART3_ISR_RXNE
//    <name> RXNE </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x4000481C) RXNE </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ISR ) </loc>
//      <o.5..5> RXNE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_ISR_IDLE  ----------------------------------
// SVD Line: 30073

//  <item> SFDITEM_FIELD__USART3_ISR_IDLE
//    <name> IDLE </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x4000481C) IDLE </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ISR ) </loc>
//      <o.4..4> IDLE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_ISR_ORE  -----------------------------------
// SVD Line: 30079

//  <item> SFDITEM_FIELD__USART3_ISR_ORE
//    <name> ORE </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x4000481C) ORE </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ISR ) </loc>
//      <o.3..3> ORE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART3_ISR_NF  -----------------------------------
// SVD Line: 30085

//  <item> SFDITEM_FIELD__USART3_ISR_NF
//    <name> NF </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x4000481C) NF </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ISR ) </loc>
//      <o.2..2> NF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART3_ISR_FE  -----------------------------------
// SVD Line: 30091

//  <item> SFDITEM_FIELD__USART3_ISR_FE
//    <name> FE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x4000481C) FE </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ISR ) </loc>
//      <o.1..1> FE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART3_ISR_PE  -----------------------------------
// SVD Line: 30097

//  <item> SFDITEM_FIELD__USART3_ISR_PE
//    <name> PE </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x4000481C) PE </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ISR ) </loc>
//      <o.0..0> PE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_ISR_TCBGT  ----------------------------------
// SVD Line: 30103

//  <item> SFDITEM_FIELD__USART3_ISR_TCBGT
//    <name> TCBGT </name>
//    <r> 
//    <i> [Bit 25] RO (@ 0x4000481C) Transmission complete before guard time  completion </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ISR ) </loc>
//      <o.25..25> TCBGT
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART3_ISR  -----------------------------------
// SVD Line: 29961

//  <rtree> SFDITEM_REG__USART3_ISR
//    <name> ISR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000481C) Interrupt & status  register </i>
//    <loc> ( (unsigned int)((USART3_ISR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__USART3_ISR_REACK </item>
//    <item> SFDITEM_FIELD__USART3_ISR_TEACK </item>
//    <item> SFDITEM_FIELD__USART3_ISR_WUF </item>
//    <item> SFDITEM_FIELD__USART3_ISR_RWU </item>
//    <item> SFDITEM_FIELD__USART3_ISR_SBKF </item>
//    <item> SFDITEM_FIELD__USART3_ISR_CMF </item>
//    <item> SFDITEM_FIELD__USART3_ISR_BUSY </item>
//    <item> SFDITEM_FIELD__USART3_ISR_ABRF </item>
//    <item> SFDITEM_FIELD__USART3_ISR_ABRE </item>
//    <item> SFDITEM_FIELD__USART3_ISR_EOBF </item>
//    <item> SFDITEM_FIELD__USART3_ISR_RTOF </item>
//    <item> SFDITEM_FIELD__USART3_ISR_CTS </item>
//    <item> SFDITEM_FIELD__USART3_ISR_CTSIF </item>
//    <item> SFDITEM_FIELD__USART3_ISR_LBDF </item>
//    <item> SFDITEM_FIELD__USART3_ISR_TXE </item>
//    <item> SFDITEM_FIELD__USART3_ISR_TC </item>
//    <item> SFDITEM_FIELD__USART3_ISR_RXNE </item>
//    <item> SFDITEM_FIELD__USART3_ISR_IDLE </item>
//    <item> SFDITEM_FIELD__USART3_ISR_ORE </item>
//    <item> SFDITEM_FIELD__USART3_ISR_NF </item>
//    <item> SFDITEM_FIELD__USART3_ISR_FE </item>
//    <item> SFDITEM_FIELD__USART3_ISR_PE </item>
//    <item> SFDITEM_FIELD__USART3_ISR_TCBGT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART3_ICR  -------------------------------
// SVD Line: 30112

unsigned int USART3_ICR __AT (0x40004820);



// -------------------------------  Field Item: USART3_ICR_WUCF  ----------------------------------
// SVD Line: 30121

//  <item> SFDITEM_FIELD__USART3_ICR_WUCF
//    <name> WUCF </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x40004820) Wakeup from Stop mode clear  flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ICR ) </loc>
//      <o.20..20> WUCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_ICR_CMCF  ----------------------------------
// SVD Line: 30128

//  <item> SFDITEM_FIELD__USART3_ICR_CMCF
//    <name> CMCF </name>
//    <w> 
//    <i> [Bit 17] WO (@ 0x40004820) Character match clear flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ICR ) </loc>
//      <o.17..17> CMCF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_ICR_EOBCF  ----------------------------------
// SVD Line: 30134

//  <item> SFDITEM_FIELD__USART3_ICR_EOBCF
//    <name> EOBCF </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x40004820) End of block clear flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ICR ) </loc>
//      <o.12..12> EOBCF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_ICR_RTOCF  ----------------------------------
// SVD Line: 30140

//  <item> SFDITEM_FIELD__USART3_ICR_RTOCF
//    <name> RTOCF </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x40004820) Receiver timeout clear  flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ICR ) </loc>
//      <o.11..11> RTOCF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_ICR_CTSCF  ----------------------------------
// SVD Line: 30147

//  <item> SFDITEM_FIELD__USART3_ICR_CTSCF
//    <name> CTSCF </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x40004820) CTS clear flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ICR ) </loc>
//      <o.9..9> CTSCF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_ICR_LBDCF  ----------------------------------
// SVD Line: 30153

//  <item> SFDITEM_FIELD__USART3_ICR_LBDCF
//    <name> LBDCF </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40004820) LIN break detection clear  flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ICR ) </loc>
//      <o.8..8> LBDCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_ICR_TCCF  ----------------------------------
// SVD Line: 30160

//  <item> SFDITEM_FIELD__USART3_ICR_TCCF
//    <name> TCCF </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40004820) Transmission complete clear  flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ICR ) </loc>
//      <o.6..6> TCCF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_ICR_IDLECF  ---------------------------------
// SVD Line: 30167

//  <item> SFDITEM_FIELD__USART3_ICR_IDLECF
//    <name> IDLECF </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40004820) Idle line detected clear  flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ICR ) </loc>
//      <o.4..4> IDLECF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART3_ICR_ORECF  ----------------------------------
// SVD Line: 30174

//  <item> SFDITEM_FIELD__USART3_ICR_ORECF
//    <name> ORECF </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40004820) Overrun error clear flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ICR ) </loc>
//      <o.3..3> ORECF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_ICR_NCF  -----------------------------------
// SVD Line: 30180

//  <item> SFDITEM_FIELD__USART3_ICR_NCF
//    <name> NCF </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40004820) Noise detected clear flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ICR ) </loc>
//      <o.2..2> NCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_ICR_FECF  ----------------------------------
// SVD Line: 30186

//  <item> SFDITEM_FIELD__USART3_ICR_FECF
//    <name> FECF </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40004820) Framing error clear flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ICR ) </loc>
//      <o.1..1> FECF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART3_ICR_PECF  ----------------------------------
// SVD Line: 30192

//  <item> SFDITEM_FIELD__USART3_ICR_PECF
//    <name> PECF </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40004820) Parity error clear flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART3_ICR ) </loc>
//      <o.0..0> PECF
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART3_ICR  -----------------------------------
// SVD Line: 30112

//  <rtree> SFDITEM_REG__USART3_ICR
//    <name> ICR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40004820) Interrupt flag clear register </i>
//    <loc> ( (unsigned int)((USART3_ICR >> 0) & 0xFFFFFFFF), ((USART3_ICR = (USART3_ICR & ~(0x121B5FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x121B5F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART3_ICR_WUCF </item>
//    <item> SFDITEM_FIELD__USART3_ICR_CMCF </item>
//    <item> SFDITEM_FIELD__USART3_ICR_EOBCF </item>
//    <item> SFDITEM_FIELD__USART3_ICR_RTOCF </item>
//    <item> SFDITEM_FIELD__USART3_ICR_CTSCF </item>
//    <item> SFDITEM_FIELD__USART3_ICR_LBDCF </item>
//    <item> SFDITEM_FIELD__USART3_ICR_TCCF </item>
//    <item> SFDITEM_FIELD__USART3_ICR_IDLECF </item>
//    <item> SFDITEM_FIELD__USART3_ICR_ORECF </item>
//    <item> SFDITEM_FIELD__USART3_ICR_NCF </item>
//    <item> SFDITEM_FIELD__USART3_ICR_FECF </item>
//    <item> SFDITEM_FIELD__USART3_ICR_PECF </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART3_RDR  -------------------------------
// SVD Line: 30200

unsigned int USART3_RDR __AT (0x40004824);



// -------------------------------  Field Item: USART3_RDR_RDR  -----------------------------------
// SVD Line: 30209

//  <item> SFDITEM_FIELD__USART3_RDR_RDR
//    <name> RDR </name>
//    <r> 
//    <i> [Bits 8..0] RO (@ 0x40004824) Receive data value </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART3_RDR >> 0) & 0x1FF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART3_RDR  -----------------------------------
// SVD Line: 30200

//  <rtree> SFDITEM_REG__USART3_RDR
//    <name> RDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40004824) Receive data register </i>
//    <loc> ( (unsigned int)((USART3_RDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__USART3_RDR_RDR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART3_TDR  -------------------------------
// SVD Line: 30217

unsigned int USART3_TDR __AT (0x40004828);



// -------------------------------  Field Item: USART3_TDR_TDR  -----------------------------------
// SVD Line: 30226

//  <item> SFDITEM_FIELD__USART3_TDR_TDR
//    <name> TDR </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x40004828) Transmit data value </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART3_TDR >> 0) & 0x1FF), ((USART3_TDR = (USART3_TDR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART3_TDR  -----------------------------------
// SVD Line: 30217

//  <rtree> SFDITEM_REG__USART3_TDR
//    <name> TDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004828) Transmit data register </i>
//    <loc> ( (unsigned int)((USART3_TDR >> 0) & 0xFFFFFFFF), ((USART3_TDR = (USART3_TDR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART3_TDR_TDR </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: USART3  ------------------------------------
// SVD Line: 30236

//  <view> USART3
//    <name> USART3 </name>
//    <item> SFDITEM_REG__USART3_CR1 </item>
//    <item> SFDITEM_REG__USART3_CR2 </item>
//    <item> SFDITEM_REG__USART3_CR3 </item>
//    <item> SFDITEM_REG__USART3_BRR </item>
//    <item> SFDITEM_REG__USART3_GTPR </item>
//    <item> SFDITEM_REG__USART3_RTOR </item>
//    <item> SFDITEM_REG__USART3_RQR </item>
//    <item> SFDITEM_REG__USART3_ISR </item>
//    <item> SFDITEM_REG__USART3_ICR </item>
//    <item> SFDITEM_REG__USART3_RDR </item>
//    <item> SFDITEM_REG__USART3_TDR </item>
//  </view>
//  


// -----------------------------   IRQ Num definition: STM32L412  ---------------------------------
// SVD Line: 4



// ------------------------------------------------------------------------------------------------
// -----                              Interrupt Number Definition                             -----
// ------------------------------------------------------------------------------------------------



// ------------------------  ARM Cortex-M4 Specific Interrupt Numbers  ----------------------------

//  <qitem> Reset_IRQ
//    <name> Reset </name>
//    <i> Reset Vector, invoked on Power up and warm reset </i>
//    <loc> 1 </loc>
//  </qitem>
//  
//  <qitem> NonMaskableInt_IRQ
//    <name> NonMaskableInt </name>
//    <i> Non maskable Interrupt, cannot be stopped or preempted </i>
//    <loc> 2 </loc>
//  </qitem>
//  
//  <qitem> HardFault_IRQ
//    <name> HardFault </name>
//    <i> Hard Fault, all classes of Fault </i>
//    <loc> 3 </loc>
//  </qitem>
//  
//  <qitem> MemoryManagement_IRQ
//    <name> MemoryManagement </name>
//    <i> Memory Management, MPU mismatch, including Access Violation and No Match </i>
//    <loc> 4 </loc>
//  </qitem>
//  
//  <qitem> BusFault_IRQ
//    <name> BusFault </name>
//    <i> Bus Fault, Pre-Fetch-, Memory Access Fault, other address/memory related Fault </i>
//    <loc> 5 </loc>
//  </qitem>
//  
//  <qitem> UsageFault_IRQ
//    <name> UsageFault </name>
//    <i> Usage Fault, i.e. Undef Instruction, Illegal State Transition </i>
//    <loc> 6 </loc>
//  </qitem>
//  
//  <qitem> SVCall_IRQ
//    <name> SVCall </name>
//    <i> System Service Call via SVC instruction </i>
//    <loc> 11 </loc>
//  </qitem>
//  
//  <qitem> DebugMonitor_IRQ
//    <name> DebugMonitor </name>
//    <i> Debug Monitor </i>
//    <loc> 12 </loc>
//  </qitem>
//  
//  <qitem> PendSV_IRQ
//    <name> PendSV </name>
//    <i> Pendable request for system service </i>
//    <loc> 14 </loc>
//  </qitem>
//  
//  <qitem> SysTick_IRQ
//    <name> SysTick </name>
//    <i> System Tick Timer </i>
//    <loc> 15 </loc>
//  </qitem>
//  


// --------------------------  STM32L412 Specific Interrupt Numbers  ------------------------------

//  <qitem> WWDG_IRQ
//    <name> WWDG </name>
//    <i> Window Watchdog interrupt </i>
//    <loc> 16 </loc>
//  </qitem>
//  
//  <qitem> PVD_PVM_IRQ
//    <name> PVD_PVM </name>
//    <i> PVD through EXTI line detection </i>
//    <loc> 17 </loc>
//  </qitem>
//  
//  <qitem> RTC_TAMP_STAMP_IRQ
//    <name> RTC_TAMP_STAMP </name>
//    <i> Tamper and TimeStamp interrupts </i>
//    <loc> 18 </loc>
//  </qitem>
//  
//  <qitem> RTC_WKUP_IRQ
//    <name> RTC_WKUP </name>
//    <i> RTC Tamper or TimeStamp /CSS on LSE through  EXTI line 19 interrupts </i>
//    <loc> 19 </loc>
//  </qitem>
//  
//  <qitem> FLASH_IRQ
//    <name> FLASH </name>
//    <i> Flash global interrupt </i>
//    <loc> 20 </loc>
//  </qitem>
//  
//  <qitem> EXTI0_IRQ
//    <name> EXTI0 </name>
//    <i> EXTI Line 0 interrupt </i>
//    <loc> 22 </loc>
//  </qitem>
//  
//  <qitem> EXTI1_IRQ
//    <name> EXTI1 </name>
//    <i> EXTI Line 1 interrupt </i>
//    <loc> 23 </loc>
//  </qitem>
//  
//  <qitem> EXTI2_IRQ
//    <name> EXTI2 </name>
//    <i> EXTI Line 2 interrupt </i>
//    <loc> 24 </loc>
//  </qitem>
//  
//  <qitem> EXTI3_IRQ
//    <name> EXTI3 </name>
//    <i> EXTI Line 3 interrupt </i>
//    <loc> 25 </loc>
//  </qitem>
//  
//  <qitem> EXTI4_IRQ
//    <name> EXTI4 </name>
//    <i> EXTI Line4 interrupt </i>
//    <loc> 26 </loc>
//  </qitem>
//  
//  <qitem> DMA1_Channel1_IRQ
//    <name> DMA1_Channel1 </name>
//    <i> DMA1 Channel1 global interrupt </i>
//    <loc> 27 </loc>
//  </qitem>
//  
//  <qitem> DMA1_Channel2_IRQ
//    <name> DMA1_Channel2 </name>
//    <i> DMA1 Channel2 global interrupt </i>
//    <loc> 28 </loc>
//  </qitem>
//  
//  <qitem> DMA1_Channel3_IRQ
//    <name> DMA1_Channel3 </name>
//    <i> DMA1 Channel3 interrupt </i>
//    <loc> 29 </loc>
//  </qitem>
//  
//  <qitem> DMA1_Channel4_IRQ
//    <name> DMA1_Channel4 </name>
//    <i> DMA1 Channel4 interrupt </i>
//    <loc> 30 </loc>
//  </qitem>
//  
//  <qitem> DMA1_Channel5_IRQ
//    <name> DMA1_Channel5 </name>
//    <i> DMA1 Channel5 interrupt </i>
//    <loc> 31 </loc>
//  </qitem>
//  
//  <qitem> DMA1_Channel6_IRQ
//    <name> DMA1_Channel6 </name>
//    <i> DMA1 Channel6 interrupt </i>
//    <loc> 32 </loc>
//  </qitem>
//  
//  <qitem> DMA1_Channel7_IRQ
//    <name> DMA1_Channel7 </name>
//    <i> DMA1 Channel 7 interrupt </i>
//    <loc> 33 </loc>
//  </qitem>
//  
//  <qitem> ADC1_IRQ
//    <name> ADC1 </name>
//    <i> ADC1 and ADC2 global interrupt </i>
//    <loc> 34 </loc>
//  </qitem>
//  
//  <qitem> EXTI9_5_IRQ
//    <name> EXTI9_5 </name>
//    <i> EXTI Line5 to Line9 interrupts </i>
//    <loc> 39 </loc>
//  </qitem>
//  
//  <qitem> TIM15_IRQ
//    <name> TIM15 </name>
//    <i> Timer 15 global interrupt </i>
//    <loc> 40 </loc>
//  </qitem>
//  
//  <qitem> TIM16_IRQ
//    <name> TIM16 </name>
//    <i> Timer 16 global interrupt </i>
//    <loc> 41 </loc>
//  </qitem>
//  
//  <qitem> TIM1_TRG_COM_IRQ
//    <name> TIM1_TRG_COM </name>
//    <i> TIM1 trigger and commutation  interrupt </i>
//    <loc> 42 </loc>
//  </qitem>
//  
//  <qitem> TIM1_CC_IRQ
//    <name> TIM1_CC </name>
//    <i> TIM1 Capture Compare interrupt </i>
//    <loc> 43 </loc>
//  </qitem>
//  
//  <qitem> TIM2_IRQ
//    <name> TIM2 </name>
//    <i> TIM2 global interrupt </i>
//    <loc> 44 </loc>
//  </qitem>
//  
//  <qitem> I2C1_EV_IRQ
//    <name> I2C1_EV </name>
//    <i> I2C1 event interrupt </i>
//    <loc> 47 </loc>
//  </qitem>
//  
//  <qitem> I2C1_ER_IRQ
//    <name> I2C1_ER </name>
//    <i> I2C1 error interrupt </i>
//    <loc> 48 </loc>
//  </qitem>
//  
//  <qitem> I2C2_EV_IRQ
//    <name> I2C2_EV </name>
//    <i> I2C2 event interrupt </i>
//    <loc> 49 </loc>
//  </qitem>
//  
//  <qitem> I2C2_ER_IRQ
//    <name> I2C2_ER </name>
//    <i> I2C2 error interrupt </i>
//    <loc> 50 </loc>
//  </qitem>
//  
//  <qitem> SPI1_IRQ
//    <name> SPI1 </name>
//    <i> SPI1 global interrupt </i>
//    <loc> 51 </loc>
//  </qitem>
//  
//  <qitem> SPI2_IRQ
//    <name> SPI2 </name>
//    <i> SPI2 global interrupt </i>
//    <loc> 52 </loc>
//  </qitem>
//  
//  <qitem> USART1_IRQ
//    <name> USART1 </name>
//    <i> USART1 global interrupt </i>
//    <loc> 53 </loc>
//  </qitem>
//  
//  <qitem> USART2_IRQ
//    <name> USART2 </name>
//    <i> USART2 global interrupt </i>
//    <loc> 54 </loc>
//  </qitem>
//  
//  <qitem> USART3_IRQ
//    <name> USART3 </name>
//    <i> USART3 global interrupt </i>
//    <loc> 55 </loc>
//  </qitem>
//  
//  <qitem> EXTI15_10_IRQ
//    <name> EXTI15_10 </name>
//    <i> EXTI Lines 10 to 15 interrupts </i>
//    <loc> 56 </loc>
//  </qitem>
//  
//  <qitem> RTC_ALARM_IRQ
//    <name> RTC_ALARM </name>
//    <i> RTC alarms through EXTI line 18  interrupts </i>
//    <loc> 57 </loc>
//  </qitem>
//  
//  <qitem> TIM6_DACUNDER_IRQ
//    <name> TIM6_DACUNDER </name>
//    <i> TIM6 global and DAC1 underrun error  interrupts </i>
//    <loc> 70 </loc>
//  </qitem>
//  
//  <qitem> DMA2_Channel1_IRQ
//    <name> DMA2_Channel1 </name>
//    <i> DMA2 Channel 1 global Interrupt </i>
//    <loc> 72 </loc>
//  </qitem>
//  
//  <qitem> DMA2_Channel2_IRQ
//    <name> DMA2_Channel2 </name>
//    <i> DMA2 Channel 2 global Interrupt </i>
//    <loc> 73 </loc>
//  </qitem>
//  
//  <qitem> DMA2_Channel3_IRQ
//    <name> DMA2_Channel3 </name>
//    <i> DMA2 Channel 3 global Interrupt </i>
//    <loc> 74 </loc>
//  </qitem>
//  
//  <qitem> DMA2_Channel4_IRQ
//    <name> DMA2_Channel4 </name>
//    <i> DMA2 Channel 4 global Interrupt </i>
//    <loc> 75 </loc>
//  </qitem>
//  
//  <qitem> DMA2_Channel5_IRQ
//    <name> DMA2_Channel5 </name>
//    <i> DMA2 Channel 5 global Interrupt </i>
//    <loc> 76 </loc>
//  </qitem>
//  
//  <qitem> COMP_IRQ
//    <name> COMP </name>
//    <i> COMP interrupts </i>
//    <loc> 80 </loc>
//  </qitem>
//  
//  <qitem> LPTIM1_IRQ
//    <name> LPTIM1 </name>
//    <i> LP TIM1 interrupt </i>
//    <loc> 81 </loc>
//  </qitem>
//  
//  <qitem> LPTIM2_IRQ
//    <name> LPTIM2 </name>
//    <i> LP TIM2 interrupt </i>
//    <loc> 82 </loc>
//  </qitem>
//  
//  <qitem> USB_IRQ
//    <name> USB </name>
//    <i> USB event interrupt through EXTI line  17 </i>
//    <loc> 83 </loc>
//  </qitem>
//  
//  <qitem> DMA2_Channel6_IRQ
//    <name> DMA2_Channel6 </name>
//    <i> DMA2 Channel 6 global Interrupt </i>
//    <loc> 84 </loc>
//  </qitem>
//  
//  <qitem> DMA2_Channel7_IRQ
//    <name> DMA2_Channel7 </name>
//    <i> DMA2 Channel 7 global Interrupt </i>
//    <loc> 85 </loc>
//  </qitem>
//  
//  <qitem> LPUART1_IRQ
//    <name> LPUART1 </name>
//    <i> LPUART1 global interrupt </i>
//    <loc> 86 </loc>
//  </qitem>
//  
//  <qitem> QUADSPI_IRQ
//    <name> QUADSPI </name>
//    <i> QUADSPI global interrupt </i>
//    <loc> 87 </loc>
//  </qitem>
//  
//  <qitem> I2C3_EV_IRQ
//    <name> I2C3_EV </name>
//    <i> I2C3 event interrupt </i>
//    <loc> 88 </loc>
//  </qitem>
//  
//  <qitem> I2C3_ER_IRQ
//    <name> I2C3_ER </name>
//    <i> I2C3 error interrupt </i>
//    <loc> 89 </loc>
//  </qitem>
//  
//  <qitem> TSC_IRQ
//    <name> TSC </name>
//    <i> TSC global interrupt </i>
//    <loc> 93 </loc>
//  </qitem>
//  
//  <qitem> RNG_IRQ
//    <name> RNG </name>
//    <i> RNG global interrupt </i>
//    <loc> 96 </loc>
//  </qitem>
//  
//  <qitem> FPU_IRQ
//    <name> FPU </name>
//    <i> Floating point interrupt </i>
//    <loc> 97 </loc>
//  </qitem>
//  
//  <qitem> CRS_IRQ
//    <name> CRS </name>
//    <i> CRS global interrupt </i>
//    <loc> 98 </loc>
//  </qitem>
//  
//  <irqtable> STM32L412_IRQTable
//    <name> STM32L412 Interrupt Table </name>
//    <nvicPrioBits> 4 </nvicPrioBits>
//    <qitem> Reset_IRQ </qitem>
//    <qitem> NonMaskableInt_IRQ </qitem>
//    <qitem> HardFault_IRQ </qitem>
//    <qitem> MemoryManagement_IRQ </qitem>
//    <qitem> BusFault_IRQ </qitem>
//    <qitem> UsageFault_IRQ </qitem>
//    <qitem> SVCall_IRQ </qitem>
//    <qitem> DebugMonitor_IRQ </qitem>
//    <qitem> PendSV_IRQ </qitem>
//    <qitem> SysTick_IRQ </qitem>
//    <qitem> WWDG_IRQ </qitem>
//    <qitem> PVD_PVM_IRQ </qitem>
//    <qitem> RTC_TAMP_STAMP_IRQ </qitem>
//    <qitem> RTC_WKUP_IRQ </qitem>
//    <qitem> FLASH_IRQ </qitem>
//    <qitem> EXTI0_IRQ </qitem>
//    <qitem> EXTI1_IRQ </qitem>
//    <qitem> EXTI2_IRQ </qitem>
//    <qitem> EXTI3_IRQ </qitem>
//    <qitem> EXTI4_IRQ </qitem>
//    <qitem> DMA1_Channel1_IRQ </qitem>
//    <qitem> DMA1_Channel2_IRQ </qitem>
//    <qitem> DMA1_Channel3_IRQ </qitem>
//    <qitem> DMA1_Channel4_IRQ </qitem>
//    <qitem> DMA1_Channel5_IRQ </qitem>
//    <qitem> DMA1_Channel6_IRQ </qitem>
//    <qitem> DMA1_Channel7_IRQ </qitem>
//    <qitem> ADC1_IRQ </qitem>
//    <qitem> EXTI9_5_IRQ </qitem>
//    <qitem> TIM15_IRQ </qitem>
//    <qitem> TIM16_IRQ </qitem>
//    <qitem> TIM1_TRG_COM_IRQ </qitem>
//    <qitem> TIM1_CC_IRQ </qitem>
//    <qitem> TIM2_IRQ </qitem>
//    <qitem> I2C1_EV_IRQ </qitem>
//    <qitem> I2C1_ER_IRQ </qitem>
//    <qitem> I2C2_EV_IRQ </qitem>
//    <qitem> I2C2_ER_IRQ </qitem>
//    <qitem> SPI1_IRQ </qitem>
//    <qitem> SPI2_IRQ </qitem>
//    <qitem> USART1_IRQ </qitem>
//    <qitem> USART2_IRQ </qitem>
//    <qitem> USART3_IRQ </qitem>
//    <qitem> EXTI15_10_IRQ </qitem>
//    <qitem> RTC_ALARM_IRQ </qitem>
//    <qitem> TIM6_DACUNDER_IRQ </qitem>
//    <qitem> DMA2_Channel1_IRQ </qitem>
//    <qitem> DMA2_Channel2_IRQ </qitem>
//    <qitem> DMA2_Channel3_IRQ </qitem>
//    <qitem> DMA2_Channel4_IRQ </qitem>
//    <qitem> DMA2_Channel5_IRQ </qitem>
//    <qitem> COMP_IRQ </qitem>
//    <qitem> LPTIM1_IRQ </qitem>
//    <qitem> LPTIM2_IRQ </qitem>
//    <qitem> USB_IRQ </qitem>
//    <qitem> DMA2_Channel6_IRQ </qitem>
//    <qitem> DMA2_Channel7_IRQ </qitem>
//    <qitem> LPUART1_IRQ </qitem>
//    <qitem> QUADSPI_IRQ </qitem>
//    <qitem> I2C3_EV_IRQ </qitem>
//    <qitem> I2C3_ER_IRQ </qitem>
//    <qitem> TSC_IRQ </qitem>
//    <qitem> RNG_IRQ </qitem>
//    <qitem> FPU_IRQ </qitem>
//    <qitem> CRS_IRQ </qitem>
//  </irqtable>


// ------------------------------------   Menu: STM32L412  ----------------------------------------
// SVD Line: 4



// ------------------------------  Peripheral Menu: 'STM32L412'  ----------------------------------



// ------------------------------------------------------------------------------------------------
// -----                                       Main Menu                                      -----
// ------------------------------------------------------------------------------------------------

//  <b> ADC
//    <m> ADC1 </m>
//    <m> ADC2 </m>
//    <m> ADC12_Common </m>
//  </b>
//  
//  <b> COMP
//    <m> COMP </m>
//  </b>
//  
//  <b> CRC
//    <m> CRC </m>
//  </b>
//  
//  <b> CRS
//    <m> CRS </m>
//  </b>
//  
//  <b> DBGMCU
//    <m> DBGMCU </m>
//  </b>
//  
//  <b> DMA
//    <m> DMA1 </m>
//    <m> DMA2 </m>
//  </b>
//  
//  <b> EXTI
//    <m> EXTI </m>
//  </b>
//  
//  <b> FPU
//    <m> FPU </m>
//    <m> FPU_CPACR </m>
//  </b>
//  
//  <b> Firewall
//    <m> FIREWALL </m>
//  </b>
//  
//  <b> Flash
//    <m> FLASH </m>
//  </b>
//  
//  <b> GPIO
//    <m> GPIOA </m>
//    <m> GPIOB </m>
//    <m> GPIOC </m>
//    <m> GPIOD </m>
//    <m> GPIOH </m>
//  </b>
//  
//  <b> I2C
//    <m> I2C1 </m>
//    <m> I2C2 </m>
//    <m> I2C3 </m>
//  </b>
//  
//  <b> IWDG
//    <m> IWDG </m>
//  </b>
//  
//  <b> LPTIM
//    <m> LPTIM1 </m>
//    <m> LPTIM2 </m>
//  </b>
//  
//  <b> MPU
//    <m> MPU </m>
//  </b>
//  
//  <b> NVIC
//    <m> NVIC </m>
//    <m> NVIC_STIR </m>
//  </b>
//  
//  <b> OPAMP
//    <m> OPAMP </m>
//  </b>
//  
//  <b> PWR
//    <m> PWR </m>
//  </b>
//  
//  <b> QUADSPI
//    <m> QUADSPI </m>
//  </b>
//  
//  <b> RCC
//    <m> RCC </m>
//  </b>
//  
//  <b> RNG
//    <m> RNG </m>
//  </b>
//  
//  <b> RTC
//    <m> RTC </m>
//  </b>
//  
//  <b> SCB
//    <m> SCB </m>
//    <m> SCB_ACTRL </m>
//  </b>
//  
//  <b> SPI
//    <m> SPI1 </m>
//    <m> SPI2 </m>
//  </b>
//  
//  <b> STK
//    <m> STK </m>
//  </b>
//  
//  <b> SYSCFG
//    <m> SYSCFG </m>
//  </b>
//  
//  <b> TIM
//    <m> TIM1 </m>
//    <m> TIM2 </m>
//    <m> TIM6 </m>
//    <m> TIM15 </m>
//    <m> TIM16 </m>
//  </b>
//  
//  <b> TSC
//    <m> TSC </m>
//  </b>
//  
//  <b> USART
//    <m> LPUART1 </m>
//    <m> USART1 </m>
//    <m> USART2 </m>
//    <m> USART3 </m>
//  </b>
//  
//  <b> USB
//    <m> USB </m>
//  </b>
//  
//  <b> WWDG
//    <m> WWDG </m>
//  </b>
//  
