
RFID_DOOR_10112025.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000356c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08003678  08003678  00004678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003748  08003748  00005010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003748  08003748  00004748  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003750  08003750  00005010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003750  08003750  00004750  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003754  08003754  00004754  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08003758  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000184  20000010  08003768  00005010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000194  08003768  00005194  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c609  00000000  00000000  00005039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fcb  00000000  00000000  00011642  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bf8  00000000  00000000  00013610  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000972  00000000  00000000  00014208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017a53  00000000  00000000  00014b7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f14d  00000000  00000000  0002c5cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008654d  00000000  00000000  0003b71a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c1c67  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000311c  00000000  00000000  000c1cac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004a  00000000  00000000  000c4dc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000010 	.word	0x20000010
 8000128:	00000000 	.word	0x00000000
 800012c:	08003660 	.word	0x08003660

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000014 	.word	0x20000014
 8000148:	08003660 	.word	0x08003660

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <send_command>:
#define DF_ACKNOWLEDGE 0x00
#define DF_END_BYTE 0xEF

static UART_HandleTypeDef *df_uart;

void send_command(uint8_t cmd, uint16_t arg) {
 8000160:	b580      	push	{r7, lr}
 8000162:	b088      	sub	sp, #32
 8000164:	af00      	add	r7, sp, #0
 8000166:	4603      	mov	r3, r0
 8000168:	460a      	mov	r2, r1
 800016a:	71fb      	strb	r3, [r7, #7]
 800016c:	4613      	mov	r3, r2
 800016e:	80bb      	strh	r3, [r7, #4]
    uint8_t command_buffer[10];
    command_buffer[0] = DF_START_BYTE;
 8000170:	237e      	movs	r3, #126	@ 0x7e
 8000172:	733b      	strb	r3, [r7, #12]
    command_buffer[1] = DF_VERSION_BYTE;
 8000174:	23ff      	movs	r3, #255	@ 0xff
 8000176:	737b      	strb	r3, [r7, #13]
    command_buffer[2] = DF_COMMAND_LENGTH;
 8000178:	2306      	movs	r3, #6
 800017a:	73bb      	strb	r3, [r7, #14]
    command_buffer[3] = cmd;
 800017c:	79fb      	ldrb	r3, [r7, #7]
 800017e:	73fb      	strb	r3, [r7, #15]
    command_buffer[4] = DF_ACKNOWLEDGE;
 8000180:	2300      	movs	r3, #0
 8000182:	743b      	strb	r3, [r7, #16]
    command_buffer[5] = (uint8_t)(arg >> 8);
 8000184:	88bb      	ldrh	r3, [r7, #4]
 8000186:	0a1b      	lsrs	r3, r3, #8
 8000188:	b29b      	uxth	r3, r3
 800018a:	b2db      	uxtb	r3, r3
 800018c:	747b      	strb	r3, [r7, #17]
    command_buffer[6] = (uint8_t)(arg);
 800018e:	88bb      	ldrh	r3, [r7, #4]
 8000190:	b2db      	uxtb	r3, r3
 8000192:	74bb      	strb	r3, [r7, #18]

    uint16_t checksum = 0;
 8000194:	2300      	movs	r3, #0
 8000196:	83fb      	strh	r3, [r7, #30]
    for (int i = 1; i < 7; i++) {
 8000198:	2301      	movs	r3, #1
 800019a:	61bb      	str	r3, [r7, #24]
 800019c:	e00b      	b.n	80001b6 <send_command+0x56>
        checksum += command_buffer[i];
 800019e:	f107 020c 	add.w	r2, r7, #12
 80001a2:	69bb      	ldr	r3, [r7, #24]
 80001a4:	4413      	add	r3, r2
 80001a6:	781b      	ldrb	r3, [r3, #0]
 80001a8:	461a      	mov	r2, r3
 80001aa:	8bfb      	ldrh	r3, [r7, #30]
 80001ac:	4413      	add	r3, r2
 80001ae:	83fb      	strh	r3, [r7, #30]
    for (int i = 1; i < 7; i++) {
 80001b0:	69bb      	ldr	r3, [r7, #24]
 80001b2:	3301      	adds	r3, #1
 80001b4:	61bb      	str	r3, [r7, #24]
 80001b6:	69bb      	ldr	r3, [r7, #24]
 80001b8:	2b06      	cmp	r3, #6
 80001ba:	ddf0      	ble.n	800019e <send_command+0x3e>
    }
    checksum = -checksum;
 80001bc:	8bfb      	ldrh	r3, [r7, #30]
 80001be:	425b      	negs	r3, r3
 80001c0:	83fb      	strh	r3, [r7, #30]

    command_buffer[7] = (uint8_t)(checksum >> 8);
 80001c2:	8bfb      	ldrh	r3, [r7, #30]
 80001c4:	0a1b      	lsrs	r3, r3, #8
 80001c6:	b29b      	uxth	r3, r3
 80001c8:	b2db      	uxtb	r3, r3
 80001ca:	74fb      	strb	r3, [r7, #19]
    command_buffer[8] = (uint8_t)(checksum);
 80001cc:	8bfb      	ldrh	r3, [r7, #30]
 80001ce:	b2db      	uxtb	r3, r3
 80001d0:	753b      	strb	r3, [r7, #20]
    command_buffer[9] = DF_END_BYTE;
 80001d2:	23ef      	movs	r3, #239	@ 0xef
 80001d4:	757b      	strb	r3, [r7, #21]

    HAL_UART_Transmit(df_uart, command_buffer, 10, 100);
 80001d6:	4b06      	ldr	r3, [pc, #24]	@ (80001f0 <send_command+0x90>)
 80001d8:	6818      	ldr	r0, [r3, #0]
 80001da:	f107 010c 	add.w	r1, r7, #12
 80001de:	2364      	movs	r3, #100	@ 0x64
 80001e0:	220a      	movs	r2, #10
 80001e2:	f003 f82c 	bl	800323e <HAL_UART_Transmit>
}
 80001e6:	bf00      	nop
 80001e8:	3720      	adds	r7, #32
 80001ea:	46bd      	mov	sp, r7
 80001ec:	bd80      	pop	{r7, pc}
 80001ee:	bf00      	nop
 80001f0:	2000002c 	.word	0x2000002c

080001f4 <DF_Init>:

void DF_Init(UART_HandleTypeDef *huart) {
 80001f4:	b480      	push	{r7}
 80001f6:	b083      	sub	sp, #12
 80001f8:	af00      	add	r7, sp, #0
 80001fa:	6078      	str	r0, [r7, #4]
    df_uart = huart;
 80001fc:	4a03      	ldr	r2, [pc, #12]	@ (800020c <DF_Init+0x18>)
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	6013      	str	r3, [r2, #0]
}
 8000202:	bf00      	nop
 8000204:	370c      	adds	r7, #12
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	2000002c 	.word	0x2000002c

08000210 <DF_Play>:

void DF_Play(uint16_t track) {
 8000210:	b580      	push	{r7, lr}
 8000212:	b082      	sub	sp, #8
 8000214:	af00      	add	r7, sp, #0
 8000216:	4603      	mov	r3, r0
 8000218:	80fb      	strh	r3, [r7, #6]
    send_command(0x03, track);
 800021a:	88fb      	ldrh	r3, [r7, #6]
 800021c:	4619      	mov	r1, r3
 800021e:	2003      	movs	r0, #3
 8000220:	f7ff ff9e 	bl	8000160 <send_command>
}
 8000224:	bf00      	nop
 8000226:	3708      	adds	r7, #8
 8000228:	46bd      	mov	sp, r7
 800022a:	bd80      	pop	{r7, pc}

0800022c <DF_SetVolume>:

void DF_SetVolume(uint8_t volume) {
 800022c:	b580      	push	{r7, lr}
 800022e:	b082      	sub	sp, #8
 8000230:	af00      	add	r7, sp, #0
 8000232:	4603      	mov	r3, r0
 8000234:	71fb      	strb	r3, [r7, #7]
    if (volume > 30) volume = 30;
 8000236:	79fb      	ldrb	r3, [r7, #7]
 8000238:	2b1e      	cmp	r3, #30
 800023a:	d901      	bls.n	8000240 <DF_SetVolume+0x14>
 800023c:	231e      	movs	r3, #30
 800023e:	71fb      	strb	r3, [r7, #7]
    send_command(0x06, volume);
 8000240:	79fb      	ldrb	r3, [r7, #7]
 8000242:	b29b      	uxth	r3, r3
 8000244:	4619      	mov	r1, r3
 8000246:	2006      	movs	r0, #6
 8000248:	f7ff ff8a 	bl	8000160 <send_command>
}
 800024c:	bf00      	nop
 800024e:	3708      	adds	r7, #8
 8000250:	46bd      	mov	sp, r7
 8000252:	bd80      	pop	{r7, pc}

08000254 <Keypad_Get_Pressed_Key>:
    {'4', '5', '6', 'B'},
    {'7', '8', '9', 'C'},
    {'*', '0', '#', 'D'}
};

char Keypad_Get_Pressed_Key(void) {
 8000254:	b580      	push	{r7, lr}
 8000256:	af00      	add	r7, sp, #0
    // Kéo tất cả các hàng xuống mức thấp
    HAL_GPIO_WritePin(R1_PORT, R1_PIN, GPIO_PIN_RESET);
 8000258:	2200      	movs	r2, #0
 800025a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800025e:	4874      	ldr	r0, [pc, #464]	@ (8000430 <Keypad_Get_Pressed_Key+0x1dc>)
 8000260:	f001 fbf1 	bl	8001a46 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R2_PORT, R2_PIN, GPIO_PIN_RESET);
 8000264:	2200      	movs	r2, #0
 8000266:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800026a:	4871      	ldr	r0, [pc, #452]	@ (8000430 <Keypad_Get_Pressed_Key+0x1dc>)
 800026c:	f001 fbeb 	bl	8001a46 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R3_PORT, R3_PIN, GPIO_PIN_RESET);
 8000270:	2200      	movs	r2, #0
 8000272:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000276:	486e      	ldr	r0, [pc, #440]	@ (8000430 <Keypad_Get_Pressed_Key+0x1dc>)
 8000278:	f001 fbe5 	bl	8001a46 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R4_PORT, R4_PIN, GPIO_PIN_RESET);
 800027c:	2200      	movs	r2, #0
 800027e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000282:	486b      	ldr	r0, [pc, #428]	@ (8000430 <Keypad_Get_Pressed_Key+0x1dc>)
 8000284:	f001 fbdf 	bl	8001a46 <HAL_GPIO_WritePin>

    // Quét hàng 1
    HAL_GPIO_WritePin(R1_PORT, R1_PIN, GPIO_PIN_SET);
 8000288:	2201      	movs	r2, #1
 800028a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800028e:	4868      	ldr	r0, [pc, #416]	@ (8000430 <Keypad_Get_Pressed_Key+0x1dc>)
 8000290:	f001 fbd9 	bl	8001a46 <HAL_GPIO_WritePin>
    if (HAL_GPIO_ReadPin(C1_PORT, C1_PIN)) return keypad_matrix[0][0];
 8000294:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000298:	4866      	ldr	r0, [pc, #408]	@ (8000434 <Keypad_Get_Pressed_Key+0x1e0>)
 800029a:	f001 fbbd 	bl	8001a18 <HAL_GPIO_ReadPin>
 800029e:	4603      	mov	r3, r0
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d001      	beq.n	80002a8 <Keypad_Get_Pressed_Key+0x54>
 80002a4:	2331      	movs	r3, #49	@ 0x31
 80002a6:	e0c0      	b.n	800042a <Keypad_Get_Pressed_Key+0x1d6>
    if (HAL_GPIO_ReadPin(C2_PORT, C2_PIN)) return keypad_matrix[0][1];
 80002a8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80002ac:	4861      	ldr	r0, [pc, #388]	@ (8000434 <Keypad_Get_Pressed_Key+0x1e0>)
 80002ae:	f001 fbb3 	bl	8001a18 <HAL_GPIO_ReadPin>
 80002b2:	4603      	mov	r3, r0
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d001      	beq.n	80002bc <Keypad_Get_Pressed_Key+0x68>
 80002b8:	2332      	movs	r3, #50	@ 0x32
 80002ba:	e0b6      	b.n	800042a <Keypad_Get_Pressed_Key+0x1d6>
    if (HAL_GPIO_ReadPin(C3_PORT, C3_PIN)) return keypad_matrix[0][2];
 80002bc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80002c0:	485c      	ldr	r0, [pc, #368]	@ (8000434 <Keypad_Get_Pressed_Key+0x1e0>)
 80002c2:	f001 fba9 	bl	8001a18 <HAL_GPIO_ReadPin>
 80002c6:	4603      	mov	r3, r0
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d001      	beq.n	80002d0 <Keypad_Get_Pressed_Key+0x7c>
 80002cc:	2333      	movs	r3, #51	@ 0x33
 80002ce:	e0ac      	b.n	800042a <Keypad_Get_Pressed_Key+0x1d6>
    if (HAL_GPIO_ReadPin(C4_PORT, C4_PIN)) return keypad_matrix[0][3];
 80002d0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80002d4:	4857      	ldr	r0, [pc, #348]	@ (8000434 <Keypad_Get_Pressed_Key+0x1e0>)
 80002d6:	f001 fb9f 	bl	8001a18 <HAL_GPIO_ReadPin>
 80002da:	4603      	mov	r3, r0
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d001      	beq.n	80002e4 <Keypad_Get_Pressed_Key+0x90>
 80002e0:	2341      	movs	r3, #65	@ 0x41
 80002e2:	e0a2      	b.n	800042a <Keypad_Get_Pressed_Key+0x1d6>
    HAL_GPIO_WritePin(R1_PORT, R1_PIN, GPIO_PIN_RESET);
 80002e4:	2200      	movs	r2, #0
 80002e6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80002ea:	4851      	ldr	r0, [pc, #324]	@ (8000430 <Keypad_Get_Pressed_Key+0x1dc>)
 80002ec:	f001 fbab 	bl	8001a46 <HAL_GPIO_WritePin>

    // Quét hàng 2
    HAL_GPIO_WritePin(R2_PORT, R2_PIN, GPIO_PIN_SET);
 80002f0:	2201      	movs	r2, #1
 80002f2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80002f6:	484e      	ldr	r0, [pc, #312]	@ (8000430 <Keypad_Get_Pressed_Key+0x1dc>)
 80002f8:	f001 fba5 	bl	8001a46 <HAL_GPIO_WritePin>
    if (HAL_GPIO_ReadPin(C1_PORT, C1_PIN)) return keypad_matrix[1][0];
 80002fc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000300:	484c      	ldr	r0, [pc, #304]	@ (8000434 <Keypad_Get_Pressed_Key+0x1e0>)
 8000302:	f001 fb89 	bl	8001a18 <HAL_GPIO_ReadPin>
 8000306:	4603      	mov	r3, r0
 8000308:	2b00      	cmp	r3, #0
 800030a:	d001      	beq.n	8000310 <Keypad_Get_Pressed_Key+0xbc>
 800030c:	2334      	movs	r3, #52	@ 0x34
 800030e:	e08c      	b.n	800042a <Keypad_Get_Pressed_Key+0x1d6>
    if (HAL_GPIO_ReadPin(C2_PORT, C2_PIN)) return keypad_matrix[1][1];
 8000310:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000314:	4847      	ldr	r0, [pc, #284]	@ (8000434 <Keypad_Get_Pressed_Key+0x1e0>)
 8000316:	f001 fb7f 	bl	8001a18 <HAL_GPIO_ReadPin>
 800031a:	4603      	mov	r3, r0
 800031c:	2b00      	cmp	r3, #0
 800031e:	d001      	beq.n	8000324 <Keypad_Get_Pressed_Key+0xd0>
 8000320:	2335      	movs	r3, #53	@ 0x35
 8000322:	e082      	b.n	800042a <Keypad_Get_Pressed_Key+0x1d6>
    if (HAL_GPIO_ReadPin(C3_PORT, C3_PIN)) return keypad_matrix[1][2];
 8000324:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000328:	4842      	ldr	r0, [pc, #264]	@ (8000434 <Keypad_Get_Pressed_Key+0x1e0>)
 800032a:	f001 fb75 	bl	8001a18 <HAL_GPIO_ReadPin>
 800032e:	4603      	mov	r3, r0
 8000330:	2b00      	cmp	r3, #0
 8000332:	d001      	beq.n	8000338 <Keypad_Get_Pressed_Key+0xe4>
 8000334:	2336      	movs	r3, #54	@ 0x36
 8000336:	e078      	b.n	800042a <Keypad_Get_Pressed_Key+0x1d6>
    if (HAL_GPIO_ReadPin(C4_PORT, C4_PIN)) return keypad_matrix[1][3];
 8000338:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800033c:	483d      	ldr	r0, [pc, #244]	@ (8000434 <Keypad_Get_Pressed_Key+0x1e0>)
 800033e:	f001 fb6b 	bl	8001a18 <HAL_GPIO_ReadPin>
 8000342:	4603      	mov	r3, r0
 8000344:	2b00      	cmp	r3, #0
 8000346:	d001      	beq.n	800034c <Keypad_Get_Pressed_Key+0xf8>
 8000348:	2342      	movs	r3, #66	@ 0x42
 800034a:	e06e      	b.n	800042a <Keypad_Get_Pressed_Key+0x1d6>
    HAL_GPIO_WritePin(R2_PORT, R2_PIN, GPIO_PIN_RESET);
 800034c:	2200      	movs	r2, #0
 800034e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000352:	4837      	ldr	r0, [pc, #220]	@ (8000430 <Keypad_Get_Pressed_Key+0x1dc>)
 8000354:	f001 fb77 	bl	8001a46 <HAL_GPIO_WritePin>

    // Quét hàng 3
    HAL_GPIO_WritePin(R3_PORT, R3_PIN, GPIO_PIN_SET);
 8000358:	2201      	movs	r2, #1
 800035a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800035e:	4834      	ldr	r0, [pc, #208]	@ (8000430 <Keypad_Get_Pressed_Key+0x1dc>)
 8000360:	f001 fb71 	bl	8001a46 <HAL_GPIO_WritePin>
    if (HAL_GPIO_ReadPin(C1_PORT, C1_PIN)) return keypad_matrix[2][0];
 8000364:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000368:	4832      	ldr	r0, [pc, #200]	@ (8000434 <Keypad_Get_Pressed_Key+0x1e0>)
 800036a:	f001 fb55 	bl	8001a18 <HAL_GPIO_ReadPin>
 800036e:	4603      	mov	r3, r0
 8000370:	2b00      	cmp	r3, #0
 8000372:	d001      	beq.n	8000378 <Keypad_Get_Pressed_Key+0x124>
 8000374:	2337      	movs	r3, #55	@ 0x37
 8000376:	e058      	b.n	800042a <Keypad_Get_Pressed_Key+0x1d6>
    if (HAL_GPIO_ReadPin(C2_PORT, C2_PIN)) return keypad_matrix[2][1];
 8000378:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800037c:	482d      	ldr	r0, [pc, #180]	@ (8000434 <Keypad_Get_Pressed_Key+0x1e0>)
 800037e:	f001 fb4b 	bl	8001a18 <HAL_GPIO_ReadPin>
 8000382:	4603      	mov	r3, r0
 8000384:	2b00      	cmp	r3, #0
 8000386:	d001      	beq.n	800038c <Keypad_Get_Pressed_Key+0x138>
 8000388:	2338      	movs	r3, #56	@ 0x38
 800038a:	e04e      	b.n	800042a <Keypad_Get_Pressed_Key+0x1d6>
    if (HAL_GPIO_ReadPin(C3_PORT, C3_PIN)) return keypad_matrix[2][2];
 800038c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000390:	4828      	ldr	r0, [pc, #160]	@ (8000434 <Keypad_Get_Pressed_Key+0x1e0>)
 8000392:	f001 fb41 	bl	8001a18 <HAL_GPIO_ReadPin>
 8000396:	4603      	mov	r3, r0
 8000398:	2b00      	cmp	r3, #0
 800039a:	d001      	beq.n	80003a0 <Keypad_Get_Pressed_Key+0x14c>
 800039c:	2339      	movs	r3, #57	@ 0x39
 800039e:	e044      	b.n	800042a <Keypad_Get_Pressed_Key+0x1d6>
    if (HAL_GPIO_ReadPin(C4_PORT, C4_PIN)) return keypad_matrix[2][3];
 80003a0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80003a4:	4823      	ldr	r0, [pc, #140]	@ (8000434 <Keypad_Get_Pressed_Key+0x1e0>)
 80003a6:	f001 fb37 	bl	8001a18 <HAL_GPIO_ReadPin>
 80003aa:	4603      	mov	r3, r0
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d001      	beq.n	80003b4 <Keypad_Get_Pressed_Key+0x160>
 80003b0:	2343      	movs	r3, #67	@ 0x43
 80003b2:	e03a      	b.n	800042a <Keypad_Get_Pressed_Key+0x1d6>
    HAL_GPIO_WritePin(R3_PORT, R3_PIN, GPIO_PIN_RESET);
 80003b4:	2200      	movs	r2, #0
 80003b6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80003ba:	481d      	ldr	r0, [pc, #116]	@ (8000430 <Keypad_Get_Pressed_Key+0x1dc>)
 80003bc:	f001 fb43 	bl	8001a46 <HAL_GPIO_WritePin>

    // Quét hàng 4
    HAL_GPIO_WritePin(R4_PORT, R4_PIN, GPIO_PIN_SET);
 80003c0:	2201      	movs	r2, #1
 80003c2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80003c6:	481a      	ldr	r0, [pc, #104]	@ (8000430 <Keypad_Get_Pressed_Key+0x1dc>)
 80003c8:	f001 fb3d 	bl	8001a46 <HAL_GPIO_WritePin>
    if (HAL_GPIO_ReadPin(C1_PORT, C1_PIN)) return keypad_matrix[3][0];
 80003cc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80003d0:	4818      	ldr	r0, [pc, #96]	@ (8000434 <Keypad_Get_Pressed_Key+0x1e0>)
 80003d2:	f001 fb21 	bl	8001a18 <HAL_GPIO_ReadPin>
 80003d6:	4603      	mov	r3, r0
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d001      	beq.n	80003e0 <Keypad_Get_Pressed_Key+0x18c>
 80003dc:	232a      	movs	r3, #42	@ 0x2a
 80003de:	e024      	b.n	800042a <Keypad_Get_Pressed_Key+0x1d6>
    if (HAL_GPIO_ReadPin(C2_PORT, C2_PIN)) return keypad_matrix[3][1];
 80003e0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80003e4:	4813      	ldr	r0, [pc, #76]	@ (8000434 <Keypad_Get_Pressed_Key+0x1e0>)
 80003e6:	f001 fb17 	bl	8001a18 <HAL_GPIO_ReadPin>
 80003ea:	4603      	mov	r3, r0
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d001      	beq.n	80003f4 <Keypad_Get_Pressed_Key+0x1a0>
 80003f0:	2330      	movs	r3, #48	@ 0x30
 80003f2:	e01a      	b.n	800042a <Keypad_Get_Pressed_Key+0x1d6>
    if (HAL_GPIO_ReadPin(C3_PORT, C3_PIN)) return keypad_matrix[3][2];
 80003f4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80003f8:	480e      	ldr	r0, [pc, #56]	@ (8000434 <Keypad_Get_Pressed_Key+0x1e0>)
 80003fa:	f001 fb0d 	bl	8001a18 <HAL_GPIO_ReadPin>
 80003fe:	4603      	mov	r3, r0
 8000400:	2b00      	cmp	r3, #0
 8000402:	d001      	beq.n	8000408 <Keypad_Get_Pressed_Key+0x1b4>
 8000404:	2323      	movs	r3, #35	@ 0x23
 8000406:	e010      	b.n	800042a <Keypad_Get_Pressed_Key+0x1d6>
    if (HAL_GPIO_ReadPin(C4_PORT, C4_PIN)) return keypad_matrix[3][3];
 8000408:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800040c:	4809      	ldr	r0, [pc, #36]	@ (8000434 <Keypad_Get_Pressed_Key+0x1e0>)
 800040e:	f001 fb03 	bl	8001a18 <HAL_GPIO_ReadPin>
 8000412:	4603      	mov	r3, r0
 8000414:	2b00      	cmp	r3, #0
 8000416:	d001      	beq.n	800041c <Keypad_Get_Pressed_Key+0x1c8>
 8000418:	2344      	movs	r3, #68	@ 0x44
 800041a:	e006      	b.n	800042a <Keypad_Get_Pressed_Key+0x1d6>
    HAL_GPIO_WritePin(R4_PORT, R4_PIN, GPIO_PIN_RESET);
 800041c:	2200      	movs	r2, #0
 800041e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000422:	4803      	ldr	r0, [pc, #12]	@ (8000430 <Keypad_Get_Pressed_Key+0x1dc>)
 8000424:	f001 fb0f 	bl	8001a46 <HAL_GPIO_WritePin>

    return '\0'; // Trả về null nếu không có phím nào được nhấn
 8000428:	2300      	movs	r3, #0
}
 800042a:	4618      	mov	r0, r3
 800042c:	bd80      	pop	{r7, pc}
 800042e:	bf00      	nop
 8000430:	40010c00 	.word	0x40010c00
 8000434:	40010800 	.word	0x40010800

08000438 <lcd_send_cmd>:

extern I2C_HandleTypeDef hi2c2;  // change your I2C handle here
#define SLAVE_ADDRESS_LCD 0x4E // change this according to your device

void lcd_send_cmd (char cmd)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	b086      	sub	sp, #24
 800043c:	af02      	add	r7, sp, #8
 800043e:	4603      	mov	r3, r0
 8000440:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000442:	79fb      	ldrb	r3, [r7, #7]
 8000444:	f023 030f 	bic.w	r3, r3, #15
 8000448:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 800044a:	79fb      	ldrb	r3, [r7, #7]
 800044c:	011b      	lsls	r3, r3, #4
 800044e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000450:	7bfb      	ldrb	r3, [r7, #15]
 8000452:	f043 030c 	orr.w	r3, r3, #12
 8000456:	b2db      	uxtb	r3, r3
 8000458:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 800045a:	7bfb      	ldrb	r3, [r7, #15]
 800045c:	f043 0308 	orr.w	r3, r3, #8
 8000460:	b2db      	uxtb	r3, r3
 8000462:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000464:	7bbb      	ldrb	r3, [r7, #14]
 8000466:	f043 030c 	orr.w	r3, r3, #12
 800046a:	b2db      	uxtb	r3, r3
 800046c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 800046e:	7bbb      	ldrb	r3, [r7, #14]
 8000470:	f043 0308 	orr.w	r3, r3, #8
 8000474:	b2db      	uxtb	r3, r3
 8000476:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c2, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000478:	f107 0208 	add.w	r2, r7, #8
 800047c:	2364      	movs	r3, #100	@ 0x64
 800047e:	9300      	str	r3, [sp, #0]
 8000480:	2304      	movs	r3, #4
 8000482:	214e      	movs	r1, #78	@ 0x4e
 8000484:	4803      	ldr	r0, [pc, #12]	@ (8000494 <lcd_send_cmd+0x5c>)
 8000486:	f001 fc3b 	bl	8001d00 <HAL_I2C_Master_Transmit>
}
 800048a:	bf00      	nop
 800048c:	3710      	adds	r7, #16
 800048e:	46bd      	mov	sp, r7
 8000490:	bd80      	pop	{r7, pc}
 8000492:	bf00      	nop
 8000494:	20000030 	.word	0x20000030

08000498 <lcd_send_data>:

void lcd_send_data (char data)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	b086      	sub	sp, #24
 800049c:	af02      	add	r7, sp, #8
 800049e:	4603      	mov	r3, r0
 80004a0:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 80004a2:	79fb      	ldrb	r3, [r7, #7]
 80004a4:	f023 030f 	bic.w	r3, r3, #15
 80004a8:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 80004aa:	79fb      	ldrb	r3, [r7, #7]
 80004ac:	011b      	lsls	r3, r3, #4
 80004ae:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=1
 80004b0:	7bfb      	ldrb	r3, [r7, #15]
 80004b2:	f043 030d 	orr.w	r3, r3, #13
 80004b6:	b2db      	uxtb	r3, r3
 80004b8:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=1
 80004ba:	7bfb      	ldrb	r3, [r7, #15]
 80004bc:	f043 0309 	orr.w	r3, r3, #9
 80004c0:	b2db      	uxtb	r3, r3
 80004c2:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=1
 80004c4:	7bbb      	ldrb	r3, [r7, #14]
 80004c6:	f043 030d 	orr.w	r3, r3, #13
 80004ca:	b2db      	uxtb	r3, r3
 80004cc:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=1
 80004ce:	7bbb      	ldrb	r3, [r7, #14]
 80004d0:	f043 0309 	orr.w	r3, r3, #9
 80004d4:	b2db      	uxtb	r3, r3
 80004d6:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c2, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80004d8:	f107 0208 	add.w	r2, r7, #8
 80004dc:	2364      	movs	r3, #100	@ 0x64
 80004de:	9300      	str	r3, [sp, #0]
 80004e0:	2304      	movs	r3, #4
 80004e2:	214e      	movs	r1, #78	@ 0x4e
 80004e4:	4803      	ldr	r0, [pc, #12]	@ (80004f4 <lcd_send_data+0x5c>)
 80004e6:	f001 fc0b 	bl	8001d00 <HAL_I2C_Master_Transmit>
}
 80004ea:	bf00      	nop
 80004ec:	3710      	adds	r7, #16
 80004ee:	46bd      	mov	sp, r7
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	bf00      	nop
 80004f4:	20000030 	.word	0x20000030

080004f8 <lcd_clear>:

void lcd_clear (void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 80004fe:	2080      	movs	r0, #128	@ 0x80
 8000500:	f7ff ff9a 	bl	8000438 <lcd_send_cmd>
	for (int i=0; i<70; i++)
 8000504:	2300      	movs	r3, #0
 8000506:	607b      	str	r3, [r7, #4]
 8000508:	e005      	b.n	8000516 <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 800050a:	2020      	movs	r0, #32
 800050c:	f7ff ffc4 	bl	8000498 <lcd_send_data>
	for (int i=0; i<70; i++)
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	3301      	adds	r3, #1
 8000514:	607b      	str	r3, [r7, #4]
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	2b45      	cmp	r3, #69	@ 0x45
 800051a:	ddf6      	ble.n	800050a <lcd_clear+0x12>
	}
}
 800051c:	bf00      	nop
 800051e:	bf00      	nop
 8000520:	3708      	adds	r7, #8
 8000522:	46bd      	mov	sp, r7
 8000524:	bd80      	pop	{r7, pc}

08000526 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 8000526:	b580      	push	{r7, lr}
 8000528:	b082      	sub	sp, #8
 800052a:	af00      	add	r7, sp, #0
 800052c:	6078      	str	r0, [r7, #4]
 800052e:	6039      	str	r1, [r7, #0]
    switch (row)
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	2b00      	cmp	r3, #0
 8000534:	d003      	beq.n	800053e <lcd_put_cur+0x18>
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	2b01      	cmp	r3, #1
 800053a:	d005      	beq.n	8000548 <lcd_put_cur+0x22>
 800053c:	e009      	b.n	8000552 <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 800053e:	683b      	ldr	r3, [r7, #0]
 8000540:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000544:	603b      	str	r3, [r7, #0]
            break;
 8000546:	e004      	b.n	8000552 <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8000548:	683b      	ldr	r3, [r7, #0]
 800054a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800054e:	603b      	str	r3, [r7, #0]
            break;
 8000550:	bf00      	nop
    }
    lcd_send_cmd (col);
 8000552:	683b      	ldr	r3, [r7, #0]
 8000554:	b2db      	uxtb	r3, r3
 8000556:	4618      	mov	r0, r3
 8000558:	f7ff ff6e 	bl	8000438 <lcd_send_cmd>
}
 800055c:	bf00      	nop
 800055e:	3708      	adds	r7, #8
 8000560:	46bd      	mov	sp, r7
 8000562:	bd80      	pop	{r7, pc}

08000564 <lcd_init>:

void lcd_init (void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);
 8000568:	2032      	movs	r0, #50	@ 0x32
 800056a:	f000 ffc9 	bl	8001500 <HAL_Delay>
	lcd_send_cmd (0x30);
 800056e:	2030      	movs	r0, #48	@ 0x30
 8000570:	f7ff ff62 	bl	8000438 <lcd_send_cmd>
	HAL_Delay(5);
 8000574:	2005      	movs	r0, #5
 8000576:	f000 ffc3 	bl	8001500 <HAL_Delay>
	lcd_send_cmd (0x30);
 800057a:	2030      	movs	r0, #48	@ 0x30
 800057c:	f7ff ff5c 	bl	8000438 <lcd_send_cmd>
	HAL_Delay(1);
 8000580:	2001      	movs	r0, #1
 8000582:	f000 ffbd 	bl	8001500 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000586:	2030      	movs	r0, #48	@ 0x30
 8000588:	f7ff ff56 	bl	8000438 <lcd_send_cmd>
	HAL_Delay(10);
 800058c:	200a      	movs	r0, #10
 800058e:	f000 ffb7 	bl	8001500 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8000592:	2020      	movs	r0, #32
 8000594:	f7ff ff50 	bl	8000438 <lcd_send_cmd>
	HAL_Delay(10);
 8000598:	200a      	movs	r0, #10
 800059a:	f000 ffb1 	bl	8001500 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N=1 (2 line display) F=0 (5x8 characters)
 800059e:	2028      	movs	r0, #40	@ 0x28
 80005a0:	f7ff ff4a 	bl	8000438 <lcd_send_cmd>
	HAL_Delay(1);
 80005a4:	2001      	movs	r0, #1
 80005a6:	f000 ffab 	bl	8001500 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 80005aa:	2008      	movs	r0, #8
 80005ac:	f7ff ff44 	bl	8000438 <lcd_send_cmd>
	HAL_Delay(1);
 80005b0:	2001      	movs	r0, #1
 80005b2:	f000 ffa5 	bl	8001500 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 80005b6:	2001      	movs	r0, #1
 80005b8:	f7ff ff3e 	bl	8000438 <lcd_send_cmd>
	HAL_Delay(1);
 80005bc:	2001      	movs	r0, #1
 80005be:	f000 ff9f 	bl	8001500 <HAL_Delay>
	HAL_Delay(1);
 80005c2:	2001      	movs	r0, #1
 80005c4:	f000 ff9c 	bl	8001500 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 80005c8:	2006      	movs	r0, #6
 80005ca:	f7ff ff35 	bl	8000438 <lcd_send_cmd>
	HAL_Delay(1);
 80005ce:	2001      	movs	r0, #1
 80005d0:	f000 ff96 	bl	8001500 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D=1, C=0, B=0
 80005d4:	200c      	movs	r0, #12
 80005d6:	f7ff ff2f 	bl	8000438 <lcd_send_cmd>
}
 80005da:	bf00      	nop
 80005dc:	bd80      	pop	{r7, pc}

080005de <lcd_send_string>:

void lcd_send_string (char *str)
{
 80005de:	b580      	push	{r7, lr}
 80005e0:	b082      	sub	sp, #8
 80005e2:	af00      	add	r7, sp, #0
 80005e4:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 80005e6:	e006      	b.n	80005f6 <lcd_send_string+0x18>
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	1c5a      	adds	r2, r3, #1
 80005ec:	607a      	str	r2, [r7, #4]
 80005ee:	781b      	ldrb	r3, [r3, #0]
 80005f0:	4618      	mov	r0, r3
 80005f2:	f7ff ff51 	bl	8000498 <lcd_send_data>
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	781b      	ldrb	r3, [r3, #0]
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d1f4      	bne.n	80005e8 <lcd_send_string+0xa>
}
 80005fe:	bf00      	nop
 8000600:	bf00      	nop
 8000602:	3708      	adds	r7, #8
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}

08000608 <display_welcome_screen>:
void reset_password_entry(void);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void display_welcome_screen(void) {
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
    lcd_clear();
 800060c:	f7ff ff74 	bl	80004f8 <lcd_clear>
    lcd_put_cur(0, 0);
 8000610:	2100      	movs	r1, #0
 8000612:	2000      	movs	r0, #0
 8000614:	f7ff ff87 	bl	8000526 <lcd_put_cur>
    lcd_send_string("Quet the hoac");
 8000618:	4805      	ldr	r0, [pc, #20]	@ (8000630 <display_welcome_screen+0x28>)
 800061a:	f7ff ffe0 	bl	80005de <lcd_send_string>
    lcd_put_cur(1, 0);
 800061e:	2100      	movs	r1, #0
 8000620:	2001      	movs	r0, #1
 8000622:	f7ff ff80 	bl	8000526 <lcd_put_cur>
    lcd_send_string("nhap mat khau");
 8000626:	4803      	ldr	r0, [pc, #12]	@ (8000634 <display_welcome_screen+0x2c>)
 8000628:	f7ff ffd9 	bl	80005de <lcd_send_string>
}
 800062c:	bf00      	nop
 800062e:	bd80      	pop	{r7, pc}
 8000630:	08003678 	.word	0x08003678
 8000634:	08003688 	.word	0x08003688

08000638 <reset_password_entry>:

void reset_password_entry(void) {
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
    passwordIndex = 0;
 800063c:	4b04      	ldr	r3, [pc, #16]	@ (8000650 <reset_password_entry+0x18>)
 800063e:	2200      	movs	r2, #0
 8000640:	701a      	strb	r2, [r3, #0]
    memset(enteredPassword, 0, sizeof(enteredPassword));
 8000642:	2206      	movs	r2, #6
 8000644:	2100      	movs	r1, #0
 8000646:	4803      	ldr	r0, [pc, #12]	@ (8000654 <reset_password_entry+0x1c>)
 8000648:	f002 ffde 	bl	8003608 <memset>
}
 800064c:	bf00      	nop
 800064e:	bd80      	pop	{r7, pc}
 8000650:	2000018e 	.word	0x2000018e
 8000654:	20000188 	.word	0x20000188

08000658 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800065e:	f000 feed 	bl	800143c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000662:	f000 f9bf 	bl	80009e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000666:	f000 fabb 	bl	8000be0 <MX_GPIO_Init>
  MX_SPI1_Init();
 800066a:	f000 fa2f 	bl	8000acc <MX_SPI1_Init>
  MX_I2C2_Init();
 800066e:	f000 f9ff 	bl	8000a70 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8000672:	f000 fa61 	bl	8000b38 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000676:	f000 fa89 	bl	8000b8c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  MFRC522_Init();
 800067a:	f000 fbd9 	bl	8000e30 <MFRC522_Init>
  lcd_init();
 800067e:	f7ff ff71 	bl	8000564 <lcd_init>
  DF_Init(&huart1);
 8000682:	48c2      	ldr	r0, [pc, #776]	@ (800098c <main+0x334>)
 8000684:	f7ff fdb6 	bl	80001f4 <DF_Init>


  HAL_Delay(200); // Chờ một chút để module sẵn sàng
 8000688:	20c8      	movs	r0, #200	@ 0xc8
 800068a:	f000 ff39 	bl	8001500 <HAL_Delay>
  DF_SetVolume(25); // Đặt âm lượng (từ 0 đến 30)
 800068e:	2019      	movs	r0, #25
 8000690:	f7ff fdcc 	bl	800022c <DF_SetVolume>


  display_welcome_screen();
 8000694:	f7ff ffb8 	bl	8000608 <display_welcome_screen>
//			}
//		} // end switch
//
//  }

	  switch(currentState)
 8000698:	4bbd      	ldr	r3, [pc, #756]	@ (8000990 <main+0x338>)
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	b2db      	uxtb	r3, r3
 800069e:	2b05      	cmp	r3, #5
 80006a0:	d8fa      	bhi.n	8000698 <main+0x40>
 80006a2:	a201      	add	r2, pc, #4	@ (adr r2, 80006a8 <main+0x50>)
 80006a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006a8:	080006c1 	.word	0x080006c1
 80006ac:	080007f1 	.word	0x080007f1
 80006b0:	080008ed 	.word	0x080008ed
 80006b4:	08000917 	.word	0x08000917
 80006b8:	08000937 	.word	0x08000937
 80006bc:	0800095f 	.word	0x0800095f
	  	{
	  		case STATE_IDLE:
	  		{
	  			// ---- Ưu tiên 1: Quét thẻ ----
	  			if (MFRC522_Request(PICC_REQIDL, str) == MI_OK)
 80006c0:	49b4      	ldr	r1, [pc, #720]	@ (8000994 <main+0x33c>)
 80006c2:	2026      	movs	r0, #38	@ 0x26
 80006c4:	f000 fcaf 	bl	8001026 <MFRC522_Request>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d153      	bne.n	8000776 <main+0x11e>
	  			{
	  				if (MFRC522_Anticoll(str) == MI_OK)
 80006ce:	48b1      	ldr	r0, [pc, #708]	@ (8000994 <main+0x33c>)
 80006d0:	f000 fcce 	bl	8001070 <MFRC522_Anticoll>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d14d      	bne.n	8000776 <main+0x11e>
	  				{
	  					// Kêu bíp báo hiệu nhận thẻ
	  					HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET); HAL_Delay(50);
 80006da:	2201      	movs	r2, #1
 80006dc:	2120      	movs	r1, #32
 80006de:	48ae      	ldr	r0, [pc, #696]	@ (8000998 <main+0x340>)
 80006e0:	f001 f9b1 	bl	8001a46 <HAL_GPIO_WritePin>
 80006e4:	2032      	movs	r0, #50	@ 0x32
 80006e6:	f000 ff0b 	bl	8001500 <HAL_Delay>
	  					HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 80006ea:	2200      	movs	r2, #0
 80006ec:	2120      	movs	r1, #32
 80006ee:	48aa      	ldr	r0, [pc, #680]	@ (8000998 <main+0x340>)
 80006f0:	f001 f9a9 	bl	8001a46 <HAL_GPIO_WritePin>

	  					memcpy(sNum, str, 4);
 80006f4:	4ba7      	ldr	r3, [pc, #668]	@ (8000994 <main+0x33c>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	4aa8      	ldr	r2, [pc, #672]	@ (800099c <main+0x344>)
 80006fa:	6013      	str	r3, [r2, #0]
	  					if (memcmp(sNum, masterCardUID, 4) == 0)
 80006fc:	2204      	movs	r2, #4
 80006fe:	49a8      	ldr	r1, [pc, #672]	@ (80009a0 <main+0x348>)
 8000700:	48a6      	ldr	r0, [pc, #664]	@ (800099c <main+0x344>)
 8000702:	f002 ff71 	bl	80035e8 <memcmp>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d120      	bne.n	800074e <main+0xf6>
	  					{
	  						currentState = STATE_CARD_ACCESS_GRANTED;
 800070c:	4ba0      	ldr	r3, [pc, #640]	@ (8000990 <main+0x338>)
 800070e:	2202      	movs	r2, #2
 8000710:	701a      	strb	r2, [r3, #0]
	  						actionTimer = HAL_GetTick();
 8000712:	f000 feeb 	bl	80014ec <HAL_GetTick>
 8000716:	4603      	mov	r3, r0
 8000718:	4aa2      	ldr	r2, [pc, #648]	@ (80009a4 <main+0x34c>)
 800071a:	6013      	str	r3, [r2, #0]
	  						lcd_clear();
 800071c:	f7ff feec 	bl	80004f8 <lcd_clear>
	  						lcd_put_cur(0, 0); lcd_send_string("The dung,");
 8000720:	2100      	movs	r1, #0
 8000722:	2000      	movs	r0, #0
 8000724:	f7ff feff 	bl	8000526 <lcd_put_cur>
 8000728:	489f      	ldr	r0, [pc, #636]	@ (80009a8 <main+0x350>)
 800072a:	f7ff ff58 	bl	80005de <lcd_send_string>
	  						lcd_put_cur(1, 2); lcd_send_string("xin moi vao");
 800072e:	2102      	movs	r1, #2
 8000730:	2001      	movs	r0, #1
 8000732:	f7ff fef8 	bl	8000526 <lcd_put_cur>
 8000736:	489d      	ldr	r0, [pc, #628]	@ (80009ac <main+0x354>)
 8000738:	f7ff ff51 	bl	80005de <lcd_send_string>
	  						HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_SET);
 800073c:	2201      	movs	r2, #1
 800073e:	2110      	movs	r1, #16
 8000740:	4895      	ldr	r0, [pc, #596]	@ (8000998 <main+0x340>)
 8000742:	f001 f980 	bl	8001a46 <HAL_GPIO_WritePin>
	  						DF_Play(1); // Phát âm thanh thẻ đúng
 8000746:	2001      	movs	r0, #1
 8000748:	f7ff fd62 	bl	8000210 <DF_Play>
 800074c:	e013      	b.n	8000776 <main+0x11e>
	  					}
	  					else
	  					{
	  						currentState = STATE_CARD_ACCESS_DENIED;
 800074e:	4b90      	ldr	r3, [pc, #576]	@ (8000990 <main+0x338>)
 8000750:	2203      	movs	r2, #3
 8000752:	701a      	strb	r2, [r3, #0]
	  						actionTimer = HAL_GetTick();
 8000754:	f000 feca 	bl	80014ec <HAL_GetTick>
 8000758:	4603      	mov	r3, r0
 800075a:	4a92      	ldr	r2, [pc, #584]	@ (80009a4 <main+0x34c>)
 800075c:	6013      	str	r3, [r2, #0]
	  						lcd_clear();
 800075e:	f7ff fecb 	bl	80004f8 <lcd_clear>
	  						lcd_put_cur(0, 4); lcd_send_string("The sai!");
 8000762:	2104      	movs	r1, #4
 8000764:	2000      	movs	r0, #0
 8000766:	f7ff fede 	bl	8000526 <lcd_put_cur>
 800076a:	4891      	ldr	r0, [pc, #580]	@ (80009b0 <main+0x358>)
 800076c:	f7ff ff37 	bl	80005de <lcd_send_string>
	  						DF_Play(2); // Phát âm thanh thẻ sai
 8000770:	2002      	movs	r0, #2
 8000772:	f7ff fd4d 	bl	8000210 <DF_Play>
	  					}
	  				}
	  			}

	  			// ---- Ưu tiên 2: Quét bàn phím ----
	  			char key = Keypad_Get_Pressed_Key();
 8000776:	f7ff fd6d 	bl	8000254 <Keypad_Get_Pressed_Key>
 800077a:	4603      	mov	r3, r0
 800077c:	71bb      	strb	r3, [r7, #6]
	  			if (key != '\0') // Nếu có phím được nhấn
 800077e:	79bb      	ldrb	r3, [r7, #6]
 8000780:	2b00      	cmp	r3, #0
 8000782:	f000 80fc 	beq.w	800097e <main+0x326>
	  			{
	  				// Kêu bíp báo hiệu nhấn phím
	  				HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET); HAL_Delay(50);
 8000786:	2201      	movs	r2, #1
 8000788:	2120      	movs	r1, #32
 800078a:	4883      	ldr	r0, [pc, #524]	@ (8000998 <main+0x340>)
 800078c:	f001 f95b 	bl	8001a46 <HAL_GPIO_WritePin>
 8000790:	2032      	movs	r0, #50	@ 0x32
 8000792:	f000 feb5 	bl	8001500 <HAL_Delay>
	  				HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8000796:	2200      	movs	r2, #0
 8000798:	2120      	movs	r1, #32
 800079a:	487f      	ldr	r0, [pc, #508]	@ (8000998 <main+0x340>)
 800079c:	f001 f953 	bl	8001a46 <HAL_GPIO_WritePin>

	  				// Nếu là một chữ số thì bắt đầu nhập mật khẩu
	  				if (key >= '0' && key <= '9')
 80007a0:	79bb      	ldrb	r3, [r7, #6]
 80007a2:	2b2f      	cmp	r3, #47	@ 0x2f
 80007a4:	f240 80eb 	bls.w	800097e <main+0x326>
 80007a8:	79bb      	ldrb	r3, [r7, #6]
 80007aa:	2b39      	cmp	r3, #57	@ 0x39
 80007ac:	f200 80e7 	bhi.w	800097e <main+0x326>
	  				{
	  					currentState = STATE_ENTERING_PASSWORD;
 80007b0:	4b77      	ldr	r3, [pc, #476]	@ (8000990 <main+0x338>)
 80007b2:	2201      	movs	r2, #1
 80007b4:	701a      	strb	r2, [r3, #0]
	  					reset_password_entry();
 80007b6:	f7ff ff3f 	bl	8000638 <reset_password_entry>
	  					enteredPassword[passwordIndex++] = key;
 80007ba:	4b7e      	ldr	r3, [pc, #504]	@ (80009b4 <main+0x35c>)
 80007bc:	781b      	ldrb	r3, [r3, #0]
 80007be:	1c5a      	adds	r2, r3, #1
 80007c0:	b2d1      	uxtb	r1, r2
 80007c2:	4a7c      	ldr	r2, [pc, #496]	@ (80009b4 <main+0x35c>)
 80007c4:	7011      	strb	r1, [r2, #0]
 80007c6:	4619      	mov	r1, r3
 80007c8:	4a7b      	ldr	r2, [pc, #492]	@ (80009b8 <main+0x360>)
 80007ca:	79bb      	ldrb	r3, [r7, #6]
 80007cc:	5453      	strb	r3, [r2, r1]

	  					lcd_clear();
 80007ce:	f7ff fe93 	bl	80004f8 <lcd_clear>
	  					lcd_put_cur(0, 0); lcd_send_string("Mat khau la:");
 80007d2:	2100      	movs	r1, #0
 80007d4:	2000      	movs	r0, #0
 80007d6:	f7ff fea6 	bl	8000526 <lcd_put_cur>
 80007da:	4878      	ldr	r0, [pc, #480]	@ (80009bc <main+0x364>)
 80007dc:	f7ff feff 	bl	80005de <lcd_send_string>
	  					lcd_put_cur(1, 0); lcd_send_string("*");
 80007e0:	2100      	movs	r1, #0
 80007e2:	2001      	movs	r0, #1
 80007e4:	f7ff fe9f 	bl	8000526 <lcd_put_cur>
 80007e8:	4875      	ldr	r0, [pc, #468]	@ (80009c0 <main+0x368>)
 80007ea:	f7ff fef8 	bl	80005de <lcd_send_string>
	  				}
	  			}
	  			break;
 80007ee:	e0c6      	b.n	800097e <main+0x326>
	  		}

	  		case STATE_ENTERING_PASSWORD:
	  		{
	  			// Vô hiệu hóa quét thẻ khi đang nhập pass
	  			char key = Keypad_Get_Pressed_Key();
 80007f0:	f7ff fd30 	bl	8000254 <Keypad_Get_Pressed_Key>
 80007f4:	4603      	mov	r3, r0
 80007f6:	71fb      	strb	r3, [r7, #7]

	  			// Chỉ chấp nhận các phím số
	  			if (key != '\0' && (key >= '0' && key <= '9'))
 80007f8:	79fb      	ldrb	r3, [r7, #7]
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	f000 80c1 	beq.w	8000982 <main+0x32a>
 8000800:	79fb      	ldrb	r3, [r7, #7]
 8000802:	2b2f      	cmp	r3, #47	@ 0x2f
 8000804:	f240 80bd 	bls.w	8000982 <main+0x32a>
 8000808:	79fb      	ldrb	r3, [r7, #7]
 800080a:	2b39      	cmp	r3, #57	@ 0x39
 800080c:	f200 80b9 	bhi.w	8000982 <main+0x32a>
	  			{
	  				// Kêu bíp báo hiệu nhấn phím
	  				HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET); HAL_Delay(50);
 8000810:	2201      	movs	r2, #1
 8000812:	2120      	movs	r1, #32
 8000814:	4860      	ldr	r0, [pc, #384]	@ (8000998 <main+0x340>)
 8000816:	f001 f916 	bl	8001a46 <HAL_GPIO_WritePin>
 800081a:	2032      	movs	r0, #50	@ 0x32
 800081c:	f000 fe70 	bl	8001500 <HAL_Delay>
	  				HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8000820:	2200      	movs	r2, #0
 8000822:	2120      	movs	r1, #32
 8000824:	485c      	ldr	r0, [pc, #368]	@ (8000998 <main+0x340>)
 8000826:	f001 f90e 	bl	8001a46 <HAL_GPIO_WritePin>

	  				if (passwordIndex < PASSWORD_LENGTH)
 800082a:	4b62      	ldr	r3, [pc, #392]	@ (80009b4 <main+0x35c>)
 800082c:	781b      	ldrb	r3, [r3, #0]
 800082e:	2b04      	cmp	r3, #4
 8000830:	d813      	bhi.n	800085a <main+0x202>
	  				{
	  					enteredPassword[passwordIndex++] = key;
 8000832:	4b60      	ldr	r3, [pc, #384]	@ (80009b4 <main+0x35c>)
 8000834:	781b      	ldrb	r3, [r3, #0]
 8000836:	1c5a      	adds	r2, r3, #1
 8000838:	b2d1      	uxtb	r1, r2
 800083a:	4a5e      	ldr	r2, [pc, #376]	@ (80009b4 <main+0x35c>)
 800083c:	7011      	strb	r1, [r2, #0]
 800083e:	4619      	mov	r1, r3
 8000840:	4a5d      	ldr	r2, [pc, #372]	@ (80009b8 <main+0x360>)
 8000842:	79fb      	ldrb	r3, [r7, #7]
 8000844:	5453      	strb	r3, [r2, r1]
	  					// Hiển thị '*'
	  					lcd_put_cur(1, passwordIndex - 1);
 8000846:	4b5b      	ldr	r3, [pc, #364]	@ (80009b4 <main+0x35c>)
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	3b01      	subs	r3, #1
 800084c:	4619      	mov	r1, r3
 800084e:	2001      	movs	r0, #1
 8000850:	f7ff fe69 	bl	8000526 <lcd_put_cur>
	  					lcd_send_data('*');
 8000854:	202a      	movs	r0, #42	@ 0x2a
 8000856:	f7ff fe1f 	bl	8000498 <lcd_send_data>
	  				}

	  				// Khi đã đủ 5 ký tự
	  				if (passwordIndex == PASSWORD_LENGTH)
 800085a:	4b56      	ldr	r3, [pc, #344]	@ (80009b4 <main+0x35c>)
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	2b05      	cmp	r3, #5
 8000860:	f040 808f 	bne.w	8000982 <main+0x32a>
	  				{
	  					if (strcmp(enteredPassword, correctPassword) == 0)
 8000864:	4957      	ldr	r1, [pc, #348]	@ (80009c4 <main+0x36c>)
 8000866:	4854      	ldr	r0, [pc, #336]	@ (80009b8 <main+0x360>)
 8000868:	f7ff fc70 	bl	800014c <strcmp>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d120      	bne.n	80008b4 <main+0x25c>
	  					{
	  						currentState = STATE_PASS_ACCESS_GRANTED;
 8000872:	4b47      	ldr	r3, [pc, #284]	@ (8000990 <main+0x338>)
 8000874:	2204      	movs	r2, #4
 8000876:	701a      	strb	r2, [r3, #0]
	  						actionTimer = HAL_GetTick();
 8000878:	f000 fe38 	bl	80014ec <HAL_GetTick>
 800087c:	4603      	mov	r3, r0
 800087e:	4a49      	ldr	r2, [pc, #292]	@ (80009a4 <main+0x34c>)
 8000880:	6013      	str	r3, [r2, #0]
	  						lcd_clear();
 8000882:	f7ff fe39 	bl	80004f8 <lcd_clear>
	  						lcd_put_cur(0, 0); lcd_send_string("Mat khau chinh xac");
 8000886:	2100      	movs	r1, #0
 8000888:	2000      	movs	r0, #0
 800088a:	f7ff fe4c 	bl	8000526 <lcd_put_cur>
 800088e:	484e      	ldr	r0, [pc, #312]	@ (80009c8 <main+0x370>)
 8000890:	f7ff fea5 	bl	80005de <lcd_send_string>
	  						lcd_put_cur(1, 2); lcd_send_string("Xin moi vao");
 8000894:	2102      	movs	r1, #2
 8000896:	2001      	movs	r0, #1
 8000898:	f7ff fe45 	bl	8000526 <lcd_put_cur>
 800089c:	484b      	ldr	r0, [pc, #300]	@ (80009cc <main+0x374>)
 800089e:	f7ff fe9e 	bl	80005de <lcd_send_string>
	  						HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_SET);
 80008a2:	2201      	movs	r2, #1
 80008a4:	2110      	movs	r1, #16
 80008a6:	483c      	ldr	r0, [pc, #240]	@ (8000998 <main+0x340>)
 80008a8:	f001 f8cd 	bl	8001a46 <HAL_GPIO_WritePin>
	  						DF_Play(3); // Phát âm thanh pass đúng
 80008ac:	2003      	movs	r0, #3
 80008ae:	f7ff fcaf 	bl	8000210 <DF_Play>
	  						lcd_put_cur(1, 0); lcd_send_string("xin hay nhap lai");
	  						DF_Play(4); // Phát âm thanh pass sai
	  					}
	  				}
	  			}
	  			break;
 80008b2:	e066      	b.n	8000982 <main+0x32a>
	  						currentState = STATE_PASS_ACCESS_DENIED;
 80008b4:	4b36      	ldr	r3, [pc, #216]	@ (8000990 <main+0x338>)
 80008b6:	2205      	movs	r2, #5
 80008b8:	701a      	strb	r2, [r3, #0]
	  						actionTimer = HAL_GetTick();
 80008ba:	f000 fe17 	bl	80014ec <HAL_GetTick>
 80008be:	4603      	mov	r3, r0
 80008c0:	4a38      	ldr	r2, [pc, #224]	@ (80009a4 <main+0x34c>)
 80008c2:	6013      	str	r3, [r2, #0]
	  						lcd_clear();
 80008c4:	f7ff fe18 	bl	80004f8 <lcd_clear>
	  						lcd_put_cur(0, 0); lcd_send_string("Mat khau sai,");
 80008c8:	2100      	movs	r1, #0
 80008ca:	2000      	movs	r0, #0
 80008cc:	f7ff fe2b 	bl	8000526 <lcd_put_cur>
 80008d0:	483f      	ldr	r0, [pc, #252]	@ (80009d0 <main+0x378>)
 80008d2:	f7ff fe84 	bl	80005de <lcd_send_string>
	  						lcd_put_cur(1, 0); lcd_send_string("xin hay nhap lai");
 80008d6:	2100      	movs	r1, #0
 80008d8:	2001      	movs	r0, #1
 80008da:	f7ff fe24 	bl	8000526 <lcd_put_cur>
 80008de:	483d      	ldr	r0, [pc, #244]	@ (80009d4 <main+0x37c>)
 80008e0:	f7ff fe7d 	bl	80005de <lcd_send_string>
	  						DF_Play(4); // Phát âm thanh pass sai
 80008e4:	2004      	movs	r0, #4
 80008e6:	f7ff fc93 	bl	8000210 <DF_Play>
	  			break;
 80008ea:	e04a      	b.n	8000982 <main+0x32a>
	  		}

	  		case STATE_CARD_ACCESS_GRANTED:
	  		{
	  			if (HAL_GetTick() - actionTimer >= CARD_ACCESS_DURATION) {
 80008ec:	f000 fdfe 	bl	80014ec <HAL_GetTick>
 80008f0:	4602      	mov	r2, r0
 80008f2:	4b2c      	ldr	r3, [pc, #176]	@ (80009a4 <main+0x34c>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	1ad3      	subs	r3, r2, r3
 80008f8:	f241 3287 	movw	r2, #4999	@ 0x1387
 80008fc:	4293      	cmp	r3, r2
 80008fe:	d942      	bls.n	8000986 <main+0x32e>
	  				HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_RESET);
 8000900:	2200      	movs	r2, #0
 8000902:	2110      	movs	r1, #16
 8000904:	4824      	ldr	r0, [pc, #144]	@ (8000998 <main+0x340>)
 8000906:	f001 f89e 	bl	8001a46 <HAL_GPIO_WritePin>
	  				display_welcome_screen();
 800090a:	f7ff fe7d 	bl	8000608 <display_welcome_screen>
	  				currentState = STATE_IDLE;
 800090e:	4b20      	ldr	r3, [pc, #128]	@ (8000990 <main+0x338>)
 8000910:	2200      	movs	r2, #0
 8000912:	701a      	strb	r2, [r3, #0]
	  			}
	  			break;
 8000914:	e037      	b.n	8000986 <main+0x32e>
	  		}
	  		case STATE_CARD_ACCESS_DENIED:
	  		{
	  			if (HAL_GetTick() - actionTimer >= CARD_DENIED_DURATION) {
 8000916:	f000 fde9 	bl	80014ec <HAL_GetTick>
 800091a:	4602      	mov	r2, r0
 800091c:	4b21      	ldr	r3, [pc, #132]	@ (80009a4 <main+0x34c>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	1ad3      	subs	r3, r2, r3
 8000922:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8000926:	4293      	cmp	r3, r2
 8000928:	d956      	bls.n	80009d8 <main+0x380>
	  				display_welcome_screen();
 800092a:	f7ff fe6d 	bl	8000608 <display_welcome_screen>
	  				currentState = STATE_IDLE;
 800092e:	4b18      	ldr	r3, [pc, #96]	@ (8000990 <main+0x338>)
 8000930:	2200      	movs	r2, #0
 8000932:	701a      	strb	r2, [r3, #0]
	  			}
	  			break;
 8000934:	e050      	b.n	80009d8 <main+0x380>
	  		}
	  		case STATE_PASS_ACCESS_GRANTED:
	  		{
	  			if (HAL_GetTick() - actionTimer >= PASS_ACCESS_DURATION) {
 8000936:	f000 fdd9 	bl	80014ec <HAL_GetTick>
 800093a:	4602      	mov	r2, r0
 800093c:	4b19      	ldr	r3, [pc, #100]	@ (80009a4 <main+0x34c>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	1ad3      	subs	r3, r2, r3
 8000942:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8000946:	d349      	bcc.n	80009dc <main+0x384>
	  				HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_RESET);
 8000948:	2200      	movs	r2, #0
 800094a:	2110      	movs	r1, #16
 800094c:	4812      	ldr	r0, [pc, #72]	@ (8000998 <main+0x340>)
 800094e:	f001 f87a 	bl	8001a46 <HAL_GPIO_WritePin>
	  				display_welcome_screen();
 8000952:	f7ff fe59 	bl	8000608 <display_welcome_screen>
	  				currentState = STATE_IDLE;
 8000956:	4b0e      	ldr	r3, [pc, #56]	@ (8000990 <main+0x338>)
 8000958:	2200      	movs	r2, #0
 800095a:	701a      	strb	r2, [r3, #0]
	  			}
	  			break;
 800095c:	e03e      	b.n	80009dc <main+0x384>
	  		}
	  		case STATE_PASS_ACCESS_DENIED:
	  		{
	  			if (HAL_GetTick() - actionTimer >= PASS_DENIED_DURATION) {
 800095e:	f000 fdc5 	bl	80014ec <HAL_GetTick>
 8000962:	4602      	mov	r2, r0
 8000964:	4b0f      	ldr	r3, [pc, #60]	@ (80009a4 <main+0x34c>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	1ad3      	subs	r3, r2, r3
 800096a:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 800096e:	4293      	cmp	r3, r2
 8000970:	d936      	bls.n	80009e0 <main+0x388>
	  				display_welcome_screen();
 8000972:	f7ff fe49 	bl	8000608 <display_welcome_screen>
	  				currentState = STATE_IDLE;
 8000976:	4b06      	ldr	r3, [pc, #24]	@ (8000990 <main+0x338>)
 8000978:	2200      	movs	r2, #0
 800097a:	701a      	strb	r2, [r3, #0]
	  			}
	  			break;
 800097c:	e030      	b.n	80009e0 <main+0x388>
	  			break;
 800097e:	bf00      	nop
 8000980:	e68a      	b.n	8000698 <main+0x40>
	  			break;
 8000982:	bf00      	nop
 8000984:	e688      	b.n	8000698 <main+0x40>
	  			break;
 8000986:	bf00      	nop
 8000988:	e686      	b.n	8000698 <main+0x40>
 800098a:	bf00      	nop
 800098c:	200000dc 	.word	0x200000dc
 8000990:	20000180 	.word	0x20000180
 8000994:	2000016c 	.word	0x2000016c
 8000998:	40010c00 	.word	0x40010c00
 800099c:	2000017c 	.word	0x2000017c
 80009a0:	20000000 	.word	0x20000000
 80009a4:	20000184 	.word	0x20000184
 80009a8:	08003698 	.word	0x08003698
 80009ac:	080036a4 	.word	0x080036a4
 80009b0:	080036b0 	.word	0x080036b0
 80009b4:	2000018e 	.word	0x2000018e
 80009b8:	20000188 	.word	0x20000188
 80009bc:	080036bc 	.word	0x080036bc
 80009c0:	080036cc 	.word	0x080036cc
 80009c4:	08003714 	.word	0x08003714
 80009c8:	080036d0 	.word	0x080036d0
 80009cc:	080036e4 	.word	0x080036e4
 80009d0:	080036f0 	.word	0x080036f0
 80009d4:	08003700 	.word	0x08003700
	  			break;
 80009d8:	bf00      	nop
 80009da:	e65d      	b.n	8000698 <main+0x40>
	  			break;
 80009dc:	bf00      	nop
 80009de:	e65b      	b.n	8000698 <main+0x40>
	  			break;
 80009e0:	bf00      	nop
 80009e2:	e659      	b.n	8000698 <main+0x40>

080009e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b090      	sub	sp, #64	@ 0x40
 80009e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009ea:	f107 0318 	add.w	r3, r7, #24
 80009ee:	2228      	movs	r2, #40	@ 0x28
 80009f0:	2100      	movs	r1, #0
 80009f2:	4618      	mov	r0, r3
 80009f4:	f002 fe08 	bl	8003608 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009f8:	1d3b      	adds	r3, r7, #4
 80009fa:	2200      	movs	r2, #0
 80009fc:	601a      	str	r2, [r3, #0]
 80009fe:	605a      	str	r2, [r3, #4]
 8000a00:	609a      	str	r2, [r3, #8]
 8000a02:	60da      	str	r2, [r3, #12]
 8000a04:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a06:	2301      	movs	r3, #1
 8000a08:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a0a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a0e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000a10:	2300      	movs	r3, #0
 8000a12:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a14:	2301      	movs	r3, #1
 8000a16:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a18:	2302      	movs	r3, #2
 8000a1a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a1c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a20:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000a22:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a28:	f107 0318 	add.w	r3, r7, #24
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f001 fcbf 	bl	80023b0 <HAL_RCC_OscConfig>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000a38:	f000 f940 	bl	8000cbc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a3c:	230f      	movs	r3, #15
 8000a3e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a40:	2302      	movs	r3, #2
 8000a42:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a44:	2300      	movs	r3, #0
 8000a46:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a48:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a4c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a52:	1d3b      	adds	r3, r7, #4
 8000a54:	2102      	movs	r1, #2
 8000a56:	4618      	mov	r0, r3
 8000a58:	f001 ff2c 	bl	80028b4 <HAL_RCC_ClockConfig>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d001      	beq.n	8000a66 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000a62:	f000 f92b 	bl	8000cbc <Error_Handler>
  }
}
 8000a66:	bf00      	nop
 8000a68:	3740      	adds	r7, #64	@ 0x40
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
	...

08000a70 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000a74:	4b12      	ldr	r3, [pc, #72]	@ (8000ac0 <MX_I2C2_Init+0x50>)
 8000a76:	4a13      	ldr	r2, [pc, #76]	@ (8000ac4 <MX_I2C2_Init+0x54>)
 8000a78:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000a7a:	4b11      	ldr	r3, [pc, #68]	@ (8000ac0 <MX_I2C2_Init+0x50>)
 8000a7c:	4a12      	ldr	r2, [pc, #72]	@ (8000ac8 <MX_I2C2_Init+0x58>)
 8000a7e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a80:	4b0f      	ldr	r3, [pc, #60]	@ (8000ac0 <MX_I2C2_Init+0x50>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000a86:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac0 <MX_I2C2_Init+0x50>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ac0 <MX_I2C2_Init+0x50>)
 8000a8e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000a92:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a94:	4b0a      	ldr	r3, [pc, #40]	@ (8000ac0 <MX_I2C2_Init+0x50>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000a9a:	4b09      	ldr	r3, [pc, #36]	@ (8000ac0 <MX_I2C2_Init+0x50>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000aa0:	4b07      	ldr	r3, [pc, #28]	@ (8000ac0 <MX_I2C2_Init+0x50>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000aa6:	4b06      	ldr	r3, [pc, #24]	@ (8000ac0 <MX_I2C2_Init+0x50>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000aac:	4804      	ldr	r0, [pc, #16]	@ (8000ac0 <MX_I2C2_Init+0x50>)
 8000aae:	f000 ffe3 	bl	8001a78 <HAL_I2C_Init>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d001      	beq.n	8000abc <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000ab8:	f000 f900 	bl	8000cbc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000abc:	bf00      	nop
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	20000030 	.word	0x20000030
 8000ac4:	40005800 	.word	0x40005800
 8000ac8:	000186a0 	.word	0x000186a0

08000acc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000ad0:	4b17      	ldr	r3, [pc, #92]	@ (8000b30 <MX_SPI1_Init+0x64>)
 8000ad2:	4a18      	ldr	r2, [pc, #96]	@ (8000b34 <MX_SPI1_Init+0x68>)
 8000ad4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000ad6:	4b16      	ldr	r3, [pc, #88]	@ (8000b30 <MX_SPI1_Init+0x64>)
 8000ad8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000adc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ade:	4b14      	ldr	r3, [pc, #80]	@ (8000b30 <MX_SPI1_Init+0x64>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ae4:	4b12      	ldr	r3, [pc, #72]	@ (8000b30 <MX_SPI1_Init+0x64>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000aea:	4b11      	ldr	r3, [pc, #68]	@ (8000b30 <MX_SPI1_Init+0x64>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000af0:	4b0f      	ldr	r3, [pc, #60]	@ (8000b30 <MX_SPI1_Init+0x64>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000af6:	4b0e      	ldr	r3, [pc, #56]	@ (8000b30 <MX_SPI1_Init+0x64>)
 8000af8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000afc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000afe:	4b0c      	ldr	r3, [pc, #48]	@ (8000b30 <MX_SPI1_Init+0x64>)
 8000b00:	2210      	movs	r2, #16
 8000b02:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b04:	4b0a      	ldr	r3, [pc, #40]	@ (8000b30 <MX_SPI1_Init+0x64>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b0a:	4b09      	ldr	r3, [pc, #36]	@ (8000b30 <MX_SPI1_Init+0x64>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b10:	4b07      	ldr	r3, [pc, #28]	@ (8000b30 <MX_SPI1_Init+0x64>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000b16:	4b06      	ldr	r3, [pc, #24]	@ (8000b30 <MX_SPI1_Init+0x64>)
 8000b18:	220a      	movs	r2, #10
 8000b1a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b1c:	4804      	ldr	r0, [pc, #16]	@ (8000b30 <MX_SPI1_Init+0x64>)
 8000b1e:	f002 f857 	bl	8002bd0 <HAL_SPI_Init>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d001      	beq.n	8000b2c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000b28:	f000 f8c8 	bl	8000cbc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000b2c:	bf00      	nop
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	20000084 	.word	0x20000084
 8000b34:	40013000 	.word	0x40013000

08000b38 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b3c:	4b11      	ldr	r3, [pc, #68]	@ (8000b84 <MX_USART1_UART_Init+0x4c>)
 8000b3e:	4a12      	ldr	r2, [pc, #72]	@ (8000b88 <MX_USART1_UART_Init+0x50>)
 8000b40:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000b42:	4b10      	ldr	r3, [pc, #64]	@ (8000b84 <MX_USART1_UART_Init+0x4c>)
 8000b44:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000b48:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b4a:	4b0e      	ldr	r3, [pc, #56]	@ (8000b84 <MX_USART1_UART_Init+0x4c>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b50:	4b0c      	ldr	r3, [pc, #48]	@ (8000b84 <MX_USART1_UART_Init+0x4c>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b56:	4b0b      	ldr	r3, [pc, #44]	@ (8000b84 <MX_USART1_UART_Init+0x4c>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b5c:	4b09      	ldr	r3, [pc, #36]	@ (8000b84 <MX_USART1_UART_Init+0x4c>)
 8000b5e:	220c      	movs	r2, #12
 8000b60:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b62:	4b08      	ldr	r3, [pc, #32]	@ (8000b84 <MX_USART1_UART_Init+0x4c>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b68:	4b06      	ldr	r3, [pc, #24]	@ (8000b84 <MX_USART1_UART_Init+0x4c>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b6e:	4805      	ldr	r0, [pc, #20]	@ (8000b84 <MX_USART1_UART_Init+0x4c>)
 8000b70:	f002 fb15 	bl	800319e <HAL_UART_Init>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000b7a:	f000 f89f 	bl	8000cbc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b7e:	bf00      	nop
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	200000dc 	.word	0x200000dc
 8000b88:	40013800 	.word	0x40013800

08000b8c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b90:	4b11      	ldr	r3, [pc, #68]	@ (8000bd8 <MX_USART2_UART_Init+0x4c>)
 8000b92:	4a12      	ldr	r2, [pc, #72]	@ (8000bdc <MX_USART2_UART_Init+0x50>)
 8000b94:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b96:	4b10      	ldr	r3, [pc, #64]	@ (8000bd8 <MX_USART2_UART_Init+0x4c>)
 8000b98:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b9c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b9e:	4b0e      	ldr	r3, [pc, #56]	@ (8000bd8 <MX_USART2_UART_Init+0x4c>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ba4:	4b0c      	ldr	r3, [pc, #48]	@ (8000bd8 <MX_USART2_UART_Init+0x4c>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000baa:	4b0b      	ldr	r3, [pc, #44]	@ (8000bd8 <MX_USART2_UART_Init+0x4c>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000bb0:	4b09      	ldr	r3, [pc, #36]	@ (8000bd8 <MX_USART2_UART_Init+0x4c>)
 8000bb2:	220c      	movs	r2, #12
 8000bb4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bb6:	4b08      	ldr	r3, [pc, #32]	@ (8000bd8 <MX_USART2_UART_Init+0x4c>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bbc:	4b06      	ldr	r3, [pc, #24]	@ (8000bd8 <MX_USART2_UART_Init+0x4c>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000bc2:	4805      	ldr	r0, [pc, #20]	@ (8000bd8 <MX_USART2_UART_Init+0x4c>)
 8000bc4:	f002 faeb 	bl	800319e <HAL_UART_Init>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d001      	beq.n	8000bd2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000bce:	f000 f875 	bl	8000cbc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000bd2:	bf00      	nop
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	20000124 	.word	0x20000124
 8000bdc:	40004400 	.word	0x40004400

08000be0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b088      	sub	sp, #32
 8000be4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be6:	f107 0310 	add.w	r3, r7, #16
 8000bea:	2200      	movs	r2, #0
 8000bec:	601a      	str	r2, [r3, #0]
 8000bee:	605a      	str	r2, [r3, #4]
 8000bf0:	609a      	str	r2, [r3, #8]
 8000bf2:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bf4:	4b2e      	ldr	r3, [pc, #184]	@ (8000cb0 <MX_GPIO_Init+0xd0>)
 8000bf6:	699b      	ldr	r3, [r3, #24]
 8000bf8:	4a2d      	ldr	r2, [pc, #180]	@ (8000cb0 <MX_GPIO_Init+0xd0>)
 8000bfa:	f043 0320 	orr.w	r3, r3, #32
 8000bfe:	6193      	str	r3, [r2, #24]
 8000c00:	4b2b      	ldr	r3, [pc, #172]	@ (8000cb0 <MX_GPIO_Init+0xd0>)
 8000c02:	699b      	ldr	r3, [r3, #24]
 8000c04:	f003 0320 	and.w	r3, r3, #32
 8000c08:	60fb      	str	r3, [r7, #12]
 8000c0a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c0c:	4b28      	ldr	r3, [pc, #160]	@ (8000cb0 <MX_GPIO_Init+0xd0>)
 8000c0e:	699b      	ldr	r3, [r3, #24]
 8000c10:	4a27      	ldr	r2, [pc, #156]	@ (8000cb0 <MX_GPIO_Init+0xd0>)
 8000c12:	f043 0304 	orr.w	r3, r3, #4
 8000c16:	6193      	str	r3, [r2, #24]
 8000c18:	4b25      	ldr	r3, [pc, #148]	@ (8000cb0 <MX_GPIO_Init+0xd0>)
 8000c1a:	699b      	ldr	r3, [r3, #24]
 8000c1c:	f003 0304 	and.w	r3, r3, #4
 8000c20:	60bb      	str	r3, [r7, #8]
 8000c22:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c24:	4b22      	ldr	r3, [pc, #136]	@ (8000cb0 <MX_GPIO_Init+0xd0>)
 8000c26:	699b      	ldr	r3, [r3, #24]
 8000c28:	4a21      	ldr	r2, [pc, #132]	@ (8000cb0 <MX_GPIO_Init+0xd0>)
 8000c2a:	f043 0308 	orr.w	r3, r3, #8
 8000c2e:	6193      	str	r3, [r2, #24]
 8000c30:	4b1f      	ldr	r3, [pc, #124]	@ (8000cb0 <MX_GPIO_Init+0xd0>)
 8000c32:	699b      	ldr	r3, [r3, #24]
 8000c34:	f003 0308 	and.w	r3, r3, #8
 8000c38:	607b      	str	r3, [r7, #4]
 8000c3a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SDA_GPIO_Port, SDA_Pin, GPIO_PIN_RESET);
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	2110      	movs	r1, #16
 8000c40:	481c      	ldr	r0, [pc, #112]	@ (8000cb4 <MX_GPIO_Init+0xd4>)
 8000c42:	f000 ff00 	bl	8001a46 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RST_Pin|ROW_1_Pin|ROW_2_Pin|ROW_3_Pin
 8000c46:	2200      	movs	r2, #0
 8000c48:	f24f 0131 	movw	r1, #61489	@ 0xf031
 8000c4c:	481a      	ldr	r0, [pc, #104]	@ (8000cb8 <MX_GPIO_Init+0xd8>)
 8000c4e:	f000 fefa 	bl	8001a46 <HAL_GPIO_WritePin>
                          |ROW_4_Pin|RELAY_Pin|BUZZER_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : SDA_Pin */
  GPIO_InitStruct.Pin = SDA_Pin;
 8000c52:	2310      	movs	r3, #16
 8000c54:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c56:	2301      	movs	r3, #1
 8000c58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c5e:	2302      	movs	r3, #2
 8000c60:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SDA_GPIO_Port, &GPIO_InitStruct);
 8000c62:	f107 0310 	add.w	r3, r7, #16
 8000c66:	4619      	mov	r1, r3
 8000c68:	4812      	ldr	r0, [pc, #72]	@ (8000cb4 <MX_GPIO_Init+0xd4>)
 8000c6a:	f000 fd51 	bl	8001710 <HAL_GPIO_Init>

  /*Configure GPIO pins : RST_Pin ROW_1_Pin ROW_2_Pin ROW_3_Pin
                           ROW_4_Pin RELAY_Pin BUZZER_Pin */
  GPIO_InitStruct.Pin = RST_Pin|ROW_1_Pin|ROW_2_Pin|ROW_3_Pin
 8000c6e:	f24f 0331 	movw	r3, #61489	@ 0xf031
 8000c72:	613b      	str	r3, [r7, #16]
                          |ROW_4_Pin|RELAY_Pin|BUZZER_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c74:	2301      	movs	r3, #1
 8000c76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c7c:	2302      	movs	r3, #2
 8000c7e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c80:	f107 0310 	add.w	r3, r7, #16
 8000c84:	4619      	mov	r1, r3
 8000c86:	480c      	ldr	r0, [pc, #48]	@ (8000cb8 <MX_GPIO_Init+0xd8>)
 8000c88:	f000 fd42 	bl	8001710 <HAL_GPIO_Init>

  /*Configure GPIO pins : COL_1_Pin COL_2_Pin COL_3_Pin COL_4_Pin */
  GPIO_InitStruct.Pin = COL_1_Pin|COL_2_Pin|COL_3_Pin|COL_4_Pin;
 8000c8c:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8000c90:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c92:	2300      	movs	r3, #0
 8000c94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c96:	2301      	movs	r3, #1
 8000c98:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c9a:	f107 0310 	add.w	r3, r7, #16
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	4804      	ldr	r0, [pc, #16]	@ (8000cb4 <MX_GPIO_Init+0xd4>)
 8000ca2:	f000 fd35 	bl	8001710 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ca6:	bf00      	nop
 8000ca8:	3720      	adds	r7, #32
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	40021000 	.word	0x40021000
 8000cb4:	40010800 	.word	0x40010800
 8000cb8:	40010c00 	.word	0x40010c00

08000cbc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cc0:	b672      	cpsid	i
}
 8000cc2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cc4:	bf00      	nop
 8000cc6:	e7fd      	b.n	8000cc4 <Error_Handler+0x8>

08000cc8 <RC522_SPI_Transfer>:
 * Description: A common function used by Write_MFRC522 and Read_MFRC522
 * Input Parameters: data - the value to be written
 * Returns: a byte of data read from the module
 */
uint8_t RC522_SPI_Transfer(uchar data)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b086      	sub	sp, #24
 8000ccc:	af02      	add	r7, sp, #8
 8000cce:	4603      	mov	r3, r0
 8000cd0:	71fb      	strb	r3, [r7, #7]
	uchar rx_data;
	HAL_SPI_TransmitReceive(HSPI_INSTANCE,&data,&rx_data,1,100);
 8000cd2:	f107 020f 	add.w	r2, r7, #15
 8000cd6:	1df9      	adds	r1, r7, #7
 8000cd8:	2364      	movs	r3, #100	@ 0x64
 8000cda:	9300      	str	r3, [sp, #0]
 8000cdc:	2301      	movs	r3, #1
 8000cde:	4804      	ldr	r0, [pc, #16]	@ (8000cf0 <RC522_SPI_Transfer+0x28>)
 8000ce0:	f001 fffa 	bl	8002cd8 <HAL_SPI_TransmitReceive>

	return rx_data;
 8000ce4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	3710      	adds	r7, #16
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	20000084 	.word	0x20000084

08000cf4 <Write_MFRC522>:
 * Function Description: To a certain MFRC522 register to write a byte of data
 * Input Parameters: addr - register address; val - the value to be written
 * Return value: None
 */
void Write_MFRC522(uchar addr, uchar val)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b082      	sub	sp, #8
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	460a      	mov	r2, r1
 8000cfe:	71fb      	strb	r3, [r7, #7]
 8000d00:	4613      	mov	r3, r2
 8000d02:	71bb      	strb	r3, [r7, #6]
	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 8000d04:	2200      	movs	r2, #0
 8000d06:	2110      	movs	r1, #16
 8000d08:	480c      	ldr	r0, [pc, #48]	@ (8000d3c <Write_MFRC522+0x48>)
 8000d0a:	f000 fe9c 	bl	8001a46 <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and clear the MSb to indicate a write
	  // - bottom 8 bits are the data bits being sent for that address, we send them
	RC522_SPI_Transfer((addr<<1)&0x7E);
 8000d0e:	79fb      	ldrb	r3, [r7, #7]
 8000d10:	005b      	lsls	r3, r3, #1
 8000d12:	b2db      	uxtb	r3, r3
 8000d14:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8000d18:	b2db      	uxtb	r3, r3
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f7ff ffd4 	bl	8000cc8 <RC522_SPI_Transfer>
	RC522_SPI_Transfer(val);
 8000d20:	79bb      	ldrb	r3, [r7, #6]
 8000d22:	4618      	mov	r0, r3
 8000d24:	f7ff ffd0 	bl	8000cc8 <RC522_SPI_Transfer>

	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8000d28:	2201      	movs	r2, #1
 8000d2a:	2110      	movs	r1, #16
 8000d2c:	4803      	ldr	r0, [pc, #12]	@ (8000d3c <Write_MFRC522+0x48>)
 8000d2e:	f000 fe8a 	bl	8001a46 <HAL_GPIO_WritePin>
}
 8000d32:	bf00      	nop
 8000d34:	3708      	adds	r7, #8
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	40010800 	.word	0x40010800

08000d40 <Read_MFRC522>:
 * Description: From a certain MFRC522 read a byte of data register
 * Input Parameters: addr - register address
 * Returns: a byte of data read from the module
 */
uchar Read_MFRC522(uchar addr)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b084      	sub	sp, #16
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	4603      	mov	r3, r0
 8000d48:	71fb      	strb	r3, [r7, #7]
	uchar val;

	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	2110      	movs	r1, #16
 8000d4e:	4810      	ldr	r0, [pc, #64]	@ (8000d90 <Read_MFRC522+0x50>)
 8000d50:	f000 fe79 	bl	8001a46 <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and set the MSb to indicate a read
	  // - bottom 8 bits are all 0s on a read per 8.1.2.1 Table 6
	RC522_SPI_Transfer(((addr<<1)&0x7E) | 0x80);
 8000d54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d58:	005b      	lsls	r3, r3, #1
 8000d5a:	b25b      	sxtb	r3, r3
 8000d5c:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8000d60:	b25b      	sxtb	r3, r3
 8000d62:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000d66:	b25b      	sxtb	r3, r3
 8000d68:	b2db      	uxtb	r3, r3
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f7ff ffac 	bl	8000cc8 <RC522_SPI_Transfer>
	val = RC522_SPI_Transfer(0x00);
 8000d70:	2000      	movs	r0, #0
 8000d72:	f7ff ffa9 	bl	8000cc8 <RC522_SPI_Transfer>
 8000d76:	4603      	mov	r3, r0
 8000d78:	73fb      	strb	r3, [r7, #15]

	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	2110      	movs	r1, #16
 8000d7e:	4804      	ldr	r0, [pc, #16]	@ (8000d90 <Read_MFRC522+0x50>)
 8000d80:	f000 fe61 	bl	8001a46 <HAL_GPIO_WritePin>

	return val;
 8000d84:	7bfb      	ldrb	r3, [r7, #15]

}
 8000d86:	4618      	mov	r0, r3
 8000d88:	3710      	adds	r7, #16
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	40010800 	.word	0x40010800

08000d94 <SetBitMask>:
 * Description: Set RC522 register bit
 * Input parameters: reg - register address; mask - set value
 * Return value: None
 */
void SetBitMask(uchar reg, uchar mask)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b084      	sub	sp, #16
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	460a      	mov	r2, r1
 8000d9e:	71fb      	strb	r3, [r7, #7]
 8000da0:	4613      	mov	r3, r2
 8000da2:	71bb      	strb	r3, [r7, #6]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 8000da4:	79fb      	ldrb	r3, [r7, #7]
 8000da6:	4618      	mov	r0, r3
 8000da8:	f7ff ffca 	bl	8000d40 <Read_MFRC522>
 8000dac:	4603      	mov	r3, r0
 8000dae:	73fb      	strb	r3, [r7, #15]
    Write_MFRC522(reg, tmp | mask);  // set bit mask
 8000db0:	7bfa      	ldrb	r2, [r7, #15]
 8000db2:	79bb      	ldrb	r3, [r7, #6]
 8000db4:	4313      	orrs	r3, r2
 8000db6:	b2da      	uxtb	r2, r3
 8000db8:	79fb      	ldrb	r3, [r7, #7]
 8000dba:	4611      	mov	r1, r2
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f7ff ff99 	bl	8000cf4 <Write_MFRC522>
}
 8000dc2:	bf00      	nop
 8000dc4:	3710      	adds	r7, #16
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}

08000dca <ClearBitMask>:
 * Description: clear RC522 register bit
 * Input parameters: reg - register address; mask - clear bit value
 * Return value: None
*/
void ClearBitMask(uchar reg, uchar mask)
{
 8000dca:	b580      	push	{r7, lr}
 8000dcc:	b084      	sub	sp, #16
 8000dce:	af00      	add	r7, sp, #0
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	460a      	mov	r2, r1
 8000dd4:	71fb      	strb	r3, [r7, #7]
 8000dd6:	4613      	mov	r3, r2
 8000dd8:	71bb      	strb	r3, [r7, #6]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 8000dda:	79fb      	ldrb	r3, [r7, #7]
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f7ff ffaf 	bl	8000d40 <Read_MFRC522>
 8000de2:	4603      	mov	r3, r0
 8000de4:	73fb      	strb	r3, [r7, #15]
    Write_MFRC522(reg, tmp & (~mask));  // clear bit mask
 8000de6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000dea:	43db      	mvns	r3, r3
 8000dec:	b25a      	sxtb	r2, r3
 8000dee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000df2:	4013      	ands	r3, r2
 8000df4:	b25b      	sxtb	r3, r3
 8000df6:	b2da      	uxtb	r2, r3
 8000df8:	79fb      	ldrb	r3, [r7, #7]
 8000dfa:	4611      	mov	r1, r2
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f7ff ff79 	bl	8000cf4 <Write_MFRC522>
}
 8000e02:	bf00      	nop
 8000e04:	3710      	adds	r7, #16
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}

08000e0a <AntennaOn>:
 * Description: Open antennas, each time you start or shut down the natural barrier between the transmitter should be at least 1ms interval
 * Input: None
 * Return value: None
 */
void AntennaOn(void)
{
 8000e0a:	b580      	push	{r7, lr}
 8000e0c:	af00      	add	r7, sp, #0

	Read_MFRC522(TxControlReg);
 8000e0e:	2014      	movs	r0, #20
 8000e10:	f7ff ff96 	bl	8000d40 <Read_MFRC522>
	SetBitMask(TxControlReg, 0x03);
 8000e14:	2103      	movs	r1, #3
 8000e16:	2014      	movs	r0, #20
 8000e18:	f7ff ffbc 	bl	8000d94 <SetBitMask>
}
 8000e1c:	bf00      	nop
 8000e1e:	bd80      	pop	{r7, pc}

08000e20 <MFRC522_Reset>:
 * Description: Reset RC522
 * Input: None
 * Return value: None
 */
void MFRC522_Reset(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0
    Write_MFRC522(CommandReg, PCD_RESETPHASE);
 8000e24:	210f      	movs	r1, #15
 8000e26:	2001      	movs	r0, #1
 8000e28:	f7ff ff64 	bl	8000cf4 <Write_MFRC522>
}
 8000e2c:	bf00      	nop
 8000e2e:	bd80      	pop	{r7, pc}

08000e30 <MFRC522_Init>:
 * Description: Initialize RC522
 * Input: None
 * Return value: None
*/
void MFRC522_Init(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8000e34:	2201      	movs	r2, #1
 8000e36:	2110      	movs	r1, #16
 8000e38:	4814      	ldr	r0, [pc, #80]	@ (8000e8c <MFRC522_Init+0x5c>)
 8000e3a:	f000 fe04 	bl	8001a46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MFRC522_RST_PORT,MFRC522_RST_PIN,GPIO_PIN_SET);
 8000e3e:	2201      	movs	r2, #1
 8000e40:	2101      	movs	r1, #1
 8000e42:	4813      	ldr	r0, [pc, #76]	@ (8000e90 <MFRC522_Init+0x60>)
 8000e44:	f000 fdff 	bl	8001a46 <HAL_GPIO_WritePin>
	MFRC522_Reset();
 8000e48:	f7ff ffea 	bl	8000e20 <MFRC522_Reset>

	//Timer: TPrescaler*TreloadVal/6.78MHz = 24ms
	Write_MFRC522(TModeReg, 0x8D);		//Tauto=1; f(Timer) = 6.78MHz/TPreScaler
 8000e4c:	218d      	movs	r1, #141	@ 0x8d
 8000e4e:	202a      	movs	r0, #42	@ 0x2a
 8000e50:	f7ff ff50 	bl	8000cf4 <Write_MFRC522>
	Write_MFRC522(TPrescalerReg, 0x3E);	//TModeReg[3..0] + TPrescalerReg
 8000e54:	213e      	movs	r1, #62	@ 0x3e
 8000e56:	202b      	movs	r0, #43	@ 0x2b
 8000e58:	f7ff ff4c 	bl	8000cf4 <Write_MFRC522>
	Write_MFRC522(TReloadRegL, 30);
 8000e5c:	211e      	movs	r1, #30
 8000e5e:	202d      	movs	r0, #45	@ 0x2d
 8000e60:	f7ff ff48 	bl	8000cf4 <Write_MFRC522>
	Write_MFRC522(TReloadRegH, 0);
 8000e64:	2100      	movs	r1, #0
 8000e66:	202c      	movs	r0, #44	@ 0x2c
 8000e68:	f7ff ff44 	bl	8000cf4 <Write_MFRC522>

	Write_MFRC522(TxAutoReg, 0x40);		// force 100% ASK modulation
 8000e6c:	2140      	movs	r1, #64	@ 0x40
 8000e6e:	2015      	movs	r0, #21
 8000e70:	f7ff ff40 	bl	8000cf4 <Write_MFRC522>
	Write_MFRC522(ModeReg, 0x3D);		// CRC Initial value 0x6363
 8000e74:	213d      	movs	r1, #61	@ 0x3d
 8000e76:	2011      	movs	r0, #17
 8000e78:	f7ff ff3c 	bl	8000cf4 <Write_MFRC522>
	Write_MFRC522(DivlEnReg, 0x00);
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	2003      	movs	r0, #3
 8000e80:	f7ff ff38 	bl	8000cf4 <Write_MFRC522>
	AntennaOn();
 8000e84:	f7ff ffc1 	bl	8000e0a <AntennaOn>
}
 8000e88:	bf00      	nop
 8000e8a:	bd80      	pop	{r7, pc}
 8000e8c:	40010800 	.word	0x40010800
 8000e90:	40010c00 	.word	0x40010c00

08000e94 <MFRC522_ToCard>:
 *			 backData--Received the card returns data,
 *			 backLen--Return data bit length
 * Return value: the successful return MI_OK
 */
uchar MFRC522_ToCard(uchar command, uchar *sendData, uchar sendLen, uchar *backData, uint *backLen)
{
 8000e94:	b590      	push	{r4, r7, lr}
 8000e96:	b089      	sub	sp, #36	@ 0x24
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	60b9      	str	r1, [r7, #8]
 8000e9c:	607b      	str	r3, [r7, #4]
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	73fb      	strb	r3, [r7, #15]
 8000ea2:	4613      	mov	r3, r2
 8000ea4:	73bb      	strb	r3, [r7, #14]
    uchar status = MI_ERR;
 8000ea6:	2302      	movs	r3, #2
 8000ea8:	77fb      	strb	r3, [r7, #31]
    uchar irqEn = 0x00;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	77bb      	strb	r3, [r7, #30]
    uchar waitIRq = 0x00;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	777b      	strb	r3, [r7, #29]
    uchar lastBits;
    uchar n;
    uint i;

    switch (command)
 8000eb2:	7bfb      	ldrb	r3, [r7, #15]
 8000eb4:	2b0c      	cmp	r3, #12
 8000eb6:	d006      	beq.n	8000ec6 <MFRC522_ToCard+0x32>
 8000eb8:	2b0e      	cmp	r3, #14
 8000eba:	d109      	bne.n	8000ed0 <MFRC522_ToCard+0x3c>
    {
        case PCD_AUTHENT:		// Certification cards close
		{
			irqEn = 0x12;
 8000ebc:	2312      	movs	r3, #18
 8000ebe:	77bb      	strb	r3, [r7, #30]
			waitIRq = 0x10;
 8000ec0:	2310      	movs	r3, #16
 8000ec2:	777b      	strb	r3, [r7, #29]
			break;
 8000ec4:	e005      	b.n	8000ed2 <MFRC522_ToCard+0x3e>
		}
		case PCD_TRANSCEIVE:	// Transmit FIFO data
		{
			irqEn = 0x77;
 8000ec6:	2377      	movs	r3, #119	@ 0x77
 8000ec8:	77bb      	strb	r3, [r7, #30]
			waitIRq = 0x30;
 8000eca:	2330      	movs	r3, #48	@ 0x30
 8000ecc:	777b      	strb	r3, [r7, #29]
			break;
 8000ece:	e000      	b.n	8000ed2 <MFRC522_ToCard+0x3e>
		}
		default:
			break;
 8000ed0:	bf00      	nop
    }

    Write_MFRC522(CommIEnReg, irqEn|0x80);	// Interrupt request
 8000ed2:	7fbb      	ldrb	r3, [r7, #30]
 8000ed4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	4619      	mov	r1, r3
 8000edc:	2002      	movs	r0, #2
 8000ede:	f7ff ff09 	bl	8000cf4 <Write_MFRC522>
    ClearBitMask(CommIrqReg, 0x80);			// Clear all interrupt request bit
 8000ee2:	2180      	movs	r1, #128	@ 0x80
 8000ee4:	2004      	movs	r0, #4
 8000ee6:	f7ff ff70 	bl	8000dca <ClearBitMask>
    SetBitMask(FIFOLevelReg, 0x80);			// FlushBuffer=1, FIFO Initialization
 8000eea:	2180      	movs	r1, #128	@ 0x80
 8000eec:	200a      	movs	r0, #10
 8000eee:	f7ff ff51 	bl	8000d94 <SetBitMask>

	Write_MFRC522(CommandReg, PCD_IDLE);	// NO action; Cancel the current command
 8000ef2:	2100      	movs	r1, #0
 8000ef4:	2001      	movs	r0, #1
 8000ef6:	f7ff fefd 	bl	8000cf4 <Write_MFRC522>

	// Writing data to the FIFO
    for (i=0; i<sendLen; i++)
 8000efa:	2300      	movs	r3, #0
 8000efc:	61bb      	str	r3, [r7, #24]
 8000efe:	e00a      	b.n	8000f16 <MFRC522_ToCard+0x82>
    {
		Write_MFRC522(FIFODataReg, sendData[i]);
 8000f00:	68ba      	ldr	r2, [r7, #8]
 8000f02:	69bb      	ldr	r3, [r7, #24]
 8000f04:	4413      	add	r3, r2
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	4619      	mov	r1, r3
 8000f0a:	2009      	movs	r0, #9
 8000f0c:	f7ff fef2 	bl	8000cf4 <Write_MFRC522>
    for (i=0; i<sendLen; i++)
 8000f10:	69bb      	ldr	r3, [r7, #24]
 8000f12:	3301      	adds	r3, #1
 8000f14:	61bb      	str	r3, [r7, #24]
 8000f16:	7bbb      	ldrb	r3, [r7, #14]
 8000f18:	69ba      	ldr	r2, [r7, #24]
 8000f1a:	429a      	cmp	r2, r3
 8000f1c:	d3f0      	bcc.n	8000f00 <MFRC522_ToCard+0x6c>
	}

    // Execute the command
	Write_MFRC522(CommandReg, command);
 8000f1e:	7bfb      	ldrb	r3, [r7, #15]
 8000f20:	4619      	mov	r1, r3
 8000f22:	2001      	movs	r0, #1
 8000f24:	f7ff fee6 	bl	8000cf4 <Write_MFRC522>
    if (command == PCD_TRANSCEIVE)
 8000f28:	7bfb      	ldrb	r3, [r7, #15]
 8000f2a:	2b0c      	cmp	r3, #12
 8000f2c:	d103      	bne.n	8000f36 <MFRC522_ToCard+0xa2>
    {
		SetBitMask(BitFramingReg, 0x80);		// StartSend=1,transmission of data starts
 8000f2e:	2180      	movs	r1, #128	@ 0x80
 8000f30:	200d      	movs	r0, #13
 8000f32:	f7ff ff2f 	bl	8000d94 <SetBitMask>
	}

    // Waiting to receive data to complete
	i = 2000;	// i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms
 8000f36:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000f3a:	61bb      	str	r3, [r7, #24]
    do
    {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
        n = Read_MFRC522(CommIrqReg);
 8000f3c:	2004      	movs	r0, #4
 8000f3e:	f7ff feff 	bl	8000d40 <Read_MFRC522>
 8000f42:	4603      	mov	r3, r0
 8000f44:	773b      	strb	r3, [r7, #28]
        i--;
 8000f46:	69bb      	ldr	r3, [r7, #24]
 8000f48:	3b01      	subs	r3, #1
 8000f4a:	61bb      	str	r3, [r7, #24]
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 8000f4c:	69bb      	ldr	r3, [r7, #24]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d00a      	beq.n	8000f68 <MFRC522_ToCard+0xd4>
 8000f52:	7f3b      	ldrb	r3, [r7, #28]
 8000f54:	f003 0301 	and.w	r3, r3, #1
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d105      	bne.n	8000f68 <MFRC522_ToCard+0xd4>
 8000f5c:	7f3a      	ldrb	r2, [r7, #28]
 8000f5e:	7f7b      	ldrb	r3, [r7, #29]
 8000f60:	4013      	ands	r3, r2
 8000f62:	b2db      	uxtb	r3, r3
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d0e9      	beq.n	8000f3c <MFRC522_ToCard+0xa8>

    ClearBitMask(BitFramingReg, 0x80);			//StartSend=0
 8000f68:	2180      	movs	r1, #128	@ 0x80
 8000f6a:	200d      	movs	r0, #13
 8000f6c:	f7ff ff2d 	bl	8000dca <ClearBitMask>

    if (i != 0)
 8000f70:	69bb      	ldr	r3, [r7, #24]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d052      	beq.n	800101c <MFRC522_ToCard+0x188>
    {
        if(!(Read_MFRC522(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
 8000f76:	2006      	movs	r0, #6
 8000f78:	f7ff fee2 	bl	8000d40 <Read_MFRC522>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	f003 031b 	and.w	r3, r3, #27
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d148      	bne.n	8001018 <MFRC522_ToCard+0x184>
        {
            status = MI_OK;
 8000f86:	2300      	movs	r3, #0
 8000f88:	77fb      	strb	r3, [r7, #31]
            if (n & irqEn & 0x01)
 8000f8a:	7f3a      	ldrb	r2, [r7, #28]
 8000f8c:	7fbb      	ldrb	r3, [r7, #30]
 8000f8e:	4013      	ands	r3, r2
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	f003 0301 	and.w	r3, r3, #1
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d001      	beq.n	8000f9e <MFRC522_ToCard+0x10a>
            {
				status = MI_NOTAGERR;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	77fb      	strb	r3, [r7, #31]
			}

            if (command == PCD_TRANSCEIVE)
 8000f9e:	7bfb      	ldrb	r3, [r7, #15]
 8000fa0:	2b0c      	cmp	r3, #12
 8000fa2:	d13b      	bne.n	800101c <MFRC522_ToCard+0x188>
            {
               	n = Read_MFRC522(FIFOLevelReg);
 8000fa4:	200a      	movs	r0, #10
 8000fa6:	f7ff fecb 	bl	8000d40 <Read_MFRC522>
 8000faa:	4603      	mov	r3, r0
 8000fac:	773b      	strb	r3, [r7, #28]
              	lastBits = Read_MFRC522(ControlReg) & 0x07;
 8000fae:	200c      	movs	r0, #12
 8000fb0:	f7ff fec6 	bl	8000d40 <Read_MFRC522>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	f003 0307 	and.w	r3, r3, #7
 8000fba:	75fb      	strb	r3, [r7, #23]
                if (lastBits)
 8000fbc:	7dfb      	ldrb	r3, [r7, #23]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d008      	beq.n	8000fd4 <MFRC522_ToCard+0x140>
                {
					*backLen = (n-1)*8 + lastBits;
 8000fc2:	7f3b      	ldrb	r3, [r7, #28]
 8000fc4:	3b01      	subs	r3, #1
 8000fc6:	00da      	lsls	r2, r3, #3
 8000fc8:	7dfb      	ldrb	r3, [r7, #23]
 8000fca:	4413      	add	r3, r2
 8000fcc:	461a      	mov	r2, r3
 8000fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fd0:	601a      	str	r2, [r3, #0]
 8000fd2:	e004      	b.n	8000fde <MFRC522_ToCard+0x14a>
				}
                else
                {
					*backLen = n*8;
 8000fd4:	7f3b      	ldrb	r3, [r7, #28]
 8000fd6:	00db      	lsls	r3, r3, #3
 8000fd8:	461a      	mov	r2, r3
 8000fda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fdc:	601a      	str	r2, [r3, #0]
				}

                if (n == 0)
 8000fde:	7f3b      	ldrb	r3, [r7, #28]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d101      	bne.n	8000fe8 <MFRC522_ToCard+0x154>
                {
					n = 1;
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	773b      	strb	r3, [r7, #28]
				}
                if (n > MAX_LEN)
 8000fe8:	7f3b      	ldrb	r3, [r7, #28]
 8000fea:	2b10      	cmp	r3, #16
 8000fec:	d901      	bls.n	8000ff2 <MFRC522_ToCard+0x15e>
                {
					n = MAX_LEN;
 8000fee:	2310      	movs	r3, #16
 8000ff0:	773b      	strb	r3, [r7, #28]
				}

                // Reading the received data in FIFO
                for (i=0; i<n; i++)
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	61bb      	str	r3, [r7, #24]
 8000ff6:	e00a      	b.n	800100e <MFRC522_ToCard+0x17a>
                {
					backData[i] = Read_MFRC522(FIFODataReg);
 8000ff8:	687a      	ldr	r2, [r7, #4]
 8000ffa:	69bb      	ldr	r3, [r7, #24]
 8000ffc:	18d4      	adds	r4, r2, r3
 8000ffe:	2009      	movs	r0, #9
 8001000:	f7ff fe9e 	bl	8000d40 <Read_MFRC522>
 8001004:	4603      	mov	r3, r0
 8001006:	7023      	strb	r3, [r4, #0]
                for (i=0; i<n; i++)
 8001008:	69bb      	ldr	r3, [r7, #24]
 800100a:	3301      	adds	r3, #1
 800100c:	61bb      	str	r3, [r7, #24]
 800100e:	7f3b      	ldrb	r3, [r7, #28]
 8001010:	69ba      	ldr	r2, [r7, #24]
 8001012:	429a      	cmp	r2, r3
 8001014:	d3f0      	bcc.n	8000ff8 <MFRC522_ToCard+0x164>
 8001016:	e001      	b.n	800101c <MFRC522_ToCard+0x188>
				}
            }
        }
        else
        {
			status = MI_ERR;
 8001018:	2302      	movs	r3, #2
 800101a:	77fb      	strb	r3, [r7, #31]
    }

    //SetBitMask(ControlReg,0x80);           //timer stops
    //Write_MFRC522(CommandReg, PCD_IDLE);

    return status;
 800101c:	7ffb      	ldrb	r3, [r7, #31]
}
 800101e:	4618      	mov	r0, r3
 8001020:	3724      	adds	r7, #36	@ 0x24
 8001022:	46bd      	mov	sp, r7
 8001024:	bd90      	pop	{r4, r7, pc}

08001026 <MFRC522_Request>:
 *    0x0800 = Mifare_Pro(X)
 *    0x4403 = Mifare_DESFire
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Request(uchar reqMode, uchar *TagType)
{
 8001026:	b580      	push	{r7, lr}
 8001028:	b086      	sub	sp, #24
 800102a:	af02      	add	r7, sp, #8
 800102c:	4603      	mov	r3, r0
 800102e:	6039      	str	r1, [r7, #0]
 8001030:	71fb      	strb	r3, [r7, #7]
	uchar status;
	uint backBits;			 // The received data bits

	Write_MFRC522(BitFramingReg, 0x07);		//TxLastBists = BitFramingReg[2..0]
 8001032:	2107      	movs	r1, #7
 8001034:	200d      	movs	r0, #13
 8001036:	f7ff fe5d 	bl	8000cf4 <Write_MFRC522>

	TagType[0] = reqMode;
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	79fa      	ldrb	r2, [r7, #7]
 800103e:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 8001040:	f107 0308 	add.w	r3, r7, #8
 8001044:	9300      	str	r3, [sp, #0]
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	2201      	movs	r2, #1
 800104a:	6839      	ldr	r1, [r7, #0]
 800104c:	200c      	movs	r0, #12
 800104e:	f7ff ff21 	bl	8000e94 <MFRC522_ToCard>
 8001052:	4603      	mov	r3, r0
 8001054:	73fb      	strb	r3, [r7, #15]

	if ((status != MI_OK) || (backBits != 0x10))
 8001056:	7bfb      	ldrb	r3, [r7, #15]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d102      	bne.n	8001062 <MFRC522_Request+0x3c>
 800105c:	68bb      	ldr	r3, [r7, #8]
 800105e:	2b10      	cmp	r3, #16
 8001060:	d001      	beq.n	8001066 <MFRC522_Request+0x40>
	{
		status = MI_ERR;
 8001062:	2302      	movs	r3, #2
 8001064:	73fb      	strb	r3, [r7, #15]
	}

	return status;
 8001066:	7bfb      	ldrb	r3, [r7, #15]
}
 8001068:	4618      	mov	r0, r3
 800106a:	3710      	adds	r7, #16
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}

08001070 <MFRC522_Anticoll>:
 * Description: Anti-collision detection, reading selected card serial number card
 * Input parameters: serNum - returns 4 bytes card serial number, the first 5 bytes for the checksum byte
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Anticoll(uchar *serNum)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b086      	sub	sp, #24
 8001074:	af02      	add	r7, sp, #8
 8001076:	6078      	str	r0, [r7, #4]
    uchar status;
    uchar i;
	uchar serNumCheck=0;
 8001078:	2300      	movs	r3, #0
 800107a:	737b      	strb	r3, [r7, #13]
    uint unLen;

	Write_MFRC522(BitFramingReg, 0x00);		//TxLastBists = BitFramingReg[2..0]
 800107c:	2100      	movs	r1, #0
 800107e:	200d      	movs	r0, #13
 8001080:	f7ff fe38 	bl	8000cf4 <Write_MFRC522>

    serNum[0] = PICC_ANTICOLL;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	2293      	movs	r2, #147	@ 0x93
 8001088:	701a      	strb	r2, [r3, #0]
    serNum[1] = 0x20;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	3301      	adds	r3, #1
 800108e:	2220      	movs	r2, #32
 8001090:	701a      	strb	r2, [r3, #0]
    status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 8001092:	f107 0308 	add.w	r3, r7, #8
 8001096:	9300      	str	r3, [sp, #0]
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2202      	movs	r2, #2
 800109c:	6879      	ldr	r1, [r7, #4]
 800109e:	200c      	movs	r0, #12
 80010a0:	f7ff fef8 	bl	8000e94 <MFRC522_ToCard>
 80010a4:	4603      	mov	r3, r0
 80010a6:	73fb      	strb	r3, [r7, #15]

    if (status == MI_OK)
 80010a8:	7bfb      	ldrb	r3, [r7, #15]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d118      	bne.n	80010e0 <MFRC522_Anticoll+0x70>
	{
    	 //Check card serial number
		for (i=0; i<4; i++)
 80010ae:	2300      	movs	r3, #0
 80010b0:	73bb      	strb	r3, [r7, #14]
 80010b2:	e009      	b.n	80010c8 <MFRC522_Anticoll+0x58>
		{
		 	serNumCheck ^= serNum[i];
 80010b4:	7bbb      	ldrb	r3, [r7, #14]
 80010b6:	687a      	ldr	r2, [r7, #4]
 80010b8:	4413      	add	r3, r2
 80010ba:	781a      	ldrb	r2, [r3, #0]
 80010bc:	7b7b      	ldrb	r3, [r7, #13]
 80010be:	4053      	eors	r3, r2
 80010c0:	737b      	strb	r3, [r7, #13]
		for (i=0; i<4; i++)
 80010c2:	7bbb      	ldrb	r3, [r7, #14]
 80010c4:	3301      	adds	r3, #1
 80010c6:	73bb      	strb	r3, [r7, #14]
 80010c8:	7bbb      	ldrb	r3, [r7, #14]
 80010ca:	2b03      	cmp	r3, #3
 80010cc:	d9f2      	bls.n	80010b4 <MFRC522_Anticoll+0x44>
		}
		if (serNumCheck != serNum[i])
 80010ce:	7bbb      	ldrb	r3, [r7, #14]
 80010d0:	687a      	ldr	r2, [r7, #4]
 80010d2:	4413      	add	r3, r2
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	7b7a      	ldrb	r2, [r7, #13]
 80010d8:	429a      	cmp	r2, r3
 80010da:	d001      	beq.n	80010e0 <MFRC522_Anticoll+0x70>
		{
			status = MI_ERR;
 80010dc:	2302      	movs	r3, #2
 80010de:	73fb      	strb	r3, [r7, #15]
		}
    }

    return status;
 80010e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	3710      	adds	r7, #16
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
	...

080010ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b085      	sub	sp, #20
 80010f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80010f2:	4b15      	ldr	r3, [pc, #84]	@ (8001148 <HAL_MspInit+0x5c>)
 80010f4:	699b      	ldr	r3, [r3, #24]
 80010f6:	4a14      	ldr	r2, [pc, #80]	@ (8001148 <HAL_MspInit+0x5c>)
 80010f8:	f043 0301 	orr.w	r3, r3, #1
 80010fc:	6193      	str	r3, [r2, #24]
 80010fe:	4b12      	ldr	r3, [pc, #72]	@ (8001148 <HAL_MspInit+0x5c>)
 8001100:	699b      	ldr	r3, [r3, #24]
 8001102:	f003 0301 	and.w	r3, r3, #1
 8001106:	60bb      	str	r3, [r7, #8]
 8001108:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800110a:	4b0f      	ldr	r3, [pc, #60]	@ (8001148 <HAL_MspInit+0x5c>)
 800110c:	69db      	ldr	r3, [r3, #28]
 800110e:	4a0e      	ldr	r2, [pc, #56]	@ (8001148 <HAL_MspInit+0x5c>)
 8001110:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001114:	61d3      	str	r3, [r2, #28]
 8001116:	4b0c      	ldr	r3, [pc, #48]	@ (8001148 <HAL_MspInit+0x5c>)
 8001118:	69db      	ldr	r3, [r3, #28]
 800111a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800111e:	607b      	str	r3, [r7, #4]
 8001120:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001122:	4b0a      	ldr	r3, [pc, #40]	@ (800114c <HAL_MspInit+0x60>)
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	60fb      	str	r3, [r7, #12]
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800112e:	60fb      	str	r3, [r7, #12]
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001136:	60fb      	str	r3, [r7, #12]
 8001138:	4a04      	ldr	r2, [pc, #16]	@ (800114c <HAL_MspInit+0x60>)
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800113e:	bf00      	nop
 8001140:	3714      	adds	r7, #20
 8001142:	46bd      	mov	sp, r7
 8001144:	bc80      	pop	{r7}
 8001146:	4770      	bx	lr
 8001148:	40021000 	.word	0x40021000
 800114c:	40010000 	.word	0x40010000

08001150 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b088      	sub	sp, #32
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001158:	f107 0310 	add.w	r3, r7, #16
 800115c:	2200      	movs	r2, #0
 800115e:	601a      	str	r2, [r3, #0]
 8001160:	605a      	str	r2, [r3, #4]
 8001162:	609a      	str	r2, [r3, #8]
 8001164:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	4a16      	ldr	r2, [pc, #88]	@ (80011c4 <HAL_I2C_MspInit+0x74>)
 800116c:	4293      	cmp	r3, r2
 800116e:	d124      	bne.n	80011ba <HAL_I2C_MspInit+0x6a>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001170:	4b15      	ldr	r3, [pc, #84]	@ (80011c8 <HAL_I2C_MspInit+0x78>)
 8001172:	699b      	ldr	r3, [r3, #24]
 8001174:	4a14      	ldr	r2, [pc, #80]	@ (80011c8 <HAL_I2C_MspInit+0x78>)
 8001176:	f043 0308 	orr.w	r3, r3, #8
 800117a:	6193      	str	r3, [r2, #24]
 800117c:	4b12      	ldr	r3, [pc, #72]	@ (80011c8 <HAL_I2C_MspInit+0x78>)
 800117e:	699b      	ldr	r3, [r3, #24]
 8001180:	f003 0308 	and.w	r3, r3, #8
 8001184:	60fb      	str	r3, [r7, #12]
 8001186:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001188:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800118c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800118e:	2312      	movs	r3, #18
 8001190:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001192:	2303      	movs	r3, #3
 8001194:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001196:	f107 0310 	add.w	r3, r7, #16
 800119a:	4619      	mov	r1, r3
 800119c:	480b      	ldr	r0, [pc, #44]	@ (80011cc <HAL_I2C_MspInit+0x7c>)
 800119e:	f000 fab7 	bl	8001710 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80011a2:	4b09      	ldr	r3, [pc, #36]	@ (80011c8 <HAL_I2C_MspInit+0x78>)
 80011a4:	69db      	ldr	r3, [r3, #28]
 80011a6:	4a08      	ldr	r2, [pc, #32]	@ (80011c8 <HAL_I2C_MspInit+0x78>)
 80011a8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80011ac:	61d3      	str	r3, [r2, #28]
 80011ae:	4b06      	ldr	r3, [pc, #24]	@ (80011c8 <HAL_I2C_MspInit+0x78>)
 80011b0:	69db      	ldr	r3, [r3, #28]
 80011b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80011b6:	60bb      	str	r3, [r7, #8]
 80011b8:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 80011ba:	bf00      	nop
 80011bc:	3720      	adds	r7, #32
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	40005800 	.word	0x40005800
 80011c8:	40021000 	.word	0x40021000
 80011cc:	40010c00 	.word	0x40010c00

080011d0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b088      	sub	sp, #32
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d8:	f107 0310 	add.w	r3, r7, #16
 80011dc:	2200      	movs	r2, #0
 80011de:	601a      	str	r2, [r3, #0]
 80011e0:	605a      	str	r2, [r3, #4]
 80011e2:	609a      	str	r2, [r3, #8]
 80011e4:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4a1b      	ldr	r2, [pc, #108]	@ (8001258 <HAL_SPI_MspInit+0x88>)
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d12f      	bne.n	8001250 <HAL_SPI_MspInit+0x80>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80011f0:	4b1a      	ldr	r3, [pc, #104]	@ (800125c <HAL_SPI_MspInit+0x8c>)
 80011f2:	699b      	ldr	r3, [r3, #24]
 80011f4:	4a19      	ldr	r2, [pc, #100]	@ (800125c <HAL_SPI_MspInit+0x8c>)
 80011f6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80011fa:	6193      	str	r3, [r2, #24]
 80011fc:	4b17      	ldr	r3, [pc, #92]	@ (800125c <HAL_SPI_MspInit+0x8c>)
 80011fe:	699b      	ldr	r3, [r3, #24]
 8001200:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001204:	60fb      	str	r3, [r7, #12]
 8001206:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001208:	4b14      	ldr	r3, [pc, #80]	@ (800125c <HAL_SPI_MspInit+0x8c>)
 800120a:	699b      	ldr	r3, [r3, #24]
 800120c:	4a13      	ldr	r2, [pc, #76]	@ (800125c <HAL_SPI_MspInit+0x8c>)
 800120e:	f043 0304 	orr.w	r3, r3, #4
 8001212:	6193      	str	r3, [r2, #24]
 8001214:	4b11      	ldr	r3, [pc, #68]	@ (800125c <HAL_SPI_MspInit+0x8c>)
 8001216:	699b      	ldr	r3, [r3, #24]
 8001218:	f003 0304 	and.w	r3, r3, #4
 800121c:	60bb      	str	r3, [r7, #8]
 800121e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001220:	23a0      	movs	r3, #160	@ 0xa0
 8001222:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001224:	2302      	movs	r3, #2
 8001226:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001228:	2303      	movs	r3, #3
 800122a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800122c:	f107 0310 	add.w	r3, r7, #16
 8001230:	4619      	mov	r1, r3
 8001232:	480b      	ldr	r0, [pc, #44]	@ (8001260 <HAL_SPI_MspInit+0x90>)
 8001234:	f000 fa6c 	bl	8001710 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001238:	2340      	movs	r3, #64	@ 0x40
 800123a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800123c:	2300      	movs	r3, #0
 800123e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001240:	2300      	movs	r3, #0
 8001242:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001244:	f107 0310 	add.w	r3, r7, #16
 8001248:	4619      	mov	r1, r3
 800124a:	4805      	ldr	r0, [pc, #20]	@ (8001260 <HAL_SPI_MspInit+0x90>)
 800124c:	f000 fa60 	bl	8001710 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001250:	bf00      	nop
 8001252:	3720      	adds	r7, #32
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	40013000 	.word	0x40013000
 800125c:	40021000 	.word	0x40021000
 8001260:	40010800 	.word	0x40010800

08001264 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b08c      	sub	sp, #48	@ 0x30
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800126c:	f107 031c 	add.w	r3, r7, #28
 8001270:	2200      	movs	r2, #0
 8001272:	601a      	str	r2, [r3, #0]
 8001274:	605a      	str	r2, [r3, #4]
 8001276:	609a      	str	r2, [r3, #8]
 8001278:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4a3d      	ldr	r2, [pc, #244]	@ (8001374 <HAL_UART_MspInit+0x110>)
 8001280:	4293      	cmp	r3, r2
 8001282:	d13e      	bne.n	8001302 <HAL_UART_MspInit+0x9e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001284:	4b3c      	ldr	r3, [pc, #240]	@ (8001378 <HAL_UART_MspInit+0x114>)
 8001286:	699b      	ldr	r3, [r3, #24]
 8001288:	4a3b      	ldr	r2, [pc, #236]	@ (8001378 <HAL_UART_MspInit+0x114>)
 800128a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800128e:	6193      	str	r3, [r2, #24]
 8001290:	4b39      	ldr	r3, [pc, #228]	@ (8001378 <HAL_UART_MspInit+0x114>)
 8001292:	699b      	ldr	r3, [r3, #24]
 8001294:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001298:	61bb      	str	r3, [r7, #24]
 800129a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800129c:	4b36      	ldr	r3, [pc, #216]	@ (8001378 <HAL_UART_MspInit+0x114>)
 800129e:	699b      	ldr	r3, [r3, #24]
 80012a0:	4a35      	ldr	r2, [pc, #212]	@ (8001378 <HAL_UART_MspInit+0x114>)
 80012a2:	f043 0308 	orr.w	r3, r3, #8
 80012a6:	6193      	str	r3, [r2, #24]
 80012a8:	4b33      	ldr	r3, [pc, #204]	@ (8001378 <HAL_UART_MspInit+0x114>)
 80012aa:	699b      	ldr	r3, [r3, #24]
 80012ac:	f003 0308 	and.w	r3, r3, #8
 80012b0:	617b      	str	r3, [r7, #20]
 80012b2:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80012b4:	2340      	movs	r3, #64	@ 0x40
 80012b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b8:	2302      	movs	r3, #2
 80012ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012bc:	2303      	movs	r3, #3
 80012be:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012c0:	f107 031c 	add.w	r3, r7, #28
 80012c4:	4619      	mov	r1, r3
 80012c6:	482d      	ldr	r0, [pc, #180]	@ (800137c <HAL_UART_MspInit+0x118>)
 80012c8:	f000 fa22 	bl	8001710 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80012cc:	2380      	movs	r3, #128	@ 0x80
 80012ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012d0:	2300      	movs	r3, #0
 80012d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d4:	2300      	movs	r3, #0
 80012d6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012d8:	f107 031c 	add.w	r3, r7, #28
 80012dc:	4619      	mov	r1, r3
 80012de:	4827      	ldr	r0, [pc, #156]	@ (800137c <HAL_UART_MspInit+0x118>)
 80012e0:	f000 fa16 	bl	8001710 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 80012e4:	4b26      	ldr	r3, [pc, #152]	@ (8001380 <HAL_UART_MspInit+0x11c>)
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80012ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012ec:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80012f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80012f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012f4:	f043 0304 	orr.w	r3, r3, #4
 80012f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80012fa:	4a21      	ldr	r2, [pc, #132]	@ (8001380 <HAL_UART_MspInit+0x11c>)
 80012fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012fe:	6053      	str	r3, [r2, #4]
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001300:	e034      	b.n	800136c <HAL_UART_MspInit+0x108>
  else if(huart->Instance==USART2)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4a1f      	ldr	r2, [pc, #124]	@ (8001384 <HAL_UART_MspInit+0x120>)
 8001308:	4293      	cmp	r3, r2
 800130a:	d12f      	bne.n	800136c <HAL_UART_MspInit+0x108>
    __HAL_RCC_USART2_CLK_ENABLE();
 800130c:	4b1a      	ldr	r3, [pc, #104]	@ (8001378 <HAL_UART_MspInit+0x114>)
 800130e:	69db      	ldr	r3, [r3, #28]
 8001310:	4a19      	ldr	r2, [pc, #100]	@ (8001378 <HAL_UART_MspInit+0x114>)
 8001312:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001316:	61d3      	str	r3, [r2, #28]
 8001318:	4b17      	ldr	r3, [pc, #92]	@ (8001378 <HAL_UART_MspInit+0x114>)
 800131a:	69db      	ldr	r3, [r3, #28]
 800131c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001320:	613b      	str	r3, [r7, #16]
 8001322:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001324:	4b14      	ldr	r3, [pc, #80]	@ (8001378 <HAL_UART_MspInit+0x114>)
 8001326:	699b      	ldr	r3, [r3, #24]
 8001328:	4a13      	ldr	r2, [pc, #76]	@ (8001378 <HAL_UART_MspInit+0x114>)
 800132a:	f043 0304 	orr.w	r3, r3, #4
 800132e:	6193      	str	r3, [r2, #24]
 8001330:	4b11      	ldr	r3, [pc, #68]	@ (8001378 <HAL_UART_MspInit+0x114>)
 8001332:	699b      	ldr	r3, [r3, #24]
 8001334:	f003 0304 	and.w	r3, r3, #4
 8001338:	60fb      	str	r3, [r7, #12]
 800133a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800133c:	2304      	movs	r3, #4
 800133e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001340:	2302      	movs	r3, #2
 8001342:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001344:	2303      	movs	r3, #3
 8001346:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001348:	f107 031c 	add.w	r3, r7, #28
 800134c:	4619      	mov	r1, r3
 800134e:	480e      	ldr	r0, [pc, #56]	@ (8001388 <HAL_UART_MspInit+0x124>)
 8001350:	f000 f9de 	bl	8001710 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001354:	2308      	movs	r3, #8
 8001356:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001358:	2300      	movs	r3, #0
 800135a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135c:	2300      	movs	r3, #0
 800135e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001360:	f107 031c 	add.w	r3, r7, #28
 8001364:	4619      	mov	r1, r3
 8001366:	4808      	ldr	r0, [pc, #32]	@ (8001388 <HAL_UART_MspInit+0x124>)
 8001368:	f000 f9d2 	bl	8001710 <HAL_GPIO_Init>
}
 800136c:	bf00      	nop
 800136e:	3730      	adds	r7, #48	@ 0x30
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	40013800 	.word	0x40013800
 8001378:	40021000 	.word	0x40021000
 800137c:	40010c00 	.word	0x40010c00
 8001380:	40010000 	.word	0x40010000
 8001384:	40004400 	.word	0x40004400
 8001388:	40010800 	.word	0x40010800

0800138c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001390:	bf00      	nop
 8001392:	e7fd      	b.n	8001390 <NMI_Handler+0x4>

08001394 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001398:	bf00      	nop
 800139a:	e7fd      	b.n	8001398 <HardFault_Handler+0x4>

0800139c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013a0:	bf00      	nop
 80013a2:	e7fd      	b.n	80013a0 <MemManage_Handler+0x4>

080013a4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013a8:	bf00      	nop
 80013aa:	e7fd      	b.n	80013a8 <BusFault_Handler+0x4>

080013ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013b0:	bf00      	nop
 80013b2:	e7fd      	b.n	80013b0 <UsageFault_Handler+0x4>

080013b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013b8:	bf00      	nop
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bc80      	pop	{r7}
 80013be:	4770      	bx	lr

080013c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013c4:	bf00      	nop
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bc80      	pop	{r7}
 80013ca:	4770      	bx	lr

080013cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013d0:	bf00      	nop
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bc80      	pop	{r7}
 80013d6:	4770      	bx	lr

080013d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013dc:	f000 f874 	bl	80014c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013e0:	bf00      	nop
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013e8:	bf00      	nop
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bc80      	pop	{r7}
 80013ee:	4770      	bx	lr

080013f0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80013f0:	f7ff fff8 	bl	80013e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013f4:	480b      	ldr	r0, [pc, #44]	@ (8001424 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80013f6:	490c      	ldr	r1, [pc, #48]	@ (8001428 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80013f8:	4a0c      	ldr	r2, [pc, #48]	@ (800142c <LoopFillZerobss+0x16>)
  movs r3, #0
 80013fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013fc:	e002      	b.n	8001404 <LoopCopyDataInit>

080013fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001400:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001402:	3304      	adds	r3, #4

08001404 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001404:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001406:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001408:	d3f9      	bcc.n	80013fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800140a:	4a09      	ldr	r2, [pc, #36]	@ (8001430 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800140c:	4c09      	ldr	r4, [pc, #36]	@ (8001434 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800140e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001410:	e001      	b.n	8001416 <LoopFillZerobss>

08001412 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001412:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001414:	3204      	adds	r2, #4

08001416 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001416:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001418:	d3fb      	bcc.n	8001412 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800141a:	f002 f8fd 	bl	8003618 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800141e:	f7ff f91b 	bl	8000658 <main>
  bx lr
 8001422:	4770      	bx	lr
  ldr r0, =_sdata
 8001424:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001428:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 800142c:	08003758 	.word	0x08003758
  ldr r2, =_sbss
 8001430:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001434:	20000194 	.word	0x20000194

08001438 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001438:	e7fe      	b.n	8001438 <ADC1_2_IRQHandler>
	...

0800143c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001440:	4b08      	ldr	r3, [pc, #32]	@ (8001464 <HAL_Init+0x28>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a07      	ldr	r2, [pc, #28]	@ (8001464 <HAL_Init+0x28>)
 8001446:	f043 0310 	orr.w	r3, r3, #16
 800144a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800144c:	2003      	movs	r0, #3
 800144e:	f000 f92b 	bl	80016a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001452:	200f      	movs	r0, #15
 8001454:	f000 f808 	bl	8001468 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001458:	f7ff fe48 	bl	80010ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800145c:	2300      	movs	r3, #0
}
 800145e:	4618      	mov	r0, r3
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	40022000 	.word	0x40022000

08001468 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001470:	4b12      	ldr	r3, [pc, #72]	@ (80014bc <HAL_InitTick+0x54>)
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	4b12      	ldr	r3, [pc, #72]	@ (80014c0 <HAL_InitTick+0x58>)
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	4619      	mov	r1, r3
 800147a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800147e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001482:	fbb2 f3f3 	udiv	r3, r2, r3
 8001486:	4618      	mov	r0, r3
 8001488:	f000 f935 	bl	80016f6 <HAL_SYSTICK_Config>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001492:	2301      	movs	r3, #1
 8001494:	e00e      	b.n	80014b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2b0f      	cmp	r3, #15
 800149a:	d80a      	bhi.n	80014b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800149c:	2200      	movs	r2, #0
 800149e:	6879      	ldr	r1, [r7, #4]
 80014a0:	f04f 30ff 	mov.w	r0, #4294967295
 80014a4:	f000 f90b 	bl	80016be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014a8:	4a06      	ldr	r2, [pc, #24]	@ (80014c4 <HAL_InitTick+0x5c>)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014ae:	2300      	movs	r3, #0
 80014b0:	e000      	b.n	80014b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014b2:	2301      	movs	r3, #1
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	3708      	adds	r7, #8
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	20000004 	.word	0x20000004
 80014c0:	2000000c 	.word	0x2000000c
 80014c4:	20000008 	.word	0x20000008

080014c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014cc:	4b05      	ldr	r3, [pc, #20]	@ (80014e4 <HAL_IncTick+0x1c>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	461a      	mov	r2, r3
 80014d2:	4b05      	ldr	r3, [pc, #20]	@ (80014e8 <HAL_IncTick+0x20>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4413      	add	r3, r2
 80014d8:	4a03      	ldr	r2, [pc, #12]	@ (80014e8 <HAL_IncTick+0x20>)
 80014da:	6013      	str	r3, [r2, #0]
}
 80014dc:	bf00      	nop
 80014de:	46bd      	mov	sp, r7
 80014e0:	bc80      	pop	{r7}
 80014e2:	4770      	bx	lr
 80014e4:	2000000c 	.word	0x2000000c
 80014e8:	20000190 	.word	0x20000190

080014ec <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  return uwTick;
 80014f0:	4b02      	ldr	r3, [pc, #8]	@ (80014fc <HAL_GetTick+0x10>)
 80014f2:	681b      	ldr	r3, [r3, #0]
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bc80      	pop	{r7}
 80014fa:	4770      	bx	lr
 80014fc:	20000190 	.word	0x20000190

08001500 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b084      	sub	sp, #16
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001508:	f7ff fff0 	bl	80014ec <HAL_GetTick>
 800150c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001518:	d005      	beq.n	8001526 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800151a:	4b0a      	ldr	r3, [pc, #40]	@ (8001544 <HAL_Delay+0x44>)
 800151c:	781b      	ldrb	r3, [r3, #0]
 800151e:	461a      	mov	r2, r3
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	4413      	add	r3, r2
 8001524:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001526:	bf00      	nop
 8001528:	f7ff ffe0 	bl	80014ec <HAL_GetTick>
 800152c:	4602      	mov	r2, r0
 800152e:	68bb      	ldr	r3, [r7, #8]
 8001530:	1ad3      	subs	r3, r2, r3
 8001532:	68fa      	ldr	r2, [r7, #12]
 8001534:	429a      	cmp	r2, r3
 8001536:	d8f7      	bhi.n	8001528 <HAL_Delay+0x28>
  {
  }
}
 8001538:	bf00      	nop
 800153a:	bf00      	nop
 800153c:	3710      	adds	r7, #16
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	2000000c 	.word	0x2000000c

08001548 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001548:	b480      	push	{r7}
 800154a:	b085      	sub	sp, #20
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	f003 0307 	and.w	r3, r3, #7
 8001556:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001558:	4b0c      	ldr	r3, [pc, #48]	@ (800158c <__NVIC_SetPriorityGrouping+0x44>)
 800155a:	68db      	ldr	r3, [r3, #12]
 800155c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800155e:	68ba      	ldr	r2, [r7, #8]
 8001560:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001564:	4013      	ands	r3, r2
 8001566:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001570:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001574:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001578:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800157a:	4a04      	ldr	r2, [pc, #16]	@ (800158c <__NVIC_SetPriorityGrouping+0x44>)
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	60d3      	str	r3, [r2, #12]
}
 8001580:	bf00      	nop
 8001582:	3714      	adds	r7, #20
 8001584:	46bd      	mov	sp, r7
 8001586:	bc80      	pop	{r7}
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	e000ed00 	.word	0xe000ed00

08001590 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001594:	4b04      	ldr	r3, [pc, #16]	@ (80015a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	0a1b      	lsrs	r3, r3, #8
 800159a:	f003 0307 	and.w	r3, r3, #7
}
 800159e:	4618      	mov	r0, r3
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bc80      	pop	{r7}
 80015a4:	4770      	bx	lr
 80015a6:	bf00      	nop
 80015a8:	e000ed00 	.word	0xe000ed00

080015ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b083      	sub	sp, #12
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	4603      	mov	r3, r0
 80015b4:	6039      	str	r1, [r7, #0]
 80015b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	db0a      	blt.n	80015d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	b2da      	uxtb	r2, r3
 80015c4:	490c      	ldr	r1, [pc, #48]	@ (80015f8 <__NVIC_SetPriority+0x4c>)
 80015c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ca:	0112      	lsls	r2, r2, #4
 80015cc:	b2d2      	uxtb	r2, r2
 80015ce:	440b      	add	r3, r1
 80015d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015d4:	e00a      	b.n	80015ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	b2da      	uxtb	r2, r3
 80015da:	4908      	ldr	r1, [pc, #32]	@ (80015fc <__NVIC_SetPriority+0x50>)
 80015dc:	79fb      	ldrb	r3, [r7, #7]
 80015de:	f003 030f 	and.w	r3, r3, #15
 80015e2:	3b04      	subs	r3, #4
 80015e4:	0112      	lsls	r2, r2, #4
 80015e6:	b2d2      	uxtb	r2, r2
 80015e8:	440b      	add	r3, r1
 80015ea:	761a      	strb	r2, [r3, #24]
}
 80015ec:	bf00      	nop
 80015ee:	370c      	adds	r7, #12
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bc80      	pop	{r7}
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop
 80015f8:	e000e100 	.word	0xe000e100
 80015fc:	e000ed00 	.word	0xe000ed00

08001600 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001600:	b480      	push	{r7}
 8001602:	b089      	sub	sp, #36	@ 0x24
 8001604:	af00      	add	r7, sp, #0
 8001606:	60f8      	str	r0, [r7, #12]
 8001608:	60b9      	str	r1, [r7, #8]
 800160a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	f003 0307 	and.w	r3, r3, #7
 8001612:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001614:	69fb      	ldr	r3, [r7, #28]
 8001616:	f1c3 0307 	rsb	r3, r3, #7
 800161a:	2b04      	cmp	r3, #4
 800161c:	bf28      	it	cs
 800161e:	2304      	movcs	r3, #4
 8001620:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001622:	69fb      	ldr	r3, [r7, #28]
 8001624:	3304      	adds	r3, #4
 8001626:	2b06      	cmp	r3, #6
 8001628:	d902      	bls.n	8001630 <NVIC_EncodePriority+0x30>
 800162a:	69fb      	ldr	r3, [r7, #28]
 800162c:	3b03      	subs	r3, #3
 800162e:	e000      	b.n	8001632 <NVIC_EncodePriority+0x32>
 8001630:	2300      	movs	r3, #0
 8001632:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001634:	f04f 32ff 	mov.w	r2, #4294967295
 8001638:	69bb      	ldr	r3, [r7, #24]
 800163a:	fa02 f303 	lsl.w	r3, r2, r3
 800163e:	43da      	mvns	r2, r3
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	401a      	ands	r2, r3
 8001644:	697b      	ldr	r3, [r7, #20]
 8001646:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001648:	f04f 31ff 	mov.w	r1, #4294967295
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	fa01 f303 	lsl.w	r3, r1, r3
 8001652:	43d9      	mvns	r1, r3
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001658:	4313      	orrs	r3, r2
         );
}
 800165a:	4618      	mov	r0, r3
 800165c:	3724      	adds	r7, #36	@ 0x24
 800165e:	46bd      	mov	sp, r7
 8001660:	bc80      	pop	{r7}
 8001662:	4770      	bx	lr

08001664 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	3b01      	subs	r3, #1
 8001670:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001674:	d301      	bcc.n	800167a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001676:	2301      	movs	r3, #1
 8001678:	e00f      	b.n	800169a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800167a:	4a0a      	ldr	r2, [pc, #40]	@ (80016a4 <SysTick_Config+0x40>)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	3b01      	subs	r3, #1
 8001680:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001682:	210f      	movs	r1, #15
 8001684:	f04f 30ff 	mov.w	r0, #4294967295
 8001688:	f7ff ff90 	bl	80015ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800168c:	4b05      	ldr	r3, [pc, #20]	@ (80016a4 <SysTick_Config+0x40>)
 800168e:	2200      	movs	r2, #0
 8001690:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001692:	4b04      	ldr	r3, [pc, #16]	@ (80016a4 <SysTick_Config+0x40>)
 8001694:	2207      	movs	r2, #7
 8001696:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001698:	2300      	movs	r3, #0
}
 800169a:	4618      	mov	r0, r3
 800169c:	3708      	adds	r7, #8
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	e000e010 	.word	0xe000e010

080016a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016b0:	6878      	ldr	r0, [r7, #4]
 80016b2:	f7ff ff49 	bl	8001548 <__NVIC_SetPriorityGrouping>
}
 80016b6:	bf00      	nop
 80016b8:	3708      	adds	r7, #8
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}

080016be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016be:	b580      	push	{r7, lr}
 80016c0:	b086      	sub	sp, #24
 80016c2:	af00      	add	r7, sp, #0
 80016c4:	4603      	mov	r3, r0
 80016c6:	60b9      	str	r1, [r7, #8]
 80016c8:	607a      	str	r2, [r7, #4]
 80016ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016cc:	2300      	movs	r3, #0
 80016ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016d0:	f7ff ff5e 	bl	8001590 <__NVIC_GetPriorityGrouping>
 80016d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016d6:	687a      	ldr	r2, [r7, #4]
 80016d8:	68b9      	ldr	r1, [r7, #8]
 80016da:	6978      	ldr	r0, [r7, #20]
 80016dc:	f7ff ff90 	bl	8001600 <NVIC_EncodePriority>
 80016e0:	4602      	mov	r2, r0
 80016e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016e6:	4611      	mov	r1, r2
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7ff ff5f 	bl	80015ac <__NVIC_SetPriority>
}
 80016ee:	bf00      	nop
 80016f0:	3718      	adds	r7, #24
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}

080016f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016f6:	b580      	push	{r7, lr}
 80016f8:	b082      	sub	sp, #8
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016fe:	6878      	ldr	r0, [r7, #4]
 8001700:	f7ff ffb0 	bl	8001664 <SysTick_Config>
 8001704:	4603      	mov	r3, r0
}
 8001706:	4618      	mov	r0, r3
 8001708:	3708      	adds	r7, #8
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
	...

08001710 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001710:	b480      	push	{r7}
 8001712:	b08b      	sub	sp, #44	@ 0x2c
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
 8001718:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800171a:	2300      	movs	r3, #0
 800171c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800171e:	2300      	movs	r3, #0
 8001720:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001722:	e169      	b.n	80019f8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001724:	2201      	movs	r2, #1
 8001726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001728:	fa02 f303 	lsl.w	r3, r2, r3
 800172c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	69fa      	ldr	r2, [r7, #28]
 8001734:	4013      	ands	r3, r2
 8001736:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001738:	69ba      	ldr	r2, [r7, #24]
 800173a:	69fb      	ldr	r3, [r7, #28]
 800173c:	429a      	cmp	r2, r3
 800173e:	f040 8158 	bne.w	80019f2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	4a9a      	ldr	r2, [pc, #616]	@ (80019b0 <HAL_GPIO_Init+0x2a0>)
 8001748:	4293      	cmp	r3, r2
 800174a:	d05e      	beq.n	800180a <HAL_GPIO_Init+0xfa>
 800174c:	4a98      	ldr	r2, [pc, #608]	@ (80019b0 <HAL_GPIO_Init+0x2a0>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d875      	bhi.n	800183e <HAL_GPIO_Init+0x12e>
 8001752:	4a98      	ldr	r2, [pc, #608]	@ (80019b4 <HAL_GPIO_Init+0x2a4>)
 8001754:	4293      	cmp	r3, r2
 8001756:	d058      	beq.n	800180a <HAL_GPIO_Init+0xfa>
 8001758:	4a96      	ldr	r2, [pc, #600]	@ (80019b4 <HAL_GPIO_Init+0x2a4>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d86f      	bhi.n	800183e <HAL_GPIO_Init+0x12e>
 800175e:	4a96      	ldr	r2, [pc, #600]	@ (80019b8 <HAL_GPIO_Init+0x2a8>)
 8001760:	4293      	cmp	r3, r2
 8001762:	d052      	beq.n	800180a <HAL_GPIO_Init+0xfa>
 8001764:	4a94      	ldr	r2, [pc, #592]	@ (80019b8 <HAL_GPIO_Init+0x2a8>)
 8001766:	4293      	cmp	r3, r2
 8001768:	d869      	bhi.n	800183e <HAL_GPIO_Init+0x12e>
 800176a:	4a94      	ldr	r2, [pc, #592]	@ (80019bc <HAL_GPIO_Init+0x2ac>)
 800176c:	4293      	cmp	r3, r2
 800176e:	d04c      	beq.n	800180a <HAL_GPIO_Init+0xfa>
 8001770:	4a92      	ldr	r2, [pc, #584]	@ (80019bc <HAL_GPIO_Init+0x2ac>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d863      	bhi.n	800183e <HAL_GPIO_Init+0x12e>
 8001776:	4a92      	ldr	r2, [pc, #584]	@ (80019c0 <HAL_GPIO_Init+0x2b0>)
 8001778:	4293      	cmp	r3, r2
 800177a:	d046      	beq.n	800180a <HAL_GPIO_Init+0xfa>
 800177c:	4a90      	ldr	r2, [pc, #576]	@ (80019c0 <HAL_GPIO_Init+0x2b0>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d85d      	bhi.n	800183e <HAL_GPIO_Init+0x12e>
 8001782:	2b12      	cmp	r3, #18
 8001784:	d82a      	bhi.n	80017dc <HAL_GPIO_Init+0xcc>
 8001786:	2b12      	cmp	r3, #18
 8001788:	d859      	bhi.n	800183e <HAL_GPIO_Init+0x12e>
 800178a:	a201      	add	r2, pc, #4	@ (adr r2, 8001790 <HAL_GPIO_Init+0x80>)
 800178c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001790:	0800180b 	.word	0x0800180b
 8001794:	080017e5 	.word	0x080017e5
 8001798:	080017f7 	.word	0x080017f7
 800179c:	08001839 	.word	0x08001839
 80017a0:	0800183f 	.word	0x0800183f
 80017a4:	0800183f 	.word	0x0800183f
 80017a8:	0800183f 	.word	0x0800183f
 80017ac:	0800183f 	.word	0x0800183f
 80017b0:	0800183f 	.word	0x0800183f
 80017b4:	0800183f 	.word	0x0800183f
 80017b8:	0800183f 	.word	0x0800183f
 80017bc:	0800183f 	.word	0x0800183f
 80017c0:	0800183f 	.word	0x0800183f
 80017c4:	0800183f 	.word	0x0800183f
 80017c8:	0800183f 	.word	0x0800183f
 80017cc:	0800183f 	.word	0x0800183f
 80017d0:	0800183f 	.word	0x0800183f
 80017d4:	080017ed 	.word	0x080017ed
 80017d8:	08001801 	.word	0x08001801
 80017dc:	4a79      	ldr	r2, [pc, #484]	@ (80019c4 <HAL_GPIO_Init+0x2b4>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d013      	beq.n	800180a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80017e2:	e02c      	b.n	800183e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	68db      	ldr	r3, [r3, #12]
 80017e8:	623b      	str	r3, [r7, #32]
          break;
 80017ea:	e029      	b.n	8001840 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	68db      	ldr	r3, [r3, #12]
 80017f0:	3304      	adds	r3, #4
 80017f2:	623b      	str	r3, [r7, #32]
          break;
 80017f4:	e024      	b.n	8001840 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	68db      	ldr	r3, [r3, #12]
 80017fa:	3308      	adds	r3, #8
 80017fc:	623b      	str	r3, [r7, #32]
          break;
 80017fe:	e01f      	b.n	8001840 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	68db      	ldr	r3, [r3, #12]
 8001804:	330c      	adds	r3, #12
 8001806:	623b      	str	r3, [r7, #32]
          break;
 8001808:	e01a      	b.n	8001840 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	689b      	ldr	r3, [r3, #8]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d102      	bne.n	8001818 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001812:	2304      	movs	r3, #4
 8001814:	623b      	str	r3, [r7, #32]
          break;
 8001816:	e013      	b.n	8001840 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	689b      	ldr	r3, [r3, #8]
 800181c:	2b01      	cmp	r3, #1
 800181e:	d105      	bne.n	800182c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001820:	2308      	movs	r3, #8
 8001822:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	69fa      	ldr	r2, [r7, #28]
 8001828:	611a      	str	r2, [r3, #16]
          break;
 800182a:	e009      	b.n	8001840 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800182c:	2308      	movs	r3, #8
 800182e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	69fa      	ldr	r2, [r7, #28]
 8001834:	615a      	str	r2, [r3, #20]
          break;
 8001836:	e003      	b.n	8001840 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001838:	2300      	movs	r3, #0
 800183a:	623b      	str	r3, [r7, #32]
          break;
 800183c:	e000      	b.n	8001840 <HAL_GPIO_Init+0x130>
          break;
 800183e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001840:	69bb      	ldr	r3, [r7, #24]
 8001842:	2bff      	cmp	r3, #255	@ 0xff
 8001844:	d801      	bhi.n	800184a <HAL_GPIO_Init+0x13a>
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	e001      	b.n	800184e <HAL_GPIO_Init+0x13e>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	3304      	adds	r3, #4
 800184e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001850:	69bb      	ldr	r3, [r7, #24]
 8001852:	2bff      	cmp	r3, #255	@ 0xff
 8001854:	d802      	bhi.n	800185c <HAL_GPIO_Init+0x14c>
 8001856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001858:	009b      	lsls	r3, r3, #2
 800185a:	e002      	b.n	8001862 <HAL_GPIO_Init+0x152>
 800185c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800185e:	3b08      	subs	r3, #8
 8001860:	009b      	lsls	r3, r3, #2
 8001862:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	681a      	ldr	r2, [r3, #0]
 8001868:	210f      	movs	r1, #15
 800186a:	693b      	ldr	r3, [r7, #16]
 800186c:	fa01 f303 	lsl.w	r3, r1, r3
 8001870:	43db      	mvns	r3, r3
 8001872:	401a      	ands	r2, r3
 8001874:	6a39      	ldr	r1, [r7, #32]
 8001876:	693b      	ldr	r3, [r7, #16]
 8001878:	fa01 f303 	lsl.w	r3, r1, r3
 800187c:	431a      	orrs	r2, r3
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800188a:	2b00      	cmp	r3, #0
 800188c:	f000 80b1 	beq.w	80019f2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001890:	4b4d      	ldr	r3, [pc, #308]	@ (80019c8 <HAL_GPIO_Init+0x2b8>)
 8001892:	699b      	ldr	r3, [r3, #24]
 8001894:	4a4c      	ldr	r2, [pc, #304]	@ (80019c8 <HAL_GPIO_Init+0x2b8>)
 8001896:	f043 0301 	orr.w	r3, r3, #1
 800189a:	6193      	str	r3, [r2, #24]
 800189c:	4b4a      	ldr	r3, [pc, #296]	@ (80019c8 <HAL_GPIO_Init+0x2b8>)
 800189e:	699b      	ldr	r3, [r3, #24]
 80018a0:	f003 0301 	and.w	r3, r3, #1
 80018a4:	60bb      	str	r3, [r7, #8]
 80018a6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80018a8:	4a48      	ldr	r2, [pc, #288]	@ (80019cc <HAL_GPIO_Init+0x2bc>)
 80018aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ac:	089b      	lsrs	r3, r3, #2
 80018ae:	3302      	adds	r3, #2
 80018b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018b4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80018b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018b8:	f003 0303 	and.w	r3, r3, #3
 80018bc:	009b      	lsls	r3, r3, #2
 80018be:	220f      	movs	r2, #15
 80018c0:	fa02 f303 	lsl.w	r3, r2, r3
 80018c4:	43db      	mvns	r3, r3
 80018c6:	68fa      	ldr	r2, [r7, #12]
 80018c8:	4013      	ands	r3, r2
 80018ca:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	4a40      	ldr	r2, [pc, #256]	@ (80019d0 <HAL_GPIO_Init+0x2c0>)
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d013      	beq.n	80018fc <HAL_GPIO_Init+0x1ec>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	4a3f      	ldr	r2, [pc, #252]	@ (80019d4 <HAL_GPIO_Init+0x2c4>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d00d      	beq.n	80018f8 <HAL_GPIO_Init+0x1e8>
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	4a3e      	ldr	r2, [pc, #248]	@ (80019d8 <HAL_GPIO_Init+0x2c8>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d007      	beq.n	80018f4 <HAL_GPIO_Init+0x1e4>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	4a3d      	ldr	r2, [pc, #244]	@ (80019dc <HAL_GPIO_Init+0x2cc>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d101      	bne.n	80018f0 <HAL_GPIO_Init+0x1e0>
 80018ec:	2303      	movs	r3, #3
 80018ee:	e006      	b.n	80018fe <HAL_GPIO_Init+0x1ee>
 80018f0:	2304      	movs	r3, #4
 80018f2:	e004      	b.n	80018fe <HAL_GPIO_Init+0x1ee>
 80018f4:	2302      	movs	r3, #2
 80018f6:	e002      	b.n	80018fe <HAL_GPIO_Init+0x1ee>
 80018f8:	2301      	movs	r3, #1
 80018fa:	e000      	b.n	80018fe <HAL_GPIO_Init+0x1ee>
 80018fc:	2300      	movs	r3, #0
 80018fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001900:	f002 0203 	and.w	r2, r2, #3
 8001904:	0092      	lsls	r2, r2, #2
 8001906:	4093      	lsls	r3, r2
 8001908:	68fa      	ldr	r2, [r7, #12]
 800190a:	4313      	orrs	r3, r2
 800190c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800190e:	492f      	ldr	r1, [pc, #188]	@ (80019cc <HAL_GPIO_Init+0x2bc>)
 8001910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001912:	089b      	lsrs	r3, r3, #2
 8001914:	3302      	adds	r3, #2
 8001916:	68fa      	ldr	r2, [r7, #12]
 8001918:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001924:	2b00      	cmp	r3, #0
 8001926:	d006      	beq.n	8001936 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001928:	4b2d      	ldr	r3, [pc, #180]	@ (80019e0 <HAL_GPIO_Init+0x2d0>)
 800192a:	689a      	ldr	r2, [r3, #8]
 800192c:	492c      	ldr	r1, [pc, #176]	@ (80019e0 <HAL_GPIO_Init+0x2d0>)
 800192e:	69bb      	ldr	r3, [r7, #24]
 8001930:	4313      	orrs	r3, r2
 8001932:	608b      	str	r3, [r1, #8]
 8001934:	e006      	b.n	8001944 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001936:	4b2a      	ldr	r3, [pc, #168]	@ (80019e0 <HAL_GPIO_Init+0x2d0>)
 8001938:	689a      	ldr	r2, [r3, #8]
 800193a:	69bb      	ldr	r3, [r7, #24]
 800193c:	43db      	mvns	r3, r3
 800193e:	4928      	ldr	r1, [pc, #160]	@ (80019e0 <HAL_GPIO_Init+0x2d0>)
 8001940:	4013      	ands	r3, r2
 8001942:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800194c:	2b00      	cmp	r3, #0
 800194e:	d006      	beq.n	800195e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001950:	4b23      	ldr	r3, [pc, #140]	@ (80019e0 <HAL_GPIO_Init+0x2d0>)
 8001952:	68da      	ldr	r2, [r3, #12]
 8001954:	4922      	ldr	r1, [pc, #136]	@ (80019e0 <HAL_GPIO_Init+0x2d0>)
 8001956:	69bb      	ldr	r3, [r7, #24]
 8001958:	4313      	orrs	r3, r2
 800195a:	60cb      	str	r3, [r1, #12]
 800195c:	e006      	b.n	800196c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800195e:	4b20      	ldr	r3, [pc, #128]	@ (80019e0 <HAL_GPIO_Init+0x2d0>)
 8001960:	68da      	ldr	r2, [r3, #12]
 8001962:	69bb      	ldr	r3, [r7, #24]
 8001964:	43db      	mvns	r3, r3
 8001966:	491e      	ldr	r1, [pc, #120]	@ (80019e0 <HAL_GPIO_Init+0x2d0>)
 8001968:	4013      	ands	r3, r2
 800196a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001974:	2b00      	cmp	r3, #0
 8001976:	d006      	beq.n	8001986 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001978:	4b19      	ldr	r3, [pc, #100]	@ (80019e0 <HAL_GPIO_Init+0x2d0>)
 800197a:	685a      	ldr	r2, [r3, #4]
 800197c:	4918      	ldr	r1, [pc, #96]	@ (80019e0 <HAL_GPIO_Init+0x2d0>)
 800197e:	69bb      	ldr	r3, [r7, #24]
 8001980:	4313      	orrs	r3, r2
 8001982:	604b      	str	r3, [r1, #4]
 8001984:	e006      	b.n	8001994 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001986:	4b16      	ldr	r3, [pc, #88]	@ (80019e0 <HAL_GPIO_Init+0x2d0>)
 8001988:	685a      	ldr	r2, [r3, #4]
 800198a:	69bb      	ldr	r3, [r7, #24]
 800198c:	43db      	mvns	r3, r3
 800198e:	4914      	ldr	r1, [pc, #80]	@ (80019e0 <HAL_GPIO_Init+0x2d0>)
 8001990:	4013      	ands	r3, r2
 8001992:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800199c:	2b00      	cmp	r3, #0
 800199e:	d021      	beq.n	80019e4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80019a0:	4b0f      	ldr	r3, [pc, #60]	@ (80019e0 <HAL_GPIO_Init+0x2d0>)
 80019a2:	681a      	ldr	r2, [r3, #0]
 80019a4:	490e      	ldr	r1, [pc, #56]	@ (80019e0 <HAL_GPIO_Init+0x2d0>)
 80019a6:	69bb      	ldr	r3, [r7, #24]
 80019a8:	4313      	orrs	r3, r2
 80019aa:	600b      	str	r3, [r1, #0]
 80019ac:	e021      	b.n	80019f2 <HAL_GPIO_Init+0x2e2>
 80019ae:	bf00      	nop
 80019b0:	10320000 	.word	0x10320000
 80019b4:	10310000 	.word	0x10310000
 80019b8:	10220000 	.word	0x10220000
 80019bc:	10210000 	.word	0x10210000
 80019c0:	10120000 	.word	0x10120000
 80019c4:	10110000 	.word	0x10110000
 80019c8:	40021000 	.word	0x40021000
 80019cc:	40010000 	.word	0x40010000
 80019d0:	40010800 	.word	0x40010800
 80019d4:	40010c00 	.word	0x40010c00
 80019d8:	40011000 	.word	0x40011000
 80019dc:	40011400 	.word	0x40011400
 80019e0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80019e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001a14 <HAL_GPIO_Init+0x304>)
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	69bb      	ldr	r3, [r7, #24]
 80019ea:	43db      	mvns	r3, r3
 80019ec:	4909      	ldr	r1, [pc, #36]	@ (8001a14 <HAL_GPIO_Init+0x304>)
 80019ee:	4013      	ands	r3, r2
 80019f0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80019f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019f4:	3301      	adds	r3, #1
 80019f6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	681a      	ldr	r2, [r3, #0]
 80019fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019fe:	fa22 f303 	lsr.w	r3, r2, r3
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	f47f ae8e 	bne.w	8001724 <HAL_GPIO_Init+0x14>
  }
}
 8001a08:	bf00      	nop
 8001a0a:	bf00      	nop
 8001a0c:	372c      	adds	r7, #44	@ 0x2c
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bc80      	pop	{r7}
 8001a12:	4770      	bx	lr
 8001a14:	40010400 	.word	0x40010400

08001a18 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b085      	sub	sp, #20
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	460b      	mov	r3, r1
 8001a22:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	689a      	ldr	r2, [r3, #8]
 8001a28:	887b      	ldrh	r3, [r7, #2]
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d002      	beq.n	8001a36 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a30:	2301      	movs	r3, #1
 8001a32:	73fb      	strb	r3, [r7, #15]
 8001a34:	e001      	b.n	8001a3a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a36:	2300      	movs	r3, #0
 8001a38:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	3714      	adds	r7, #20
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bc80      	pop	{r7}
 8001a44:	4770      	bx	lr

08001a46 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a46:	b480      	push	{r7}
 8001a48:	b083      	sub	sp, #12
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	6078      	str	r0, [r7, #4]
 8001a4e:	460b      	mov	r3, r1
 8001a50:	807b      	strh	r3, [r7, #2]
 8001a52:	4613      	mov	r3, r2
 8001a54:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a56:	787b      	ldrb	r3, [r7, #1]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d003      	beq.n	8001a64 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a5c:	887a      	ldrh	r2, [r7, #2]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001a62:	e003      	b.n	8001a6c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001a64:	887b      	ldrh	r3, [r7, #2]
 8001a66:	041a      	lsls	r2, r3, #16
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	611a      	str	r2, [r3, #16]
}
 8001a6c:	bf00      	nop
 8001a6e:	370c      	adds	r7, #12
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bc80      	pop	{r7}
 8001a74:	4770      	bx	lr
	...

08001a78 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b084      	sub	sp, #16
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d101      	bne.n	8001a8a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001a86:	2301      	movs	r3, #1
 8001a88:	e12b      	b.n	8001ce2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d106      	bne.n	8001aa4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2200      	movs	r2, #0
 8001a9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001a9e:	6878      	ldr	r0, [r7, #4]
 8001aa0:	f7ff fb56 	bl	8001150 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2224      	movs	r2, #36	@ 0x24
 8001aa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	681a      	ldr	r2, [r3, #0]
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f022 0201 	bic.w	r2, r2, #1
 8001aba:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001aca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001ada:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001adc:	f001 f832 	bl	8002b44 <HAL_RCC_GetPCLK1Freq>
 8001ae0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	4a81      	ldr	r2, [pc, #516]	@ (8001cec <HAL_I2C_Init+0x274>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d807      	bhi.n	8001afc <HAL_I2C_Init+0x84>
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	4a80      	ldr	r2, [pc, #512]	@ (8001cf0 <HAL_I2C_Init+0x278>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	bf94      	ite	ls
 8001af4:	2301      	movls	r3, #1
 8001af6:	2300      	movhi	r3, #0
 8001af8:	b2db      	uxtb	r3, r3
 8001afa:	e006      	b.n	8001b0a <HAL_I2C_Init+0x92>
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	4a7d      	ldr	r2, [pc, #500]	@ (8001cf4 <HAL_I2C_Init+0x27c>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	bf94      	ite	ls
 8001b04:	2301      	movls	r3, #1
 8001b06:	2300      	movhi	r3, #0
 8001b08:	b2db      	uxtb	r3, r3
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e0e7      	b.n	8001ce2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	4a78      	ldr	r2, [pc, #480]	@ (8001cf8 <HAL_I2C_Init+0x280>)
 8001b16:	fba2 2303 	umull	r2, r3, r2, r3
 8001b1a:	0c9b      	lsrs	r3, r3, #18
 8001b1c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	68ba      	ldr	r2, [r7, #8]
 8001b2e:	430a      	orrs	r2, r1
 8001b30:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	6a1b      	ldr	r3, [r3, #32]
 8001b38:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	4a6a      	ldr	r2, [pc, #424]	@ (8001cec <HAL_I2C_Init+0x274>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d802      	bhi.n	8001b4c <HAL_I2C_Init+0xd4>
 8001b46:	68bb      	ldr	r3, [r7, #8]
 8001b48:	3301      	adds	r3, #1
 8001b4a:	e009      	b.n	8001b60 <HAL_I2C_Init+0xe8>
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001b52:	fb02 f303 	mul.w	r3, r2, r3
 8001b56:	4a69      	ldr	r2, [pc, #420]	@ (8001cfc <HAL_I2C_Init+0x284>)
 8001b58:	fba2 2303 	umull	r2, r3, r2, r3
 8001b5c:	099b      	lsrs	r3, r3, #6
 8001b5e:	3301      	adds	r3, #1
 8001b60:	687a      	ldr	r2, [r7, #4]
 8001b62:	6812      	ldr	r2, [r2, #0]
 8001b64:	430b      	orrs	r3, r1
 8001b66:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	69db      	ldr	r3, [r3, #28]
 8001b6e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001b72:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	495c      	ldr	r1, [pc, #368]	@ (8001cec <HAL_I2C_Init+0x274>)
 8001b7c:	428b      	cmp	r3, r1
 8001b7e:	d819      	bhi.n	8001bb4 <HAL_I2C_Init+0x13c>
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	1e59      	subs	r1, r3, #1
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	005b      	lsls	r3, r3, #1
 8001b8a:	fbb1 f3f3 	udiv	r3, r1, r3
 8001b8e:	1c59      	adds	r1, r3, #1
 8001b90:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001b94:	400b      	ands	r3, r1
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d00a      	beq.n	8001bb0 <HAL_I2C_Init+0x138>
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	1e59      	subs	r1, r3, #1
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	005b      	lsls	r3, r3, #1
 8001ba4:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ba8:	3301      	adds	r3, #1
 8001baa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001bae:	e051      	b.n	8001c54 <HAL_I2C_Init+0x1dc>
 8001bb0:	2304      	movs	r3, #4
 8001bb2:	e04f      	b.n	8001c54 <HAL_I2C_Init+0x1dc>
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d111      	bne.n	8001be0 <HAL_I2C_Init+0x168>
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	1e58      	subs	r0, r3, #1
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6859      	ldr	r1, [r3, #4]
 8001bc4:	460b      	mov	r3, r1
 8001bc6:	005b      	lsls	r3, r3, #1
 8001bc8:	440b      	add	r3, r1
 8001bca:	fbb0 f3f3 	udiv	r3, r0, r3
 8001bce:	3301      	adds	r3, #1
 8001bd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	bf0c      	ite	eq
 8001bd8:	2301      	moveq	r3, #1
 8001bda:	2300      	movne	r3, #0
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	e012      	b.n	8001c06 <HAL_I2C_Init+0x18e>
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	1e58      	subs	r0, r3, #1
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6859      	ldr	r1, [r3, #4]
 8001be8:	460b      	mov	r3, r1
 8001bea:	009b      	lsls	r3, r3, #2
 8001bec:	440b      	add	r3, r1
 8001bee:	0099      	lsls	r1, r3, #2
 8001bf0:	440b      	add	r3, r1
 8001bf2:	fbb0 f3f3 	udiv	r3, r0, r3
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	bf0c      	ite	eq
 8001c00:	2301      	moveq	r3, #1
 8001c02:	2300      	movne	r3, #0
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d001      	beq.n	8001c0e <HAL_I2C_Init+0x196>
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e022      	b.n	8001c54 <HAL_I2C_Init+0x1dc>
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d10e      	bne.n	8001c34 <HAL_I2C_Init+0x1bc>
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	1e58      	subs	r0, r3, #1
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6859      	ldr	r1, [r3, #4]
 8001c1e:	460b      	mov	r3, r1
 8001c20:	005b      	lsls	r3, r3, #1
 8001c22:	440b      	add	r3, r1
 8001c24:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c28:	3301      	adds	r3, #1
 8001c2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c2e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001c32:	e00f      	b.n	8001c54 <HAL_I2C_Init+0x1dc>
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	1e58      	subs	r0, r3, #1
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6859      	ldr	r1, [r3, #4]
 8001c3c:	460b      	mov	r3, r1
 8001c3e:	009b      	lsls	r3, r3, #2
 8001c40:	440b      	add	r3, r1
 8001c42:	0099      	lsls	r1, r3, #2
 8001c44:	440b      	add	r3, r1
 8001c46:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c4a:	3301      	adds	r3, #1
 8001c4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c50:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001c54:	6879      	ldr	r1, [r7, #4]
 8001c56:	6809      	ldr	r1, [r1, #0]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	69da      	ldr	r2, [r3, #28]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6a1b      	ldr	r3, [r3, #32]
 8001c6e:	431a      	orrs	r2, r3
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	430a      	orrs	r2, r1
 8001c76:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	689b      	ldr	r3, [r3, #8]
 8001c7e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001c82:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001c86:	687a      	ldr	r2, [r7, #4]
 8001c88:	6911      	ldr	r1, [r2, #16]
 8001c8a:	687a      	ldr	r2, [r7, #4]
 8001c8c:	68d2      	ldr	r2, [r2, #12]
 8001c8e:	4311      	orrs	r1, r2
 8001c90:	687a      	ldr	r2, [r7, #4]
 8001c92:	6812      	ldr	r2, [r2, #0]
 8001c94:	430b      	orrs	r3, r1
 8001c96:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	68db      	ldr	r3, [r3, #12]
 8001c9e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	695a      	ldr	r2, [r3, #20]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	699b      	ldr	r3, [r3, #24]
 8001caa:	431a      	orrs	r2, r3
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	430a      	orrs	r2, r1
 8001cb2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	681a      	ldr	r2, [r3, #0]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f042 0201 	orr.w	r2, r2, #1
 8001cc2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2220      	movs	r2, #32
 8001cce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2200      	movs	r2, #0
 8001cdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001ce0:	2300      	movs	r3, #0
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3710      	adds	r7, #16
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	000186a0 	.word	0x000186a0
 8001cf0:	001e847f 	.word	0x001e847f
 8001cf4:	003d08ff 	.word	0x003d08ff
 8001cf8:	431bde83 	.word	0x431bde83
 8001cfc:	10624dd3 	.word	0x10624dd3

08001d00 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b088      	sub	sp, #32
 8001d04:	af02      	add	r7, sp, #8
 8001d06:	60f8      	str	r0, [r7, #12]
 8001d08:	607a      	str	r2, [r7, #4]
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	460b      	mov	r3, r1
 8001d0e:	817b      	strh	r3, [r7, #10]
 8001d10:	4613      	mov	r3, r2
 8001d12:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001d14:	f7ff fbea 	bl	80014ec <HAL_GetTick>
 8001d18:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	2b20      	cmp	r3, #32
 8001d24:	f040 80e0 	bne.w	8001ee8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	9300      	str	r3, [sp, #0]
 8001d2c:	2319      	movs	r3, #25
 8001d2e:	2201      	movs	r2, #1
 8001d30:	4970      	ldr	r1, [pc, #448]	@ (8001ef4 <HAL_I2C_Master_Transmit+0x1f4>)
 8001d32:	68f8      	ldr	r0, [r7, #12]
 8001d34:	f000 f964 	bl	8002000 <I2C_WaitOnFlagUntilTimeout>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001d3e:	2302      	movs	r3, #2
 8001d40:	e0d3      	b.n	8001eea <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001d48:	2b01      	cmp	r3, #1
 8001d4a:	d101      	bne.n	8001d50 <HAL_I2C_Master_Transmit+0x50>
 8001d4c:	2302      	movs	r3, #2
 8001d4e:	e0cc      	b.n	8001eea <HAL_I2C_Master_Transmit+0x1ea>
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	2201      	movs	r2, #1
 8001d54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f003 0301 	and.w	r3, r3, #1
 8001d62:	2b01      	cmp	r3, #1
 8001d64:	d007      	beq.n	8001d76 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	681a      	ldr	r2, [r3, #0]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f042 0201 	orr.w	r2, r2, #1
 8001d74:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d84:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	2221      	movs	r2, #33	@ 0x21
 8001d8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	2210      	movs	r2, #16
 8001d92:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	2200      	movs	r2, #0
 8001d9a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	687a      	ldr	r2, [r7, #4]
 8001da0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	893a      	ldrh	r2, [r7, #8]
 8001da6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001dac:	b29a      	uxth	r2, r3
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	4a50      	ldr	r2, [pc, #320]	@ (8001ef8 <HAL_I2C_Master_Transmit+0x1f8>)
 8001db6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001db8:	8979      	ldrh	r1, [r7, #10]
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	6a3a      	ldr	r2, [r7, #32]
 8001dbe:	68f8      	ldr	r0, [r7, #12]
 8001dc0:	f000 f89c 	bl	8001efc <I2C_MasterRequestWrite>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d001      	beq.n	8001dce <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	e08d      	b.n	8001eea <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001dce:	2300      	movs	r3, #0
 8001dd0:	613b      	str	r3, [r7, #16]
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	695b      	ldr	r3, [r3, #20]
 8001dd8:	613b      	str	r3, [r7, #16]
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	699b      	ldr	r3, [r3, #24]
 8001de0:	613b      	str	r3, [r7, #16]
 8001de2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001de4:	e066      	b.n	8001eb4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001de6:	697a      	ldr	r2, [r7, #20]
 8001de8:	6a39      	ldr	r1, [r7, #32]
 8001dea:	68f8      	ldr	r0, [r7, #12]
 8001dec:	f000 fa22 	bl	8002234 <I2C_WaitOnTXEFlagUntilTimeout>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d00d      	beq.n	8001e12 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dfa:	2b04      	cmp	r3, #4
 8001dfc:	d107      	bne.n	8001e0e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	681a      	ldr	r2, [r3, #0]
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e0c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e06b      	b.n	8001eea <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e16:	781a      	ldrb	r2, [r3, #0]
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e22:	1c5a      	adds	r2, r3, #1
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e2c:	b29b      	uxth	r3, r3
 8001e2e:	3b01      	subs	r3, #1
 8001e30:	b29a      	uxth	r2, r3
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e3a:	3b01      	subs	r3, #1
 8001e3c:	b29a      	uxth	r2, r3
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	695b      	ldr	r3, [r3, #20]
 8001e48:	f003 0304 	and.w	r3, r3, #4
 8001e4c:	2b04      	cmp	r3, #4
 8001e4e:	d11b      	bne.n	8001e88 <HAL_I2C_Master_Transmit+0x188>
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d017      	beq.n	8001e88 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e5c:	781a      	ldrb	r2, [r3, #0]
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e68:	1c5a      	adds	r2, r3, #1
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e72:	b29b      	uxth	r3, r3
 8001e74:	3b01      	subs	r3, #1
 8001e76:	b29a      	uxth	r2, r3
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e80:	3b01      	subs	r3, #1
 8001e82:	b29a      	uxth	r2, r3
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e88:	697a      	ldr	r2, [r7, #20]
 8001e8a:	6a39      	ldr	r1, [r7, #32]
 8001e8c:	68f8      	ldr	r0, [r7, #12]
 8001e8e:	f000 fa19 	bl	80022c4 <I2C_WaitOnBTFFlagUntilTimeout>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d00d      	beq.n	8001eb4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e9c:	2b04      	cmp	r3, #4
 8001e9e:	d107      	bne.n	8001eb0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001eae:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	e01a      	b.n	8001eea <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d194      	bne.n	8001de6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	681a      	ldr	r2, [r3, #0]
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001eca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	2220      	movs	r2, #32
 8001ed0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	2200      	movs	r2, #0
 8001ee0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	e000      	b.n	8001eea <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001ee8:	2302      	movs	r3, #2
  }
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	3718      	adds	r7, #24
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	00100002 	.word	0x00100002
 8001ef8:	ffff0000 	.word	0xffff0000

08001efc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b088      	sub	sp, #32
 8001f00:	af02      	add	r7, sp, #8
 8001f02:	60f8      	str	r0, [r7, #12]
 8001f04:	607a      	str	r2, [r7, #4]
 8001f06:	603b      	str	r3, [r7, #0]
 8001f08:	460b      	mov	r3, r1
 8001f0a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f10:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	2b08      	cmp	r3, #8
 8001f16:	d006      	beq.n	8001f26 <I2C_MasterRequestWrite+0x2a>
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	2b01      	cmp	r3, #1
 8001f1c:	d003      	beq.n	8001f26 <I2C_MasterRequestWrite+0x2a>
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8001f24:	d108      	bne.n	8001f38 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001f34:	601a      	str	r2, [r3, #0]
 8001f36:	e00b      	b.n	8001f50 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3c:	2b12      	cmp	r3, #18
 8001f3e:	d107      	bne.n	8001f50 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001f4e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	9300      	str	r3, [sp, #0]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2200      	movs	r2, #0
 8001f58:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001f5c:	68f8      	ldr	r0, [r7, #12]
 8001f5e:	f000 f84f 	bl	8002000 <I2C_WaitOnFlagUntilTimeout>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d00d      	beq.n	8001f84 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f76:	d103      	bne.n	8001f80 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f7e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001f80:	2303      	movs	r3, #3
 8001f82:	e035      	b.n	8001ff0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	691b      	ldr	r3, [r3, #16]
 8001f88:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001f8c:	d108      	bne.n	8001fa0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001f8e:	897b      	ldrh	r3, [r7, #10]
 8001f90:	b2db      	uxtb	r3, r3
 8001f92:	461a      	mov	r2, r3
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001f9c:	611a      	str	r2, [r3, #16]
 8001f9e:	e01b      	b.n	8001fd8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001fa0:	897b      	ldrh	r3, [r7, #10]
 8001fa2:	11db      	asrs	r3, r3, #7
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	f003 0306 	and.w	r3, r3, #6
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	f063 030f 	orn	r3, r3, #15
 8001fb0:	b2da      	uxtb	r2, r3
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	687a      	ldr	r2, [r7, #4]
 8001fbc:	490e      	ldr	r1, [pc, #56]	@ (8001ff8 <I2C_MasterRequestWrite+0xfc>)
 8001fbe:	68f8      	ldr	r0, [r7, #12]
 8001fc0:	f000 f898 	bl	80020f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d001      	beq.n	8001fce <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e010      	b.n	8001ff0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001fce:	897b      	ldrh	r3, [r7, #10]
 8001fd0:	b2da      	uxtb	r2, r3
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	687a      	ldr	r2, [r7, #4]
 8001fdc:	4907      	ldr	r1, [pc, #28]	@ (8001ffc <I2C_MasterRequestWrite+0x100>)
 8001fde:	68f8      	ldr	r0, [r7, #12]
 8001fe0:	f000 f888 	bl	80020f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d001      	beq.n	8001fee <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	e000      	b.n	8001ff0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8001fee:	2300      	movs	r3, #0
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3718      	adds	r7, #24
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	00010008 	.word	0x00010008
 8001ffc:	00010002 	.word	0x00010002

08002000 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	60f8      	str	r0, [r7, #12]
 8002008:	60b9      	str	r1, [r7, #8]
 800200a:	603b      	str	r3, [r7, #0]
 800200c:	4613      	mov	r3, r2
 800200e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002010:	e048      	b.n	80020a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002018:	d044      	beq.n	80020a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800201a:	f7ff fa67 	bl	80014ec <HAL_GetTick>
 800201e:	4602      	mov	r2, r0
 8002020:	69bb      	ldr	r3, [r7, #24]
 8002022:	1ad3      	subs	r3, r2, r3
 8002024:	683a      	ldr	r2, [r7, #0]
 8002026:	429a      	cmp	r2, r3
 8002028:	d302      	bcc.n	8002030 <I2C_WaitOnFlagUntilTimeout+0x30>
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d139      	bne.n	80020a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	0c1b      	lsrs	r3, r3, #16
 8002034:	b2db      	uxtb	r3, r3
 8002036:	2b01      	cmp	r3, #1
 8002038:	d10d      	bne.n	8002056 <I2C_WaitOnFlagUntilTimeout+0x56>
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	695b      	ldr	r3, [r3, #20]
 8002040:	43da      	mvns	r2, r3
 8002042:	68bb      	ldr	r3, [r7, #8]
 8002044:	4013      	ands	r3, r2
 8002046:	b29b      	uxth	r3, r3
 8002048:	2b00      	cmp	r3, #0
 800204a:	bf0c      	ite	eq
 800204c:	2301      	moveq	r3, #1
 800204e:	2300      	movne	r3, #0
 8002050:	b2db      	uxtb	r3, r3
 8002052:	461a      	mov	r2, r3
 8002054:	e00c      	b.n	8002070 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	699b      	ldr	r3, [r3, #24]
 800205c:	43da      	mvns	r2, r3
 800205e:	68bb      	ldr	r3, [r7, #8]
 8002060:	4013      	ands	r3, r2
 8002062:	b29b      	uxth	r3, r3
 8002064:	2b00      	cmp	r3, #0
 8002066:	bf0c      	ite	eq
 8002068:	2301      	moveq	r3, #1
 800206a:	2300      	movne	r3, #0
 800206c:	b2db      	uxtb	r3, r3
 800206e:	461a      	mov	r2, r3
 8002070:	79fb      	ldrb	r3, [r7, #7]
 8002072:	429a      	cmp	r2, r3
 8002074:	d116      	bne.n	80020a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	2200      	movs	r2, #0
 800207a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	2220      	movs	r2, #32
 8002080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	2200      	movs	r2, #0
 8002088:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002090:	f043 0220 	orr.w	r2, r3, #32
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	2200      	movs	r2, #0
 800209c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80020a0:	2301      	movs	r3, #1
 80020a2:	e023      	b.n	80020ec <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	0c1b      	lsrs	r3, r3, #16
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d10d      	bne.n	80020ca <I2C_WaitOnFlagUntilTimeout+0xca>
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	695b      	ldr	r3, [r3, #20]
 80020b4:	43da      	mvns	r2, r3
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	4013      	ands	r3, r2
 80020ba:	b29b      	uxth	r3, r3
 80020bc:	2b00      	cmp	r3, #0
 80020be:	bf0c      	ite	eq
 80020c0:	2301      	moveq	r3, #1
 80020c2:	2300      	movne	r3, #0
 80020c4:	b2db      	uxtb	r3, r3
 80020c6:	461a      	mov	r2, r3
 80020c8:	e00c      	b.n	80020e4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	699b      	ldr	r3, [r3, #24]
 80020d0:	43da      	mvns	r2, r3
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	4013      	ands	r3, r2
 80020d6:	b29b      	uxth	r3, r3
 80020d8:	2b00      	cmp	r3, #0
 80020da:	bf0c      	ite	eq
 80020dc:	2301      	moveq	r3, #1
 80020de:	2300      	movne	r3, #0
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	461a      	mov	r2, r3
 80020e4:	79fb      	ldrb	r3, [r7, #7]
 80020e6:	429a      	cmp	r2, r3
 80020e8:	d093      	beq.n	8002012 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80020ea:	2300      	movs	r3, #0
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3710      	adds	r7, #16
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b084      	sub	sp, #16
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	60f8      	str	r0, [r7, #12]
 80020fc:	60b9      	str	r1, [r7, #8]
 80020fe:	607a      	str	r2, [r7, #4]
 8002100:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002102:	e071      	b.n	80021e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	695b      	ldr	r3, [r3, #20]
 800210a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800210e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002112:	d123      	bne.n	800215c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	681a      	ldr	r2, [r3, #0]
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002122:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800212c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	2200      	movs	r2, #0
 8002132:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	2220      	movs	r2, #32
 8002138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	2200      	movs	r2, #0
 8002140:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002148:	f043 0204 	orr.w	r2, r3, #4
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	2200      	movs	r2, #0
 8002154:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002158:	2301      	movs	r3, #1
 800215a:	e067      	b.n	800222c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002162:	d041      	beq.n	80021e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002164:	f7ff f9c2 	bl	80014ec <HAL_GetTick>
 8002168:	4602      	mov	r2, r0
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	687a      	ldr	r2, [r7, #4]
 8002170:	429a      	cmp	r2, r3
 8002172:	d302      	bcc.n	800217a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d136      	bne.n	80021e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800217a:	68bb      	ldr	r3, [r7, #8]
 800217c:	0c1b      	lsrs	r3, r3, #16
 800217e:	b2db      	uxtb	r3, r3
 8002180:	2b01      	cmp	r3, #1
 8002182:	d10c      	bne.n	800219e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	695b      	ldr	r3, [r3, #20]
 800218a:	43da      	mvns	r2, r3
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	4013      	ands	r3, r2
 8002190:	b29b      	uxth	r3, r3
 8002192:	2b00      	cmp	r3, #0
 8002194:	bf14      	ite	ne
 8002196:	2301      	movne	r3, #1
 8002198:	2300      	moveq	r3, #0
 800219a:	b2db      	uxtb	r3, r3
 800219c:	e00b      	b.n	80021b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	699b      	ldr	r3, [r3, #24]
 80021a4:	43da      	mvns	r2, r3
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	4013      	ands	r3, r2
 80021aa:	b29b      	uxth	r3, r3
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	bf14      	ite	ne
 80021b0:	2301      	movne	r3, #1
 80021b2:	2300      	moveq	r3, #0
 80021b4:	b2db      	uxtb	r3, r3
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d016      	beq.n	80021e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	2200      	movs	r2, #0
 80021be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	2220      	movs	r2, #32
 80021c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	2200      	movs	r2, #0
 80021cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021d4:	f043 0220 	orr.w	r2, r3, #32
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	2200      	movs	r2, #0
 80021e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80021e4:	2301      	movs	r3, #1
 80021e6:	e021      	b.n	800222c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	0c1b      	lsrs	r3, r3, #16
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	2b01      	cmp	r3, #1
 80021f0:	d10c      	bne.n	800220c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	695b      	ldr	r3, [r3, #20]
 80021f8:	43da      	mvns	r2, r3
 80021fa:	68bb      	ldr	r3, [r7, #8]
 80021fc:	4013      	ands	r3, r2
 80021fe:	b29b      	uxth	r3, r3
 8002200:	2b00      	cmp	r3, #0
 8002202:	bf14      	ite	ne
 8002204:	2301      	movne	r3, #1
 8002206:	2300      	moveq	r3, #0
 8002208:	b2db      	uxtb	r3, r3
 800220a:	e00b      	b.n	8002224 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	699b      	ldr	r3, [r3, #24]
 8002212:	43da      	mvns	r2, r3
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	4013      	ands	r3, r2
 8002218:	b29b      	uxth	r3, r3
 800221a:	2b00      	cmp	r3, #0
 800221c:	bf14      	ite	ne
 800221e:	2301      	movne	r3, #1
 8002220:	2300      	moveq	r3, #0
 8002222:	b2db      	uxtb	r3, r3
 8002224:	2b00      	cmp	r3, #0
 8002226:	f47f af6d 	bne.w	8002104 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800222a:	2300      	movs	r3, #0
}
 800222c:	4618      	mov	r0, r3
 800222e:	3710      	adds	r7, #16
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}

08002234 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b084      	sub	sp, #16
 8002238:	af00      	add	r7, sp, #0
 800223a:	60f8      	str	r0, [r7, #12]
 800223c:	60b9      	str	r1, [r7, #8]
 800223e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002240:	e034      	b.n	80022ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002242:	68f8      	ldr	r0, [r7, #12]
 8002244:	f000 f886 	bl	8002354 <I2C_IsAcknowledgeFailed>
 8002248:	4603      	mov	r3, r0
 800224a:	2b00      	cmp	r3, #0
 800224c:	d001      	beq.n	8002252 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800224e:	2301      	movs	r3, #1
 8002250:	e034      	b.n	80022bc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002258:	d028      	beq.n	80022ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800225a:	f7ff f947 	bl	80014ec <HAL_GetTick>
 800225e:	4602      	mov	r2, r0
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	1ad3      	subs	r3, r2, r3
 8002264:	68ba      	ldr	r2, [r7, #8]
 8002266:	429a      	cmp	r2, r3
 8002268:	d302      	bcc.n	8002270 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d11d      	bne.n	80022ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	695b      	ldr	r3, [r3, #20]
 8002276:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800227a:	2b80      	cmp	r3, #128	@ 0x80
 800227c:	d016      	beq.n	80022ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	2200      	movs	r2, #0
 8002282:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	2220      	movs	r2, #32
 8002288:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2200      	movs	r2, #0
 8002290:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002298:	f043 0220 	orr.w	r2, r3, #32
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	2200      	movs	r2, #0
 80022a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80022a8:	2301      	movs	r3, #1
 80022aa:	e007      	b.n	80022bc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	695b      	ldr	r3, [r3, #20]
 80022b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022b6:	2b80      	cmp	r3, #128	@ 0x80
 80022b8:	d1c3      	bne.n	8002242 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80022ba:	2300      	movs	r3, #0
}
 80022bc:	4618      	mov	r0, r3
 80022be:	3710      	adds	r7, #16
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}

080022c4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b084      	sub	sp, #16
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	60f8      	str	r0, [r7, #12]
 80022cc:	60b9      	str	r1, [r7, #8]
 80022ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80022d0:	e034      	b.n	800233c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80022d2:	68f8      	ldr	r0, [r7, #12]
 80022d4:	f000 f83e 	bl	8002354 <I2C_IsAcknowledgeFailed>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d001      	beq.n	80022e2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	e034      	b.n	800234c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022e2:	68bb      	ldr	r3, [r7, #8]
 80022e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022e8:	d028      	beq.n	800233c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022ea:	f7ff f8ff 	bl	80014ec <HAL_GetTick>
 80022ee:	4602      	mov	r2, r0
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	1ad3      	subs	r3, r2, r3
 80022f4:	68ba      	ldr	r2, [r7, #8]
 80022f6:	429a      	cmp	r2, r3
 80022f8:	d302      	bcc.n	8002300 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80022fa:	68bb      	ldr	r3, [r7, #8]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d11d      	bne.n	800233c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	695b      	ldr	r3, [r3, #20]
 8002306:	f003 0304 	and.w	r3, r3, #4
 800230a:	2b04      	cmp	r3, #4
 800230c:	d016      	beq.n	800233c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	2200      	movs	r2, #0
 8002312:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	2220      	movs	r2, #32
 8002318:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	2200      	movs	r2, #0
 8002320:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002328:	f043 0220 	orr.w	r2, r3, #32
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	2200      	movs	r2, #0
 8002334:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002338:	2301      	movs	r3, #1
 800233a:	e007      	b.n	800234c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	695b      	ldr	r3, [r3, #20]
 8002342:	f003 0304 	and.w	r3, r3, #4
 8002346:	2b04      	cmp	r3, #4
 8002348:	d1c3      	bne.n	80022d2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800234a:	2300      	movs	r3, #0
}
 800234c:	4618      	mov	r0, r3
 800234e:	3710      	adds	r7, #16
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}

08002354 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	695b      	ldr	r3, [r3, #20]
 8002362:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002366:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800236a:	d11b      	bne.n	80023a4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002374:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2200      	movs	r2, #0
 800237a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2220      	movs	r2, #32
 8002380:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2200      	movs	r2, #0
 8002388:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002390:	f043 0204 	orr.w	r2, r3, #4
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2200      	movs	r2, #0
 800239c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	e000      	b.n	80023a6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80023a4:	2300      	movs	r3, #0
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	370c      	adds	r7, #12
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bc80      	pop	{r7}
 80023ae:	4770      	bx	lr

080023b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b086      	sub	sp, #24
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d101      	bne.n	80023c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	e272      	b.n	80028a8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 0301 	and.w	r3, r3, #1
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	f000 8087 	beq.w	80024de <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80023d0:	4b92      	ldr	r3, [pc, #584]	@ (800261c <HAL_RCC_OscConfig+0x26c>)
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f003 030c 	and.w	r3, r3, #12
 80023d8:	2b04      	cmp	r3, #4
 80023da:	d00c      	beq.n	80023f6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80023dc:	4b8f      	ldr	r3, [pc, #572]	@ (800261c <HAL_RCC_OscConfig+0x26c>)
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	f003 030c 	and.w	r3, r3, #12
 80023e4:	2b08      	cmp	r3, #8
 80023e6:	d112      	bne.n	800240e <HAL_RCC_OscConfig+0x5e>
 80023e8:	4b8c      	ldr	r3, [pc, #560]	@ (800261c <HAL_RCC_OscConfig+0x26c>)
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023f4:	d10b      	bne.n	800240e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023f6:	4b89      	ldr	r3, [pc, #548]	@ (800261c <HAL_RCC_OscConfig+0x26c>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d06c      	beq.n	80024dc <HAL_RCC_OscConfig+0x12c>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d168      	bne.n	80024dc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800240a:	2301      	movs	r3, #1
 800240c:	e24c      	b.n	80028a8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002416:	d106      	bne.n	8002426 <HAL_RCC_OscConfig+0x76>
 8002418:	4b80      	ldr	r3, [pc, #512]	@ (800261c <HAL_RCC_OscConfig+0x26c>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a7f      	ldr	r2, [pc, #508]	@ (800261c <HAL_RCC_OscConfig+0x26c>)
 800241e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002422:	6013      	str	r3, [r2, #0]
 8002424:	e02e      	b.n	8002484 <HAL_RCC_OscConfig+0xd4>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d10c      	bne.n	8002448 <HAL_RCC_OscConfig+0x98>
 800242e:	4b7b      	ldr	r3, [pc, #492]	@ (800261c <HAL_RCC_OscConfig+0x26c>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a7a      	ldr	r2, [pc, #488]	@ (800261c <HAL_RCC_OscConfig+0x26c>)
 8002434:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002438:	6013      	str	r3, [r2, #0]
 800243a:	4b78      	ldr	r3, [pc, #480]	@ (800261c <HAL_RCC_OscConfig+0x26c>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a77      	ldr	r2, [pc, #476]	@ (800261c <HAL_RCC_OscConfig+0x26c>)
 8002440:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002444:	6013      	str	r3, [r2, #0]
 8002446:	e01d      	b.n	8002484 <HAL_RCC_OscConfig+0xd4>
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002450:	d10c      	bne.n	800246c <HAL_RCC_OscConfig+0xbc>
 8002452:	4b72      	ldr	r3, [pc, #456]	@ (800261c <HAL_RCC_OscConfig+0x26c>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4a71      	ldr	r2, [pc, #452]	@ (800261c <HAL_RCC_OscConfig+0x26c>)
 8002458:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800245c:	6013      	str	r3, [r2, #0]
 800245e:	4b6f      	ldr	r3, [pc, #444]	@ (800261c <HAL_RCC_OscConfig+0x26c>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a6e      	ldr	r2, [pc, #440]	@ (800261c <HAL_RCC_OscConfig+0x26c>)
 8002464:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002468:	6013      	str	r3, [r2, #0]
 800246a:	e00b      	b.n	8002484 <HAL_RCC_OscConfig+0xd4>
 800246c:	4b6b      	ldr	r3, [pc, #428]	@ (800261c <HAL_RCC_OscConfig+0x26c>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a6a      	ldr	r2, [pc, #424]	@ (800261c <HAL_RCC_OscConfig+0x26c>)
 8002472:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002476:	6013      	str	r3, [r2, #0]
 8002478:	4b68      	ldr	r3, [pc, #416]	@ (800261c <HAL_RCC_OscConfig+0x26c>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a67      	ldr	r2, [pc, #412]	@ (800261c <HAL_RCC_OscConfig+0x26c>)
 800247e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002482:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d013      	beq.n	80024b4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800248c:	f7ff f82e 	bl	80014ec <HAL_GetTick>
 8002490:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002492:	e008      	b.n	80024a6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002494:	f7ff f82a 	bl	80014ec <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	2b64      	cmp	r3, #100	@ 0x64
 80024a0:	d901      	bls.n	80024a6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80024a2:	2303      	movs	r3, #3
 80024a4:	e200      	b.n	80028a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024a6:	4b5d      	ldr	r3, [pc, #372]	@ (800261c <HAL_RCC_OscConfig+0x26c>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d0f0      	beq.n	8002494 <HAL_RCC_OscConfig+0xe4>
 80024b2:	e014      	b.n	80024de <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024b4:	f7ff f81a 	bl	80014ec <HAL_GetTick>
 80024b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024ba:	e008      	b.n	80024ce <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024bc:	f7ff f816 	bl	80014ec <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	2b64      	cmp	r3, #100	@ 0x64
 80024c8:	d901      	bls.n	80024ce <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80024ca:	2303      	movs	r3, #3
 80024cc:	e1ec      	b.n	80028a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024ce:	4b53      	ldr	r3, [pc, #332]	@ (800261c <HAL_RCC_OscConfig+0x26c>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d1f0      	bne.n	80024bc <HAL_RCC_OscConfig+0x10c>
 80024da:	e000      	b.n	80024de <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f003 0302 	and.w	r3, r3, #2
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d063      	beq.n	80025b2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80024ea:	4b4c      	ldr	r3, [pc, #304]	@ (800261c <HAL_RCC_OscConfig+0x26c>)
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	f003 030c 	and.w	r3, r3, #12
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d00b      	beq.n	800250e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80024f6:	4b49      	ldr	r3, [pc, #292]	@ (800261c <HAL_RCC_OscConfig+0x26c>)
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	f003 030c 	and.w	r3, r3, #12
 80024fe:	2b08      	cmp	r3, #8
 8002500:	d11c      	bne.n	800253c <HAL_RCC_OscConfig+0x18c>
 8002502:	4b46      	ldr	r3, [pc, #280]	@ (800261c <HAL_RCC_OscConfig+0x26c>)
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800250a:	2b00      	cmp	r3, #0
 800250c:	d116      	bne.n	800253c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800250e:	4b43      	ldr	r3, [pc, #268]	@ (800261c <HAL_RCC_OscConfig+0x26c>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f003 0302 	and.w	r3, r3, #2
 8002516:	2b00      	cmp	r3, #0
 8002518:	d005      	beq.n	8002526 <HAL_RCC_OscConfig+0x176>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	691b      	ldr	r3, [r3, #16]
 800251e:	2b01      	cmp	r3, #1
 8002520:	d001      	beq.n	8002526 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	e1c0      	b.n	80028a8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002526:	4b3d      	ldr	r3, [pc, #244]	@ (800261c <HAL_RCC_OscConfig+0x26c>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	695b      	ldr	r3, [r3, #20]
 8002532:	00db      	lsls	r3, r3, #3
 8002534:	4939      	ldr	r1, [pc, #228]	@ (800261c <HAL_RCC_OscConfig+0x26c>)
 8002536:	4313      	orrs	r3, r2
 8002538:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800253a:	e03a      	b.n	80025b2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	691b      	ldr	r3, [r3, #16]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d020      	beq.n	8002586 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002544:	4b36      	ldr	r3, [pc, #216]	@ (8002620 <HAL_RCC_OscConfig+0x270>)
 8002546:	2201      	movs	r2, #1
 8002548:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800254a:	f7fe ffcf 	bl	80014ec <HAL_GetTick>
 800254e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002550:	e008      	b.n	8002564 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002552:	f7fe ffcb 	bl	80014ec <HAL_GetTick>
 8002556:	4602      	mov	r2, r0
 8002558:	693b      	ldr	r3, [r7, #16]
 800255a:	1ad3      	subs	r3, r2, r3
 800255c:	2b02      	cmp	r3, #2
 800255e:	d901      	bls.n	8002564 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002560:	2303      	movs	r3, #3
 8002562:	e1a1      	b.n	80028a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002564:	4b2d      	ldr	r3, [pc, #180]	@ (800261c <HAL_RCC_OscConfig+0x26c>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f003 0302 	and.w	r3, r3, #2
 800256c:	2b00      	cmp	r3, #0
 800256e:	d0f0      	beq.n	8002552 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002570:	4b2a      	ldr	r3, [pc, #168]	@ (800261c <HAL_RCC_OscConfig+0x26c>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	695b      	ldr	r3, [r3, #20]
 800257c:	00db      	lsls	r3, r3, #3
 800257e:	4927      	ldr	r1, [pc, #156]	@ (800261c <HAL_RCC_OscConfig+0x26c>)
 8002580:	4313      	orrs	r3, r2
 8002582:	600b      	str	r3, [r1, #0]
 8002584:	e015      	b.n	80025b2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002586:	4b26      	ldr	r3, [pc, #152]	@ (8002620 <HAL_RCC_OscConfig+0x270>)
 8002588:	2200      	movs	r2, #0
 800258a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800258c:	f7fe ffae 	bl	80014ec <HAL_GetTick>
 8002590:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002592:	e008      	b.n	80025a6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002594:	f7fe ffaa 	bl	80014ec <HAL_GetTick>
 8002598:	4602      	mov	r2, r0
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	1ad3      	subs	r3, r2, r3
 800259e:	2b02      	cmp	r3, #2
 80025a0:	d901      	bls.n	80025a6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80025a2:	2303      	movs	r3, #3
 80025a4:	e180      	b.n	80028a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025a6:	4b1d      	ldr	r3, [pc, #116]	@ (800261c <HAL_RCC_OscConfig+0x26c>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f003 0302 	and.w	r3, r3, #2
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d1f0      	bne.n	8002594 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f003 0308 	and.w	r3, r3, #8
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d03a      	beq.n	8002634 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	699b      	ldr	r3, [r3, #24]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d019      	beq.n	80025fa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025c6:	4b17      	ldr	r3, [pc, #92]	@ (8002624 <HAL_RCC_OscConfig+0x274>)
 80025c8:	2201      	movs	r2, #1
 80025ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025cc:	f7fe ff8e 	bl	80014ec <HAL_GetTick>
 80025d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025d2:	e008      	b.n	80025e6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025d4:	f7fe ff8a 	bl	80014ec <HAL_GetTick>
 80025d8:	4602      	mov	r2, r0
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	1ad3      	subs	r3, r2, r3
 80025de:	2b02      	cmp	r3, #2
 80025e0:	d901      	bls.n	80025e6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80025e2:	2303      	movs	r3, #3
 80025e4:	e160      	b.n	80028a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025e6:	4b0d      	ldr	r3, [pc, #52]	@ (800261c <HAL_RCC_OscConfig+0x26c>)
 80025e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ea:	f003 0302 	and.w	r3, r3, #2
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d0f0      	beq.n	80025d4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80025f2:	2001      	movs	r0, #1
 80025f4:	f000 face 	bl	8002b94 <RCC_Delay>
 80025f8:	e01c      	b.n	8002634 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002624 <HAL_RCC_OscConfig+0x274>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002600:	f7fe ff74 	bl	80014ec <HAL_GetTick>
 8002604:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002606:	e00f      	b.n	8002628 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002608:	f7fe ff70 	bl	80014ec <HAL_GetTick>
 800260c:	4602      	mov	r2, r0
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	2b02      	cmp	r3, #2
 8002614:	d908      	bls.n	8002628 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002616:	2303      	movs	r3, #3
 8002618:	e146      	b.n	80028a8 <HAL_RCC_OscConfig+0x4f8>
 800261a:	bf00      	nop
 800261c:	40021000 	.word	0x40021000
 8002620:	42420000 	.word	0x42420000
 8002624:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002628:	4b92      	ldr	r3, [pc, #584]	@ (8002874 <HAL_RCC_OscConfig+0x4c4>)
 800262a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800262c:	f003 0302 	and.w	r3, r3, #2
 8002630:	2b00      	cmp	r3, #0
 8002632:	d1e9      	bne.n	8002608 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f003 0304 	and.w	r3, r3, #4
 800263c:	2b00      	cmp	r3, #0
 800263e:	f000 80a6 	beq.w	800278e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002642:	2300      	movs	r3, #0
 8002644:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002646:	4b8b      	ldr	r3, [pc, #556]	@ (8002874 <HAL_RCC_OscConfig+0x4c4>)
 8002648:	69db      	ldr	r3, [r3, #28]
 800264a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800264e:	2b00      	cmp	r3, #0
 8002650:	d10d      	bne.n	800266e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002652:	4b88      	ldr	r3, [pc, #544]	@ (8002874 <HAL_RCC_OscConfig+0x4c4>)
 8002654:	69db      	ldr	r3, [r3, #28]
 8002656:	4a87      	ldr	r2, [pc, #540]	@ (8002874 <HAL_RCC_OscConfig+0x4c4>)
 8002658:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800265c:	61d3      	str	r3, [r2, #28]
 800265e:	4b85      	ldr	r3, [pc, #532]	@ (8002874 <HAL_RCC_OscConfig+0x4c4>)
 8002660:	69db      	ldr	r3, [r3, #28]
 8002662:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002666:	60bb      	str	r3, [r7, #8]
 8002668:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800266a:	2301      	movs	r3, #1
 800266c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800266e:	4b82      	ldr	r3, [pc, #520]	@ (8002878 <HAL_RCC_OscConfig+0x4c8>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002676:	2b00      	cmp	r3, #0
 8002678:	d118      	bne.n	80026ac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800267a:	4b7f      	ldr	r3, [pc, #508]	@ (8002878 <HAL_RCC_OscConfig+0x4c8>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a7e      	ldr	r2, [pc, #504]	@ (8002878 <HAL_RCC_OscConfig+0x4c8>)
 8002680:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002684:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002686:	f7fe ff31 	bl	80014ec <HAL_GetTick>
 800268a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800268c:	e008      	b.n	80026a0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800268e:	f7fe ff2d 	bl	80014ec <HAL_GetTick>
 8002692:	4602      	mov	r2, r0
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	1ad3      	subs	r3, r2, r3
 8002698:	2b64      	cmp	r3, #100	@ 0x64
 800269a:	d901      	bls.n	80026a0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800269c:	2303      	movs	r3, #3
 800269e:	e103      	b.n	80028a8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026a0:	4b75      	ldr	r3, [pc, #468]	@ (8002878 <HAL_RCC_OscConfig+0x4c8>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d0f0      	beq.n	800268e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	68db      	ldr	r3, [r3, #12]
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d106      	bne.n	80026c2 <HAL_RCC_OscConfig+0x312>
 80026b4:	4b6f      	ldr	r3, [pc, #444]	@ (8002874 <HAL_RCC_OscConfig+0x4c4>)
 80026b6:	6a1b      	ldr	r3, [r3, #32]
 80026b8:	4a6e      	ldr	r2, [pc, #440]	@ (8002874 <HAL_RCC_OscConfig+0x4c4>)
 80026ba:	f043 0301 	orr.w	r3, r3, #1
 80026be:	6213      	str	r3, [r2, #32]
 80026c0:	e02d      	b.n	800271e <HAL_RCC_OscConfig+0x36e>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	68db      	ldr	r3, [r3, #12]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d10c      	bne.n	80026e4 <HAL_RCC_OscConfig+0x334>
 80026ca:	4b6a      	ldr	r3, [pc, #424]	@ (8002874 <HAL_RCC_OscConfig+0x4c4>)
 80026cc:	6a1b      	ldr	r3, [r3, #32]
 80026ce:	4a69      	ldr	r2, [pc, #420]	@ (8002874 <HAL_RCC_OscConfig+0x4c4>)
 80026d0:	f023 0301 	bic.w	r3, r3, #1
 80026d4:	6213      	str	r3, [r2, #32]
 80026d6:	4b67      	ldr	r3, [pc, #412]	@ (8002874 <HAL_RCC_OscConfig+0x4c4>)
 80026d8:	6a1b      	ldr	r3, [r3, #32]
 80026da:	4a66      	ldr	r2, [pc, #408]	@ (8002874 <HAL_RCC_OscConfig+0x4c4>)
 80026dc:	f023 0304 	bic.w	r3, r3, #4
 80026e0:	6213      	str	r3, [r2, #32]
 80026e2:	e01c      	b.n	800271e <HAL_RCC_OscConfig+0x36e>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	68db      	ldr	r3, [r3, #12]
 80026e8:	2b05      	cmp	r3, #5
 80026ea:	d10c      	bne.n	8002706 <HAL_RCC_OscConfig+0x356>
 80026ec:	4b61      	ldr	r3, [pc, #388]	@ (8002874 <HAL_RCC_OscConfig+0x4c4>)
 80026ee:	6a1b      	ldr	r3, [r3, #32]
 80026f0:	4a60      	ldr	r2, [pc, #384]	@ (8002874 <HAL_RCC_OscConfig+0x4c4>)
 80026f2:	f043 0304 	orr.w	r3, r3, #4
 80026f6:	6213      	str	r3, [r2, #32]
 80026f8:	4b5e      	ldr	r3, [pc, #376]	@ (8002874 <HAL_RCC_OscConfig+0x4c4>)
 80026fa:	6a1b      	ldr	r3, [r3, #32]
 80026fc:	4a5d      	ldr	r2, [pc, #372]	@ (8002874 <HAL_RCC_OscConfig+0x4c4>)
 80026fe:	f043 0301 	orr.w	r3, r3, #1
 8002702:	6213      	str	r3, [r2, #32]
 8002704:	e00b      	b.n	800271e <HAL_RCC_OscConfig+0x36e>
 8002706:	4b5b      	ldr	r3, [pc, #364]	@ (8002874 <HAL_RCC_OscConfig+0x4c4>)
 8002708:	6a1b      	ldr	r3, [r3, #32]
 800270a:	4a5a      	ldr	r2, [pc, #360]	@ (8002874 <HAL_RCC_OscConfig+0x4c4>)
 800270c:	f023 0301 	bic.w	r3, r3, #1
 8002710:	6213      	str	r3, [r2, #32]
 8002712:	4b58      	ldr	r3, [pc, #352]	@ (8002874 <HAL_RCC_OscConfig+0x4c4>)
 8002714:	6a1b      	ldr	r3, [r3, #32]
 8002716:	4a57      	ldr	r2, [pc, #348]	@ (8002874 <HAL_RCC_OscConfig+0x4c4>)
 8002718:	f023 0304 	bic.w	r3, r3, #4
 800271c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	68db      	ldr	r3, [r3, #12]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d015      	beq.n	8002752 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002726:	f7fe fee1 	bl	80014ec <HAL_GetTick>
 800272a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800272c:	e00a      	b.n	8002744 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800272e:	f7fe fedd 	bl	80014ec <HAL_GetTick>
 8002732:	4602      	mov	r2, r0
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	1ad3      	subs	r3, r2, r3
 8002738:	f241 3288 	movw	r2, #5000	@ 0x1388
 800273c:	4293      	cmp	r3, r2
 800273e:	d901      	bls.n	8002744 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002740:	2303      	movs	r3, #3
 8002742:	e0b1      	b.n	80028a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002744:	4b4b      	ldr	r3, [pc, #300]	@ (8002874 <HAL_RCC_OscConfig+0x4c4>)
 8002746:	6a1b      	ldr	r3, [r3, #32]
 8002748:	f003 0302 	and.w	r3, r3, #2
 800274c:	2b00      	cmp	r3, #0
 800274e:	d0ee      	beq.n	800272e <HAL_RCC_OscConfig+0x37e>
 8002750:	e014      	b.n	800277c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002752:	f7fe fecb 	bl	80014ec <HAL_GetTick>
 8002756:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002758:	e00a      	b.n	8002770 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800275a:	f7fe fec7 	bl	80014ec <HAL_GetTick>
 800275e:	4602      	mov	r2, r0
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	1ad3      	subs	r3, r2, r3
 8002764:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002768:	4293      	cmp	r3, r2
 800276a:	d901      	bls.n	8002770 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800276c:	2303      	movs	r3, #3
 800276e:	e09b      	b.n	80028a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002770:	4b40      	ldr	r3, [pc, #256]	@ (8002874 <HAL_RCC_OscConfig+0x4c4>)
 8002772:	6a1b      	ldr	r3, [r3, #32]
 8002774:	f003 0302 	and.w	r3, r3, #2
 8002778:	2b00      	cmp	r3, #0
 800277a:	d1ee      	bne.n	800275a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800277c:	7dfb      	ldrb	r3, [r7, #23]
 800277e:	2b01      	cmp	r3, #1
 8002780:	d105      	bne.n	800278e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002782:	4b3c      	ldr	r3, [pc, #240]	@ (8002874 <HAL_RCC_OscConfig+0x4c4>)
 8002784:	69db      	ldr	r3, [r3, #28]
 8002786:	4a3b      	ldr	r2, [pc, #236]	@ (8002874 <HAL_RCC_OscConfig+0x4c4>)
 8002788:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800278c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	69db      	ldr	r3, [r3, #28]
 8002792:	2b00      	cmp	r3, #0
 8002794:	f000 8087 	beq.w	80028a6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002798:	4b36      	ldr	r3, [pc, #216]	@ (8002874 <HAL_RCC_OscConfig+0x4c4>)
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	f003 030c 	and.w	r3, r3, #12
 80027a0:	2b08      	cmp	r3, #8
 80027a2:	d061      	beq.n	8002868 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	69db      	ldr	r3, [r3, #28]
 80027a8:	2b02      	cmp	r3, #2
 80027aa:	d146      	bne.n	800283a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027ac:	4b33      	ldr	r3, [pc, #204]	@ (800287c <HAL_RCC_OscConfig+0x4cc>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027b2:	f7fe fe9b 	bl	80014ec <HAL_GetTick>
 80027b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027b8:	e008      	b.n	80027cc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027ba:	f7fe fe97 	bl	80014ec <HAL_GetTick>
 80027be:	4602      	mov	r2, r0
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	1ad3      	subs	r3, r2, r3
 80027c4:	2b02      	cmp	r3, #2
 80027c6:	d901      	bls.n	80027cc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80027c8:	2303      	movs	r3, #3
 80027ca:	e06d      	b.n	80028a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027cc:	4b29      	ldr	r3, [pc, #164]	@ (8002874 <HAL_RCC_OscConfig+0x4c4>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d1f0      	bne.n	80027ba <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6a1b      	ldr	r3, [r3, #32]
 80027dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027e0:	d108      	bne.n	80027f4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80027e2:	4b24      	ldr	r3, [pc, #144]	@ (8002874 <HAL_RCC_OscConfig+0x4c4>)
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	689b      	ldr	r3, [r3, #8]
 80027ee:	4921      	ldr	r1, [pc, #132]	@ (8002874 <HAL_RCC_OscConfig+0x4c4>)
 80027f0:	4313      	orrs	r3, r2
 80027f2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027f4:	4b1f      	ldr	r3, [pc, #124]	@ (8002874 <HAL_RCC_OscConfig+0x4c4>)
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6a19      	ldr	r1, [r3, #32]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002804:	430b      	orrs	r3, r1
 8002806:	491b      	ldr	r1, [pc, #108]	@ (8002874 <HAL_RCC_OscConfig+0x4c4>)
 8002808:	4313      	orrs	r3, r2
 800280a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800280c:	4b1b      	ldr	r3, [pc, #108]	@ (800287c <HAL_RCC_OscConfig+0x4cc>)
 800280e:	2201      	movs	r2, #1
 8002810:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002812:	f7fe fe6b 	bl	80014ec <HAL_GetTick>
 8002816:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002818:	e008      	b.n	800282c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800281a:	f7fe fe67 	bl	80014ec <HAL_GetTick>
 800281e:	4602      	mov	r2, r0
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	1ad3      	subs	r3, r2, r3
 8002824:	2b02      	cmp	r3, #2
 8002826:	d901      	bls.n	800282c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002828:	2303      	movs	r3, #3
 800282a:	e03d      	b.n	80028a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800282c:	4b11      	ldr	r3, [pc, #68]	@ (8002874 <HAL_RCC_OscConfig+0x4c4>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002834:	2b00      	cmp	r3, #0
 8002836:	d0f0      	beq.n	800281a <HAL_RCC_OscConfig+0x46a>
 8002838:	e035      	b.n	80028a6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800283a:	4b10      	ldr	r3, [pc, #64]	@ (800287c <HAL_RCC_OscConfig+0x4cc>)
 800283c:	2200      	movs	r2, #0
 800283e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002840:	f7fe fe54 	bl	80014ec <HAL_GetTick>
 8002844:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002846:	e008      	b.n	800285a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002848:	f7fe fe50 	bl	80014ec <HAL_GetTick>
 800284c:	4602      	mov	r2, r0
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	2b02      	cmp	r3, #2
 8002854:	d901      	bls.n	800285a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002856:	2303      	movs	r3, #3
 8002858:	e026      	b.n	80028a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800285a:	4b06      	ldr	r3, [pc, #24]	@ (8002874 <HAL_RCC_OscConfig+0x4c4>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002862:	2b00      	cmp	r3, #0
 8002864:	d1f0      	bne.n	8002848 <HAL_RCC_OscConfig+0x498>
 8002866:	e01e      	b.n	80028a6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	69db      	ldr	r3, [r3, #28]
 800286c:	2b01      	cmp	r3, #1
 800286e:	d107      	bne.n	8002880 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002870:	2301      	movs	r3, #1
 8002872:	e019      	b.n	80028a8 <HAL_RCC_OscConfig+0x4f8>
 8002874:	40021000 	.word	0x40021000
 8002878:	40007000 	.word	0x40007000
 800287c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002880:	4b0b      	ldr	r3, [pc, #44]	@ (80028b0 <HAL_RCC_OscConfig+0x500>)
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6a1b      	ldr	r3, [r3, #32]
 8002890:	429a      	cmp	r2, r3
 8002892:	d106      	bne.n	80028a2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800289e:	429a      	cmp	r2, r3
 80028a0:	d001      	beq.n	80028a6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80028a2:	2301      	movs	r3, #1
 80028a4:	e000      	b.n	80028a8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80028a6:	2300      	movs	r3, #0
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3718      	adds	r7, #24
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}
 80028b0:	40021000 	.word	0x40021000

080028b4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b084      	sub	sp, #16
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
 80028bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d101      	bne.n	80028c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e0d0      	b.n	8002a6a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80028c8:	4b6a      	ldr	r3, [pc, #424]	@ (8002a74 <HAL_RCC_ClockConfig+0x1c0>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f003 0307 	and.w	r3, r3, #7
 80028d0:	683a      	ldr	r2, [r7, #0]
 80028d2:	429a      	cmp	r2, r3
 80028d4:	d910      	bls.n	80028f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028d6:	4b67      	ldr	r3, [pc, #412]	@ (8002a74 <HAL_RCC_ClockConfig+0x1c0>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f023 0207 	bic.w	r2, r3, #7
 80028de:	4965      	ldr	r1, [pc, #404]	@ (8002a74 <HAL_RCC_ClockConfig+0x1c0>)
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	4313      	orrs	r3, r2
 80028e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028e6:	4b63      	ldr	r3, [pc, #396]	@ (8002a74 <HAL_RCC_ClockConfig+0x1c0>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 0307 	and.w	r3, r3, #7
 80028ee:	683a      	ldr	r2, [r7, #0]
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d001      	beq.n	80028f8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80028f4:	2301      	movs	r3, #1
 80028f6:	e0b8      	b.n	8002a6a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f003 0302 	and.w	r3, r3, #2
 8002900:	2b00      	cmp	r3, #0
 8002902:	d020      	beq.n	8002946 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 0304 	and.w	r3, r3, #4
 800290c:	2b00      	cmp	r3, #0
 800290e:	d005      	beq.n	800291c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002910:	4b59      	ldr	r3, [pc, #356]	@ (8002a78 <HAL_RCC_ClockConfig+0x1c4>)
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	4a58      	ldr	r2, [pc, #352]	@ (8002a78 <HAL_RCC_ClockConfig+0x1c4>)
 8002916:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800291a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f003 0308 	and.w	r3, r3, #8
 8002924:	2b00      	cmp	r3, #0
 8002926:	d005      	beq.n	8002934 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002928:	4b53      	ldr	r3, [pc, #332]	@ (8002a78 <HAL_RCC_ClockConfig+0x1c4>)
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	4a52      	ldr	r2, [pc, #328]	@ (8002a78 <HAL_RCC_ClockConfig+0x1c4>)
 800292e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002932:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002934:	4b50      	ldr	r3, [pc, #320]	@ (8002a78 <HAL_RCC_ClockConfig+0x1c4>)
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	494d      	ldr	r1, [pc, #308]	@ (8002a78 <HAL_RCC_ClockConfig+0x1c4>)
 8002942:	4313      	orrs	r3, r2
 8002944:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0301 	and.w	r3, r3, #1
 800294e:	2b00      	cmp	r3, #0
 8002950:	d040      	beq.n	80029d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	2b01      	cmp	r3, #1
 8002958:	d107      	bne.n	800296a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800295a:	4b47      	ldr	r3, [pc, #284]	@ (8002a78 <HAL_RCC_ClockConfig+0x1c4>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002962:	2b00      	cmp	r3, #0
 8002964:	d115      	bne.n	8002992 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	e07f      	b.n	8002a6a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	2b02      	cmp	r3, #2
 8002970:	d107      	bne.n	8002982 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002972:	4b41      	ldr	r3, [pc, #260]	@ (8002a78 <HAL_RCC_ClockConfig+0x1c4>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800297a:	2b00      	cmp	r3, #0
 800297c:	d109      	bne.n	8002992 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	e073      	b.n	8002a6a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002982:	4b3d      	ldr	r3, [pc, #244]	@ (8002a78 <HAL_RCC_ClockConfig+0x1c4>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f003 0302 	and.w	r3, r3, #2
 800298a:	2b00      	cmp	r3, #0
 800298c:	d101      	bne.n	8002992 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	e06b      	b.n	8002a6a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002992:	4b39      	ldr	r3, [pc, #228]	@ (8002a78 <HAL_RCC_ClockConfig+0x1c4>)
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	f023 0203 	bic.w	r2, r3, #3
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	4936      	ldr	r1, [pc, #216]	@ (8002a78 <HAL_RCC_ClockConfig+0x1c4>)
 80029a0:	4313      	orrs	r3, r2
 80029a2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029a4:	f7fe fda2 	bl	80014ec <HAL_GetTick>
 80029a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029aa:	e00a      	b.n	80029c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029ac:	f7fe fd9e 	bl	80014ec <HAL_GetTick>
 80029b0:	4602      	mov	r2, r0
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d901      	bls.n	80029c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80029be:	2303      	movs	r3, #3
 80029c0:	e053      	b.n	8002a6a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029c2:	4b2d      	ldr	r3, [pc, #180]	@ (8002a78 <HAL_RCC_ClockConfig+0x1c4>)
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	f003 020c 	and.w	r2, r3, #12
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	009b      	lsls	r3, r3, #2
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d1eb      	bne.n	80029ac <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80029d4:	4b27      	ldr	r3, [pc, #156]	@ (8002a74 <HAL_RCC_ClockConfig+0x1c0>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 0307 	and.w	r3, r3, #7
 80029dc:	683a      	ldr	r2, [r7, #0]
 80029de:	429a      	cmp	r2, r3
 80029e0:	d210      	bcs.n	8002a04 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029e2:	4b24      	ldr	r3, [pc, #144]	@ (8002a74 <HAL_RCC_ClockConfig+0x1c0>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f023 0207 	bic.w	r2, r3, #7
 80029ea:	4922      	ldr	r1, [pc, #136]	@ (8002a74 <HAL_RCC_ClockConfig+0x1c0>)
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	4313      	orrs	r3, r2
 80029f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029f2:	4b20      	ldr	r3, [pc, #128]	@ (8002a74 <HAL_RCC_ClockConfig+0x1c0>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0307 	and.w	r3, r3, #7
 80029fa:	683a      	ldr	r2, [r7, #0]
 80029fc:	429a      	cmp	r2, r3
 80029fe:	d001      	beq.n	8002a04 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002a00:	2301      	movs	r3, #1
 8002a02:	e032      	b.n	8002a6a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f003 0304 	and.w	r3, r3, #4
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d008      	beq.n	8002a22 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a10:	4b19      	ldr	r3, [pc, #100]	@ (8002a78 <HAL_RCC_ClockConfig+0x1c4>)
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	68db      	ldr	r3, [r3, #12]
 8002a1c:	4916      	ldr	r1, [pc, #88]	@ (8002a78 <HAL_RCC_ClockConfig+0x1c4>)
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f003 0308 	and.w	r3, r3, #8
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d009      	beq.n	8002a42 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002a2e:	4b12      	ldr	r3, [pc, #72]	@ (8002a78 <HAL_RCC_ClockConfig+0x1c4>)
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	691b      	ldr	r3, [r3, #16]
 8002a3a:	00db      	lsls	r3, r3, #3
 8002a3c:	490e      	ldr	r1, [pc, #56]	@ (8002a78 <HAL_RCC_ClockConfig+0x1c4>)
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002a42:	f000 f821 	bl	8002a88 <HAL_RCC_GetSysClockFreq>
 8002a46:	4602      	mov	r2, r0
 8002a48:	4b0b      	ldr	r3, [pc, #44]	@ (8002a78 <HAL_RCC_ClockConfig+0x1c4>)
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	091b      	lsrs	r3, r3, #4
 8002a4e:	f003 030f 	and.w	r3, r3, #15
 8002a52:	490a      	ldr	r1, [pc, #40]	@ (8002a7c <HAL_RCC_ClockConfig+0x1c8>)
 8002a54:	5ccb      	ldrb	r3, [r1, r3]
 8002a56:	fa22 f303 	lsr.w	r3, r2, r3
 8002a5a:	4a09      	ldr	r2, [pc, #36]	@ (8002a80 <HAL_RCC_ClockConfig+0x1cc>)
 8002a5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002a5e:	4b09      	ldr	r3, [pc, #36]	@ (8002a84 <HAL_RCC_ClockConfig+0x1d0>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4618      	mov	r0, r3
 8002a64:	f7fe fd00 	bl	8001468 <HAL_InitTick>

  return HAL_OK;
 8002a68:	2300      	movs	r3, #0
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3710      	adds	r7, #16
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	bf00      	nop
 8002a74:	40022000 	.word	0x40022000
 8002a78:	40021000 	.word	0x40021000
 8002a7c:	0800371c 	.word	0x0800371c
 8002a80:	20000004 	.word	0x20000004
 8002a84:	20000008 	.word	0x20000008

08002a88 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b087      	sub	sp, #28
 8002a8c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	60fb      	str	r3, [r7, #12]
 8002a92:	2300      	movs	r3, #0
 8002a94:	60bb      	str	r3, [r7, #8]
 8002a96:	2300      	movs	r3, #0
 8002a98:	617b      	str	r3, [r7, #20]
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002aa2:	4b1e      	ldr	r3, [pc, #120]	@ (8002b1c <HAL_RCC_GetSysClockFreq+0x94>)
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	f003 030c 	and.w	r3, r3, #12
 8002aae:	2b04      	cmp	r3, #4
 8002ab0:	d002      	beq.n	8002ab8 <HAL_RCC_GetSysClockFreq+0x30>
 8002ab2:	2b08      	cmp	r3, #8
 8002ab4:	d003      	beq.n	8002abe <HAL_RCC_GetSysClockFreq+0x36>
 8002ab6:	e027      	b.n	8002b08 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ab8:	4b19      	ldr	r3, [pc, #100]	@ (8002b20 <HAL_RCC_GetSysClockFreq+0x98>)
 8002aba:	613b      	str	r3, [r7, #16]
      break;
 8002abc:	e027      	b.n	8002b0e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	0c9b      	lsrs	r3, r3, #18
 8002ac2:	f003 030f 	and.w	r3, r3, #15
 8002ac6:	4a17      	ldr	r2, [pc, #92]	@ (8002b24 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002ac8:	5cd3      	ldrb	r3, [r2, r3]
 8002aca:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d010      	beq.n	8002af8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002ad6:	4b11      	ldr	r3, [pc, #68]	@ (8002b1c <HAL_RCC_GetSysClockFreq+0x94>)
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	0c5b      	lsrs	r3, r3, #17
 8002adc:	f003 0301 	and.w	r3, r3, #1
 8002ae0:	4a11      	ldr	r2, [pc, #68]	@ (8002b28 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002ae2:	5cd3      	ldrb	r3, [r2, r3]
 8002ae4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	4a0d      	ldr	r2, [pc, #52]	@ (8002b20 <HAL_RCC_GetSysClockFreq+0x98>)
 8002aea:	fb03 f202 	mul.w	r2, r3, r2
 8002aee:	68bb      	ldr	r3, [r7, #8]
 8002af0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002af4:	617b      	str	r3, [r7, #20]
 8002af6:	e004      	b.n	8002b02 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	4a0c      	ldr	r2, [pc, #48]	@ (8002b2c <HAL_RCC_GetSysClockFreq+0xa4>)
 8002afc:	fb02 f303 	mul.w	r3, r2, r3
 8002b00:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	613b      	str	r3, [r7, #16]
      break;
 8002b06:	e002      	b.n	8002b0e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002b08:	4b05      	ldr	r3, [pc, #20]	@ (8002b20 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b0a:	613b      	str	r3, [r7, #16]
      break;
 8002b0c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b0e:	693b      	ldr	r3, [r7, #16]
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	371c      	adds	r7, #28
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bc80      	pop	{r7}
 8002b18:	4770      	bx	lr
 8002b1a:	bf00      	nop
 8002b1c:	40021000 	.word	0x40021000
 8002b20:	007a1200 	.word	0x007a1200
 8002b24:	08003734 	.word	0x08003734
 8002b28:	08003744 	.word	0x08003744
 8002b2c:	003d0900 	.word	0x003d0900

08002b30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b30:	b480      	push	{r7}
 8002b32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b34:	4b02      	ldr	r3, [pc, #8]	@ (8002b40 <HAL_RCC_GetHCLKFreq+0x10>)
 8002b36:	681b      	ldr	r3, [r3, #0]
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bc80      	pop	{r7}
 8002b3e:	4770      	bx	lr
 8002b40:	20000004 	.word	0x20000004

08002b44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002b48:	f7ff fff2 	bl	8002b30 <HAL_RCC_GetHCLKFreq>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	4b05      	ldr	r3, [pc, #20]	@ (8002b64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	0a1b      	lsrs	r3, r3, #8
 8002b54:	f003 0307 	and.w	r3, r3, #7
 8002b58:	4903      	ldr	r1, [pc, #12]	@ (8002b68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b5a:	5ccb      	ldrb	r3, [r1, r3]
 8002b5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	bd80      	pop	{r7, pc}
 8002b64:	40021000 	.word	0x40021000
 8002b68:	0800372c 	.word	0x0800372c

08002b6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002b70:	f7ff ffde 	bl	8002b30 <HAL_RCC_GetHCLKFreq>
 8002b74:	4602      	mov	r2, r0
 8002b76:	4b05      	ldr	r3, [pc, #20]	@ (8002b8c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	0adb      	lsrs	r3, r3, #11
 8002b7c:	f003 0307 	and.w	r3, r3, #7
 8002b80:	4903      	ldr	r1, [pc, #12]	@ (8002b90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b82:	5ccb      	ldrb	r3, [r1, r3]
 8002b84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	bd80      	pop	{r7, pc}
 8002b8c:	40021000 	.word	0x40021000
 8002b90:	0800372c 	.word	0x0800372c

08002b94 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b085      	sub	sp, #20
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002b9c:	4b0a      	ldr	r3, [pc, #40]	@ (8002bc8 <RCC_Delay+0x34>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a0a      	ldr	r2, [pc, #40]	@ (8002bcc <RCC_Delay+0x38>)
 8002ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ba6:	0a5b      	lsrs	r3, r3, #9
 8002ba8:	687a      	ldr	r2, [r7, #4]
 8002baa:	fb02 f303 	mul.w	r3, r2, r3
 8002bae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002bb0:	bf00      	nop
  }
  while (Delay --);
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	1e5a      	subs	r2, r3, #1
 8002bb6:	60fa      	str	r2, [r7, #12]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d1f9      	bne.n	8002bb0 <RCC_Delay+0x1c>
}
 8002bbc:	bf00      	nop
 8002bbe:	bf00      	nop
 8002bc0:	3714      	adds	r7, #20
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bc80      	pop	{r7}
 8002bc6:	4770      	bx	lr
 8002bc8:	20000004 	.word	0x20000004
 8002bcc:	10624dd3 	.word	0x10624dd3

08002bd0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b082      	sub	sp, #8
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d101      	bne.n	8002be2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e076      	b.n	8002cd0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d108      	bne.n	8002bfc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002bf2:	d009      	beq.n	8002c08 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	61da      	str	r2, [r3, #28]
 8002bfa:	e005      	b.n	8002c08 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2200      	movs	r2, #0
 8002c06:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d106      	bne.n	8002c28 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002c22:	6878      	ldr	r0, [r7, #4]
 8002c24:	f7fe fad4 	bl	80011d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2202      	movs	r2, #2
 8002c2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c3e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002c50:	431a      	orrs	r2, r3
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	68db      	ldr	r3, [r3, #12]
 8002c56:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c5a:	431a      	orrs	r2, r3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	691b      	ldr	r3, [r3, #16]
 8002c60:	f003 0302 	and.w	r3, r3, #2
 8002c64:	431a      	orrs	r2, r3
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	695b      	ldr	r3, [r3, #20]
 8002c6a:	f003 0301 	and.w	r3, r3, #1
 8002c6e:	431a      	orrs	r2, r3
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	699b      	ldr	r3, [r3, #24]
 8002c74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c78:	431a      	orrs	r2, r3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	69db      	ldr	r3, [r3, #28]
 8002c7e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002c82:	431a      	orrs	r2, r3
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6a1b      	ldr	r3, [r3, #32]
 8002c88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c8c:	ea42 0103 	orr.w	r1, r2, r3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c94:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	430a      	orrs	r2, r1
 8002c9e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	699b      	ldr	r3, [r3, #24]
 8002ca4:	0c1a      	lsrs	r2, r3, #16
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f002 0204 	and.w	r2, r2, #4
 8002cae:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	69da      	ldr	r2, [r3, #28]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002cbe:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2201      	movs	r2, #1
 8002cca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002cce:	2300      	movs	r3, #0
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	3708      	adds	r7, #8
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}

08002cd8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b08a      	sub	sp, #40	@ 0x28
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	60f8      	str	r0, [r7, #12]
 8002ce0:	60b9      	str	r1, [r7, #8]
 8002ce2:	607a      	str	r2, [r7, #4]
 8002ce4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002cea:	f7fe fbff 	bl	80014ec <HAL_GetTick>
 8002cee:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002cf6:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002cfe:	887b      	ldrh	r3, [r7, #2]
 8002d00:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002d02:	7ffb      	ldrb	r3, [r7, #31]
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d00c      	beq.n	8002d22 <HAL_SPI_TransmitReceive+0x4a>
 8002d08:	69bb      	ldr	r3, [r7, #24]
 8002d0a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002d0e:	d106      	bne.n	8002d1e <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d102      	bne.n	8002d1e <HAL_SPI_TransmitReceive+0x46>
 8002d18:	7ffb      	ldrb	r3, [r7, #31]
 8002d1a:	2b04      	cmp	r3, #4
 8002d1c:	d001      	beq.n	8002d22 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002d1e:	2302      	movs	r3, #2
 8002d20:	e17f      	b.n	8003022 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d005      	beq.n	8002d34 <HAL_SPI_TransmitReceive+0x5c>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d002      	beq.n	8002d34 <HAL_SPI_TransmitReceive+0x5c>
 8002d2e:	887b      	ldrh	r3, [r7, #2]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d101      	bne.n	8002d38 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	e174      	b.n	8003022 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002d3e:	2b01      	cmp	r3, #1
 8002d40:	d101      	bne.n	8002d46 <HAL_SPI_TransmitReceive+0x6e>
 8002d42:	2302      	movs	r3, #2
 8002d44:	e16d      	b.n	8003022 <HAL_SPI_TransmitReceive+0x34a>
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2201      	movs	r2, #1
 8002d4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002d54:	b2db      	uxtb	r3, r3
 8002d56:	2b04      	cmp	r3, #4
 8002d58:	d003      	beq.n	8002d62 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	2205      	movs	r2, #5
 8002d5e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	2200      	movs	r2, #0
 8002d66:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	687a      	ldr	r2, [r7, #4]
 8002d6c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	887a      	ldrh	r2, [r7, #2]
 8002d72:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	887a      	ldrh	r2, [r7, #2]
 8002d78:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	68ba      	ldr	r2, [r7, #8]
 8002d7e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	887a      	ldrh	r2, [r7, #2]
 8002d84:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	887a      	ldrh	r2, [r7, #2]
 8002d8a:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	2200      	movs	r2, #0
 8002d90:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2200      	movs	r2, #0
 8002d96:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002da2:	2b40      	cmp	r3, #64	@ 0x40
 8002da4:	d007      	beq.n	8002db6 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	681a      	ldr	r2, [r3, #0]
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002db4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	68db      	ldr	r3, [r3, #12]
 8002dba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002dbe:	d17e      	bne.n	8002ebe <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d002      	beq.n	8002dce <HAL_SPI_TransmitReceive+0xf6>
 8002dc8:	8afb      	ldrh	r3, [r7, #22]
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	d16c      	bne.n	8002ea8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dd2:	881a      	ldrh	r2, [r3, #0]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dde:	1c9a      	adds	r2, r3, #2
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002de8:	b29b      	uxth	r3, r3
 8002dea:	3b01      	subs	r3, #1
 8002dec:	b29a      	uxth	r2, r3
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002df2:	e059      	b.n	8002ea8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	f003 0302 	and.w	r3, r3, #2
 8002dfe:	2b02      	cmp	r3, #2
 8002e00:	d11b      	bne.n	8002e3a <HAL_SPI_TransmitReceive+0x162>
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002e06:	b29b      	uxth	r3, r3
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d016      	beq.n	8002e3a <HAL_SPI_TransmitReceive+0x162>
 8002e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d113      	bne.n	8002e3a <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e16:	881a      	ldrh	r2, [r3, #0]
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e22:	1c9a      	adds	r2, r3, #2
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002e2c:	b29b      	uxth	r3, r3
 8002e2e:	3b01      	subs	r3, #1
 8002e30:	b29a      	uxth	r2, r3
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002e36:	2300      	movs	r3, #0
 8002e38:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	f003 0301 	and.w	r3, r3, #1
 8002e44:	2b01      	cmp	r3, #1
 8002e46:	d119      	bne.n	8002e7c <HAL_SPI_TransmitReceive+0x1a4>
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e4c:	b29b      	uxth	r3, r3
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d014      	beq.n	8002e7c <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	68da      	ldr	r2, [r3, #12]
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e5c:	b292      	uxth	r2, r2
 8002e5e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e64:	1c9a      	adds	r2, r3, #2
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e6e:	b29b      	uxth	r3, r3
 8002e70:	3b01      	subs	r3, #1
 8002e72:	b29a      	uxth	r2, r3
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002e7c:	f7fe fb36 	bl	80014ec <HAL_GetTick>
 8002e80:	4602      	mov	r2, r0
 8002e82:	6a3b      	ldr	r3, [r7, #32]
 8002e84:	1ad3      	subs	r3, r2, r3
 8002e86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	d80d      	bhi.n	8002ea8 <HAL_SPI_TransmitReceive+0x1d0>
 8002e8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e92:	d009      	beq.n	8002ea8 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	2201      	movs	r2, #1
 8002e98:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002ea4:	2303      	movs	r3, #3
 8002ea6:	e0bc      	b.n	8003022 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002eac:	b29b      	uxth	r3, r3
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d1a0      	bne.n	8002df4 <HAL_SPI_TransmitReceive+0x11c>
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002eb6:	b29b      	uxth	r3, r3
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d19b      	bne.n	8002df4 <HAL_SPI_TransmitReceive+0x11c>
 8002ebc:	e082      	b.n	8002fc4 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d002      	beq.n	8002ecc <HAL_SPI_TransmitReceive+0x1f4>
 8002ec6:	8afb      	ldrh	r3, [r7, #22]
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d171      	bne.n	8002fb0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	330c      	adds	r3, #12
 8002ed6:	7812      	ldrb	r2, [r2, #0]
 8002ed8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ede:	1c5a      	adds	r2, r3, #1
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ee8:	b29b      	uxth	r3, r3
 8002eea:	3b01      	subs	r3, #1
 8002eec:	b29a      	uxth	r2, r3
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002ef2:	e05d      	b.n	8002fb0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	f003 0302 	and.w	r3, r3, #2
 8002efe:	2b02      	cmp	r3, #2
 8002f00:	d11c      	bne.n	8002f3c <HAL_SPI_TransmitReceive+0x264>
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002f06:	b29b      	uxth	r3, r3
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d017      	beq.n	8002f3c <HAL_SPI_TransmitReceive+0x264>
 8002f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f0e:	2b01      	cmp	r3, #1
 8002f10:	d114      	bne.n	8002f3c <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	330c      	adds	r3, #12
 8002f1c:	7812      	ldrb	r2, [r2, #0]
 8002f1e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f24:	1c5a      	adds	r2, r3, #1
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002f2e:	b29b      	uxth	r3, r3
 8002f30:	3b01      	subs	r3, #1
 8002f32:	b29a      	uxth	r2, r3
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	f003 0301 	and.w	r3, r3, #1
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d119      	bne.n	8002f7e <HAL_SPI_TransmitReceive+0x2a6>
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f4e:	b29b      	uxth	r3, r3
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d014      	beq.n	8002f7e <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	68da      	ldr	r2, [r3, #12]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f5e:	b2d2      	uxtb	r2, r2
 8002f60:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f66:	1c5a      	adds	r2, r3, #1
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f70:	b29b      	uxth	r3, r3
 8002f72:	3b01      	subs	r3, #1
 8002f74:	b29a      	uxth	r2, r3
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002f7e:	f7fe fab5 	bl	80014ec <HAL_GetTick>
 8002f82:	4602      	mov	r2, r0
 8002f84:	6a3b      	ldr	r3, [r7, #32]
 8002f86:	1ad3      	subs	r3, r2, r3
 8002f88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002f8a:	429a      	cmp	r2, r3
 8002f8c:	d803      	bhi.n	8002f96 <HAL_SPI_TransmitReceive+0x2be>
 8002f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f94:	d102      	bne.n	8002f9c <HAL_SPI_TransmitReceive+0x2c4>
 8002f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d109      	bne.n	8002fb0 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002fac:	2303      	movs	r3, #3
 8002fae:	e038      	b.n	8003022 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002fb4:	b29b      	uxth	r3, r3
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d19c      	bne.n	8002ef4 <HAL_SPI_TransmitReceive+0x21c>
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002fbe:	b29b      	uxth	r3, r3
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d197      	bne.n	8002ef4 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002fc4:	6a3a      	ldr	r2, [r7, #32]
 8002fc6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002fc8:	68f8      	ldr	r0, [r7, #12]
 8002fca:	f000 f8b7 	bl	800313c <SPI_EndRxTxTransaction>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d008      	beq.n	8002fe6 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	2220      	movs	r2, #32
 8002fd8:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e01d      	b.n	8003022 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	689b      	ldr	r3, [r3, #8]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d10a      	bne.n	8003004 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002fee:	2300      	movs	r3, #0
 8002ff0:	613b      	str	r3, [r7, #16]
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	68db      	ldr	r3, [r3, #12]
 8002ff8:	613b      	str	r3, [r7, #16]
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	613b      	str	r3, [r7, #16]
 8003002:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2201      	movs	r2, #1
 8003008:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2200      	movs	r2, #0
 8003010:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003018:	2b00      	cmp	r3, #0
 800301a:	d001      	beq.n	8003020 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	e000      	b.n	8003022 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8003020:	2300      	movs	r3, #0
  }
}
 8003022:	4618      	mov	r0, r3
 8003024:	3728      	adds	r7, #40	@ 0x28
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
	...

0800302c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b088      	sub	sp, #32
 8003030:	af00      	add	r7, sp, #0
 8003032:	60f8      	str	r0, [r7, #12]
 8003034:	60b9      	str	r1, [r7, #8]
 8003036:	603b      	str	r3, [r7, #0]
 8003038:	4613      	mov	r3, r2
 800303a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800303c:	f7fe fa56 	bl	80014ec <HAL_GetTick>
 8003040:	4602      	mov	r2, r0
 8003042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003044:	1a9b      	subs	r3, r3, r2
 8003046:	683a      	ldr	r2, [r7, #0]
 8003048:	4413      	add	r3, r2
 800304a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800304c:	f7fe fa4e 	bl	80014ec <HAL_GetTick>
 8003050:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003052:	4b39      	ldr	r3, [pc, #228]	@ (8003138 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	015b      	lsls	r3, r3, #5
 8003058:	0d1b      	lsrs	r3, r3, #20
 800305a:	69fa      	ldr	r2, [r7, #28]
 800305c:	fb02 f303 	mul.w	r3, r2, r3
 8003060:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003062:	e054      	b.n	800310e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	f1b3 3fff 	cmp.w	r3, #4294967295
 800306a:	d050      	beq.n	800310e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800306c:	f7fe fa3e 	bl	80014ec <HAL_GetTick>
 8003070:	4602      	mov	r2, r0
 8003072:	69bb      	ldr	r3, [r7, #24]
 8003074:	1ad3      	subs	r3, r2, r3
 8003076:	69fa      	ldr	r2, [r7, #28]
 8003078:	429a      	cmp	r2, r3
 800307a:	d902      	bls.n	8003082 <SPI_WaitFlagStateUntilTimeout+0x56>
 800307c:	69fb      	ldr	r3, [r7, #28]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d13d      	bne.n	80030fe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	685a      	ldr	r2, [r3, #4]
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003090:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800309a:	d111      	bne.n	80030c0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80030a4:	d004      	beq.n	80030b0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030ae:	d107      	bne.n	80030c0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80030be:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030c8:	d10f      	bne.n	80030ea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80030d8:	601a      	str	r2, [r3, #0]
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80030e8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	2201      	movs	r2, #1
 80030ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2200      	movs	r2, #0
 80030f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80030fa:	2303      	movs	r3, #3
 80030fc:	e017      	b.n	800312e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d101      	bne.n	8003108 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003104:	2300      	movs	r3, #0
 8003106:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	3b01      	subs	r3, #1
 800310c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	689a      	ldr	r2, [r3, #8]
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	4013      	ands	r3, r2
 8003118:	68ba      	ldr	r2, [r7, #8]
 800311a:	429a      	cmp	r2, r3
 800311c:	bf0c      	ite	eq
 800311e:	2301      	moveq	r3, #1
 8003120:	2300      	movne	r3, #0
 8003122:	b2db      	uxtb	r3, r3
 8003124:	461a      	mov	r2, r3
 8003126:	79fb      	ldrb	r3, [r7, #7]
 8003128:	429a      	cmp	r2, r3
 800312a:	d19b      	bne.n	8003064 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800312c:	2300      	movs	r3, #0
}
 800312e:	4618      	mov	r0, r3
 8003130:	3720      	adds	r7, #32
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	20000004 	.word	0x20000004

0800313c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b086      	sub	sp, #24
 8003140:	af02      	add	r7, sp, #8
 8003142:	60f8      	str	r0, [r7, #12]
 8003144:	60b9      	str	r1, [r7, #8]
 8003146:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	9300      	str	r3, [sp, #0]
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	2201      	movs	r2, #1
 8003150:	2102      	movs	r1, #2
 8003152:	68f8      	ldr	r0, [r7, #12]
 8003154:	f7ff ff6a 	bl	800302c <SPI_WaitFlagStateUntilTimeout>
 8003158:	4603      	mov	r3, r0
 800315a:	2b00      	cmp	r3, #0
 800315c:	d007      	beq.n	800316e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003162:	f043 0220 	orr.w	r2, r3, #32
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800316a:	2303      	movs	r3, #3
 800316c:	e013      	b.n	8003196 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	9300      	str	r3, [sp, #0]
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	2200      	movs	r2, #0
 8003176:	2180      	movs	r1, #128	@ 0x80
 8003178:	68f8      	ldr	r0, [r7, #12]
 800317a:	f7ff ff57 	bl	800302c <SPI_WaitFlagStateUntilTimeout>
 800317e:	4603      	mov	r3, r0
 8003180:	2b00      	cmp	r3, #0
 8003182:	d007      	beq.n	8003194 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003188:	f043 0220 	orr.w	r2, r3, #32
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003190:	2303      	movs	r3, #3
 8003192:	e000      	b.n	8003196 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8003194:	2300      	movs	r3, #0
}
 8003196:	4618      	mov	r0, r3
 8003198:	3710      	adds	r7, #16
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}

0800319e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800319e:	b580      	push	{r7, lr}
 80031a0:	b082      	sub	sp, #8
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d101      	bne.n	80031b0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e042      	b.n	8003236 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031b6:	b2db      	uxtb	r3, r3
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d106      	bne.n	80031ca <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2200      	movs	r2, #0
 80031c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80031c4:	6878      	ldr	r0, [r7, #4]
 80031c6:	f7fe f84d 	bl	8001264 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2224      	movs	r2, #36	@ 0x24
 80031ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	68da      	ldr	r2, [r3, #12]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80031e0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80031e2:	6878      	ldr	r0, [r7, #4]
 80031e4:	f000 f972 	bl	80034cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	691a      	ldr	r2, [r3, #16]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80031f6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	695a      	ldr	r2, [r3, #20]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003206:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	68da      	ldr	r2, [r3, #12]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003216:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2200      	movs	r2, #0
 800321c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2220      	movs	r2, #32
 8003222:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2220      	movs	r2, #32
 800322a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2200      	movs	r2, #0
 8003232:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003234:	2300      	movs	r3, #0
}
 8003236:	4618      	mov	r0, r3
 8003238:	3708      	adds	r7, #8
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}

0800323e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800323e:	b580      	push	{r7, lr}
 8003240:	b08a      	sub	sp, #40	@ 0x28
 8003242:	af02      	add	r7, sp, #8
 8003244:	60f8      	str	r0, [r7, #12]
 8003246:	60b9      	str	r1, [r7, #8]
 8003248:	603b      	str	r3, [r7, #0]
 800324a:	4613      	mov	r3, r2
 800324c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800324e:	2300      	movs	r3, #0
 8003250:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003258:	b2db      	uxtb	r3, r3
 800325a:	2b20      	cmp	r3, #32
 800325c:	d175      	bne.n	800334a <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d002      	beq.n	800326a <HAL_UART_Transmit+0x2c>
 8003264:	88fb      	ldrh	r3, [r7, #6]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d101      	bne.n	800326e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800326a:	2301      	movs	r3, #1
 800326c:	e06e      	b.n	800334c <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2200      	movs	r2, #0
 8003272:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	2221      	movs	r2, #33	@ 0x21
 8003278:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800327c:	f7fe f936 	bl	80014ec <HAL_GetTick>
 8003280:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	88fa      	ldrh	r2, [r7, #6]
 8003286:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	88fa      	ldrh	r2, [r7, #6]
 800328c:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003296:	d108      	bne.n	80032aa <HAL_UART_Transmit+0x6c>
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	691b      	ldr	r3, [r3, #16]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d104      	bne.n	80032aa <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80032a0:	2300      	movs	r3, #0
 80032a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	61bb      	str	r3, [r7, #24]
 80032a8:	e003      	b.n	80032b2 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80032ae:	2300      	movs	r3, #0
 80032b0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80032b2:	e02e      	b.n	8003312 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	9300      	str	r3, [sp, #0]
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	2200      	movs	r2, #0
 80032bc:	2180      	movs	r1, #128	@ 0x80
 80032be:	68f8      	ldr	r0, [r7, #12]
 80032c0:	f000 f848 	bl	8003354 <UART_WaitOnFlagUntilTimeout>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d005      	beq.n	80032d6 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2220      	movs	r2, #32
 80032ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80032d2:	2303      	movs	r3, #3
 80032d4:	e03a      	b.n	800334c <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80032d6:	69fb      	ldr	r3, [r7, #28]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d10b      	bne.n	80032f4 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80032dc:	69bb      	ldr	r3, [r7, #24]
 80032de:	881b      	ldrh	r3, [r3, #0]
 80032e0:	461a      	mov	r2, r3
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80032ea:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80032ec:	69bb      	ldr	r3, [r7, #24]
 80032ee:	3302      	adds	r3, #2
 80032f0:	61bb      	str	r3, [r7, #24]
 80032f2:	e007      	b.n	8003304 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80032f4:	69fb      	ldr	r3, [r7, #28]
 80032f6:	781a      	ldrb	r2, [r3, #0]
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	3301      	adds	r3, #1
 8003302:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003308:	b29b      	uxth	r3, r3
 800330a:	3b01      	subs	r3, #1
 800330c:	b29a      	uxth	r2, r3
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003316:	b29b      	uxth	r3, r3
 8003318:	2b00      	cmp	r3, #0
 800331a:	d1cb      	bne.n	80032b4 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	9300      	str	r3, [sp, #0]
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	2200      	movs	r2, #0
 8003324:	2140      	movs	r1, #64	@ 0x40
 8003326:	68f8      	ldr	r0, [r7, #12]
 8003328:	f000 f814 	bl	8003354 <UART_WaitOnFlagUntilTimeout>
 800332c:	4603      	mov	r3, r0
 800332e:	2b00      	cmp	r3, #0
 8003330:	d005      	beq.n	800333e <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2220      	movs	r2, #32
 8003336:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800333a:	2303      	movs	r3, #3
 800333c:	e006      	b.n	800334c <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	2220      	movs	r2, #32
 8003342:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003346:	2300      	movs	r3, #0
 8003348:	e000      	b.n	800334c <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800334a:	2302      	movs	r3, #2
  }
}
 800334c:	4618      	mov	r0, r3
 800334e:	3720      	adds	r7, #32
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}

08003354 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b086      	sub	sp, #24
 8003358:	af00      	add	r7, sp, #0
 800335a:	60f8      	str	r0, [r7, #12]
 800335c:	60b9      	str	r1, [r7, #8]
 800335e:	603b      	str	r3, [r7, #0]
 8003360:	4613      	mov	r3, r2
 8003362:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003364:	e03b      	b.n	80033de <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003366:	6a3b      	ldr	r3, [r7, #32]
 8003368:	f1b3 3fff 	cmp.w	r3, #4294967295
 800336c:	d037      	beq.n	80033de <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800336e:	f7fe f8bd 	bl	80014ec <HAL_GetTick>
 8003372:	4602      	mov	r2, r0
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	1ad3      	subs	r3, r2, r3
 8003378:	6a3a      	ldr	r2, [r7, #32]
 800337a:	429a      	cmp	r2, r3
 800337c:	d302      	bcc.n	8003384 <UART_WaitOnFlagUntilTimeout+0x30>
 800337e:	6a3b      	ldr	r3, [r7, #32]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d101      	bne.n	8003388 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003384:	2303      	movs	r3, #3
 8003386:	e03a      	b.n	80033fe <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	68db      	ldr	r3, [r3, #12]
 800338e:	f003 0304 	and.w	r3, r3, #4
 8003392:	2b00      	cmp	r3, #0
 8003394:	d023      	beq.n	80033de <UART_WaitOnFlagUntilTimeout+0x8a>
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	2b80      	cmp	r3, #128	@ 0x80
 800339a:	d020      	beq.n	80033de <UART_WaitOnFlagUntilTimeout+0x8a>
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	2b40      	cmp	r3, #64	@ 0x40
 80033a0:	d01d      	beq.n	80033de <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f003 0308 	and.w	r3, r3, #8
 80033ac:	2b08      	cmp	r3, #8
 80033ae:	d116      	bne.n	80033de <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80033b0:	2300      	movs	r3, #0
 80033b2:	617b      	str	r3, [r7, #20]
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	617b      	str	r3, [r7, #20]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	617b      	str	r3, [r7, #20]
 80033c4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80033c6:	68f8      	ldr	r0, [r7, #12]
 80033c8:	f000 f81d 	bl	8003406 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2208      	movs	r2, #8
 80033d0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	2200      	movs	r2, #0
 80033d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e00f      	b.n	80033fe <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	68bb      	ldr	r3, [r7, #8]
 80033e6:	4013      	ands	r3, r2
 80033e8:	68ba      	ldr	r2, [r7, #8]
 80033ea:	429a      	cmp	r2, r3
 80033ec:	bf0c      	ite	eq
 80033ee:	2301      	moveq	r3, #1
 80033f0:	2300      	movne	r3, #0
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	461a      	mov	r2, r3
 80033f6:	79fb      	ldrb	r3, [r7, #7]
 80033f8:	429a      	cmp	r2, r3
 80033fa:	d0b4      	beq.n	8003366 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80033fc:	2300      	movs	r3, #0
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3718      	adds	r7, #24
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}

08003406 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003406:	b480      	push	{r7}
 8003408:	b095      	sub	sp, #84	@ 0x54
 800340a:	af00      	add	r7, sp, #0
 800340c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	330c      	adds	r3, #12
 8003414:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003416:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003418:	e853 3f00 	ldrex	r3, [r3]
 800341c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800341e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003420:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003424:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	330c      	adds	r3, #12
 800342c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800342e:	643a      	str	r2, [r7, #64]	@ 0x40
 8003430:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003432:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003434:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003436:	e841 2300 	strex	r3, r2, [r1]
 800343a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800343c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800343e:	2b00      	cmp	r3, #0
 8003440:	d1e5      	bne.n	800340e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	3314      	adds	r3, #20
 8003448:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800344a:	6a3b      	ldr	r3, [r7, #32]
 800344c:	e853 3f00 	ldrex	r3, [r3]
 8003450:	61fb      	str	r3, [r7, #28]
   return(result);
 8003452:	69fb      	ldr	r3, [r7, #28]
 8003454:	f023 0301 	bic.w	r3, r3, #1
 8003458:	64bb      	str	r3, [r7, #72]	@ 0x48
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	3314      	adds	r3, #20
 8003460:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003462:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003464:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003466:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003468:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800346a:	e841 2300 	strex	r3, r2, [r1]
 800346e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003472:	2b00      	cmp	r3, #0
 8003474:	d1e5      	bne.n	8003442 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800347a:	2b01      	cmp	r3, #1
 800347c:	d119      	bne.n	80034b2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	330c      	adds	r3, #12
 8003484:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	e853 3f00 	ldrex	r3, [r3]
 800348c:	60bb      	str	r3, [r7, #8]
   return(result);
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	f023 0310 	bic.w	r3, r3, #16
 8003494:	647b      	str	r3, [r7, #68]	@ 0x44
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	330c      	adds	r3, #12
 800349c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800349e:	61ba      	str	r2, [r7, #24]
 80034a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034a2:	6979      	ldr	r1, [r7, #20]
 80034a4:	69ba      	ldr	r2, [r7, #24]
 80034a6:	e841 2300 	strex	r3, r2, [r1]
 80034aa:	613b      	str	r3, [r7, #16]
   return(result);
 80034ac:	693b      	ldr	r3, [r7, #16]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d1e5      	bne.n	800347e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2220      	movs	r2, #32
 80034b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2200      	movs	r2, #0
 80034be:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80034c0:	bf00      	nop
 80034c2:	3754      	adds	r7, #84	@ 0x54
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bc80      	pop	{r7}
 80034c8:	4770      	bx	lr
	...

080034cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b084      	sub	sp, #16
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	691b      	ldr	r3, [r3, #16]
 80034da:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	68da      	ldr	r2, [r3, #12]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	430a      	orrs	r2, r1
 80034e8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	689a      	ldr	r2, [r3, #8]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	691b      	ldr	r3, [r3, #16]
 80034f2:	431a      	orrs	r2, r3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	695b      	ldr	r3, [r3, #20]
 80034f8:	4313      	orrs	r3, r2
 80034fa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	68db      	ldr	r3, [r3, #12]
 8003502:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003506:	f023 030c 	bic.w	r3, r3, #12
 800350a:	687a      	ldr	r2, [r7, #4]
 800350c:	6812      	ldr	r2, [r2, #0]
 800350e:	68b9      	ldr	r1, [r7, #8]
 8003510:	430b      	orrs	r3, r1
 8003512:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	695b      	ldr	r3, [r3, #20]
 800351a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	699a      	ldr	r2, [r3, #24]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	430a      	orrs	r2, r1
 8003528:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a2c      	ldr	r2, [pc, #176]	@ (80035e0 <UART_SetConfig+0x114>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d103      	bne.n	800353c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003534:	f7ff fb1a 	bl	8002b6c <HAL_RCC_GetPCLK2Freq>
 8003538:	60f8      	str	r0, [r7, #12]
 800353a:	e002      	b.n	8003542 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800353c:	f7ff fb02 	bl	8002b44 <HAL_RCC_GetPCLK1Freq>
 8003540:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003542:	68fa      	ldr	r2, [r7, #12]
 8003544:	4613      	mov	r3, r2
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	4413      	add	r3, r2
 800354a:	009a      	lsls	r2, r3, #2
 800354c:	441a      	add	r2, r3
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	fbb2 f3f3 	udiv	r3, r2, r3
 8003558:	4a22      	ldr	r2, [pc, #136]	@ (80035e4 <UART_SetConfig+0x118>)
 800355a:	fba2 2303 	umull	r2, r3, r2, r3
 800355e:	095b      	lsrs	r3, r3, #5
 8003560:	0119      	lsls	r1, r3, #4
 8003562:	68fa      	ldr	r2, [r7, #12]
 8003564:	4613      	mov	r3, r2
 8003566:	009b      	lsls	r3, r3, #2
 8003568:	4413      	add	r3, r2
 800356a:	009a      	lsls	r2, r3, #2
 800356c:	441a      	add	r2, r3
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	fbb2 f2f3 	udiv	r2, r2, r3
 8003578:	4b1a      	ldr	r3, [pc, #104]	@ (80035e4 <UART_SetConfig+0x118>)
 800357a:	fba3 0302 	umull	r0, r3, r3, r2
 800357e:	095b      	lsrs	r3, r3, #5
 8003580:	2064      	movs	r0, #100	@ 0x64
 8003582:	fb00 f303 	mul.w	r3, r0, r3
 8003586:	1ad3      	subs	r3, r2, r3
 8003588:	011b      	lsls	r3, r3, #4
 800358a:	3332      	adds	r3, #50	@ 0x32
 800358c:	4a15      	ldr	r2, [pc, #84]	@ (80035e4 <UART_SetConfig+0x118>)
 800358e:	fba2 2303 	umull	r2, r3, r2, r3
 8003592:	095b      	lsrs	r3, r3, #5
 8003594:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003598:	4419      	add	r1, r3
 800359a:	68fa      	ldr	r2, [r7, #12]
 800359c:	4613      	mov	r3, r2
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	4413      	add	r3, r2
 80035a2:	009a      	lsls	r2, r3, #2
 80035a4:	441a      	add	r2, r3
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	009b      	lsls	r3, r3, #2
 80035ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80035b0:	4b0c      	ldr	r3, [pc, #48]	@ (80035e4 <UART_SetConfig+0x118>)
 80035b2:	fba3 0302 	umull	r0, r3, r3, r2
 80035b6:	095b      	lsrs	r3, r3, #5
 80035b8:	2064      	movs	r0, #100	@ 0x64
 80035ba:	fb00 f303 	mul.w	r3, r0, r3
 80035be:	1ad3      	subs	r3, r2, r3
 80035c0:	011b      	lsls	r3, r3, #4
 80035c2:	3332      	adds	r3, #50	@ 0x32
 80035c4:	4a07      	ldr	r2, [pc, #28]	@ (80035e4 <UART_SetConfig+0x118>)
 80035c6:	fba2 2303 	umull	r2, r3, r2, r3
 80035ca:	095b      	lsrs	r3, r3, #5
 80035cc:	f003 020f 	and.w	r2, r3, #15
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	440a      	add	r2, r1
 80035d6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80035d8:	bf00      	nop
 80035da:	3710      	adds	r7, #16
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}
 80035e0:	40013800 	.word	0x40013800
 80035e4:	51eb851f 	.word	0x51eb851f

080035e8 <memcmp>:
 80035e8:	b510      	push	{r4, lr}
 80035ea:	3901      	subs	r1, #1
 80035ec:	4402      	add	r2, r0
 80035ee:	4290      	cmp	r0, r2
 80035f0:	d101      	bne.n	80035f6 <memcmp+0xe>
 80035f2:	2000      	movs	r0, #0
 80035f4:	e005      	b.n	8003602 <memcmp+0x1a>
 80035f6:	7803      	ldrb	r3, [r0, #0]
 80035f8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80035fc:	42a3      	cmp	r3, r4
 80035fe:	d001      	beq.n	8003604 <memcmp+0x1c>
 8003600:	1b18      	subs	r0, r3, r4
 8003602:	bd10      	pop	{r4, pc}
 8003604:	3001      	adds	r0, #1
 8003606:	e7f2      	b.n	80035ee <memcmp+0x6>

08003608 <memset>:
 8003608:	4603      	mov	r3, r0
 800360a:	4402      	add	r2, r0
 800360c:	4293      	cmp	r3, r2
 800360e:	d100      	bne.n	8003612 <memset+0xa>
 8003610:	4770      	bx	lr
 8003612:	f803 1b01 	strb.w	r1, [r3], #1
 8003616:	e7f9      	b.n	800360c <memset+0x4>

08003618 <__libc_init_array>:
 8003618:	b570      	push	{r4, r5, r6, lr}
 800361a:	2600      	movs	r6, #0
 800361c:	4d0c      	ldr	r5, [pc, #48]	@ (8003650 <__libc_init_array+0x38>)
 800361e:	4c0d      	ldr	r4, [pc, #52]	@ (8003654 <__libc_init_array+0x3c>)
 8003620:	1b64      	subs	r4, r4, r5
 8003622:	10a4      	asrs	r4, r4, #2
 8003624:	42a6      	cmp	r6, r4
 8003626:	d109      	bne.n	800363c <__libc_init_array+0x24>
 8003628:	f000 f81a 	bl	8003660 <_init>
 800362c:	2600      	movs	r6, #0
 800362e:	4d0a      	ldr	r5, [pc, #40]	@ (8003658 <__libc_init_array+0x40>)
 8003630:	4c0a      	ldr	r4, [pc, #40]	@ (800365c <__libc_init_array+0x44>)
 8003632:	1b64      	subs	r4, r4, r5
 8003634:	10a4      	asrs	r4, r4, #2
 8003636:	42a6      	cmp	r6, r4
 8003638:	d105      	bne.n	8003646 <__libc_init_array+0x2e>
 800363a:	bd70      	pop	{r4, r5, r6, pc}
 800363c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003640:	4798      	blx	r3
 8003642:	3601      	adds	r6, #1
 8003644:	e7ee      	b.n	8003624 <__libc_init_array+0xc>
 8003646:	f855 3b04 	ldr.w	r3, [r5], #4
 800364a:	4798      	blx	r3
 800364c:	3601      	adds	r6, #1
 800364e:	e7f2      	b.n	8003636 <__libc_init_array+0x1e>
 8003650:	08003750 	.word	0x08003750
 8003654:	08003750 	.word	0x08003750
 8003658:	08003750 	.word	0x08003750
 800365c:	08003754 	.word	0x08003754

08003660 <_init>:
 8003660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003662:	bf00      	nop
 8003664:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003666:	bc08      	pop	{r3}
 8003668:	469e      	mov	lr, r3
 800366a:	4770      	bx	lr

0800366c <_fini>:
 800366c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800366e:	bf00      	nop
 8003670:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003672:	bc08      	pop	{r3}
 8003674:	469e      	mov	lr, r3
 8003676:	4770      	bx	lr
