Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Nov 22 16:25:50 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_synth_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (68)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (68)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/BRAM_reg/DOADO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/BRAM_reg/DOADO[12] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/BRAM_reg/DOADO[13] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/BRAM_reg/DOADO[14] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/BRAM_reg/DOADO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/BRAM_reg/DOADO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/BRAM_reg/DOADO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/BRAM_reg/DOADO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/BRAM_reg/DOADO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/BRAM_reg/DOADO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/BRAM_reg/DOBDO[10] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/BRAM_reg/DOBDO[11] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/BRAM_reg/DOBDO[12] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/BRAM_reg/DOBDO[13] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/BRAM_reg/DOBDO[7] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/BRAM_reg/DOBDO[8] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_mem/BRAM_reg/DOBDO[9] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 8 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.837     -309.710                    910                 2288        0.146        0.000                      0                 2288        3.500        0.000                       0                  1102  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk               -1.837     -309.710                    910                 2288        0.146        0.000                      0                 2288        3.500        0.000                       0                  1102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :          910  Failing Endpoints,  Worst Slack       -1.837ns,  Total Violation     -309.710ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.837ns  (required time - arrival time)
  Source:                 inst_mem/BRAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            data_mem/BRAM_reg_0/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        11.415ns  (logic 2.541ns (22.259%)  route 8.874ns (77.741%))
  Logic Levels:           11  (LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1101, unplaced)      0.584     2.920    inst_mem/CLK
                         RAMB18E1                                     r  inst_mem/BRAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     3.802 f  inst_mem/BRAM_reg/DOADO[2]
                         net (fo=25, unplaced)        0.800     4.602    inst_mem/inst_fetched[2]
                         LUT4 (Prop_lut4_I3_O)        0.124     4.726 f  inst_mem/iType_out_reg[1]_i_2/O
                         net (fo=8, unplaced)         0.487     5.213    inst_mem/iType_out_reg[1]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.337 r  inst_mem/BRAM_reg_1_i_73/O
                         net (fo=256, unplaced)       0.572     5.909    registers/rs2[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     6.033 r  registers/registers[31][25]_i_25/O
                         net (fo=1, unplaced)         0.000     6.033    registers/registers[31][25]_i_25_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     6.278 r  registers/registers_reg[31][25]_i_15/O
                         net (fo=1, unplaced)         0.905     7.183    registers/registers_reg[31][25]_i_15_n_0
                         LUT6 (Prop_lut6_I1_O)        0.298     7.481 r  registers/registers[31][25]_i_5/O
                         net (fo=2, unplaced)         0.460     7.941    inst_mem/rval2[12]
                         LUT4 (Prop_lut4_I3_O)        0.124     8.065 r  inst_mem/bool_out0_carry__2_i_17/O
                         net (fo=12, unplaced)        1.159     9.224    inst_mem/BRAM_reg_29[12]
                         LUT6 (Prop_lut6_I1_O)        0.124     9.348 r  inst_mem/registers[31][31]_i_25/O
                         net (fo=6, unplaced)         1.143    10.491    decoder/registers[31][12]_i_11_0
                         LUT6 (Prop_lut6_I1_O)        0.124    10.615 r  decoder/registers[31][25]_i_12/O
                         net (fo=39, unplaced)        1.187    11.802    decoder/registers[31][25]_i_12_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124    11.926 r  decoder/registers[31][4]_i_8/O
                         net (fo=1, unplaced)         0.449    12.375    decoder/registers[31][4]_i_8_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    12.499 r  decoder/registers[31][4]_i_2/O
                         net (fo=2, unplaced)         0.913    13.412    decoder/registers[31][4]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    13.536 r  decoder/BRAM_reg_0_i_8/O
                         net (fo=2, unplaced)         0.800    14.335    data_mem/dina[4]
                         RAMB36E1                                     r  data_mem/BRAM_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1101, unplaced)      0.439    12.660    data_mem/CLK
                         RAMB36E1                                     r  data_mem/BRAM_reg_0/CLKARDCLK
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.241    12.499    data_mem/BRAM_reg_0
  -------------------------------------------------------------------
                         required time                         12.499    
                         arrival time                         -14.335    
  -------------------------------------------------------------------
                         slack                                 -1.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.239ns (62.583%)  route 0.143ns (37.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.546    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.572 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1101, unplaced)      0.114     0.686    clk_100mhz_IBUF_BUFG
                         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.827 r  counter_reg[2]/Q
                         net (fo=5, unplaced)         0.143     0.970    counter_reg_n_0_[2]
                         LUT6 (Prop_lut6_I5_O)        0.098     1.068 r  counter[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    counter[2]
                         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.751    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.780 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1101, unplaced)      0.259     1.039    clk_100mhz_IBUF_BUFG
                         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.208     0.831    
                         FDRE (Hold_fdre_C_D)         0.091     0.922    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056                inst_mem/BRAM_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.000       5.500                counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500                counter_reg[0]/C



