# MIPS-Single-Cycle-Verification-using-SV.
Verification of the instructions implemented in the Mips Single cycle using the systemverilog model for verification.
![sv_verification_model](https://user-images.githubusercontent.com/108389027/176380579-d94adb38-1d99-42ed-805e-ebfda7d61f70.svg)

![sv_verification_mips](https://user-images.githubusercontent.com/108389027/176380479-32ba5ebd-11f1-4506-b2cb-c0becbdad920.svg)

![image](https://user-images.githubusercontent.com/108389027/176378845-95b8d183-d72f-4e93-b939-bcab356188fd.png)
