# **`openfpga-core-template` project**

Here's the **GitHub-style scaffold** for `openfpga-core-template` project. 

---

### ğŸ“ `openfpga-core-template/` â€” Scaffold

```text
openfpga-core-template/
â”œâ”€â”€ arch/
â”‚   â”œâ”€â”€ arch.xml                     # VTR architecture spec
â”‚   â”œâ”€â”€ device_grid.yaml             # OpenFPGA grid configuration
â”‚   â””â”€â”€ tech_mapping/
â”‚       â””â”€â”€ sky130_mapping.xml       # Logic-to-PDK mapping (Sky130)
â”‚
â”œâ”€â”€ rtl/
â”‚   â””â”€â”€ verilog/                     # Generated FPGA Verilog (from OpenFPGA)
â”‚
â”œâ”€â”€ testbenches/
â”‚   â””â”€â”€ test_fpga.v                  # Sample testbench for simulation
â”‚
â”œâ”€â”€ sim/
â”‚   â””â”€â”€ benchmarks/
â”‚       â”œâ”€â”€ fft.v                    # Example: FFT circuit
â”‚       â”œâ”€â”€ riscv_core.v             # Tiny RISC-V CPU
â”‚       â””â”€â”€ multiplier.v             # Integer multiplier
â”‚
â”œâ”€â”€ bitstream/
â”‚   â”œâ”€â”€ format_spec.md               # Bitstream layout documentation
â”‚   â””â”€â”€ examples/
â”‚       â””â”€â”€ blink.bit                # Example bitstream
â”‚
â”œâ”€â”€ asic/
â”‚   â”œâ”€â”€ openroad/
â”‚   â”‚   â”œâ”€â”€ floorplan.tcl            # OpenROAD floorplan script
â”‚   â”‚   â”œâ”€â”€ place.tcl
â”‚   â”‚   â”œâ”€â”€ route.tcl
â”‚   â”‚   â””â”€â”€ final.gds
â”‚   â”œâ”€â”€ def/
â”‚   â”œâ”€â”€ gds/
â”‚   â””â”€â”€ magic/
â”‚       â””â”€â”€ sky130_layout.mag        # Magic layout file
â”‚
â”œâ”€â”€ io_wrappers/
â”‚   â””â”€â”€ caravel/                     # Caravel integration
â”‚       â”œâ”€â”€ top_wrapper.v
â”‚       â””â”€â”€ pad_ring_def.json
â”‚
â”œâ”€â”€ packaging/
â”‚   â””â”€â”€ die_specs/
â”‚       â”œâ”€â”€ die_outline.pdf
â”‚       â””â”€â”€ pad_locations.csv
â”‚
â”œâ”€â”€ scripts/
â”‚   â”œâ”€â”€ build.sh                     # Run full build flow
â”‚   â”œâ”€â”€ gen_bitstream.py
â”‚   â””â”€â”€ simulate.py
â”‚
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ architecture.md
â”‚   â”œâ”€â”€ block_diagram.png
â”‚   â”œâ”€â”€ bitstream_format.md
â”‚   â””â”€â”€ user_guide.md
â”‚
â”œâ”€â”€ .gitignore
â”œâ”€â”€ LICENSE
â”œâ”€â”€ README.md
â””â”€â”€ config.yaml                      # Param config for tile size, LUT type, etc.
```

---

### âœ… Included Starting Points

* **`arch/`** contains your configurable architecture definitions for OpenFPGA and VTR.
* **`rtl/`** will be populated by OpenFPGA when you run the architecture generation flow.
* **`asic/openroad/`** gives you OpenROAD-ready scripts.
* **`docs/`** helps future contributors understand your design.
* **`scripts/build.sh`** will stitch together RTL + place-and-route + bitstream eventually.

---

### âš™ï¸ Recommended Next Steps

1. **Set up tools**:

   * Install: `yosys`, `vtr`, `openfpga`, `openroad`, `magic`, `sky130-pdk`
   * Clone: `https://github.com/lnis-uofu/OpenFPGA`, `https://github.com/verilog-to-routing/vtr-verilog-to-routing`

2. **Edit `arch.xml` and `device_grid.yaml`**:

   * Define logic blocks (LUT4 or LUT6), tile interconnects, switch boxes.

3. **Generate RTL**:

   * Use OpenFPGA to generate synthesizable Verilog

4. **Use VTR** to run a small benchmark like `fft.v` or `multiplier.v`:

   * Place-and-route
   * Analyze congestion, delay, utilization

5. **Run OpenROAD** using provided floorplan + placement + route scripts

6. **Document bitstream format** and implement a test bitstream

