 
****************************************
Report : qor
Design : fme
Version: L-2016.03-SP1
Date   : Tue Nov 14 20:17:25 2017
****************************************


  Timing Path Group 'CLOCK'
  -----------------------------------
  Levels of Logic:              23.00
  Critical Path Length:          1.08
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.24
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       1705
  Hierarchical Port Count:      51707
  Leaf Cell Count:              39497
  Buf/Inv Cell Count:            5565
  Buf Cell Count:                 870
  Inv Cell Count:                4695
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     24905
  Sequential Cell Count:        14592
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    47599.247365
  Noncombinational Area: 80991.769470
  Buf/Inv Area:           3395.700109
  Total Buffer Area:           800.33
  Total Inverter Area:        2595.37
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      727412.31
  Net YLength        :      497549.16
  -----------------------------------
  Cell Area:            128591.016835
  Design Area:          128591.016835
  Net Length        :      1224961.50


  Design Rules
  -----------------------------------
  Total Number of Nets:         45158
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: sagittarius-a

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              479.12
  -----------------------------------------
  Overall Compile Time:              593.07
  Overall Compile Wall Clock Time:   170.70

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
