<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='system6801.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: system6801
    <br/>
    Created: Aug 22, 2003
    <br/>
    Updated: Mar 10, 2004
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     System on Chip
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     Design done
    
    <br/>
    WishBone Compliant: Yes
    <br/>
    License:
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     A Wishbone SoC of a 6800/01 CPU based project
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     - Motorola 6800/01 'instruction set' CPU CORE (Object code compatable)
     <br/>
     - RMCA01 - Relocatable Macro Cross Assembler included (Shareware by M. Hasenfratz)
     <br/>
     - Tested on Altera Apex20K, Cyclone and Stratix developement boards (NIOS Kits)
     <br/>
     - All system components have Wishbone Interfaces:
     <br/>
     - 6800/01 CPU (Core by John Kent)
     <br/>
     - miniUart/ACIA
     <br/>
     - miniUart/SCI
     <br/>
     - Timer / Counter
     <br/>
     - Programmable I/O (PIO)
     <br/>
     - 128byte RAM  [Note: uses Altera LPM_RAM encapsulated in WishBone I/F]
     <br/>
     - 2KB ROM with debug monitor [Note: uses Altera LPM_ROM encapsulated in WishBone I/F]
     <br/>
     - External SRAM 'wrapper'
     <br/>
     - External ROM 'wrapper'
     <br/>
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - Wishbone CPU01 CORE, Done
     <br/>
     - Wishbone miniUart/ACIA (6850 style), Done
     <br/>
     - Wishbone miniUart/SCI (6801 Serial Communications Interface), Testing
     <br/>
     - Wishbone Internal Altera LPM_ROM / LPM_RAM 'wrapper', Done
     <br/>
     - Wishbone External SRAM 'wrapper', Done
     <br/>
     - Wishbone External ROM 'wrapper', Done
     <br/>
     - Wishbone PIO (Programmable I/O port), Testing
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
