{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755324385265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755324385266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 16 13:06:09 2025 " "Processing started: Sat Aug 16 13:06:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755324385266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755324385266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755324385266 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755324385641 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755324385641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/encode_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/encode_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode_bcd " "Found entity 1: encode_bcd" {  } { { "../hdl/encode_bcd.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/encode_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755324391611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755324391611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/bcd_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/bcd_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_encode " "Found entity 1: bcd_encode" {  } { { "../hdl/bcd_encode.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/bcd_encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755324391612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755324391612 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done_year DONE_YEAR years.v(12) " "Verilog HDL Declaration information at years.v(12): object \"done_year\" differs only in case from object \"DONE_YEAR\" in the same scope" {  } { { "../hdl/years.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/years.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755324391612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/years.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/years.v" { { "Info" "ISGN_ENTITY_NAME" "1 years " "Found entity 1: years" {  } { { "../hdl/years.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/years.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755324391613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755324391613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755324391625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755324391625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/tick.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/tick.v" { { "Info" "ISGN_ENTITY_NAME" "1 tick " "Found entity 1: tick" {  } { { "../hdl/tick.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/tick.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755324391626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755324391626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE seconds.v(14) " "Verilog HDL Declaration information at seconds.v(14): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "../hdl/seconds.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/seconds.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755324391627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/seconds.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/seconds.v" { { "Info" "ISGN_ENTITY_NAME" "1 seconds " "Found entity 1: seconds" {  } { { "../hdl/seconds.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/seconds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755324391627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755324391627 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done_month DONE_MONTH months.v(12) " "Verilog HDL Declaration information at months.v(12): object \"done_month\" differs only in case from object \"DONE_MONTH\" in the same scope" {  } { { "../hdl/months.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/months.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755324391628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/months.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/months.v" { { "Info" "ISGN_ENTITY_NAME" "1 months " "Found entity 1: months" {  } { { "../hdl/months.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/months.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755324391628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755324391628 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done_min DONE_MIN minutes.v(16) " "Verilog HDL Declaration information at minutes.v(16): object \"done_min\" differs only in case from object \"DONE_MIN\" in the same scope" {  } { { "../hdl/minutes.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/minutes.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755324391629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/minutes.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/minutes.v" { { "Info" "ISGN_ENTITY_NAME" "1 minutes " "Found entity 1: minutes" {  } { { "../hdl/minutes.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/minutes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755324391629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755324391629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/led7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/led7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 led7seg " "Found entity 1: led7seg" {  } { { "../hdl/led7seg.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/led7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755324391630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755324391630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done_hour DONE_HOUR hours.v(13) " "Verilog HDL Declaration information at hours.v(13): object \"done_hour\" differs only in case from object \"DONE_HOUR\" in the same scope" {  } { { "../hdl/hours.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/hours.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755324391631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/hours.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/hours.v" { { "Info" "ISGN_ENTITY_NAME" "1 hours " "Found entity 1: hours" {  } { { "../hdl/hours.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/hours.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755324391631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755324391631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "../hdl/decode.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755324391655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755324391655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done_day DONE_DAY days.v(14) " "Verilog HDL Declaration information at days.v(14): object \"done_day\" differs only in case from object \"DONE_DAY\" in the same scope" {  } { { "../hdl/days.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/days.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755324391656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/days.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/days.v" { { "Info" "ISGN_ENTITY_NAME" "1 days " "Found entity 1: days" {  } { { "../hdl/days.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/days.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755324391656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755324391656 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "blink_sec_day BLINK_SEC_DAY control_unit.v(9) " "Verilog HDL Declaration information at control_unit.v(9): object \"blink_sec_day\" differs only in case from object \"BLINK_SEC_DAY\" in the same scope" {  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755324391657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "blink_min_month BLINK_MIN_MONTH control_unit.v(10) " "Verilog HDL Declaration information at control_unit.v(10): object \"blink_min_month\" differs only in case from object \"BLINK_MIN_MONTH\" in the same scope" {  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755324391658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "blink_hour_year BLINK_HOUR_YEAR control_unit.v(13) " "Verilog HDL Declaration information at control_unit.v(13): object \"blink_hour_year\" differs only in case from object \"BLINK_HOUR_YEAR\" in the same scope" {  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755324391658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "display DISPLAY control_unit.v(4) " "Verilog HDL Declaration information at control_unit.v(4): object \"display\" differs only in case from object \"DISPLAY\" in the same scope" {  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755324391658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755324391658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755324391658 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755324391688 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_unit_min top.v(280) " "Verilog HDL Always Construct warning at top.v(280): variable \"led_unit_min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 280 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391691 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_tens_min top.v(281) " "Verilog HDL Always Construct warning at top.v(281): variable \"led_tens_min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 281 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391691 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_unit_second top.v(282) " "Verilog HDL Always Construct warning at top.v(282): variable \"led_unit_second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 282 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391691 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_tens_second top.v(283) " "Verilog HDL Always Construct warning at top.v(283): variable \"led_tens_second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 283 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391691 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_unit_hour top.v(284) " "Verilog HDL Always Construct warning at top.v(284): variable \"led_unit_hour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 284 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391691 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_tens_hour top.v(285) " "Verilog HDL Always Construct warning at top.v(285): variable \"led_tens_hour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 285 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391691 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_unit_month top.v(289) " "Verilog HDL Always Construct warning at top.v(289): variable \"led_unit_month\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 289 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391691 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_tens_month top.v(290) " "Verilog HDL Always Construct warning at top.v(290): variable \"led_tens_month\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 290 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391691 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_unit_day top.v(291) " "Verilog HDL Always Construct warning at top.v(291): variable \"led_unit_day\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 291 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391691 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_tens_day top.v(292) " "Verilog HDL Always Construct warning at top.v(292): variable \"led_tens_day\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 292 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391691 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_unit_year top.v(293) " "Verilog HDL Always Construct warning at top.v(293): variable \"led_unit_year\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 293 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391691 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_tens_year top.v(294) " "Verilog HDL Always Construct warning at top.v(294): variable \"led_tens_year\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 294 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391691 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_thousand_year top.v(295) " "Verilog HDL Always Construct warning at top.v(295): variable \"led_thousand_year\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 295 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391691 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_hund_year top.v(296) " "Verilog HDL Always Construct warning at top.v(296): variable \"led_hund_year\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 296 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391691 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_unit_second top.v(304) " "Verilog HDL Always Construct warning at top.v(304): variable \"led_unit_second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 304 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391691 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_tens_second top.v(305) " "Verilog HDL Always Construct warning at top.v(305): variable \"led_tens_second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 305 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391691 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_tens_min top.v(312) " "Verilog HDL Always Construct warning at top.v(312): variable \"led_tens_min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 312 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391692 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_unit_min top.v(313) " "Verilog HDL Always Construct warning at top.v(313): variable \"led_unit_min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 313 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391692 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_unit_hour top.v(320) " "Verilog HDL Always Construct warning at top.v(320): variable \"led_unit_hour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 320 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391692 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_tens_hour top.v(321) " "Verilog HDL Always Construct warning at top.v(321): variable \"led_tens_hour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 321 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391692 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_unit_second top.v(326) " "Verilog HDL Always Construct warning at top.v(326): variable \"led_unit_second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 326 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391692 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_tens_second top.v(327) " "Verilog HDL Always Construct warning at top.v(327): variable \"led_tens_second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 327 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391692 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_tens_min top.v(328) " "Verilog HDL Always Construct warning at top.v(328): variable \"led_tens_min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 328 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391692 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_unit_min top.v(329) " "Verilog HDL Always Construct warning at top.v(329): variable \"led_unit_min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 329 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391692 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_unit_hour top.v(330) " "Verilog HDL Always Construct warning at top.v(330): variable \"led_unit_hour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 330 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391692 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_tens_hour top.v(331) " "Verilog HDL Always Construct warning at top.v(331): variable \"led_tens_hour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 331 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391692 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tick tick:ticks " "Elaborating entity \"tick\" for hierarchy \"tick:ticks\"" {  } { { "../hdl/top.v" "ticks" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755324391721 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tick_blink tick.v(30) " "Verilog HDL Always Construct warning at tick.v(30): variable \"tick_blink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/tick.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/tick.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391723 "|top|tick:ticks"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tick_blink tick.v(32) " "Verilog HDL Always Construct warning at tick.v(32): variable \"tick_blink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/tick.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/tick.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391723 "|top|tick:ticks"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control_unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control_unit\"" {  } { { "../hdl/top.v" "control_unit" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755324391724 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ns control_unit.v(29) " "Verilog HDL Always Construct warning at control_unit.v(29): inferring latch(es) for variable \"ns\", which holds its previous value in one or more paths through the always construct" {  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1755324391725 "|top|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.SETUP_HOUR control_unit.v(29) " "Inferred latch for \"ns.SETUP_HOUR\" at control_unit.v(29)" {  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755324391725 "|top|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.SETUP_MIN control_unit.v(29) " "Inferred latch for \"ns.SETUP_MIN\" at control_unit.v(29)" {  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755324391725 "|top|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.SETUP_SEC control_unit.v(29) " "Inferred latch for \"ns.SETUP_SEC\" at control_unit.v(29)" {  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755324391725 "|top|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.SETUP control_unit.v(29) " "Inferred latch for \"ns.SETUP\" at control_unit.v(29)" {  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755324391725 "|top|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.DISPLAY control_unit.v(29) " "Inferred latch for \"ns.DISPLAY\" at control_unit.v(29)" {  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755324391725 "|top|control_unit:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seconds seconds:seconds " "Elaborating entity \"seconds\" for hierarchy \"seconds:seconds\"" {  } { { "../hdl/top.v" "seconds" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755324391726 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "setup_second seconds.v(48) " "Verilog HDL Always Construct warning at seconds.v(48): variable \"setup_second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/seconds.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/seconds.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391726 "|top|seconds:seconds"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inc_dec_second seconds.v(55) " "Verilog HDL Always Construct warning at seconds.v(55): variable \"inc_dec_second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/seconds.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/seconds.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391726 "|top|seconds:seconds"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done seconds.v(32) " "Verilog HDL Always Construct warning at seconds.v(32): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "../hdl/seconds.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/seconds.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1755324391727 "|top|seconds:seconds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done seconds.v(48) " "Inferred latch for \"done\" at seconds.v(48)" {  } { { "../hdl/seconds.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/seconds.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755324391727 "|top|seconds:seconds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minutes minutes:mintues " "Elaborating entity \"minutes\" for hierarchy \"minutes:mintues\"" {  } { { "../hdl/top.v" "mintues" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755324391727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hours hours:hours " "Elaborating entity \"hours\" for hierarchy \"hours:hours\"" {  } { { "../hdl/top.v" "hours" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755324391729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "days days:days " "Elaborating entity \"days\" for hierarchy \"days:days\"" {  } { { "../hdl/top.v" "days" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755324391730 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nhuan days.v(46) " "Verilog HDL Always Construct warning at days.v(46): variable \"nhuan\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/days.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/days.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391731 "|top|days:days"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 days.v(64) " "Verilog HDL assignment warning at days.v(64): truncated value with size 32 to match size of target (6)" {  } { { "../hdl/days.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/days.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755324391731 "|top|days:days"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "months months:months " "Elaborating entity \"months\" for hierarchy \"months:months\"" {  } { { "../hdl/top.v" "months" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755324391738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "years years:years " "Elaborating entity \"years\" for hierarchy \"years:years\"" {  } { { "../hdl/top.v" "years" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755324391749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_encode bcd_encode:bcd_encode_sec " "Elaborating entity \"bcd_encode\" for hierarchy \"bcd_encode:bcd_encode_sec\"" {  } { { "../hdl/top.v" "bcd_encode_sec" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755324391750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encode_bcd encode_bcd:bcd_encode_year " "Elaborating entity \"encode_bcd\" for hierarchy \"encode_bcd:bcd_encode_year\"" {  } { { "../hdl/top.v" "bcd_encode_year" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755324391756 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decimal encode_bcd.v(105) " "Verilog HDL Always Construct warning at encode_bcd.v(105): variable \"decimal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/encode_bcd.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/encode_bcd.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391769 "|top|encode_bcd:bcd_encode_year"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decimal encode_bcd.v(107) " "Verilog HDL Always Construct warning at encode_bcd.v(107): variable \"decimal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/encode_bcd.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/encode_bcd.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755324391769 "|top|encode_bcd:bcd_encode_year"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nhuan encode_bcd.v(104) " "Verilog HDL Always Construct warning at encode_bcd.v(104): inferring latch(es) for variable \"nhuan\", which holds its previous value in one or more paths through the always construct" {  } { { "../hdl/encode_bcd.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/encode_bcd.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1755324391770 "|top|encode_bcd:bcd_encode_year"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nhuan encode_bcd.v(105) " "Inferred latch for \"nhuan\" at encode_bcd.v(105)" {  } { { "../hdl/encode_bcd.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/encode_bcd.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755324391770 "|top|encode_bcd:bcd_encode_year"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led7seg led7seg:led7seg_unit_sec " "Elaborating entity \"led7seg\" for hierarchy \"led7seg:led7seg_unit_sec\"" {  } { { "../hdl/top.v" "led7seg_unit_sec" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755324391777 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "second\[6\] " "Net \"second\[6\]\" is missing source, defaulting to GND" {  } { { "../hdl/top.v" "second\[6\]" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1755324391838 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1755324391838 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "second\[6\] " "Net \"second\[6\]\" is missing source, defaulting to GND" {  } { { "../hdl/top.v" "second\[6\]" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1755324391838 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1755324391838 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "second\[6\] " "Net \"second\[6\]\" is missing source, defaulting to GND" {  } { { "../hdl/top.v" "second\[6\]" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1755324391838 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1755324391838 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1755324392682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control_unit\|ns.SETUP_MIN_160 " "Latch control_unit:control_unit\|ns.SETUP_MIN_160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA setup_minute_month " "Ports D and ENA on the latch are fed by the same signal setup_minute_month" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1755324392695 ""}  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1755324392695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control_unit\|ns.SETUP_HOUR_147 " "Latch control_unit:control_unit\|ns.SETUP_HOUR_147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA setup_second_day " "Ports D and ENA on the latch are fed by the same signal setup_second_day" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1755324392695 ""}  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1755324392695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "encode_bcd:bcd_encode_year\|nhuan " "Latch encode_bcd:bcd_encode_year\|nhuan has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA years:years\|years\[1\] " "Ports D and ENA on the latch are fed by the same signal years:years\|years\[1\]" {  } { { "../hdl/years.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/years.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1755324392695 ""}  } { { "../hdl/encode_bcd.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/encode_bcd.v" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1755324392695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control_unit\|ns.SETUP_SEC_173 " "Latch control_unit:control_unit\|ns.SETUP_SEC_173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA setup_second_day " "Ports D and ENA on the latch are fed by the same signal setup_second_day" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1755324392695 ""}  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1755324392695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seconds:seconds\|done " "Latch seconds:seconds\|done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display " "Ports D and ENA on the latch are fed by the same signal display" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1755324392695 ""}  } { { "../hdl/seconds.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/seconds.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1755324392695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control_unit\|ns.SETUP_186 " "Latch control_unit:control_unit\|ns.SETUP_186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:control_unit\|cs.SETUP " "Ports D and ENA on the latch are fed by the same signal control_unit:control_unit\|cs.SETUP" {  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1755324392695 ""}  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1755324392695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control_unit\|ns.DISPLAY_199 " "Latch control_unit:control_unit\|ns.DISPLAY_199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:control_unit\|cs.SETUP " "Ports D and ENA on the latch are fed by the same signal control_unit:control_unit\|cs.SETUP" {  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1755324392695 ""}  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1755324392695 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../hdl/months.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/months.v" 21 -1 0 } } { "../hdl/days.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/days.v" 23 -1 0 } } { "../hdl/years.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/years.v" 21 -1 0 } } { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 40 -1 0 } } { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 41 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1755324392698 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1755324392698 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1755324394645 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1755324395433 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/quartus/output_files/top.map.smsg " "Generated suppressed messages file D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/quartus/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755324395514 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755324395685 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755324395685 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "634 " "Implemented 634 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755324395779 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755324395779 ""} { "Info" "ICUT_CUT_TM_LCELLS" "570 " "Implemented 570 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1755324395779 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755324395779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4906 " "Peak virtual memory: 4906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755324395818 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 16 13:06:35 2025 " "Processing ended: Sat Aug 16 13:06:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755324395818 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755324395818 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755324395818 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755324395818 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1755324413481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755324413482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 16 13:06:36 2025 " "Processing started: Sat Aug 16 13:06:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755324413482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1755324413482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1755324413482 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1755324413614 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1755324413615 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1755324413615 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1755324413713 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1755324413714 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1755324413726 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1755324413802 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1755324413803 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1755324414247 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1755324414255 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755324414356 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755324414356 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755324414356 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755324414356 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755324414356 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755324414356 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755324414356 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755324414356 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755324414356 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1755324414356 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/users/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/quartus/" { { 0 { 0 ""} 0 1251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755324414357 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/users/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/quartus/" { { 0 { 0 ""} 0 1253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755324414357 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/users/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/quartus/" { { 0 { 0 ""} 0 1255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755324414357 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/users/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/quartus/" { { 0 { 0 ""} 0 1257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755324414357 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/users/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/quartus/" { { 0 { 0 ""} 0 1259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755324414357 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1755324414357 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1755324414358 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1755324415314 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1755324415315 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1755324415316 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1755324415327 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1755324415328 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1755324415328 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1755324415391 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "years:years\|years\[1\] " "Destination node years:years\|years\[1\]" {  } { { "../hdl/years.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/years.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/quartus/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755324415391 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seconds:seconds\|sec\[0\] " "Destination node seconds:seconds\|sec\[0\]" {  } { { "../hdl/seconds.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/seconds.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/quartus/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755324415391 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seconds:seconds\|sec\[3\] " "Destination node seconds:seconds\|sec\[3\]" {  } { { "../hdl/seconds.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/seconds.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/quartus/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755324415391 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seconds:seconds\|sec\[4\] " "Destination node seconds:seconds\|sec\[4\]" {  } { { "../hdl/seconds.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/seconds.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/quartus/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755324415391 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seconds:seconds\|sec\[5\] " "Destination node seconds:seconds\|sec\[5\]" {  } { { "../hdl/seconds.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/seconds.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/quartus/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755324415391 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seconds:seconds\|sec\[2\] " "Destination node seconds:seconds\|sec\[2\]" {  } { { "../hdl/seconds.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/seconds.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/quartus/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755324415391 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seconds:seconds\|sec\[1\] " "Destination node seconds:seconds\|sec\[1\]" {  } { { "../hdl/seconds.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/seconds.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/quartus/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755324415391 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tick:ticks\|count\[22\] " "Destination node tick:ticks\|count\[22\]" {  } { { "../hdl/tick.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/tick.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/quartus/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755324415391 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tick:ticks\|count\[21\] " "Destination node tick:ticks\|count\[21\]" {  } { { "../hdl/tick.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/tick.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/quartus/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755324415391 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tick:ticks\|count\[20\] " "Destination node tick:ticks\|count\[20\]" {  } { { "../hdl/tick.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/tick.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/quartus/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755324415391 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1755324415391 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1755324415391 ""}  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/quartus/" { { 0 { 0 ""} 0 1244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1755324415391 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit:control_unit\|Selector2~0  " "Automatically promoted node control_unit:control_unit\|Selector2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1755324415392 ""}  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/quartus/" { { 0 { 0 ""} 0 1145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1755324415392 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1755324415804 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1755324415806 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1755324415806 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1755324415809 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1755324415811 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1755324415813 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1755324415813 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1755324415814 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1755324415814 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1755324415815 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1755324415815 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755324415966 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1755324415974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1755324420189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755324420488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1755324420524 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1755324425895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755324425896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1755324426295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 12 { 0 ""} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1755324429354 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1755324429354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1755324430968 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1755324430968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755324430980 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1755324431112 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1755324431134 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1755324431357 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1755324431357 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1755324431565 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755324432489 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/quartus/output_files/top.fit.smsg " "Generated suppressed messages file D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/quartus/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1755324436940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6849 " "Peak virtual memory: 6849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755324437484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 16 13:07:17 2025 " "Processing ended: Sat Aug 16 13:07:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755324437484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755324437484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755324437484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1755324437484 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1755324454845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755324454846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 16 13:07:18 2025 " "Processing started: Sat Aug 16 13:07:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755324454846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1755324454846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1755324454846 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1755324455154 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1755324457327 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1755324457417 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5013 " "Peak virtual memory: 5013 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755324466372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 16 13:07:46 2025 " "Processing ended: Sat Aug 16 13:07:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755324466372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755324466372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755324466372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1755324466372 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1755324467108 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1755324483771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755324483773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 16 13:07:47 2025 " "Processing started: Sat Aug 16 13:07:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755324483773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1755324483773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1755324483773 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1755324483860 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1755324483995 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1755324483995 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755324484060 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755324484061 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1755324484488 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1755324484509 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1755324484509 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1755324484513 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name setup_hour_year setup_hour_year " "create_clock -period 1.000 -name setup_hour_year setup_hour_year" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1755324484513 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name years:years\|years\[0\] years:years\|years\[0\] " "create_clock -period 1.000 -name years:years\|years\[0\] years:years\|years\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1755324484513 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display display " "create_clock -period 1.000 -name display display" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1755324484513 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755324484513 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1755324484519 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755324484519 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1755324484519 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1755324484532 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1755324484662 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1755324484662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.284 " "Worst-case setup slack is -12.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324484663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324484663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.284             -12.284 years:years\|years\[0\]  " "  -12.284             -12.284 years:years\|years\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324484663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.243            -380.337 clk  " "   -6.243            -380.337 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324484663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.311             -22.621 setup_hour_year  " "   -5.311             -22.621 setup_hour_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324484663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.101              -5.101 display  " "   -5.101              -5.101 display " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324484663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755324484663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.425 " "Worst-case hold slack is -0.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324484676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324484676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.425              -2.673 clk  " "   -0.425              -2.673 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324484676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 setup_hour_year  " "    0.433               0.000 setup_hour_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324484676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 display  " "    0.444               0.000 display " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324484676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.415               0.000 years:years\|years\[0\]  " "    3.415               0.000 years:years\|years\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324484676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755324484676 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755324484680 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755324484698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324484699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324484699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -117.365 clk  " "   -3.000            -117.365 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324484699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 display  " "   -3.000              -3.000 display " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324484699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 setup_hour_year  " "   -3.000              -3.000 setup_hour_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324484699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 years:years\|years\[0\]  " "    0.420               0.000 years:years\|years\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324484699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755324484699 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1755324484885 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1755324484945 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1755324485278 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755324485360 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1755324485436 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1755324485436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.011 " "Worst-case setup slack is -11.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.011             -11.011 years:years\|years\[0\]  " "  -11.011             -11.011 years:years\|years\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.679            -342.801 clk  " "   -5.679            -342.801 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.802             -20.305 setup_hour_year  " "   -4.802             -20.305 setup_hour_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.542              -4.542 display  " "   -4.542              -4.542 display " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755324485438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.340 " "Worst-case hold slack is -0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.340              -2.074 clk  " "   -0.340              -2.074 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 display  " "    0.393               0.000 display " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.583               0.000 setup_hour_year  " "    0.583               0.000 setup_hour_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.054               0.000 years:years\|years\[0\]  " "    3.054               0.000 years:years\|years\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755324485454 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755324485484 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755324485491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -117.365 clk  " "   -3.000            -117.365 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 display  " "   -3.000              -3.000 display " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 setup_hour_year  " "   -3.000              -3.000 setup_hour_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 years:years\|years\[0\]  " "    0.429               0.000 years:years\|years\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755324485503 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1755324485685 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755324485781 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1755324485785 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1755324485785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.650 " "Worst-case setup slack is -5.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.650              -5.650 years:years\|years\[0\]  " "   -5.650              -5.650 years:years\|years\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.708            -151.802 clk  " "   -2.708            -151.802 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.253             -10.159 setup_hour_year  " "   -2.253             -10.159 setup_hour_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.251              -2.251 display  " "   -2.251              -2.251 display " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755324485788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.410 " "Worst-case hold slack is -0.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.410              -4.701 clk  " "   -0.410              -4.701 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.065              -0.103 setup_hour_year  " "   -0.065              -0.103 setup_hour_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 display  " "    0.221               0.000 display " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.760               0.000 years:years\|years\[0\]  " "    1.760               0.000 years:years\|years\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755324485797 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755324485814 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755324485828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -95.530 clk  " "   -3.000             -95.530 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 display  " "   -3.000              -3.000 display " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 setup_hour_year  " "   -3.000              -3.000 setup_hour_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 years:years\|years\[0\]  " "    0.416               0.000 years:years\|years\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755324485839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755324485839 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1755324486385 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1755324486387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5048 " "Peak virtual memory: 5048 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755324486574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 16 13:08:06 2025 " "Processing ended: Sat Aug 16 13:08:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755324486574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755324486574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755324486574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1755324486574 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1755324500798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755324500798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 16 13:08:07 2025 " "Processing started: Sat Aug 16 13:08:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755324500798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1755324500798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1755324500798 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1755324501110 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.vo D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/quartus/simulation/questa/ simulation " "Generated file top.vo in folder \"D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/quartus/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1755324501206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755324501223 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 16 13:08:21 2025 " "Processing ended: Sat Aug 16 13:08:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755324501223 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755324501223 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755324501223 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1755324501223 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 72 s " "Quartus Prime Full Compilation was successful. 0 errors, 72 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1755324501893 ""}
