Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 10 12:11:35 2023
| Host         : PHUMIPAT-C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SevenSegmentTDM_timing_summary_routed.rpt -pb SevenSegmentTDM_timing_summary_routed.pb -rpx SevenSegmentTDM_timing_summary_routed.rpx -warn_on_violation
| Design       : SevenSegmentTDM
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11)
5. checking no_input_delay (0)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: cd/cout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11)
-------------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.548        0.000                      0                   52        0.204        0.000                      0                   52        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLOCK  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLOCK               5.548        0.000                      0                   52        0.204        0.000                      0                   52        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        CLOCK                       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLOCK
  To Clock:  CLOCK

Setup :            0  Failing Endpoints,  Worst Slack        5.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 counter2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 2.327ns (51.711%)  route 2.173ns (48.289%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  counter2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  counter2_reg[15]/Q
                         net (fo=3, routed)           0.809     6.475    counter2_reg[15]
    SLICE_X61Y19         LUT4 (Prop_lut4_I3_O)        0.152     6.627 f  counter2[8]_i_6/O
                         net (fo=1, routed)           0.296     6.922    counter2[8]_i_6_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I4_O)        0.326     7.248 f  counter2[8]_i_4/O
                         net (fo=12, routed)          1.068     8.316    counter2[8]_i_4_n_0
    SLICE_X60Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.440 r  counter2[8]_i_2/O
                         net (fo=1, routed)           0.000     8.440    counter2[8]_i_2_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.973 r  counter2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.973    counter2_reg[8]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.090 r  counter2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.090    counter2_reg[12]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.207 r  counter2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.207    counter2_reg[16]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.324 r  counter2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.324    counter2_reg[20]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.647 r  counter2_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.647    counter2_reg[24]_i_1_n_6
    SLICE_X60Y21         FDRE                                         r  counter2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.506    14.847    clock_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  counter2_reg[25]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDRE (Setup_fdre_C_D)        0.109    15.195    counter2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 counter2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 2.319ns (51.625%)  route 2.173ns (48.375%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  counter2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  counter2_reg[15]/Q
                         net (fo=3, routed)           0.809     6.475    counter2_reg[15]
    SLICE_X61Y19         LUT4 (Prop_lut4_I3_O)        0.152     6.627 f  counter2[8]_i_6/O
                         net (fo=1, routed)           0.296     6.922    counter2[8]_i_6_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I4_O)        0.326     7.248 f  counter2[8]_i_4/O
                         net (fo=12, routed)          1.068     8.316    counter2[8]_i_4_n_0
    SLICE_X60Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.440 r  counter2[8]_i_2/O
                         net (fo=1, routed)           0.000     8.440    counter2[8]_i_2_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.973 r  counter2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.973    counter2_reg[8]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.090 r  counter2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.090    counter2_reg[12]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.207 r  counter2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.207    counter2_reg[16]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.324 r  counter2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.324    counter2_reg[20]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.639 r  counter2_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.639    counter2_reg[24]_i_1_n_4
    SLICE_X60Y21         FDRE                                         r  counter2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.506    14.847    clock_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  counter2_reg[27]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDRE (Setup_fdre_C_D)        0.109    15.195    counter2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.632ns  (required time - arrival time)
  Source:                 counter2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 2.243ns (50.792%)  route 2.173ns (49.208%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  counter2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  counter2_reg[15]/Q
                         net (fo=3, routed)           0.809     6.475    counter2_reg[15]
    SLICE_X61Y19         LUT4 (Prop_lut4_I3_O)        0.152     6.627 f  counter2[8]_i_6/O
                         net (fo=1, routed)           0.296     6.922    counter2[8]_i_6_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I4_O)        0.326     7.248 f  counter2[8]_i_4/O
                         net (fo=12, routed)          1.068     8.316    counter2[8]_i_4_n_0
    SLICE_X60Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.440 r  counter2[8]_i_2/O
                         net (fo=1, routed)           0.000     8.440    counter2[8]_i_2_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.973 r  counter2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.973    counter2_reg[8]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.090 r  counter2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.090    counter2_reg[12]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.207 r  counter2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.207    counter2_reg[16]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.324 r  counter2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.324    counter2_reg[20]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.563 r  counter2_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.563    counter2_reg[24]_i_1_n_5
    SLICE_X60Y21         FDRE                                         r  counter2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.506    14.847    clock_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  counter2_reg[26]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDRE (Setup_fdre_C_D)        0.109    15.195    counter2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                  5.632    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 counter2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 2.223ns (50.568%)  route 2.173ns (49.432%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  counter2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  counter2_reg[15]/Q
                         net (fo=3, routed)           0.809     6.475    counter2_reg[15]
    SLICE_X61Y19         LUT4 (Prop_lut4_I3_O)        0.152     6.627 f  counter2[8]_i_6/O
                         net (fo=1, routed)           0.296     6.922    counter2[8]_i_6_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I4_O)        0.326     7.248 f  counter2[8]_i_4/O
                         net (fo=12, routed)          1.068     8.316    counter2[8]_i_4_n_0
    SLICE_X60Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.440 r  counter2[8]_i_2/O
                         net (fo=1, routed)           0.000     8.440    counter2[8]_i_2_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.973 r  counter2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.973    counter2_reg[8]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.090 r  counter2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.090    counter2_reg[12]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.207 r  counter2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.207    counter2_reg[16]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.324 r  counter2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.324    counter2_reg[20]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.543 r  counter2_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.543    counter2_reg[24]_i_1_n_7
    SLICE_X60Y21         FDRE                                         r  counter2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.506    14.847    clock_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  counter2_reg[24]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDRE (Setup_fdre_C_D)        0.109    15.195    counter2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 counter2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 2.210ns (50.422%)  route 2.173ns (49.578%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  counter2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  counter2_reg[15]/Q
                         net (fo=3, routed)           0.809     6.475    counter2_reg[15]
    SLICE_X61Y19         LUT4 (Prop_lut4_I3_O)        0.152     6.627 f  counter2[8]_i_6/O
                         net (fo=1, routed)           0.296     6.922    counter2[8]_i_6_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I4_O)        0.326     7.248 f  counter2[8]_i_4/O
                         net (fo=12, routed)          1.068     8.316    counter2[8]_i_4_n_0
    SLICE_X60Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.440 r  counter2[8]_i_2/O
                         net (fo=1, routed)           0.000     8.440    counter2[8]_i_2_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.973 r  counter2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.973    counter2_reg[8]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.090 r  counter2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.090    counter2_reg[12]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.207 r  counter2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.207    counter2_reg[16]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.530 r  counter2_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.530    counter2_reg[20]_i_1_n_6
    SLICE_X60Y20         FDRE                                         r  counter2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.507    14.848    clock_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  counter2_reg[21]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y20         FDRE (Setup_fdre_C_D)        0.109    15.196    counter2_reg[21]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 counter2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 2.202ns (50.331%)  route 2.173ns (49.669%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  counter2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  counter2_reg[15]/Q
                         net (fo=3, routed)           0.809     6.475    counter2_reg[15]
    SLICE_X61Y19         LUT4 (Prop_lut4_I3_O)        0.152     6.627 f  counter2[8]_i_6/O
                         net (fo=1, routed)           0.296     6.922    counter2[8]_i_6_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I4_O)        0.326     7.248 f  counter2[8]_i_4/O
                         net (fo=12, routed)          1.068     8.316    counter2[8]_i_4_n_0
    SLICE_X60Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.440 r  counter2[8]_i_2/O
                         net (fo=1, routed)           0.000     8.440    counter2[8]_i_2_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.973 r  counter2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.973    counter2_reg[8]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.090 r  counter2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.090    counter2_reg[12]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.207 r  counter2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.207    counter2_reg[16]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.522 r  counter2_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.522    counter2_reg[20]_i_1_n_4
    SLICE_X60Y20         FDRE                                         r  counter2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.507    14.848    clock_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  counter2_reg[23]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y20         FDRE (Setup_fdre_C_D)        0.109    15.196    counter2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 counter2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 2.126ns (49.453%)  route 2.173ns (50.547%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  counter2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  counter2_reg[15]/Q
                         net (fo=3, routed)           0.809     6.475    counter2_reg[15]
    SLICE_X61Y19         LUT4 (Prop_lut4_I3_O)        0.152     6.627 f  counter2[8]_i_6/O
                         net (fo=1, routed)           0.296     6.922    counter2[8]_i_6_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I4_O)        0.326     7.248 f  counter2[8]_i_4/O
                         net (fo=12, routed)          1.068     8.316    counter2[8]_i_4_n_0
    SLICE_X60Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.440 r  counter2[8]_i_2/O
                         net (fo=1, routed)           0.000     8.440    counter2[8]_i_2_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.973 r  counter2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.973    counter2_reg[8]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.090 r  counter2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.090    counter2_reg[12]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.207 r  counter2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.207    counter2_reg[16]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.446 r  counter2_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.446    counter2_reg[20]_i_1_n_5
    SLICE_X60Y20         FDRE                                         r  counter2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.507    14.848    clock_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  counter2_reg[22]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y20         FDRE (Setup_fdre_C_D)        0.109    15.196    counter2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 counter2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 2.106ns (49.217%)  route 2.173ns (50.783%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  counter2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  counter2_reg[15]/Q
                         net (fo=3, routed)           0.809     6.475    counter2_reg[15]
    SLICE_X61Y19         LUT4 (Prop_lut4_I3_O)        0.152     6.627 f  counter2[8]_i_6/O
                         net (fo=1, routed)           0.296     6.922    counter2[8]_i_6_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I4_O)        0.326     7.248 f  counter2[8]_i_4/O
                         net (fo=12, routed)          1.068     8.316    counter2[8]_i_4_n_0
    SLICE_X60Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.440 r  counter2[8]_i_2/O
                         net (fo=1, routed)           0.000     8.440    counter2[8]_i_2_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.973 r  counter2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.973    counter2_reg[8]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.090 r  counter2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.090    counter2_reg[12]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.207 r  counter2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.207    counter2_reg[16]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.426 r  counter2_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.426    counter2_reg[20]_i_1_n_7
    SLICE_X60Y20         FDRE                                         r  counter2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.507    14.848    clock_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  counter2_reg[20]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y20         FDRE (Setup_fdre_C_D)        0.109    15.196    counter2_reg[20]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  5.770    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 counter2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 2.093ns (49.062%)  route 2.173ns (50.938%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  counter2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  counter2_reg[15]/Q
                         net (fo=3, routed)           0.809     6.475    counter2_reg[15]
    SLICE_X61Y19         LUT4 (Prop_lut4_I3_O)        0.152     6.627 f  counter2[8]_i_6/O
                         net (fo=1, routed)           0.296     6.922    counter2[8]_i_6_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I4_O)        0.326     7.248 f  counter2[8]_i_4/O
                         net (fo=12, routed)          1.068     8.316    counter2[8]_i_4_n_0
    SLICE_X60Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.440 r  counter2[8]_i_2/O
                         net (fo=1, routed)           0.000     8.440    counter2[8]_i_2_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.973 r  counter2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.973    counter2_reg[8]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.090 r  counter2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.090    counter2_reg[12]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.413 r  counter2_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.413    counter2_reg[16]_i_1_n_6
    SLICE_X60Y19         FDRE                                         r  counter2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.507    14.848    clock_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  counter2_reg[17]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y19         FDRE (Setup_fdre_C_D)        0.109    15.196    counter2_reg[17]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 counter2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 2.085ns (48.966%)  route 2.173ns (51.034%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  counter2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  counter2_reg[15]/Q
                         net (fo=3, routed)           0.809     6.475    counter2_reg[15]
    SLICE_X61Y19         LUT4 (Prop_lut4_I3_O)        0.152     6.627 f  counter2[8]_i_6/O
                         net (fo=1, routed)           0.296     6.922    counter2[8]_i_6_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I4_O)        0.326     7.248 f  counter2[8]_i_4/O
                         net (fo=12, routed)          1.068     8.316    counter2[8]_i_4_n_0
    SLICE_X60Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.440 r  counter2[8]_i_2/O
                         net (fo=1, routed)           0.000     8.440    counter2[8]_i_2_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.973 r  counter2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.973    counter2_reg[8]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.090 r  counter2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.090    counter2_reg[12]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.405 r  counter2_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.405    counter2_reg[16]_i_1_n_4
    SLICE_X60Y19         FDRE                                         r  counter2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.507    14.848    clock_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  counter2_reg[19]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y19         FDRE (Setup_fdre_C_D)        0.109    15.196    counter2_reg[19]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  5.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 cd/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cout_reg/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.106%)  route 0.123ns (39.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.585     1.468    cd/clock_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  cd/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  cd/counter_reg[18]/Q
                         net (fo=2, routed)           0.123     1.733    cd/counter_reg[18]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  cd/cout_i_1/O
                         net (fo=1, routed)           0.000     1.778    cd/cout_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  cd/cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.854     1.981    cd/clock_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  cd/cout_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.091     1.573    cd/cout_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cd/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.585     1.468    cd/clock_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  cd/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  cd/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.717    cd/counter_reg_n_0_[15]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  cd/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    cd/counter_reg[12]_i_1_n_4
    SLICE_X63Y21         FDRE                                         r  cd/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.854     1.981    cd/clock_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  cd/counter_reg[15]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    cd/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cd/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.588     1.471    cd/clock_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  cd/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  cd/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.720    cd/counter_reg_n_0_[3]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  cd/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    cd/counter_reg[0]_i_1_n_4
    SLICE_X63Y18         FDRE                                         r  cd/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.857     1.984    cd/clock_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  cd/counter_reg[3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    cd/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cd/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.587     1.470    cd/clock_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cd/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  cd/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.719    cd/counter_reg_n_0_[7]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  cd/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    cd/counter_reg[4]_i_1_n_4
    SLICE_X63Y19         FDRE                                         r  cd/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.856     1.983    cd/clock_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cd/counter_reg[7]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    cd/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cd/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.586     1.469    cd/clock_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  cd/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  cd/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.718    cd/counter_reg_n_0_[11]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  cd/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    cd/counter_reg[8]_i_1_n_4
    SLICE_X63Y20         FDRE                                         r  cd/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.855     1.982    cd/clock_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  cd/counter_reg[11]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    cd/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cd/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.585     1.468    cd/clock_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  cd/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  cd/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.714    cd/counter_reg_n_0_[12]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  cd/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    cd/counter_reg[12]_i_1_n_7
    SLICE_X63Y21         FDRE                                         r  cd/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.854     1.981    cd/clock_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  cd/counter_reg[12]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    cd/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.587     1.470    cd/clock_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  cd/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.716    cd/counter_reg_n_0_[4]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.831 r  cd/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.831    cd/counter_reg[4]_i_1_n_7
    SLICE_X63Y19         FDRE                                         r  cd/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.856     1.983    cd/clock_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cd/counter_reg[4]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    cd/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cd/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.586     1.469    cd/clock_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  cd/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  cd/counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.715    cd/counter_reg_n_0_[8]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.830 r  cd/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.830    cd/counter_reg[8]_i_1_n_7
    SLICE_X63Y20         FDRE                                         r  cd/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.855     1.982    cd/clock_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  cd/counter_reg[8]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    cd/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cd/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.585     1.468    cd/clock_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  cd/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  cd/counter_reg[14]/Q
                         net (fo=1, routed)           0.109     1.719    cd/counter_reg_n_0_[14]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  cd/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    cd/counter_reg[12]_i_1_n_5
    SLICE_X63Y21         FDRE                                         r  cd/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.854     1.981    cd/clock_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  cd/counter_reg[14]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    cd/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.588     1.471    cd/clock_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  cd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  cd/counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.722    cd/counter_reg_n_0_[2]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  cd/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    cd/counter_reg[0]_i_1_n_5
    SLICE_X63Y18         FDRE                                         r  cd/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.857     1.984    cd/clock_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  cd/counter_reg[2]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    cd/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLOCK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y15   counter2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   counter2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   counter2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   counter2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   counter2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   counter2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   counter2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   counter2_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   counter2_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   counter2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   counter2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   counter2_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   counter2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   counter2_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   counter2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   counter2_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   counter2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   counter2_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   counter2_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   counter2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   counter2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   counter2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   counter2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   counter2_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   counter2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   counter2_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   counter2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   counter2_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   counter2_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HEX_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.171ns  (logic 4.490ns (62.604%)  route 2.682ns (37.396%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  HEX_reg[2]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  HEX_reg[2]/Q
                         net (fo=7, routed)           0.849     1.268    ss/Q[2]
    SLICE_X61Y22         LUT4 (Prop_lut4_I1_O)        0.327     1.595 r  ss/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.833     3.428    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     7.171 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.171    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEX_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.138ns  (logic 4.459ns (62.463%)  route 2.679ns (37.537%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  HEX_reg[2]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  HEX_reg[2]/Q
                         net (fo=7, routed)           0.847     1.266    ss/Q[2]
    SLICE_X61Y22         LUT4 (Prop_lut4_I1_O)        0.327     1.593 r  ss/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.832     3.425    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713     7.138 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.138    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.040ns  (logic 4.317ns (61.325%)  route 2.723ns (38.675%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  HEX_reg[1]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  HEX_reg[1]/Q
                         net (fo=7, routed)           0.849     1.305    ss/Q[1]
    SLICE_X61Y22         LUT4 (Prop_lut4_I3_O)        0.154     1.459 r  ss/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.874     3.333    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707     7.040 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.040    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.024ns  (logic 4.111ns (58.535%)  route 2.913ns (41.465%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  HEX_reg[1]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  HEX_reg[1]/Q
                         net (fo=7, routed)           0.854     1.310    ss/Q[1]
    SLICE_X61Y22         LUT4 (Prop_lut4_I3_O)        0.124     1.434 r  ss/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.058     3.493    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.024 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.024    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEX_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.916ns  (logic 4.247ns (61.414%)  route 2.668ns (38.586%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  HEX_reg[2]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  HEX_reg[2]/Q
                         net (fo=7, routed)           0.847     1.266    ss/Q[2]
    SLICE_X61Y22         LUT4 (Prop_lut4_I1_O)        0.299     1.565 r  ss/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.821     3.386    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     6.916 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.916    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.804ns  (logic 4.100ns (60.255%)  route 2.704ns (39.745%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  HEX_reg[1]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  HEX_reg[1]/Q
                         net (fo=7, routed)           0.849     1.305    ss/Q[1]
    SLICE_X61Y22         LUT4 (Prop_lut4_I1_O)        0.124     1.429 r  ss/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.855     3.284    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.804 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.804    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEX_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.777ns  (logic 4.253ns (62.761%)  route 2.524ns (37.239%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  HEX_reg[2]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  HEX_reg[2]/Q
                         net (fo=7, routed)           0.849     1.268    ss/Q[2]
    SLICE_X61Y22         LUT4 (Prop_lut4_I3_O)        0.299     1.567 r  ss/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674     3.242    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     6.777 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.777    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.060ns  (logic 3.959ns (65.328%)  route 2.101ns (34.672%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE                         0.000     0.000 r  an_reg[0]/C
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  an_reg[0]/Q
                         net (fo=1, routed)           2.101     2.557    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     6.060 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.060    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.025ns  (logic 4.092ns (67.913%)  route 1.933ns (32.087%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  dp_reg/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dp_reg/Q
                         net (fo=1, routed)           1.933     2.352    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.673     6.025 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     6.025    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.004ns  (logic 4.114ns (68.517%)  route 1.890ns (31.483%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  an_reg[2]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  an_reg[2]/Q
                         net (fo=1, routed)           1.890     2.309    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.695     6.004 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.004    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.186ns (46.526%)  route 0.214ns (53.474%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[1]/Q
                         net (fo=10, routed)          0.214     0.355    counter[1]
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.400 r  an[1]_i_1/O
                         net (fo=1, routed)           0.000     0.400    an[1]_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  an_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.186ns (45.476%)  route 0.223ns (54.524%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[1]/Q
                         net (fo=10, routed)          0.223     0.364    counter[1]
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.409 r  an[0]_i_1/O
                         net (fo=1, routed)           0.000     0.409    an[0]_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  an_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.187ns (45.609%)  route 0.223ns (54.391%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counter_reg[1]/Q
                         net (fo=10, routed)          0.223     0.364    counter[1]
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.046     0.410 r  an[3]_i_1/O
                         net (fo=1, routed)           0.000     0.410    an[3]_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  an_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.185ns (42.845%)  route 0.247ns (57.155%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[1]/Q
                         net (fo=10, routed)          0.247     0.388    counter[1]
    SLICE_X62Y22         LUT4 (Prop_lut4_I2_O)        0.044     0.432 r  dp_i_1/O
                         net (fo=1, routed)           0.000     0.432    dp_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  dp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.186ns (42.977%)  route 0.247ns (57.023%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[1]/Q
                         net (fo=10, routed)          0.247     0.388    counter[1]
    SLICE_X62Y22         LUT2 (Prop_lut2_I1_O)        0.045     0.433 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.433    counter[1]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.186ns (42.353%)  route 0.253ns (57.647%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[1]/Q
                         net (fo=10, routed)          0.253     0.394    counter[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I3_O)        0.045     0.439 r  HEX[0]_i_1/O
                         net (fo=1, routed)           0.000     0.439    HEX[0]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  HEX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.226ns (46.645%)  route 0.259ns (53.355%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  counter_reg[0]/Q
                         net (fo=11, routed)          0.259     0.387    counter[0]
    SLICE_X62Y23         LUT1 (Prop_lut1_I0_O)        0.098     0.485 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.485    counter[0]_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEX_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.185ns (36.007%)  route 0.329ns (63.993%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counter_reg[1]/Q
                         net (fo=10, routed)          0.329     0.470    counter[1]
    SLICE_X62Y22         LUT3 (Prop_lut3_I1_O)        0.044     0.514 r  HEX[2]_i_1/O
                         net (fo=1, routed)           0.000     0.514    HEX[2]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  HEX_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEX_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.186ns (36.132%)  route 0.329ns (63.868%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[1]/Q
                         net (fo=10, routed)          0.329     0.470    counter[1]
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.045     0.515 r  HEX[1]_i_1/O
                         net (fo=1, routed)           0.000     0.515    HEX[1]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  HEX_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.184ns (35.626%)  route 0.332ns (64.374%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counter_reg[1]/Q
                         net (fo=10, routed)          0.332     0.473    counter[1]
    SLICE_X62Y22         LUT2 (Prop_lut2_I1_O)        0.043     0.516 r  an[2]_i_1/O
                         net (fo=1, routed)           0.000     0.516    an[2]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  an_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLOCK
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.755ns  (logic 0.741ns (42.228%)  route 1.014ns (57.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.621     5.142    clock_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  inp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  inp_reg[2]/Q
                         net (fo=4, routed)           1.014     6.575    inp_reg_n_0_[2]
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.322     6.897 r  dp_i_1/O
                         net (fo=1, routed)           0.000     6.897    dp_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  dp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.734ns  (logic 0.715ns (41.231%)  route 1.019ns (58.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.621     5.142    clock_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  inp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  inp_reg[2]/Q
                         net (fo=4, routed)           1.019     6.580    inp_reg_n_0_[2]
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.296     6.876 r  HEX[0]_i_1/O
                         net (fo=1, routed)           0.000     6.876    HEX[0]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  HEX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.402ns  (logic 0.741ns (52.864%)  route 0.661ns (47.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.621     5.142    clock_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  inp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  inp_reg[2]/Q
                         net (fo=4, routed)           0.661     6.222    inp_reg_n_0_[2]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.322     6.544 r  HEX[2]_i_1/O
                         net (fo=1, routed)           0.000     6.544    HEX[2]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  HEX_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.376ns  (logic 0.715ns (51.973%)  route 0.661ns (48.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.621     5.142    clock_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  inp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  inp_reg[2]/Q
                         net (fo=4, routed)           0.661     6.222    inp_reg_n_0_[2]
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.296     6.518 r  HEX[1]_i_1/O
                         net (fo=1, routed)           0.000     6.518    HEX[1]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  HEX_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.234ns  (logic 0.580ns (47.015%)  route 0.654ns (52.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.620     5.141    clock_IBUF_BUFG
    SLICE_X61Y22         FDSE                                         r  inp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDSE (Prop_fdse_C_Q)         0.456     5.597 r  inp_reg[11]/Q
                         net (fo=2, routed)           0.654     6.251    inp_reg_n_0_[11]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.124     6.375 r  HEX[3]_i_1/O
                         net (fo=1, routed)           0.000     6.375    HEX[3]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  HEX_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inpDp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.190ns (55.348%)  route 0.153ns (44.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.584     1.467    clock_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  inpDp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  inpDp_reg[2]/Q
                         net (fo=1, routed)           0.153     1.761    inpDp_reg_n_0_[2]
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.049     1.810 r  dp_i_1/O
                         net (fo=1, routed)           0.000     1.810    dp_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  dp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.830%)  route 0.160ns (46.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.584     1.467    clock_IBUF_BUFG
    SLICE_X61Y22         FDSE                                         r  inp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDSE (Prop_fdse_C_Q)         0.141     1.608 r  inp_reg[12]/Q
                         net (fo=1, routed)           0.160     1.768    inp_reg_n_0_[12]
    SLICE_X62Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.813 r  HEX[0]_i_1/O
                         net (fo=1, routed)           0.000     1.813    HEX[0]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  HEX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.227ns (59.030%)  route 0.158ns (40.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.585     1.468    clock_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  inp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  inp_reg[1]/Q
                         net (fo=1, routed)           0.158     1.754    inp_reg_n_0_[1]
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.099     1.853 r  HEX[1]_i_1/O
                         net (fo=1, routed)           0.000     1.853    HEX[1]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  HEX_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.186ns (45.295%)  route 0.225ns (54.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.584     1.467    clock_IBUF_BUFG
    SLICE_X61Y22         FDSE                                         r  inp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDSE (Prop_fdse_C_Q)         0.141     1.608 r  inp_reg[11]/Q
                         net (fo=2, routed)           0.225     1.833    inp_reg_n_0_[11]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.045     1.878 r  HEX[3]_i_1/O
                         net (fo=1, routed)           0.000     1.878    HEX[3]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  HEX_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.223ns (48.403%)  route 0.238ns (51.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.585     1.468    clock_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  inp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  inp_reg[2]/Q
                         net (fo=4, routed)           0.238     1.834    inp_reg_n_0_[2]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.095     1.929 r  HEX[2]_i_1/O
                         net (fo=1, routed)           0.000     1.929    HEX[2]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  HEX_reg[2]/D
  -------------------------------------------------------------------    -------------------





