// Seed: 412204106
module module_0 (
    output tri0  id_0,
    input  uwire id_1,
    input  tri   id_2
);
  logic [1  ===  -1 'b0 : -1 'b0] id_4;
  ;
  assign id_0 = -1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    input wor id_2,
    input wire id_3,
    input wor id_4,
    input uwire id_5,
    output supply0 id_6
);
  localparam id_8 = 1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5
  );
  tri1 id_9;
  assign id_9 = -1'b0;
  logic id_10 = 1;
endmodule
