#Build: Design Editor 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\pango\PDS_2022.1\bin
#Application name: de.exe
#OS: Windows 10 10.0.19045
#Hostname: DESKTOP-8PKN27U
Generated by Design Editor (version 2022.1 build 99559) at Mon Apr 17 18:15:20 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture schematic structure.
Building architecture floorplan schematic view.
Loading the wires...
Loading the device ...
M_PROCESS_FINISH_STARTED

Loading wires finished.
Import Design DB finished.
timing path CLMS_170_193.CLK -> CLMA_174_184.A3 built
timing path CLMS_170_193.CLK -> CLMA_182_176.CECI built
timing path CLMS_170_193.CLK -> CLMA_182_176.CECI built
timing path CLMS_170_165.CLK -> CLMA_174_168.M0 built
timing path CLMS_170_165.CLK -> CLMA_174_168.M2 built
timing path CLMS_170_173.CLK -> CLMS_174_161.D3 built
timing path CLMA_154_149.CLK -> CLMS_134_165.RS built
timing path CLMA_102_124.CLK -> CLMS_18_193.RS built
timing path CLMA_102_124.CLK -> CLMA_66_212.RS built
timing path CLMS_146_185.CLK -> CLMA_90_257.RS built
timing path CLMS_146_185.CLK -> CLMA_90_257.RS built
timing path CLMS_146_185.CLK -> CLMA_90_257.RS built
timing path CLMA_74_196.CLK -> CLMS_70_205.A4 built
timing path CLMA_74_196.CLK -> CLMS_70_197.A1 built
timing path CLMA_74_196.CLK -> CLMS_70_205.D2 built
timing path CLMS_70_205.CLK -> CLMA_70_204.B1 built
timing path CLMA_74_204.CLK -> DRM_54_192.ADA0[10] built
timing path CLMA_74_196.CLK -> CLMA_74_196.B1 built
timing path DRM_142_108.CLKB[0] -> u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_o_b[7]/opit_0_inv_A2Q21/Cin built
timing path DRM_82_88.CLKB[0] -> u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_o_r[7]/opit_0_inv_A2Q21/Cin built
timing path DRM_142_88.CLKB[0] -> u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_o_g[7]/opit_0_inv_A2Q21/Cin built
timing path CLMA_78_196.CLK -> DRM_82_192.ADA0[2] built
timing path CLMA_62_184.CLK -> CLMA_62_184.A0 built
timing path CLMA_90_169.CLK -> CLMA_90_169.C0 built
timing path CLMA_110_128.CLK -> DRM_142_88.RSTA[0] built
timing path CLMA_110_128.CLK -> DRM_142_88.RSTB[0] built
timing path CLMA_110_128.CLK -> DRM_142_108.RSTB[0] built
timing path CLMA_110_108.CLK -> DRM_82_88.RSTB[0] built
timing path CLMA_110_108.CLK -> DRM_82_88.RSTA[0] built
timing path CLMA_110_108.CLK -> DRM_142_108.RSTB[0] built
timing path CLMA_30_181.CLK -> CLMS_22_209.A1 built
timing path CLMA_30_181.CLK -> CLMA_30_204.A1 built
timing path CLMA_30_192.CLK -> CLMS_22_233.A0 built
timing path CLMA_10_216.CLK -> CLMA_10_216.A0 built
timing path CLMA_46_180.CLK -> CLMA_46_180.A1 built
timing path CLMS_34_121.CLK -> u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/Cin built
timing path CLMS_118_173.CLK -> CLMS_118_177.RS built
timing path CLMS_118_173.CLK -> CLMS_118_177.RS built
timing path CLMS_118_173.CLK -> CLMA_114_192.RSCI built
timing path CLMA_10_180.CLK -> DQSL_6_180.RST_TRAINING_N built
timing path CLMS_66_205.CLK -> CLMS_62_217.RSCI built
timing path CLMS_66_205.CLK -> CLMS_62_217.RSCI built
timing path DQSL_6_276.CLK_IO -> IOL_7_285.IFIFO_RADDR[0] built
timing path DQSL_6_276.CLK_IO -> IOL_7_285.IFIFO_RADDR[1] built
timing path DQSL_6_276.CLK_IO -> IOL_7_285.IFIFO_RADDR[2] built
timing path DQSL_6_276.CLK_IO -> IOL_7_285.IFIFO_RADDR[0] built
timing path DQSL_6_276.CLK_IO -> IOL_7_285.IFIFO_RADDR[1] built
timing path DQSL_6_276.CLK_IO -> IOL_7_285.IFIFO_RADDR[2] built
timing path DQSL_6_152.CLK_IO -> IOL_7_162.IFIFO_RADDR[0] built
timing path DQSL_6_152.CLK_IO -> IOL_7_162.IFIFO_RADDR[1] built
timing path DQSL_6_152.CLK_IO -> IOL_7_162.IFIFO_RADDR[2] built
timing path DQSL_6_152.CLK_IO -> IOL_7_162.IFIFO_RADDR[0] built
timing path DQSL_6_152.CLK_IO -> IOL_7_162.IFIFO_RADDR[1] built
timing path DQSL_6_152.CLK_IO -> IOL_7_162.IFIFO_RADDR[2] built
timing path CLMS_74_121.CLK -> CLMS_78_121.C0 built
timing path CLMS_74_121.CLK -> CLMS_78_121.C4 built
timing path CLMS_74_121.CLK -> CLMS_78_109.CE built
timing path CLMA_90_120.CLK -> CLMA_90_120.D4 built
timing path CLMA_90_120.CLK -> CLMA_90_116.A0 built
timing path CLMA_90_136.CLK -> DRM_82_128.ADA0[10] built
timing path CLMA_174_196.CLK -> CLMA_174_184.A3 built
timing path CLMA_174_196.CLK -> CLMA_182_176.CECI built
timing path CLMA_174_196.CLK -> CLMA_182_176.CECI built
timing path CLMS_170_165.CLK -> CLMA_174_168.M0 built
timing path CLMA_66_208.CLK -> CLMS_66_209.B4 built
timing path CLMA_110_248.CLK -> CLMS_114_253.A1 built
timing path CLMA_154_149.CLK -> CLMS_134_165.RS built
timing path CLMA_102_124.CLK -> CLMS_18_193.RS built
timing path CLMA_102_124.CLK -> CLMA_66_212.RS built
timing path CLMS_146_185.CLK -> CLMA_90_257.RS built
timing path CLMS_146_185.CLK -> CLMA_90_257.RS built
timing path CLMS_146_185.CLK -> CLMA_90_257.RS built
timing path CLMA_74_196.CLK -> CLMS_70_205.A4 built
timing path CLMA_74_196.CLK -> CLMS_70_197.A1 built
timing path CLMS_74_185.CLK -> CLMS_74_133.CE built
timing path CLMA_74_204.CLK -> DRM_54_192.ADA0[10] built
timing path CLMA_74_200.CLK -> DRM_54_192.ADA1[7] built
timing path CLMS_70_205.CLK -> CLMA_70_204.B1 built
timing path DRM_142_108.CLKB[0] -> u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_o_b[7]/opit_0_inv_A2Q21/Cin built
timing path DRM_142_108.CLKB[0] -> CLMS_122_149.CIN built
timing path DRM_142_88.CLKB[0] -> u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_o_g[7]/opit_0_inv_A2Q21/Cin built
timing path CLMA_78_196.CLK -> DRM_82_192.ADA0[2] built
timing path CLMA_78_204.CLK -> DRM_82_192.ADA_CAS built
timing path CLMA_90_100.CLK -> DRM_82_108.DA0[1] built
timing path CLMA_110_128.CLK -> DRM_142_88.RSTA[0] built
timing path CLMA_110_128.CLK -> DRM_142_88.RSTB[0] built
timing path CLMA_110_128.CLK -> DRM_142_108.RSTA[0] built
timing path CLMA_110_108.CLK -> DRM_82_88.RSTB[0] built
timing path CLMA_110_108.CLK -> DRM_82_88.RSTA[0] built
timing path CLMA_110_108.CLK -> DRM_142_108.RSTA[0] built
timing path CLMA_118_176.CLK -> CLMA_114_192.A3 built
timing path CLMA_118_176.CLK -> CLMA_114_192.A2 built
timing path CLMA_118_176.CLK -> CLMA_114_192.B3 built
timing path CLMA_10_216.CLK -> CLMA_10_216.A0 built
timing path CLMA_46_180.CLK -> CLMA_46_180.A1 built
timing path CLMA_42_136.CLK -> CLMA_42_132.M1 built
timing path CLMS_118_173.CLK -> CLMS_118_177.RS built
timing path CLMS_118_173.CLK -> CLMS_118_177.RS built
timing path CLMS_118_173.CLK -> CLMA_118_168.RS built
timing path CLMA_10_180.CLK -> DQSL_6_180.RST_TRAINING_N built
timing path CLMS_66_205.CLK -> CLMS_62_217.RSCI built
timing path CLMS_66_205.CLK -> CLMS_62_217.RSCI built
timing path DQSL_6_276.CLK_IO -> IOL_7_285.IFIFO_RADDR[0] built
timing path DQSL_6_276.CLK_IO -> IOL_7_285.IFIFO_RADDR[1] built
timing path DQSL_6_276.CLK_IO -> IOL_7_285.IFIFO_RADDR[2] built
timing path DQSL_6_276.CLK_IO -> IOL_7_285.IFIFO_RADDR[0] built
timing path DQSL_6_276.CLK_IO -> IOL_7_285.IFIFO_RADDR[1] built
timing path DQSL_6_276.CLK_IO -> IOL_7_285.IFIFO_RADDR[2] built
timing path DQSL_6_152.CLK_IO -> IOL_7_162.IFIFO_RADDR[0] built
timing path DQSL_6_152.CLK_IO -> IOL_7_162.IFIFO_RADDR[1] built
timing path DQSL_6_152.CLK_IO -> IOL_7_162.IFIFO_RADDR[2] built
timing path DQSL_6_152.CLK_IO -> IOL_7_162.IFIFO_RADDR[0] built
timing path DQSL_6_152.CLK_IO -> IOL_7_162.IFIFO_RADDR[1] built
timing path DQSL_6_152.CLK_IO -> IOL_7_162.IFIFO_RADDR[2] built
timing path CLMS_74_121.CLK -> CLMS_78_121.C0 built
timing path CLMS_74_121.CLK -> CLMS_78_121.C4 built
timing path CLMS_74_121.CLK -> CLMS_78_109.CE built
timing path CLMA_90_136.CLK -> DRM_82_128.ADA0[12] built
timing path CLMA_90_120.CLK -> CLMA_90_120.D4 built
timing path CLMA_90_136.CLK -> DRM_82_128.ADA0[10] built
I: Design Browser is updated.
