

================================================================
== Vitis HLS Report for 'pwm'
================================================================
* Date:           Wed May  5 12:24:45 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        pwm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu49dr-ffvf1760-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.991 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.99>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 2 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_r"   --->   Operation 4 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %max_cycles"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %max_cycles, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %cycles_high"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %cycles_high, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %cycles_hold"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %cycles_hold, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %pwm_out"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %pwm_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %end_r"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cycles_hold_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %cycles_hold" [pwm/pwm.cpp:6]   --->   Operation 16 'read' 'cycles_hold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cycles_high_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %cycles_high" [pwm/pwm.cpp:6]   --->   Operation 17 'read' 'cycles_high_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%max_cycles_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %max_cycles" [pwm/pwm.cpp:6]   --->   Operation 18 'read' 'max_cycles_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%start_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %start_r" [pwm/pwm.cpp:6]   --->   Operation 19 'read' 'start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%state_load = load i2 %state" [pwm/pwm.cpp:25]   --->   Operation 20 'load' 'state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%count_load = load i64 %count" [pwm/pwm.cpp:45]   --->   Operation 21 'load' 'count_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.72ns)   --->   "%switch_ln25 = switch i2 %state_load, void, i2 0, void, i2 1, void, i2 2, void, i2 3, void" [pwm/pwm.cpp:25]   --->   Operation 22 'switch' 'switch_ln25' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 23 [1/1] (1.13ns)   --->   "%icmp_ln75 = icmp_ult  i64 %count_load, i64 %cycles_hold_read" [pwm/pwm.cpp:75]   --->   Operation 23 'icmp' 'icmp_ln75' <Predicate = (state_load == 3)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void, void" [pwm/pwm.cpp:75]   --->   Operation 24 'br' 'br_ln75' <Predicate = (state_load == 3)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%write_ln83 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %pwm_out, i1 0" [pwm/pwm.cpp:83]   --->   Operation 25 'write' 'write_ln83' <Predicate = (state_load == 3 & !icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.52ns)   --->   "%br_ln0 = br void"   --->   Operation 26 'br' 'br_ln0' <Predicate = (state_load == 3 & !icmp_ln75)> <Delay = 0.52>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln77 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %pwm_out, i1 1" [pwm/pwm.cpp:77]   --->   Operation 27 'write' 'write_ln77' <Predicate = (state_load == 3 & icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.08ns)   --->   "%add_ln79 = add i64 %count_load, i64 1" [pwm/pwm.cpp:79]   --->   Operation 28 'add' 'add_ln79' <Predicate = (state_load == 3 & icmp_ln75)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.57ns)   --->   "%store_ln79 = store i64 %add_ln79, i64 %count_next" [pwm/pwm.cpp:79]   --->   Operation 29 'store' 'store_ln79' <Predicate = (state_load == 3 & icmp_ln75)> <Delay = 0.57>
ST_1 : Operation 30 [1/1] (0.52ns)   --->   "%br_ln80 = br void" [pwm/pwm.cpp:80]   --->   Operation 30 'br' 'br_ln80' <Predicate = (state_load == 3 & icmp_ln75)> <Delay = 0.52>
ST_1 : Operation 31 [1/1] (1.13ns)   --->   "%icmp_ln60 = icmp_ult  i64 %count_load, i64 %max_cycles_read" [pwm/pwm.cpp:60]   --->   Operation 31 'icmp' 'icmp_ln60' <Predicate = (state_load == 2)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %pwm_out, i1 0"   --->   Operation 32 'write' 'write_ln0' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void, void" [pwm/pwm.cpp:60]   --->   Operation 33 'br' 'br_ln60' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.57ns)   --->   "%store_ln70 = store i64 1, i64 %count_next" [pwm/pwm.cpp:70]   --->   Operation 34 'store' 'store_ln70' <Predicate = (state_load == 2 & !icmp_ln60)> <Delay = 0.57>
ST_1 : Operation 35 [1/1] (0.52ns)   --->   "%br_ln0 = br void"   --->   Operation 35 'br' 'br_ln0' <Predicate = (state_load == 2 & !icmp_ln60)> <Delay = 0.52>
ST_1 : Operation 36 [1/1] (1.08ns)   --->   "%add_ln64 = add i64 %count_load, i64 1" [pwm/pwm.cpp:64]   --->   Operation 36 'add' 'add_ln64' <Predicate = (state_load == 2 & icmp_ln60)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.57ns)   --->   "%store_ln64 = store i64 %add_ln64, i64 %count_next" [pwm/pwm.cpp:64]   --->   Operation 37 'store' 'store_ln64' <Predicate = (state_load == 2 & icmp_ln60)> <Delay = 0.57>
ST_1 : Operation 38 [1/1] (0.52ns)   --->   "%br_ln65 = br void" [pwm/pwm.cpp:65]   --->   Operation 38 'br' 'br_ln65' <Predicate = (state_load == 2 & icmp_ln60)> <Delay = 0.52>
ST_1 : Operation 39 [1/1] (1.13ns)   --->   "%icmp_ln45 = icmp_ult  i64 %count_load, i64 %cycles_high_read" [pwm/pwm.cpp:45]   --->   Operation 39 'icmp' 'icmp_ln45' <Predicate = (state_load == 1)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.08ns)   --->   "%add_ln55 = add i64 %count_load, i64 1" [pwm/pwm.cpp:55]   --->   Operation 40 'add' 'add_ln55' <Predicate = (state_load == 1)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void, void" [pwm/pwm.cpp:45]   --->   Operation 41 'br' 'br_ln45' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %pwm_out, i1 0" [pwm/pwm.cpp:53]   --->   Operation 42 'write' 'write_ln53' <Predicate = (state_load == 1 & !icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.57ns)   --->   "%store_ln55 = store i64 %add_ln55, i64 %count_next" [pwm/pwm.cpp:55]   --->   Operation 43 'store' 'store_ln55' <Predicate = (state_load == 1 & !icmp_ln45)> <Delay = 0.57>
ST_1 : Operation 44 [1/1] (0.52ns)   --->   "%br_ln0 = br void"   --->   Operation 44 'br' 'br_ln0' <Predicate = (state_load == 1 & !icmp_ln45)> <Delay = 0.52>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %pwm_out, i1 1" [pwm/pwm.cpp:47]   --->   Operation 45 'write' 'write_ln47' <Predicate = (state_load == 1 & icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.57ns)   --->   "%store_ln49 = store i64 %add_ln55, i64 %count_next" [pwm/pwm.cpp:49]   --->   Operation 46 'store' 'store_ln49' <Predicate = (state_load == 1 & icmp_ln45)> <Delay = 0.57>
ST_1 : Operation 47 [1/1] (0.52ns)   --->   "%br_ln50 = br void" [pwm/pwm.cpp:50]   --->   Operation 47 'br' 'br_ln50' <Predicate = (state_load == 1 & icmp_ln45)> <Delay = 0.52>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %pwm_out, i1 0"   --->   Operation 48 'write' 'write_ln0' <Predicate = (state_load == 0)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %start_read, void, void" [pwm/pwm.cpp:29]   --->   Operation 49 'br' 'br_ln29' <Predicate = (state_load == 0)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.57ns)   --->   "%store_ln33 = store i64 0, i64 %count_next" [pwm/pwm.cpp:33]   --->   Operation 50 'store' 'store_ln33' <Predicate = (state_load == 0 & !start_read)> <Delay = 0.57>
ST_1 : Operation 51 [1/1] (0.52ns)   --->   "%br_ln34 = br void" [pwm/pwm.cpp:34]   --->   Operation 51 'br' 'br_ln34' <Predicate = (state_load == 0 & !start_read)> <Delay = 0.52>
ST_1 : Operation 52 [1/1] (0.57ns)   --->   "%store_ln39 = store i64 1, i64 %count_next" [pwm/pwm.cpp:39]   --->   Operation 52 'store' 'store_ln39' <Predicate = (state_load == 0 & start_read)> <Delay = 0.57>
ST_1 : Operation 53 [1/1] (0.52ns)   --->   "%br_ln0 = br void"   --->   Operation 53 'br' 'br_ln0' <Predicate = (state_load == 0 & start_read)> <Delay = 0.52>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %pwm_out, i1 0" [pwm/pwm.cpp:90]   --->   Operation 54 'write' 'write_ln90' <Predicate = false> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.57ns)   --->   "%store_ln92 = store i64 0, i64 %count_next" [pwm/pwm.cpp:92]   --->   Operation 55 'store' 'store_ln92' <Predicate = false> <Delay = 0.57>
ST_1 : Operation 56 [1/1] (0.52ns)   --->   "%br_ln93 = br void" [pwm/pwm.cpp:93]   --->   Operation 56 'br' 'br_ln93' <Predicate = false> <Delay = 0.52>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%next_state = phi i2 0, void, i2 0, void, i2 1, void, i2 1, void, i2 2, void, i2 2, void, i2 3, void, i2 3, void, i2 0, void"   --->   Operation 57 'phi' 'next_state' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%end_local = phi i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 1, void"   --->   Operation 58 'phi' 'end_local' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %next_state, i2 %state" [pwm/pwm.cpp:97]   --->   Operation 59 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%count_next_load = load i64 %count_next" [pwm/pwm.cpp:98]   --->   Operation 60 'load' 'count_next_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln98 = store i64 %count_next_load, i64 %count" [pwm/pwm.cpp:98]   --->   Operation 61 'store' 'store_ln98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln99 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %end_r, i1 %end_local" [pwm/pwm.cpp:99]   --->   Operation 62 'write' 'write_ln99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln101 = ret" [pwm/pwm.cpp:101]   --->   Operation 63 'ret' 'ret_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ start_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_cycles]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cycles_high]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cycles_hold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pwm_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ end_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ count]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ count_next]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
cycles_hold_read  (read         ) [ 00]
cycles_high_read  (read         ) [ 00]
max_cycles_read   (read         ) [ 00]
start_read        (read         ) [ 01]
state_load        (load         ) [ 01]
count_load        (load         ) [ 00]
switch_ln25       (switch       ) [ 00]
icmp_ln75         (icmp         ) [ 01]
br_ln75           (br           ) [ 00]
write_ln83        (write        ) [ 00]
br_ln0            (br           ) [ 00]
write_ln77        (write        ) [ 00]
add_ln79          (add          ) [ 00]
store_ln79        (store        ) [ 00]
br_ln80           (br           ) [ 00]
icmp_ln60         (icmp         ) [ 01]
write_ln0         (write        ) [ 00]
br_ln60           (br           ) [ 00]
store_ln70        (store        ) [ 00]
br_ln0            (br           ) [ 00]
add_ln64          (add          ) [ 00]
store_ln64        (store        ) [ 00]
br_ln65           (br           ) [ 00]
icmp_ln45         (icmp         ) [ 01]
add_ln55          (add          ) [ 00]
br_ln45           (br           ) [ 00]
write_ln53        (write        ) [ 00]
store_ln55        (store        ) [ 00]
br_ln0            (br           ) [ 00]
write_ln47        (write        ) [ 00]
store_ln49        (store        ) [ 00]
br_ln50           (br           ) [ 00]
write_ln0         (write        ) [ 00]
br_ln29           (br           ) [ 00]
store_ln33        (store        ) [ 00]
br_ln34           (br           ) [ 00]
store_ln39        (store        ) [ 00]
br_ln0            (br           ) [ 00]
write_ln90        (write        ) [ 00]
store_ln92        (store        ) [ 00]
br_ln93           (br           ) [ 00]
next_state        (phi          ) [ 00]
end_local         (phi          ) [ 00]
store_ln97        (store        ) [ 00]
count_next_load   (load         ) [ 00]
store_ln98        (store        ) [ 00]
write_ln99        (write        ) [ 00]
ret_ln101         (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="start_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_cycles">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_cycles"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cycles_high">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cycles_high"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cycles_hold">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cycles_hold"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pwm_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pwm_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="end_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="state">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="count">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="count_next">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_next"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i64"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="cycles_hold_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cycles_hold_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="cycles_high_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cycles_high_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="max_cycles_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_cycles_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="start_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln83/1 write_ln77/1 write_ln0/1 write_ln53/1 write_ln47/1 write_ln0/1 write_ln90/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="write_ln99_write_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="1" slack="0"/>
<pin id="97" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln99/1 "/>
</bind>
</comp>

<comp id="100" class="1005" name="next_state_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="102" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="next_state (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="next_state_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="1" slack="0"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="4" bw="1" slack="0"/>
<pin id="109" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="6" bw="1" slack="0"/>
<pin id="111" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="8" bw="2" slack="0"/>
<pin id="113" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="10" bw="2" slack="0"/>
<pin id="115" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="12" bw="1" slack="0"/>
<pin id="117" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="14" bw="1" slack="0"/>
<pin id="119" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="16" bw="1" slack="0"/>
<pin id="121" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="18" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="next_state/1 "/>
</bind>
</comp>

<comp id="132" class="1005" name="end_local_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="134" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="end_local (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="end_local_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="4" bw="1" slack="0"/>
<pin id="141" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="6" bw="1" slack="0"/>
<pin id="143" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="8" bw="1" slack="0"/>
<pin id="145" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="10" bw="1" slack="0"/>
<pin id="147" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="12" bw="1" slack="0"/>
<pin id="149" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="14" bw="1" slack="0"/>
<pin id="151" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="16" bw="1" slack="0"/>
<pin id="153" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="end_local/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/1 add_ln64/1 add_ln55/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 store_ln64/1 store_ln55/1 store_ln49/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 store_ln39/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 store_ln92/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="state_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="0"/>
<pin id="190" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_load/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="count_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln75_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="0" index="1" bw="64" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln60_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="0"/>
<pin id="205" dir="0" index="1" bw="64" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln45_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="0"/>
<pin id="211" dir="0" index="1" bw="64" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln97_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="0"/>
<pin id="217" dir="0" index="1" bw="2" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="count_next_load_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_next_load/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln98_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="0"/>
<pin id="227" dir="0" index="1" bw="64" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="36" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="38" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="38" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="40" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="50" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="52" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="92"><net_src comp="54" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="98"><net_src comp="50" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="123"><net_src comp="42" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="124"><net_src comp="42" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="125"><net_src comp="44" pin="0"/><net_sink comp="103" pin=4"/></net>

<net id="126"><net_src comp="44" pin="0"/><net_sink comp="103" pin=6"/></net>

<net id="127"><net_src comp="46" pin="0"/><net_sink comp="103" pin=8"/></net>

<net id="128"><net_src comp="46" pin="0"/><net_sink comp="103" pin=10"/></net>

<net id="129"><net_src comp="48" pin="0"/><net_sink comp="103" pin=12"/></net>

<net id="130"><net_src comp="48" pin="0"/><net_sink comp="103" pin=14"/></net>

<net id="131"><net_src comp="42" pin="0"/><net_sink comp="103" pin=16"/></net>

<net id="155"><net_src comp="52" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="156"><net_src comp="52" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="157"><net_src comp="52" pin="0"/><net_sink comp="135" pin=4"/></net>

<net id="158"><net_src comp="52" pin="0"/><net_sink comp="135" pin=6"/></net>

<net id="159"><net_src comp="52" pin="0"/><net_sink comp="135" pin=8"/></net>

<net id="160"><net_src comp="52" pin="0"/><net_sink comp="135" pin=10"/></net>

<net id="161"><net_src comp="52" pin="0"/><net_sink comp="135" pin=12"/></net>

<net id="162"><net_src comp="52" pin="0"/><net_sink comp="135" pin=14"/></net>

<net id="163"><net_src comp="54" pin="0"/><net_sink comp="135" pin=16"/></net>

<net id="164"><net_src comp="135" pin="18"/><net_sink comp="93" pin=2"/></net>

<net id="169"><net_src comp="56" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="165" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="56" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="58" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="201"><net_src comp="192" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="60" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="192" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="72" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="192" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="66" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="103" pin="18"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="12" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="16" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="14" pin="0"/><net_sink comp="225" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pwm_out | {1 }
	Port: end_r | {1 }
	Port: state | {1 }
	Port: count | {1 }
	Port: count_next | {1 }
 - Input state : 
	Port: pwm : start_r | {1 }
	Port: pwm : max_cycles | {1 }
	Port: pwm : cycles_high | {1 }
	Port: pwm : cycles_hold | {1 }
	Port: pwm : state | {1 }
	Port: pwm : count | {1 }
	Port: pwm : count_next | {1 }
  - Chain level:
	State 1
		switch_ln25 : 1
		icmp_ln75 : 1
		br_ln75 : 2
		add_ln79 : 1
		store_ln79 : 2
		icmp_ln60 : 1
		br_ln60 : 2
		add_ln64 : 1
		store_ln64 : 2
		icmp_ln45 : 1
		add_ln55 : 1
		br_ln45 : 2
		store_ln55 : 2
		store_ln49 : 2
		next_state : 1
		end_local : 1
		store_ln97 : 2
		store_ln98 : 1
		write_ln99 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       icmp_ln75_fu_197      |    0    |    29   |
|   icmp   |       icmp_ln60_fu_203      |    0    |    29   |
|          |       icmp_ln45_fu_209      |    0    |    29   |
|----------|-----------------------------|---------|---------|
|    add   |          grp_fu_165         |    0    |    71   |
|----------|-----------------------------|---------|---------|
|          | cycles_hold_read_read_fu_60 |    0    |    0    |
|   read   | cycles_high_read_read_fu_66 |    0    |    0    |
|          |  max_cycles_read_read_fu_72 |    0    |    0    |
|          |    start_read_read_fu_78    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |       grp_write_fu_84       |    0    |    0    |
|          |    write_ln99_write_fu_93   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   158   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| end_local_reg_132|    1   |
|next_state_reg_100|    2   |
+------------------+--------+
|       Total      |    3   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  |
|-----------------|------|------|------|--------||---------|
| grp_write_fu_84 |  p2  |   2  |   1  |    2   |
|-----------------|------|------|------|--------||---------|
|      Total      |      |      |      |    2   ||  0.427  |
|-----------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   158  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    -   |
|  Register |    -   |    3   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |    3   |   158  |
+-----------+--------+--------+--------+
