<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>Synplify Pro Options</title><link rel="Prev" href="strategy_settings.htm" title="Previous" /><link rel="Next" href="options_precision.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/pnp.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="ppX9Def4reA7BBhpvyboRMw" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/Strategies/options_synplify_pro.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="strategy_settings.htm#1172897">Strategy Reference Guide</a> &gt; Synplify Pro Options</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h2 id="ww1172897" class="Heading1"><span></span>Synplify Pro Options</h2><p id="ww1306619" class="BodyAfterHead"><span></span>This page lists all the strategy options associated with the Synplify Pro Synthesis process. </p><p id="ww1390616" class="BodyAfterHead"><span></span>For information on their use in Synplify Pro, see the  <span class="Hyperlink"><a href="../../../../../synpbase/doc/fpga_reference.pdf" target="_blank">Synopsys Synplify Pro for Lattice Reference Manual</a></span>.</p><div id="ww1306624" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_synplify_pro.htm#ww1345823" title="Synplify Pro Options">Allow Duplicate Modules (for Synplify Pro)</a></span></div><div id="ww1155791" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_synplify_pro.htm#ww1140978" title="Synplify Pro Options">Area</a></span></div><div id="ww1155345" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_synplify_pro.htm#ww1141035" title="Synplify Pro Options">Arrange VHDL Files</a></span></div><div id="ww1252195" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_synplify_pro.htm#ww1252001" title="Synplify Pro Options">Clock Conversion</a></span></div><div id="ww1229672" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_synplify_pro.htm#ww1229685" title="Synplify Pro Options">Command Line Options</a></span></div><div id="ww1155365" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_synplify_pro.htm#ww1141104" title="Synplify Pro Options">Default Enum Encoding</a></span></div><div id="ww1398217" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_synplify_pro.htm#ww1141143" title="Synplify Pro Options">Disable IO Insertion</a></span></div><div id="ww1398232" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span style="color: #196bff; font-size: 10.0pt; font-style: normal; font-variant: normal; font-weight: normal; text-transform: none; vertical-align: baseline"><a href="../../Reference%20Guides/Strategies/options_synplify_pro.htm#ww1397086" title="Synplify Pro Options">Disable Register Replication During S/R Optimization</a></span></div><div id="ww1398223" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_synplify_pro.htm#ww1251744" title="Synplify Pro Options">EDIF Names</a></span></div><div id="ww1398227" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_synplify_pro.htm#ww1260897" title="Synplify Pro Options">Export Diamond Settings to Synplify Pro GUI</a></span></div><div id="ww1161791" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_synplify_pro.htm#ww1260780" title="Synplify Pro Options">Fanout Limit</a></span></div><div id="ww1161801" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_synplify_pro.htm#ww1141605" title="Synplify Pro Options">Force GSR</a></span></div><div id="ww1161833" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_synplify_pro.htm#ww1141679" title="Synplify Pro Options">Frequency</a></span></div><div id="ww1155814" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_synplify_pro.htm#ww1161916" title="Synplify Pro Options">FSM Encoding</a></span></div><div id="ww1390792" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_synplify_pro.htm#ww1390677" title="Synplify Pro Options">Library Directories</a></span></div><div id="ww1155405" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_synplify_pro.htm#ww1141800" title="Synplify Pro Options">Number of Critical Paths</a></span></div><div id="ww1155410" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_synplify_pro.htm#ww1141934" title="Synplify Pro Options">Number of Start/End Points</a></span></div><div id="ww1155823" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_synplify_pro.htm#ww1147592" title="Synplify Pro Options">Output Netlist Format</a></span></div><div id="ww1155423" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_synplify_pro.htm#ww1142078" title="Synplify Pro Options">Pipelining and Retiming</a></span></div><div id="ww1155427" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_synplify_pro.htm#ww1142145" title="Synplify Pro Options">Push Tristates</a></span></div><div id="ww1232320" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_synplify_pro.htm#ww1232330" title="Synplify Pro Options">Resolved Mixed Drivers (for Synplify Pro)</a></span></div><div id="ww1155833" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_synplify_pro.htm#ww1233342" title="Synplify Pro Options">Resource Sharing</a></span></div><div id="ww1219298" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_synplify_pro.htm#ww1219268" title="Synplify Pro Options">Update Compile Point Timing Data</a></span></div><div id="ww1155445" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_synplify_pro.htm#ww1142301" title="Synplify Pro Options">Use Clock Period for Unconstrained I/O</a></span></div><div id="ww1276618" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_synplify_pro.htm#ww1276829" title="Synplify Pro Options">Use LPF Created from SDC in Project (for Synplify Pro)</a></span></div><div id="ww1155449" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_synplify_pro.htm#ww1142333" title="Synplify Pro Options">Verilog Input</a></span></div><div id="ww1264575" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_synplify_pro.htm#ww1264461" title="Synplify Pro Options">VHDL 2008 (for Synplify Pro)</a></span></div><h5 id="ww1345823" class="HeadingRunIn"><span></span>Allow Duplicate Modules (for Synplify Pro)</h5><p id="ww1345825" class="BodyAfterHead"><span></span>Allows the use of duplicate modules in your design.</p><p id="ww1140950" class="Body"><span></span>When it is set to True, the last definition of the module is used by the software and any previous definitions are ignored. The default is False.</p><h5 id="ww1140978" class="HeadingRunIn"><span></span>Area (for Synplify Pro)</h5><p id="ww1140980" class="BodyAfterHead"><span></span>Specifies optimization preference for area reduction over timing delay reduction.</p><p id="ww1140981" class="Body"><span></span>The True option specifies the area reduction mode. When set to True, this setting overrides the setting in <span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_synplify_pro.htm#ww1141679" title="Synplify Pro Options">Frequency (for Synplify Pro)</a></span>.</p><p id="ww1140985" class="Body"><span></span>The default is False for all devices.</p><p id="ww1140986" class="Body"><span></span>This option is equivalent to the “set_option -frequency 1” command in Synplify Pro.</p><h5 id="ww1141035" class="HeadingRunIn"><span></span>Arrange VHDL Files</h5><p id="ww1141037" class="BodyAfterHead"><span></span>Allows Synplify Pro to reorder the VHDL source files for synthesis.</p><p id="ww1141038" class="Body"><span></span>The default is True for VHDL or Schematic/VHDL design entry type projects, and False for other projects. When this is set to False, Synplify Pro will use the file order in the Diamond File List view.</p><h5 id="ww1252001" class="HeadingRunIn"><span></span>Clock Conversion</h5><p id="ww1252017" class="BodyAfterHead"><span></span>Controls gated and generated clock conversion.</p><p id="ww1252018" class="Body"><span></span>Values are:</p><div id="ww1252019" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>0 – does not convert</div><div id="ww1252020" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>1 (default) – converts; does not report</div><div id="ww1252021" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>2 – converts; reports only sequential elements that could not be converted</div><div id="ww1252022" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>3 – converts; reports all sequential elements</div><p id="ww1252011" class="Body"><span></span>This option is equivalent to the “set_option -fix_gated_and_generated_clocks 0 | 1 | 2 | 3” command in Synplify Pro.</p><h5 id="ww1229685" class="HeadingRunIn"><span></span>Command Line Options (for Synplify Pro)</h5><p id="ww1229687" class="BodyAfterHead"><span></span>Enables additional command line options for the Synplify Pro Synthesis process.</p><h5 id="ww1229688" class="StepIntro"><span></span>To enter a command line option:</h5><div id="ww1229689" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>1.	</span></span>In the Strategy dialog box, select <span style="font-weight: bold">Synplify Pro</span> in the Process list.</div><div id="ww1229690" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>2.	</span></span>Double-click the Value column for the Command Line Options option.</div><div id="ww1369384" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>3.	</span></span>Type in the option and its value (if any) in the text box.</div><div id="ww1369504" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>4.	</span></span>Click <span class="GUI">Apply</span>.</div><p id="ww1390658" class="Body"><span></span>For example:</p><p id="ww1390659" class="Body" style="vertical-align: baseline"><span></span><code class="Code">set_option -library_path c:/source</code></p><h5 id="ww1141104" class="HeadingRunIn"><span></span>Default Enum Encoding</h5><p id="ww1141106" class="BodyAfterHead"><span></span>(For VHDL designs) Defines how enumerated data types are implemented.</p><p id="ww1141107" class="Body"><span></span>The type of implementation affects the performance and device utilization. Available options are:</p><div id="ww1141108" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Default – Automatically assigns an encoding style based on the number of states:</div><div id="ww1141109" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>Sequential: 0-4 enumerated types</div><div id="ww1141110" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>Onehot: 5-40 enumerated types</div><div id="ww1141111" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>Gray: more than 40 enumerated types</div><div id="ww1252356" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Gray – Only one bit of the state register changes at a time, but because more than one bit can be hot, the value must be decoded to determine the state. For example: 000, 001, 011, 010, 110</div><div id="ww1252362" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Onehot – Only two bits of the state register change (one goes to 0; one goes to 1) and only one of the state registers is hot (driven by a 1) at a time. For example: 0000, 0001, 0010, 0100, 1000</div><div id="ww1141112" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Sequential – More than one bit of the state register can change at a time, but because more than one bit can be hot, the value must be decoded to determine the state. For example: 000, 001, 010, 011, 100</div><p id="ww1252344" class="Body"><span></span>This option is equivalent to the “set_option -default_enum_encoding default | onehot | gray | sequential” command in Synplify Pro.</p><h5 id="ww1141143" class="HeadingRunIn"><span></span>Disable IO Insertion (for Synplify Pro)</h5><p id="ww1141145" class="BodyAfterHead"><span></span>Controls whether the synthesis tool will add I/O buffers into your design.</p><p id="ww1141146" class="Body"><span></span>If this is set to True, Synplify Pro will not add I/O buffers into your design. If it is set to False<span class="GUI"> </span>(default), the synthesis tool will insert I/O buffers into your design.</p><p id="ww1141147" class="Body"><span></span>This option is equivalent to the “set_option -disable_io_insertion 1 | 0” command in Synplify Pro.</p><h5 id="ww1397086" class="HeadingRunIn"><span></span>Disable Register Replication During S/R Optimization</h5><p id="ww1397051" class="Body"><span></span>When this option is set in the strategy, the synthesis tool will NOT duplicate the registers while inferring the address pointers for the RAM during Shift-register inference. By default this option is OFF and the tool will duplicate the address pointer registers to get better performance.</p><h5 id="ww1251744" class="HeadingRunIn"><span></span>EDIF Names</h5><p id="ww1251770" class="BodyAfterHead"><span></span>Controls the format of bus names in the EDIF file. Select Standard to use brackets in the names of bus signals as in "bus[1]", which is the current standard for Synplify Pro. Select Legacy to use the older format as in "bus_1".</p><p id="ww1260889" class="Body"><span></span>Standard is required to use Synplify Pro to cross-probe from the Place &amp; Route TRACE Report to a schematic view. See <a href="../../User%20Guides/Static%20Timing%20Analysis/cross-probe_hdl-analyst.htm#ww1093260" title="Cross-Probing to Synplify Pro HDL Analyst">Cross-Probing to Synplify Pro HDL Analyst</a>.</p><h5 id="ww1260897" class="HeadingRunIn"><span></span>Export Diamond Settings to Synplify Pro GUI</h5><p id="ww1260815" class="BodyAfterHead"><span></span>Controls whether the strategy settings are exported to Synplify Pro during interactive synthesis (opening Synplify Pro through the Tools menu). After opening Synplify Pro, you can change settings in Synplify Pro's interface. This option has no effect with integrated or stand-alone synthesis.</p><p id="ww1261934" class="Body"><span></span>Available options are:</p><div id="ww1261542" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>No (default) – Synplify Pro opens with its own defaults, ignoring the strategy settings.</div><div id="ww1261701" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Yes – Synplify Pro opens with the strategy settings every time. Options set and saved in a previous Synplify Pro session are ignored.</div><div id="ww1261705" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Only on First Launch – Synplify Pro opens with the strategy settings the first time only. After that, Synplify Pro opens with settings saved in a previous session or with its own defaults. After the first time, the strategy settings are ignored.</div><p id="ww1262035" class="Body"><span></span>For more information, see <a href="../../User%20Guides/Implementing%20the%20Design/interactive_synth.htm#ww1046947" title="Interactive Synthesis">Interactive Synthesis</a>.</p><h5 id="ww1260780" class="HeadingRunIn"><span></span>Fanout Limit</h5><p id="ww1141482" class="BodyAfterHead"><span></span>Controls fanout during synthesis. When the specified fanout limit is achieved, logic will be duplicated.</p><p id="ww1141483" class="Body"><span></span>The default is 1000.</p><p id="ww1141484" class="Body"><span></span>This option is equivalent to the “set_option -maxfan <em class="Emphasis">&lt;number&gt;</em>” command in Synplify Pro.</p><h5 id="ww1141605" class="HeadingRunIn"><span></span>Force GSR (for Synplify Pro)</h5><p id="ww1141607" class="BodyAfterHead"><span></span>Forces Global Set/Reset Pin usage.</p><p id="ww1141608" class="Body"><span></span>Available options are:</p><div id="ww1141609" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Auto – Allows the software to decide whether to infer Global Set/Reset in your design.</div><div id="ww1252378" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>False (default) – Does not infer Global Set/Reset in your design.</div><div id="ww1141610" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>True – Always infers Global Set/Reset in your design.</div><p id="ww1141612" class="Body"><span></span>This option is equivalent to the “set_option -force_gsr auto | yes | no” command in Synplify Pro.</p><h5 id="ww1141679" class="HeadingRunIn"><span></span>Frequency (for Synplify Pro)</h5><p id="ww1141681" class="BodyAfterHead"><span></span>Specifies the global design frequency (in MHz). Nothing in the Value column means "auto" (the default) and Synplify Pro will try to maximize the frequency of the clocks.</p><p id="ww1141682" class="Body"><span></span>The setting is ignored when <span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_synplify_pro.htm#ww1140978" title="Synplify Pro Options">Area (for Synplify Pro)</a></span> is set to True.</p><p id="ww1141686" class="Body"><span></span>This option is equivalent to the “set_option -frequency <em class="Emphasis">&lt;number&gt; </em>| auto” command in Synplify Pro.</p><h5 id="ww1161916" class="HeadingRunIn"><span></span>FSM Encoding (for Synplify Pro)</h5><p id="ww1161918" class="BodyAfterHead"><span></span>Enables or disables the FSM Compiler and controls the use of FSM synthesis for state machines.</p><p id="ww1161919" class="Body"><span></span>When Synplify Pro is selected as the synthesis tool, it enables or disables the FSM Compiler and controls the use of FSM synthesis for state machines. When this is set to True (default), the FSM Compiler automatically recognizes and optimizes state machines in the design. The FSM Compiler extracts the state machines as symbolic graphs, and then optimizes them by re-encoding the state representations and generating a better logic optimization starting point for the state machines.</p><p id="ww1161920" class="Body"><span></span>This option is equivalent to the “set_option -symbolic_fsm_compiler 1 | 0” command in Synplify Pro.</p><h5 id="ww1390677" class="HeadingRunIn"><span></span>Library Directories</h5><p id="ww1390735" class="Body"><span></span>Specifies all the paths to the directories which contain the Verilog library files to be included in your design for the project. </p><p id="ww1390762" class="Body"><span></span>You can also add custom library files with module definitions for the design in a single file. The names of files read from the library path must match module names. Mismatches result in error messages.</p><h5 id="ww1141800" class="HeadingRunIn"><span></span>Number of Critical Paths (for Synplify Pro)</h5><p id="ww1141802" class="BodyAfterHead"><span></span>Specifies the number of critical timing paths to be reported in the timing report. </p><p id="ww1141804" class="Body"><span></span>This option is equivalent to the “set_option -num_critical_paths <em class="Emphasis">&lt;number&gt;</em>” command in Synplify Pro.</p><h5 id="ww1141934" class="HeadingRunIn"><span></span>Number of Start/End Points</h5><p id="ww1141936" class="BodyAfterHead"><span></span>Specifies the number of start and end points you want the software to report in the critical path section of the timing report.</p><p id="ww1141937" class="Body"><span></span>This option is equivalent to the “set_option -num_startend_points <em class="Emphasis">&lt;number&gt;</em>” command in Synplify Pro.</p><h5 id="ww1147592" class="HeadingRunIn"><span></span>Output Netlist Format (for Synplify Pro)</h5><p id="ww1147594" class="BodyAfterHead"><span></span>Outputs a mapped Verilog or VHDL netlist for post-synthesis simulation. </p><p id="ww1147595" class="Body"><span></span>Available options are: None (default), VHDL, and Verilog.</p><p id="ww1150643" class="Body"><span></span>This option is equivalent to the “set_option -write_verilog 1 | 0 -write_vhdl 1 | 0” command in Synplify Pro.</p><h5 id="ww1142078" class="HeadingRunIn"><span></span>Pipelining and Retiming</h5><p id="ww1142080" class="BodyAfterHead"><span></span>Enables the pipelining and retiming features to improve design performance.</p><p id="ww1142081" class="Body"><span></span>Values are:</p><div id="ww1252390" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>None – Disables the pipelining and retiming features.</div><div id="ww1252396" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Pipelining Only (default)<span class="GUI"> </span>– Runs the design at a faster frequency by moving registers into the multiplier, creating pipeline stages.</div><div id="ww1142082" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Pipelining and Retiming – When enabled, registers may be moved into combinational logic to improve performance.</div><p id="ww1142085" class="Body"><span></span>This option is equivalent to the “setup_option -pipe 1 | 0 -retiming 1 | 0”<span class="GUI"> </span>command in Synplify Pro.</p><h5 id="ww1142145" class="HeadingRunIn"><span></span>Push Tristates</h5><p id="ww1142147" class="BodyAfterHead"><span></span>When this is set to True, the Synplify Pro compiler pushes tristates through objects such as muxes, registers, latches, buffers, nets, and tristate buffers, and propagates the high impedance state. </p><p id="ww1142148" class="Body"><span></span>The high-impedance states are not pushed through combinational gates such as ANDs or ORs.</p><p id="ww1251967" class="Body"><span></span>The default is False.</p><p id="ww1251969" class="Body"><span></span>This option is equivalent to the “set_option -compiler_compatible 1 | 0”<span class="GUI"> </span>command in Synplify Pro.</p><h5 id="ww1232330" class="HeadingRunIn"><span></span>Resolved Mixed Drivers (for Synplify Pro)</h5><p id="ww1232333" class="BodyAfterHead"><span></span>If a net is driven by a VCC or GND and active drivers, setting this option to True (default) will connect the net to the VCC or GND driver.</p><p id="ww1233336" class="Body"><span></span>This option is equivalent to the “set_option -resolve_multiple_driver 1 | 0”<span class="GUI"> </span>command in Synplify Pro.</p><h5 id="ww1233342" class="HeadingRunIn"><span></span>Resource Sharing (for Synplify Pro)</h5><p id="ww1142216" class="BodyAfterHead"><span></span>When this is set to True (default), the synthesis tool uses resource sharing techniques to optimize area. </p><p id="ww1142217" class="Body"><span></span>With resource sharing, synthesis uses the same arithmetic operators for mutually exclusive statements; for example, with the branches of a case statement. Conversely, you can improve timing by disabling resource sharing, but at the expense of increased area.</p><p id="ww1142218" class="Body"><span></span>This option is equivalent to the “set_option -resource_sharing 1 | 0”<span class="GUI"> </span>command in Synplify Pro.</p><h5 id="ww1219268" class="HeadingRunIn"><span></span>Update Compile Point Timing Data</h5><p id="ww1219309" class="BodyAfterHead"><span></span>Determines whether (True) or not (False) changes inside a compile point can cause the compile point (or top-level) containing it to change accordingly.</p><p id="ww1219194" class="Body"><span></span>When this is set to False (default), Synplify Pro keeps the top level module the same, which is desired by incremental flow.</p><p id="ww1219321" class="Body"><span></span>When this is set to True, changes in low level partitions will be propagated to top partitions up to top module. Synplify Pro will possibly optimize timing data and certainly will write a new timestamp onto the partition for the top level module.</p><p id="ww1219195" class="Body"><span></span>This option is equivalent to the “set_option -update_models_cp 1 | 0” command in Synplify Pro.</p><h5 id="ww1142301" class="HeadingRunIn"><span></span>Use Clock Period for Unconstrained I/O</h5><p id="ww1142303" class="BodyAfterHead"><span></span>Controls whether to forward annotate constraints for I/O ports without explicit user-defined constraints. </p><p id="ww1142304" class="Body"><span></span>When this is set to True, only explicit I/O port constraints are forward annotated. When it is set to False (the default), all I/O port constraints are forward annotated.</p><p id="ww1142305" class="Body"><span></span>This option is equivalent to the “set_option -auto_constraint_io 1 | 0” command in Synplify Pro.</p><h5 id="ww1276829" class="HeadingRunIn"><span></span>Use LPF Created from SDC in Project (for Synplify Pro)</h5><p id="ww1276831" class="BodyAfterHead"><span></span>When this is set to True<span style="font-weight: bold"> </span>(default), Synplify Pro creates a preference (.lpf) file based on the Synopsys Design Constraint (.sdc) file. With this .lpf file, the synthesis constraints will also be applied to the Map Design stage of implementation.</p><p id="ww1275860" class="Body"><span></span>This option is equivalent to the “set_option -write_apr_constraint 1 | 0” command in Synplify Pro.</p><h5 id="ww1142333" class="HeadingRunIn"><span></span>Verilog Input</h5><p id="ww1142335" class="BodyAfterHead"><span></span>Specifies the Verilog standard used for the project. </p><p id="ww1142336" class="Body"><span></span>The default is System Verilog.</p><p id="ww1272610" class="Body"><span></span>This option is equivalent to the “set_option -vlog_std v2001 | v95 | sysv” command in Synplify Pro.</p><p id="ww1272612" class="Body"><span></span>For information about Verilog 2001, refer to the <span class="Hyperlink"><a href="../../../../../synpbase/doc/fpga_reference.pdf" target="_blank">Synplify and Synplify Pro for Lattice Reference Manual</a></span>. Go to<span class="GUI"> </span>the “Verilog 2001 Support” section in the “Verilog Language Support” chapter.</p><h5 id="ww1264461" class="HeadingRunIn"><span></span>VHDL 2008 (for Synplify Pro)</h5><p id="ww1264463" class="BodyAfterHead"><span></span>When this is set to True, VHDL 2008 is selected as the VHDL standard for the project.</p></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>