<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond1407_fu_52_p2" SOURCE="" VARIABLE="exitcond1407" MODULE="sobel_hls_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_13_fu_58_p2" SOURCE="" VARIABLE="empty_13" MODULE="sobel_hls_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln32_fu_249_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32" VARIABLE="icmp_ln32" MODULE="sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_1_fu_255_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32" VARIABLE="add_ln32_1" MODULE="sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_267_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32" VARIABLE="add_ln32" MODULE="sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln33_fu_273_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33" VARIABLE="icmp_ln33" MODULE="sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln32_fu_279_p3" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32" VARIABLE="select_ln32" MODULE="sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln32_1_fu_287_p3" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32" VARIABLE="select_ln32_1" MODULE="sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32" VARIABLE="mul_ln32" MODULE="sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="9" OPTYPE="urem" PRAGMA="" RTLNAME="urem_6ns_3ns_2_10_1_U3" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32" VARIABLE="urem_ln32" MODULE="sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U4" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33" VARIABLE="mul_ln33" MODULE="sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="9" OPTYPE="urem" PRAGMA="" RTLNAME="urem_6ns_3ns_2_10_1_U5" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33" VARIABLE="urem_ln33" MODULE="sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_383_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33" VARIABLE="add_ln33" MODULE="sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln40_fu_931_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="icmp_ln40" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_937_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="add_ln40" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln41_fu_949_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:41" VARIABLE="icmp_ln41" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_fu_955_p3" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="select_ln40" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_2_fu_963_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="add_ln40_2" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln4042_fu_969_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="add_ln4042" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_1_fu_975_p3" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="select_ln40_1" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_2_fu_983_p3" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="select_ln40_2" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_12_4_1_U46" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:51" VARIABLE="mul_ln51" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U33" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="mul_ln40" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_1_fu_1086_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="add_ln45_1" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="9" OPTYPE="urem" PRAGMA="" RTLNAME="urem_6ns_3ns_2_10_1_U30" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="urem_ln40" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_1_fu_1092_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="add_ln40_1" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_12_4_1_U46" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:51" VARIABLE="add_ln51" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_997_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:41" VARIABLE="add_ln41" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U34" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:41" VARIABLE="mul_ln41" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="9" OPTYPE="urem" PRAGMA="" RTLNAME="urem_6ns_3ns_2_10_1_U31" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:41" VARIABLE="urem_ln41" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_1120_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:41" VARIABLE="add_ln41_1" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U35" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="mul_ln45" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_2_fu_1157_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="add_ln45_2" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_3_fu_1163_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="add_ln45_3" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U36" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="mul_ln45_1" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_4_fu_1206_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="add_ln45_4" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_5_fu_1225_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="add_ln45_5" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U21" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_1" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U22" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_2" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U23" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_3" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U38" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_4" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U24" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_5" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U25" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_6" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U26" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_7" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U39" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_8" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U37" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="mul_ln45_2" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_6_fu_1267_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="add_ln45_6" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_7_fu_1286_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="add_ln45_7" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U27" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_9" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U28" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_s" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U29" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_10" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U40" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_11" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U21" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_12" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U22" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_13" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U23" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_14" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U41" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_15" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U27" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_16" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U28" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_17" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U29" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_18" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U42" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_19" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U32" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="mul_ln42" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_8_fu_1315_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="add_ln45_8" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_9_fu_1321_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="add_ln45_9" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_10_fu_1340_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="add_ln45_10" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_11_fu_1359_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="add_ln45_11" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U21" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_20" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U22" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_21" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U23" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_22" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U43" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_23" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp2_fu_1523_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp2" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln45_fu_1541_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="sub_ln45" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U24" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_24" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U25" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_25" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U26" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_26" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U44" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_27" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_fu_1574_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_1592_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:46" VARIABLE="add_ln46" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln46_fu_1602_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:46" VARIABLE="sub_ln46" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U27" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_28" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U28" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_29" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U29" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_30" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U45" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_31" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_1635_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="add_ln45" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln49_fu_1681_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:49" VARIABLE="sub_ln49" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_fu_1687_p3" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:49" VARIABLE="select_ln49" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln49_1_fu_1707_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:49" VARIABLE="sub_ln49_1" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_1_fu_1713_p3" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:49" VARIABLE="select_ln49_1" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_1725_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:49" VARIABLE="add_ln49" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="magnitude_fu_1731_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:49" VARIABLE="magnitude" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln51_fu_1755_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:51" VARIABLE="icmp_ln51" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="output_r_d0" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:51" VARIABLE="select_ln51" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln56_fu_123_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56" VARIABLE="icmp_ln56" MODULE="sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8" LOOP="VITIS_LOOP_56_7_VITIS_LOOP_57_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_1_fu_129_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56" VARIABLE="add_ln56_1" MODULE="sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8" LOOP="VITIS_LOOP_56_7_VITIS_LOOP_57_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_141_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56" VARIABLE="add_ln56" MODULE="sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8" LOOP="VITIS_LOOP_56_7_VITIS_LOOP_57_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln57_fu_147_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57" VARIABLE="icmp_ln57" MODULE="sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8" LOOP="VITIS_LOOP_56_7_VITIS_LOOP_57_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln56_fu_153_p3" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56" VARIABLE="select_ln56" MODULE="sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8" LOOP="VITIS_LOOP_56_7_VITIS_LOOP_57_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln56_1_fu_161_p3" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56" VARIABLE="select_ln56_1" MODULE="sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8" LOOP="VITIS_LOOP_56_7_VITIS_LOOP_57_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_12_4_1_U61" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:58" VARIABLE="mul_ln58" MODULE="sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8" LOOP="VITIS_LOOP_56_7_VITIS_LOOP_57_8" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp103_fu_173_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56" VARIABLE="cmp103" MODULE="sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8" LOOP="VITIS_LOOP_56_7_VITIS_LOOP_57_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_12_4_1_U61" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:58" VARIABLE="add_ln58" MODULE="sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8" LOOP="VITIS_LOOP_56_7_VITIS_LOOP_57_8" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln59_fu_203_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:59" VARIABLE="icmp_ln59" MODULE="sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8" LOOP="VITIS_LOOP_56_7_VITIS_LOOP_57_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="write_output_last_fu_208_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:59" VARIABLE="write_output_last" MODULE="sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8" LOOP="VITIS_LOOP_56_7_VITIS_LOOP_57_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_179_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57" VARIABLE="add_ln57" MODULE="sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8" LOOP="VITIS_LOOP_56_7_VITIS_LOOP_57_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 289 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_1_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_1" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 289 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_2_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_2" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 289 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_3_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_3" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 289 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_4_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_4" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 289 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_5_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_5" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 289 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_6_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_6" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 289 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_7_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_7" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 289 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="frame_8_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_8" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 289 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 2500 1"/>
</BindInfo>
