// Seed: 915823309
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  assign module_1.\id_8 = 0;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output tri0 id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_13;
  parameter id_23 = 1 - 1;
  supply1 id_24 = 1;
  assign id_8  = id_15;
  assign id_7  = -1 - 1;
  assign id_12 = id_20;
  wire id_25;
endmodule
module module_1 #(
    parameter id_4 = 32'd36,
    parameter id_5 = 32'd32,
    parameter id_6 = 32'd51
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5
);
  input wire _id_5;
  input wire _id_4;
  inout supply1 id_3;
  inout wire id_2;
  inout tri id_1;
  assign id_3 = -1'b0;
  assign id_2 = id_1;
  logic [id_5  /  id_5 : id_5] _id_6;
  integer [id_4 : id_5] id_7[1 'b0 **  1 'b0 : id_6];
  uwire \id_8 = id_5 - id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_7,
      id_3,
      id_3,
      id_1,
      \id_8 ,
      id_7,
      id_3,
      id_7,
      id_2,
      id_1,
      id_3,
      \id_8 ,
      id_3,
      id_7,
      id_3,
      id_3,
      \id_8 ,
      \id_8 ,
      id_7,
      id_3
  );
  assign id_3 = id_3;
  assign id_1 = 1'h0;
endmodule
