{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1584456609636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1584456609637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 17 22:50:09 2020 " "Processing started: Tue Mar 17 22:50:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1584456609637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1584456609637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalLife -c DigitalLife " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalLife -c DigitalLife" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1584456609637 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1584456610309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallife.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitallife.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalLife-bhv " "Found design unit 1: DigitalLife-bhv" {  } { { "DigitalLife.vhd" "" { Text "D:/Programs/altera/13.0sp1/DigitalLife/DigitalLife.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584456610963 ""} { "Info" "ISGN_ENTITY_NAME" "1 DigitalLife " "Found entity 1: DigitalLife" {  } { { "DigitalLife.vhd" "" { Text "D:/Programs/altera/13.0sp1/DigitalLife/DigitalLife.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584456610963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584456610963 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigitalLife " "Elaborating entity \"DigitalLife\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1584456611014 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "odd_seq DigitalLife.vhd(54) " "VHDL Process Statement warning at DigitalLife.vhd(54): signal \"odd_seq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DigitalLife.vhd" "" { Text "D:/Programs/altera/13.0sp1/DigitalLife/DigitalLife.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1584456611016 "|DigitalLife"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "even_seq DigitalLife.vhd(55) " "VHDL Process Statement warning at DigitalLife.vhd(55): signal \"even_seq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DigitalLife.vhd" "" { Text "D:/Programs/altera/13.0sp1/DigitalLife/DigitalLife.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1584456611016 "|DigitalLife"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "natural_seq DigitalLife.vhd(56) " "VHDL Process Statement warning at DigitalLife.vhd(56): signal \"natural_seq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DigitalLife.vhd" "" { Text "D:/Programs/altera/13.0sp1/DigitalLife/DigitalLife.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1584456611016 "|DigitalLife"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "natural_seq DigitalLife.vhd(57) " "VHDL Process Statement warning at DigitalLife.vhd(57): signal \"natural_seq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DigitalLife.vhd" "" { Text "D:/Programs/altera/13.0sp1/DigitalLife/DigitalLife.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1584456611017 "|DigitalLife"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "odd_out\[0\] VCC " "Pin \"odd_out\[0\]\" is stuck at VCC" {  } { { "DigitalLife.vhd" "" { Text "D:/Programs/altera/13.0sp1/DigitalLife/DigitalLife.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584456611447 "|DigitalLife|odd_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "even_out\[0\] GND " "Pin \"even_out\[0\]\" is stuck at GND" {  } { { "DigitalLife.vhd" "" { Text "D:/Programs/altera/13.0sp1/DigitalLife/DigitalLife.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584456611447 "|DigitalLife|even_out[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1584456611447 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1584456611472 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1584456611472 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1584456611472 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1584456611472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1584456611609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 17 22:50:11 2020 " "Processing ended: Tue Mar 17 22:50:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1584456611609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1584456611609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1584456611609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1584456611609 ""}
