0 1 1 address
1 2 2 bus
2 3 3 signals
3 4 4 a00.about.a29
4 5 5 show
5 6 6 the
6 7 7 values
7 8 8 of
8 9 9 upper
9 10 10 30
10 11 11 bits
11 12 12 of
12 13 13 an
13 14 14 address
14 15 15 which
15 16 16 is
16 17 17 accessed
17 18 18 in
18 19 19 a
19 20 20 dma
20 21 21 transfer
21 22 22 .
21