#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Apr 11 18:02:47 2022
# Process ID: 2992
# Current directory: E:/estimation_accel/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35356 E:\estimation_accel\vivado\zc702_estimation_platform.xpr
# Log file: E:/estimation_accel/vivado/vivado.log
# Journal file: E:/estimation_accel/vivado\vivado.jou
# Running On: Omnya, OS: Windows, CPU Frequency: 3500 MHz, CPU Physical cores: 6, Host memory: 17087 MB
#-----------------------------------------------------------
start_gui
open_project E:/estimation_accel/vivado/zc702_estimation_platform.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/estimation_accel/vivado/zc702_estimation_platform.srcs/sources_1/bd/system/system.bd}
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  E:/estimation_accel/vivado/ip_repo [current_project]
update_ip_catalog
update_ip_catalog -rebuild
update_ip_catalog -add_ip E:/estimation_accel/vivado/ip_repo/export.zip -repo_path e:/estimation_accel/vivado/ip_repo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:byte_count:1.0 byte_count_1
endgroup
delete_bd_objs [get_bd_intf_nets byte_count_0_m_axi_gmem] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells byte_count_0]
set_property location {3.5 1082 595} [get_bd_cells byte_count_1]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins byte_count_1/ap_clk]
set_property location {3 1069 569} [get_bd_cells byte_count_1]
undo
undo
undo
undo
undo
redo
redo
redo
redo
redo
undo
undo
undo
undo
undo
redo
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI]
undo
connect_bd_net [get_bd_pins byte_count_1/input0_q0] [get_bd_pins byte_count_1/input0_q1]
undo
startgroup
set_property -dict [list CONFIG.PCW_USE_DMA0 {1} CONFIG.PCW_USE_DMA1 {0}] [get_bd_cells processing_system7_0]
endgroup
undo
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_GP0_ACLK] [get_bd_pins byte_count_1/ap_clk]
connect_bd_net [get_bd_pins byte_count_1/ap_rst] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
set_property location {5 2331 499} [get_bd_cells byte_count_1]
undo
undo
undo
undo
