{"sha": "1add35dbd54067a4ebdd344317e48701192252f4", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MWFkZDM1ZGJkNTQwNjdhNGViZGQzNDQzMTdlNDg3MDExOTIyNTJmNA==", "commit": {"author": {"name": "James Greenhalgh", "email": "james.greenhalgh@arm.com", "date": "2014-11-18T09:54:22Z"}, "committer": {"name": "James Greenhalgh", "email": "jgreenhalgh@gcc.gnu.org", "date": "2014-11-18T09:54:22Z"}, "message": "[Patch ARM Refactor Builtins 4/8]  Refactor \"VAR<n>\" Macros\n\ngcc/\n\n\t* config/arm/arm-builtins.c (VAR1): Add a comma.\n\t(VAR2): Rewrite in terms of VAR1.\n\t(VAR3-10): Likewise.\n\t(arm_builtins): Remove leading comma before ARM_BUILTIN_MAX.\n\t* config/arm/arm_neon_builtins.def: Remove trailing commas.\n\nFrom-SVN: r217696", "tree": {"sha": "1da215b18c65bdffff65da5eeb4bee3a7a4784d0", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/1da215b18c65bdffff65da5eeb4bee3a7a4784d0"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/1add35dbd54067a4ebdd344317e48701192252f4", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1add35dbd54067a4ebdd344317e48701192252f4", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1add35dbd54067a4ebdd344317e48701192252f4", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1add35dbd54067a4ebdd344317e48701192252f4/comments", "author": {"login": "jgreenhalgh-arm", "id": 6104025, "node_id": "MDQ6VXNlcjYxMDQwMjU=", "avatar_url": "https://avatars.githubusercontent.com/u/6104025?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jgreenhalgh-arm", "html_url": "https://github.com/jgreenhalgh-arm", "followers_url": "https://api.github.com/users/jgreenhalgh-arm/followers", "following_url": "https://api.github.com/users/jgreenhalgh-arm/following{/other_user}", "gists_url": "https://api.github.com/users/jgreenhalgh-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/jgreenhalgh-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jgreenhalgh-arm/subscriptions", "organizations_url": "https://api.github.com/users/jgreenhalgh-arm/orgs", "repos_url": "https://api.github.com/users/jgreenhalgh-arm/repos", "events_url": "https://api.github.com/users/jgreenhalgh-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/jgreenhalgh-arm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "33857df2d9fa3d506edbd64610a11d4ccefff12f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/33857df2d9fa3d506edbd64610a11d4ccefff12f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/33857df2d9fa3d506edbd64610a11d4ccefff12f"}], "stats": {"total": 558, "additions": 265, "deletions": 293}, "files": [{"sha": "67b8cca7ccd5cc94dbf0af774257e065f14ef691", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1add35dbd54067a4ebdd344317e48701192252f4/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1add35dbd54067a4ebdd344317e48701192252f4/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=1add35dbd54067a4ebdd344317e48701192252f4", "patch": "@@ -1,3 +1,11 @@\n+2014-11-18  James Greenhalgh  <james.greenhalgh@arm.com>\n+\n+\t* config/arm/arm-builtins.c (VAR1): Add a comma.\n+\t(VAR2): Rewrite in terms of VAR1.\n+\t(VAR3-10): Likewise.\n+\t(arm_builtins): Remove leading comma before ARM_BUILTIN_MAX.\n+\t* config/arm/arm_neon_builtins.def: Remove trailing commas.\n+\n 2014-11-18  James Greenhalgh  <james.greenhalgh@arm.com>\n \n \t* config.gcc (extra_objs): Add arm-builtins.o for arm*-*-*."}, {"sha": "ef86a3176275290d886e28f4d47972b0a3b35523", "filename": "gcc/config/arm/arm-builtins.c", "status": "modified", "additions": 23, "deletions": 59, "changes": 82, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1add35dbd54067a4ebdd344317e48701192252f4/gcc%2Fconfig%2Farm%2Farm-builtins.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1add35dbd54067a4ebdd344317e48701192252f4/gcc%2Fconfig%2Farm%2Farm-builtins.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm-builtins.c?ref=1add35dbd54067a4ebdd344317e48701192252f4", "patch": "@@ -134,34 +134,34 @@ typedef struct {\n #define CF(N,X) CODE_FOR_neon_##N##X\n \n #define VAR1(T, N, A) \\\n-  {#N, NEON_##T, UP (A), CF (N, A), 0}\n+  {#N, NEON_##T, UP (A), CF (N, A), 0},\n #define VAR2(T, N, A, B) \\\n-  VAR1 (T, N, A), \\\n-  {#N, NEON_##T, UP (B), CF (N, B), 0}\n+  VAR1 (T, N, A) \\\n+  VAR1 (T, N, B)\n #define VAR3(T, N, A, B, C) \\\n-  VAR2 (T, N, A, B), \\\n-  {#N, NEON_##T, UP (C), CF (N, C), 0}\n+  VAR2 (T, N, A, B) \\\n+  VAR1 (T, N, C)\n #define VAR4(T, N, A, B, C, D) \\\n-  VAR3 (T, N, A, B, C), \\\n-  {#N, NEON_##T, UP (D), CF (N, D), 0}\n+  VAR3 (T, N, A, B, C) \\\n+  VAR1 (T, N, D)\n #define VAR5(T, N, A, B, C, D, E) \\\n-  VAR4 (T, N, A, B, C, D), \\\n-  {#N, NEON_##T, UP (E), CF (N, E), 0}\n+  VAR4 (T, N, A, B, C, D) \\\n+  VAR1 (T, N, E)\n #define VAR6(T, N, A, B, C, D, E, F) \\\n-  VAR5 (T, N, A, B, C, D, E), \\\n-  {#N, NEON_##T, UP (F), CF (N, F), 0}\n+  VAR5 (T, N, A, B, C, D, E) \\\n+  VAR1 (T, N, F)\n #define VAR7(T, N, A, B, C, D, E, F, G) \\\n-  VAR6 (T, N, A, B, C, D, E, F), \\\n-  {#N, NEON_##T, UP (G), CF (N, G), 0}\n+  VAR6 (T, N, A, B, C, D, E, F) \\\n+  VAR1 (T, N, G)\n #define VAR8(T, N, A, B, C, D, E, F, G, H) \\\n-  VAR7 (T, N, A, B, C, D, E, F, G), \\\n-  {#N, NEON_##T, UP (H), CF (N, H), 0}\n+  VAR7 (T, N, A, B, C, D, E, F, G) \\\n+  VAR1 (T, N, H)\n #define VAR9(T, N, A, B, C, D, E, F, G, H, I) \\\n-  VAR8 (T, N, A, B, C, D, E, F, G, H), \\\n-  {#N, NEON_##T, UP (I), CF (N, I), 0}\n+  VAR8 (T, N, A, B, C, D, E, F, G, H) \\\n+  VAR1 (T, N, I)\n #define VAR10(T, N, A, B, C, D, E, F, G, H, I, J) \\\n-  VAR9 (T, N, A, B, C, D, E, F, G, H, I), \\\n-  {#N, NEON_##T, UP (J), CF (N, J), 0}\n+  VAR9 (T, N, A, B, C, D, E, F, G, H, I) \\\n+  VAR1 (T, N, J)\n \n /* The NEON builtin data can be found in arm_neon_builtins.def.\n    The mode entries in the following table correspond to the \"key\" type of the\n@@ -179,46 +179,10 @@ static neon_builtin_datum neon_builtin_data[] =\n \n #undef CF\n #undef VAR1\n-#undef VAR2\n-#undef VAR3\n-#undef VAR4\n-#undef VAR5\n-#undef VAR6\n-#undef VAR7\n-#undef VAR8\n-#undef VAR9\n-#undef VAR10\n \n-#define CF(N,X) ARM_BUILTIN_NEON_##N##X\n-#define VAR1(T, N, A) \\\n-  CF (N, A)\n-#define VAR2(T, N, A, B) \\\n-  VAR1 (T, N, A), \\\n-  CF (N, B)\n-#define VAR3(T, N, A, B, C) \\\n-  VAR2 (T, N, A, B), \\\n-  CF (N, C)\n-#define VAR4(T, N, A, B, C, D) \\\n-  VAR3 (T, N, A, B, C), \\\n-  CF (N, D)\n-#define VAR5(T, N, A, B, C, D, E) \\\n-  VAR4 (T, N, A, B, C, D), \\\n-  CF (N, E)\n-#define VAR6(T, N, A, B, C, D, E, F) \\\n-  VAR5 (T, N, A, B, C, D, E), \\\n-  CF (N, F)\n-#define VAR7(T, N, A, B, C, D, E, F, G) \\\n-  VAR6 (T, N, A, B, C, D, E, F), \\\n-  CF (N, G)\n-#define VAR8(T, N, A, B, C, D, E, F, G, H) \\\n-  VAR7 (T, N, A, B, C, D, E, F, G), \\\n-  CF (N, H)\n-#define VAR9(T, N, A, B, C, D, E, F, G, H, I) \\\n-  VAR8 (T, N, A, B, C, D, E, F, G, H), \\\n-  CF (N, I)\n-#define VAR10(T, N, A, B, C, D, E, F, G, H, I, J) \\\n-  VAR9 (T, N, A, B, C, D, E, F, G, H, I), \\\n-  CF (N, J)\n+#define VAR1(T, N, X) \\\n+  ARM_BUILTIN_NEON_##N##X,\n+\n enum arm_builtins\n {\n   ARM_BUILTIN_GETWCGR0,\n@@ -496,7 +460,7 @@ enum arm_builtins\n \n #include \"arm_neon_builtins.def\"\n \n-  ,ARM_BUILTIN_MAX\n+  ARM_BUILTIN_MAX\n };\n \n #define ARM_BUILTIN_NEON_BASE (ARM_BUILTIN_MAX - ARRAY_SIZE (neon_builtin_data))"}, {"sha": "88f0788cb8c37b858ddf47b8725bbf464f0be26e", "filename": "gcc/config/arm/arm_neon_builtins.def", "status": "modified", "additions": 234, "deletions": 234, "changes": 468, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1add35dbd54067a4ebdd344317e48701192252f4/gcc%2Fconfig%2Farm%2Farm_neon_builtins.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1add35dbd54067a4ebdd344317e48701192252f4/gcc%2Fconfig%2Farm%2Farm_neon_builtins.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm_neon_builtins.def?ref=1add35dbd54067a4ebdd344317e48701192252f4", "patch": "@@ -18,264 +18,264 @@\n    along with GCC; see the file COPYING3.  If not see\n    <http://www.gnu.org/licenses/>.  */\n \n-VAR2 (BINOP, vadd, v2sf, v4sf),\n-VAR3 (BINOP, vaddls, v8qi, v4hi, v2si),\n-VAR3 (BINOP, vaddlu, v8qi, v4hi, v2si),\n-VAR3 (BINOP, vaddws, v8qi, v4hi, v2si),\n-VAR3 (BINOP, vaddwu, v8qi, v4hi, v2si),\n-VAR6 (BINOP, vhaddu, v8qi, v4hi, v2si, v16qi, v8hi, v4si),\n-VAR6 (BINOP, vhadds, v8qi, v4hi, v2si, v16qi, v8hi, v4si),\n-VAR6 (BINOP, vrhaddu, v8qi, v4hi, v2si, v16qi, v8hi, v4si),\n-VAR6 (BINOP, vrhadds, v8qi, v4hi, v2si, v16qi, v8hi, v4si),\n-VAR8 (BINOP, vqadds, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di),\n-VAR8 (BINOP, vqaddu, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di),\n-VAR3 (BINOP, vaddhn, v8hi, v4si, v2di),\n-VAR3 (BINOP, vraddhn, v8hi, v4si, v2di),\n-VAR2 (BINOP, vmulf, v2sf, v4sf),\n-VAR2 (BINOP, vmulp, v8qi, v16qi),\n-VAR8 (TERNOP, vmla, v8qi, v4hi, v2si, v2sf, v16qi, v8hi, v4si, v4sf),\n-VAR3 (TERNOP, vmlals, v8qi, v4hi, v2si),\n-VAR3 (TERNOP, vmlalu, v8qi, v4hi, v2si),\n-VAR2 (TERNOP, vfma, v2sf, v4sf),\n-VAR2 (TERNOP, vfms, v2sf, v4sf),\n-VAR8 (TERNOP, vmls, v8qi, v4hi, v2si, v2sf, v16qi, v8hi, v4si, v4sf),\n-VAR3 (TERNOP, vmlsls, v8qi, v4hi, v2si),\n-VAR3 (TERNOP, vmlslu, v8qi, v4hi, v2si),\n-VAR4 (BINOP, vqdmulh, v4hi, v2si, v8hi, v4si),\n-VAR4 (BINOP, vqrdmulh, v4hi, v2si, v8hi, v4si),\n-VAR2 (TERNOP, vqdmlal, v4hi, v2si),\n-VAR2 (TERNOP, vqdmlsl, v4hi, v2si),\n-VAR3 (BINOP, vmullp, v8qi, v4hi, v2si),\n-VAR3 (BINOP, vmulls, v8qi, v4hi, v2si),\n-VAR3 (BINOP, vmullu, v8qi, v4hi, v2si),\n-VAR2 (SCALARMULL, vmulls_n, v4hi, v2si),\n-VAR2 (SCALARMULL, vmullu_n, v4hi, v2si),\n-VAR2 (LANEMULL, vmulls_lane, v4hi, v2si),\n-VAR2 (LANEMULL, vmullu_lane, v4hi, v2si),\n-VAR2 (SCALARMULL, vqdmull_n, v4hi, v2si),\n-VAR2 (LANEMULL, vqdmull_lane, v4hi, v2si),\n-VAR4 (SCALARMULH, vqdmulh_n, v4hi, v2si, v8hi, v4si),\n-VAR4 (SCALARMULH, vqrdmulh_n, v4hi, v2si, v8hi, v4si),\n-VAR4 (LANEMULH, vqdmulh_lane, v4hi, v2si, v8hi, v4si),\n-VAR4 (LANEMULH, vqrdmulh_lane, v4hi, v2si, v8hi, v4si),\n-VAR2 (BINOP, vqdmull, v4hi, v2si),\n-VAR8 (BINOP, vshls, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di),\n-VAR8 (BINOP, vshlu, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di),\n-VAR8 (BINOP, vrshls, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di),\n-VAR8 (BINOP, vrshlu, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di),\n-VAR8 (BINOP, vqshls, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di),\n-VAR8 (BINOP, vqshlu, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di),\n-VAR8 (BINOP, vqrshls, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di),\n-VAR8 (BINOP, vqrshlu, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di),\n-VAR8 (SHIFTIMM, vshrs_n, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di),\n-VAR8 (SHIFTIMM, vshru_n, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di),\n-VAR8 (SHIFTIMM, vrshrs_n, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di),\n-VAR8 (SHIFTIMM, vrshru_n, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di),\n-VAR3 (SHIFTIMM, vshrn_n, v8hi, v4si, v2di),\n-VAR3 (SHIFTIMM, vrshrn_n, v8hi, v4si, v2di),\n-VAR3 (SHIFTIMM, vqshrns_n, v8hi, v4si, v2di),\n-VAR3 (SHIFTIMM, vqshrnu_n, v8hi, v4si, v2di),\n-VAR3 (SHIFTIMM, vqrshrns_n, v8hi, v4si, v2di),\n-VAR3 (SHIFTIMM, vqrshrnu_n, v8hi, v4si, v2di),\n-VAR3 (SHIFTIMM, vqshrun_n, v8hi, v4si, v2di),\n-VAR3 (SHIFTIMM, vqrshrun_n, v8hi, v4si, v2di),\n-VAR8 (SHIFTIMM, vshl_n, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di),\n-VAR8 (SHIFTIMM, vqshl_s_n, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di),\n-VAR8 (SHIFTIMM, vqshl_u_n, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di),\n-VAR8 (SHIFTIMM, vqshlu_n, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di),\n-VAR3 (SHIFTIMM, vshlls_n, v8qi, v4hi, v2si),\n-VAR3 (SHIFTIMM, vshllu_n, v8qi, v4hi, v2si),\n-VAR8 (SHIFTACC, vsras_n, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di),\n-VAR8 (SHIFTACC, vsrau_n, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di),\n-VAR8 (SHIFTACC, vrsras_n, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di),\n-VAR8 (SHIFTACC, vrsrau_n, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di),\n-VAR2 (BINOP, vsub, v2sf, v4sf),\n-VAR3 (BINOP, vsubls, v8qi, v4hi, v2si),\n-VAR3 (BINOP, vsublu, v8qi, v4hi, v2si),\n-VAR3 (BINOP, vsubws, v8qi, v4hi, v2si),\n-VAR3 (BINOP, vsubwu, v8qi, v4hi, v2si),\n-VAR8 (BINOP, vqsubs, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di),\n-VAR8 (BINOP, vqsubu, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di),\n-VAR6 (BINOP, vhsubs, v8qi, v4hi, v2si, v16qi, v8hi, v4si),\n-VAR6 (BINOP, vhsubu, v8qi, v4hi, v2si, v16qi, v8hi, v4si),\n-VAR3 (BINOP, vsubhn, v8hi, v4si, v2di),\n-VAR3 (BINOP, vrsubhn, v8hi, v4si, v2di),\n-VAR8 (BINOP, vceq, v8qi, v4hi, v2si, v2sf, v16qi, v8hi, v4si, v4sf),\n-VAR8 (BINOP, vcge, v8qi, v4hi, v2si, v2sf, v16qi, v8hi, v4si, v4sf),\n-VAR6 (BINOP, vcgeu, v8qi, v4hi, v2si, v16qi, v8hi, v4si),\n-VAR8 (BINOP, vcgt, v8qi, v4hi, v2si, v2sf, v16qi, v8hi, v4si, v4sf),\n-VAR6 (BINOP, vcgtu, v8qi, v4hi, v2si, v16qi, v8hi, v4si),\n-VAR2 (BINOP, vcage, v2sf, v4sf),\n-VAR2 (BINOP, vcagt, v2sf, v4sf),\n-VAR6 (BINOP, vtst, v8qi, v4hi, v2si, v16qi, v8hi, v4si),\n-VAR6 (BINOP, vabds, v8qi, v4hi, v2si, v16qi, v8hi, v4si),\n-VAR6 (BINOP, vabdu, v8qi, v4hi, v2si, v16qi, v8hi, v4si),\n-VAR2 (BINOP, vabdf, v2sf, v4sf),\n-VAR3 (BINOP, vabdls, v8qi, v4hi, v2si),\n-VAR3 (BINOP, vabdlu, v8qi, v4hi, v2si),\n+VAR2 (BINOP, vadd, v2sf, v4sf)\n+VAR3 (BINOP, vaddls, v8qi, v4hi, v2si)\n+VAR3 (BINOP, vaddlu, v8qi, v4hi, v2si)\n+VAR3 (BINOP, vaddws, v8qi, v4hi, v2si)\n+VAR3 (BINOP, vaddwu, v8qi, v4hi, v2si)\n+VAR6 (BINOP, vhaddu, v8qi, v4hi, v2si, v16qi, v8hi, v4si)\n+VAR6 (BINOP, vhadds, v8qi, v4hi, v2si, v16qi, v8hi, v4si)\n+VAR6 (BINOP, vrhaddu, v8qi, v4hi, v2si, v16qi, v8hi, v4si)\n+VAR6 (BINOP, vrhadds, v8qi, v4hi, v2si, v16qi, v8hi, v4si)\n+VAR8 (BINOP, vqadds, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di)\n+VAR8 (BINOP, vqaddu, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di)\n+VAR3 (BINOP, vaddhn, v8hi, v4si, v2di)\n+VAR3 (BINOP, vraddhn, v8hi, v4si, v2di)\n+VAR2 (BINOP, vmulf, v2sf, v4sf)\n+VAR2 (BINOP, vmulp, v8qi, v16qi)\n+VAR8 (TERNOP, vmla, v8qi, v4hi, v2si, v2sf, v16qi, v8hi, v4si, v4sf)\n+VAR3 (TERNOP, vmlals, v8qi, v4hi, v2si)\n+VAR3 (TERNOP, vmlalu, v8qi, v4hi, v2si)\n+VAR2 (TERNOP, vfma, v2sf, v4sf)\n+VAR2 (TERNOP, vfms, v2sf, v4sf)\n+VAR8 (TERNOP, vmls, v8qi, v4hi, v2si, v2sf, v16qi, v8hi, v4si, v4sf)\n+VAR3 (TERNOP, vmlsls, v8qi, v4hi, v2si)\n+VAR3 (TERNOP, vmlslu, v8qi, v4hi, v2si)\n+VAR4 (BINOP, vqdmulh, v4hi, v2si, v8hi, v4si)\n+VAR4 (BINOP, vqrdmulh, v4hi, v2si, v8hi, v4si)\n+VAR2 (TERNOP, vqdmlal, v4hi, v2si)\n+VAR2 (TERNOP, vqdmlsl, v4hi, v2si)\n+VAR3 (BINOP, vmullp, v8qi, v4hi, v2si)\n+VAR3 (BINOP, vmulls, v8qi, v4hi, v2si)\n+VAR3 (BINOP, vmullu, v8qi, v4hi, v2si)\n+VAR2 (SCALARMULL, vmulls_n, v4hi, v2si)\n+VAR2 (SCALARMULL, vmullu_n, v4hi, v2si)\n+VAR2 (LANEMULL, vmulls_lane, v4hi, v2si)\n+VAR2 (LANEMULL, vmullu_lane, v4hi, v2si)\n+VAR2 (SCALARMULL, vqdmull_n, v4hi, v2si)\n+VAR2 (LANEMULL, vqdmull_lane, v4hi, v2si)\n+VAR4 (SCALARMULH, vqdmulh_n, v4hi, v2si, v8hi, v4si)\n+VAR4 (SCALARMULH, vqrdmulh_n, v4hi, v2si, v8hi, v4si)\n+VAR4 (LANEMULH, vqdmulh_lane, v4hi, v2si, v8hi, v4si)\n+VAR4 (LANEMULH, vqrdmulh_lane, v4hi, v2si, v8hi, v4si)\n+VAR2 (BINOP, vqdmull, v4hi, v2si)\n+VAR8 (BINOP, vshls, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di)\n+VAR8 (BINOP, vshlu, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di)\n+VAR8 (BINOP, vrshls, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di)\n+VAR8 (BINOP, vrshlu, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di)\n+VAR8 (BINOP, vqshls, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di)\n+VAR8 (BINOP, vqshlu, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di)\n+VAR8 (BINOP, vqrshls, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di)\n+VAR8 (BINOP, vqrshlu, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di)\n+VAR8 (SHIFTIMM, vshrs_n, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di)\n+VAR8 (SHIFTIMM, vshru_n, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di)\n+VAR8 (SHIFTIMM, vrshrs_n, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di)\n+VAR8 (SHIFTIMM, vrshru_n, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di)\n+VAR3 (SHIFTIMM, vshrn_n, v8hi, v4si, v2di)\n+VAR3 (SHIFTIMM, vrshrn_n, v8hi, v4si, v2di)\n+VAR3 (SHIFTIMM, vqshrns_n, v8hi, v4si, v2di)\n+VAR3 (SHIFTIMM, vqshrnu_n, v8hi, v4si, v2di)\n+VAR3 (SHIFTIMM, vqrshrns_n, v8hi, v4si, v2di)\n+VAR3 (SHIFTIMM, vqrshrnu_n, v8hi, v4si, v2di)\n+VAR3 (SHIFTIMM, vqshrun_n, v8hi, v4si, v2di)\n+VAR3 (SHIFTIMM, vqrshrun_n, v8hi, v4si, v2di)\n+VAR8 (SHIFTIMM, vshl_n, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di)\n+VAR8 (SHIFTIMM, vqshl_s_n, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di)\n+VAR8 (SHIFTIMM, vqshl_u_n, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di)\n+VAR8 (SHIFTIMM, vqshlu_n, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di)\n+VAR3 (SHIFTIMM, vshlls_n, v8qi, v4hi, v2si)\n+VAR3 (SHIFTIMM, vshllu_n, v8qi, v4hi, v2si)\n+VAR8 (SHIFTACC, vsras_n, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di)\n+VAR8 (SHIFTACC, vsrau_n, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di)\n+VAR8 (SHIFTACC, vrsras_n, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di)\n+VAR8 (SHIFTACC, vrsrau_n, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di)\n+VAR2 (BINOP, vsub, v2sf, v4sf)\n+VAR3 (BINOP, vsubls, v8qi, v4hi, v2si)\n+VAR3 (BINOP, vsublu, v8qi, v4hi, v2si)\n+VAR3 (BINOP, vsubws, v8qi, v4hi, v2si)\n+VAR3 (BINOP, vsubwu, v8qi, v4hi, v2si)\n+VAR8 (BINOP, vqsubs, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di)\n+VAR8 (BINOP, vqsubu, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di)\n+VAR6 (BINOP, vhsubs, v8qi, v4hi, v2si, v16qi, v8hi, v4si)\n+VAR6 (BINOP, vhsubu, v8qi, v4hi, v2si, v16qi, v8hi, v4si)\n+VAR3 (BINOP, vsubhn, v8hi, v4si, v2di)\n+VAR3 (BINOP, vrsubhn, v8hi, v4si, v2di)\n+VAR8 (BINOP, vceq, v8qi, v4hi, v2si, v2sf, v16qi, v8hi, v4si, v4sf)\n+VAR8 (BINOP, vcge, v8qi, v4hi, v2si, v2sf, v16qi, v8hi, v4si, v4sf)\n+VAR6 (BINOP, vcgeu, v8qi, v4hi, v2si, v16qi, v8hi, v4si)\n+VAR8 (BINOP, vcgt, v8qi, v4hi, v2si, v2sf, v16qi, v8hi, v4si, v4sf)\n+VAR6 (BINOP, vcgtu, v8qi, v4hi, v2si, v16qi, v8hi, v4si)\n+VAR2 (BINOP, vcage, v2sf, v4sf)\n+VAR2 (BINOP, vcagt, v2sf, v4sf)\n+VAR6 (BINOP, vtst, v8qi, v4hi, v2si, v16qi, v8hi, v4si)\n+VAR6 (BINOP, vabds, v8qi, v4hi, v2si, v16qi, v8hi, v4si)\n+VAR6 (BINOP, vabdu, v8qi, v4hi, v2si, v16qi, v8hi, v4si)\n+VAR2 (BINOP, vabdf, v2sf, v4sf)\n+VAR3 (BINOP, vabdls, v8qi, v4hi, v2si)\n+VAR3 (BINOP, vabdlu, v8qi, v4hi, v2si)\n \n-VAR6 (TERNOP, vabas, v8qi, v4hi, v2si, v16qi, v8hi, v4si),\n-VAR6 (TERNOP, vabau, v8qi, v4hi, v2si, v16qi, v8hi, v4si),\n-VAR3 (TERNOP, vabals, v8qi, v4hi, v2si),\n-VAR3 (TERNOP, vabalu, v8qi, v4hi, v2si),\n+VAR6 (TERNOP, vabas, v8qi, v4hi, v2si, v16qi, v8hi, v4si)\n+VAR6 (TERNOP, vabau, v8qi, v4hi, v2si, v16qi, v8hi, v4si)\n+VAR3 (TERNOP, vabals, v8qi, v4hi, v2si)\n+VAR3 (TERNOP, vabalu, v8qi, v4hi, v2si)\n \n-VAR6 (BINOP, vmaxs, v8qi, v4hi, v2si, v16qi, v8hi, v4si),\n-VAR6 (BINOP, vmaxu, v8qi, v4hi, v2si, v16qi, v8hi, v4si),\n-VAR2 (BINOP, vmaxf, v2sf, v4sf),\n-VAR6 (BINOP, vmins, v8qi, v4hi, v2si, v16qi, v8hi, v4si),\n-VAR6 (BINOP, vminu, v8qi, v4hi, v2si, v16qi, v8hi, v4si),\n-VAR2 (BINOP, vminf, v2sf, v4sf),\n+VAR6 (BINOP, vmaxs, v8qi, v4hi, v2si, v16qi, v8hi, v4si)\n+VAR6 (BINOP, vmaxu, v8qi, v4hi, v2si, v16qi, v8hi, v4si)\n+VAR2 (BINOP, vmaxf, v2sf, v4sf)\n+VAR6 (BINOP, vmins, v8qi, v4hi, v2si, v16qi, v8hi, v4si)\n+VAR6 (BINOP, vminu, v8qi, v4hi, v2si, v16qi, v8hi, v4si)\n+VAR2 (BINOP, vminf, v2sf, v4sf)\n \n-VAR3 (BINOP, vpmaxs, v8qi, v4hi, v2si),\n-VAR3 (BINOP, vpmaxu, v8qi, v4hi, v2si),\n-VAR1 (BINOP, vpmaxf, v2sf),\n-VAR3 (BINOP, vpmins, v8qi, v4hi, v2si),\n-VAR3 (BINOP, vpminu, v8qi, v4hi, v2si),\n-VAR1 (BINOP, vpminf, v2sf),\n+VAR3 (BINOP, vpmaxs, v8qi, v4hi, v2si)\n+VAR3 (BINOP, vpmaxu, v8qi, v4hi, v2si)\n+VAR1 (BINOP, vpmaxf, v2sf)\n+VAR3 (BINOP, vpmins, v8qi, v4hi, v2si)\n+VAR3 (BINOP, vpminu, v8qi, v4hi, v2si)\n+VAR1 (BINOP, vpminf, v2sf)\n \n-VAR4 (BINOP, vpadd, v8qi, v4hi, v2si, v2sf),\n-VAR6 (UNOP, vpaddls, v8qi, v4hi, v2si, v16qi, v8hi, v4si),\n-VAR6 (UNOP, vpaddlu, v8qi, v4hi, v2si, v16qi, v8hi, v4si),\n-VAR6 (BINOP, vpadals, v8qi, v4hi, v2si, v16qi, v8hi, v4si),\n-VAR6 (BINOP, vpadalu, v8qi, v4hi, v2si, v16qi, v8hi, v4si),\n-VAR2 (BINOP, vrecps, v2sf, v4sf),\n-VAR2 (BINOP, vrsqrts, v2sf, v4sf),\n-VAR8 (SHIFTINSERT, vsri_n, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di),\n-VAR8 (SHIFTINSERT, vsli_n, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di),\n-VAR8 (UNOP, vabs, v8qi, v4hi, v2si, v2sf, v16qi, v8hi, v4si, v4sf),\n-VAR6 (UNOP, vqabs, v8qi, v4hi, v2si, v16qi, v8hi, v4si),\n-VAR8 (UNOP, vneg, v8qi, v4hi, v2si, v2sf, v16qi, v8hi, v4si, v4sf),\n-VAR6 (UNOP, vqneg, v8qi, v4hi, v2si, v16qi, v8hi, v4si),\n-VAR6 (UNOP, vcls, v8qi, v4hi, v2si, v16qi, v8hi, v4si),\n-VAR6 (UNOP, vclz, v8qi, v4hi, v2si, v16qi, v8hi, v4si),\n-VAR5 (BSWAP, bswap, v4hi, v8hi, v2si, v4si, v2di),\n-VAR2 (UNOP, vcnt, v8qi, v16qi),\n-VAR4 (UNOP, vrecpe, v2si, v2sf, v4si, v4sf),\n-VAR4 (UNOP, vrsqrte, v2si, v2sf, v4si, v4sf),\n-VAR6 (UNOP, vmvn, v8qi, v4hi, v2si, v16qi, v8hi, v4si),\n+VAR4 (BINOP, vpadd, v8qi, v4hi, v2si, v2sf)\n+VAR6 (UNOP, vpaddls, v8qi, v4hi, v2si, v16qi, v8hi, v4si)\n+VAR6 (UNOP, vpaddlu, v8qi, v4hi, v2si, v16qi, v8hi, v4si)\n+VAR6 (BINOP, vpadals, v8qi, v4hi, v2si, v16qi, v8hi, v4si)\n+VAR6 (BINOP, vpadalu, v8qi, v4hi, v2si, v16qi, v8hi, v4si)\n+VAR2 (BINOP, vrecps, v2sf, v4sf)\n+VAR2 (BINOP, vrsqrts, v2sf, v4sf)\n+VAR8 (SHIFTINSERT, vsri_n, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di)\n+VAR8 (SHIFTINSERT, vsli_n, v8qi, v4hi, v2si, di, v16qi, v8hi, v4si, v2di)\n+VAR8 (UNOP, vabs, v8qi, v4hi, v2si, v2sf, v16qi, v8hi, v4si, v4sf)\n+VAR6 (UNOP, vqabs, v8qi, v4hi, v2si, v16qi, v8hi, v4si)\n+VAR8 (UNOP, vneg, v8qi, v4hi, v2si, v2sf, v16qi, v8hi, v4si, v4sf)\n+VAR6 (UNOP, vqneg, v8qi, v4hi, v2si, v16qi, v8hi, v4si)\n+VAR6 (UNOP, vcls, v8qi, v4hi, v2si, v16qi, v8hi, v4si)\n+VAR6 (UNOP, vclz, v8qi, v4hi, v2si, v16qi, v8hi, v4si)\n+VAR5 (BSWAP, bswap, v4hi, v8hi, v2si, v4si, v2di)\n+VAR2 (UNOP, vcnt, v8qi, v16qi)\n+VAR4 (UNOP, vrecpe, v2si, v2sf, v4si, v4sf)\n+VAR4 (UNOP, vrsqrte, v2si, v2sf, v4si, v4sf)\n+VAR6 (UNOP, vmvn, v8qi, v4hi, v2si, v16qi, v8hi, v4si)\n   /* FIXME: vget_lane supports more variants than this!  */\n VAR10 (GETLANE, vget_lane,\n-\t v8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf, v2di),\n-VAR6 (GETLANE, vget_laneu, v8qi, v4hi, v2si, v16qi, v8hi, v4si),\n+\t v8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf, v2di)\n+VAR6 (GETLANE, vget_laneu, v8qi, v4hi, v2si, v16qi, v8hi, v4si)\n VAR10 (SETLANE, vset_lane,\n-\t v8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf, v2di),\n-VAR5 (CREATE, vcreate, v8qi, v4hi, v2si, v2sf, di),\n+\t v8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf, v2di)\n+VAR5 (CREATE, vcreate, v8qi, v4hi, v2si, v2sf, di)\n VAR10 (DUP, vdup_n,\n-\t v8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf, v2di),\n+\t v8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf, v2di)\n VAR10 (BINOP, vdup_lane,\n-\t v8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf, v2di),\n-VAR5 (COMBINE, vcombine, v8qi, v4hi, v2si, v2sf, di),\n-VAR5 (SPLIT, vget_high, v16qi, v8hi, v4si, v4sf, v2di),\n-VAR5 (SPLIT, vget_low, v16qi, v8hi, v4si, v4sf, v2di),\n-VAR3 (UNOP, vmovn, v8hi, v4si, v2di),\n-VAR3 (UNOP, vqmovns, v8hi, v4si, v2di),\n-VAR3 (UNOP, vqmovnu, v8hi, v4si, v2di),\n-VAR3 (UNOP, vqmovun, v8hi, v4si, v2di),\n-VAR3 (UNOP, vmovls, v8qi, v4hi, v2si),\n-VAR3 (UNOP, vmovlu, v8qi, v4hi, v2si),\n-VAR6 (LANEMUL, vmul_lane, v4hi, v2si, v2sf, v8hi, v4si, v4sf),\n-VAR6 (LANEMAC, vmla_lane, v4hi, v2si, v2sf, v8hi, v4si, v4sf),\n-VAR2 (LANEMAC, vmlals_lane, v4hi, v2si),\n-VAR2 (LANEMAC, vmlalu_lane, v4hi, v2si),\n-VAR2 (LANEMAC, vqdmlal_lane, v4hi, v2si),\n-VAR6 (LANEMAC, vmls_lane, v4hi, v2si, v2sf, v8hi, v4si, v4sf),\n-VAR2 (LANEMAC, vmlsls_lane, v4hi, v2si),\n-VAR2 (LANEMAC, vmlslu_lane, v4hi, v2si),\n-VAR2 (LANEMAC, vqdmlsl_lane, v4hi, v2si),\n-VAR6 (SCALARMUL, vmul_n, v4hi, v2si, v2sf, v8hi, v4si, v4sf),\n-VAR6 (SCALARMAC, vmla_n, v4hi, v2si, v2sf, v8hi, v4si, v4sf),\n-VAR2 (SCALARMAC, vmlals_n, v4hi, v2si),\n-VAR2 (SCALARMAC, vmlalu_n, v4hi, v2si),\n-VAR2 (SCALARMAC, vqdmlal_n, v4hi, v2si),\n-VAR6 (SCALARMAC, vmls_n, v4hi, v2si, v2sf, v8hi, v4si, v4sf),\n-VAR2 (SCALARMAC, vmlsls_n, v4hi, v2si),\n-VAR2 (SCALARMAC, vmlslu_n, v4hi, v2si),\n-VAR2 (SCALARMAC, vqdmlsl_n, v4hi, v2si),\n+\t v8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf, v2di)\n+VAR5 (COMBINE, vcombine, v8qi, v4hi, v2si, v2sf, di)\n+VAR5 (SPLIT, vget_high, v16qi, v8hi, v4si, v4sf, v2di)\n+VAR5 (SPLIT, vget_low, v16qi, v8hi, v4si, v4sf, v2di)\n+VAR3 (UNOP, vmovn, v8hi, v4si, v2di)\n+VAR3 (UNOP, vqmovns, v8hi, v4si, v2di)\n+VAR3 (UNOP, vqmovnu, v8hi, v4si, v2di)\n+VAR3 (UNOP, vqmovun, v8hi, v4si, v2di)\n+VAR3 (UNOP, vmovls, v8qi, v4hi, v2si)\n+VAR3 (UNOP, vmovlu, v8qi, v4hi, v2si)\n+VAR6 (LANEMUL, vmul_lane, v4hi, v2si, v2sf, v8hi, v4si, v4sf)\n+VAR6 (LANEMAC, vmla_lane, v4hi, v2si, v2sf, v8hi, v4si, v4sf)\n+VAR2 (LANEMAC, vmlals_lane, v4hi, v2si)\n+VAR2 (LANEMAC, vmlalu_lane, v4hi, v2si)\n+VAR2 (LANEMAC, vqdmlal_lane, v4hi, v2si)\n+VAR6 (LANEMAC, vmls_lane, v4hi, v2si, v2sf, v8hi, v4si, v4sf)\n+VAR2 (LANEMAC, vmlsls_lane, v4hi, v2si)\n+VAR2 (LANEMAC, vmlslu_lane, v4hi, v2si)\n+VAR2 (LANEMAC, vqdmlsl_lane, v4hi, v2si)\n+VAR6 (SCALARMUL, vmul_n, v4hi, v2si, v2sf, v8hi, v4si, v4sf)\n+VAR6 (SCALARMAC, vmla_n, v4hi, v2si, v2sf, v8hi, v4si, v4sf)\n+VAR2 (SCALARMAC, vmlals_n, v4hi, v2si)\n+VAR2 (SCALARMAC, vmlalu_n, v4hi, v2si)\n+VAR2 (SCALARMAC, vqdmlal_n, v4hi, v2si)\n+VAR6 (SCALARMAC, vmls_n, v4hi, v2si, v2sf, v8hi, v4si, v4sf)\n+VAR2 (SCALARMAC, vmlsls_n, v4hi, v2si)\n+VAR2 (SCALARMAC, vmlslu_n, v4hi, v2si)\n+VAR2 (SCALARMAC, vqdmlsl_n, v4hi, v2si)\n VAR10 (SHIFTINSERT, vext,\n-\t v8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf, v2di),\n-VAR8 (UNOP, vrev64, v8qi, v4hi, v2si, v2sf, v16qi, v8hi, v4si, v4sf),\n-VAR4 (UNOP, vrev32, v8qi, v4hi, v16qi, v8hi),\n-VAR2 (UNOP, vrev16, v8qi, v16qi),\n-VAR4 (CONVERT, vcvts, v2si, v2sf, v4si, v4sf),\n-VAR4 (CONVERT, vcvtu, v2si, v2sf, v4si, v4sf),\n-VAR4 (FIXCONV, vcvts_n, v2si, v2sf, v4si, v4sf),\n-VAR4 (FIXCONV, vcvtu_n, v2si, v2sf, v4si, v4sf),\n-VAR1 (FLOAT_WIDEN, vcvtv4sf, v4hf),\n-VAR1 (FLOAT_NARROW, vcvtv4hf, v4sf),\n+\t v8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf, v2di)\n+VAR8 (UNOP, vrev64, v8qi, v4hi, v2si, v2sf, v16qi, v8hi, v4si, v4sf)\n+VAR4 (UNOP, vrev32, v8qi, v4hi, v16qi, v8hi)\n+VAR2 (UNOP, vrev16, v8qi, v16qi)\n+VAR4 (CONVERT, vcvts, v2si, v2sf, v4si, v4sf)\n+VAR4 (CONVERT, vcvtu, v2si, v2sf, v4si, v4sf)\n+VAR4 (FIXCONV, vcvts_n, v2si, v2sf, v4si, v4sf)\n+VAR4 (FIXCONV, vcvtu_n, v2si, v2sf, v4si, v4sf)\n+VAR1 (FLOAT_WIDEN, vcvtv4sf, v4hf)\n+VAR1 (FLOAT_NARROW, vcvtv4hf, v4sf)\n VAR10 (SELECT, vbsl,\n-\t v8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf, v2di),\n-VAR2 (COPYSIGNF, copysignf, v2sf, v4sf),\n-VAR2 (RINT, vrintn, v2sf, v4sf),\n-VAR2 (RINT, vrinta, v2sf, v4sf),\n-VAR2 (RINT, vrintp, v2sf, v4sf),\n-VAR2 (RINT, vrintm, v2sf, v4sf),\n-VAR2 (RINT, vrintz, v2sf, v4sf),\n-VAR2 (RINT, vrintx, v2sf, v4sf),\n-VAR1 (RINT, vcvtav2sf, v2si),\n-VAR1 (RINT, vcvtav4sf, v4si),\n-VAR1 (RINT, vcvtauv2sf, v2si),\n-VAR1 (RINT, vcvtauv4sf, v4si),\n-VAR1 (RINT, vcvtpv2sf, v2si),\n-VAR1 (RINT, vcvtpv4sf, v4si),\n-VAR1 (RINT, vcvtpuv2sf, v2si),\n-VAR1 (RINT, vcvtpuv4sf, v4si),\n-VAR1 (RINT, vcvtmv2sf, v2si),\n-VAR1 (RINT, vcvtmv4sf, v4si),\n-VAR1 (RINT, vcvtmuv2sf, v2si),\n-VAR1 (RINT, vcvtmuv4sf, v4si),\n-VAR1 (VTBL, vtbl1, v8qi),\n-VAR1 (VTBL, vtbl2, v8qi),\n-VAR1 (VTBL, vtbl3, v8qi),\n-VAR1 (VTBL, vtbl4, v8qi),\n-VAR1 (VTBX, vtbx1, v8qi),\n-VAR1 (VTBX, vtbx2, v8qi),\n-VAR1 (VTBX, vtbx3, v8qi),\n-VAR1 (VTBX, vtbx4, v8qi),\n-VAR5 (REINTERP, vreinterpretv8qi, v8qi, v4hi, v2si, v2sf, di),\n-VAR5 (REINTERP, vreinterpretv4hi, v8qi, v4hi, v2si, v2sf, di),\n-VAR5 (REINTERP, vreinterpretv2si, v8qi, v4hi, v2si, v2sf, di),\n-VAR5 (REINTERP, vreinterpretv2sf, v8qi, v4hi, v2si, v2sf, di),\n-VAR5 (REINTERP, vreinterpretdi, v8qi, v4hi, v2si, v2sf, di),\n-VAR6 (REINTERP, vreinterpretv16qi, v16qi, v8hi, v4si, v4sf, v2di, ti),\n-VAR6 (REINTERP, vreinterpretv8hi, v16qi, v8hi, v4si, v4sf, v2di, ti),\n-VAR6 (REINTERP, vreinterpretv4si, v16qi, v8hi, v4si, v4sf, v2di, ti),\n-VAR6 (REINTERP, vreinterpretv4sf, v16qi, v8hi, v4si, v4sf, v2di, ti),\n-VAR6 (REINTERP, vreinterpretv2di, v16qi, v8hi, v4si, v4sf, v2di, ti),\n-VAR6 (REINTERP, vreinterpretti, v16qi, v8hi, v4si, v4sf, v2di, ti),\n+\t v8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf, v2di)\n+VAR2 (COPYSIGNF, copysignf, v2sf, v4sf)\n+VAR2 (RINT, vrintn, v2sf, v4sf)\n+VAR2 (RINT, vrinta, v2sf, v4sf)\n+VAR2 (RINT, vrintp, v2sf, v4sf)\n+VAR2 (RINT, vrintm, v2sf, v4sf)\n+VAR2 (RINT, vrintz, v2sf, v4sf)\n+VAR2 (RINT, vrintx, v2sf, v4sf)\n+VAR1 (RINT, vcvtav2sf, v2si)\n+VAR1 (RINT, vcvtav4sf, v4si)\n+VAR1 (RINT, vcvtauv2sf, v2si)\n+VAR1 (RINT, vcvtauv4sf, v4si)\n+VAR1 (RINT, vcvtpv2sf, v2si)\n+VAR1 (RINT, vcvtpv4sf, v4si)\n+VAR1 (RINT, vcvtpuv2sf, v2si)\n+VAR1 (RINT, vcvtpuv4sf, v4si)\n+VAR1 (RINT, vcvtmv2sf, v2si)\n+VAR1 (RINT, vcvtmv4sf, v4si)\n+VAR1 (RINT, vcvtmuv2sf, v2si)\n+VAR1 (RINT, vcvtmuv4sf, v4si)\n+VAR1 (VTBL, vtbl1, v8qi)\n+VAR1 (VTBL, vtbl2, v8qi)\n+VAR1 (VTBL, vtbl3, v8qi)\n+VAR1 (VTBL, vtbl4, v8qi)\n+VAR1 (VTBX, vtbx1, v8qi)\n+VAR1 (VTBX, vtbx2, v8qi)\n+VAR1 (VTBX, vtbx3, v8qi)\n+VAR1 (VTBX, vtbx4, v8qi)\n+VAR5 (REINTERP, vreinterpretv8qi, v8qi, v4hi, v2si, v2sf, di)\n+VAR5 (REINTERP, vreinterpretv4hi, v8qi, v4hi, v2si, v2sf, di)\n+VAR5 (REINTERP, vreinterpretv2si, v8qi, v4hi, v2si, v2sf, di)\n+VAR5 (REINTERP, vreinterpretv2sf, v8qi, v4hi, v2si, v2sf, di)\n+VAR5 (REINTERP, vreinterpretdi, v8qi, v4hi, v2si, v2sf, di)\n+VAR6 (REINTERP, vreinterpretv16qi, v16qi, v8hi, v4si, v4sf, v2di, ti)\n+VAR6 (REINTERP, vreinterpretv8hi, v16qi, v8hi, v4si, v4sf, v2di, ti)\n+VAR6 (REINTERP, vreinterpretv4si, v16qi, v8hi, v4si, v4sf, v2di, ti)\n+VAR6 (REINTERP, vreinterpretv4sf, v16qi, v8hi, v4si, v4sf, v2di, ti)\n+VAR6 (REINTERP, vreinterpretv2di, v16qi, v8hi, v4si, v4sf, v2di, ti)\n+VAR6 (REINTERP, vreinterpretti, v16qi, v8hi, v4si, v4sf, v2di, ti)\n VAR10 (LOAD1, vld1,\n-         v8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf, v2di),\n+        v8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf, v2di)\n VAR10 (LOAD1LANE, vld1_lane,\n-\t v8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf, v2di),\n+\tv8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf, v2di)\n VAR10 (LOAD1, vld1_dup,\n-\t v8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf, v2di),\n+\tv8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf, v2di)\n VAR10 (STORE1, vst1,\n-\t v8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf, v2di),\n+\tv8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf, v2di)\n VAR10 (STORE1LANE, vst1_lane,\n-\t v8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf, v2di),\n-VAR9 (LOADSTRUCT,\n-\tvld2, v8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf),\n+\tv8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf, v2di)\n+VAR9 (LOADSTRUCT, vld2,\n+\tv8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf)\n VAR7 (LOADSTRUCTLANE, vld2_lane,\n-\tv8qi, v4hi, v2si, v2sf, v8hi, v4si, v4sf),\n-VAR5 (LOADSTRUCT, vld2_dup, v8qi, v4hi, v2si, v2sf, di),\n+\tv8qi, v4hi, v2si, v2sf, v8hi, v4si, v4sf)\n+VAR5 (LOADSTRUCT, vld2_dup, v8qi, v4hi, v2si, v2sf, di)\n VAR9 (STORESTRUCT, vst2,\n-\tv8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf),\n+\tv8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf)\n VAR7 (STORESTRUCTLANE, vst2_lane,\n-\tv8qi, v4hi, v2si, v2sf, v8hi, v4si, v4sf),\n-VAR9 (LOADSTRUCT,\n-\tvld3, v8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf),\n+\tv8qi, v4hi, v2si, v2sf, v8hi, v4si, v4sf)\n+VAR9 (LOADSTRUCT, vld3,\n+\tv8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf)\n VAR7 (LOADSTRUCTLANE, vld3_lane,\n-\tv8qi, v4hi, v2si, v2sf, v8hi, v4si, v4sf),\n-VAR5 (LOADSTRUCT, vld3_dup, v8qi, v4hi, v2si, v2sf, di),\n+\tv8qi, v4hi, v2si, v2sf, v8hi, v4si, v4sf)\n+VAR5 (LOADSTRUCT, vld3_dup, v8qi, v4hi, v2si, v2sf, di)\n VAR9 (STORESTRUCT, vst3,\n-\tv8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf),\n+\tv8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf)\n VAR7 (STORESTRUCTLANE, vst3_lane,\n-\tv8qi, v4hi, v2si, v2sf, v8hi, v4si, v4sf),\n+\tv8qi, v4hi, v2si, v2sf, v8hi, v4si, v4sf)\n VAR9 (LOADSTRUCT, vld4,\n-\tv8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf),\n+\tv8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf)\n VAR7 (LOADSTRUCTLANE, vld4_lane,\n-\tv8qi, v4hi, v2si, v2sf, v8hi, v4si, v4sf),\n-VAR5 (LOADSTRUCT, vld4_dup, v8qi, v4hi, v2si, v2sf, di),\n+\tv8qi, v4hi, v2si, v2sf, v8hi, v4si, v4sf)\n+VAR5 (LOADSTRUCT, vld4_dup, v8qi, v4hi, v2si, v2sf, di)\n VAR9 (STORESTRUCT, vst4,\n-\tv8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf),\n+\tv8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf)\n VAR7 (STORESTRUCTLANE, vst4_lane,\n \tv8qi, v4hi, v2si, v2sf, v8hi, v4si, v4sf)"}]}