# Superscalar-Risc-V
An attempt at making a pipelined, superscalar Risc V processor. An attempt at out of order instruction execution as well. I can already see this going poorly. Finally have time to work on this so I will finally start making substantial process. 
