

================================================================
== Vitis HLS Report for 'kp_502_7'
================================================================
* Date:           Sun Mar 24 17:43:59 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol2_1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   |  6.00 ns|  5.000 ns|     1.00 ns|
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       53|      445|  0.318 us|  2.670 us|   54|  446|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |       52|      444|  13 ~ 111|          -|          -|     4|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 184
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 58 57 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 94 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 57 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 149 148 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 2 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 148 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 185 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 186 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A, i64 666, i64 208, i64 4294967295"   --->   Operation 188 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 189 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B, i64 666, i64 208, i64 4294967295"   --->   Operation 191 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 192 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C, i64 666, i64 208, i64 4294967295"   --->   Operation 194 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 195 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X1, i64 666, i64 208, i64 4294967295"   --->   Operation 197 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X1"   --->   Operation 198 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 199 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X2, i64 666, i64 208, i64 4294967295"   --->   Operation 200 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X2"   --->   Operation 201 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %D, i64 666, i64 208, i64 4294967295"   --->   Operation 203 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %D"   --->   Operation 204 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (1.32ns)   --->   "%store_ln8 = store i4 0, i4 %i" [./source/kp_502_7.cpp:8]   --->   Operation 205 'store' 'store_ln8' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln8 = br void" [./source/kp_502_7.cpp:8]   --->   Operation 206 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [./source/kp_502_7.cpp:8]   --->   Operation 207 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i4 %i_1" [./source/kp_502_7.cpp:8]   --->   Operation 208 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 3" [./source/kp_502_7.cpp:8]   --->   Operation 209 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 210 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %tmp, void %.split, void" [./source/kp_502_7.cpp:8]   --->   Operation 211 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:9]   --->   Operation 212 'getelementptr' 'B_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 213 [2/2] (1.75ns)   --->   "%temp_B = load i3 %B_addr" [./source/kp_502_7.cpp:9]   --->   Operation 213 'load' 'temp_B' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:10]   --->   Operation 214 'getelementptr' 'A_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 215 [2/2] (1.75ns)   --->   "%temp_A = load i3 %A_addr" [./source/kp_502_7.cpp:10]   --->   Operation 215 'load' 'temp_A' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:13]   --->   Operation 216 'getelementptr' 'C_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 217 [2/2] (1.75ns)   --->   "%C_load = load i3 %C_addr" [./source/kp_502_7.cpp:13]   --->   Operation 217 'load' 'C_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [./source/kp_502_7.cpp:35]   --->   Operation 218 'ret' 'ret_ln35' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 219 [1/2] (1.75ns)   --->   "%temp_B = load i3 %B_addr" [./source/kp_502_7.cpp:9]   --->   Operation 219 'load' 'temp_B' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 220 [1/2] (1.75ns)   --->   "%temp_A = load i3 %A_addr" [./source/kp_502_7.cpp:10]   --->   Operation 220 'load' 'temp_A' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 221 [1/2] (1.75ns)   --->   "%C_load = load i3 %C_addr" [./source/kp_502_7.cpp:13]   --->   Operation 221 'load' 'C_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 4.79>
ST_4 : Operation 222 [3/3] (4.79ns)   --->   "%mul_ln13 = mul i32 %temp_B, i32 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 222 'mul' 'mul_ln13' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 223 [3/3] (4.79ns)   --->   "%mul_ln13_1 = mul i32 %temp_A, i32 %C_load" [./source/kp_502_7.cpp:13]   --->   Operation 223 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.79>
ST_5 : Operation 224 [2/3] (4.79ns)   --->   "%mul_ln13 = mul i32 %temp_B, i32 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 224 'mul' 'mul_ln13' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 225 [2/3] (4.79ns)   --->   "%mul_ln13_1 = mul i32 %temp_A, i32 %C_load" [./source/kp_502_7.cpp:13]   --->   Operation 225 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.79>
ST_6 : Operation 226 [1/3] (4.79ns)   --->   "%mul_ln13 = mul i32 %temp_B, i32 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 226 'mul' 'mul_ln13' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 227 [1/3] (4.79ns)   --->   "%mul_ln13_1 = mul i32 %temp_A, i32 %C_load" [./source/kp_502_7.cpp:13]   --->   Operation 227 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.93>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/kp_502_7.cpp:8]   --->   Operation 228 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%shl_ln13 = shl i32 %mul_ln13_1, i32 2" [./source/kp_502_7.cpp:13]   --->   Operation 229 'shl' 'shl_ln13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (2.18ns)   --->   "%xf_V = sub i32 %mul_ln13, i32 %shl_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 230 'sub' 'xf_V' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i32 %xf_V" [./source/kp_502_7.cpp:13]   --->   Operation 231 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%D_addr = getelementptr i32 %D, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:13]   --->   Operation 232 'getelementptr' 'D_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (1.75ns)   --->   "%store_ln13 = store i32 %xf_V, i3 %D_addr" [./source/kp_502_7.cpp:13]   --->   Operation 233 'store' 'store_ln13' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xf_V, i32 31" [./source/kp_502_7.cpp:16]   --->   Operation 234 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %tmp_33, void, void" [./source/kp_502_7.cpp:16]   --->   Operation 235 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (2.11ns)   --->   "%icmp_ln21 = icmp_eq  i32 %mul_ln13, i32 %shl_ln13" [./source/kp_502_7.cpp:21]   --->   Operation 236 'icmp' 'icmp_ln21' <Predicate = (!tmp_33)> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void, void" [./source/kp_502_7.cpp:21]   --->   Operation 237 'br' 'br_ln21' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%shl_ln23 = shl i32 %temp_A, i32 1" [./source/kp_502_7.cpp:23]   --->   Operation 238 'shl' 'shl_ln23' <Predicate = (!tmp_33 & icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 239 [36/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 239 'sdiv' 'sdiv_ln23_1' <Predicate = (!tmp_33 & icmp_ln21)> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%X1_addr = getelementptr i32 %X1, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:18]   --->   Operation 240 'getelementptr' 'X1_addr' <Predicate = (tmp_33)> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (1.75ns)   --->   "%store_ln18 = store i32 0, i3 %X1_addr" [./source/kp_502_7.cpp:18]   --->   Operation 241 'store' 'store_ln18' <Predicate = (tmp_33)> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%X2_addr = getelementptr i32 %X2, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:19]   --->   Operation 242 'getelementptr' 'X2_addr' <Predicate = (tmp_33)> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (1.75ns)   --->   "%store_ln19 = store i32 0, i3 %X2_addr" [./source/kp_502_7.cpp:19]   --->   Operation 243 'store' 'store_ln19' <Predicate = (tmp_33)> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln20 = br void" [./source/kp_502_7.cpp:20]   --->   Operation 244 'br' 'br_ln20' <Predicate = (tmp_33)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.00>
ST_8 : Operation 245 [12/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i31 %trunc_ln13" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 245 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 5.00>
ST_9 : Operation 246 [11/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i31 %trunc_ln13" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 246 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 5.00>
ST_10 : Operation 247 [10/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i31 %trunc_ln13" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 247 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 5.00>
ST_11 : Operation 248 [9/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i31 %trunc_ln13" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 248 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 5.00>
ST_12 : Operation 249 [8/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i31 %trunc_ln13" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 249 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 5.00>
ST_13 : Operation 250 [7/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i31 %trunc_ln13" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 250 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 5.00>
ST_14 : Operation 251 [6/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i31 %trunc_ln13" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 251 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 5.00>
ST_15 : Operation 252 [5/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i31 %trunc_ln13" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 252 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 5.00>
ST_16 : Operation 253 [4/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i31 %trunc_ln13" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 253 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 5.00>
ST_17 : Operation 254 [3/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i31 %trunc_ln13" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 254 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 5.00>
ST_18 : Operation 255 [2/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i31 %trunc_ln13" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 255 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 4.25>
ST_19 : Operation 256 [1/12] (4.25ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i31 %trunc_ln13" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 256 'call' 'p_Val2_s' <Predicate = true> <Delay = 4.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 2.18>
ST_20 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln840 = zext i16 %p_Val2_s"   --->   Operation 257 'zext' 'zext_ln840' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 258 [1/1] (2.18ns)   --->   "%add_ln32 = add i32 %temp_B, i32 %zext_ln840" [./source/kp_502_7.cpp:32]   --->   Operation 258 'add' 'add_ln32' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 259 [1/1] (2.18ns)   --->   "%sub_ln33 = sub i32 %zext_ln840, i32 %temp_B" [./source/kp_502_7.cpp:33]   --->   Operation 259 'sub' 'sub_ln33' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.40>
ST_21 : Operation 260 [1/1] (0.00ns)   --->   "%shl_ln32 = shl i32 %temp_A, i32 1" [./source/kp_502_7.cpp:32]   --->   Operation 260 'shl' 'shl_ln32' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 261 [36/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 261 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 262 [36/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 262 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.40>
ST_22 : Operation 263 [35/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 263 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 264 [35/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 264 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.40>
ST_23 : Operation 265 [34/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 265 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 266 [34/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 266 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.40>
ST_24 : Operation 267 [33/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 267 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 268 [33/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 268 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.40>
ST_25 : Operation 269 [32/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 269 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 270 [32/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 270 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.40>
ST_26 : Operation 271 [31/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 271 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 272 [31/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 272 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.40>
ST_27 : Operation 273 [30/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 273 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 274 [30/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 274 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.40>
ST_28 : Operation 275 [29/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 275 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 276 [29/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 276 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.40>
ST_29 : Operation 277 [28/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 277 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 278 [28/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 278 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.40>
ST_30 : Operation 279 [27/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 279 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 280 [27/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 280 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.40>
ST_31 : Operation 281 [26/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 281 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 282 [26/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 282 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.40>
ST_32 : Operation 283 [25/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 283 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 284 [25/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 284 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.40>
ST_33 : Operation 285 [24/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 285 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 286 [24/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 286 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.40>
ST_34 : Operation 287 [23/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 287 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 288 [23/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 288 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.40>
ST_35 : Operation 289 [22/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 289 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 290 [22/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 290 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.40>
ST_36 : Operation 291 [21/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 291 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 292 [21/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 292 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.40>
ST_37 : Operation 293 [20/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 293 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 294 [20/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 294 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.40>
ST_38 : Operation 295 [19/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 295 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 296 [19/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 296 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.40>
ST_39 : Operation 297 [18/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 297 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 298 [18/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 298 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.40>
ST_40 : Operation 299 [17/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 299 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 300 [17/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 300 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.40>
ST_41 : Operation 301 [16/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 301 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 302 [16/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 302 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.40>
ST_42 : Operation 303 [15/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 303 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 304 [15/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 304 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.40>
ST_43 : Operation 305 [14/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 305 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 306 [14/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 306 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.40>
ST_44 : Operation 307 [13/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 307 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 308 [13/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 308 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.40>
ST_45 : Operation 309 [12/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 309 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 310 [12/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 310 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.40>
ST_46 : Operation 311 [11/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 311 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 312 [11/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 312 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.40>
ST_47 : Operation 313 [10/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 313 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 314 [10/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 314 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.40>
ST_48 : Operation 315 [9/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 315 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 316 [9/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 316 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.40>
ST_49 : Operation 317 [8/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 317 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 318 [8/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 318 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.40>
ST_50 : Operation 319 [7/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 319 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 320 [7/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 320 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.40>
ST_51 : Operation 321 [6/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 321 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 322 [6/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 322 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.40>
ST_52 : Operation 323 [5/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 323 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 324 [5/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 324 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.40>
ST_53 : Operation 325 [4/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 325 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 326 [4/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 326 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.40>
ST_54 : Operation 327 [3/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 327 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 328 [3/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 328 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.40>
ST_55 : Operation 329 [2/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 329 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 330 [2/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 330 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.40>
ST_56 : Operation 331 [1/36] (3.40ns)   --->   "%sdiv_ln32_1 = sdiv i32 %add_ln32, i32 %shl_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 331 'sdiv' 'sdiv_ln32_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 332 [1/36] (3.40ns)   --->   "%sdiv_ln33 = sdiv i32 %sub_ln33, i32 %shl_ln32" [./source/kp_502_7.cpp:33]   --->   Operation 332 'sdiv' 'sdiv_ln33' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.93>
ST_57 : Operation 333 [1/1] (2.18ns)   --->   "%sub_ln32 = sub i32 0, i32 %sdiv_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 333 'sub' 'sub_ln32' <Predicate = (!tmp_33 & !icmp_ln21)> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 334 [1/1] (0.00ns)   --->   "%X1_addr_2 = getelementptr i32 %X1, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:32]   --->   Operation 334 'getelementptr' 'X1_addr_2' <Predicate = (!tmp_33 & !icmp_ln21)> <Delay = 0.00>
ST_57 : Operation 335 [1/1] (1.75ns)   --->   "%store_ln32 = store i32 %sub_ln32, i3 %X1_addr_2" [./source/kp_502_7.cpp:32]   --->   Operation 335 'store' 'store_ln32' <Predicate = (!tmp_33 & !icmp_ln21)> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_57 : Operation 336 [1/1] (0.00ns)   --->   "%X2_addr_2 = getelementptr i32 %X2, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:33]   --->   Operation 336 'getelementptr' 'X2_addr_2' <Predicate = (!tmp_33 & !icmp_ln21)> <Delay = 0.00>
ST_57 : Operation 337 [1/1] (1.75ns)   --->   "%store_ln33 = store i32 %sdiv_ln33, i3 %X2_addr_2" [./source/kp_502_7.cpp:33]   --->   Operation 337 'store' 'store_ln33' <Predicate = (!tmp_33 & !icmp_ln21)> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_57 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln34 = br void" [./source/kp_502_7.cpp:34]   --->   Operation 338 'br' 'br_ln34' <Predicate = (!tmp_33 & !icmp_ln21)> <Delay = 0.00>
ST_57 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i4 %i_1" [./source/kp_502_7.cpp:8]   --->   Operation 339 'trunc' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 340 [1/1] (0.00ns)   --->   "%or_ln8 = or i3 %trunc_ln8, i3 1" [./source/kp_502_7.cpp:8]   --->   Operation 340 'or' 'or_ln8' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i3 %or_ln8" [./source/kp_502_7.cpp:9]   --->   Operation 341 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 342 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i32 %B, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:9]   --->   Operation 342 'getelementptr' 'B_addr_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 343 [2/2] (1.75ns)   --->   "%temp_B_1 = load i3 %B_addr_1" [./source/kp_502_7.cpp:9]   --->   Operation 343 'load' 'temp_B_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_57 : Operation 344 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:10]   --->   Operation 344 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 345 [2/2] (1.75ns)   --->   "%temp_A_1 = load i3 %A_addr_1" [./source/kp_502_7.cpp:10]   --->   Operation 345 'load' 'temp_A_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_57 : Operation 346 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr i32 %C, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:13]   --->   Operation 346 'getelementptr' 'C_addr_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 347 [2/2] (1.75ns)   --->   "%C_load_1 = load i3 %C_addr_1" [./source/kp_502_7.cpp:13]   --->   Operation 347 'load' 'C_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 58 <SV = 7> <Delay = 3.40>
ST_58 : Operation 348 [35/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 348 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 8> <Delay = 3.40>
ST_59 : Operation 349 [34/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 349 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 9> <Delay = 3.40>
ST_60 : Operation 350 [33/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 350 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 10> <Delay = 3.40>
ST_61 : Operation 351 [32/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 351 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 11> <Delay = 3.40>
ST_62 : Operation 352 [31/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 352 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 12> <Delay = 3.40>
ST_63 : Operation 353 [30/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 353 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 13> <Delay = 3.40>
ST_64 : Operation 354 [29/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 354 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 14> <Delay = 3.40>
ST_65 : Operation 355 [28/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 355 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 15> <Delay = 3.40>
ST_66 : Operation 356 [27/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 356 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 16> <Delay = 3.40>
ST_67 : Operation 357 [26/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 357 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 17> <Delay = 3.40>
ST_68 : Operation 358 [25/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 358 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 18> <Delay = 3.40>
ST_69 : Operation 359 [24/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 359 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 19> <Delay = 3.40>
ST_70 : Operation 360 [23/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 360 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 20> <Delay = 3.40>
ST_71 : Operation 361 [22/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 361 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 21> <Delay = 3.40>
ST_72 : Operation 362 [21/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 362 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 22> <Delay = 3.40>
ST_73 : Operation 363 [20/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 363 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 23> <Delay = 3.40>
ST_74 : Operation 364 [19/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 364 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 24> <Delay = 3.40>
ST_75 : Operation 365 [18/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 365 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 25> <Delay = 3.40>
ST_76 : Operation 366 [17/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 366 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 26> <Delay = 3.40>
ST_77 : Operation 367 [16/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 367 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 27> <Delay = 3.40>
ST_78 : Operation 368 [15/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 368 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 28> <Delay = 3.40>
ST_79 : Operation 369 [14/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 369 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 29> <Delay = 3.40>
ST_80 : Operation 370 [13/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 370 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 30> <Delay = 3.40>
ST_81 : Operation 371 [12/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 371 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 31> <Delay = 3.40>
ST_82 : Operation 372 [11/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 372 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 32> <Delay = 3.40>
ST_83 : Operation 373 [10/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 373 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 33> <Delay = 3.40>
ST_84 : Operation 374 [9/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 374 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 34> <Delay = 3.40>
ST_85 : Operation 375 [8/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 375 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 35> <Delay = 3.40>
ST_86 : Operation 376 [7/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 376 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 36> <Delay = 3.40>
ST_87 : Operation 377 [6/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 377 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 37> <Delay = 3.40>
ST_88 : Operation 378 [5/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 378 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 38> <Delay = 3.40>
ST_89 : Operation 379 [4/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 379 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 39> <Delay = 3.40>
ST_90 : Operation 380 [3/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 380 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 40> <Delay = 3.40>
ST_91 : Operation 381 [2/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 381 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 41> <Delay = 3.40>
ST_92 : Operation 382 [1/36] (3.40ns)   --->   "%sdiv_ln23_1 = sdiv i32 %temp_B, i32 %shl_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 382 'sdiv' 'sdiv_ln23_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 42> <Delay = 3.93>
ST_93 : Operation 383 [1/1] (2.18ns)   --->   "%sub_ln23 = sub i32 0, i32 %sdiv_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 383 'sub' 'sub_ln23' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 384 [1/1] (0.00ns)   --->   "%X1_addr_1 = getelementptr i32 %X1, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:23]   --->   Operation 384 'getelementptr' 'X1_addr_1' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 385 [1/1] (1.75ns)   --->   "%store_ln23 = store i32 %sub_ln23, i3 %X1_addr_1" [./source/kp_502_7.cpp:23]   --->   Operation 385 'store' 'store_ln23' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_93 : Operation 386 [1/1] (0.00ns)   --->   "%X2_addr_1 = getelementptr i32 %X2, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:24]   --->   Operation 386 'getelementptr' 'X2_addr_1' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 387 [1/1] (1.75ns)   --->   "%store_ln24 = store i32 %sub_ln23, i3 %X2_addr_1" [./source/kp_502_7.cpp:24]   --->   Operation 387 'store' 'store_ln24' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_93 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln25 = br void" [./source/kp_502_7.cpp:25]   --->   Operation 388 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 94 <SV = 57> <Delay = 1.75>
ST_94 : Operation 389 [1/2] (1.75ns)   --->   "%temp_B_1 = load i3 %B_addr_1" [./source/kp_502_7.cpp:9]   --->   Operation 389 'load' 'temp_B_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_94 : Operation 390 [1/2] (1.75ns)   --->   "%temp_A_1 = load i3 %A_addr_1" [./source/kp_502_7.cpp:10]   --->   Operation 390 'load' 'temp_A_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_94 : Operation 391 [1/2] (1.75ns)   --->   "%C_load_1 = load i3 %C_addr_1" [./source/kp_502_7.cpp:13]   --->   Operation 391 'load' 'C_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 95 <SV = 58> <Delay = 4.79>
ST_95 : Operation 392 [3/3] (4.79ns)   --->   "%mul_ln13_2 = mul i32 %temp_B_1, i32 %temp_B_1" [./source/kp_502_7.cpp:13]   --->   Operation 392 'mul' 'mul_ln13_2' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 393 [3/3] (4.79ns)   --->   "%mul_ln13_3 = mul i32 %temp_A_1, i32 %C_load_1" [./source/kp_502_7.cpp:13]   --->   Operation 393 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 59> <Delay = 4.79>
ST_96 : Operation 394 [2/3] (4.79ns)   --->   "%mul_ln13_2 = mul i32 %temp_B_1, i32 %temp_B_1" [./source/kp_502_7.cpp:13]   --->   Operation 394 'mul' 'mul_ln13_2' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 395 [2/3] (4.79ns)   --->   "%mul_ln13_3 = mul i32 %temp_A_1, i32 %C_load_1" [./source/kp_502_7.cpp:13]   --->   Operation 395 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 60> <Delay = 4.79>
ST_97 : Operation 396 [1/3] (4.79ns)   --->   "%mul_ln13_2 = mul i32 %temp_B_1, i32 %temp_B_1" [./source/kp_502_7.cpp:13]   --->   Operation 396 'mul' 'mul_ln13_2' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 397 [1/3] (4.79ns)   --->   "%mul_ln13_3 = mul i32 %temp_A_1, i32 %C_load_1" [./source/kp_502_7.cpp:13]   --->   Operation 397 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 61> <Delay = 3.93>
ST_98 : Operation 398 [1/1] (0.00ns)   --->   "%shl_ln13_1 = shl i32 %mul_ln13_3, i32 2" [./source/kp_502_7.cpp:13]   --->   Operation 398 'shl' 'shl_ln13_1' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 399 [1/1] (2.18ns)   --->   "%xf_V_1 = sub i32 %mul_ln13_2, i32 %shl_ln13_1" [./source/kp_502_7.cpp:13]   --->   Operation 399 'sub' 'xf_V_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln13_1 = trunc i32 %xf_V_1" [./source/kp_502_7.cpp:13]   --->   Operation 400 'trunc' 'trunc_ln13_1' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 401 [1/1] (0.00ns)   --->   "%D_addr_1 = getelementptr i32 %D, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:13]   --->   Operation 401 'getelementptr' 'D_addr_1' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 402 [1/1] (1.75ns)   --->   "%store_ln13 = store i32 %xf_V_1, i3 %D_addr_1" [./source/kp_502_7.cpp:13]   --->   Operation 402 'store' 'store_ln13' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_98 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xf_V_1, i32 31" [./source/kp_502_7.cpp:16]   --->   Operation 403 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %tmp_34, void, void" [./source/kp_502_7.cpp:16]   --->   Operation 404 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 405 [1/1] (2.11ns)   --->   "%icmp_ln21_1 = icmp_eq  i32 %mul_ln13_2, i32 %shl_ln13_1" [./source/kp_502_7.cpp:21]   --->   Operation 405 'icmp' 'icmp_ln21_1' <Predicate = (!tmp_34)> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21_1, void, void" [./source/kp_502_7.cpp:21]   --->   Operation 406 'br' 'br_ln21' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_98 : Operation 407 [1/1] (0.00ns)   --->   "%shl_ln23_1 = shl i32 %temp_A_1, i32 1" [./source/kp_502_7.cpp:23]   --->   Operation 407 'shl' 'shl_ln23_1' <Predicate = (!tmp_34 & icmp_ln21_1)> <Delay = 0.00>
ST_98 : Operation 408 [36/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 408 'sdiv' 'sdiv_ln23' <Predicate = (!tmp_34 & icmp_ln21_1)> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 409 [1/1] (0.00ns)   --->   "%X1_addr_3 = getelementptr i32 %X1, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:18]   --->   Operation 409 'getelementptr' 'X1_addr_3' <Predicate = (tmp_34)> <Delay = 0.00>
ST_98 : Operation 410 [1/1] (1.75ns)   --->   "%store_ln18 = store i32 0, i3 %X1_addr_3" [./source/kp_502_7.cpp:18]   --->   Operation 410 'store' 'store_ln18' <Predicate = (tmp_34)> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_98 : Operation 411 [1/1] (0.00ns)   --->   "%X2_addr_3 = getelementptr i32 %X2, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:19]   --->   Operation 411 'getelementptr' 'X2_addr_3' <Predicate = (tmp_34)> <Delay = 0.00>
ST_98 : Operation 412 [1/1] (1.75ns)   --->   "%store_ln19 = store i32 0, i3 %X2_addr_3" [./source/kp_502_7.cpp:19]   --->   Operation 412 'store' 'store_ln19' <Predicate = (tmp_34)> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_98 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln20 = br void" [./source/kp_502_7.cpp:20]   --->   Operation 413 'br' 'br_ln20' <Predicate = (tmp_34)> <Delay = 0.00>

State 99 <SV = 62> <Delay = 5.00>
ST_99 : Operation 414 [12/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i31 %trunc_ln13_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 414 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 100 <SV = 63> <Delay = 5.00>
ST_100 : Operation 415 [11/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i31 %trunc_ln13_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 415 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 101 <SV = 64> <Delay = 5.00>
ST_101 : Operation 416 [10/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i31 %trunc_ln13_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 416 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 102 <SV = 65> <Delay = 5.00>
ST_102 : Operation 417 [9/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i31 %trunc_ln13_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 417 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 103 <SV = 66> <Delay = 5.00>
ST_103 : Operation 418 [8/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i31 %trunc_ln13_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 418 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 104 <SV = 67> <Delay = 5.00>
ST_104 : Operation 419 [7/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i31 %trunc_ln13_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 419 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 105 <SV = 68> <Delay = 5.00>
ST_105 : Operation 420 [6/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i31 %trunc_ln13_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 420 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 106 <SV = 69> <Delay = 5.00>
ST_106 : Operation 421 [5/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i31 %trunc_ln13_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 421 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 107 <SV = 70> <Delay = 5.00>
ST_107 : Operation 422 [4/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i31 %trunc_ln13_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 422 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 108 <SV = 71> <Delay = 5.00>
ST_108 : Operation 423 [3/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i31 %trunc_ln13_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 423 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 109 <SV = 72> <Delay = 5.00>
ST_109 : Operation 424 [2/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i31 %trunc_ln13_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 424 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 110 <SV = 73> <Delay = 4.25>
ST_110 : Operation 425 [1/12] (4.25ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i31 %trunc_ln13_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 425 'call' 'p_Val2_33' <Predicate = true> <Delay = 4.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 111 <SV = 74> <Delay = 2.18>
ST_111 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln840_1 = zext i16 %p_Val2_33"   --->   Operation 426 'zext' 'zext_ln840_1' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 427 [1/1] (2.18ns)   --->   "%add_ln32_1 = add i32 %temp_B_1, i32 %zext_ln840_1" [./source/kp_502_7.cpp:32]   --->   Operation 427 'add' 'add_ln32_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 428 [1/1] (2.18ns)   --->   "%sub_ln33_1 = sub i32 %zext_ln840_1, i32 %temp_B_1" [./source/kp_502_7.cpp:33]   --->   Operation 428 'sub' 'sub_ln33_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 75> <Delay = 3.40>
ST_112 : Operation 429 [1/1] (0.00ns)   --->   "%shl_ln32_1 = shl i32 %temp_A_1, i32 1" [./source/kp_502_7.cpp:32]   --->   Operation 429 'shl' 'shl_ln32_1' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 430 [36/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 430 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 431 [36/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 431 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 76> <Delay = 3.40>
ST_113 : Operation 432 [35/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 432 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 433 [35/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 433 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 77> <Delay = 3.40>
ST_114 : Operation 434 [34/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 434 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 435 [34/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 435 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 78> <Delay = 3.40>
ST_115 : Operation 436 [33/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 436 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 437 [33/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 437 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 79> <Delay = 3.40>
ST_116 : Operation 438 [32/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 438 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 439 [32/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 439 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 80> <Delay = 3.40>
ST_117 : Operation 440 [31/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 440 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 441 [31/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 441 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 81> <Delay = 3.40>
ST_118 : Operation 442 [30/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 442 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 443 [30/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 443 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 82> <Delay = 3.40>
ST_119 : Operation 444 [29/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 444 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 445 [29/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 445 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 83> <Delay = 3.40>
ST_120 : Operation 446 [28/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 446 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 447 [28/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 447 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 84> <Delay = 3.40>
ST_121 : Operation 448 [27/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 448 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 449 [27/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 449 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 85> <Delay = 3.40>
ST_122 : Operation 450 [26/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 450 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 451 [26/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 451 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 86> <Delay = 3.40>
ST_123 : Operation 452 [25/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 452 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 453 [25/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 453 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 87> <Delay = 3.40>
ST_124 : Operation 454 [24/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 454 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 455 [24/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 455 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 88> <Delay = 3.40>
ST_125 : Operation 456 [23/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 456 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 457 [23/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 457 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 89> <Delay = 3.40>
ST_126 : Operation 458 [22/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 458 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 459 [22/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 459 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 90> <Delay = 3.40>
ST_127 : Operation 460 [21/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 460 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 461 [21/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 461 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 91> <Delay = 3.40>
ST_128 : Operation 462 [20/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 462 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 463 [20/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 463 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 92> <Delay = 3.40>
ST_129 : Operation 464 [19/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 464 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 465 [19/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 465 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 93> <Delay = 3.40>
ST_130 : Operation 466 [18/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 466 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 467 [18/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 467 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 94> <Delay = 3.40>
ST_131 : Operation 468 [17/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 468 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 469 [17/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 469 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 95> <Delay = 3.40>
ST_132 : Operation 470 [16/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 470 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 471 [16/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 471 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 96> <Delay = 3.40>
ST_133 : Operation 472 [15/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 472 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 473 [15/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 473 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 97> <Delay = 3.40>
ST_134 : Operation 474 [14/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 474 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 475 [14/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 475 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 98> <Delay = 3.40>
ST_135 : Operation 476 [13/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 476 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 477 [13/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 477 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 99> <Delay = 3.40>
ST_136 : Operation 478 [12/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 478 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 479 [12/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 479 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 100> <Delay = 3.40>
ST_137 : Operation 480 [11/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 480 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 481 [11/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 481 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 101> <Delay = 3.40>
ST_138 : Operation 482 [10/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 482 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 483 [10/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 483 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 102> <Delay = 3.40>
ST_139 : Operation 484 [9/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 484 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 485 [9/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 485 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 103> <Delay = 3.40>
ST_140 : Operation 486 [8/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 486 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 487 [8/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 487 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 104> <Delay = 3.40>
ST_141 : Operation 488 [7/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 488 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 489 [7/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 489 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 105> <Delay = 3.40>
ST_142 : Operation 490 [6/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 490 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 491 [6/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 491 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 106> <Delay = 3.40>
ST_143 : Operation 492 [5/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 492 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 493 [5/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 493 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 107> <Delay = 3.40>
ST_144 : Operation 494 [4/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 494 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 495 [4/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 495 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 108> <Delay = 3.40>
ST_145 : Operation 496 [3/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 496 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 497 [3/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 497 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 109> <Delay = 3.40>
ST_146 : Operation 498 [2/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 498 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 499 [2/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 499 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 110> <Delay = 3.40>
ST_147 : Operation 500 [1/36] (3.40ns)   --->   "%sdiv_ln32 = sdiv i32 %add_ln32_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 500 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 501 [1/36] (3.40ns)   --->   "%sdiv_ln33_1 = sdiv i32 %sub_ln33_1, i32 %shl_ln32_1" [./source/kp_502_7.cpp:33]   --->   Operation 501 'sdiv' 'sdiv_ln33_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 111> <Delay = 3.93>
ST_148 : Operation 502 [1/1] (2.18ns)   --->   "%sub_ln32_1 = sub i32 0, i32 %sdiv_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 502 'sub' 'sub_ln32_1' <Predicate = (!tmp_34 & !icmp_ln21_1)> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 503 [1/1] (0.00ns)   --->   "%X1_addr_5 = getelementptr i32 %X1, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:32]   --->   Operation 503 'getelementptr' 'X1_addr_5' <Predicate = (!tmp_34 & !icmp_ln21_1)> <Delay = 0.00>
ST_148 : Operation 504 [1/1] (1.75ns)   --->   "%store_ln32 = store i32 %sub_ln32_1, i3 %X1_addr_5" [./source/kp_502_7.cpp:32]   --->   Operation 504 'store' 'store_ln32' <Predicate = (!tmp_34 & !icmp_ln21_1)> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_148 : Operation 505 [1/1] (0.00ns)   --->   "%X2_addr_5 = getelementptr i32 %X2, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:33]   --->   Operation 505 'getelementptr' 'X2_addr_5' <Predicate = (!tmp_34 & !icmp_ln21_1)> <Delay = 0.00>
ST_148 : Operation 506 [1/1] (1.75ns)   --->   "%store_ln33 = store i32 %sdiv_ln33_1, i3 %X2_addr_5" [./source/kp_502_7.cpp:33]   --->   Operation 506 'store' 'store_ln33' <Predicate = (!tmp_34 & !icmp_ln21_1)> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_148 : Operation 507 [1/1] (0.00ns)   --->   "%br_ln34 = br void" [./source/kp_502_7.cpp:34]   --->   Operation 507 'br' 'br_ln34' <Predicate = (!tmp_34 & !icmp_ln21_1)> <Delay = 0.00>
ST_148 : Operation 508 [1/1] (1.49ns)   --->   "%add_ln8 = add i4 %i_1, i4 2" [./source/kp_502_7.cpp:8]   --->   Operation 508 'add' 'add_ln8' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 509 [1/1] (1.32ns)   --->   "%store_ln8 = store i4 %add_ln8, i4 %i" [./source/kp_502_7.cpp:8]   --->   Operation 509 'store' 'store_ln8' <Predicate = true> <Delay = 1.32>
ST_148 : Operation 510 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 510 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 149 <SV = 62> <Delay = 3.40>
ST_149 : Operation 511 [35/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 511 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 63> <Delay = 3.40>
ST_150 : Operation 512 [34/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 512 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 64> <Delay = 3.40>
ST_151 : Operation 513 [33/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 513 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 65> <Delay = 3.40>
ST_152 : Operation 514 [32/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 514 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 66> <Delay = 3.40>
ST_153 : Operation 515 [31/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 515 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 67> <Delay = 3.40>
ST_154 : Operation 516 [30/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 516 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 68> <Delay = 3.40>
ST_155 : Operation 517 [29/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 517 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 69> <Delay = 3.40>
ST_156 : Operation 518 [28/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 518 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 70> <Delay = 3.40>
ST_157 : Operation 519 [27/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 519 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 71> <Delay = 3.40>
ST_158 : Operation 520 [26/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 520 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 72> <Delay = 3.40>
ST_159 : Operation 521 [25/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 521 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 73> <Delay = 3.40>
ST_160 : Operation 522 [24/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 522 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 74> <Delay = 3.40>
ST_161 : Operation 523 [23/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 523 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 75> <Delay = 3.40>
ST_162 : Operation 524 [22/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 524 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 76> <Delay = 3.40>
ST_163 : Operation 525 [21/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 525 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 77> <Delay = 3.40>
ST_164 : Operation 526 [20/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 526 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 78> <Delay = 3.40>
ST_165 : Operation 527 [19/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 527 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 79> <Delay = 3.40>
ST_166 : Operation 528 [18/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 528 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 80> <Delay = 3.40>
ST_167 : Operation 529 [17/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 529 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 81> <Delay = 3.40>
ST_168 : Operation 530 [16/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 530 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 82> <Delay = 3.40>
ST_169 : Operation 531 [15/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 531 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 83> <Delay = 3.40>
ST_170 : Operation 532 [14/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 532 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 84> <Delay = 3.40>
ST_171 : Operation 533 [13/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 533 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 85> <Delay = 3.40>
ST_172 : Operation 534 [12/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 534 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 86> <Delay = 3.40>
ST_173 : Operation 535 [11/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 535 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 87> <Delay = 3.40>
ST_174 : Operation 536 [10/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 536 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 88> <Delay = 3.40>
ST_175 : Operation 537 [9/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 537 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 89> <Delay = 3.40>
ST_176 : Operation 538 [8/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 538 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 90> <Delay = 3.40>
ST_177 : Operation 539 [7/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 539 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 91> <Delay = 3.40>
ST_178 : Operation 540 [6/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 540 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 92> <Delay = 3.40>
ST_179 : Operation 541 [5/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 541 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 93> <Delay = 3.40>
ST_180 : Operation 542 [4/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 542 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 94> <Delay = 3.40>
ST_181 : Operation 543 [3/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 543 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 95> <Delay = 3.40>
ST_182 : Operation 544 [2/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 544 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 96> <Delay = 3.40>
ST_183 : Operation 545 [1/36] (3.40ns)   --->   "%sdiv_ln23 = sdiv i32 %temp_B_1, i32 %shl_ln23_1" [./source/kp_502_7.cpp:23]   --->   Operation 545 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 97> <Delay = 3.93>
ST_184 : Operation 546 [1/1] (2.18ns)   --->   "%sub_ln23_1 = sub i32 0, i32 %sdiv_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 546 'sub' 'sub_ln23_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 547 [1/1] (0.00ns)   --->   "%X1_addr_4 = getelementptr i32 %X1, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:23]   --->   Operation 547 'getelementptr' 'X1_addr_4' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 548 [1/1] (1.75ns)   --->   "%store_ln23 = store i32 %sub_ln23_1, i3 %X1_addr_4" [./source/kp_502_7.cpp:23]   --->   Operation 548 'store' 'store_ln23' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_184 : Operation 549 [1/1] (0.00ns)   --->   "%X2_addr_4 = getelementptr i32 %X2, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:24]   --->   Operation 549 'getelementptr' 'X2_addr_4' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 550 [1/1] (1.75ns)   --->   "%store_ln24 = store i32 %sub_ln23_1, i3 %X2_addr_4" [./source/kp_502_7.cpp:24]   --->   Operation 550 'store' 'store_ln24' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_184 : Operation 551 [1/1] (0.00ns)   --->   "%br_ln25 = br void" [./source/kp_502_7.cpp:25]   --->   Operation 551 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6ns, clock uncertainty: 1ns.

 <State 1>: 1.32ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'store' operation ('store_ln8', ./source/kp_502_7.cpp:8) of constant 0 on local variable 'i' [27]  (1.32 ns)

 <State 2>: 1.75ns
The critical path consists of the following:
	'load' operation ('i', ./source/kp_502_7.cpp:8) on local variable 'i' [30]  (0 ns)
	'getelementptr' operation ('B_addr', ./source/kp_502_7.cpp:9) [37]  (0 ns)
	'load' operation ('temp_B', ./source/kp_502_7.cpp:9) on array 'B' [38]  (1.75 ns)

 <State 3>: 1.75ns
The critical path consists of the following:
	'load' operation ('temp_B', ./source/kp_502_7.cpp:9) on array 'B' [38]  (1.75 ns)

 <State 4>: 4.79ns
The critical path consists of the following:
	'mul' operation ('mul_ln13', ./source/kp_502_7.cpp:13) [41]  (4.79 ns)

 <State 5>: 4.79ns
The critical path consists of the following:
	'mul' operation ('mul_ln13', ./source/kp_502_7.cpp:13) [41]  (4.79 ns)

 <State 6>: 4.79ns
The critical path consists of the following:
	'mul' operation ('mul_ln13', ./source/kp_502_7.cpp:13) [41]  (4.79 ns)

 <State 7>: 3.94ns
The critical path consists of the following:
	'shl' operation ('shl_ln13', ./source/kp_502_7.cpp:13) [45]  (0 ns)
	'sub' operation ('x', ./source/kp_502_7.cpp:13) [46]  (2.18 ns)
	'store' operation ('store_ln13', ./source/kp_502_7.cpp:13) of variable 'x', ./source/kp_502_7.cpp:13 on array 'D' [49]  (1.75 ns)

 <State 8>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [56]  (5 ns)

 <State 9>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [56]  (5 ns)

 <State 10>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [56]  (5 ns)

 <State 11>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [56]  (5 ns)

 <State 12>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [56]  (5 ns)

 <State 13>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [56]  (5 ns)

 <State 14>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [56]  (5 ns)

 <State 15>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [56]  (5 ns)

 <State 16>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [56]  (5 ns)

 <State 17>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [56]  (5 ns)

 <State 18>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [56]  (5 ns)

 <State 19>: 4.26ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [56]  (4.26 ns)

 <State 20>: 2.18ns
The critical path consists of the following:
	'add' operation ('add_ln32', ./source/kp_502_7.cpp:32) [58]  (2.18 ns)

 <State 21>: 3.4ns
The critical path consists of the following:
	'shl' operation ('shl_ln32', ./source/kp_502_7.cpp:32) [59]  (0 ns)
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 22>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 23>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 24>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 25>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 26>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 27>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 28>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 29>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 30>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 31>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 32>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 33>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 34>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 35>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 36>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 37>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 38>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 39>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 40>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 41>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 42>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 43>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 44>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 45>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 46>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 47>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 48>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 49>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 50>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 51>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 52>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 53>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 54>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 55>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 56>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32_1', ./source/kp_502_7.cpp:32) [60]  (3.4 ns)

 <State 57>: 3.94ns
The critical path consists of the following:
	'sub' operation ('sub_ln32', ./source/kp_502_7.cpp:32) [61]  (2.18 ns)
	'store' operation ('store_ln32', ./source/kp_502_7.cpp:32) of variable 'sub_ln32', ./source/kp_502_7.cpp:32 on array 'X1' [63]  (1.75 ns)

 <State 58>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 59>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 60>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 61>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 62>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 63>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 64>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 65>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 66>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 67>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 68>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 69>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 70>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 71>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 72>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 73>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 74>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 75>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 76>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 77>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 78>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 79>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 80>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 81>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 82>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 83>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 84>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 85>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 86>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 87>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 88>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 89>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 90>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 91>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 92>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23_1', ./source/kp_502_7.cpp:23) [71]  (3.4 ns)

 <State 93>: 3.94ns
The critical path consists of the following:
	'sub' operation ('sub_ln23', ./source/kp_502_7.cpp:23) [72]  (2.18 ns)
	'store' operation ('store_ln23', ./source/kp_502_7.cpp:23) of variable 'sub_ln23', ./source/kp_502_7.cpp:23 on array 'X1' [74]  (1.75 ns)

 <State 94>: 1.75ns
The critical path consists of the following:
	'load' operation ('temp_B', ./source/kp_502_7.cpp:9) on array 'B' [89]  (1.75 ns)

 <State 95>: 4.79ns
The critical path consists of the following:
	'mul' operation ('mul_ln13_2', ./source/kp_502_7.cpp:13) [92]  (4.79 ns)

 <State 96>: 4.79ns
The critical path consists of the following:
	'mul' operation ('mul_ln13_2', ./source/kp_502_7.cpp:13) [92]  (4.79 ns)

 <State 97>: 4.79ns
The critical path consists of the following:
	'mul' operation ('mul_ln13_2', ./source/kp_502_7.cpp:13) [92]  (4.79 ns)

 <State 98>: 3.94ns
The critical path consists of the following:
	'shl' operation ('shl_ln13_1', ./source/kp_502_7.cpp:13) [96]  (0 ns)
	'sub' operation ('x', ./source/kp_502_7.cpp:13) [97]  (2.18 ns)
	'store' operation ('store_ln13', ./source/kp_502_7.cpp:13) of variable 'x', ./source/kp_502_7.cpp:13 on array 'D' [100]  (1.75 ns)

 <State 99>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [107]  (5 ns)

 <State 100>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [107]  (5 ns)

 <State 101>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [107]  (5 ns)

 <State 102>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [107]  (5 ns)

 <State 103>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [107]  (5 ns)

 <State 104>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [107]  (5 ns)

 <State 105>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [107]  (5 ns)

 <State 106>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [107]  (5 ns)

 <State 107>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [107]  (5 ns)

 <State 108>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [107]  (5 ns)

 <State 109>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [107]  (5 ns)

 <State 110>: 4.26ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [107]  (4.26 ns)

 <State 111>: 2.18ns
The critical path consists of the following:
	'add' operation ('add_ln32_1', ./source/kp_502_7.cpp:32) [109]  (2.18 ns)

 <State 112>: 3.4ns
The critical path consists of the following:
	'shl' operation ('shl_ln32_1', ./source/kp_502_7.cpp:32) [110]  (0 ns)
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 113>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 114>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 115>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 116>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 117>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 118>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 119>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 120>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 121>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 122>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 123>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 124>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 125>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 126>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 127>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 128>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 129>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 130>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 131>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 132>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 133>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 134>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 135>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 136>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 137>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 138>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 139>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 140>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 141>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 142>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 143>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 144>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 145>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 146>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 147>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', ./source/kp_502_7.cpp:32) [111]  (3.4 ns)

 <State 148>: 3.94ns
The critical path consists of the following:
	'sub' operation ('sub_ln32_1', ./source/kp_502_7.cpp:32) [112]  (2.18 ns)
	'store' operation ('store_ln32', ./source/kp_502_7.cpp:32) of variable 'sub_ln32_1', ./source/kp_502_7.cpp:32 on array 'X1' [114]  (1.75 ns)

 <State 149>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 150>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 151>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 152>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 153>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 154>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 155>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 156>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 157>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 158>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 159>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 160>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 161>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 162>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 163>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 164>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 165>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 166>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 167>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 168>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 169>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 170>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 171>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 172>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 173>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 174>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 175>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 176>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 177>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 178>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 179>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 180>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 181>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 182>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 183>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln23', ./source/kp_502_7.cpp:23) [122]  (3.4 ns)

 <State 184>: 3.94ns
The critical path consists of the following:
	'sub' operation ('sub_ln23_1', ./source/kp_502_7.cpp:23) [123]  (2.18 ns)
	'store' operation ('store_ln23', ./source/kp_502_7.cpp:23) of variable 'sub_ln23_1', ./source/kp_502_7.cpp:23 on array 'X1' [125]  (1.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
