--
-- GENERATED BY: SCAM TOOL
-- UPDATED BY  : SALAHEDDIN HETALANI (salaheddinhetalani@gmail.com) ON 11 NOV, 2018
--

-- SYNC AND NOTIFY SIGNALS (1-cycle macros) -- 
--macro DPtoRF_port_sync   :  boolean  := end macro; 


-- DP SIGNALS -- 
macro DPtoRF_port_sig_dst : unsigned := DPtoRF_port.dst end macro; 
macro DPtoRF_port_sig_dstData : unsigned := DPtoRF_port.dstData end macro; 
macro DPtoRF_port_sig_wrReq : RF_WR_AccessType := DPtoRF_port.wrReq end macro; 
macro RFtoDP_port_sig_reg_01 : unsigned := reg_file( 1) end macro; 
macro RFtoDP_port_sig_reg_02 : unsigned := reg_file( 2) end macro; 
macro RFtoDP_port_sig_reg_03 : unsigned := reg_file( 3) end macro; 
macro RFtoDP_port_sig_reg_04 : unsigned := reg_file( 4) end macro; 
macro RFtoDP_port_sig_reg_05 : unsigned := reg_file( 5) end macro; 
macro RFtoDP_port_sig_reg_06 : unsigned := reg_file( 6) end macro; 
macro RFtoDP_port_sig_reg_07 : unsigned := reg_file( 7) end macro; 
macro RFtoDP_port_sig_reg_08 : unsigned := reg_file( 8) end macro; 
macro RFtoDP_port_sig_reg_09 : unsigned := reg_file( 9) end macro; 
macro RFtoDP_port_sig_reg_10 : unsigned := reg_file(10) end macro; 
macro RFtoDP_port_sig_reg_11 : unsigned := reg_file(11) end macro; 
macro RFtoDP_port_sig_reg_12 : unsigned := reg_file(12) end macro; 
macro RFtoDP_port_sig_reg_13 : unsigned := reg_file(13) end macro; 
macro RFtoDP_port_sig_reg_14 : unsigned := reg_file(14) end macro; 
macro RFtoDP_port_sig_reg_15 : unsigned := reg_file(15) end macro; 
macro RFtoDP_port_sig_reg_16 : unsigned := reg_file(16) end macro; 
macro RFtoDP_port_sig_reg_17 : unsigned := reg_file(17) end macro; 
macro RFtoDP_port_sig_reg_18 : unsigned := reg_file(18) end macro; 
macro RFtoDP_port_sig_reg_19 : unsigned := reg_file(19) end macro; 
macro RFtoDP_port_sig_reg_20 : unsigned := reg_file(20) end macro; 
macro RFtoDP_port_sig_reg_21 : unsigned := reg_file(21) end macro; 
macro RFtoDP_port_sig_reg_22 : unsigned := reg_file(22) end macro; 
macro RFtoDP_port_sig_reg_23 : unsigned := reg_file(23) end macro; 
macro RFtoDP_port_sig_reg_24 : unsigned := reg_file(24) end macro; 
macro RFtoDP_port_sig_reg_25 : unsigned := reg_file(25) end macro; 
macro RFtoDP_port_sig_reg_26 : unsigned := reg_file(26) end macro; 
macro RFtoDP_port_sig_reg_27 : unsigned := reg_file(27) end macro; 
macro RFtoDP_port_sig_reg_28 : unsigned := reg_file(28) end macro; 
macro RFtoDP_port_sig_reg_29 : unsigned := reg_file(29) end macro; 
macro RFtoDP_port_sig_reg_30 : unsigned := reg_file(30) end macro; 
macro RFtoDP_port_sig_reg_31 : unsigned := reg_file(31) end macro; 


--CONSTRAINTS-- 
constraint no_reset := rst = '0'; end constraint; 


-- VISIBLE REGISTERS --
macro reg_01 : unsigned := reg_file( 1) end macro; 
macro reg_02 : unsigned := reg_file( 2) end macro; 
macro reg_03 : unsigned := reg_file( 3) end macro; 
macro reg_04 : unsigned := reg_file( 4) end macro; 
macro reg_05 : unsigned := reg_file( 5) end macro; 
macro reg_06 : unsigned := reg_file( 6) end macro; 
macro reg_07 : unsigned := reg_file( 7) end macro; 
macro reg_08 : unsigned := reg_file( 8) end macro; 
macro reg_09 : unsigned := reg_file( 9) end macro; 
macro reg_10 : unsigned := reg_file(10) end macro; 
macro reg_11 : unsigned := reg_file(11) end macro; 
macro reg_12 : unsigned := reg_file(12) end macro; 
macro reg_13 : unsigned := reg_file(13) end macro; 
macro reg_14 : unsigned := reg_file(14) end macro; 
macro reg_15 : unsigned := reg_file(15) end macro; 
macro reg_16 : unsigned := reg_file(16) end macro; 
macro reg_17 : unsigned := reg_file(17) end macro; 
macro reg_18 : unsigned := reg_file(18) end macro; 
macro reg_19 : unsigned := reg_file(19) end macro; 
macro reg_20 : unsigned := reg_file(20) end macro; 
macro reg_21 : unsigned := reg_file(21) end macro; 
macro reg_22 : unsigned := reg_file(22) end macro; 
macro reg_23 : unsigned := reg_file(23) end macro; 
macro reg_24 : unsigned := reg_file(24) end macro; 
macro reg_25 : unsigned := reg_file(25) end macro; 
macro reg_26 : unsigned := reg_file(26) end macro; 
macro reg_27 : unsigned := reg_file(27) end macro; 
macro reg_28 : unsigned := reg_file(28) end macro; 
macro reg_29 : unsigned := reg_file(29) end macro; 
macro reg_30 : unsigned := reg_file(30) end macro; 
macro reg_31 : unsigned := reg_file(31) end macro; 


-- STATES -- 
macro run_0 : boolean := true end macro;


--Operations -- 
property reset is
assume:
	 reset_sequence;
prove:
	 at t: run_0;
	 at t: RFtoDP_port_sig_reg_01 = resize(0,32);
	 at t: RFtoDP_port_sig_reg_02 = resize(0,32);
	 at t: RFtoDP_port_sig_reg_03 = resize(0,32);
	 at t: RFtoDP_port_sig_reg_04 = resize(0,32);
	 at t: RFtoDP_port_sig_reg_05 = resize(0,32);
	 at t: RFtoDP_port_sig_reg_06 = resize(0,32);
	 at t: RFtoDP_port_sig_reg_07 = resize(0,32);
	 at t: RFtoDP_port_sig_reg_08 = resize(0,32);
	 at t: RFtoDP_port_sig_reg_09 = resize(0,32);
	 at t: RFtoDP_port_sig_reg_10 = resize(0,32);
	 at t: RFtoDP_port_sig_reg_11 = resize(0,32);
	 at t: RFtoDP_port_sig_reg_12 = resize(0,32);
	 at t: RFtoDP_port_sig_reg_13 = resize(0,32);
	 at t: RFtoDP_port_sig_reg_14 = resize(0,32);
	 at t: RFtoDP_port_sig_reg_15 = resize(0,32);
	 at t: RFtoDP_port_sig_reg_16 = resize(0,32);
	 at t: RFtoDP_port_sig_reg_17 = resize(0,32);
	 at t: RFtoDP_port_sig_reg_18 = resize(0,32);
	 at t: RFtoDP_port_sig_reg_19 = resize(0,32);
	 at t: RFtoDP_port_sig_reg_20 = resize(0,32);
	 at t: RFtoDP_port_sig_reg_21 = resize(0,32);
	 at t: RFtoDP_port_sig_reg_22 = resize(0,32);
	 at t: RFtoDP_port_sig_reg_23 = resize(0,32);
	 at t: RFtoDP_port_sig_reg_24 = resize(0,32);
	 at t: RFtoDP_port_sig_reg_25 = resize(0,32);
	 at t: RFtoDP_port_sig_reg_26 = resize(0,32);
	 at t: RFtoDP_port_sig_reg_27 = resize(0,32);
	 at t: RFtoDP_port_sig_reg_28 = resize(0,32);
	 at t: RFtoDP_port_sig_reg_29 = resize(0,32);
	 at t: RFtoDP_port_sig_reg_30 = resize(0,32);
	 at t: RFtoDP_port_sig_reg_31 = resize(0,32);
	 at t: reg_01 = resize(0,32);
	 at t: reg_02 = resize(0,32);
	 at t: reg_03 = resize(0,32);
	 at t: reg_04 = resize(0,32);
	 at t: reg_05 = resize(0,32);
	 at t: reg_06 = resize(0,32);
	 at t: reg_07 = resize(0,32);
	 at t: reg_08 = resize(0,32);
	 at t: reg_09 = resize(0,32);
	 at t: reg_10 = resize(0,32);
	 at t: reg_11 = resize(0,32);
	 at t: reg_12 = resize(0,32);
	 at t: reg_13 = resize(0,32);
	 at t: reg_14 = resize(0,32);
	 at t: reg_15 = resize(0,32);
	 at t: reg_16 = resize(0,32);
	 at t: reg_17 = resize(0,32);
	 at t: reg_18 = resize(0,32);
	 at t: reg_19 = resize(0,32);
	 at t: reg_20 = resize(0,32);
	 at t: reg_21 = resize(0,32);
	 at t: reg_22 = resize(0,32);
	 at t: reg_23 = resize(0,32);
	 at t: reg_24 = resize(0,32);
	 at t: reg_25 = resize(0,32);
	 at t: reg_26 = resize(0,32);
	 at t: reg_27 = resize(0,32);
	 at t: reg_28 = resize(0,32);
	 at t: reg_29 = resize(0,32);
	 at t: reg_30 = resize(0,32);
	 at t: reg_31 = resize(0,32);
end property;


property run_0_write_0 is
dependencies: no_reset;
freeze:
	reg_01_at_t = reg_01@t,
	reg_02_at_t = reg_02@t,
	reg_03_at_t = reg_03@t,
	reg_04_at_t = reg_04@t,
	reg_05_at_t = reg_05@t,
	reg_06_at_t = reg_06@t,
	reg_07_at_t = reg_07@t,
	reg_08_at_t = reg_08@t,
	reg_09_at_t = reg_09@t,
	reg_10_at_t = reg_10@t,
	reg_11_at_t = reg_11@t,
	reg_12_at_t = reg_12@t,
	reg_13_at_t = reg_13@t,
	reg_14_at_t = reg_14@t,
	reg_15_at_t = reg_15@t,
	reg_16_at_t = reg_16@t,
	reg_17_at_t = reg_17@t,
	reg_18_at_t = reg_18@t,
	reg_19_at_t = reg_19@t,
	reg_20_at_t = reg_20@t,
	reg_21_at_t = reg_21@t,
	reg_22_at_t = reg_22@t,
	reg_23_at_t = reg_23@t,
	reg_24_at_t = reg_24@t,
	reg_25_at_t = reg_25@t,
	reg_26_at_t = reg_26@t,
	reg_27_at_t = reg_27@t,
	reg_28_at_t = reg_28@t,
	reg_29_at_t = reg_29@t,
	reg_30_at_t = reg_30@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: not(DPtoRF_port_sync);
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_1 is
dependencies: no_reset;
freeze:
	reg_01_at_t = reg_01@t,
	reg_02_at_t = reg_02@t,
	reg_03_at_t = reg_03@t,
	reg_04_at_t = reg_04@t,
	reg_05_at_t = reg_05@t,
	reg_06_at_t = reg_06@t,
	reg_07_at_t = reg_07@t,
	reg_08_at_t = reg_08@t,
	reg_09_at_t = reg_09@t,
	reg_10_at_t = reg_10@t,
	reg_11_at_t = reg_11@t,
	reg_12_at_t = reg_12@t,
	reg_13_at_t = reg_13@t,
	reg_14_at_t = reg_14@t,
	reg_15_at_t = reg_15@t,
	reg_16_at_t = reg_16@t,
	reg_17_at_t = reg_17@t,
	reg_18_at_t = reg_18@t,
	reg_19_at_t = reg_19@t,
	reg_20_at_t = reg_20@t,
	reg_21_at_t = reg_21@t,
	reg_22_at_t = reg_22@t,
	reg_23_at_t = reg_23@t,
	reg_24_at_t = reg_24@t,
	reg_25_at_t = reg_25@t,
	reg_26_at_t = reg_26@t,
	reg_27_at_t = reg_27@t,
	reg_28_at_t = reg_28@t,
	reg_29_at_t = reg_29@t,
	reg_30_at_t = reg_30@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: not(((DPtoRF_port_sig_wrReq = RF_WR) and not((DPtoRF_port_sig_dst = resize(0,32)))));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_2 is
dependencies: no_reset;
freeze:
	DPtoRF_port_sig_dstData_at_t = DPtoRF_port_sig_dstData@t,
	reg_02_at_t = reg_02@t,
	reg_03_at_t = reg_03@t,
	reg_04_at_t = reg_04@t,
	reg_05_at_t = reg_05@t,
	reg_06_at_t = reg_06@t,
	reg_07_at_t = reg_07@t,
	reg_08_at_t = reg_08@t,
	reg_09_at_t = reg_09@t,
	reg_10_at_t = reg_10@t,
	reg_11_at_t = reg_11@t,
	reg_12_at_t = reg_12@t,
	reg_13_at_t = reg_13@t,
	reg_14_at_t = reg_14@t,
	reg_15_at_t = reg_15@t,
	reg_16_at_t = reg_16@t,
	reg_17_at_t = reg_17@t,
	reg_18_at_t = reg_18@t,
	reg_19_at_t = reg_19@t,
	reg_20_at_t = reg_20@t,
	reg_21_at_t = reg_21@t,
	reg_22_at_t = reg_22@t,
	reg_23_at_t = reg_23@t,
	reg_24_at_t = reg_24@t,
	reg_25_at_t = reg_25@t,
	reg_26_at_t = reg_26@t,
	reg_27_at_t = reg_27@t,
	reg_28_at_t = reg_28@t,
	reg_29_at_t = reg_29@t,
	reg_30_at_t = reg_30@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: (DPtoRF_port_sig_wrReq = RF_WR);
	 at t: (DPtoRF_port_sig_dst = resize(1,32));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_3 is
dependencies: no_reset;
freeze:
	DPtoRF_port_sig_dstData_at_t = DPtoRF_port_sig_dstData@t,
	reg_01_at_t = reg_01@t,
	reg_03_at_t = reg_03@t,
	reg_04_at_t = reg_04@t,
	reg_05_at_t = reg_05@t,
	reg_06_at_t = reg_06@t,
	reg_07_at_t = reg_07@t,
	reg_08_at_t = reg_08@t,
	reg_09_at_t = reg_09@t,
	reg_10_at_t = reg_10@t,
	reg_11_at_t = reg_11@t,
	reg_12_at_t = reg_12@t,
	reg_13_at_t = reg_13@t,
	reg_14_at_t = reg_14@t,
	reg_15_at_t = reg_15@t,
	reg_16_at_t = reg_16@t,
	reg_17_at_t = reg_17@t,
	reg_18_at_t = reg_18@t,
	reg_19_at_t = reg_19@t,
	reg_20_at_t = reg_20@t,
	reg_21_at_t = reg_21@t,
	reg_22_at_t = reg_22@t,
	reg_23_at_t = reg_23@t,
	reg_24_at_t = reg_24@t,
	reg_25_at_t = reg_25@t,
	reg_26_at_t = reg_26@t,
	reg_27_at_t = reg_27@t,
	reg_28_at_t = reg_28@t,
	reg_29_at_t = reg_29@t,
	reg_30_at_t = reg_30@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: (DPtoRF_port_sig_wrReq = RF_WR);
	 at t: (DPtoRF_port_sig_dst = resize(2,32));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_4 is
dependencies: no_reset;
freeze:
	DPtoRF_port_sig_dstData_at_t = DPtoRF_port_sig_dstData@t,
	reg_01_at_t = reg_01@t,
	reg_02_at_t = reg_02@t,
	reg_04_at_t = reg_04@t,
	reg_05_at_t = reg_05@t,
	reg_06_at_t = reg_06@t,
	reg_07_at_t = reg_07@t,
	reg_08_at_t = reg_08@t,
	reg_09_at_t = reg_09@t,
	reg_10_at_t = reg_10@t,
	reg_11_at_t = reg_11@t,
	reg_12_at_t = reg_12@t,
	reg_13_at_t = reg_13@t,
	reg_14_at_t = reg_14@t,
	reg_15_at_t = reg_15@t,
	reg_16_at_t = reg_16@t,
	reg_17_at_t = reg_17@t,
	reg_18_at_t = reg_18@t,
	reg_19_at_t = reg_19@t,
	reg_20_at_t = reg_20@t,
	reg_21_at_t = reg_21@t,
	reg_22_at_t = reg_22@t,
	reg_23_at_t = reg_23@t,
	reg_24_at_t = reg_24@t,
	reg_25_at_t = reg_25@t,
	reg_26_at_t = reg_26@t,
	reg_27_at_t = reg_27@t,
	reg_28_at_t = reg_28@t,
	reg_29_at_t = reg_29@t,
	reg_30_at_t = reg_30@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: (DPtoRF_port_sig_wrReq = RF_WR);
	 at t: (DPtoRF_port_sig_dst = resize(3,32));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_5 is
dependencies: no_reset;
freeze:
	DPtoRF_port_sig_dstData_at_t = DPtoRF_port_sig_dstData@t,
	reg_01_at_t = reg_01@t,
	reg_02_at_t = reg_02@t,
	reg_03_at_t = reg_03@t,
	reg_05_at_t = reg_05@t,
	reg_06_at_t = reg_06@t,
	reg_07_at_t = reg_07@t,
	reg_08_at_t = reg_08@t,
	reg_09_at_t = reg_09@t,
	reg_10_at_t = reg_10@t,
	reg_11_at_t = reg_11@t,
	reg_12_at_t = reg_12@t,
	reg_13_at_t = reg_13@t,
	reg_14_at_t = reg_14@t,
	reg_15_at_t = reg_15@t,
	reg_16_at_t = reg_16@t,
	reg_17_at_t = reg_17@t,
	reg_18_at_t = reg_18@t,
	reg_19_at_t = reg_19@t,
	reg_20_at_t = reg_20@t,
	reg_21_at_t = reg_21@t,
	reg_22_at_t = reg_22@t,
	reg_23_at_t = reg_23@t,
	reg_24_at_t = reg_24@t,
	reg_25_at_t = reg_25@t,
	reg_26_at_t = reg_26@t,
	reg_27_at_t = reg_27@t,
	reg_28_at_t = reg_28@t,
	reg_29_at_t = reg_29@t,
	reg_30_at_t = reg_30@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: (DPtoRF_port_sig_wrReq = RF_WR);
	 at t: (DPtoRF_port_sig_dst = resize(4,32));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_6 is
dependencies: no_reset;
freeze:
	DPtoRF_port_sig_dstData_at_t = DPtoRF_port_sig_dstData@t,
	reg_01_at_t = reg_01@t,
	reg_02_at_t = reg_02@t,
	reg_03_at_t = reg_03@t,
	reg_04_at_t = reg_04@t,
	reg_06_at_t = reg_06@t,
	reg_07_at_t = reg_07@t,
	reg_08_at_t = reg_08@t,
	reg_09_at_t = reg_09@t,
	reg_10_at_t = reg_10@t,
	reg_11_at_t = reg_11@t,
	reg_12_at_t = reg_12@t,
	reg_13_at_t = reg_13@t,
	reg_14_at_t = reg_14@t,
	reg_15_at_t = reg_15@t,
	reg_16_at_t = reg_16@t,
	reg_17_at_t = reg_17@t,
	reg_18_at_t = reg_18@t,
	reg_19_at_t = reg_19@t,
	reg_20_at_t = reg_20@t,
	reg_21_at_t = reg_21@t,
	reg_22_at_t = reg_22@t,
	reg_23_at_t = reg_23@t,
	reg_24_at_t = reg_24@t,
	reg_25_at_t = reg_25@t,
	reg_26_at_t = reg_26@t,
	reg_27_at_t = reg_27@t,
	reg_28_at_t = reg_28@t,
	reg_29_at_t = reg_29@t,
	reg_30_at_t = reg_30@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: (DPtoRF_port_sig_wrReq = RF_WR);
	 at t: (DPtoRF_port_sig_dst = resize(5,32));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_7 is
dependencies: no_reset;
freeze:
	DPtoRF_port_sig_dstData_at_t = DPtoRF_port_sig_dstData@t,
	reg_01_at_t = reg_01@t,
	reg_02_at_t = reg_02@t,
	reg_03_at_t = reg_03@t,
	reg_04_at_t = reg_04@t,
	reg_05_at_t = reg_05@t,
	reg_07_at_t = reg_07@t,
	reg_08_at_t = reg_08@t,
	reg_09_at_t = reg_09@t,
	reg_10_at_t = reg_10@t,
	reg_11_at_t = reg_11@t,
	reg_12_at_t = reg_12@t,
	reg_13_at_t = reg_13@t,
	reg_14_at_t = reg_14@t,
	reg_15_at_t = reg_15@t,
	reg_16_at_t = reg_16@t,
	reg_17_at_t = reg_17@t,
	reg_18_at_t = reg_18@t,
	reg_19_at_t = reg_19@t,
	reg_20_at_t = reg_20@t,
	reg_21_at_t = reg_21@t,
	reg_22_at_t = reg_22@t,
	reg_23_at_t = reg_23@t,
	reg_24_at_t = reg_24@t,
	reg_25_at_t = reg_25@t,
	reg_26_at_t = reg_26@t,
	reg_27_at_t = reg_27@t,
	reg_28_at_t = reg_28@t,
	reg_29_at_t = reg_29@t,
	reg_30_at_t = reg_30@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: (DPtoRF_port_sig_wrReq = RF_WR);
	 at t: (DPtoRF_port_sig_dst = resize(6,32));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_8 is
dependencies: no_reset;
freeze:
	DPtoRF_port_sig_dstData_at_t = DPtoRF_port_sig_dstData@t,
	reg_01_at_t = reg_01@t,
	reg_02_at_t = reg_02@t,
	reg_03_at_t = reg_03@t,
	reg_04_at_t = reg_04@t,
	reg_05_at_t = reg_05@t,
	reg_06_at_t = reg_06@t,
	reg_08_at_t = reg_08@t,
	reg_09_at_t = reg_09@t,
	reg_10_at_t = reg_10@t,
	reg_11_at_t = reg_11@t,
	reg_12_at_t = reg_12@t,
	reg_13_at_t = reg_13@t,
	reg_14_at_t = reg_14@t,
	reg_15_at_t = reg_15@t,
	reg_16_at_t = reg_16@t,
	reg_17_at_t = reg_17@t,
	reg_18_at_t = reg_18@t,
	reg_19_at_t = reg_19@t,
	reg_20_at_t = reg_20@t,
	reg_21_at_t = reg_21@t,
	reg_22_at_t = reg_22@t,
	reg_23_at_t = reg_23@t,
	reg_24_at_t = reg_24@t,
	reg_25_at_t = reg_25@t,
	reg_26_at_t = reg_26@t,
	reg_27_at_t = reg_27@t,
	reg_28_at_t = reg_28@t,
	reg_29_at_t = reg_29@t,
	reg_30_at_t = reg_30@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: (DPtoRF_port_sig_wrReq = RF_WR);
	 at t: (DPtoRF_port_sig_dst = resize(7,32));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_9 is
dependencies: no_reset;
freeze:
	DPtoRF_port_sig_dstData_at_t = DPtoRF_port_sig_dstData@t,
	reg_01_at_t = reg_01@t,
	reg_02_at_t = reg_02@t,
	reg_03_at_t = reg_03@t,
	reg_04_at_t = reg_04@t,
	reg_05_at_t = reg_05@t,
	reg_06_at_t = reg_06@t,
	reg_07_at_t = reg_07@t,
	reg_09_at_t = reg_09@t,
	reg_10_at_t = reg_10@t,
	reg_11_at_t = reg_11@t,
	reg_12_at_t = reg_12@t,
	reg_13_at_t = reg_13@t,
	reg_14_at_t = reg_14@t,
	reg_15_at_t = reg_15@t,
	reg_16_at_t = reg_16@t,
	reg_17_at_t = reg_17@t,
	reg_18_at_t = reg_18@t,
	reg_19_at_t = reg_19@t,
	reg_20_at_t = reg_20@t,
	reg_21_at_t = reg_21@t,
	reg_22_at_t = reg_22@t,
	reg_23_at_t = reg_23@t,
	reg_24_at_t = reg_24@t,
	reg_25_at_t = reg_25@t,
	reg_26_at_t = reg_26@t,
	reg_27_at_t = reg_27@t,
	reg_28_at_t = reg_28@t,
	reg_29_at_t = reg_29@t,
	reg_30_at_t = reg_30@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: (DPtoRF_port_sig_wrReq = RF_WR);
	 at t: (DPtoRF_port_sig_dst = resize(8,32));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_10 is
dependencies: no_reset;
freeze:
	DPtoRF_port_sig_dstData_at_t = DPtoRF_port_sig_dstData@t,
	reg_01_at_t = reg_01@t,
	reg_02_at_t = reg_02@t,
	reg_03_at_t = reg_03@t,
	reg_04_at_t = reg_04@t,
	reg_05_at_t = reg_05@t,
	reg_06_at_t = reg_06@t,
	reg_07_at_t = reg_07@t,
	reg_08_at_t = reg_08@t,
	reg_10_at_t = reg_10@t,
	reg_11_at_t = reg_11@t,
	reg_12_at_t = reg_12@t,
	reg_13_at_t = reg_13@t,
	reg_14_at_t = reg_14@t,
	reg_15_at_t = reg_15@t,
	reg_16_at_t = reg_16@t,
	reg_17_at_t = reg_17@t,
	reg_18_at_t = reg_18@t,
	reg_19_at_t = reg_19@t,
	reg_20_at_t = reg_20@t,
	reg_21_at_t = reg_21@t,
	reg_22_at_t = reg_22@t,
	reg_23_at_t = reg_23@t,
	reg_24_at_t = reg_24@t,
	reg_25_at_t = reg_25@t,
	reg_26_at_t = reg_26@t,
	reg_27_at_t = reg_27@t,
	reg_28_at_t = reg_28@t,
	reg_29_at_t = reg_29@t,
	reg_30_at_t = reg_30@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: (DPtoRF_port_sig_wrReq = RF_WR);
	 at t: (DPtoRF_port_sig_dst = resize(9,32));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_11 is
dependencies: no_reset;
freeze:
	DPtoRF_port_sig_dstData_at_t = DPtoRF_port_sig_dstData@t,
	reg_01_at_t = reg_01@t,
	reg_02_at_t = reg_02@t,
	reg_03_at_t = reg_03@t,
	reg_04_at_t = reg_04@t,
	reg_05_at_t = reg_05@t,
	reg_06_at_t = reg_06@t,
	reg_07_at_t = reg_07@t,
	reg_08_at_t = reg_08@t,
	reg_09_at_t = reg_09@t,
	reg_11_at_t = reg_11@t,
	reg_12_at_t = reg_12@t,
	reg_13_at_t = reg_13@t,
	reg_14_at_t = reg_14@t,
	reg_15_at_t = reg_15@t,
	reg_16_at_t = reg_16@t,
	reg_17_at_t = reg_17@t,
	reg_18_at_t = reg_18@t,
	reg_19_at_t = reg_19@t,
	reg_20_at_t = reg_20@t,
	reg_21_at_t = reg_21@t,
	reg_22_at_t = reg_22@t,
	reg_23_at_t = reg_23@t,
	reg_24_at_t = reg_24@t,
	reg_25_at_t = reg_25@t,
	reg_26_at_t = reg_26@t,
	reg_27_at_t = reg_27@t,
	reg_28_at_t = reg_28@t,
	reg_29_at_t = reg_29@t,
	reg_30_at_t = reg_30@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: (DPtoRF_port_sig_wrReq = RF_WR);
	 at t: (DPtoRF_port_sig_dst = resize(10,32));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_12 is
dependencies: no_reset;
freeze:
	DPtoRF_port_sig_dstData_at_t = DPtoRF_port_sig_dstData@t,
	reg_01_at_t = reg_01@t,
	reg_02_at_t = reg_02@t,
	reg_03_at_t = reg_03@t,
	reg_04_at_t = reg_04@t,
	reg_05_at_t = reg_05@t,
	reg_06_at_t = reg_06@t,
	reg_07_at_t = reg_07@t,
	reg_08_at_t = reg_08@t,
	reg_09_at_t = reg_09@t,
	reg_10_at_t = reg_10@t,
	reg_12_at_t = reg_12@t,
	reg_13_at_t = reg_13@t,
	reg_14_at_t = reg_14@t,
	reg_15_at_t = reg_15@t,
	reg_16_at_t = reg_16@t,
	reg_17_at_t = reg_17@t,
	reg_18_at_t = reg_18@t,
	reg_19_at_t = reg_19@t,
	reg_20_at_t = reg_20@t,
	reg_21_at_t = reg_21@t,
	reg_22_at_t = reg_22@t,
	reg_23_at_t = reg_23@t,
	reg_24_at_t = reg_24@t,
	reg_25_at_t = reg_25@t,
	reg_26_at_t = reg_26@t,
	reg_27_at_t = reg_27@t,
	reg_28_at_t = reg_28@t,
	reg_29_at_t = reg_29@t,
	reg_30_at_t = reg_30@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: (DPtoRF_port_sig_wrReq = RF_WR);
	 at t: (DPtoRF_port_sig_dst = resize(11,32));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_13 is
dependencies: no_reset;
freeze:
	DPtoRF_port_sig_dstData_at_t = DPtoRF_port_sig_dstData@t,
	reg_01_at_t = reg_01@t,
	reg_02_at_t = reg_02@t,
	reg_03_at_t = reg_03@t,
	reg_04_at_t = reg_04@t,
	reg_05_at_t = reg_05@t,
	reg_06_at_t = reg_06@t,
	reg_07_at_t = reg_07@t,
	reg_08_at_t = reg_08@t,
	reg_09_at_t = reg_09@t,
	reg_10_at_t = reg_10@t,
	reg_11_at_t = reg_11@t,
	reg_13_at_t = reg_13@t,
	reg_14_at_t = reg_14@t,
	reg_15_at_t = reg_15@t,
	reg_16_at_t = reg_16@t,
	reg_17_at_t = reg_17@t,
	reg_18_at_t = reg_18@t,
	reg_19_at_t = reg_19@t,
	reg_20_at_t = reg_20@t,
	reg_21_at_t = reg_21@t,
	reg_22_at_t = reg_22@t,
	reg_23_at_t = reg_23@t,
	reg_24_at_t = reg_24@t,
	reg_25_at_t = reg_25@t,
	reg_26_at_t = reg_26@t,
	reg_27_at_t = reg_27@t,
	reg_28_at_t = reg_28@t,
	reg_29_at_t = reg_29@t,
	reg_30_at_t = reg_30@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: (DPtoRF_port_sig_wrReq = RF_WR);
	 at t: (DPtoRF_port_sig_dst = resize(12,32));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_14 is
dependencies: no_reset;
freeze:
	DPtoRF_port_sig_dstData_at_t = DPtoRF_port_sig_dstData@t,
	reg_01_at_t = reg_01@t,
	reg_02_at_t = reg_02@t,
	reg_03_at_t = reg_03@t,
	reg_04_at_t = reg_04@t,
	reg_05_at_t = reg_05@t,
	reg_06_at_t = reg_06@t,
	reg_07_at_t = reg_07@t,
	reg_08_at_t = reg_08@t,
	reg_09_at_t = reg_09@t,
	reg_10_at_t = reg_10@t,
	reg_11_at_t = reg_11@t,
	reg_12_at_t = reg_12@t,
	reg_14_at_t = reg_14@t,
	reg_15_at_t = reg_15@t,
	reg_16_at_t = reg_16@t,
	reg_17_at_t = reg_17@t,
	reg_18_at_t = reg_18@t,
	reg_19_at_t = reg_19@t,
	reg_20_at_t = reg_20@t,
	reg_21_at_t = reg_21@t,
	reg_22_at_t = reg_22@t,
	reg_23_at_t = reg_23@t,
	reg_24_at_t = reg_24@t,
	reg_25_at_t = reg_25@t,
	reg_26_at_t = reg_26@t,
	reg_27_at_t = reg_27@t,
	reg_28_at_t = reg_28@t,
	reg_29_at_t = reg_29@t,
	reg_30_at_t = reg_30@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: (DPtoRF_port_sig_wrReq = RF_WR);
	 at t: (DPtoRF_port_sig_dst = resize(13,32));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_15 is
dependencies: no_reset;
freeze:
	DPtoRF_port_sig_dstData_at_t = DPtoRF_port_sig_dstData@t,
	reg_01_at_t = reg_01@t,
	reg_02_at_t = reg_02@t,
	reg_03_at_t = reg_03@t,
	reg_04_at_t = reg_04@t,
	reg_05_at_t = reg_05@t,
	reg_06_at_t = reg_06@t,
	reg_07_at_t = reg_07@t,
	reg_08_at_t = reg_08@t,
	reg_09_at_t = reg_09@t,
	reg_10_at_t = reg_10@t,
	reg_11_at_t = reg_11@t,
	reg_12_at_t = reg_12@t,
	reg_13_at_t = reg_13@t,
	reg_15_at_t = reg_15@t,
	reg_16_at_t = reg_16@t,
	reg_17_at_t = reg_17@t,
	reg_18_at_t = reg_18@t,
	reg_19_at_t = reg_19@t,
	reg_20_at_t = reg_20@t,
	reg_21_at_t = reg_21@t,
	reg_22_at_t = reg_22@t,
	reg_23_at_t = reg_23@t,
	reg_24_at_t = reg_24@t,
	reg_25_at_t = reg_25@t,
	reg_26_at_t = reg_26@t,
	reg_27_at_t = reg_27@t,
	reg_28_at_t = reg_28@t,
	reg_29_at_t = reg_29@t,
	reg_30_at_t = reg_30@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: (DPtoRF_port_sig_wrReq = RF_WR);
	 at t: (DPtoRF_port_sig_dst = resize(14,32));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_16 is
dependencies: no_reset;
freeze:
	DPtoRF_port_sig_dstData_at_t = DPtoRF_port_sig_dstData@t,
	reg_01_at_t = reg_01@t,
	reg_02_at_t = reg_02@t,
	reg_03_at_t = reg_03@t,
	reg_04_at_t = reg_04@t,
	reg_05_at_t = reg_05@t,
	reg_06_at_t = reg_06@t,
	reg_07_at_t = reg_07@t,
	reg_08_at_t = reg_08@t,
	reg_09_at_t = reg_09@t,
	reg_10_at_t = reg_10@t,
	reg_11_at_t = reg_11@t,
	reg_12_at_t = reg_12@t,
	reg_13_at_t = reg_13@t,
	reg_14_at_t = reg_14@t,
	reg_16_at_t = reg_16@t,
	reg_17_at_t = reg_17@t,
	reg_18_at_t = reg_18@t,
	reg_19_at_t = reg_19@t,
	reg_20_at_t = reg_20@t,
	reg_21_at_t = reg_21@t,
	reg_22_at_t = reg_22@t,
	reg_23_at_t = reg_23@t,
	reg_24_at_t = reg_24@t,
	reg_25_at_t = reg_25@t,
	reg_26_at_t = reg_26@t,
	reg_27_at_t = reg_27@t,
	reg_28_at_t = reg_28@t,
	reg_29_at_t = reg_29@t,
	reg_30_at_t = reg_30@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: (DPtoRF_port_sig_wrReq = RF_WR);
	 at t: (DPtoRF_port_sig_dst = resize(15,32));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_17 is
dependencies: no_reset;
freeze:
	DPtoRF_port_sig_dstData_at_t = DPtoRF_port_sig_dstData@t,
	reg_01_at_t = reg_01@t,
	reg_02_at_t = reg_02@t,
	reg_03_at_t = reg_03@t,
	reg_04_at_t = reg_04@t,
	reg_05_at_t = reg_05@t,
	reg_06_at_t = reg_06@t,
	reg_07_at_t = reg_07@t,
	reg_08_at_t = reg_08@t,
	reg_09_at_t = reg_09@t,
	reg_10_at_t = reg_10@t,
	reg_11_at_t = reg_11@t,
	reg_12_at_t = reg_12@t,
	reg_13_at_t = reg_13@t,
	reg_14_at_t = reg_14@t,
	reg_15_at_t = reg_15@t,
	reg_17_at_t = reg_17@t,
	reg_18_at_t = reg_18@t,
	reg_19_at_t = reg_19@t,
	reg_20_at_t = reg_20@t,
	reg_21_at_t = reg_21@t,
	reg_22_at_t = reg_22@t,
	reg_23_at_t = reg_23@t,
	reg_24_at_t = reg_24@t,
	reg_25_at_t = reg_25@t,
	reg_26_at_t = reg_26@t,
	reg_27_at_t = reg_27@t,
	reg_28_at_t = reg_28@t,
	reg_29_at_t = reg_29@t,
	reg_30_at_t = reg_30@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: (DPtoRF_port_sig_wrReq = RF_WR);
	 at t: (DPtoRF_port_sig_dst = resize(16,32));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_18 is
dependencies: no_reset;
freeze:
	DPtoRF_port_sig_dstData_at_t = DPtoRF_port_sig_dstData@t,
	reg_01_at_t = reg_01@t,
	reg_02_at_t = reg_02@t,
	reg_03_at_t = reg_03@t,
	reg_04_at_t = reg_04@t,
	reg_05_at_t = reg_05@t,
	reg_06_at_t = reg_06@t,
	reg_07_at_t = reg_07@t,
	reg_08_at_t = reg_08@t,
	reg_09_at_t = reg_09@t,
	reg_10_at_t = reg_10@t,
	reg_11_at_t = reg_11@t,
	reg_12_at_t = reg_12@t,
	reg_13_at_t = reg_13@t,
	reg_14_at_t = reg_14@t,
	reg_15_at_t = reg_15@t,
	reg_16_at_t = reg_16@t,
	reg_18_at_t = reg_18@t,
	reg_19_at_t = reg_19@t,
	reg_20_at_t = reg_20@t,
	reg_21_at_t = reg_21@t,
	reg_22_at_t = reg_22@t,
	reg_23_at_t = reg_23@t,
	reg_24_at_t = reg_24@t,
	reg_25_at_t = reg_25@t,
	reg_26_at_t = reg_26@t,
	reg_27_at_t = reg_27@t,
	reg_28_at_t = reg_28@t,
	reg_29_at_t = reg_29@t,
	reg_30_at_t = reg_30@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: (DPtoRF_port_sig_wrReq = RF_WR);
	 at t: (DPtoRF_port_sig_dst = resize(17,32));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_19 is
dependencies: no_reset;
freeze:
	DPtoRF_port_sig_dstData_at_t = DPtoRF_port_sig_dstData@t,
	reg_01_at_t = reg_01@t,
	reg_02_at_t = reg_02@t,
	reg_03_at_t = reg_03@t,
	reg_04_at_t = reg_04@t,
	reg_05_at_t = reg_05@t,
	reg_06_at_t = reg_06@t,
	reg_07_at_t = reg_07@t,
	reg_08_at_t = reg_08@t,
	reg_09_at_t = reg_09@t,
	reg_10_at_t = reg_10@t,
	reg_11_at_t = reg_11@t,
	reg_12_at_t = reg_12@t,
	reg_13_at_t = reg_13@t,
	reg_14_at_t = reg_14@t,
	reg_15_at_t = reg_15@t,
	reg_16_at_t = reg_16@t,
	reg_17_at_t = reg_17@t,
	reg_19_at_t = reg_19@t,
	reg_20_at_t = reg_20@t,
	reg_21_at_t = reg_21@t,
	reg_22_at_t = reg_22@t,
	reg_23_at_t = reg_23@t,
	reg_24_at_t = reg_24@t,
	reg_25_at_t = reg_25@t,
	reg_26_at_t = reg_26@t,
	reg_27_at_t = reg_27@t,
	reg_28_at_t = reg_28@t,
	reg_29_at_t = reg_29@t,
	reg_30_at_t = reg_30@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: (DPtoRF_port_sig_wrReq = RF_WR);
	 at t: (DPtoRF_port_sig_dst = resize(18,32));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_20 is
dependencies: no_reset;
freeze:
	DPtoRF_port_sig_dstData_at_t = DPtoRF_port_sig_dstData@t,
	reg_01_at_t = reg_01@t,
	reg_02_at_t = reg_02@t,
	reg_03_at_t = reg_03@t,
	reg_04_at_t = reg_04@t,
	reg_05_at_t = reg_05@t,
	reg_06_at_t = reg_06@t,
	reg_07_at_t = reg_07@t,
	reg_08_at_t = reg_08@t,
	reg_09_at_t = reg_09@t,
	reg_10_at_t = reg_10@t,
	reg_11_at_t = reg_11@t,
	reg_12_at_t = reg_12@t,
	reg_13_at_t = reg_13@t,
	reg_14_at_t = reg_14@t,
	reg_15_at_t = reg_15@t,
	reg_16_at_t = reg_16@t,
	reg_17_at_t = reg_17@t,
	reg_18_at_t = reg_18@t,
	reg_20_at_t = reg_20@t,
	reg_21_at_t = reg_21@t,
	reg_22_at_t = reg_22@t,
	reg_23_at_t = reg_23@t,
	reg_24_at_t = reg_24@t,
	reg_25_at_t = reg_25@t,
	reg_26_at_t = reg_26@t,
	reg_27_at_t = reg_27@t,
	reg_28_at_t = reg_28@t,
	reg_29_at_t = reg_29@t,
	reg_30_at_t = reg_30@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: (DPtoRF_port_sig_wrReq = RF_WR);
	 at t: (DPtoRF_port_sig_dst = resize(19,32));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_21 is
dependencies: no_reset;
freeze:
	DPtoRF_port_sig_dstData_at_t = DPtoRF_port_sig_dstData@t,
	reg_01_at_t = reg_01@t,
	reg_02_at_t = reg_02@t,
	reg_03_at_t = reg_03@t,
	reg_04_at_t = reg_04@t,
	reg_05_at_t = reg_05@t,
	reg_06_at_t = reg_06@t,
	reg_07_at_t = reg_07@t,
	reg_08_at_t = reg_08@t,
	reg_09_at_t = reg_09@t,
	reg_10_at_t = reg_10@t,
	reg_11_at_t = reg_11@t,
	reg_12_at_t = reg_12@t,
	reg_13_at_t = reg_13@t,
	reg_14_at_t = reg_14@t,
	reg_15_at_t = reg_15@t,
	reg_16_at_t = reg_16@t,
	reg_17_at_t = reg_17@t,
	reg_18_at_t = reg_18@t,
	reg_19_at_t = reg_19@t,
	reg_21_at_t = reg_21@t,
	reg_22_at_t = reg_22@t,
	reg_23_at_t = reg_23@t,
	reg_24_at_t = reg_24@t,
	reg_25_at_t = reg_25@t,
	reg_26_at_t = reg_26@t,
	reg_27_at_t = reg_27@t,
	reg_28_at_t = reg_28@t,
	reg_29_at_t = reg_29@t,
	reg_30_at_t = reg_30@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: (DPtoRF_port_sig_wrReq = RF_WR);
	 at t: (DPtoRF_port_sig_dst = resize(20,32));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_22 is
dependencies: no_reset;
freeze:
	DPtoRF_port_sig_dstData_at_t = DPtoRF_port_sig_dstData@t,
	reg_01_at_t = reg_01@t,
	reg_02_at_t = reg_02@t,
	reg_03_at_t = reg_03@t,
	reg_04_at_t = reg_04@t,
	reg_05_at_t = reg_05@t,
	reg_06_at_t = reg_06@t,
	reg_07_at_t = reg_07@t,
	reg_08_at_t = reg_08@t,
	reg_09_at_t = reg_09@t,
	reg_10_at_t = reg_10@t,
	reg_11_at_t = reg_11@t,
	reg_12_at_t = reg_12@t,
	reg_13_at_t = reg_13@t,
	reg_14_at_t = reg_14@t,
	reg_15_at_t = reg_15@t,
	reg_16_at_t = reg_16@t,
	reg_17_at_t = reg_17@t,
	reg_18_at_t = reg_18@t,
	reg_19_at_t = reg_19@t,
	reg_20_at_t = reg_20@t,
	reg_22_at_t = reg_22@t,
	reg_23_at_t = reg_23@t,
	reg_24_at_t = reg_24@t,
	reg_25_at_t = reg_25@t,
	reg_26_at_t = reg_26@t,
	reg_27_at_t = reg_27@t,
	reg_28_at_t = reg_28@t,
	reg_29_at_t = reg_29@t,
	reg_30_at_t = reg_30@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: (DPtoRF_port_sig_wrReq = RF_WR);
	 at t: (DPtoRF_port_sig_dst = resize(21,32));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_23 is
dependencies: no_reset;
freeze:
	DPtoRF_port_sig_dstData_at_t = DPtoRF_port_sig_dstData@t,
	reg_01_at_t = reg_01@t,
	reg_02_at_t = reg_02@t,
	reg_03_at_t = reg_03@t,
	reg_04_at_t = reg_04@t,
	reg_05_at_t = reg_05@t,
	reg_06_at_t = reg_06@t,
	reg_07_at_t = reg_07@t,
	reg_08_at_t = reg_08@t,
	reg_09_at_t = reg_09@t,
	reg_10_at_t = reg_10@t,
	reg_11_at_t = reg_11@t,
	reg_12_at_t = reg_12@t,
	reg_13_at_t = reg_13@t,
	reg_14_at_t = reg_14@t,
	reg_15_at_t = reg_15@t,
	reg_16_at_t = reg_16@t,
	reg_17_at_t = reg_17@t,
	reg_18_at_t = reg_18@t,
	reg_19_at_t = reg_19@t,
	reg_20_at_t = reg_20@t,
	reg_21_at_t = reg_21@t,
	reg_23_at_t = reg_23@t,
	reg_24_at_t = reg_24@t,
	reg_25_at_t = reg_25@t,
	reg_26_at_t = reg_26@t,
	reg_27_at_t = reg_27@t,
	reg_28_at_t = reg_28@t,
	reg_29_at_t = reg_29@t,
	reg_30_at_t = reg_30@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: (DPtoRF_port_sig_wrReq = RF_WR);
	 at t: (DPtoRF_port_sig_dst = resize(22,32));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_24 is
dependencies: no_reset;
freeze:
	DPtoRF_port_sig_dstData_at_t = DPtoRF_port_sig_dstData@t,
	reg_01_at_t = reg_01@t,
	reg_02_at_t = reg_02@t,
	reg_03_at_t = reg_03@t,
	reg_04_at_t = reg_04@t,
	reg_05_at_t = reg_05@t,
	reg_06_at_t = reg_06@t,
	reg_07_at_t = reg_07@t,
	reg_08_at_t = reg_08@t,
	reg_09_at_t = reg_09@t,
	reg_10_at_t = reg_10@t,
	reg_11_at_t = reg_11@t,
	reg_12_at_t = reg_12@t,
	reg_13_at_t = reg_13@t,
	reg_14_at_t = reg_14@t,
	reg_15_at_t = reg_15@t,
	reg_16_at_t = reg_16@t,
	reg_17_at_t = reg_17@t,
	reg_18_at_t = reg_18@t,
	reg_19_at_t = reg_19@t,
	reg_20_at_t = reg_20@t,
	reg_21_at_t = reg_21@t,
	reg_22_at_t = reg_22@t,
	reg_24_at_t = reg_24@t,
	reg_25_at_t = reg_25@t,
	reg_26_at_t = reg_26@t,
	reg_27_at_t = reg_27@t,
	reg_28_at_t = reg_28@t,
	reg_29_at_t = reg_29@t,
	reg_30_at_t = reg_30@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: (DPtoRF_port_sig_wrReq = RF_WR);
	 at t: (DPtoRF_port_sig_dst = resize(23,32));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_25 is
dependencies: no_reset;
freeze:
	DPtoRF_port_sig_dstData_at_t = DPtoRF_port_sig_dstData@t,
	reg_01_at_t = reg_01@t,
	reg_02_at_t = reg_02@t,
	reg_03_at_t = reg_03@t,
	reg_04_at_t = reg_04@t,
	reg_05_at_t = reg_05@t,
	reg_06_at_t = reg_06@t,
	reg_07_at_t = reg_07@t,
	reg_08_at_t = reg_08@t,
	reg_09_at_t = reg_09@t,
	reg_10_at_t = reg_10@t,
	reg_11_at_t = reg_11@t,
	reg_12_at_t = reg_12@t,
	reg_13_at_t = reg_13@t,
	reg_14_at_t = reg_14@t,
	reg_15_at_t = reg_15@t,
	reg_16_at_t = reg_16@t,
	reg_17_at_t = reg_17@t,
	reg_18_at_t = reg_18@t,
	reg_19_at_t = reg_19@t,
	reg_20_at_t = reg_20@t,
	reg_21_at_t = reg_21@t,
	reg_22_at_t = reg_22@t,
	reg_23_at_t = reg_23@t,
	reg_25_at_t = reg_25@t,
	reg_26_at_t = reg_26@t,
	reg_27_at_t = reg_27@t,
	reg_28_at_t = reg_28@t,
	reg_29_at_t = reg_29@t,
	reg_30_at_t = reg_30@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: (DPtoRF_port_sig_wrReq = RF_WR);
	 at t: (DPtoRF_port_sig_dst = resize(24,32));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_26 is
dependencies: no_reset;
freeze:
	DPtoRF_port_sig_dstData_at_t = DPtoRF_port_sig_dstData@t,
	reg_01_at_t = reg_01@t,
	reg_02_at_t = reg_02@t,
	reg_03_at_t = reg_03@t,
	reg_04_at_t = reg_04@t,
	reg_05_at_t = reg_05@t,
	reg_06_at_t = reg_06@t,
	reg_07_at_t = reg_07@t,
	reg_08_at_t = reg_08@t,
	reg_09_at_t = reg_09@t,
	reg_10_at_t = reg_10@t,
	reg_11_at_t = reg_11@t,
	reg_12_at_t = reg_12@t,
	reg_13_at_t = reg_13@t,
	reg_14_at_t = reg_14@t,
	reg_15_at_t = reg_15@t,
	reg_16_at_t = reg_16@t,
	reg_17_at_t = reg_17@t,
	reg_18_at_t = reg_18@t,
	reg_19_at_t = reg_19@t,
	reg_20_at_t = reg_20@t,
	reg_21_at_t = reg_21@t,
	reg_22_at_t = reg_22@t,
	reg_23_at_t = reg_23@t,
	reg_24_at_t = reg_24@t,
	reg_26_at_t = reg_26@t,
	reg_27_at_t = reg_27@t,
	reg_28_at_t = reg_28@t,
	reg_29_at_t = reg_29@t,
	reg_30_at_t = reg_30@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: (DPtoRF_port_sig_wrReq = RF_WR);
	 at t: (DPtoRF_port_sig_dst = resize(25,32));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_27 is
dependencies: no_reset;
freeze:
	DPtoRF_port_sig_dstData_at_t = DPtoRF_port_sig_dstData@t,
	reg_01_at_t = reg_01@t,
	reg_02_at_t = reg_02@t,
	reg_03_at_t = reg_03@t,
	reg_04_at_t = reg_04@t,
	reg_05_at_t = reg_05@t,
	reg_06_at_t = reg_06@t,
	reg_07_at_t = reg_07@t,
	reg_08_at_t = reg_08@t,
	reg_09_at_t = reg_09@t,
	reg_10_at_t = reg_10@t,
	reg_11_at_t = reg_11@t,
	reg_12_at_t = reg_12@t,
	reg_13_at_t = reg_13@t,
	reg_14_at_t = reg_14@t,
	reg_15_at_t = reg_15@t,
	reg_16_at_t = reg_16@t,
	reg_17_at_t = reg_17@t,
	reg_18_at_t = reg_18@t,
	reg_19_at_t = reg_19@t,
	reg_20_at_t = reg_20@t,
	reg_21_at_t = reg_21@t,
	reg_22_at_t = reg_22@t,
	reg_23_at_t = reg_23@t,
	reg_24_at_t = reg_24@t,
	reg_25_at_t = reg_25@t,
	reg_27_at_t = reg_27@t,
	reg_28_at_t = reg_28@t,
	reg_29_at_t = reg_29@t,
	reg_30_at_t = reg_30@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: (DPtoRF_port_sig_wrReq = RF_WR);
	 at t: (DPtoRF_port_sig_dst = resize(26,32));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_28 is
dependencies: no_reset;
freeze:
	DPtoRF_port_sig_dstData_at_t = DPtoRF_port_sig_dstData@t,
	reg_01_at_t = reg_01@t,
	reg_02_at_t = reg_02@t,
	reg_03_at_t = reg_03@t,
	reg_04_at_t = reg_04@t,
	reg_05_at_t = reg_05@t,
	reg_06_at_t = reg_06@t,
	reg_07_at_t = reg_07@t,
	reg_08_at_t = reg_08@t,
	reg_09_at_t = reg_09@t,
	reg_10_at_t = reg_10@t,
	reg_11_at_t = reg_11@t,
	reg_12_at_t = reg_12@t,
	reg_13_at_t = reg_13@t,
	reg_14_at_t = reg_14@t,
	reg_15_at_t = reg_15@t,
	reg_16_at_t = reg_16@t,
	reg_17_at_t = reg_17@t,
	reg_18_at_t = reg_18@t,
	reg_19_at_t = reg_19@t,
	reg_20_at_t = reg_20@t,
	reg_21_at_t = reg_21@t,
	reg_22_at_t = reg_22@t,
	reg_23_at_t = reg_23@t,
	reg_24_at_t = reg_24@t,
	reg_25_at_t = reg_25@t,
	reg_26_at_t = reg_26@t,
	reg_28_at_t = reg_28@t,
	reg_29_at_t = reg_29@t,
	reg_30_at_t = reg_30@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: (DPtoRF_port_sig_wrReq = RF_WR);
	 at t: (DPtoRF_port_sig_dst = resize(27,32));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_29 is
dependencies: no_reset;
freeze:
	DPtoRF_port_sig_dstData_at_t = DPtoRF_port_sig_dstData@t,
	reg_01_at_t = reg_01@t,
	reg_02_at_t = reg_02@t,
	reg_03_at_t = reg_03@t,
	reg_04_at_t = reg_04@t,
	reg_05_at_t = reg_05@t,
	reg_06_at_t = reg_06@t,
	reg_07_at_t = reg_07@t,
	reg_08_at_t = reg_08@t,
	reg_09_at_t = reg_09@t,
	reg_10_at_t = reg_10@t,
	reg_11_at_t = reg_11@t,
	reg_12_at_t = reg_12@t,
	reg_13_at_t = reg_13@t,
	reg_14_at_t = reg_14@t,
	reg_15_at_t = reg_15@t,
	reg_16_at_t = reg_16@t,
	reg_17_at_t = reg_17@t,
	reg_18_at_t = reg_18@t,
	reg_19_at_t = reg_19@t,
	reg_20_at_t = reg_20@t,
	reg_21_at_t = reg_21@t,
	reg_22_at_t = reg_22@t,
	reg_23_at_t = reg_23@t,
	reg_24_at_t = reg_24@t,
	reg_25_at_t = reg_25@t,
	reg_26_at_t = reg_26@t,
	reg_27_at_t = reg_27@t,
	reg_29_at_t = reg_29@t,
	reg_30_at_t = reg_30@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: (DPtoRF_port_sig_wrReq = RF_WR);
	 at t: (DPtoRF_port_sig_dst = resize(28,32));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_30 is
dependencies: no_reset;
freeze:
	DPtoRF_port_sig_dstData_at_t = DPtoRF_port_sig_dstData@t,
	reg_01_at_t = reg_01@t,
	reg_02_at_t = reg_02@t,
	reg_03_at_t = reg_03@t,
	reg_04_at_t = reg_04@t,
	reg_05_at_t = reg_05@t,
	reg_06_at_t = reg_06@t,
	reg_07_at_t = reg_07@t,
	reg_08_at_t = reg_08@t,
	reg_09_at_t = reg_09@t,
	reg_10_at_t = reg_10@t,
	reg_11_at_t = reg_11@t,
	reg_12_at_t = reg_12@t,
	reg_13_at_t = reg_13@t,
	reg_14_at_t = reg_14@t,
	reg_15_at_t = reg_15@t,
	reg_16_at_t = reg_16@t,
	reg_17_at_t = reg_17@t,
	reg_18_at_t = reg_18@t,
	reg_19_at_t = reg_19@t,
	reg_20_at_t = reg_20@t,
	reg_21_at_t = reg_21@t,
	reg_22_at_t = reg_22@t,
	reg_23_at_t = reg_23@t,
	reg_24_at_t = reg_24@t,
	reg_25_at_t = reg_25@t,
	reg_26_at_t = reg_26@t,
	reg_27_at_t = reg_27@t,
	reg_28_at_t = reg_28@t,
	reg_30_at_t = reg_30@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: (DPtoRF_port_sig_wrReq = RF_WR);
	 at t: (DPtoRF_port_sig_dst = resize(29,32));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_31 is
dependencies: no_reset;
freeze:
	DPtoRF_port_sig_dstData_at_t = DPtoRF_port_sig_dstData@t,
	reg_01_at_t = reg_01@t,
	reg_02_at_t = reg_02@t,
	reg_03_at_t = reg_03@t,
	reg_04_at_t = reg_04@t,
	reg_05_at_t = reg_05@t,
	reg_06_at_t = reg_06@t,
	reg_07_at_t = reg_07@t,
	reg_08_at_t = reg_08@t,
	reg_09_at_t = reg_09@t,
	reg_10_at_t = reg_10@t,
	reg_11_at_t = reg_11@t,
	reg_12_at_t = reg_12@t,
	reg_13_at_t = reg_13@t,
	reg_14_at_t = reg_14@t,
	reg_15_at_t = reg_15@t,
	reg_16_at_t = reg_16@t,
	reg_17_at_t = reg_17@t,
	reg_18_at_t = reg_18@t,
	reg_19_at_t = reg_19@t,
	reg_20_at_t = reg_20@t,
	reg_21_at_t = reg_21@t,
	reg_22_at_t = reg_22@t,
	reg_23_at_t = reg_23@t,
	reg_24_at_t = reg_24@t,
	reg_25_at_t = reg_25@t,
	reg_26_at_t = reg_26@t,
	reg_27_at_t = reg_27@t,
	reg_28_at_t = reg_28@t,
	reg_29_at_t = reg_29@t,
	reg_31_at_t = reg_31@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: (DPtoRF_port_sig_wrReq = RF_WR);
	 at t: (DPtoRF_port_sig_dst = resize(30,32));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = reg_31_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: reg_31 = reg_31_at_t;
end property;

property run_0_write_32 is
dependencies: no_reset;
freeze:
	DPtoRF_port_sig_dstData_at_t = DPtoRF_port_sig_dstData@t,
	reg_01_at_t = reg_01@t,
	reg_02_at_t = reg_02@t,
	reg_03_at_t = reg_03@t,
	reg_04_at_t = reg_04@t,
	reg_05_at_t = reg_05@t,
	reg_06_at_t = reg_06@t,
	reg_07_at_t = reg_07@t,
	reg_08_at_t = reg_08@t,
	reg_09_at_t = reg_09@t,
	reg_10_at_t = reg_10@t,
	reg_11_at_t = reg_11@t,
	reg_12_at_t = reg_12@t,
	reg_13_at_t = reg_13@t,
	reg_14_at_t = reg_14@t,
	reg_15_at_t = reg_15@t,
	reg_16_at_t = reg_16@t,
	reg_17_at_t = reg_17@t,
	reg_18_at_t = reg_18@t,
	reg_19_at_t = reg_19@t,
	reg_20_at_t = reg_20@t,
	reg_21_at_t = reg_21@t,
	reg_22_at_t = reg_22@t,
	reg_23_at_t = reg_23@t,
	reg_24_at_t = reg_24@t,
	reg_25_at_t = reg_25@t,
	reg_26_at_t = reg_26@t,
	reg_27_at_t = reg_27@t,
	reg_28_at_t = reg_28@t,
	reg_29_at_t = reg_29@t,
	reg_30_at_t = reg_30@t;
assume: 
	 at t: run_0;
	 at t: DPtoRF_port_sync;
	 at t: (DPtoRF_port_sig_wrReq = RF_WR);
	 at t: not((DPtoRF_port_sig_dst = resize(0,32)));
	 at t: not((DPtoRF_port_sig_dst = resize(1,32)));
	 at t: not((DPtoRF_port_sig_dst = resize(2,32)));
	 at t: not((DPtoRF_port_sig_dst = resize(3,32)));
	 at t: not((DPtoRF_port_sig_dst = resize(4,32)));
	 at t: not((DPtoRF_port_sig_dst = resize(5,32)));
	 at t: not((DPtoRF_port_sig_dst = resize(6,32)));
	 at t: not((DPtoRF_port_sig_dst = resize(7,32)));
	 at t: not((DPtoRF_port_sig_dst = resize(8,32)));
	 at t: not((DPtoRF_port_sig_dst = resize(9,32)));
	 at t: not((DPtoRF_port_sig_dst = resize(10,32)));
	 at t: not((DPtoRF_port_sig_dst = resize(11,32)));
	 at t: not((DPtoRF_port_sig_dst = resize(12,32)));
	 at t: not((DPtoRF_port_sig_dst = resize(13,32)));
	 at t: not((DPtoRF_port_sig_dst = resize(14,32)));
	 at t: not((DPtoRF_port_sig_dst = resize(15,32)));
	 at t: not((DPtoRF_port_sig_dst = resize(16,32)));
	 at t: not((DPtoRF_port_sig_dst = resize(17,32)));
	 at t: not((DPtoRF_port_sig_dst = resize(18,32)));
	 at t: not((DPtoRF_port_sig_dst = resize(19,32)));
	 at t: not((DPtoRF_port_sig_dst = resize(20,32)));
	 at t: not((DPtoRF_port_sig_dst = resize(21,32)));
	 at t: not((DPtoRF_port_sig_dst = resize(22,32)));
	 at t: not((DPtoRF_port_sig_dst = resize(23,32)));
	 at t: not((DPtoRF_port_sig_dst = resize(24,32)));
	 at t: not((DPtoRF_port_sig_dst = resize(25,32)));
	 at t: not((DPtoRF_port_sig_dst = resize(26,32)));
	 at t: not((DPtoRF_port_sig_dst = resize(27,32)));
	 at t: not((DPtoRF_port_sig_dst = resize(28,32)));
	 at t: not((DPtoRF_port_sig_dst = resize(29,32)));
	 at t: not((DPtoRF_port_sig_dst = resize(30,32)));
	 at t: DPtoRF_port_sync;
prove:
	 at t+1: run_0;
	 at t+1: RFtoDP_port_sig_reg_01 = reg_01_at_t;
	 at t+1: RFtoDP_port_sig_reg_02 = reg_02_at_t;
	 at t+1: RFtoDP_port_sig_reg_03 = reg_03_at_t;
	 at t+1: RFtoDP_port_sig_reg_04 = reg_04_at_t;
	 at t+1: RFtoDP_port_sig_reg_05 = reg_05_at_t;
	 at t+1: RFtoDP_port_sig_reg_06 = reg_06_at_t;
	 at t+1: RFtoDP_port_sig_reg_07 = reg_07_at_t;
	 at t+1: RFtoDP_port_sig_reg_08 = reg_08_at_t;
	 at t+1: RFtoDP_port_sig_reg_09 = reg_09_at_t;
	 at t+1: RFtoDP_port_sig_reg_10 = reg_10_at_t;
	 at t+1: RFtoDP_port_sig_reg_11 = reg_11_at_t;
	 at t+1: RFtoDP_port_sig_reg_12 = reg_12_at_t;
	 at t+1: RFtoDP_port_sig_reg_13 = reg_13_at_t;
	 at t+1: RFtoDP_port_sig_reg_14 = reg_14_at_t;
	 at t+1: RFtoDP_port_sig_reg_15 = reg_15_at_t;
	 at t+1: RFtoDP_port_sig_reg_16 = reg_16_at_t;
	 at t+1: RFtoDP_port_sig_reg_17 = reg_17_at_t;
	 at t+1: RFtoDP_port_sig_reg_18 = reg_18_at_t;
	 at t+1: RFtoDP_port_sig_reg_19 = reg_19_at_t;
	 at t+1: RFtoDP_port_sig_reg_20 = reg_20_at_t;
	 at t+1: RFtoDP_port_sig_reg_21 = reg_21_at_t;
	 at t+1: RFtoDP_port_sig_reg_22 = reg_22_at_t;
	 at t+1: RFtoDP_port_sig_reg_23 = reg_23_at_t;
	 at t+1: RFtoDP_port_sig_reg_24 = reg_24_at_t;
	 at t+1: RFtoDP_port_sig_reg_25 = reg_25_at_t;
	 at t+1: RFtoDP_port_sig_reg_26 = reg_26_at_t;
	 at t+1: RFtoDP_port_sig_reg_27 = reg_27_at_t;
	 at t+1: RFtoDP_port_sig_reg_28 = reg_28_at_t;
	 at t+1: RFtoDP_port_sig_reg_29 = reg_29_at_t;
	 at t+1: RFtoDP_port_sig_reg_30 = reg_30_at_t;
	 at t+1: RFtoDP_port_sig_reg_31 = DPtoRF_port_sig_dstData_at_t;
	 at t+1: reg_01 = reg_01_at_t;
	 at t+1: reg_02 = reg_02_at_t;
	 at t+1: reg_03 = reg_03_at_t;
	 at t+1: reg_04 = reg_04_at_t;
	 at t+1: reg_05 = reg_05_at_t;
	 at t+1: reg_06 = reg_06_at_t;
	 at t+1: reg_07 = reg_07_at_t;
	 at t+1: reg_08 = reg_08_at_t;
	 at t+1: reg_09 = reg_09_at_t;
	 at t+1: reg_10 = reg_10_at_t;
	 at t+1: reg_11 = reg_11_at_t;
	 at t+1: reg_12 = reg_12_at_t;
	 at t+1: reg_13 = reg_13_at_t;
	 at t+1: reg_14 = reg_14_at_t;
	 at t+1: reg_15 = reg_15_at_t;
	 at t+1: reg_16 = reg_16_at_t;
	 at t+1: reg_17 = reg_17_at_t;
	 at t+1: reg_18 = reg_18_at_t;
	 at t+1: reg_19 = reg_19_at_t;
	 at t+1: reg_20 = reg_20_at_t;
	 at t+1: reg_21 = reg_21_at_t;
	 at t+1: reg_22 = reg_22_at_t;
	 at t+1: reg_23 = reg_23_at_t;
	 at t+1: reg_24 = reg_24_at_t;
	 at t+1: reg_25 = reg_25_at_t;
	 at t+1: reg_26 = reg_26_at_t;
	 at t+1: reg_27 = reg_27_at_t;
	 at t+1: reg_28 = reg_28_at_t;
	 at t+1: reg_29 = reg_29_at_t;
	 at t+1: reg_30 = reg_30_at_t;
	 at t+1: reg_31 = DPtoRF_port_sig_dstData_at_t;
end property;
