#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Oct 17 15:55:24 2021
# Process ID: 11528
# Current directory: /home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1
# Command line: vivado -log DAC_Array_Tester.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source DAC_Array_Tester.tcl -notrace
# Log file: /home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/DAC_Array_Tester.vdi
# Journal file: /home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source DAC_Array_Tester.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cameron/PhaseArraySpeaker/Firmware/PCM_Transmitter/PCM_Transmitter.ip_user_files'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cameron/PhaseArraySpeaker/Firmware/PCM_Transmitter'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
Command: link_design -top DAC_Array_Tester -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Wizard'
INFO: [Project 1-454] Reading design checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/Dirac_ROM/Dirac_ROM.dcp' for cell 'DiracROM'
INFO: [Project 1-454] Reading design checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/PCM_Transmitter_16_0/PCM_Transmitter_16_0.dcp' for cell 'PCM_TX'
INFO: [Project 1-454] Reading design checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/Saw_ROM/Saw_ROM.dcp' for cell 'SawROM'
INFO: [Project 1-454] Reading design checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/Sine_ROM/Sine_ROM.dcp' for cell 'SineROM'
INFO: [Project 1-454] Reading design checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/Triangle_ROM/Triangle_ROM.dcp' for cell 'TriangleROM'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2505.793 ; gain = 0.000 ; free physical = 13519 ; free virtual = 20319
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Wizard/inst'
Finished Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Wizard/inst'
Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Wizard/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2687.430 ; gain = 125.844 ; free physical = 12993 ; free virtual = 19793
Finished Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Wizard/inst'
Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc]
Finished Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc]
Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'Clock_Wizard/inst'
Finished Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'Clock_Wizard/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2687.430 ; gain = 0.000 ; free physical = 12993 ; free virtual = 19793
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2687.430 ; gain = 181.871 ; free physical = 12993 ; free virtual = 19793
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2751.461 ; gain = 64.031 ; free physical = 12978 ; free virtual = 19778

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 203197141

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2751.461 ; gain = 0.000 ; free physical = 12978 ; free virtual = 19778

Starting Logic Optimization Task

Phase 1 Retarget
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_B_R[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1__0
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1__1
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_D_R[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1__2
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_E_R[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1__3
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_F_R[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1__4
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_G_R[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1__5
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_H_R[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1__6
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_B_R[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_2__0
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_2__1
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_D_R[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_2__2
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_E_R[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_2__3
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_F_R[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_2__4
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_G_R[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_2__5
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_H_R[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_2__6
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_B_R[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1__0
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1__1
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_D_R[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1__2
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_E_R[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1__3
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_F_R[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1__4
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_G_R[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1__5
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_H_R[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1__6
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_B_R[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2__0
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2__1
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_D_R[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2__2
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_E_R[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2__3
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_F_R[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2__4
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_G_R[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2__5
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_H_R[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2__6
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_B_R[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_1__0
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_1__1
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_D_R[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_1__2
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_E_R[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_1__3
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_F_R[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_1__4
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_G_R[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_1__5
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_H_R[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_1__6
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_B_R[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2__0
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2__1
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_D_R[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2__2
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_E_R[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2__3
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_F_R[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2__4
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_G_R[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2__5
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_H_R[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2__6
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_B_R[5] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_1__0
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[5] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_1__1
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_D_R[5] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_1__2
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_E_R[5] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_1__3
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_F_R[5] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_1__4
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_G_R[5] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_1__5
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_H_R[5] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_1__6
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_B_R[5] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2__0
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[5] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2__1
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_D_R[5] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2__2
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_E_R[5] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2__3
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_F_R[5] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2__4
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_G_R[5] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2__5
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_H_R[5] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2__6
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_B_R[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_1__0
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_1__1
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_D_R[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_1__2
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_E_R[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_1__3
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_F_R[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_1__4
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_G_R[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_1__5
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_H_R[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_1__6
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_B_R[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_2__0
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_2__1
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_D_R[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_2__2
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_E_R[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_2__3
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_F_R[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_2__4
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_G_R[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_2__5
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_H_R[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_2__6
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_B_R[7] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_1__0
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[7] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_1__1
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_D_R[7] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_1__2
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_E_R[7] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_1__3
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_F_R[7] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_1__4
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_G_R[7] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_1__5
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_H_R[7] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_1__6
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_B_R[7] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2__0
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[7] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2__1
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_D_R[7] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2__2
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_E_R[7] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2__3
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_F_R[7] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2__4
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_G_R[7] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2__5
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_H_R[7] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2__6
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_B_R[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_1__0
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_1__1
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_D_R[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_1__2
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_E_R[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_1__3
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_F_R[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_1__4
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_G_R[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_1__5
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_H_R[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_1__6
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_B_R[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2__0
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2__1
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_D_R[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2__2
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_E_R[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2__3
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_F_R[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2__4
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_G_R[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2__5
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_H_R[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2__6
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_B_R[9] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_1__0
WARNING: [Opt 31-155] Driverless net PCM_TX/inst/Clock_Divider/Tx_C_R[9] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_1__1
INFO: [Common 17-14] Message 'Opt 31-155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 203197141

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2902.258 ; gain = 0.000 ; free physical = 12806 ; free virtual = 19606
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 203197141

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2902.258 ; gain = 0.000 ; free physical = 12806 ; free virtual = 19606
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1db23ae6a

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2902.258 ; gain = 0.000 ; free physical = 12806 ; free virtual = 19606
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2044 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d80646de

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2902.258 ; gain = 0.000 ; free physical = 12805 ; free virtual = 19605
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 178a6be74

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2902.258 ; gain = 0.000 ; free physical = 12805 ; free virtual = 19606
INFO: [Opt 31-389] Phase Shift Register Optimization created 12 cells and removed 24 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16922465c

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2902.258 ; gain = 0.000 ; free physical = 12806 ; free virtual = 19606
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |            2044  |                                              0  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |              12  |              24  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2902.258 ; gain = 0.000 ; free physical = 12806 ; free virtual = 19606
Ending Logic Optimization Task | Checksum: 22bddadcc

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2902.258 ; gain = 0.000 ; free physical = 12806 ; free virtual = 19606

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 22bddadcc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12800 ; free virtual = 19600
Ending Power Optimization Task | Checksum: 22bddadcc

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3164.148 ; gain = 261.891 ; free physical = 12805 ; free virtual = 19605

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 22bddadcc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12805 ; free virtual = 19605

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12805 ; free virtual = 19605
Ending Netlist Obfuscation Task | Checksum: 22bddadcc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12805 ; free virtual = 19605
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12801 ; free virtual = 19603
INFO: [Common 17-1381] The checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/DAC_Array_Tester_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file DAC_Array_Tester_drc_opted.rpt -pb DAC_Array_Tester_drc_opted.pb -rpx DAC_Array_Tester_drc_opted.rpx
Command: report_drc -file DAC_Array_Tester_drc_opted.rpt -pb DAC_Array_Tester_drc_opted.pb -rpx DAC_Array_Tester_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/DAC_Array_Tester_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (Address_Logic/Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (Address_Logic/Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (Address_Logic/Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (Address_Logic/Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (Address_Logic/Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (Address_Logic/Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (Address_Logic/Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (Address_Logic/Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (Address_Logic/Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (Address_Logic/Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (Address_Logic/Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (Address_Logic/Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12739 ; free virtual = 19539
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17ea8d2f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12739 ; free virtual = 19539
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12739 ; free virtual = 19539

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 107c1d937

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12765 ; free virtual = 19566

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d0034b53

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12777 ; free virtual = 19578

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d0034b53

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12778 ; free virtual = 19578
Phase 1 Placer Initialization | Checksum: 1d0034b53

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12778 ; free virtual = 19578

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b05b81de

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12771 ; free virtual = 19572

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c26db55d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12771 ; free virtual = 19572

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c26db55d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12772 ; free virtual = 19572

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 71 LUTNM shape to break, 0 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 47, two critical 24, total 71, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 71 nets or LUTs. Breaked 71 LUTs, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-527] Pass 1: Identified 8 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 8 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 96 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12766 ; free virtual = 19567
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12767 ; free virtual = 19568

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           71  |              0  |                    71  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |           96  |              0  |                     8  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          167  |              0  |                    79  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: c55b35cb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12767 ; free virtual = 19568
Phase 2.4 Global Placement Core | Checksum: 1cc12333c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12767 ; free virtual = 19567
Phase 2 Global Placement | Checksum: 1cc12333c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12767 ; free virtual = 19567

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1581ad8b2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12766 ; free virtual = 19567

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1198aa950

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12766 ; free virtual = 19567

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1275242d4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:03 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12766 ; free virtual = 19567

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 47afe461

Time (s): cpu = 00:00:16 ; elapsed = 00:00:03 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12766 ; free virtual = 19567

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 7fa52ff3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12766 ; free virtual = 19566

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1b57ab681

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12766 ; free virtual = 19567

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 145b1bea6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12766 ; free virtual = 19566

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 145b1bea6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12766 ; free virtual = 19566
Phase 3 Detail Placement | Checksum: 145b1bea6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12766 ; free virtual = 19567

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 123af15af

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.607 | TNS=-928.178 |
Phase 1 Physical Synthesis Initialization | Checksum: ee13f5c5

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12766 ; free virtual = 19567
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1523e0e5e

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12766 ; free virtual = 19567
Phase 4.1.1.1 BUFG Insertion | Checksum: 123af15af

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12766 ; free virtual = 19567

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.322. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1bd0c3998

Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12754 ; free virtual = 19555

Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12754 ; free virtual = 19555
Phase 4.1 Post Commit Optimization | Checksum: 1bd0c3998

Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12754 ; free virtual = 19555

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1bd0c3998

Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12753 ; free virtual = 19554

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1bd0c3998

Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12753 ; free virtual = 19554
Phase 4.3 Placer Reporting | Checksum: 1bd0c3998

Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12753 ; free virtual = 19554

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12753 ; free virtual = 19554

Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12753 ; free virtual = 19554
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15ffac766

Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12754 ; free virtual = 19555
Ending Placer Task | Checksum: e2b3b086

Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12754 ; free virtual = 19555
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:10 ; elapsed = 00:00:55 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12760 ; free virtual = 19561
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12755 ; free virtual = 19558
INFO: [Common 17-1381] The checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/DAC_Array_Tester_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file DAC_Array_Tester_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12747 ; free virtual = 19549
INFO: [runtcl-4] Executing : report_utilization -file DAC_Array_Tester_utilization_placed.rpt -pb DAC_Array_Tester_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file DAC_Array_Tester_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12755 ; free virtual = 19556
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.12s |  WALL: 0.10s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12728 ; free virtual = 19530

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.477 | TNS=-856.937 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ff54304c

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12729 ; free virtual = 19530

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 1ff54304c

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12728 ; free virtual = 19530
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.477 | TNS=-856.937 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-571] Net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12728 ; free virtual = 19530
Phase 3 Fanout Optimization | Checksum: 1ff54304c

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12728 ; free virtual = 19530

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14].  Did not re-place instance PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_14_lopt_merged
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_45.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[11].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[11]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/xlnx_opt__43.  Did not re-place instance PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_14_lopt_merged
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[11]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[11]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_32.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[24].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[24]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[24]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[24]_P
INFO: [Physopt 32-663] Processed net PCM_TX_i_46_n_0.  Re-placed instance PCM_TX_i_46
INFO: [Physopt 32-662] Processed net p_0_in[2].  Did not re-place instance PCM_TX_i_70
INFO: [Physopt 32-663] Processed net douta[10]_alias_1.  Re-placed instance PCM_TX_i_70_psbram_1
INFO: [Physopt 32-663] Processed net douta[10]_alias.  Re-placed instance PCM_TX_i_70_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_30.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[25]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[26].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[26]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[26]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[26]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_21.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[43].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[43]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C
INFO: [Physopt 32-662] Processed net PCM_TX_i_33_n_0.  Did not re-place instance PCM_TX_i_33
INFO: [Physopt 32-662] Processed net p_0_in[15].  Did not re-place instance PCM_TX_i_57
INFO: [Physopt 32-662] Processed net douta[23]_alias_2.  Did not re-place instance PCM_TX_i_57_psbram_2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_35.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_39.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[17].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[17]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[21].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[21]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX_i_36_n_0.  Re-placed instance PCM_TX_i_36
INFO: [Physopt 32-662] Processed net p_0_in[12].  Did not re-place instance PCM_TX_i_60
INFO: [Physopt 32-663] Processed net douta[20]_alias_2.  Re-placed instance PCM_TX_i_60_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[17]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[17]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[21]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[21]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_43.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/p_2_in[13].  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out[13]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_44_n_0.  Did not re-place instance PCM_TX_i_44
INFO: [Physopt 32-662] Processed net p_0_in[4].  Did not re-place instance PCM_TX_i_68
INFO: [Physopt 32-663] Processed net douta[12]_alias_2.  Re-placed instance PCM_TX_i_68_psbram_2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_2.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[61]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[62].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[62]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_46.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[10].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[10]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[10]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[10]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[62]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[62]_C
INFO: [Physopt 32-663] Processed net douta[12]_alias.  Re-placed instance PCM_TX_i_68_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_44.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[12].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[12]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_6.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[58].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[58]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[58]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[58]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_20.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[44].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[44]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[44]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[44]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[12]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[12]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[9].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[9]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_47.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[9]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[9]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_22.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[41]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_7.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[56]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[42].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[42]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[57].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[57]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[42]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[42]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[57]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[57]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[21]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[21]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_34.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[22].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[22]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_42.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[14].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[14]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX_i_43_n_0.  Re-placed instance PCM_TX_i_43
INFO: [Physopt 32-662] Processed net p_0_in[5].  Did not re-place instance PCM_TX_i_67
INFO: [Physopt 32-662] Processed net douta[13]_alias_1.  Did not re-place instance PCM_TX_i_67_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_26.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[30].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[30]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX_i_27_n_0.  Re-placed instance PCM_TX_i_27
INFO: [Physopt 32-662] Processed net p_0_in[21].  Did not re-place instance PCM_TX_i_51
INFO: [Physopt 32-662] Processed net douta[29]_alias_2.  Did not re-place instance PCM_TX_i_51_psbram_2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[30]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[30]_P
INFO: [Physopt 32-662] Processed net douta[20]_alias_1.  Did not re-place instance PCM_TX_i_60_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_13.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[51].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[51]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_29.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[27].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[27]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_30_n_0.  Did not re-place instance PCM_TX_i_30
INFO: [Physopt 32-663] Processed net PCM_TX_i_40_n_0.  Re-placed instance PCM_TX_i_40
INFO: [Physopt 32-662] Processed net p_0_in[18].  Did not re-place instance PCM_TX_i_54
INFO: [Physopt 32-662] Processed net p_0_in[8].  Did not re-place instance PCM_TX_i_64
INFO: [Physopt 32-663] Processed net douta[16]_alias_1.  Re-placed instance PCM_TX_i_64_psbram_1
INFO: [Physopt 32-663] Processed net douta[26]_alias.  Re-placed instance PCM_TX_i_54_psbram
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_38.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[18].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[18]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[18]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[18]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[57]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[57]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_36.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[20].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[20]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[20]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[20]_C
INFO: [Physopt 32-662] Processed net douta[23]_alias_1.  Did not re-place instance PCM_TX_i_57_psbram_1
INFO: [Physopt 32-663] Processed net PCM_TX_i_8_n_0.  Re-placed instance PCM_TX_i_8
INFO: [Physopt 32-662] Processed net p_0_in[16].  Did not re-place instance PCM_TX_i_56
INFO: [Physopt 32-662] Processed net douta[24]_alias_1.  Did not re-place instance PCM_TX_i_56_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_5.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[58]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[59].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[59]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[59]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[59]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_12.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/p_2_in[52].  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out[52]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX_i_48_n_0.  Re-placed instance PCM_TX_i_48
INFO: [Physopt 32-662] Processed net p_0_in[0].  Did not re-place instance PCM_TX_i_72
INFO: [Physopt 32-663] Processed net douta[16]_alias_2.  Re-placed instance PCM_TX_i_64_psbram_2
INFO: [Physopt 32-662] Processed net douta[8]_alias.  Did not re-place instance PCM_TX_i_72_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[52]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[52]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_4.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/p_2_in[60].  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out[60]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[60]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[60]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_19.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[44]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_28.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/p_2_in[28].  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out[28]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[45].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[45]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX_i_20_n_0.  Re-placed instance PCM_TX_i_20
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[45]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[45]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_37.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[19].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[19]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P
INFO: [Physopt 32-662] Processed net douta[24]_alias_2.  Did not re-place instance PCM_TX_i_56_psbram_2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[28]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[28]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[44]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[44]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C
INFO: [Physopt 32-663] Processed net PCM_TX_i_45_n_0.  Re-placed instance PCM_TX_i_45
INFO: [Physopt 32-662] Processed net p_0_in[3].  Did not re-place instance PCM_TX_i_69
INFO: [Physopt 32-662] Processed net douta[11]_alias.  Did not re-place instance PCM_TX_i_69_psbram
INFO: [Physopt 32-663] Processed net douta[10]_alias_2.  Re-placed instance PCM_TX_i_70_psbram_2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_8.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[56].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[56]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[56]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[56]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_11.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[52]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[53].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[53]_C_i_1
INFO: [Physopt 32-663] Processed net douta[16]_alias.  Re-placed instance PCM_TX_i_64_psbram
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[53]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[53]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_41.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[15].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[15]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[15]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[15]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[15]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[15]_P
INFO: [Physopt 32-663] Processed net PCM_TX_i_21_n_0.  Re-placed instance PCM_TX_i_21
INFO: [Physopt 32-663] Processed net PCM_TX_i_35_n_0.  Re-placed instance PCM_TX_i_35
INFO: [Physopt 32-662] Processed net p_0_in[13].  Did not re-place instance PCM_TX_i_59
INFO: [Physopt 32-663] Processed net douta[21]_alias_2.  Re-placed instance PCM_TX_i_59_psbram_2
INFO: [Physopt 32-662] Processed net douta[21]_alias_1.  Did not re-place instance PCM_TX_i_59_psbram_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C
INFO: [Physopt 32-662] Processed net douta[8]_alias_1.  Did not re-place instance PCM_TX_i_72_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_15.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[49]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P
INFO: [Physopt 32-663] Processed net PCM_TX_i_22_n_0.  Re-placed instance PCM_TX_i_22
INFO: [Physopt 32-663] Processed net PCM_TX_i_6_n_0.  Re-placed instance PCM_TX_i_6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_9.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[55].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[55]_C_i_1
INFO: [Physopt 32-663] Processed net douta[8]_alias_2.  Re-placed instance PCM_TX_i_72_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C
INFO: [Physopt 32-663] Processed net PCM_TX_i_9_n_0.  Re-placed instance PCM_TX_i_9
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_10.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[53]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[54].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[54]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[54]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[54]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_1.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[62]_LDC_i_2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/p_2_in[63].  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out[63]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX_i_2_n_0.  Re-placed instance PCM_TX_i_2
INFO: [Physopt 32-662] Processed net p_0_in[22].  Did not re-place instance PCM_TX_i_50
INFO: [Physopt 32-663] Processed net douta[30]_alias_1.  Re-placed instance PCM_TX_i_50_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[63]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[63]_C
INFO: [Physopt 32-662] Processed net PCM_TX_i_38_n_0.  Did not re-place instance PCM_TX_i_38
INFO: [Physopt 32-663] Processed net p_0_in[10].  Re-placed instance PCM_TX_i_62
INFO: [Physopt 32-663] Processed net douta[18]_alias_1.  Re-placed instance PCM_TX_i_62_psbram_1
INFO: [Physopt 32-663] Processed net douta[26]_alias_1.  Re-placed instance PCM_TX_i_54_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_23_n_0.  Did not re-place instance PCM_TX_i_23
INFO: [Physopt 32-662] Processed net p_0_in[1].  Did not re-place instance PCM_TX_i_71
INFO: [Physopt 32-663] Processed net douta[9]_alias.  Re-placed instance PCM_TX_i_71_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_24.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/p_2_in[32].  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_40.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[16].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[16]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_23.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[40]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[41].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[41]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[41]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[41]_P
INFO: [Physopt 32-662] Processed net douta[11]_alias_1.  Did not re-place instance PCM_TX_i_69_psbram_1
INFO: [Physopt 32-663] Processed net douta[8]_alias_3.  Re-placed instance PCM_TX_i_72_psbram_3
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_25.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[31].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[31]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P
INFO: [Physopt 32-663] Processed net douta[9]_alias_2.  Re-placed instance PCM_TX_i_71_psbram_2
INFO: [Physopt 32-663] Processed net PCM_TX_i_16_n_0.  Re-placed instance PCM_TX_i_16
INFO: [Physopt 32-663] Processed net douta[12]_alias_1.  Re-placed instance PCM_TX_i_68_psbram_1
INFO: [Physopt 32-662] Processed net douta[23]_alias.  Did not re-place instance PCM_TX_i_57_psbram
INFO: [Physopt 32-663] Processed net douta[30]_alias_2.  Re-placed instance PCM_TX_i_50_psbram_2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[31]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[31]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[16]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[16]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C
INFO: [Physopt 32-663] Processed net PCM_TX_i_5_n_0.  Re-placed instance PCM_TX_i_5
INFO: [Physopt 32-662] Processed net p_0_in[19].  Did not re-place instance PCM_TX_i_53
INFO: [Physopt 32-663] Processed net douta[27]_alias_2.  Re-placed instance PCM_TX_i_53_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P
INFO: [Physopt 32-663] Processed net PCM_TX_i_31_n_0.  Re-placed instance PCM_TX_i_31
INFO: [Physopt 32-662] Processed net p_0_in[17].  Did not re-place instance PCM_TX_i_55
INFO: [Physopt 32-662] Processed net douta[25]_alias_1.  Did not re-place instance PCM_TX_i_55_psbram_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P
INFO: [Physopt 32-662] Processed net douta[29]_alias_1.  Did not re-place instance PCM_TX_i_51_psbram_1
INFO: [Physopt 32-663] Processed net douta[30]_alias.  Re-placed instance PCM_TX_i_50_psbram
INFO: [Physopt 32-663] Processed net PCM_TX_i_11_n_0.  Re-placed instance PCM_TX_i_11
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net douta[25]_alias_2.  Did not re-place instance PCM_TX_i_55_psbram_2
INFO: [Physopt 32-662] Processed net p_0_in[14].  Did not re-place instance PCM_TX_i_58
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_3.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[60]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[61].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[61]_C_i_1
INFO: [Physopt 32-662] Processed net douta[13]_alias.  Did not re-place instance PCM_TX_i_67_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_33.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[22]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[23].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[23]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P
INFO: [Physopt 32-662] Processed net douta[13]_alias_2.  Did not re-place instance PCM_TX_i_67_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_31.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[25].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[25]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[25]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[25]_C
INFO: [Physopt 32-662] Processed net douta[24]_alias.  Did not re-place instance PCM_TX_i_56_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P
INFO: [Physopt 32-662] Processed net douta[11]_alias_2.  Did not re-place instance PCM_TX_i_69_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_17.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[47].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[47]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_37_n_0.  Did not re-place instance PCM_TX_i_37
INFO: [Physopt 32-662] Processed net p_0_in[11].  Did not re-place instance PCM_TX_i_61
INFO: [Physopt 32-662] Processed net douta[19]_alias_2.  Did not re-place instance PCM_TX_i_61_psbram_2
INFO: [Physopt 32-661] Optimized 112 nets.  Re-placed 112 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 112 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 112 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.223 | TNS=-846.916 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12722 ; free virtual = 19524
Phase 4 Single Cell Placement Optimization | Checksum: 1842a0773

Time (s): cpu = 00:00:37 ; elapsed = 00:00:07 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12722 ; free virtual = 19524

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[26].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[26]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[43].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[43]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[17]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[17]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[62].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[62]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[62]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[62]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[58].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[58]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[58]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[58]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[10].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[10]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[12]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[12]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[42]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[42]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[57].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[57]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[57]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[57]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[57]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[57]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[20].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[20]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[20]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[20]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[59].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[59]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[59]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[59]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[18].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[18]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[18]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[18]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[11]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[11]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[52].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[52]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[52]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[52]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[53].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[53]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[60].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[60]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[53]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[53]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[60]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[60]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[55].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[55]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[56].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[56]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[56]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[56]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[41]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[41]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[13].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[13]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[28]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[28]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX_i_30_n_0.  Did not re-place instance PCM_TX_i_30/O
INFO: [Physopt 32-662] Processed net p_0_in[18].  Did not re-place instance PCM_TX_i_54/O
INFO: [Physopt 32-662] Processed net douta[26]_alias_1.  Did not re-place instance PCM_TX_i_54_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX_i_31_n_0.  Did not re-place instance PCM_TX_i_31/O
INFO: [Physopt 32-662] Processed net p_0_in[17].  Did not re-place instance PCM_TX_i_55/O
INFO: [Physopt 32-662] Processed net douta[25]_alias_1.  Did not re-place instance PCM_TX_i_55_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[14].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[14]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[61].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[61]_C_i_1/O
INFO: [Physopt 32-661] Optimized 15 nets.  Re-placed 33 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 15 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 33 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.216 | TNS=-847.221 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12700 ; free virtual = 19502
Phase 5 Multi Cell Placement Optimization | Checksum: 144b6e85a

Time (s): cpu = 00:01:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12699 ; free virtual = 19501

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 48 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net PCM_TX_i_30_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_31_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net PCM_TX_i_6_n_0. Rewired (signal push) p_0_in[18] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net PCM_TX_i_7_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net PCM_TX_i_8_n_0. Rewired (signal push) p_0_in[16] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net PCM_TX_i_44_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_23_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_13_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_28_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net PCM_TX_i_37_n_0. Rewired (signal push) p_0_in[11] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net PCM_TX_i_24_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_40_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_32_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net PCM_TX_i_9_n_0. Rewired (signal push) p_0_in[15] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net PCM_TX_i_19_n_0. Rewired (signal push) p_0_in[5] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net PCM_TX_i_45_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_12_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_46_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_16_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_10_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_43_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net PCM_TX_i_3_n_0. Rewired (signal push) p_0_in[21] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net PCM_TX_i_36_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net PCM_TX_i_5_n_0. Rewired (signal push) p_0_in[19] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net PCM_TX_i_15_n_0. Rewired (signal push) p_0_in[9] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net PCM_TX_i_33_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_38_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_20_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_47_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net PCM_TX_i_41_n_0. Rewired (signal push) p_0_in[7] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net PCM_TX_i_22_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_25_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_34_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_39_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_18_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_11_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net PCM_TX_i_27_n_0. Rewired (signal push) p_0_in[21] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net PCM_TX_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net PCM_TX_i_21_n_0. Rewired (signal push) p_0_in[3] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net PCM_TX_i_48_n_0. Rewired (signal push) p_0_in[0] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net PCM_TX_i_17_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_26_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_42_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_14_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_35_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_29_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_1_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 12 nets. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12699 ; free virtual = 19501
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.216 | TNS=-845.657 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12699 ; free virtual = 19501
Phase 6 Rewire | Checksum: 2003f2f62

Time (s): cpu = 00:01:08 ; elapsed = 00:00:13 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12699 ; free virtual = 19501

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_21 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[43] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_30 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[26] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_29 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[27]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net p_0_in[18]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net PCM_TX_i_30_n_0. Net driver PCM_TX_i_30 was replaced.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[62] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[58]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_46. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_39 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[57]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_36 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[20] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[59]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_22 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net PCM_TX/inst/FIFO_A/p_2_in[42]. Net driver PCM_TX/inst/FIFO_A/Data_Out[42]_C_i_1 was replaced.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_38 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_44 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_45. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 10 nets. Created 8 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.216 | TNS=-843.526 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12720 ; free virtual = 19522
Phase 7 Critical Cell Optimization | Checksum: 1f38dfe66

Time (s): cpu = 00:01:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12720 ; free virtual = 19522

Phase 8 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-571] Net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12720 ; free virtual = 19522
Phase 8 Fanout Optimization | Checksum: 1f38dfe66

Time (s): cpu = 00:01:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12720 ; free virtual = 19522

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14].  Did not re-place instance PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_14_lopt_merged
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_21.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[43].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[43]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/xlnx_opt__43.  Did not re-place instance PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_14_lopt_merged
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_30.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[25]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[26].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[26]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[26]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[26]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[62].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[62]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[62]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[62]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_39.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[17].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[17]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[17]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[17]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_36.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[20].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[20]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[20]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[20]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_38.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[18].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[18]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[18]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[18]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_22.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[41]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[42].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[42]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[10].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[10]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_46_repN.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_2_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_12.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[52].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[52]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[11].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[11]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_45_repN.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_2_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[11]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[11]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_11.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[52]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_4.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[53].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[53]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[60].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[60]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[53]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[53]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[60]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[60]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_9.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C
INFO: [Physopt 32-662] Processed net PCM_TX_i_31_n_0.  Did not re-place instance PCM_TX_i_31
INFO: [Physopt 32-662] Processed net p_0_in[17].  Did not re-place instance PCM_TX_i_55
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_8.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[56].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[56]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C
INFO: [Physopt 32-662] Processed net p_0_in[1].  Did not re-place instance PCM_TX_i_71
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_24.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[32].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_23.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[40]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[41].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[41]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[41]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[41]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_43.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[13].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[13]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_29.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[27]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[27]_C_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_37.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[19].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[19]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_30_n_0.  Did not re-place instance PCM_TX_i_30
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[19]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[19]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_28.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[28].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[28]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[57]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[57]_C_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[57]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[57]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_5.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[58]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net p_0_in[2].  Did not re-place instance PCM_TX_i_70
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[59]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[59]_C_i_1_replica
INFO: [Physopt 32-662] Processed net douta[10]_alias_1.  Did not re-place instance PCM_TX_i_70_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[59]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[59]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_42.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[14].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[14]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P
INFO: [Physopt 32-662] Processed net douta[10]_alias.  Did not re-place instance PCM_TX_i_70_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P
INFO: [Physopt 32-662] Processed net douta[9]_alias_1.  Did not re-place instance PCM_TX_i_71_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[61].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[61]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[61]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[61]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_32.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[24].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[24]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[24]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[24]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_31.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[25].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[25]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[25]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[25]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_15.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[49]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_13.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[51].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[51]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P
INFO: [Physopt 32-662] Processed net p_0_in[11].  Did not re-place instance PCM_TX_i_61
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_17.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[47].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[47]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C
INFO: [Physopt 32-662] Processed net PCM_TX_i_44_n_0.  Did not re-place instance PCM_TX_i_44
INFO: [Physopt 32-662] Processed net p_0_in[4].  Did not re-place instance PCM_TX_i_68
INFO: [Physopt 32-662] Processed net douta[12]_alias.  Did not re-place instance PCM_TX_i_68_psbram
INFO: [Physopt 32-662] Processed net douta[19]_alias_1.  Did not re-place instance PCM_TX_i_61_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_27.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[29].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[29]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_28_n_0.  Did not re-place instance PCM_TX_i_28
INFO: [Physopt 32-662] Processed net p_0_in[20].  Did not re-place instance PCM_TX_i_52
INFO: [Physopt 32-662] Processed net douta[28]_alias_1.  Did not re-place instance PCM_TX_i_52_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[49]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[49]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[9].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[9]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_47.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[9]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[9]_P
INFO: [Physopt 32-662] Processed net p_0_in[19].  Did not re-place instance PCM_TX_i_53
INFO: [Physopt 32-662] Processed net douta[27]_alias_1.  Did not re-place instance PCM_TX_i_53_psbram_1
INFO: [Physopt 32-662] Processed net p_0_in[0].  Did not re-place instance PCM_TX_i_72
INFO: [Physopt 32-662] Processed net douta[8]_alias.  Did not re-place instance PCM_TX_i_72_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_14.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[50].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[50]_C_i_1
INFO: [Physopt 32-662] Processed net douta[27]_alias_2.  Did not re-place instance PCM_TX_i_53_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[50]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[50]_C
INFO: [Physopt 32-662] Processed net PCM_TX_i_23_n_0.  Did not re-place instance PCM_TX_i_23
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C
INFO: [Physopt 32-662] Processed net p_0_in[21].  Did not re-place instance PCM_TX_i_51
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[10]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[10]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_10.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[53]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[54].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[54]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[54]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[54]_C
INFO: [Physopt 32-662] Processed net PCM_TX_i_40_n_0.  Did not re-place instance PCM_TX_i_40
INFO: [Physopt 32-662] Processed net p_0_in[8].  Did not re-place instance PCM_TX_i_64
INFO: [Physopt 32-662] Processed net douta[12]_alias_1.  Did not re-place instance PCM_TX_i_68_psbram_1
INFO: [Physopt 32-662] Processed net douta[16]_alias_1.  Did not re-place instance PCM_TX_i_64_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_25.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[31].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[31]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P
INFO: [Physopt 32-662] Processed net douta[26]_alias.  Did not re-place instance PCM_TX_i_54_psbram
INFO: [Physopt 32-662] Processed net p_0_in[16].  Did not re-place instance PCM_TX_i_56
INFO: [Physopt 32-662] Processed net douta[24]_alias_1.  Did not re-place instance PCM_TX_i_56_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_20.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[44].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[44]_C_i_1
INFO: [Physopt 32-662] Processed net douta[16]_alias_2.  Did not re-place instance PCM_TX_i_64_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[44]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[44]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_1.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[62]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[63].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[63]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[15].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[15]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_33.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[22]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[23].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[23]_C_i_1
INFO: [Physopt 32-662] Processed net douta[24]_alias_2.  Did not re-place instance PCM_TX_i_56_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_40.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[16].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[16]_C_i_1
INFO: [Physopt 32-662] Processed net douta[8]_alias_1.  Did not re-place instance PCM_TX_i_72_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_6.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_2
INFO: [Physopt 32-662] Processed net p_0_in[12].  Did not re-place instance PCM_TX_i_60
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[58].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[58]_C_i_1
INFO: [Physopt 32-662] Processed net douta[20]_alias_1.  Did not re-place instance PCM_TX_i_60_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[58]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[58]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[23]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[23]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[54]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[54]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[59].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[59]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[59]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[59]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_44.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[12]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[12]_C_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[12]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[12]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P
INFO: [Physopt 32-662] Processed net PCM_TX_i_16_n_0.  Did not re-place instance PCM_TX_i_16
INFO: [Physopt 32-662] Processed net douta[26]_alias_2.  Did not re-place instance PCM_TX_i_54_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[57].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[57]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[57]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[57]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[58]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[58]_C_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[58]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[58]_P
INFO: [Physopt 32-662] Processed net douta[25]_alias_2.  Did not re-place instance PCM_TX_i_55_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX_i_10_n_0.  Did not re-place instance PCM_TX_i_10
INFO: [Physopt 32-662] Processed net p_0_in[14].  Did not re-place instance PCM_TX_i_58
INFO: [Physopt 32-662] Processed net douta[22]_alias_2.  Did not re-place instance PCM_TX_i_58_psbram_2
INFO: [Physopt 32-662] Processed net p_0_in[5].  Did not re-place instance PCM_TX_i_67
INFO: [Physopt 32-662] Processed net PCM_TX_i_43_n_0.  Did not re-place instance PCM_TX_i_43
INFO: [Physopt 32-662] Processed net douta[13]_alias_1.  Did not re-place instance PCM_TX_i_67_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[15]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[15]_C
INFO: [Physopt 32-662] Processed net douta[28]_alias_2.  Did not re-place instance PCM_TX_i_52_psbram_2
INFO: [Physopt 32-662] Processed net douta[9]_alias_2.  Did not re-place instance PCM_TX_i_71_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_35.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[21].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[21]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[21]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[21]_P
INFO: [Physopt 32-662] Processed net douta[25]_alias.  Did not re-place instance PCM_TX_i_55_psbram
INFO: [Physopt 32-662] Processed net douta[10]_alias_2.  Did not re-place instance PCM_TX_i_70_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_34.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[22].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[22]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P
INFO: [Physopt 32-662] Processed net p_0_in[15].  Did not re-place instance PCM_TX_i_57
INFO: [Physopt 32-662] Processed net PCM_TX_i_33_n_0.  Did not re-place instance PCM_TX_i_33
INFO: [Physopt 32-662] Processed net douta[23]_alias_2.  Did not re-place instance PCM_TX_i_57_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_16.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[47]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[48].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[48]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C
INFO: [Physopt 32-662] Processed net p_0_in[18]_repN.  Did not re-place instance PCM_TX_i_54_replica
INFO: [Physopt 32-662] Processed net p_0_in[3].  Did not re-place instance PCM_TX_i_69
INFO: [Physopt 32-662] Processed net douta[11]_alias.  Did not re-place instance PCM_TX_i_69_psbram
INFO: [Physopt 32-662] Processed net douta[9]_alias_3.  Did not re-place instance PCM_TX_i_71_psbram_3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_26.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[30].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[30]_C_i_1
INFO: [Physopt 32-662] Processed net douta[8]_alias_2.  Did not re-place instance PCM_TX_i_72_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C
INFO: [Physopt 32-662] Processed net douta[29]_alias_1.  Did not re-place instance PCM_TX_i_51_psbram_1
INFO: [Physopt 32-662] Processed net douta[20]_alias_2.  Did not re-place instance PCM_TX_i_60_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[9]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[9]_C
INFO: [Physopt 32-662] Processed net p_0_in[10].  Did not re-place instance PCM_TX_i_62
INFO: [Physopt 32-662] Processed net douta[18]_alias_1.  Did not re-place instance PCM_TX_i_62_psbram_1
INFO: [Physopt 32-662] Processed net douta[18]_alias_2.  Did not re-place instance PCM_TX_i_62_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_19.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[44]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[45].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[45]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_20_n_0.  Did not re-place instance PCM_TX_i_20
INFO: [Physopt 32-662] Processed net douta[27]_alias.  Did not re-place instance PCM_TX_i_53_psbram
INFO: [Physopt 32-662] Processed net douta[11]_alias_1.  Did not re-place instance PCM_TX_i_69_psbram_1
INFO: [Physopt 32-661] Optimized 37 nets.  Re-placed 37 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 37 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 37 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.216 | TNS=-838.810 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12714 ; free virtual = 19516
Phase 9 Single Cell Placement Optimization | Checksum: 16a9b8ed9

Time (s): cpu = 00:01:54 ; elapsed = 00:00:21 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12714 ; free virtual = 19516

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[43].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[43]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[17]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[17]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[20].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[20]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[20]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[20]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[10].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[10]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[11].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[11]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[53].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[53]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[53]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[53]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[60]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[60]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[62]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[62]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[41]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[41]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[27]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[27]_C_i_1_replica/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX_i_31_n_0.  Did not re-place instance PCM_TX_i_31/O
INFO: [Physopt 32-662] Processed net p_0_in[17].  Did not re-place instance PCM_TX_i_55/O
INFO: [Physopt 32-662] Processed net douta[25]_alias_1.  Did not re-place instance PCM_TX_i_55_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[14].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[14]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P/Q
INFO: [Physopt 32-662] Processed net p_0_in[2].  Did not re-place instance PCM_TX_i_70/O
INFO: [Physopt 32-662] Processed net douta[10]_alias_1.  Did not re-place instance PCM_TX_i_70_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[24].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[24]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[24]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[24]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[57]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[57]_C_i_1_replica/O
INFO: [Physopt 32-662] Processed net douta[10]_alias.  Did not re-place instance PCM_TX_i_70_psbram/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[25].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[25]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[25]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[25]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[51].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[51]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[47].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[47]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[49]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX_i_44_n_0.  Did not re-place instance PCM_TX_i_44/O
INFO: [Physopt 32-662] Processed net p_0_in[4].  Did not re-place instance PCM_TX_i_68/O
INFO: [Physopt 32-662] Processed net douta[12]_alias.  Did not re-place instance PCM_TX_i_68_psbram/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[49]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[49]_C/Q
INFO: [Physopt 32-661] Optimized 15 nets.  Re-placed 37 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 15 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 37 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.216 | TNS=-838.848 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12714 ; free virtual = 19517
Phase 10 Multi Cell Placement Optimization | Checksum: 1697b4ede

Time (s): cpu = 00:02:20 ; elapsed = 00:00:26 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12714 ; free virtual = 19517

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 26 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net PCM_TX_i_31_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_44_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_30_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_47_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_16_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_40_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net PCM_TX_i_13_n_0. Rewired (signal push) p_0_in[11] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net PCM_TX_i_32_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_36_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_38_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_34_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_28_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_23_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_12_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net PCM_TX_i_24_n_0. Rewired (signal push) p_0_in[0] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net PCM_TX_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_10_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_46_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_20_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_45_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_7_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_39_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_42_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_29_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_1_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 2 nets. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12714 ; free virtual = 19516
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.216 | TNS=-838.776 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12714 ; free virtual = 19516
Phase 11 Rewire | Checksum: 154bf9cef

Time (s): cpu = 00:02:21 ; elapsed = 00:00:26 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12714 ; free virtual = 19516

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[43] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_30 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[26] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[20] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_11 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[53]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[60] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[62]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_24 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_29 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_39 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_43 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[13]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_42 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_32 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[24]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX_i_31_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net p_0_in[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_37 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[19]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_31 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[25]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_13 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 6 nets. Created 6 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.216 | TNS=-837.655 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12709 ; free virtual = 19511
Phase 12 Critical Cell Optimization | Checksum: 1b0460461

Time (s): cpu = 00:02:29 ; elapsed = 00:00:28 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12709 ; free virtual = 19511

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 1b0460461

Time (s): cpu = 00:02:29 ; elapsed = 00:00:28 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12709 ; free virtual = 19511

Phase 14 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 Fanout Optimization | Checksum: 1b0460461

Time (s): cpu = 00:02:29 ; elapsed = 00:00:28 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12709 ; free virtual = 19511

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14].  Did not re-place instance PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_14_lopt_merged
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_21.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[43].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[43]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/xlnx_opt__43.  Did not re-place instance PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_14_lopt_merged
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_30.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[25]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[26].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[26]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[26]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[26]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_36.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[20].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[20]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[20]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[20]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[11].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[11]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_45_repN.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_2_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[11]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[11]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[10].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[10]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_46_repN.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_2_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_4.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[60].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[60]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[60]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[60]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_24.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[32].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_11.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[52]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[53]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[53]_C_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[53]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[53]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_29.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[27]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[27]_C_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_39.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[17].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[17]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_42.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[14].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[14]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P
INFO: [Physopt 32-662] Processed net PCM_TX_i_31_n_0.  Did not re-place instance PCM_TX_i_31
INFO: [Physopt 32-662] Processed net p_0_in[17].  Did not re-place instance PCM_TX_i_55
INFO: [Physopt 32-662] Processed net douta[25]_alias_1.  Did not re-place instance PCM_TX_i_55_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_7.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[56]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[57]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[57]_C_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[57]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[57]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[17]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[17]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_31.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[25].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[25]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_13.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[51].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[51]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_12.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[52].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[52]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_22.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[41]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[42].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[42]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[42]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[42]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_38.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[18].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[18]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[18]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[18]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_17.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[47].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[47]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_15.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[49]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[60]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[60]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[49]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[49]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_14.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[50].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[50]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[50]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[50]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[9].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[9]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_47.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[9]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[9]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_9.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[41].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[41]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[55].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[55]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_43.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[13]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[13]_C_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_8.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[56].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[56]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[10]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[10]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_10.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[53]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[54].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[54]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[54]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[54]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_28.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_25.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[31].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[31]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P
INFO: [Physopt 32-662] Processed net p_0_in[19].  Did not re-place instance PCM_TX_i_53
INFO: [Physopt 32-662] Processed net douta[27]_alias_1.  Did not re-place instance PCM_TX_i_53_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_20.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[44].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[44]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[44]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[44]_C
INFO: [Physopt 32-662] Processed net douta[27]_alias_2.  Did not re-place instance PCM_TX_i_53_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_3.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[60]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[61].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[61]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[61]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[61]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[41]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[41]_P
INFO: [Physopt 32-662] Processed net p_0_in[18].  Did not re-place instance PCM_TX_i_54
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[28]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[28]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_33.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[22]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_6.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[23].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[23]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[58].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[58]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[23]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[23]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[58]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[58]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[54]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[54]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_1.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[62]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_5.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[58]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[63].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[63]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[59].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[59]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[59]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[59]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_44.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[12]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[12]_C_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[12]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[12]_C
INFO: [Physopt 32-662] Processed net p_0_in[0].  Did not re-place instance PCM_TX_i_72
INFO: [Physopt 32-662] Processed net douta[8]_alias.  Did not re-place instance PCM_TX_i_72_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[58]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[58]_C_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[58]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[58]_P
INFO: [Physopt 32-662] Processed net p_0_in[11].  Did not re-place instance PCM_TX_i_61
INFO: [Physopt 32-662] Processed net douta[26]_alias_2.  Did not re-place instance PCM_TX_i_54_psbram_2
INFO: [Physopt 32-662] Processed net douta[19]_alias_1.  Did not re-place instance PCM_TX_i_61_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_32.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[24]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[24]_C_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[25]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[25]_C_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[24]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[24]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[25]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[25]_C
INFO: [Physopt 32-662] Processed net p_0_in[5].  Did not re-place instance PCM_TX_i_67
INFO: [Physopt 32-662] Processed net PCM_TX_i_43_n_0.  Did not re-place instance PCM_TX_i_43
INFO: [Physopt 32-662] Processed net douta[13]_alias_1.  Did not re-place instance PCM_TX_i_67_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_37.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[19]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[19]_C_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P
INFO: [Physopt 32-662] Processed net PCM_TX_i_47_n_0.  Did not re-place instance PCM_TX_i_47
INFO: [Physopt 32-662] Processed net p_0_in[1].  Did not re-place instance PCM_TX_i_71
INFO: [Physopt 32-662] Processed net douta[9]_alias_1.  Did not re-place instance PCM_TX_i_71_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_2.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[61]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[62]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[62]_C_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[62]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[62]_C
INFO: [Physopt 32-662] Processed net p_0_in[8].  Did not re-place instance PCM_TX_i_64
INFO: [Physopt 32-662] Processed net douta[16]_alias_1.  Did not re-place instance PCM_TX_i_64_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[57].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[57]_C_i_1
INFO: [Physopt 32-662] Processed net douta[9]_alias.  Did not re-place instance PCM_TX_i_71_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[23]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[23]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[57]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[57]_P
INFO: [Physopt 32-662] Processed net douta[25]_alias_2.  Did not re-place instance PCM_TX_i_55_psbram_2
INFO: [Physopt 32-662] Processed net douta[8]_alias_1.  Did not re-place instance PCM_TX_i_72_psbram_1
INFO: [Physopt 32-662] Processed net douta[16]_alias_2.  Did not re-place instance PCM_TX_i_64_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_34.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[22].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[22]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P
INFO: [Physopt 32-662] Processed net PCM_TX_i_44_n_0.  Did not re-place instance PCM_TX_i_44
INFO: [Physopt 32-662] Processed net p_0_in[4].  Did not re-place instance PCM_TX_i_68
INFO: [Physopt 32-662] Processed net douta[12]_alias.  Did not re-place instance PCM_TX_i_68_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_16.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[47]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[48].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[48]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[62].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[62]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P
INFO: [Physopt 32-662] Processed net p_0_in[3].  Did not re-place instance PCM_TX_i_69
INFO: [Physopt 32-662] Processed net douta[11]_alias.  Did not re-place instance PCM_TX_i_69_psbram
INFO: [Physopt 32-662] Processed net douta[25]_alias.  Did not re-place instance PCM_TX_i_55_psbram
INFO: [Physopt 32-662] Processed net PCM_TX_i_40_n_0.  Did not re-place instance PCM_TX_i_40
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[13].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[13]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_26.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[30].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[30]_C_i_1
INFO: [Physopt 32-662] Processed net douta[12]_alias_1.  Did not re-place instance PCM_TX_i_68_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[9]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[9]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_35.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[21].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[21]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_36_n_0.  Did not re-place instance PCM_TX_i_36
INFO: [Physopt 32-662] Processed net p_0_in[12].  Did not re-place instance PCM_TX_i_60
INFO: [Physopt 32-662] Processed net douta[20]_alias_1.  Did not re-place instance PCM_TX_i_60_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[21]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[21]_P
INFO: [Physopt 32-662] Processed net p_0_in[16].  Did not re-place instance PCM_TX_i_56
INFO: [Physopt 32-662] Processed net PCM_TX_i_32_n_0.  Did not re-place instance PCM_TX_i_32
INFO: [Physopt 32-662] Processed net douta[24]_alias_1.  Did not re-place instance PCM_TX_i_56_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[59]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[59]_C_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[59]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[59]_P
INFO: [Physopt 32-662] Processed net douta[11]_alias_1.  Did not re-place instance PCM_TX_i_69_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_41.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[15].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[15]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[15]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[15]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[27].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[27]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C
INFO: [Physopt 32-662] Processed net PCM_TX_i_22_n_0.  Did not re-place instance PCM_TX_i_22
INFO: [Physopt 32-662] Processed net PCM_TX_i_25_n_0.  Did not re-place instance PCM_TX_i_25
INFO: [Physopt 32-662] Processed net p_0_in[23].  Did not re-place instance PCM_TX_i_49
INFO: [Physopt 32-662] Processed net p_0_in[2].  Did not re-place instance PCM_TX_i_70
INFO: [Physopt 32-662] Processed net douta[10]_alias_1.  Did not re-place instance PCM_TX_i_70_psbram_1
INFO: [Physopt 32-662] Processed net douta[24]_alias_2.  Did not re-place instance PCM_TX_i_56_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[30]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[30]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_40.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[16].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[16]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P
INFO: [Physopt 32-662] Processed net douta[8]_alias_2.  Did not re-place instance PCM_TX_i_72_psbram_2
INFO: [Physopt 32-662] Processed net douta[10]_alias.  Did not re-place instance PCM_TX_i_70_psbram
INFO: [Physopt 32-662] Processed net PCM_TX_i_18_n_0.  Did not re-place instance PCM_TX_i_18
INFO: [Physopt 32-662] Processed net PCM_TX_i_34_n_0.  Did not re-place instance PCM_TX_i_34
INFO: [Physopt 32-662] Processed net p_0_in[14].  Did not re-place instance PCM_TX_i_58
INFO: [Physopt 32-662] Processed net douta[14]_alias_1.  Did not re-place instance PCM_TX_i_66_psbram_1
INFO: [Physopt 32-662] Processed net douta[22]_alias_2.  Did not re-place instance PCM_TX_i_58_psbram_2
INFO: [Physopt 32-662] Processed net douta[27]_alias.  Did not re-place instance PCM_TX_i_53_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_27.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[29].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[29]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_28_n_0.  Did not re-place instance PCM_TX_i_28
INFO: [Physopt 32-662] Processed net p_0_in[20].  Did not re-place instance PCM_TX_i_52
INFO: [Physopt 32-662] Processed net douta[28]_alias_1.  Did not re-place instance PCM_TX_i_52_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_11_n_0.  Did not re-place instance PCM_TX_i_11
INFO: [Physopt 32-662] Processed net p_0_in[13].  Did not re-place instance PCM_TX_i_59
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[24].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[24]_C_i_1
INFO: [Physopt 32-662] Processed net douta[21]_alias_1.  Did not re-place instance PCM_TX_i_59_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C
INFO: [Physopt 32-662] Processed net PCM_TX_i_23_n_0.  Did not re-place instance PCM_TX_i_23
INFO: [Physopt 32-662] Processed net douta[21]_alias_2.  Did not re-place instance PCM_TX_i_59_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX_i_2_n_0.  Did not re-place instance PCM_TX_i_2
INFO: [Physopt 32-662] Processed net p_0_in[22].  Did not re-place instance PCM_TX_i_50
INFO: [Physopt 32-662] Processed net douta[30]_alias_1.  Did not re-place instance PCM_TX_i_50_psbram_1
INFO: [Physopt 32-662] Processed net douta[19]_alias_2.  Did not re-place instance PCM_TX_i_61_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX_i_10_n_0.  Did not re-place instance PCM_TX_i_10
INFO: [Physopt 32-662] Processed net PCM_TX_i_46_n_0.  Did not re-place instance PCM_TX_i_46
INFO: [Physopt 32-662] Processed net douta[30]_alias_2.  Did not re-place instance PCM_TX_i_50_psbram_2
INFO: [Physopt 32-662] Processed net douta[13]_alias.  Did not re-place instance PCM_TX_i_67_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[29]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[29]_P
INFO: [Physopt 32-661] Optimized 14 nets.  Re-placed 14 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 14 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 14 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.216 | TNS=-836.786 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12709 ; free virtual = 19511
Phase 15 Single Cell Placement Optimization | Checksum: e22956b2

Time (s): cpu = 00:03:07 ; elapsed = 00:00:35 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12709 ; free virtual = 19511

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[43].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[43]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[26].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[26]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[20]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[20]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[11].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[11]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[10].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[10]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[60]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[60]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[53]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[53]_C_i_1_replica/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[27]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[27]_C_i_1_replica/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[17].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[17]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[14].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[14]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX_i_31_n_0.  Did not re-place instance PCM_TX_i_31/O
INFO: [Physopt 32-662] Processed net p_0_in[17].  Did not re-place instance PCM_TX_i_55/O
INFO: [Physopt 32-662] Processed net douta[25]_alias_1.  Did not re-place instance PCM_TX_i_55_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[57]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[57]_C_i_1_replica/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[17]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[17]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[51].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[51]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[42].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[42]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[42]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[42]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[18].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[18]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[52].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[52]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[47].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[47]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[49]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[60]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[60]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[49]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[49]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[50].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[50]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[50]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[50]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[9]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[9]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[13]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[13]_C_i_1_replica/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[10]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[10]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[54].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[54]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[54]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[54]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[31].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[31]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P/Q
INFO: [Physopt 32-662] Processed net p_0_in[19].  Did not re-place instance PCM_TX_i_53/O
INFO: [Physopt 32-662] Processed net douta[27]_alias_1.  Did not re-place instance PCM_TX_i_53_psbram_1/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[41].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[41]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[44].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[44]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[44]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[44]_C/Q
INFO: [Physopt 32-662] Processed net douta[27]_alias_2.  Did not re-place instance PCM_TX_i_53_psbram_2/Q
INFO: [Physopt 32-661] Optimized 6 nets.  Re-placed 15 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 15 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.216 | TNS=-836.273 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12704 ; free virtual = 19506
Phase 16 Multi Cell Placement Optimization | Checksum: 153b9ec3a

Time (s): cpu = 00:03:35 ; elapsed = 00:00:40 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12704 ; free virtual = 19506

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 16 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net PCM_TX_i_30_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_16_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_44_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_32_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_28_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_25_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_33_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_12_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_38_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_42_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_18_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_10_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_29_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PCM_TX_i_1_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12702 ; free virtual = 19505
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12702 ; free virtual = 19505
Phase 17 Rewire | Checksum: f59e3ade

Time (s): cpu = 00:03:35 ; elapsed = 00:00:40 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12702 ; free virtual = 19505

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-601] Processed net PCM_TX/inst/FIFO_A/p_2_in[26]. Net driver PCM_TX/inst/FIFO_A/Data_Out[26]_C_i_1 was replaced.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net PCM_TX/inst/FIFO_A/p_2_in[60]. Net driver PCM_TX/inst/FIFO_A/Data_Out[60]_C_i_1 was replaced.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_24 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_11 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_29 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_36 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[20] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[51] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_22 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[42] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_38 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_12 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[52] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_17 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[47]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_15 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[49] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_31 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_14 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[50] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_43 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_10 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[54] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_25 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net p_0_in[19]. Replicated 2 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_23 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 4 nets. Created 3 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.216 | TNS=-835.535 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12706 ; free virtual = 19509
Phase 18 Critical Cell Optimization | Checksum: 215d1209a

Time (s): cpu = 00:03:44 ; elapsed = 00:00:42 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12706 ; free virtual = 19509

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 215d1209a

Time (s): cpu = 00:03:44 ; elapsed = 00:00:42 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12706 ; free virtual = 19508

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 215d1209a

Time (s): cpu = 00:03:44 ; elapsed = 00:00:42 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12706 ; free virtual = 19508

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 215d1209a

Time (s): cpu = 00:03:44 ; elapsed = 00:00:42 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12705 ; free virtual = 19508

Phase 22 Shift Register Optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.216 | TNS=-835.534 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12706 ; free virtual = 19508
Phase 22 Shift Register Optimization | Checksum: 110802b7a

Time (s): cpu = 00:03:44 ; elapsed = 00:00:42 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12706 ; free virtual = 19508

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 110802b7a

Time (s): cpu = 00:03:44 ; elapsed = 00:00:42 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12706 ; free virtual = 19508

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 110802b7a

Time (s): cpu = 00:03:44 ; elapsed = 00:00:42 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12706 ; free virtual = 19509

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 110802b7a

Time (s): cpu = 00:03:44 ; elapsed = 00:00:42 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12706 ; free virtual = 19508

Phase 26 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 110802b7a

Time (s): cpu = 00:03:44 ; elapsed = 00:00:42 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12706 ; free virtual = 19508

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 5 nets.  Swapped 61 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 61 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.216 | TNS=-835.487 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12707 ; free virtual = 19509
Phase 27 Critical Pin Optimization | Checksum: 110802b7a

Time (s): cpu = 00:03:45 ; elapsed = 00:00:42 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12707 ; free virtual = 19509

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: 110802b7a

Time (s): cpu = 00:03:45 ; elapsed = 00:00:42 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12706 ; free virtual = 19509

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14].  Did not re-place instance PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_14_lopt_merged
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_21.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[43].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[43]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/xlnx_opt__43.  Did not re-place instance PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_14_lopt_merged
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[11].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[11]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_45_repN.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_2_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[11]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[11]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[10].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[10]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_46_repN.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_2_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_30.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[25]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[26].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[26]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[26]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[26]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_24.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/srlopt_n.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_srlopt
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_11.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[52]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[53]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[53]_C_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[53]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[53]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_29.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[27]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[27]_C_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_39.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[17].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[17]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_36.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[20].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[20]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[20]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[20]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_42.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[14].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[14]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_7.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[56]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[57]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[57]_C_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[57]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[57]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[17]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[17]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_13.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[51].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[51]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_22.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[41]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[42].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[42]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[42]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[42]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_38.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[18].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[18]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[18]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[18]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_12.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[52].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[52]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_15.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[49]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[49]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[49]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_31.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_14.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[50].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[50]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[50]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[50]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_43.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[13]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[13]_C_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[10]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[10]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_10.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[53]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[54].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[54]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[54]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[54]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_25.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[31].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[31]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_23.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[40]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[41].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[41]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[44].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[44]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[44]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[44]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_3.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[60]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[61].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[61]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[61]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[61]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_28.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[28].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[28]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_33.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[22]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_6.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[23].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[23]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[58].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[58]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[23]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[23]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[58]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[58]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[54]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[54]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_5.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[58]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[59].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[59]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[59]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[59]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_44.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[12]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[12]_C_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[12]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[12]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[41]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[41]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[28]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[28]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[58]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[58]_C_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[58]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[58]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_32.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[24]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[24]_C_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[25]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[25]_C_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[24]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[24]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[25]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[25]_C
INFO: [Physopt 32-662] Processed net p_0_in[5].  Did not re-place instance PCM_TX_i_67
INFO: [Physopt 32-662] Processed net PCM_TX_i_43_n_0.  Did not re-place instance PCM_TX_i_43
INFO: [Physopt 32-662] Processed net douta[13]_alias_1.  Did not re-place instance PCM_TX_i_67_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_1.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[62]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_37.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[63].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[63]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[19]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[19]_C_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[63]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[63]_P
INFO: [Physopt 32-662] Processed net PCM_TX_i_31_n_0.  Did not re-place instance PCM_TX_i_31
INFO: [Physopt 32-662] Processed net p_0_in[17].  Did not re-place instance PCM_TX_i_55
INFO: [Physopt 32-662] Processed net douta[25]_alias_1.  Did not re-place instance PCM_TX_i_55_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_2.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[61]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[62]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[62]_C_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[62]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[62]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[57].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[57]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[23]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[23]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[57]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[57]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_4.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[60].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[60]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[60]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[60]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_17.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[47]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[47]_C_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_34.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[22].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[22]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_16.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[47]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[48].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[48]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[62].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[62]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_8.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[56].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[56]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[56]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[56]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[13].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[13]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_26.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[30].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[30]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[9].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[9]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_47.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[9]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[9]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[60]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[60]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[9]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[9]_C
INFO: [Physopt 32-662] Processed net PCM_TX_i_44_n_0.  Did not re-place instance PCM_TX_i_44
INFO: [Physopt 32-662] Processed net p_0_in[4].  Did not re-place instance PCM_TX_i_68
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_35.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[21].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[21]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_36_n_0.  Did not re-place instance PCM_TX_i_36
INFO: [Physopt 32-662] Processed net p_0_in[12].  Did not re-place instance PCM_TX_i_60
INFO: [Physopt 32-662] Processed net douta[20]_alias_1.  Did not re-place instance PCM_TX_i_60_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[21]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[21]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[59]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[59]_C_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[59]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[59]_P
INFO: [Physopt 32-662] Processed net p_0_in[0].  Did not re-place instance PCM_TX_i_72
INFO: [Physopt 32-662] Processed net douta[8]_alias.  Did not re-place instance PCM_TX_i_72_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[15].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[15]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[15]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[15]_C
INFO: [Physopt 32-662] Processed net PCM_TX_i_47_n_0.  Did not re-place instance PCM_TX_i_47
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_9.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[55].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[55]_C_i_1
INFO: [Physopt 32-662] Processed net p_0_in[1].  Did not re-place instance PCM_TX_i_71
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[27].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[27]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C
INFO: [Physopt 32-662] Processed net p_0_in[18]_repN.  Did not re-place instance PCM_TX_i_54_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P
INFO: [Physopt 32-662] Processed net PCM_TX_i_22_n_0.  Did not re-place instance PCM_TX_i_22
INFO: [Physopt 32-662] Processed net p_0_in[2].  Did not re-place instance PCM_TX_i_70
INFO: [Physopt 32-662] Processed net douta[10]_alias_1.  Did not re-place instance PCM_TX_i_70_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[30]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[30]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_40.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[16].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[16]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P
INFO: [Physopt 32-662] Processed net douta[10]_alias.  Did not re-place instance PCM_TX_i_70_psbram
INFO: [Physopt 32-662] Processed net PCM_TX_i_16_n_0.  Did not re-place instance PCM_TX_i_16
INFO: [Physopt 32-662] Processed net p_0_in[8].  Did not re-place instance PCM_TX_i_64
INFO: [Physopt 32-662] Processed net PCM_TX_i_34_n_0.  Did not re-place instance PCM_TX_i_34
INFO: [Physopt 32-662] Processed net PCM_TX_i_11_n_0.  Did not re-place instance PCM_TX_i_11
INFO: [Physopt 32-662] Processed net p_0_in[13].  Did not re-place instance PCM_TX_i_59
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[24].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[24]_C_i_1
INFO: [Physopt 32-662] Processed net douta[21]_alias_1.  Did not re-place instance PCM_TX_i_59_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C
INFO: [Physopt 32-662] Processed net douta[21]_alias_2.  Did not re-place instance PCM_TX_i_59_psbram_2
INFO: [Physopt 32-662] Processed net p_0_in[16].  Did not re-place instance PCM_TX_i_56
INFO: [Physopt 32-662] Processed net PCM_TX_i_32_n_0.  Did not re-place instance PCM_TX_i_32
INFO: [Physopt 32-662] Processed net douta[24]_alias_1.  Did not re-place instance PCM_TX_i_56_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_30_n_0.  Did not re-place instance PCM_TX_i_30
INFO: [Physopt 32-662] Processed net p_0_in[18].  Did not re-place instance PCM_TX_i_54
INFO: [Physopt 32-662] Processed net douta[8]_alias_1.  Did not re-place instance PCM_TX_i_72_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_46_n_0.  Did not re-place instance PCM_TX_i_46
INFO: [Physopt 32-662] Processed net douta[24]_alias_2.  Did not re-place instance PCM_TX_i_56_psbram_2
INFO: [Physopt 32-662] Processed net douta[13]_alias.  Did not re-place instance PCM_TX_i_67_psbram
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_27.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[29].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[29]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX_i_28_n_0.  Did not re-place instance PCM_TX_i_28
INFO: [Physopt 32-662] Processed net p_0_in[20].  Did not re-place instance PCM_TX_i_52
INFO: [Physopt 32-662] Processed net douta[28]_alias_1.  Did not re-place instance PCM_TX_i_52_psbram_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[29]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[29]_P
INFO: [Physopt 32-662] Processed net p_0_in[15].  Did not re-place instance PCM_TX_i_57
INFO: [Physopt 32-662] Processed net PCM_TX_i_33_n_0.  Did not re-place instance PCM_TX_i_33
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[53].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[53]_C_i_1
INFO: [Physopt 32-662] Processed net douta[23]_alias_2.  Did not re-place instance PCM_TX_i_57_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[53]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[53]_C
INFO: [Physopt 32-662] Processed net PCM_TX_i_25_n_0.  Did not re-place instance PCM_TX_i_25
INFO: [Physopt 32-662] Processed net PCM_TX_i_40_n_0.  Did not re-place instance PCM_TX_i_40
INFO: [Physopt 32-662] Processed net p_0_in[23].  Did not re-place instance PCM_TX_i_49
INFO: [Physopt 32-662] Processed net PCM_TX_i_4_n_0.  Did not re-place instance PCM_TX_i_4
INFO: [Physopt 32-662] Processed net PCM_TX_i_2_n_0.  Did not re-place instance PCM_TX_i_2
INFO: [Physopt 32-662] Processed net p_0_in[22].  Did not re-place instance PCM_TX_i_50
INFO: [Physopt 32-662] Processed net douta[30]_alias_1.  Did not re-place instance PCM_TX_i_50_psbram_1
INFO: [Physopt 32-662] Processed net douta[25]_alias_2.  Did not re-place instance PCM_TX_i_55_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_18.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[45]_LDC_i_2_rewire
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[46].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[46]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[46]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[46]_P
INFO: [Physopt 32-662] Processed net douta[30]_alias_2.  Did not re-place instance PCM_TX_i_50_psbram_2
INFO: [Physopt 32-662] Processed net douta[9]_alias.  Did not re-place instance PCM_TX_i_71_psbram
INFO: [Physopt 32-662] Processed net PCM_TX_i_12_n_0.  Did not re-place instance PCM_TX_i_12
INFO: [Physopt 32-662] Processed net douta[20]_alias_2.  Did not re-place instance PCM_TX_i_60_psbram_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[45].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[45]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[45]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[45]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[47].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[47]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[47]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[47]_P
INFO: [Physopt 32-662] Processed net p_0_in[3].  Did not re-place instance PCM_TX_i_69
INFO: [Physopt 32-662] Processed net PCM_TX_i_45_n_0.  Did not re-place instance PCM_TX_i_45
INFO: [Physopt 32-662] Processed net douta[11]_alias.  Did not re-place instance PCM_TX_i_69_psbram
INFO: [Physopt 32-661] Optimized 17 nets.  Re-placed 17 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 17 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 17 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.216 | TNS=-834.490 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12703 ; free virtual = 19506
Phase 29 Single Cell Placement Optimization | Checksum: ffb0d3cd

Time (s): cpu = 00:04:24 ; elapsed = 00:00:49 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12703 ; free virtual = 19506

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[43].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[43]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[11].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[11]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[10].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[10]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[53]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[53]_C_i_1_replica/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[27]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[27]_C_i_1_replica/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[17].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[17]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[20].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[20]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[20]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[20]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[14].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[14]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[57]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[57]_C_i_1_replica/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[17]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[17]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[51].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[51]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[42].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[42]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[42]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[42]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[18].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[18]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[52].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[52]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[49]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[49]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[49]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[50].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[50]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[50]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[50]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[32].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[13]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[13]_C_i_1_replica/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[10]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[10]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[54].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[54]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[54]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[54]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[31].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[31]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[41].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[41]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[61].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[61]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[23].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[23]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[58].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[58]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[54]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[54]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[59].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[59]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[12]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[12]_C_i_1_replica/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[41]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[41]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[28]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[28]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[58]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[58]_C_i_1_replica/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[24]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[24]_C_i_1_replica/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[25]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[25]_C_i_1_replica/O
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 6 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 6 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.216 | TNS=-833.941 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12700 ; free virtual = 19502
Phase 30 Multi Cell Placement Optimization | Checksum: 1c11d3e12

Time (s): cpu = 00:04:50 ; elapsed = 00:00:54 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12700 ; free virtual = 19502

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 1c11d3e12

Time (s): cpu = 00:04:50 ; elapsed = 00:00:54 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12700 ; free virtual = 19502

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.216 | TNS=-833.941 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14] was not replicated.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14].  Did not re-place instance PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_14_lopt_merged
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[43].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[43]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[43].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[43]_C_i_1/O
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[43] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/p_2_in[43]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_21.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_2
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_21 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/nReset_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[42]_LDC_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[60]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[60]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[60]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[60]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[60]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14].  Did not re-place instance PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_14_lopt_merged
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[43].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[43]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[43].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[43]_C_i_1/O
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/p_2_in[43]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_21.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_2
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/nReset_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[42]_LDC_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[60]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[60]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[60]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[60]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[60]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.216 | TNS=-833.941 |
Phase 32 Critical Path Optimization | Checksum: 15f3c1a0e

Time (s): cpu = 00:04:55 ; elapsed = 00:00:55 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12700 ; free virtual = 19502

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: 15f3c1a0e

Time (s): cpu = 00:04:55 ; elapsed = 00:00:55 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12700 ; free virtual = 19502
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12700 ; free virtual = 19502
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-5.216 | TNS=-833.941 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Single Cell Placement   |          0.254  |         16.603  |            0  |              0  |                   180  |           0  |           4  |  00:00:27  |
|  Multi Cell Placement    |          0.007  |          0.719  |            0  |              0  |                    38  |           0  |           4  |  00:00:20  |
|  Rewire                  |          0.000  |          1.708  |            0  |              0  |                    14  |           0  |           3  |  00:00:02  |
|  Critical Cell           |          0.000  |          3.990  |           17  |              0  |                    20  |           0  |           3  |  00:00:05  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.002  |            1  |              0  |                     1  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.047  |            0  |              0  |                     5  |           0  |           1  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Total                   |          0.261  |         23.069  |           18  |              0  |                   258  |           0  |          32  |  00:00:55  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12700 ; free virtual = 19502
Ending Physical Synthesis Task | Checksum: 1049fe471

Time (s): cpu = 00:04:55 ; elapsed = 00:00:55 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12700 ; free virtual = 19502
INFO: [Common 17-83] Releasing license: Implementation
1536 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:04:55 ; elapsed = 00:00:55 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12700 ; free virtual = 19503
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12694 ; free virtual = 19498
INFO: [Common 17-1381] The checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/DAC_Array_Tester_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 2740c45d ConstDB: 0 ShapeSum: c8e69673 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1588ae573

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12624 ; free virtual = 19427
Post Restoration Checksum: NetGraph: 697aa003 NumContArr: ef104570 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1588ae573

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12625 ; free virtual = 19429

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1588ae573

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12593 ; free virtual = 19396

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1588ae573

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12593 ; free virtual = 19396
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1cd8f7bdd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12585 ; free virtual = 19388
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.098 | TNS=-813.689| WHS=-0.231 | THS=-5.239 |

Phase 2 Router Initialization | Checksum: 1c6cc7b3f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12585 ; free virtual = 19388

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.107264 %
  Global Horizontal Routing Utilization  = 0.0882353 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 636
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 580
  Number of Partially Routed Nets     = 56
  Number of Node Overlaps             = 85


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1c6cc7b3f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12585 ; free virtual = 19388
Phase 3 Initial Routing | Checksum: 150737f7e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12584 ; free virtual = 19387
INFO: [Route 35-580] Design has 3 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_A/Data_Out_reg[18]_C/D|
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P/D|
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_A/Data_Out_reg[16]_C/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.556 | TNS=-874.528| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19b27bc9b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12579 ; free virtual = 19382

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.574 | TNS=-876.125| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 9b6dc03b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12579 ; free virtual = 19383
Phase 4 Rip-up And Reroute | Checksum: 9b6dc03b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12579 ; free virtual = 19383

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 9b6dc03b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12579 ; free virtual = 19382
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.556 | TNS=-874.528| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1c72f2d10

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12580 ; free virtual = 19383

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c72f2d10

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12580 ; free virtual = 19383
Phase 5 Delay and Skew Optimization | Checksum: 1c72f2d10

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12580 ; free virtual = 19383

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c4df1392

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12580 ; free virtual = 19383
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.519 | TNS=-873.826| WHS=0.106  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c4df1392

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12580 ; free virtual = 19383
Phase 6 Post Hold Fix | Checksum: 1c4df1392

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12580 ; free virtual = 19383

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: dce599c0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12579 ; free virtual = 19382
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.519 | TNS=-873.826| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: dce599c0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12579 ; free virtual = 19382

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.371481 %
  Global Horizontal Routing Utilization  = 0.37454 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 41.4414%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 36.9369%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 33.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 27.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: dce599c0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12580 ; free virtual = 19383

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: dce599c0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12578 ; free virtual = 19381

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 59375e28

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12578 ; free virtual = 19381

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12613 ; free virtual = 19416
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.473. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 18342b2d3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12632 ; free virtual = 19435
Phase 11 Incr Placement Change | Checksum: 59375e28

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12632 ; free virtual = 19436

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 59de1ea6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12632 ; free virtual = 19436

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 83eb2dd6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12606 ; free virtual = 19409

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 83eb2dd6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12576 ; free virtual = 19380

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 7f630364

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12576 ; free virtual = 19380

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 1e939eef0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12573 ; free virtual = 19377
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.463 | TNS=-867.341| WHS=-0.231 | THS=-5.210 |

Phase 13 Router Initialization | Checksum: 1da1abba6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12573 ; free virtual = 19376

Phase 14 Initial Routing

Phase 14.1 Global Routing
Phase 14.1 Global Routing | Checksum: 1da1abba6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12571 ; free virtual = 19375
Phase 14 Initial Routing | Checksum: 1a6acb2ea

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12572 ; free virtual = 19375
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      MCK |                      BCK |                            PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_srlopt/D|
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_A/Data_Out_reg[16]_C/D|
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P/D|
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_A/Data_Out_reg[18]_C/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.474 | TNS=-874.933| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 11aabcbdd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12572 ; free virtual = 19375

Phase 15.2 Global Iteration 1
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.474 | TNS=-872.226| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: d48d69cc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12572 ; free virtual = 19375
Phase 15 Rip-up And Reroute | Checksum: d48d69cc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12572 ; free virtual = 19375

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: d48d69cc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12572 ; free virtual = 19375
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.474 | TNS=-872.226| WHS=N/A    | THS=N/A    |

Phase 16.1 Delay CleanUp | Checksum: 110bf4e49

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12571 ; free virtual = 19375

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 110bf4e49

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12571 ; free virtual = 19375
Phase 16 Delay and Skew Optimization | Checksum: 110bf4e49

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12571 ; free virtual = 19374

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: aca6890c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12571 ; free virtual = 19374
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.450 | TNS=-867.976| WHS=0.106  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: aca6890c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12571 ; free virtual = 19374
Phase 17 Post Hold Fix | Checksum: aca6890c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12571 ; free virtual = 19374

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 1246a006c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12571 ; free virtual = 19374
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.450 | TNS=-867.976| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 1246a006c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12571 ; free virtual = 19374

Phase 19 Route finalize
Phase 19 Route finalize | Checksum: 1246a006c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12571 ; free virtual = 19374

Phase 20 Verifying routed nets
Phase 20 Verifying routed nets | Checksum: 1246a006c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12570 ; free virtual = 19373

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 17ff42297

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12570 ; free virtual = 19374

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-5.449 | TNS=-867.912| WHS=0.122  | THS=0.000  |

Phase 22 Post Router Timing | Checksum: 1ab446dc0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12570 ; free virtual = 19373
CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12638 ; free virtual = 19442
INFO: [Common 17-83] Releasing license: Implementation
1566 Infos, 122 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12638 ; free virtual = 19442
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3164.148 ; gain = 0.000 ; free physical = 12634 ; free virtual = 19440
INFO: [Common 17-1381] The checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/DAC_Array_Tester_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file DAC_Array_Tester_drc_routed.rpt -pb DAC_Array_Tester_drc_routed.pb -rpx DAC_Array_Tester_drc_routed.rpx
Command: report_drc -file DAC_Array_Tester_drc_routed.rpt -pb DAC_Array_Tester_drc_routed.pb -rpx DAC_Array_Tester_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/DAC_Array_Tester_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file DAC_Array_Tester_methodology_drc_routed.rpt -pb DAC_Array_Tester_methodology_drc_routed.pb -rpx DAC_Array_Tester_methodology_drc_routed.rpx
Command: report_methodology -file DAC_Array_Tester_methodology_drc_routed.rpt -pb DAC_Array_Tester_methodology_drc_routed.pb -rpx DAC_Array_Tester_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/cameron/PhaseArraySpeaker/Firmware/Signal_Buffer_PLUS_DAC_Experiment/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/DAC_Array_Tester_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file DAC_Array_Tester_power_routed.rpt -pb DAC_Array_Tester_power_summary_routed.pb -rpx DAC_Array_Tester_power_routed.rpx
Command: report_power -file DAC_Array_Tester_power_routed.rpt -pb DAC_Array_Tester_power_summary_routed.pb -rpx DAC_Array_Tester_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1578 Infos, 122 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file DAC_Array_Tester_route_status.rpt -pb DAC_Array_Tester_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file DAC_Array_Tester_timing_summary_routed.rpt -pb DAC_Array_Tester_timing_summary_routed.pb -rpx DAC_Array_Tester_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file DAC_Array_Tester_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file DAC_Array_Tester_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file DAC_Array_Tester_bus_skew_routed.rpt -pb DAC_Array_Tester_bus_skew_routed.pb -rpx DAC_Array_Tester_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Oct 17 15:57:54 2021...
