$date
	Sun Aug 24 23:00:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module TB_ASYNC_FIFO $end
$var wire 16 ! rd_data [15:0] $end
$var wire 1 " full $end
$var wire 1 # empty $end
$var reg 1 $ rd_clk $end
$var reg 1 % rd_en $end
$var reg 1 & rd_rst_n $end
$var reg 1 ' wr_clk $end
$var reg 16 ( wr_data [15:0] $end
$var reg 1 ) wr_en $end
$var reg 1 * wr_rst_n $end
$var integer 32 + i [31:0] $end
$scope module dut $end
$var wire 1 $ rd_clk $end
$var wire 1 % rd_en $end
$var wire 4 , rd_ptr_gray [3:0] $end
$var wire 1 & rd_rst_n $end
$var wire 1 ' wr_clk $end
$var wire 16 - wr_data [15:0] $end
$var wire 1 ) wr_en $end
$var wire 4 . wr_ptr_gray [3:0] $end
$var wire 1 * wr_rst_n $end
$var wire 3 / wr_addr [2:0] $end
$var wire 4 0 rd_ptr_bin_sync [3:0] $end
$var wire 3 1 rd_addr [2:0] $end
$var reg 1 # empty $end
$var reg 1 " full $end
$var reg 16 2 rd_data [15:0] $end
$var reg 4 3 rd_ptr [3:0] $end
$var reg 4 4 rd_ptr_gray_sync1 [3:0] $end
$var reg 4 5 rd_ptr_gray_sync2 [3:0] $end
$var reg 4 6 wr_ptr [3:0] $end
$var reg 4 7 wr_ptr_gray_sync1 [3:0] $end
$var reg 4 8 wr_ptr_gray_sync2 [3:0] $end
$scope begin genblk1[0] $end
$upscope $end
$scope begin genblk1[1] $end
$upscope $end
$scope begin genblk1[2] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
bx +
0*
0)
b0 (
0'
0&
0%
0$
1#
0"
b0 !
$end
#5
1'
#7
1$
#10
0'
#14
0$
#15
1'
#20
0'
#21
1$
#25
1'
#28
0$
#30
0'
#35
1'
1$
#40
0'
#42
0$
#45
1'
#49
1$
#50
0'
#55
1'
#56
0$
#60
0'
#63
1$
#65
1'
#70
0'
0$
#75
1'
#77
1$
#80
0'
#84
0$
#85
1'
#90
0'
#91
1$
#95
1'
#98
0$
#100
0'
1&
1*
#105
1'
1$
#110
0'
#112
0$
#115
1'
#119
1$
#120
0'
#125
1'
#126
0$
#130
0'
#133
1$
#135
1'
#140
0'
0$
#145
1'
#147
1$
#150
0'
#154
0$
#155
1'
#160
0'
#161
1$
#165
1'
#168
0$
#170
0'
#175
1'
1$
#180
0'
#182
0$
#185
1'
#189
1$
#190
0'
#195
1'
#196
0$
#200
0'
b0 +
#203
1$
#205
b1100100 (
b1100100 -
1)
1'
#206
b1 +
#210
0'
0$
#215
b1 /
b1 .
b1 6
b1100101 (
b1100101 -
1'
#216
b10 +
#217
b1 7
1$
#220
0'
#224
0$
#225
b10 /
b11 .
b10 6
b1100110 (
b1100110 -
1'
#226
b11 +
#230
0'
#231
b1 8
b11 7
1$
#235
b11 /
b10 .
b11 6
b1100111 (
b1100111 -
1'
#236
b100 +
#238
0$
#240
0'
#245
b100 /
b110 .
b100 6
b11 8
b10 7
0#
0)
1'
1$
#250
0'
#252
0$
#255
1'
#259
b10 8
b110 7
1$
#260
0'
#265
1'
#266
0$
#270
0'
#273
b110 8
1$
#275
1'
#280
0'
0$
#285
1'
#287
1$
#290
0'
#294
0$
#295
1'
#300
0'
#301
1$
#305
1'
#308
0$
#310
0'
#315
1'
1$
#320
0'
#322
0$
#325
1'
#329
1$
#330
0'
#335
1'
#336
0$
#340
0'
#343
1$
#345
1'
#350
0'
0$
#355
1'
#357
1$
#360
0'
#364
0$
#365
1'
#370
0'
#371
1$
#375
1'
#378
0$
#380
0'
#385
1'
1$
#390
0'
#392
0$
#395
1'
#399
1$
#400
0'
#405
1'
#406
0$
#410
0'
#413
1$
#415
1'
#420
0'
0$
#425
1'
#427
1$
#430
0'
#434
0$
#435
1'
#440
0'
#441
1$
#445
1'
b0 +
#448
0$
#450
0'
#455
b1 1
b1 ,
b1100101 !
b1100101 2
b1 3
1%
1'
1$
#460
0'
#462
0$
#465
b1 4
1'
#469
0%
1$
#470
b1 +
0'
#475
b1 0
b1 5
1'
#476
0$
#480
0'
#483
b10 1
b11 ,
b1100110 !
b1100110 2
b10 3
1%
1$
#485
b11 4
1'
#490
0'
0$
#495
b10 0
b11 5
1'
#497
0%
1$
#498
b10 +
#500
0'
#504
0$
#505
1'
#510
0'
#511
b11 1
b10 ,
b1100111 !
b1100111 2
b11 3
1%
1$
#515
b10 4
1'
#518
0$
#520
0'
#525
b11 0
b10 5
0%
1'
1$
#526
b11 +
#530
0'
#532
0$
#535
1'
#539
b100 1
b110 ,
bx !
bx 2
b100 3
1%
1$
#540
0'
#545
b110 4
1'
#546
0$
#550
0'
#553
0%
1$
#554
b100 +
#555
b100 0
b110 5
1'
#560
0'
0$
#565
1'
#567
1$
#570
0'
#574
0$
#575
1'
#580
0'
#581
1$
#585
1'
#588
0$
#590
0'
#595
1'
1$
#600
0'
#602
0$
#605
1'
#609
1$
#610
0'
#615
1'
#616
0$
#620
0'
#623
1$
#625
1'
#630
0'
0$
#635
1'
#637
1$
#640
0'
#644
0$
#645
1'
#650
0'
#651
1$
#654
