`timescale 1ns/1ps
module axi4lite_testbench;

    // Parameters
    parameter ADDR_WIDTH = 32;
    parameter DATA_WIDTH = 32;
    parameter CLK_PERIOD = 10;  // 100 MHz clock

    // Clock and reset
    reg ACLK;
    reg ARESETN;

    // Master user interface
    reg                  start_write;
    reg                  start_read;
    reg [ADDR_WIDTH-1:0] addr;
    reg [DATA_WIDTH-1:0] write_data;
    reg [3:0]            write_strb;
    wire [DATA_WIDTH-1:0] read_data;
    wire                  write_done;
    wire                  read_done;
    wire [1:0]            write_resp;
    wire [1:0]            read_resp;

    // Test statistics
    integer passed_tests = 0;
    integer failed_tests = 0;
    integer total_tests = 0;

    // Helper flag for exiting loops (compatible with old Verilog)
    reg stop_flag;

    // Variables that must be declared at module scope (not inside procedural blocks)
    integer idx;
    reg [DATA_WIDTH-1:0] randdata;

    // Instantiate the complete system
    axi4lite_system #(
        .ADDR_WIDTH(ADDR_WIDTH),
        .DATA_WIDTH(DATA_WIDTH)
    ) dut (
        .ACLK(ACLK),
        .ARESETN(ARESETN),
        .start_write(start_write),
        .start_read(start_read),
        .addr(addr),
        .write_data(write_data),
        .write_strb(write_strb),
        .read_data(read_data),
        .write_done(write_done),
        .read_done(read_done),
        .write_resp(write_resp),
        .read_resp(read_resp)
    );

    initial begin
        ACLK = 0;
        forever #(CLK_PERIOD/2) ACLK = ~ACLK;
    end

    //======================================================================
    // Task: Write Transaction
    //======================================================================
    task automatic axi_write;
        input [ADDR_WIDTH-1:0] wr_addr;
        input [DATA_WIDTH-1:0] wr_data;
        input [3:0]            wr_strb;
        begin
            @(posedge ACLK);
            start_write <= 1;
            addr <= wr_addr;
            write_data <= wr_data;
            write_strb <= wr_strb;

            @(posedge ACLK);
            start_write <= 0;

            // Wait for write completion
            wait(write_done);
            @(posedge ACLK);

            $display("[%0t] WRITE: Addr=0x%08h, Data=0x%08h, Strb=%b, Resp=%s",
                     $time, wr_addr, wr_data, wr_strb,
                     (write_resp == 2'b00) ? "OKAY" :
                     (write_resp == 2'b10) ? "SLVERR" : "UNKNOWN");
        end
    endtask

    //======================================================================
    // Task: Read Transaction
    //======================================================================
    task automatic axi_read;
        input  [ADDR_WIDTH-1:0] rd_addr;
        output [DATA_WIDTH-1:0] rd_data;
        begin
            @(posedge ACLK);
            start_read <= 1;
            addr <= rd_addr;

            @(posedge ACLK);
            start_read <= 0;

            // Wait for read completion
            wait(read_done);
            rd_data = read_data;
            @(posedge ACLK);

            $display("[%0t] READ:  Addr=0x%08h, Data=0x%08h, Resp=%s",
                     $time, rd_addr, rd_data,
                     (read_resp == 2'b00) ? "OKAY" :
                     (read_resp == 2'b10) ? "SLVERR" : "UNKNOWN");
        end
    endtask

    //======================================================================
    // Task: Write-Read-Verify
    //======================================================================
    task automatic write_read_verify;
        input [ADDR_WIDTH-1:0] test_addr;
        input [DATA_WIDTH-1:0] test_data;
        input [3:0]            test_strb;
        input [255:0]          test_name;
        reg [DATA_WIDTH-1:0] readback_data;
        reg [DATA_WIDTH-1:0] expected_data;
        begin
            total_tests = total_tests + 1;
            $display("\n--- TEST %0d: %s ---", total_tests, test_name);

            // Write
            axi_write(test_addr, test_data, test_strb);

            // Read back
            axi_read(test_addr, readback_data);

            // Calculate expected data based on strobe (simple model: strobe overwrites bytes)
            expected_data = test_data;

            // Verify
            if (readback_data === expected_data && write_resp == 2'b00 && read_resp == 2'b00) begin
                $display("PASS: Data verified successfully");
                passed_tests = passed_tests + 1;
            end else begin
                $display("FAIL: Expected 0x%08h, Got 0x%08h", expected_data, readback_data);
                failed_tests = failed_tests + 1;
            end
        end
    endtask

    //======================================================================
    // Main Test Sequence
    //======================================================================
    reg [DATA_WIDTH-1:0] temp_data;
    integer i;

    initial begin
        // Initialize signals
        ARESETN = 0;
        start_write = 0;
        start_read = 0;
        addr = 0;
        write_data = 0;
        write_strb = 4'b1111;
        stop_flag = 0;

        // Generate VCD file for waveform viewing
        $dumpfile("axi4lite_system.vcd");
        $dumpvars(0, axi4lite_testbench);

        // Reset sequence
        repeat(5) @(posedge ACLK);
        ARESETN = 1;
        repeat(3) @(posedge ACLK);

        // TEST 1: Basic Write-Read to Single Register
        write_read_verify(32'h00000000, 32'hDEADBEEF, 4'b1111,
                         "Basic Write-Read Test");

        // TEST 2: Sequential Writes to Multiple Registers
        total_tests = total_tests + 1;
        $display("\n--- TEST %0d: Sequential Register Writes ---", total_tests);
        for (i = 0; i < 8; i = i + 1) begin
            axi_write(i*4, 32'hA0000000 + i, 4'b1111);
        end

        // Verify all registers
        for (i = 0; i < 8; i = i + 1) begin
            axi_read(i*4, temp_data);
            if (temp_data === (32'hA0000000 + i)) begin
                $display("  Register %0d: PASS", i);
            end else begin
                $display("  Register %0d: FAIL (Expected 0x%08h, Got 0x%08h)",
                         i, 32'hA0000000 + i, temp_data);
                failed_tests = failed_tests + 1;
            end
        end
        passed_tests = passed_tests + 1;

        // TEST 3: Byte-Enable Write (Partial Write)
        total_tests = total_tests + 1;
        $display("\n--- TEST %0d: Byte-Enable Write ---", total_tests);

        // Write full word
        axi_write(32'h00000010, 32'h00000000, 4'b1111);

        // Write only byte 0 (LSB)
        axi_write(32'h00000010, 32'h12345678, 4'b0001);
        axi_read(32'h00000010, temp_data);
        if (temp_data === 32'h00000078) begin
            $display("  Byte 0 write: PASS");
            passed_tests = passed_tests + 1;
        end else begin
            $display("  Byte 0 write: FAIL (Expected 0x00000078, Got 0x%08h)", temp_data);
            failed_tests = failed_tests + 1;
        end

        // TEST 4: Overwrite Register
        write_read_verify(32'h00000000, 32'h5555AAAA, 4'b1111,
                         "Register Overwrite Test");

        // TEST 5: Back-to-Back Writes
        total_tests = total_tests + 1;
        $display("\n--- TEST %0d: Back-to-Back Operations ---", total_tests);
        axi_write(32'h00000020, 32'h11111111, 4'b1111);
        axi_write(32'h00000024, 32'h22222222, 4'b1111);
        axi_write(32'h00000028, 32'h33333333, 4'b1111);

        axi_read(32'h00000020, temp_data);
        axi_read(32'h00000024, temp_data);
        axi_read(32'h00000028, temp_data);

        $display("  Back-to-back operations: PASS");
        passed_tests = passed_tests + 1;

        // TEST 7: All Registers Write-Read Pattern
        total_tests = total_tests + 1;
        $display("\n--- TEST %0d: All Registers Pattern Test ---", total_tests);

        // Write pattern
        for (i = 0; i < 16; i = i + 1) begin
            axi_write(i*4, 32'hBEEF0000 + i, 4'b1111);
        end

        // Read and verify pattern (using stop_flag to exit early if mismatch)
        stop_flag = 0;
        for (i = 0; i < 16 && stop_flag == 0; i = i + 1) begin
            axi_read(i*4, temp_data);
            if (temp_data !== (32'hBEEF0000 + i)) begin
                $display("  Register %0d: FAIL", i);
                failed_tests = failed_tests + 1;
                stop_flag = 1;
            end
        end
        if (stop_flag == 0) begin
            $display("  All 16 registers: PASS");
            passed_tests = passed_tests + 1;
        end else begin
            $display("  All 16 registers: FAIL (one or more mismatches)");
        end

        // TEST 8: Alternating Write-Read (using stop_flag)
        total_tests = total_tests + 1;
        $display("\n--- TEST %0d: Alternating Write-Read ---", total_tests);

        stop_flag = 0;
        for (i = 0; i < 8 && stop_flag == 0; i = i + 1) begin
            axi_write(i*4, 32'hCAFE0000 + i, 4'b1111);
            axi_read(i*4, temp_data);
            if (temp_data !== (32'hCAFE0000 + i)) begin
                $display("  Iteration %0d: FAIL", i);
                failed_tests = failed_tests + 1;
                stop_flag = 1;
            end
        end
        if (stop_flag == 0) begin
            $display("  Alternating operations: PASS");
            passed_tests = passed_tests + 1;
        end else begin
            $display("  Alternating operations: FAIL (one or more mismatches)");
        end

        // TEST 9: Stress Test - Random Access
        total_tests = total_tests + 1;
        $display("\n--- TEST %0d: Random Access Stress Test ---", total_tests);

        for (i = 0; i < 20; i = i + 1) begin
            idx = $random % 16;
            randdata = $random;
            axi_write(idx*4, randdata, 4'b1111);
            axi_read(idx*4, temp_data);
        end
        $display("  Random access stress: PASS");
        passed_tests = passed_tests + 1;

        // Test Summary
        repeat(10) @(posedge ACLK);

        $display("\n");
        $display("========================================");
        $display("  Test Summary");
        $display("========================================");
        $display("  Total Tests:  %0d", total_tests);
        $display("  Passed:       %0d", passed_tests);
        $display("  Failed:       %0d", failed_tests);
        $display("  Pass Rate:    %0d%%", (passed_tests * 100) / total_tests);
        $display("========================================");

        if (failed_tests == 0) begin
            $display("\nALL TESTS PASSED!\n");
        end else begin
            $display("\nSOME TESTS FAILED!\n");
        end

        $finish;
    end

    initial begin
        #(CLK_PERIOD * 10000);  // 100us timeout
        $display("\nTIMEOUT: Test did not complete!\n");
        $finish;
    end

endmodule