Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\JasonLess\Documents\Lab\lab3_notworking\sel_adj.v" into library work
Parsing module <sel_adj>.
Analyzing Verilog file "C:\Users\JasonLess\Documents\Lab\lab3_notworking\separate_digits.v" into library work
Parsing module <separate_digits>.
Analyzing Verilog file "C:\Users\JasonLess\Documents\Lab\lab3_notworking\final_display.v" into library work
Parsing module <final_display>.
Analyzing Verilog file "C:\Users\JasonLess\Documents\Lab\lab3_notworking\display.v" into library work
Parsing module <display>.
Analyzing Verilog file "C:\Users\JasonLess\Documents\Lab\lab3_notworking\debouncer.v" into library work
Parsing module <debouncer>.
Analyzing Verilog file "C:\Users\JasonLess\Documents\Lab\lab3_notworking\counter.v" into library work
Parsing module <counter>.
Analyzing Verilog file "C:\Users\JasonLess\Documents\Lab\lab3_notworking\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "C:\Users\JasonLess\Documents\Lab\lab3_notworking\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <debouncer>.

Elaborating module <clk_div>.

Elaborating module <counter>.

Elaborating module <sel_adj>.

Elaborating module <separate_digits>.
WARNING:HDLCompiler:413 - "C:\Users\JasonLess\Documents\Lab\lab3_notworking\separate_digits.v" Line 36: Result of 6-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\JasonLess\Documents\Lab\lab3_notworking\separate_digits.v" Line 37: Result of 6-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\JasonLess\Documents\Lab\lab3_notworking\separate_digits.v" Line 38: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\JasonLess\Documents\Lab\lab3_notworking\separate_digits.v" Line 39: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <display>.

Elaborating module <final_display>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\JasonLess\Documents\Lab\lab3_notworking\top.v".
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "C:\Users\JasonLess\Documents\Lab\lab3_notworking\debouncer.v".
    Found 1-bit register for signal <sync_to_clk1>.
    Found 16-bit register for signal <counter>.
    Found 1-bit register for signal <debounce_temp>.
    Found 1-bit register for signal <sync_to_clk0>.
    Found 16-bit adder for signal <counter[15]_GND_2_o_add_4_OUT> created at line 52.
    Found 1-bit comparator equal for signal <debounce_temp_sync_to_clk1_equal_4_o> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <debouncer> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "C:\Users\JasonLess\Documents\Lab\lab3_notworking\clk_div.v".
    Found 32-bit register for signal <twohz_count>.
    Found 32-bit register for signal <fasthz_count>.
    Found 32-bit register for signal <blinkhz_count>.
    Found 32-bit register for signal <onehz_count>.
    Found 1-bit register for signal <onehz_clk_temp>.
    Found 1-bit register for signal <twohz_clk_temp>.
    Found 1-bit register for signal <fast_clk_temp>.
    Found 1-bit register for signal <blink_clk_temp>.
    Found 32-bit adder for signal <onehz_count[31]_GND_3_o_add_2_OUT> created at line 163.
    Found 32-bit adder for signal <twohz_count[31]_GND_3_o_add_7_OUT> created at line 178.
    Found 32-bit adder for signal <fasthz_count[31]_GND_3_o_add_12_OUT> created at line 193.
    Found 32-bit adder for signal <blinkhz_count[31]_GND_3_o_add_17_OUT> created at line 208.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 132 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <clk_div> synthesized.

Synthesizing Unit <counter>.
    Related source file is "C:\Users\JasonLess\Documents\Lab\lab3_notworking\counter.v".
    Found 6-bit register for signal <minutes_temp>.
    Found 6-bit register for signal <seconds_temp>.
    Found 1-bit register for signal <is_pause>.
    Found 6-bit adder for signal <minutes_temp[5]_GND_4_o_add_13_OUT> created at line 93.
    Found 6-bit adder for signal <seconds_temp[5]_GND_4_o_add_14_OUT> created at line 98.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <counter> synthesized.

Synthesizing Unit <sel_adj>.
    Related source file is "C:\Users\JasonLess\Documents\Lab\lab3_notworking\sel_adj.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <sel_adj> synthesized.

Synthesizing Unit <separate_digits>.
    Related source file is "C:\Users\JasonLess\Documents\Lab\lab3_notworking\separate_digits.v".
    Found 4-bit subtractor for signal <min_1s> created at line 32.
    Found 4-bit subtractor for signal <sec_1s> created at line 34.
    Found 4x4-bit multiplier for signal <PWR_6_o_min_10s[3]_MuLt_2_OUT> created at line 38.
    Found 4x4-bit multiplier for signal <PWR_6_o_sec_10s[3]_MuLt_4_OUT> created at line 39.
    Summary:
	inferred   2 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
Unit <separate_digits> synthesized.

Synthesizing Unit <div_6u_4u>.
    Related source file is "".
    Found 10-bit adder for signal <n0165> created at line 0.
    Found 10-bit adder for signal <GND_7_o_b[3]_add_1_OUT> created at line 0.
    Found 9-bit adder for signal <n0169> created at line 0.
    Found 9-bit adder for signal <GND_7_o_b[3]_add_3_OUT> created at line 0.
    Found 8-bit adder for signal <n0173> created at line 0.
    Found 8-bit adder for signal <GND_7_o_b[3]_add_5_OUT> created at line 0.
    Found 7-bit adder for signal <n0177> created at line 0.
    Found 7-bit adder for signal <GND_7_o_b[3]_add_7_OUT> created at line 0.
    Found 6-bit adder for signal <n0181> created at line 0.
    Found 6-bit adder for signal <a[5]_b[3]_add_9_OUT[5:0]> created at line 0.
    Found 6-bit adder for signal <n0185> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_7_o_add_11_OUT[5:0]> created at line 0.
    Found 10-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0007> created at line 0
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  21 Multiplexer(s).
Unit <div_6u_4u> synthesized.

Synthesizing Unit <display>.
    Related source file is "C:\Users\JasonLess\Documents\Lab\lab3_notworking\display.v".
    Found 16x7-bit Read Only RAM for signal <cathode_vec_temp>
    Summary:
	inferred   1 RAM(s).
Unit <display> synthesized.

Synthesizing Unit <final_display>.
    Related source file is "C:\Users\JasonLess\Documents\Lab\lab3_notworking\final_display.v".
    Found 4-bit register for signal <anode_vec_temp>.
    Found 7-bit register for signal <cathode_vec_temp>.
    Found 2-bit register for signal <switch_segment>.
    Found 2-bit adder for signal <switch_segment[1]_GND_10_o_add_10_OUT> created at line 83.
    Found 4x4-bit Read Only RAM for signal <anode_vec_temp[3]_GND_10_o_mux_26_OUT>
    Found 7-bit 4-to-1 multiplexer for signal <cathode_vec_temp[6]_left_light[6]_mux_27_OUT> created at line 65.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <final_display> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x7-bit single-port Read Only RAM                    : 4
 4x4-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 2
 4x4-bit multiplier                                    : 2
# Adders/Subtractors                                   : 37
 10-bit adder                                          : 4
 16-bit adder                                          : 4
 2-bit adder                                           : 1
 32-bit adder                                          : 4
 4-bit subtractor                                      : 2
 6-bit adder                                           : 10
 7-bit adder                                           : 4
 8-bit adder                                           : 4
 9-bit adder                                           : 4
# Registers                                            : 30
 1-bit register                                        : 17
 16-bit register                                       : 4
 2-bit register                                        : 1
 32-bit register                                       : 4
 4-bit register                                        : 1
 6-bit register                                        : 2
 7-bit register                                        : 1
# Comparators                                          : 18
 1-bit comparator equal                                : 4
 10-bit comparator lessequal                           : 2
 6-bit comparator lessequal                            : 6
 7-bit comparator lessequal                            : 2
 8-bit comparator lessequal                            : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 64
 1-bit 2-to-1 multiplexer                              : 37
 2-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 4
 6-bit 2-to-1 multiplexer                              : 13
 7-bit 2-to-1 multiplexer                              : 8
 7-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <twohz_count>: 1 register on signal <twohz_count>.
The following registers are absorbed into counter <fasthz_count>: 1 register on signal <fasthz_count>.
The following registers are absorbed into counter <blinkhz_count>: 1 register on signal <blinkhz_count>.
The following registers are absorbed into counter <onehz_count>: 1 register on signal <onehz_count>.
Unit <clk_div> synthesized (advanced).

Synthesizing (advanced) Unit <debouncer>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <display>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cathode_vec_temp> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <placeholder>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <cathode_vec_temp> |          |
    -----------------------------------------------------------------------
Unit <display> synthesized (advanced).

Synthesizing (advanced) Unit <final_display>.
INFO:Xst:3231 - The small RAM <Mram_anode_vec_temp[3]_GND_10_o_mux_26_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <switch_segment> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <final_display> synthesized (advanced).

Synthesizing (advanced) Unit <separate_digits>.
	Multiplier <Mmult_PWR_6_o_min_10s[3]_MuLt_2_OUT> in block <separate_digits> and adder/subtractor <Msub_min_1s> in block <separate_digits> are combined into a MAC<Maddsub_PWR_6_o_min_10s[3]_MuLt_2_OUT>.
	Multiplier <Mmult_PWR_6_o_sec_10s[3]_MuLt_4_OUT> in block <separate_digits> and adder/subtractor <Msub_sec_1s> in block <separate_digits> are combined into a MAC<Maddsub_PWR_6_o_sec_10s[3]_MuLt_4_OUT>.
Unit <separate_digits> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x7-bit single-port distributed Read Only RAM        : 4
 4x4-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 2
 4x4-to-4-bit MAC                                      : 2
# Adders/Subtractors                                   : 15
 2-bit adder                                           : 1
 6-bit adder                                           : 2
 6-bit adder carry in                                  : 12
# Counters                                             : 8
 16-bit up counter                                     : 4
 32-bit up counter                                     : 4
# Registers                                            : 42
 Flip-Flops                                            : 42
# Comparators                                          : 18
 1-bit comparator equal                                : 4
 10-bit comparator lessequal                           : 2
 6-bit comparator lessequal                            : 6
 7-bit comparator lessequal                            : 2
 8-bit comparator lessequal                            : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 59
 1-bit 2-to-1 multiplexer                              : 37
 6-bit 2-to-1 multiplexer                              : 13
 7-bit 2-to-1 multiplexer                              : 8
 7-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <debouncer> ...

Optimizing unit <clk_div> ...

Optimizing unit <counter> ...

Optimizing unit <final_display> ...

Optimizing unit <div_6u_4u> ...
WARNING:Xst:1710 - FF/Latch <clock_divider/fasthz_count_27> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/fasthz_count_26> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/fasthz_count_25> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/fasthz_count_24> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/fasthz_count_23> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/fasthz_count_22> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/fasthz_count_21> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/fasthz_count_20> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/fasthz_count_19> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/fasthz_count_18> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/fasthz_count_17> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/twohz_count_31> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/twohz_count_30> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/twohz_count_29> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/twohz_count_28> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/twohz_count_27> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/twohz_count_26> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/twohz_count_25> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/onehz_count_31> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/onehz_count_30> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/onehz_count_29> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/onehz_count_28> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/onehz_count_27> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/onehz_count_26> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/blinkhz_count_31> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/blinkhz_count_30> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/blinkhz_count_29> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/blinkhz_count_28> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/blinkhz_count_27> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/blinkhz_count_26> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/blinkhz_count_25> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/blinkhz_count_24> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/fasthz_count_31> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/fasthz_count_30> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/fasthz_count_29> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_divider/fasthz_count_28> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <clock_divider/onehz_count_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <clock_divider/blinkhz_count_0> <clock_divider/fasthz_count_0> <clock_divider/twohz_count_0> 
INFO:Xst:2261 - The FF/Latch <clock_divider/onehz_count_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <clock_divider/blinkhz_count_1> <clock_divider/fasthz_count_1> <clock_divider/twohz_count_1> 
INFO:Xst:2261 - The FF/Latch <clock_divider/onehz_count_2> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <clock_divider/blinkhz_count_2> <clock_divider/fasthz_count_2> <clock_divider/twohz_count_2> 
INFO:Xst:2261 - The FF/Latch <clock_divider/onehz_count_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <clock_divider/blinkhz_count_3> <clock_divider/twohz_count_3> 
INFO:Xst:2261 - The FF/Latch <clock_divider/onehz_count_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <clock_divider/blinkhz_count_4> <clock_divider/twohz_count_4> 
INFO:Xst:2261 - The FF/Latch <clock_divider/onehz_count_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <clock_divider/twohz_count_5> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 5.
FlipFlop clock_divider/onehz_count_2 has been replicated 1 time(s)
FlipFlop rst_db_func/debounce_temp has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <pause_db_func/sync_to_clk1>.
	Found 2-bit shift register for signal <rst_db_func/sync_to_clk1>.
	Found 2-bit shift register for signal <adj_db_func/sync_to_clk1>.
	Found 2-bit shift register for signal <sel_db_func/sync_to_clk1>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 179
 Flip-Flops                                            : 179
# Shift Registers                                      : 4
 2-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 682
#      GND                         : 1
#      INV                         : 18
#      LUT1                        : 148
#      LUT2                        : 74
#      LUT3                        : 20
#      LUT4                        : 11
#      LUT5                        : 30
#      LUT6                        : 80
#      MUXCY                       : 148
#      MUXF7                       : 7
#      VCC                         : 1
#      XORCY                       : 144
# FlipFlops/Latches                : 183
#      FD                          : 30
#      FDC                         : 79
#      FDCE                        : 16
#      FDE                         : 10
#      FDR                         : 48
# Shift Registers                  : 4
#      SRLC16E                     : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 4
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             183  out of  18224     1%  
 Number of Slice LUTs:                  385  out of   9112     4%  
    Number used as Logic:               381  out of   9112     4%  
    Number used as Memory:                4  out of   2176     0%  
       Number used as SRL:                4

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    388
   Number with an unused Flip Flop:     205  out of    388    52%  
   Number with an unused LUT:             3  out of    388     0%  
   Number of fully used LUT-FF pairs:   180  out of    388    46%  
   Number of unique control sets:        18

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------+-------------------------------------------+-------+
Clock Signal                                                       | Clock buffer(FF name)                     | Load  |
-------------------------------------------------------------------+-------------------------------------------+-------+
clk                                                                | BUFGP                                     | 161   |
min_sec_counter/clk(min_sec_counter/adjust/Mmux_which_clk_temp11:O)| NONE(*)(min_sec_counter/seconds_temp_5)   | 12    |
pause_db_func/debounce_temp                                        | NONE(min_sec_counter/is_pause)            | 1     |
clock_divider/fast_clk_temp                                        | NONE(cathode_and_anode/cathode_vec_temp_6)| 13    |
-------------------------------------------------------------------+-------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.998ns (Maximum Frequency: 250.150MHz)
   Minimum input arrival time before clock: 1.801ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.998ns (frequency: 250.150MHz)
  Total number of paths / destination ports: 3931 / 298
-------------------------------------------------------------------------
Delay:               3.998ns (Levels of Logic = 3)
  Source:            clock_divider/onehz_count_8 (FF)
  Destination:       clock_divider/onehz_count_25 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clock_divider/onehz_count_8 to clock_divider/onehz_count_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  clock_divider/onehz_count_8 (clock_divider/onehz_count_8)
     LUT6:I0->O            3   0.203   0.898  clock_divider/onehz_count[31]_GND_3_o_equal_2_o<31>4 (clock_divider/onehz_count[31]_GND_3_o_equal_2_o<31>3)
     LUT6:I2->O           14   0.203   0.958  clock_divider/onehz_count[31]_GND_3_o_equal_2_o<31>5 (clock_divider/onehz_count[31]_GND_3_o_equal_2_o)
     LUT2:I1->O            1   0.205   0.000  clock_divider/Mcount_onehz_count_eqn_251 (clock_divider/Mcount_onehz_count_eqn_25)
     FDC:D                     0.102          clock_divider/onehz_count_25
    ----------------------------------------
    Total                      3.998ns (1.160ns logic, 2.838ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'min_sec_counter/clk'
  Clock period: 3.836ns (frequency: 260.668MHz)
  Total number of paths / destination ports: 144 / 18
-------------------------------------------------------------------------
Delay:               3.836ns (Levels of Logic = 3)
  Source:            min_sec_counter/seconds_temp_1 (FF)
  Destination:       min_sec_counter/minutes_temp_5 (FF)
  Source Clock:      min_sec_counter/clk rising
  Destination Clock: min_sec_counter/clk rising

  Data Path: min_sec_counter/seconds_temp_1 to min_sec_counter/minutes_temp_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            17   0.447   1.372  min_sec_counter/seconds_temp_1 (min_sec_counter/seconds_temp_1)
     LUT6:I1->O            3   0.203   0.651  min_sec_counter/Mmux_minutes[5]_minutes_temp[5]_mux_20_OUT212 (min_sec_counter/Mmux_minutes[5]_minutes_temp[5]_mux_20_OUT212)
     LUT3:I2->O            3   0.205   0.651  min_sec_counter/Mmux_minutes[5]_minutes_temp[5]_mux_20_OUT213 (min_sec_counter/Mmux_minutes[5]_minutes_temp[5]_mux_20_OUT21)
     LUT6:I5->O            1   0.205   0.000  min_sec_counter/Mmux_minutes[5]_minutes_temp[5]_mux_20_OUT51 (min_sec_counter/minutes[5]_minutes_temp[5]_mux_20_OUT<4>)
     FDCE:D                    0.102          min_sec_counter/minutes_temp_4
    ----------------------------------------
    Total                      3.836ns (1.162ns logic, 2.674ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pause_db_func/debounce_temp'
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.984ns (Levels of Logic = 1)
  Source:            min_sec_counter/is_pause (FF)
  Destination:       min_sec_counter/is_pause (FF)
  Source Clock:      pause_db_func/debounce_temp rising
  Destination Clock: pause_db_func/debounce_temp rising

  Data Path: min_sec_counter/is_pause to min_sec_counter/is_pause
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.650  min_sec_counter/is_pause (min_sec_counter/is_pause)
     INV:I->O              1   0.206   0.579  min_sec_counter/is_pause_INV_10_o1_INV_0 (min_sec_counter/is_pause_INV_10_o)
     FD:D                      0.102          min_sec_counter/is_pause
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_divider/fast_clk_temp'
  Clock period: 3.030ns (frequency: 330.044MHz)
  Total number of paths / destination ports: 39 / 13
-------------------------------------------------------------------------
Delay:               3.030ns (Levels of Logic = 2)
  Source:            cathode_and_anode/switch_segment_1 (FF)
  Destination:       cathode_and_anode/cathode_vec_temp_6 (FF)
  Source Clock:      clock_divider/fast_clk_temp rising
  Destination Clock: clock_divider/fast_clk_temp rising

  Data Path: cathode_and_anode/switch_segment_1 to cathode_and_anode/cathode_vec_temp_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              20   0.447   1.197  cathode_and_anode/switch_segment_1 (cathode_and_anode/switch_segment_1)
     LUT4:I2->O            7   0.203   0.878  cathode_and_anode/Mmux_cathode_vec_temp[6]_left_light[6]_mux_27_OUT121 (cathode_and_anode/Mmux_cathode_vec_temp[6]_left_light[6]_mux_27_OUT12)
     LUT6:I4->O            1   0.203   0.000  cathode_and_anode/Mmux_cathode_vec_temp[6]_left_light[6]_mux_27_OUT75 (cathode_and_anode/cathode_vec_temp[6]_left_light[6]_mux_27_OUT<6>)
     FD:D                      0.102          cathode_and_anode/cathode_vec_temp_6
    ----------------------------------------
    Total                      3.030ns (0.955ns logic, 2.075ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.801ns (Levels of Logic = 1)
  Source:            pause (PAD)
  Destination:       pause_db_func/Mshreg_sync_to_clk1 (FF)
  Destination Clock: clk rising

  Data Path: pause to pause_db_func/Mshreg_sync_to_clk1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  pause_IBUF (pause_IBUF)
     SRLC16E:D                -0.060          pause_db_func/Mshreg_sync_to_clk1
    ----------------------------------------
    Total                      1.801ns (1.222ns logic, 0.579ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_divider/fast_clk_temp'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            cathode_and_anode/anode_vec_temp_3 (FF)
  Destination:       anode_vec<3> (PAD)
  Source Clock:      clock_divider/fast_clk_temp rising

  Data Path: cathode_and_anode/anode_vec_temp_3 to anode_vec<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  cathode_and_anode/anode_vec_temp_3 (cathode_and_anode/anode_vec_temp_3)
     OBUF:I->O                 2.571          anode_vec_3_OBUF (anode_vec<3>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.998|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_divider/fast_clk_temp
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |    2.937|         |         |         |
clock_divider/fast_clk_temp|    3.030|         |         |         |
min_sec_counter/clk        |    7.642|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock min_sec_counter/clk
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |    2.820|         |         |         |
min_sec_counter/clk        |    3.836|         |         |         |
pause_db_func/debounce_temp|    2.731|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pause_db_func/debounce_temp
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
pause_db_func/debounce_temp|    1.984|         |         |         |
---------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.60 secs
 
--> 

Total memory usage is 298784 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   40 (   0 filtered)
Number of infos    :    9 (   0 filtered)

