//! **************************************************************************
// Written by: Map P.28xd on Fri Oct 26 23:48:40 2012
//! **************************************************************************

SCHEMATIC START;
CONFIG VCCAUX = "3.3";
COMP "cama_fv_i" LOCATE = SITE "T12" LEVEL 1;
COMP "camb_fv_i" LOCATE = SITE "R7" LEVEL 1;
COMP "cama_lv_i" LOCATE = SITE "N10" LEVEL 1;
COMP "camb_lv_i" LOCATE = SITE "N6" LEVEL 1;
COMP "fx2clk_in" LOCATE = SITE "C10" LEVEL 1;
COMP "fx2oe_out" LOCATE = SITE "A15" LEVEL 1;
COMP "mcb3_dram_a<0>" LOCATE = SITE "J7" LEVEL 1;
COMP "mcb3_dram_a<1>" LOCATE = SITE "J6" LEVEL 1;
COMP "mcb3_dram_a<2>" LOCATE = SITE "H5" LEVEL 1;
COMP "mcb3_dram_a<3>" LOCATE = SITE "L7" LEVEL 1;
COMP "mcb3_dram_a<4>" LOCATE = SITE "F3" LEVEL 1;
COMP "mcb3_dram_a<5>" LOCATE = SITE "H4" LEVEL 1;
COMP "mcb3_dram_a<6>" LOCATE = SITE "H3" LEVEL 1;
COMP "mcb3_dram_a<7>" LOCATE = SITE "H6" LEVEL 1;
COMP "mcb3_dram_a<8>" LOCATE = SITE "D2" LEVEL 1;
COMP "mcb3_dram_a<9>" LOCATE = SITE "D1" LEVEL 1;
COMP "mcb3_dram_ck_n" LOCATE = SITE "G1" LEVEL 1;
COMP "mcb3_dram_we_n" LOCATE = SITE "E3" LEVEL 1;
COMP "fx2addr_out<0>" LOCATE = SITE "A14" LEVEL 1;
COMP "fx2addr_out<1>" LOCATE = SITE "B14" LEVEL 1;
COMP "mcb3_dram_udqs" LOCATE = SITE "P2" LEVEL 1;
COMP "tmds_tx_clk_n" LOCATE = SITE "A6" LEVEL 1;
COMP "tmds_tx_clk_p" LOCATE = SITE "B6" LEVEL 1;
COMP "cama_rst_o" LOCATE = SITE "V13" LEVEL 1;
COMP "camb_rst_o" LOCATE = SITE "N8" LEVEL 1;
COMP "mcb3_dram_ck" LOCATE = SITE "G3" LEVEL 1;
COMP "mcb3_dram_dm" LOCATE = SITE "K3" LEVEL 1;
COMP "mcb3_dram_a<10>" LOCATE = SITE "F4" LEVEL 1;
COMP "mcb3_dram_a<11>" LOCATE = SITE "D3" LEVEL 1;
COMP "mcb3_dram_a<12>" LOCATE = SITE "G6" LEVEL 1;
COMP "du<0>" LOCATE = SITE "T3" LEVEL 1;
COMP "du<1>" LOCATE = SITE "N5" LEVEL 1;
COMP "fx2gotdata_in" LOCATE = SITE "C15" LEVEL 1;
COMP "clk_i" LOCATE = SITE "L15" LEVEL 1;
COMP "mcb3_dram_ba<0>" LOCATE = SITE "F2" LEVEL 1;
COMP "mcb3_dram_ba<1>" LOCATE = SITE "F1" LEVEL 1;
COMP "mcb3_dram_ba<2>" LOCATE = SITE "E1" LEVEL 1;
COMP "cama_d_i<0>" LOCATE = SITE "M10" LEVEL 1;
COMP "cama_d_i<1>" LOCATE = SITE "U11" LEVEL 1;
COMP "cama_d_i<2>" LOCATE = SITE "V15" LEVEL 1;
COMP "cama_d_i<3>" LOCATE = SITE "U16" LEVEL 1;
COMP "cama_d_i<4>" LOCATE = SITE "U15" LEVEL 1;
COMP "cama_d_i<5>" LOCATE = SITE "U13" LEVEL 1;
COMP "cama_d_i<6>" LOCATE = SITE "M11" LEVEL 1;
COMP "cama_d_i<7>" LOCATE = SITE "R11" LEVEL 1;
COMP "camb_d_i<0>" LOCATE = SITE "U5" LEVEL 1;
COMP "camb_d_i<1>" LOCATE = SITE "V5" LEVEL 1;
COMP "camb_d_i<2>" LOCATE = SITE "R8" LEVEL 1;
COMP "camb_d_i<3>" LOCATE = SITE "M8" LEVEL 1;
COMP "camb_d_i<4>" LOCATE = SITE "U8" LEVEL 1;
COMP "camb_d_i<5>" LOCATE = SITE "U7" LEVEL 1;
COMP "camb_d_i<6>" LOCATE = SITE "N7" LEVEL 1;
COMP "camb_d_i<7>" LOCATE = SITE "T6" LEVEL 1;
COMP "mcb3_dram_dq<0>" LOCATE = SITE "L2" LEVEL 1;
COMP "mcb3_dram_dq<1>" LOCATE = SITE "L1" LEVEL 1;
COMP "mcb3_dram_dq<2>" LOCATE = SITE "K2" LEVEL 1;
COMP "mcb3_dram_dq<3>" LOCATE = SITE "K1" LEVEL 1;
COMP "mcb3_dram_dq<4>" LOCATE = SITE "H2" LEVEL 1;
COMP "mcb3_dram_dq<5>" LOCATE = SITE "H1" LEVEL 1;
COMP "mcb3_dram_dq<6>" LOCATE = SITE "J3" LEVEL 1;
COMP "mcb3_dram_dq<7>" LOCATE = SITE "J1" LEVEL 1;
COMP "mcb3_dram_dq<8>" LOCATE = SITE "M3" LEVEL 1;
COMP "mcb3_dram_dq<9>" LOCATE = SITE "M1" LEVEL 1;
COMP "mcb3_dram_cas_n" LOCATE = SITE "K5" LEVEL 1;
COMP "mcb3_dram_dqs_n" LOCATE = SITE "L3" LEVEL 1;
COMP "mcb3_dram_ras_n" LOCATE = SITE "L5" LEVEL 1;
COMP "sw_i<0>" LOCATE = SITE "A10" LEVEL 1;
COMP "sw_i<1>" LOCATE = SITE "D14" LEVEL 1;
COMP "sw_i<2>" LOCATE = SITE "C14" LEVEL 1;
COMP "sw_i<3>" LOCATE = SITE "P15" LEVEL 1;
COMP "sw_i<4>" LOCATE = SITE "P12" LEVEL 1;
COMP "reset_i" LOCATE = SITE "T15" LEVEL 1;
COMP "sw_i<5>" LOCATE = SITE "R5" LEVEL 1;
COMP "sw_i<6>" LOCATE = SITE "T5" LEVEL 1;
COMP "sw_i<7>" LOCATE = SITE "E4" LEVEL 1;
COMP "cama_mclk_o" LOCATE = SITE "N11" LEVEL 1;
COMP "cama_pclk_i" LOCATE = SITE "R10" LEVEL 1;
COMP "camb_mclk_o" LOCATE = SITE "V8" LEVEL 1;
COMP "camb_pclk_i" LOCATE = SITE "U10" LEVEL 1;
COMP "cama_pwdn_o" LOCATE = SITE "T11" LEVEL 1;
COMP "fx2gotroom_in" LOCATE = SITE "A9" LEVEL 1;
COMP "camx_vdden_o" LOCATE = SITE "V16" LEVEL 1;
COMP "sup_rst" LOCATE = SITE "N4" LEVEL 1;
COMP "camb_pwdn_o" LOCATE = SITE "T8" LEVEL 1;
COMP "cama_sda" LOCATE = SITE "P11" LEVEL 1;
COMP "cama_scl" LOCATE = SITE "V12" LEVEL 1;
COMP "camb_sda" LOCATE = SITE "V6" LEVEL 1;
COMP "camb_scl" LOCATE = SITE "P8" LEVEL 1;
COMP "fx2write_out" LOCATE = SITE "E13" LEVEL 1;
COMP "mcb3_zio" LOCATE = SITE "C2" LEVEL 1;
COMP "mcb3_rzq" LOCATE = SITE "L6" LEVEL 1;
COMP "mcb3_dram_cke" LOCATE = SITE "H7" LEVEL 1;
COMP "fx2read_out" LOCATE = SITE "F13" LEVEL 1;
COMP "mcb3_dram_dqs" LOCATE = SITE "L4" LEVEL 1;
COMP "mcb3_dram_odt" LOCATE = SITE "K6" LEVEL 1;
COMP "mcb3_dram_udm" LOCATE = SITE "K4" LEVEL 1;
COMP "led_o<0>" LOCATE = SITE "U18" LEVEL 1;
COMP "led_o<1>" LOCATE = SITE "M14" LEVEL 1;
COMP "led_o<2>" LOCATE = SITE "N14" LEVEL 1;
COMP "led_o<3>" LOCATE = SITE "L14" LEVEL 1;
COMP "led_o<4>" LOCATE = SITE "M13" LEVEL 1;
COMP "led_o<5>" LOCATE = SITE "D4" LEVEL 1;
COMP "led_o<6>" LOCATE = SITE "P16" LEVEL 1;
COMP "led_o<7>" LOCATE = SITE "N12" LEVEL 1;
COMP "mcb3_dram_dq<10>" LOCATE = SITE "N2" LEVEL 1;
COMP "mcb3_dram_dq<11>" LOCATE = SITE "N1" LEVEL 1;
COMP "mcb3_dram_dq<12>" LOCATE = SITE "T2" LEVEL 1;
COMP "mcb3_dram_dq<13>" LOCATE = SITE "T1" LEVEL 1;
COMP "mcb3_dram_dq<14>" LOCATE = SITE "U2" LEVEL 1;
COMP "mcb3_dram_dq<15>" LOCATE = SITE "U1" LEVEL 1;
COMP "fx2pktend_out" LOCATE = SITE "C4" LEVEL 1;
COMP "fx2data_io<0>" LOCATE = SITE "A2" LEVEL 1;
COMP "fx2data_io<1>" LOCATE = SITE "D6" LEVEL 1;
COMP "fx2data_io<2>" LOCATE = SITE "C6" LEVEL 1;
COMP "fx2data_io<3>" LOCATE = SITE "B3" LEVEL 1;
COMP "fx2data_io<4>" LOCATE = SITE "A3" LEVEL 1;
COMP "fx2data_io<5>" LOCATE = SITE "B4" LEVEL 1;
COMP "fx2data_io<6>" LOCATE = SITE "A4" LEVEL 1;
COMP "fx2data_io<7>" LOCATE = SITE "C5" LEVEL 1;
COMP "tmds_tx_0_n" LOCATE = SITE "C8" LEVEL 1;
COMP "tmds_tx_0_p" LOCATE = SITE "D8" LEVEL 1;
COMP "tmds_tx_1_n" LOCATE = SITE "A7" LEVEL 1;
COMP "tmds_tx_1_p" LOCATE = SITE "C7" LEVEL 1;
COMP "tmds_tx_2_n" LOCATE = SITE "A8" LEVEL 1;
COMP "tmds_tx_2_p" LOCATE = SITE "B8" LEVEL 1;
COMP "tmds_tx_sda" LOCATE = SITE "C9" LEVEL 1;
COMP "tmds_tx_scl" LOCATE = SITE "D9" LEVEL 1;
COMP "mcb3_dram_udqs_n" LOCATE = SITE "P1" LEVEL 1;
PIN
        my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>
        = BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKBRDCLK;
TIMEGRP fx2clk_in = BEL "cfg[0]_enable" BEL "cfg[0]_identify" BEL
        "cfg<0>_p_0_0" BEL "cfg<0>_p_0_1" BEL "cfg<0>_p_0_2" BEL
        "cfg<0>_p_0_3" BEL "cfg<0>_p_0_4" BEL "cfg<0>_p_0_5" BEL
        "cfg<0>_p_0_6" BEL "cfg<0>_p_0_7" BEL "cfg<0>_p_1_0" BEL
        "cfg<0>_p_1_1" BEL "cfg<0>_p_1_2" BEL "cfg<0>_p_1_3" BEL
        "cfg<0>_p_1_4" BEL "cfg<0>_p_1_5" BEL "cfg<0>_p_1_6" BEL
        "cfg<0>_p_1_7" BEL "cfg[1]_enable" BEL "cfg<1>_p_1_0" BEL
        "cfg<1>_p_1_1" BEL "cfg<1>_p_1_2" BEL "cfg<1>_p_1_3" BEL
        "cfg<1>_p_1_4" BEL "cfg<1>_p_1_5" BEL "cfg<1>_p_1_6" BEL
        "cfg<1>_p_1_7" BEL "cfg[1]_identify" BEL "cfg<1>_p_0_0" BEL
        "cfg<1>_p_0_1" BEL "cfg<1>_p_0_2" BEL "cfg<1>_p_0_3" BEL
        "cfg<1>_p_0_4" BEL "cfg<1>_p_0_5" BEL "cfg<1>_p_0_6" BEL
        "cfg<1>_p_0_7" BEL "cfg[2]_enable" BEL "cfg[2]_identify" BEL
        "cfg[3]_enable" BEL "cfg<2>_p_0_0" BEL "cfg<2>_p_0_1" BEL
        "cfg<2>_p_0_2" BEL "cfg<2>_p_0_3" BEL "cfg<2>_p_0_4" BEL
        "cfg<2>_p_0_5" BEL "cfg<2>_p_0_6" BEL "cfg<2>_p_0_7" BEL
        "cfg<2>_p_1_0" BEL "cfg<2>_p_1_1" BEL "cfg<2>_p_1_2" BEL
        "cfg<2>_p_1_3" BEL "cfg<2>_p_1_4" BEL "cfg<2>_p_1_5" BEL
        "cfg<2>_p_1_6" BEL "cfg<2>_p_1_7" BEL "cfg[3]_identify" BEL
        "cfg<3>_p_0_0" BEL "cfg<3>_p_0_1" BEL "cfg<3>_p_0_2" BEL
        "cfg<3>_p_0_3" BEL "cfg<3>_p_0_4" BEL "cfg<3>_p_0_5" BEL
        "cfg<3>_p_0_6" BEL "cfg<3>_p_0_7" BEL "cfg[4]_identify" BEL
        "cfg<3>_p_1_0" BEL "cfg<3>_p_1_1" BEL "cfg<3>_p_1_2" BEL
        "cfg<3>_p_1_3" BEL "cfg<3>_p_1_4" BEL "cfg<3>_p_1_5" BEL
        "cfg<3>_p_1_6" BEL "cfg<3>_p_1_7" BEL "cfg[4]_enable" BEL
        "cfg<4>_p_0_0" BEL "cfg<4>_p_0_1" BEL "cfg<4>_p_0_2" BEL
        "cfg<4>_p_0_3" BEL "cfg<4>_p_0_4" BEL "cfg<4>_p_0_5" BEL
        "cfg<4>_p_0_6" BEL "cfg<4>_p_0_7" BEL "cfg<4>_p_1_0" BEL
        "cfg<4>_p_1_1" BEL "cfg<4>_p_1_2" BEL "cfg<4>_p_1_3" BEL
        "cfg<4>_p_1_4" BEL "cfg<4>_p_1_5" BEL "cfg<4>_p_1_6" BEL
        "cfg<4>_p_1_7" BEL "cfg[5]_enable" BEL "cfg[5]_identify" BEL
        "cfg<5>_p_0_0" BEL "cfg<5>_p_0_1" BEL "cfg<5>_p_0_2" BEL
        "cfg<5>_p_0_3" BEL "cfg<5>_p_0_4" BEL "cfg<5>_p_0_5" BEL
        "cfg<5>_p_0_6" BEL "cfg<5>_p_0_7" BEL "cfg<5>_p_1_0" BEL
        "cfg<5>_p_1_1" BEL "cfg<5>_p_1_2" BEL "cfg<5>_p_1_3" BEL
        "cfg<5>_p_1_4" BEL "cfg<5>_p_1_5" BEL "cfg<5>_p_1_6" BEL
        "cfg<5>_p_1_7" BEL "cfg<6>_p_0_0" BEL "cfg<6>_p_0_1" BEL
        "cfg<6>_p_0_2" BEL "cfg<6>_p_0_3" BEL "cfg<6>_p_0_4" BEL
        "cfg<6>_p_0_5" BEL "cfg<6>_p_0_6" BEL "cfg<6>_p_0_7" BEL
        "cfg[6]_enable" BEL "cfg[6]_identify" BEL "cfg<6>_p_1_0" BEL
        "cfg<6>_p_1_1" BEL "cfg<6>_p_1_2" BEL "cfg<6>_p_1_3" BEL
        "cfg<6>_p_1_4" BEL "cfg<6>_p_1_5" BEL "cfg<6>_p_1_6" BEL
        "cfg<6>_p_1_7" BEL "cfg[7]_enable" BEL "cfg<7>_p_1_0" BEL
        "cfg<7>_p_1_1" BEL "cfg<7>_p_1_2" BEL "cfg<7>_p_1_3" BEL
        "cfg<7>_p_1_4" BEL "cfg<7>_p_1_5" BEL "cfg<7>_p_1_6" BEL
        "cfg<7>_p_1_7" BEL "cfg[7]_identify" BEL "cfg<7>_p_0_0" BEL
        "cfg<7>_p_0_1" BEL "cfg<7>_p_0_2" BEL "cfg<7>_p_0_3" BEL
        "cfg<7>_p_0_4" BEL "cfg<7>_p_0_5" BEL "cfg<7>_p_0_6" BEL
        "cfg<7>_p_0_7" BEL "cfg[8]_enable" BEL "cfg[8]_identify" BEL
        "cfg[9]_enable" BEL "cfg<8>_p_0_0" BEL "cfg<8>_p_0_1" BEL
        "cfg<8>_p_0_2" BEL "cfg<8>_p_0_3" BEL "cfg<8>_p_0_4" BEL
        "cfg<8>_p_0_5" BEL "cfg<8>_p_0_6" BEL "cfg<8>_p_0_7" BEL
        "cfg<8>_p_1_0" BEL "cfg<8>_p_1_1" BEL "cfg<8>_p_1_2" BEL
        "cfg<8>_p_1_3" BEL "cfg<8>_p_1_4" BEL "cfg<8>_p_1_5" BEL
        "cfg<8>_p_1_6" BEL "cfg<8>_p_1_7" BEL "cfg[9]_identify" BEL
        "cfg<9>_p_0_0" BEL "cfg<9>_p_0_1" BEL "cfg<9>_p_0_2" BEL
        "cfg<9>_p_0_3" BEL "cfg<9>_p_0_4" BEL "cfg<9>_p_0_5" BEL
        "cfg<9>_p_0_6" BEL "cfg<9>_p_0_7" BEL "cfg<9>_p_1_0" BEL
        "cfg<9>_p_1_1" BEL "cfg<9>_p_1_2" BEL "cfg<9>_p_1_3" BEL
        "cfg<9>_p_1_4" BEL "cfg<9>_p_1_5" BEL "cfg<9>_p_1_6" BEL
        "cfg<9>_p_1_7" BEL "cfg[10]_enable" BEL "cfg[10]_identify" BEL
        "cfg<10>_p_0_0" BEL "cfg<10>_p_0_1" BEL "cfg<10>_p_0_2" BEL
        "cfg<10>_p_0_3" BEL "cfg<10>_p_0_4" BEL "cfg<10>_p_0_5" BEL
        "cfg<10>_p_0_6" BEL "cfg<10>_p_0_7" BEL "cfg[11]_identify" BEL
        "cfg<10>_p_1_0" BEL "cfg<10>_p_1_1" BEL "cfg<10>_p_1_2" BEL
        "cfg<10>_p_1_3" BEL "cfg<10>_p_1_4" BEL "cfg<10>_p_1_5" BEL
        "cfg<10>_p_1_6" BEL "cfg<10>_p_1_7" BEL "cfg[11]_enable" BEL
        "cfg<11>_p_0_0" BEL "cfg<11>_p_0_1" BEL "cfg<11>_p_0_2" BEL
        "cfg<11>_p_0_3" BEL "cfg<11>_p_0_4" BEL "cfg<11>_p_0_5" BEL
        "cfg<11>_p_0_6" BEL "cfg<11>_p_0_7" BEL "cfg<11>_p_1_0" BEL
        "cfg<11>_p_1_1" BEL "cfg<11>_p_1_2" BEL "cfg<11>_p_1_3" BEL
        "cfg<11>_p_1_4" BEL "cfg<11>_p_1_5" BEL "cfg<11>_p_1_6" BEL
        "cfg<11>_p_1_7" BEL "cfg[12]_enable" BEL "cfg[12]_identify" BEL
        "cfg<12>_p_0_0" BEL "cfg<12>_p_0_1" BEL "cfg<12>_p_0_2" BEL
        "cfg<12>_p_0_3" BEL "cfg<12>_p_0_4" BEL "cfg<12>_p_0_5" BEL
        "cfg<12>_p_0_6" BEL "cfg<12>_p_0_7" BEL "cfg<12>_p_1_0" BEL
        "cfg<12>_p_1_1" BEL "cfg<12>_p_1_2" BEL "cfg<12>_p_1_3" BEL
        "cfg<12>_p_1_4" BEL "cfg<12>_p_1_5" BEL "cfg<12>_p_1_6" BEL
        "cfg<12>_p_1_7" BEL "cfg<13>_p_0_0" BEL "cfg<13>_p_0_1" BEL
        "cfg<13>_p_0_2" BEL "cfg<13>_p_0_3" BEL "cfg<13>_p_0_4" BEL
        "cfg<13>_p_0_5" BEL "cfg<13>_p_0_6" BEL "cfg<13>_p_0_7" BEL
        "cfg[13]_enable" BEL "cfg[13]_identify" BEL "cfg<13>_p_1_0" BEL
        "cfg<13>_p_1_1" BEL "cfg<13>_p_1_2" BEL "cfg<13>_p_1_3" BEL
        "cfg<13>_p_1_4" BEL "cfg<13>_p_1_5" BEL "cfg<13>_p_1_6" BEL
        "cfg<13>_p_1_7" BEL "cfg[14]_enable" BEL "cfg[14]_identify" BEL
        "cfg<14>_p_0_0" BEL "cfg<14>_p_0_1" BEL "cfg<14>_p_0_2" BEL
        "cfg<14>_p_0_3" BEL "cfg<14>_p_0_4" BEL "cfg<14>_p_0_5" BEL
        "cfg<14>_p_0_6" BEL "cfg<14>_p_0_7" BEL "cfg<14>_p_1_0" BEL
        "cfg<14>_p_1_1" BEL "cfg<14>_p_1_2" BEL "cfg<14>_p_1_3" BEL
        "cfg<14>_p_1_4" BEL "cfg<14>_p_1_5" BEL "cfg<14>_p_1_6" BEL
        "cfg<14>_p_1_7" BEL "cfg[15]_enable" BEL "cfg<15>_p_1_0" BEL
        "cfg<15>_p_1_1" BEL "cfg<15>_p_1_2" BEL "cfg<15>_p_1_3" BEL
        "cfg<15>_p_1_4" BEL "cfg<15>_p_1_5" BEL "cfg<15>_p_1_6" BEL
        "cfg<15>_p_1_7" BEL "cfg[15]_identify" BEL "cfg<15>_p_0_0" BEL
        "cfg<15>_p_0_1" BEL "cfg<15>_p_0_2" BEL "cfg<15>_p_0_3" BEL
        "cfg<15>_p_0_4" BEL "cfg<15>_p_0_5" BEL "cfg<15>_p_0_6" BEL
        "cfg<15>_p_0_7" BEL "cfg[16]_enable" BEL "cfg[16]_identify" BEL
        "cfg[17]_enable" BEL "cfg<16>_p_0_0" BEL "cfg<16>_p_0_1" BEL
        "cfg<16>_p_0_2" BEL "cfg<16>_p_0_3" BEL "cfg<16>_p_0_4" BEL
        "cfg<16>_p_0_5" BEL "cfg<16>_p_0_6" BEL "cfg<16>_p_0_7" BEL
        "cfg<16>_p_1_0" BEL "cfg<16>_p_1_1" BEL "cfg<16>_p_1_2" BEL
        "cfg<16>_p_1_3" BEL "cfg<16>_p_1_4" BEL "cfg<16>_p_1_5" BEL
        "cfg<16>_p_1_6" BEL "cfg<16>_p_1_7" BEL "cfg[17]_identify" BEL
        "cfg<17>_p_0_0" BEL "cfg<17>_p_0_1" BEL "cfg<17>_p_0_2" BEL
        "cfg<17>_p_0_3" BEL "cfg<17>_p_0_4" BEL "cfg<17>_p_0_5" BEL
        "cfg<17>_p_0_6" BEL "cfg<17>_p_0_7" BEL "cfg[18]_identify" BEL
        "cfg<17>_p_1_0" BEL "cfg<17>_p_1_1" BEL "cfg<17>_p_1_2" BEL
        "cfg<17>_p_1_3" BEL "cfg<17>_p_1_4" BEL "cfg<17>_p_1_5" BEL
        "cfg<17>_p_1_6" BEL "cfg<17>_p_1_7" BEL "cfg[18]_enable" BEL
        "cfg<18>_p_0_0" BEL "cfg<18>_p_0_1" BEL "cfg<18>_p_0_2" BEL
        "cfg<18>_p_0_3" BEL "cfg<18>_p_0_4" BEL "cfg<18>_p_0_5" BEL
        "cfg<18>_p_0_6" BEL "cfg<18>_p_0_7" BEL "cfg<18>_p_1_0" BEL
        "cfg<18>_p_1_1" BEL "cfg<18>_p_1_2" BEL "cfg<18>_p_1_3" BEL
        "cfg<18>_p_1_4" BEL "cfg<18>_p_1_5" BEL "cfg<18>_p_1_6" BEL
        "cfg<18>_p_1_7" BEL "cfg[19]_enable" BEL "cfg[19]_identify" BEL
        "cfg<19>_p_0_0" BEL "cfg<19>_p_0_1" BEL "cfg<19>_p_0_2" BEL
        "cfg<19>_p_0_3" BEL "cfg<19>_p_0_4" BEL "cfg<19>_p_0_5" BEL
        "cfg<19>_p_0_6" BEL "cfg<19>_p_0_7" BEL "cfg<19>_p_1_0" BEL
        "cfg<19>_p_1_1" BEL "cfg<19>_p_1_2" BEL "cfg<19>_p_1_3" BEL
        "cfg<19>_p_1_4" BEL "cfg<19>_p_1_5" BEL "cfg<19>_p_1_6" BEL
        "cfg<19>_p_1_7" BEL "cfg<20>_p_0_0" BEL "cfg<20>_p_0_1" BEL
        "cfg<20>_p_0_2" BEL "cfg<20>_p_0_3" BEL "cfg<20>_p_0_4" BEL
        "cfg<20>_p_0_5" BEL "cfg<20>_p_0_6" BEL "cfg<20>_p_0_7" BEL
        "cfg[20]_enable" BEL "cfg[20]_identify" BEL "cfg<20>_p_1_0" BEL
        "cfg<20>_p_1_1" BEL "cfg<20>_p_1_2" BEL "cfg<20>_p_1_3" BEL
        "cfg<20>_p_1_4" BEL "cfg<20>_p_1_5" BEL "cfg<20>_p_1_6" BEL
        "cfg<20>_p_1_7" BEL "cfg[21]_enable" BEL "cfg[21]_identify" BEL
        "cfg<21>_p_0_0" BEL "cfg<21>_p_0_1" BEL "cfg<21>_p_0_2" BEL
        "cfg<21>_p_0_3" BEL "cfg<21>_p_0_4" BEL "cfg<21>_p_0_5" BEL
        "cfg<21>_p_0_6" BEL "cfg<21>_p_0_7" BEL "cfg<21>_p_1_0" BEL
        "cfg<21>_p_1_1" BEL "cfg<21>_p_1_2" BEL "cfg<21>_p_1_3" BEL
        "cfg<21>_p_1_4" BEL "cfg<21>_p_1_5" BEL "cfg<21>_p_1_6" BEL
        "cfg<21>_p_1_7" BEL "cfg[22]_enable" BEL "cfg<22>_p_1_0" BEL
        "cfg<22>_p_1_1" BEL "cfg<22>_p_1_2" BEL "cfg<22>_p_1_3" BEL
        "cfg<22>_p_1_4" BEL "cfg<22>_p_1_5" BEL "cfg<22>_p_1_6" BEL
        "cfg<22>_p_1_7" BEL "cfg[22]_identify" BEL "cfg<22>_p_0_0" BEL
        "cfg<22>_p_0_1" BEL "cfg<22>_p_0_2" BEL "cfg<22>_p_0_3" BEL
        "cfg<22>_p_0_4" BEL "cfg<22>_p_0_5" BEL "cfg<22>_p_0_6" BEL
        "cfg<22>_p_0_7" BEL "cfg[23]_enable" BEL "cfg[23]_identify" BEL
        "cfg<23>_p_0_0" BEL "cfg<23>_p_0_1" BEL "cfg<23>_p_0_2" BEL
        "cfg<23>_p_0_3" BEL "cfg<23>_p_0_4" BEL "cfg<23>_p_0_5" BEL
        "cfg<23>_p_0_6" BEL "cfg<23>_p_0_7" BEL "cfg<23>_p_1_0" BEL
        "cfg<23>_p_1_1" BEL "cfg<23>_p_1_2" BEL "cfg<23>_p_1_3" BEL
        "cfg<23>_p_1_4" BEL "cfg<23>_p_1_5" BEL "cfg<23>_p_1_6" BEL
        "cfg<23>_p_1_7" BEL "cfg[24]_enable" BEL "cfg[24]_identify" BEL
        "cfg[25]_enable" BEL "cfg<24>_p_0_0" BEL "cfg<24>_p_0_1" BEL
        "cfg<24>_p_0_2" BEL "cfg<24>_p_0_3" BEL "cfg<24>_p_0_4" BEL
        "cfg<24>_p_0_5" BEL "cfg<24>_p_0_6" BEL "cfg<24>_p_0_7" BEL
        "cfg<24>_p_1_0" BEL "cfg<24>_p_1_1" BEL "cfg<24>_p_1_2" BEL
        "cfg<24>_p_1_3" BEL "cfg<24>_p_1_4" BEL "cfg<24>_p_1_5" BEL
        "cfg<24>_p_1_6" BEL "cfg<24>_p_1_7" BEL "cfg[25]_identify" BEL
        "cfg<25>_p_0_0" BEL "cfg<25>_p_0_1" BEL "cfg<25>_p_0_2" BEL
        "cfg<25>_p_0_3" BEL "cfg<25>_p_0_4" BEL "cfg<25>_p_0_5" BEL
        "cfg<25>_p_0_6" BEL "cfg<25>_p_0_7" BEL "cfg[26]_identify" BEL
        "cfg<25>_p_1_0" BEL "cfg<25>_p_1_1" BEL "cfg<25>_p_1_2" BEL
        "cfg<25>_p_1_3" BEL "cfg<25>_p_1_4" BEL "cfg<25>_p_1_5" BEL
        "cfg<25>_p_1_6" BEL "cfg<25>_p_1_7" BEL "cfg[26]_enable" BEL
        "cfg<26>_p_0_0" BEL "cfg<26>_p_0_1" BEL "cfg<26>_p_0_2" BEL
        "cfg<26>_p_0_3" BEL "cfg<26>_p_0_4" BEL "cfg<26>_p_0_5" BEL
        "cfg<26>_p_0_6" BEL "cfg<26>_p_0_7" BEL "cfg<26>_p_1_0" BEL
        "cfg<26>_p_1_1" BEL "cfg<26>_p_1_2" BEL "cfg<26>_p_1_3" BEL
        "cfg<26>_p_1_4" BEL "cfg<26>_p_1_5" BEL "cfg<26>_p_1_6" BEL
        "cfg<26>_p_1_7" BEL "cfg<27>_p_0_0" BEL "cfg<27>_p_0_1" BEL
        "cfg<27>_p_0_2" BEL "cfg<27>_p_0_3" BEL "cfg<27>_p_0_4" BEL
        "cfg<27>_p_0_5" BEL "cfg<27>_p_0_6" BEL "cfg<27>_p_0_7" BEL
        "cfg[27]_enable" BEL "cfg[27]_identify" BEL "cfg<27>_p_1_0" BEL
        "cfg<27>_p_1_1" BEL "cfg<27>_p_1_2" BEL "cfg<27>_p_1_3" BEL
        "cfg<27>_p_1_4" BEL "cfg<27>_p_1_5" BEL "cfg<27>_p_1_6" BEL
        "cfg<27>_p_1_7" BEL "cfg[28]_enable" BEL "cfg[28]_identify" BEL
        "cfg<28>_p_0_0" BEL "cfg<28>_p_0_1" BEL "cfg<28>_p_0_2" BEL
        "cfg<28>_p_0_3" BEL "cfg<28>_p_0_4" BEL "cfg<28>_p_0_5" BEL
        "cfg<28>_p_0_6" BEL "cfg<28>_p_0_7" BEL "cfg<28>_p_1_0" BEL
        "cfg<28>_p_1_1" BEL "cfg<28>_p_1_2" BEL "cfg<28>_p_1_3" BEL
        "cfg<28>_p_1_4" BEL "cfg<28>_p_1_5" BEL "cfg<28>_p_1_6" BEL
        "cfg<28>_p_1_7" BEL "cfg[29]_enable" BEL "cfg<29>_p_1_0" BEL
        "cfg<29>_p_1_1" BEL "cfg<29>_p_1_2" BEL "cfg<29>_p_1_3" BEL
        "cfg<29>_p_1_4" BEL "cfg<29>_p_1_5" BEL "cfg<29>_p_1_6" BEL
        "cfg<29>_p_1_7" BEL "cfg[29]_identify" BEL "cfg<29>_p_0_0" BEL
        "cfg<29>_p_0_1" BEL "cfg<29>_p_0_2" BEL "cfg<29>_p_0_3" BEL
        "cfg<29>_p_0_4" BEL "cfg<29>_p_0_5" BEL "cfg<29>_p_0_6" BEL
        "cfg<29>_p_0_7" BEL "cfg[30]_enable" BEL "cfg[30]_identify" BEL
        "cfg<30>_p_0_0" BEL "cfg<30>_p_0_1" BEL "cfg<30>_p_0_2" BEL
        "cfg<30>_p_0_3" BEL "cfg<30>_p_0_4" BEL "cfg<30>_p_0_5" BEL
        "cfg<30>_p_0_6" BEL "cfg<30>_p_0_7" BEL "cfg<30>_p_1_0" BEL
        "cfg<30>_p_1_1" BEL "cfg<30>_p_1_2" BEL "cfg<30>_p_1_3" BEL
        "cfg<30>_p_1_4" BEL "cfg<30>_p_1_5" BEL "cfg<30>_p_1_6" BEL
        "cfg<30>_p_1_7" BEL "cfg[31]_enable" BEL "cfg[31]_identify" BEL
        "adr_0" BEL "adr_1" BEL "adr_2" BEL "adr_3" BEL "adr_4" BEL
        "cfg<31>_p_0_0" BEL "cfg<31>_p_0_1" BEL "cfg<31>_p_0_2" BEL
        "cfg<31>_p_0_3" BEL "cfg<31>_p_0_4" BEL "cfg<31>_p_0_5" BEL
        "cfg<31>_p_0_6" BEL "cfg<31>_p_0_7" BEL "cfg<31>_p_1_0" BEL
        "cfg<31>_p_1_1" BEL "cfg<31>_p_1_2" BEL "cfg<31>_p_1_3" BEL
        "cfg<31>_p_1_4" BEL "cfg<31>_p_1_5" BEL "cfg<31>_p_1_6" BEL
        "cfg<31>_p_1_7" BEL "comm.comm_fpga_fx2/state_FSM_FFd2" BEL
        "comm.comm_fpga_fx2/state_FSM_FFd3" BEL
        "comm.comm_fpga_fx2/state_FSM_FFd1" BEL
        "comm.comm_fpga_fx2/state_FSM_FFd4" BEL "comm.comm_fpga_fx2/count_31"
        BEL "comm.comm_fpga_fx2/count_30" BEL "comm.comm_fpga_fx2/count_29"
        BEL "comm.comm_fpga_fx2/count_28" BEL "comm.comm_fpga_fx2/count_27"
        BEL "comm.comm_fpga_fx2/count_26" BEL "comm.comm_fpga_fx2/count_25"
        BEL "comm.comm_fpga_fx2/count_24" BEL "comm.comm_fpga_fx2/count_23"
        BEL "comm.comm_fpga_fx2/count_22" BEL "comm.comm_fpga_fx2/count_21"
        BEL "comm.comm_fpga_fx2/count_20" BEL "comm.comm_fpga_fx2/count_19"
        BEL "comm.comm_fpga_fx2/count_18" BEL "comm.comm_fpga_fx2/count_17"
        BEL "comm.comm_fpga_fx2/count_16" BEL "comm.comm_fpga_fx2/count_15"
        BEL "comm.comm_fpga_fx2/count_14" BEL "comm.comm_fpga_fx2/count_13"
        BEL "comm.comm_fpga_fx2/count_12" BEL "comm.comm_fpga_fx2/count_11"
        BEL "comm.comm_fpga_fx2/count_10" BEL "comm.comm_fpga_fx2/count_9" BEL
        "comm.comm_fpga_fx2/count_8" BEL "comm.comm_fpga_fx2/count_7" BEL
        "comm.comm_fpga_fx2/count_6" BEL "comm.comm_fpga_fx2/count_5" BEL
        "comm.comm_fpga_fx2/count_4" BEL "comm.comm_fpga_fx2/count_3" BEL
        "comm.comm_fpga_fx2/count_2" BEL "comm.comm_fpga_fx2/count_1" BEL
        "comm.comm_fpga_fx2/count_0" BEL "comm.comm_fpga_fx2/isWrite" BEL
        "comm.comm_fpga_fx2/chanAddr_6" BEL "comm.comm_fpga_fx2/chanAddr_5"
        BEL "comm.comm_fpga_fx2/chanAddr_4" BEL
        "comm.comm_fpga_fx2/chanAddr_3" BEL "comm.comm_fpga_fx2/chanAddr_2"
        BEL "comm.comm_fpga_fx2/chanAddr_1" BEL
        "comm.comm_fpga_fx2/chanAddr_0" BEL "my_i2c_b/state_FSM_FFd1" BEL
        "my_i2c_b/state_FSM_FFd2" BEL "my_i2c_b/state_FSM_FFd3" BEL
        "my_i2c_b/state_FSM_FFd4" BEL "my_i2c_b/octets_2" BEL
        "my_i2c_b/octets_1" BEL "my_i2c_b/octets_0" BEL "my_i2c_b/waitCnt_16"
        BEL "my_i2c_b/waitCnt_15" BEL "my_i2c_b/waitCnt_14" BEL
        "my_i2c_b/waitCnt_13" BEL "my_i2c_b/waitCnt_12" BEL
        "my_i2c_b/waitCnt_11" BEL "my_i2c_b/waitCnt_10" BEL
        "my_i2c_b/waitCnt_9" BEL "my_i2c_b/waitCnt_8" BEL "my_i2c_b/waitCnt_7"
        BEL "my_i2c_b/waitCnt_6" BEL "my_i2c_b/waitCnt_5" BEL
        "my_i2c_b/waitCnt_4" BEL "my_i2c_b/waitCnt_3" BEL "my_i2c_b/waitCnt_2"
        BEL "my_i2c_b/waitCnt_1" BEL "my_i2c_b/waitCnt_0" BEL
        "my_i2c_b/reg_4_7" BEL "my_i2c_b/reg_4_6" BEL "my_i2c_b/reg_4_5" BEL
        "my_i2c_b/reg_4_4" BEL "my_i2c_b/reg_4_3" BEL "my_i2c_b/reg_4_2" BEL
        "my_i2c_b/reg_4_1" BEL "my_i2c_b/reg_4_0" BEL "my_i2c_b/reg_3_7" BEL
        "my_i2c_b/reg_3_6" BEL "my_i2c_b/reg_3_5" BEL "my_i2c_b/reg_3_4" BEL
        "my_i2c_b/reg_3_3" BEL "my_i2c_b/reg_3_2" BEL "my_i2c_b/reg_3_1" BEL
        "my_i2c_b/reg_3_0" BEL "my_i2c_b/reg_2_7" BEL "my_i2c_b/reg_2_6" BEL
        "my_i2c_b/reg_2_5" BEL "my_i2c_b/reg_2_4" BEL "my_i2c_b/reg_2_3" BEL
        "my_i2c_b/reg_2_2" BEL "my_i2c_b/reg_2_1" BEL "my_i2c_b/reg_2_0" BEL
        "my_i2c_b/reg_1_7" BEL "my_i2c_b/reg_1_6" BEL "my_i2c_b/reg_1_5" BEL
        "my_i2c_b/reg_1_4" BEL "my_i2c_b/reg_1_3" BEL "my_i2c_b/reg_1_2" BEL
        "my_i2c_b/reg_1_1" BEL "my_i2c_b/reg_1_0" BEL
        "my_i2c_a/state_FSM_FFd1" BEL "my_i2c_a/state_FSM_FFd2" BEL
        "my_i2c_a/state_FSM_FFd3" BEL "my_i2c_a/state_FSM_FFd4" BEL
        "my_i2c_a/octets_2" BEL "my_i2c_a/octets_1" BEL "my_i2c_a/octets_0"
        BEL "my_i2c_a/waitCnt_16" BEL "my_i2c_a/waitCnt_15" BEL
        "my_i2c_a/waitCnt_14" BEL "my_i2c_a/waitCnt_13" BEL
        "my_i2c_a/waitCnt_12" BEL "my_i2c_a/waitCnt_11" BEL
        "my_i2c_a/waitCnt_10" BEL "my_i2c_a/waitCnt_9" BEL
        "my_i2c_a/waitCnt_8" BEL "my_i2c_a/waitCnt_7" BEL "my_i2c_a/waitCnt_6"
        BEL "my_i2c_a/waitCnt_5" BEL "my_i2c_a/waitCnt_4" BEL
        "my_i2c_a/waitCnt_3" BEL "my_i2c_a/waitCnt_2" BEL "my_i2c_a/waitCnt_1"
        BEL "my_i2c_a/waitCnt_0" BEL "my_i2c_a/reg_4_7" BEL "my_i2c_a/reg_4_6"
        BEL "my_i2c_a/reg_4_5" BEL "my_i2c_a/reg_4_4" BEL "my_i2c_a/reg_4_3"
        BEL "my_i2c_a/reg_4_2" BEL "my_i2c_a/reg_4_1" BEL "my_i2c_a/reg_4_0"
        BEL "my_i2c_a/reg_3_7" BEL "my_i2c_a/reg_3_6" BEL "my_i2c_a/reg_3_5"
        BEL "my_i2c_a/reg_3_4" BEL "my_i2c_a/reg_3_3" BEL "my_i2c_a/reg_3_2"
        BEL "my_i2c_a/reg_3_1" BEL "my_i2c_a/reg_3_0" BEL "my_i2c_a/reg_2_7"
        BEL "my_i2c_a/reg_2_6" BEL "my_i2c_a/reg_2_5" BEL "my_i2c_a/reg_2_4"
        BEL "my_i2c_a/reg_2_3" BEL "my_i2c_a/reg_2_2" BEL "my_i2c_a/reg_2_1"
        BEL "my_i2c_a/reg_2_0" BEL "my_i2c_a/reg_1_7" BEL "my_i2c_a/reg_1_6"
        BEL "my_i2c_a/reg_1_5" BEL "my_i2c_a/reg_1_4" BEL "my_i2c_a/reg_1_3"
        BEL "my_i2c_a/reg_1_2" BEL "my_i2c_a/reg_1_1" BEL "my_i2c_a/reg_1_0"
        BEL "my_i2c_a/Inst_TWICtl/subState_1" BEL
        "my_i2c_a/Inst_TWICtl/subState_0" BEL
        "my_i2c_a/Inst_TWICtl/busFreeCnt_7" BEL
        "my_i2c_a/Inst_TWICtl/busFreeCnt_6" BEL
        "my_i2c_a/Inst_TWICtl/busFreeCnt_5" BEL
        "my_i2c_a/Inst_TWICtl/busFreeCnt_4" BEL
        "my_i2c_a/Inst_TWICtl/busFreeCnt_3" BEL
        "my_i2c_a/Inst_TWICtl/busFreeCnt_2" BEL
        "my_i2c_a/Inst_TWICtl/busFreeCnt_1" BEL
        "my_i2c_a/Inst_TWICtl/busFreeCnt_0" BEL
        "my_i2c_a/Inst_TWICtl/bitCount_2" BEL
        "my_i2c_a/Inst_TWICtl/bitCount_1" BEL
        "my_i2c_a/Inst_TWICtl/bitCount_0" BEL "my_i2c_a/Inst_TWICtl/sclCnt_7"
        BEL "my_i2c_a/Inst_TWICtl/sclCnt_6" BEL
        "my_i2c_a/Inst_TWICtl/sclCnt_5" BEL "my_i2c_a/Inst_TWICtl/sclCnt_4"
        BEL "my_i2c_a/Inst_TWICtl/sclCnt_3" BEL
        "my_i2c_a/Inst_TWICtl/sclCnt_2" BEL "my_i2c_a/Inst_TWICtl/sclCnt_1"
        BEL "my_i2c_a/Inst_TWICtl/sclCnt_0" BEL
        "my_i2c_a/Inst_TWICtl/state_FSM_FFd1" BEL
        "my_i2c_a/Inst_TWICtl/state_FSM_FFd3" BEL
        "my_i2c_a/Inst_TWICtl/state_FSM_FFd2" BEL "my_i2c_a/Inst_TWICtl/dScl"
        BEL "my_i2c_a/Inst_TWICtl/dataByte_6" BEL
        "my_i2c_a/Inst_TWICtl/dataByte_5" BEL
        "my_i2c_a/Inst_TWICtl/dataByte_4" BEL
        "my_i2c_a/Inst_TWICtl/dataByte_3" BEL "my_i2c_a/Inst_TWICtl/ddSda" BEL
        "my_i2c_a/Inst_TWICtl/dSda" BEL "my_i2c_b/Inst_TWICtl/subState_1" BEL
        "my_i2c_b/Inst_TWICtl/subState_0" BEL
        "my_i2c_b/Inst_TWICtl/busFreeCnt_7" BEL
        "my_i2c_b/Inst_TWICtl/busFreeCnt_6" BEL
        "my_i2c_b/Inst_TWICtl/busFreeCnt_5" BEL
        "my_i2c_b/Inst_TWICtl/busFreeCnt_4" BEL
        "my_i2c_b/Inst_TWICtl/busFreeCnt_3" BEL
        "my_i2c_b/Inst_TWICtl/busFreeCnt_2" BEL
        "my_i2c_b/Inst_TWICtl/busFreeCnt_1" BEL
        "my_i2c_b/Inst_TWICtl/busFreeCnt_0" BEL
        "my_i2c_b/Inst_TWICtl/bitCount_2" BEL
        "my_i2c_b/Inst_TWICtl/bitCount_1" BEL
        "my_i2c_b/Inst_TWICtl/bitCount_0" BEL "my_i2c_b/Inst_TWICtl/sclCnt_7"
        BEL "my_i2c_b/Inst_TWICtl/sclCnt_6" BEL
        "my_i2c_b/Inst_TWICtl/sclCnt_5" BEL "my_i2c_b/Inst_TWICtl/sclCnt_4"
        BEL "my_i2c_b/Inst_TWICtl/sclCnt_3" BEL
        "my_i2c_b/Inst_TWICtl/sclCnt_2" BEL "my_i2c_b/Inst_TWICtl/sclCnt_1"
        BEL "my_i2c_b/Inst_TWICtl/sclCnt_0" BEL
        "my_i2c_b/Inst_TWICtl/state_FSM_FFd1" BEL
        "my_i2c_b/Inst_TWICtl/state_FSM_FFd3" BEL
        "my_i2c_b/Inst_TWICtl/state_FSM_FFd2" BEL "my_i2c_b/Inst_TWICtl/dScl"
        BEL "my_i2c_b/Inst_TWICtl/dataByte_6" BEL
        "my_i2c_b/Inst_TWICtl/dataByte_5" BEL
        "my_i2c_b/Inst_TWICtl/dataByte_4" BEL
        "my_i2c_b/Inst_TWICtl/dataByte_3" BEL "my_i2c_b/Inst_TWICtl/ddSda" BEL
        "my_i2c_b/Inst_TWICtl/dSda" BEL "my_i2c_a/Inst_LocalRst/RstQ_4" BEL
        "my_i2c_a/Inst_LocalRst/RstQ_3" BEL "my_i2c_a/Inst_LocalRst/RstQ_2"
        BEL "my_i2c_a/Inst_LocalRst/RstQ_1" BEL
        "my_i2c_b/Inst_LocalRst/RstQ_4" BEL "my_i2c_b/Inst_LocalRst/RstQ_3"
        BEL "my_i2c_b/Inst_LocalRst/RstQ_2" BEL
        "my_i2c_b/Inst_LocalRst/RstQ_1" BEL "my_i2c_a/Inst_TWICtl/DONE_O" BEL
        "my_i2c_a/Inst_TWICtl/ERR_O" BEL "my_i2c_b/Inst_TWICtl/DONE_O" BEL
        "my_i2c_b/Inst_TWICtl/ERR_O" BEL "my_i2c_a/Inst_TWICtl/rSda" BEL
        "my_i2c_b/Inst_TWICtl/rSda" BEL "comm.comm_fpga_fx2/isAligned" BEL
        "my_i2c_a/Inst_TWICtl/rScl" BEL "my_i2c_a/Inst_TWICtl/addrNData" BEL
        "my_i2c_b/Inst_TWICtl/rScl" BEL "my_i2c_b/Inst_TWICtl/addrNData" BEL
        "my_i2c_a/Inst_TWICtl/int_Rst" BEL "my_i2c_b/Inst_TWICtl/int_Rst" BEL
        "my_i2c_a/Inst_TWICtl/busState_1" BEL
        "my_i2c_a/Inst_TWICtl/busState_0" BEL
        "my_i2c_b/Inst_TWICtl/busState_1" BEL
        "my_i2c_b/Inst_TWICtl/busState_0" BEL
        "my_i2c_a/Inst_TWICtl/dataByte_7" BEL
        "my_i2c_a/Inst_TWICtl/dataByte_2" BEL
        "my_i2c_a/Inst_TWICtl/dataByte_1" BEL
        "my_i2c_a/Inst_TWICtl/dataByte_0" BEL
        "my_i2c_b/Inst_TWICtl/dataByte_7" BEL
        "my_i2c_b/Inst_TWICtl/dataByte_2" BEL
        "my_i2c_b/Inst_TWICtl/dataByte_1" BEL
        "my_i2c_b/Inst_TWICtl/dataByte_0" BEL
        "comm.comm_fpga_fx2/chanAddr_0_1" BEL
        "comm.comm_fpga_fx2/chanAddr_0_2" BEL "fx2clk_int_BUFG" BEL
        "my_inspect_sync/Mshreg_inspect_2_identity_3" BEL
        "my_inspect_sync/inspect_2_identity_3" BEL
        "my_inspect_sync/Mshreg_inspect_2_identity_2" BEL
        "my_inspect_sync/inspect_2_identity_2" BEL
        "my_inspect_sync/Mshreg_inspect_2_identity_1" BEL
        "my_inspect_sync/inspect_2_identity_1" BEL
        "my_inspect_sync/Mshreg_inspect_2_identity_0" BEL
        "my_inspect_sync/inspect_2_identity_0" BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_3"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_1"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_0"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/rd_dc_i_0"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/rd_dc_i_1"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/rd_dc_i_2"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/rd_dc_i_3"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/rd_dc_i_4"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        PIN
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_3"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_1"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_0"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        PIN
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_3"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_1"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_0"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        PIN
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        PIN
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_6"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_5"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_3"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_1"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_0"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_6"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_5"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i";
PIN inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<232> = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0" PINNAME
        P1CMDCLK;
PIN inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<258> = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0" PINNAME
        P1WRCLK;
TIMEGRP cambpclk = BEL "inst_inputsync_fvb/D_O" BEL
        "inst_inputsync_fvb/sreg_1" BEL "inst_inputsync_fvb/sreg_0" BEL
        "inst_fbctl/pb_wr_addr_22" BEL "inst_fbctl/pb_wr_addr_21" BEL
        "inst_fbctl/pb_wr_addr_20" BEL "inst_fbctl/pb_wr_addr_19" BEL
        "inst_fbctl/pb_wr_addr_18" BEL "inst_fbctl/pb_wr_addr_17" BEL
        "inst_fbctl/pb_wr_addr_16" BEL "inst_fbctl/pb_wr_addr_15" BEL
        "inst_fbctl/pb_wr_addr_14" BEL "inst_fbctl/pb_wr_addr_13" BEL
        "inst_fbctl/pb_wr_addr_12" BEL "inst_fbctl/pb_wr_addr_11" BEL
        "inst_fbctl/pb_wr_addr_10" BEL "inst_fbctl/pb_wr_addr_9" BEL
        "inst_fbctl/pb_wr_addr_8" BEL "inst_fbctl/pb_wr_addr_7" BEL
        "inst_fbctl/pb_wr_addr_6" BEL "inst_fbctl/pb_wr_addr_5" BEL
        "inst_fbctl/pb_wr_addr_4" BEL "inst_fbctl/pb_wr_addr_3" BEL
        "inst_fbctl/pb_wr_addr_2" BEL "inst_fbctl/pb_wr_addr_1" BEL
        "inst_fbctl/pb_wr_addr_0" BEL "inst_fbctl/pb_wr_cnt_5" BEL
        "inst_fbctl/pb_wr_cnt_4" BEL "inst_fbctl/pb_wr_cnt_3" BEL
        "inst_fbctl/pb_wr_cnt_2" BEL "inst_fbctl/pb_wr_cnt_1" BEL
        "inst_fbctl/pb_wr_cnt_0" BEL "inst_fbctl/stateWrB_FSM_FFd2" BEL
        "inst_fbctl/stateWrB_FSM_FFd4" BEL
        "inst_fbctl/inst_inputsync_fvb/sreg_0" BEL
        "inst_fbctl/inst_inputsync_fvb/sreg_1" BEL
        "inst_fbctl/inst_inputsync_fvb/D_O" BEL "inst_fbctl/p1_wr_data_1" BEL
        "inst_fbctl/p1_wr_data_2" BEL "inst_fbctl/p1_wr_data_0" BEL
        "inst_fbctl/p1_wr_data_3" BEL "inst_fbctl/p1_wr_data_4" BEL
        "inst_fbctl/p1_wr_data_6" BEL "inst_fbctl/p1_wr_data_7" BEL
        "inst_fbctl/p1_wr_data_5" BEL "inst_fbctl/p1_wr_data_8" BEL
        "inst_fbctl/p1_wr_data_9" BEL "inst_fbctl/p1_wr_data_11" BEL
        "inst_fbctl/p1_wr_data_12" BEL "inst_fbctl/p1_wr_data_10" BEL
        "inst_fbctl/p1_wr_data_13" BEL "inst_fbctl/p1_wr_data_14" BEL
        "inst_fbctl/p1_wr_data_15" PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<232>" PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<258>" PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<232>" PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<258>" BEL
        "inst_fbctl/inst_localrstb2_b/RstQ_4" BEL
        "inst_fbctl/inst_localrstb2_b/RstQ_3" BEL
        "inst_fbctl/inst_localrstb2_b/RstQ_2" BEL
        "inst_fbctl/inst_localrstb2_b/RstQ_1" BEL
        "inst_fbctl/inst_localrstb1_b/RstQ_4" BEL
        "inst_fbctl/inst_localrstb1_b/RstQ_3" BEL
        "inst_fbctl/inst_localrstb1_b/RstQ_2" BEL
        "inst_fbctl/inst_localrstb1_b/RstQ_1" BEL "inst_camctlb/D_O_0" BEL
        "inst_camctlb/D_O_1" BEL "inst_camctlb/D_O_2" BEL "inst_camctlb/D_O_3"
        BEL "inst_camctlb/D_O_4" BEL "inst_camctlb/D_O_5" BEL
        "inst_camctlb/D_O_6" BEL "inst_camctlb/D_O_7" BEL "inst_camctlb/D_O_8"
        BEL "inst_camctlb/D_O_9" BEL "inst_camctlb/D_O_10" BEL
        "inst_camctlb/D_O_11" BEL "inst_camctlb/D_O_12" BEL
        "inst_camctlb/D_O_13" BEL "inst_camctlb/D_O_14" BEL
        "inst_camctlb/D_O_15" BEL "inst_camctlb/cam_data_sel" BEL
        "inst_camctlb/DV_O" BEL "inst_fbctl/pb_int_rst" BEL
        "inst_fbctl/pb_wr_data_sel" BEL "inst_fbctl/stateWrB_FSM_FFd3" BEL
        "inst_fbctl/done_b";
PIN inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<297> = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0" PINNAME P2CLK;
PIN inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<319> = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0" PINNAME
        P2CMDCLK;
TIMEGRP camapclk = BEL "inst_inputsync_fva/D_O" BEL
        "inst_inputsync_fva/sreg_1" BEL "inst_inputsync_fva/sreg_0" BEL
        "inst_fbctl/pa_wr_addr_0" BEL "inst_fbctl/pa_wr_addr_21" BEL
        "inst_fbctl/pa_wr_addr_20" BEL "inst_fbctl/pa_wr_addr_22" BEL
        "inst_fbctl/pa_wr_addr_18" BEL "inst_fbctl/pa_wr_addr_17" BEL
        "inst_fbctl/pa_wr_addr_19" BEL "inst_fbctl/pa_wr_addr_16" BEL
        "inst_fbctl/pa_wr_addr_15" BEL "inst_fbctl/pa_wr_addr_13" BEL
        "inst_fbctl/pa_wr_addr_12" BEL "inst_fbctl/pa_wr_addr_14" BEL
        "inst_fbctl/pa_wr_addr_10" BEL "inst_fbctl/pa_wr_addr_9" BEL
        "inst_fbctl/pa_wr_addr_11" BEL "inst_fbctl/pa_wr_addr_7" BEL
        "inst_fbctl/pa_wr_addr_6" BEL "inst_fbctl/pa_wr_addr_8" BEL
        "inst_fbctl/pa_wr_addr_4" BEL "inst_fbctl/pa_wr_addr_3" BEL
        "inst_fbctl/pa_wr_addr_5" BEL "inst_fbctl/pa_wr_addr_1" BEL
        "inst_fbctl/pa_wr_addr_2" BEL "inst_fbctl/pa_wr_cnt_5" BEL
        "inst_fbctl/pa_wr_cnt_4" BEL "inst_fbctl/pa_wr_cnt_3" BEL
        "inst_fbctl/pa_wr_cnt_2" BEL "inst_fbctl/pa_wr_cnt_1" BEL
        "inst_fbctl/pa_wr_cnt_0" BEL "inst_fbctl/stateWrA_FSM_FFd4" BEL
        "inst_fbctl/stateWrA_FSM_FFd2" BEL
        "inst_fbctl/inst_inputsync_fva/sreg_0" BEL
        "inst_fbctl/inst_inputsync_fva/sreg_1" BEL
        "inst_fbctl/inst_inputsync_fva/D_O" BEL "inst_fbctl/p2_wr_data_0" BEL
        "inst_fbctl/p2_wr_data_2" BEL "inst_fbctl/p2_wr_data_3" BEL
        "inst_fbctl/p2_wr_data_1" BEL "inst_fbctl/p2_wr_data_4" BEL
        "inst_fbctl/p2_wr_data_5" BEL "inst_fbctl/p2_wr_data_7" BEL
        "inst_fbctl/p2_wr_data_8" BEL "inst_fbctl/p2_wr_data_6" BEL
        "inst_fbctl/p2_wr_data_9" BEL "inst_fbctl/p2_wr_data_10" BEL
        "inst_fbctl/p2_wr_data_11" BEL "inst_fbctl/p2_wr_data_12" BEL
        "inst_fbctl/p2_wr_data_13" BEL "inst_fbctl/p2_wr_data_14" BEL
        "inst_fbctl/p2_wr_data_15" PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<297>" PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<319>" PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<297>" PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<319>" BEL
        "inst_fbctl/inst_localrstb2_a/RstQ_4" BEL
        "inst_fbctl/inst_localrstb2_a/RstQ_3" BEL
        "inst_fbctl/inst_localrstb2_a/RstQ_2" BEL
        "inst_fbctl/inst_localrstb2_a/RstQ_1" BEL
        "inst_fbctl/inst_localrstb1_a/RstQ_4" BEL
        "inst_fbctl/inst_localrstb1_a/RstQ_3" BEL
        "inst_fbctl/inst_localrstb1_a/RstQ_2" BEL
        "inst_fbctl/inst_localrstb1_a/RstQ_1" BEL "inst_camctla/D_O_0" BEL
        "inst_camctla/D_O_1" BEL "inst_camctla/D_O_2" BEL "inst_camctla/D_O_3"
        BEL "inst_camctla/D_O_4" BEL "inst_camctla/D_O_5" BEL
        "inst_camctla/D_O_6" BEL "inst_camctla/D_O_7" BEL "inst_camctla/D_O_8"
        BEL "inst_camctla/D_O_9" BEL "inst_camctla/D_O_10" BEL
        "inst_camctla/D_O_11" BEL "inst_camctla/D_O_12" BEL
        "inst_camctla/D_O_13" BEL "inst_camctla/D_O_14" BEL
        "inst_camctla/D_O_15" BEL "inst_camctla/cam_data_sel" BEL
        "inst_camctla/DV_O" BEL "inst_fbctl/pa_int_rst" BEL
        "inst_fbctl/pa_wr_data_sel" BEL "inst_fbctl/stateWrA_FSM_FFd3" BEL
        "inst_fbctl/done_a";
PIN inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<381> = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0" PINNAME P3CLK;
PIN inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<403> = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0" PINNAME
        P3CMDCLK;
TIMEGRP inst_syscon_pllout_x1 = BEL "inst_fbctl/x_0" BEL "inst_fbctl/x_3" BEL
        "inst_fbctl/x_2" BEL "inst_fbctl/x_4" BEL "inst_fbctl/x_1" BEL
        "inst_fbctl/src_c_11" BEL "inst_fbctl/src_c_9" BEL
        "inst_fbctl/src_c_8" BEL "inst_fbctl/src_c_10" BEL
        "inst_fbctl/src_c_6" BEL "inst_fbctl/src_c_5" BEL "inst_fbctl/src_c_7"
        BEL "inst_fbctl/src_c_3" BEL "inst_fbctl/src_c_2" BEL
        "inst_fbctl/src_c_4" BEL "inst_fbctl/src_c_1" BEL "inst_fbctl/src_c_0"
        BEL "inst_fbctl/src_b_10" BEL "inst_fbctl/src_b_9" BEL
        "inst_fbctl/src_b_11" BEL "inst_fbctl/src_b_7" BEL
        "inst_fbctl/src_b_6" BEL "inst_fbctl/src_b_8" BEL "inst_fbctl/src_b_4"
        BEL "inst_fbctl/src_b_3" BEL "inst_fbctl/src_b_5" BEL
        "inst_fbctl/src_b_1" BEL "inst_fbctl/src_b_0" BEL "inst_fbctl/src_b_2"
        BEL "inst_fbctl/src_a_10" BEL "inst_fbctl/src_a_9" BEL
        "inst_fbctl/src_a_11" BEL "inst_fbctl/src_a_7" BEL
        "inst_fbctl/src_a_6" BEL "inst_fbctl/src_a_8" BEL "inst_fbctl/src_a_4"
        BEL "inst_fbctl/src_a_3" BEL "inst_fbctl/src_a_5" BEL
        "inst_fbctl/src_a_1" BEL "inst_fbctl/src_a_0" BEL "inst_fbctl/src_a_2"
        BEL "inst_fbctl/y_0" BEL "inst_fbctl/stateRd_FSM_FFd2" BEL
        "inst_fbctl/stateRd_FSM_FFd4" BEL "inst_fbctl/y_8" BEL
        "inst_fbctl/y_6" BEL "inst_fbctl/y_5" BEL "inst_fbctl/y_7" BEL
        "inst_fbctl/y_3" BEL "inst_fbctl/y_2" BEL "inst_fbctl/y_4" BEL
        "inst_fbctl/y_1" PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<381>" PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<403>" PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<381>" PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<403>" BEL
        "inst_fbctl/inst_localrstc/RstQ_4" BEL
        "inst_fbctl/inst_localrstc/RstQ_3" BEL
        "inst_fbctl/inst_localrstc/RstQ_2" BEL
        "inst_fbctl/inst_localrstc/RstQ_1" BEL "inst_syscon/BUFG_inst1" BEL
        "inst_videotimingctl/Inst_LocalRst/RstQ_1" BEL
        "inst_videotimingctl/Inst_LocalRst/RstQ_2" BEL
        "inst_videotimingctl/Inst_LocalRst/RstQ_3" BEL
        "inst_videotimingctl/Inst_LocalRst/RstQ_4" BEL
        "inst_videotimingctl/VCnt_0" BEL "inst_videotimingctl/VCnt_8" BEL
        "inst_videotimingctl/VCnt_7" BEL "inst_videotimingctl/VCnt_6" BEL
        "inst_videotimingctl/VCnt_5" BEL "inst_videotimingctl/VCnt_4" BEL
        "inst_videotimingctl/VCnt_1" BEL "inst_videotimingctl/HCnt_10" BEL
        "inst_videotimingctl/HCnt_7" BEL "inst_videotimingctl/HCnt_6" BEL
        "inst_videotimingctl/HCnt_5" BEL "inst_videotimingctl/hs" BEL
        "inst_videotimingctl/vde" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/q_out_d_9" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/q_out_d_8" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/q_out_d_7" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/q_out_d_6" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/q_out_d_5" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/q_out_d_4" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/q_out_d_3" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/q_out_d_2" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/q_out_d_1" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/q_out_d_0" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/n0_q_m_3" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/n0_q_m_2" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/n0_q_m_1" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/n1_q_m_2" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/n1_q_m_1" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/q_m_d_8" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/q_m_d_7" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/q_m_d_6" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/q_m_d_5" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/q_m_d_4" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/q_m_d_3" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/q_m_d_1" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/n1_d_2" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/d_d_7" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/d_d_6" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/d_d_5" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/d_d_4" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/d_d_3" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/cnt_t_1_4" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/cnt_t_1_3" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/cnt_t_1_2" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/cnt_t_1_1" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/q_out_d_9" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/q_out_d_8" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/q_out_d_7" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/q_out_d_6" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/q_out_d_5" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/q_out_d_4" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/q_out_d_3" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/q_out_d_2" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/q_out_d_1" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/q_out_d_0" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/n0_q_m_3" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/n0_q_m_2" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/n0_q_m_1" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/n1_q_m_2" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/n1_q_m_1" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/q_m_d_8" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/q_m_d_7" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/q_m_d_6" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/q_m_d_5" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/q_m_d_4" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/q_m_d_3" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/q_m_d_2" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/q_m_d_1" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/n1_d_2" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/d_d_7" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/d_d_6" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/d_d_5" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/d_d_4" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/d_d_3" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_green/d_d_2" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_red/cnt_t_1_4" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_red/cnt_t_1_3" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_red/cnt_t_1_2" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_red/cnt_t_1_1" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_red/q_out_d_9" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_red/q_out_d_8" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_red/q_out_d_7" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_red/q_out_d_6" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_red/q_out_d_5" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_red/q_out_d_4" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_red/q_out_d_3" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_red/q_out_d_1" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_red/q_out_d_0" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_red/n0_q_m_3" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_red/n0_q_m_2" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_red/n0_q_m_1" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_red/n1_q_m_2" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_red/n1_q_m_1" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_red/q_m_d_8" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_red/q_m_d_7" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_red/q_m_d_6" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_red/q_m_d_5" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_red/q_m_d_4" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_red/q_m_d_3" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_red/q_m_d_1" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_red/n1_d_2" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_red/d_d_7" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_red/d_d_6" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_red/d_d_5" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_red/d_d_4" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_red/d_d_3" BEL
        "inst_fbctl/RDY_O" BEL "inst_videotimingctl/HCnt_0" BEL
        "inst_videotimingctl/VCnt_9" BEL "inst_videotimingctl/VCnt_3" BEL
        "inst_videotimingctl/VCnt_2" BEL "inst_videotimingctl/HCnt_9" BEL
        "inst_videotimingctl/HCnt_8" BEL "inst_videotimingctl/HCnt_4" BEL
        "inst_videotimingctl/HCnt_3" BEL "inst_videotimingctl/HCnt_2" BEL
        "inst_videotimingctl/HCnt_1" BEL "inst_fbctl/rd_data_sel" BEL
        "inst_videotimingctl/vs" BEL "inst_fbctl/stateRd_FSM_FFd3" BEL
        "inst_dvitransmitter/Inst_d0_serializer_10_1/gear" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/Mshreg_de_dd" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/de_dd" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/Mshreg_c1_dd" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/c1_dd" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/Mshreg_c0_dd" BEL
        "inst_dvitransmitter/Inst_TMDSEncoder_blue/c0_dd";
PIN inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<109> = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0" PINNAME
        P0CMDCLK;
PIN inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<130> = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0" PINNAME
        P0RDCLK;
PIN inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<172> = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0" PINNAME
        P0WRCLK;
PIN
        inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>
        = BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
TIMEGRP inst_syscon_Inst_dcm_fixed_clkout2 = BEL
        "inst_fbctl/move_state_FSM_FFd2" BEL "inst_fbctl/move_state_FSM_FFd3"
        BEL "inst_fbctl/move_state_FSM_FFd1" BEL
        "inst_fbctl/move_state_FSM_FFd5" BEL "inst_fbctl/move_state_FSM_FFd6"
        BEL "inst_fbctl/move_state_FSM_FFd4" BEL
        "inst_fbctl/move_state_FSM_FFd8" BEL "inst_fbctl/move_state_FSM_FFd9"
        BEL "inst_fbctl/move_state_FSM_FFd7" BEL
        "inst_fbctl/move_state_FSM_FFd11" BEL
        "inst_fbctl/move_state_FSM_FFd12" BEL
        "inst_fbctl/move_state_FSM_FFd10" BEL
        "inst_fbctl/move_state_FSM_FFd14" BEL
        "inst_fbctl/move_state_FSM_FFd15" BEL
        "inst_fbctl/move_state_FSM_FFd13" BEL
        "inst_fbctl/move_state_FSM_FFd17" BEL
        "inst_fbctl/move_state_FSM_FFd18" BEL
        "inst_fbctl/move_state_FSM_FFd16" BEL
        "inst_fbctl/move_state_FSM_FFd20" BEL
        "inst_fbctl/move_state_FSM_FFd21" BEL
        "inst_fbctl/move_state_FSM_FFd19" BEL
        "inst_fbctl/move_state_FSM_FFd22" BEL "inst_fbctl/my_aux_rd_addr_23"
        BEL "inst_fbctl/my_aux_rd_addr_22" BEL "inst_fbctl/my_aux_rd_addr_21"
        BEL "inst_fbctl/my_aux_rd_addr_20" BEL "inst_fbctl/my_aux_rd_addr_19"
        BEL "inst_fbctl/my_aux_rd_addr_18" BEL "inst_fbctl/my_aux_rd_addr_17"
        BEL "inst_fbctl/my_aux_rd_addr_16" BEL "inst_fbctl/my_aux_rd_addr_15"
        BEL "inst_fbctl/my_aux_rd_addr_14" BEL "inst_fbctl/my_aux_rd_addr_13"
        BEL "inst_fbctl/my_aux_rd_addr_12" BEL "inst_fbctl/my_aux_rd_addr_11"
        BEL "inst_fbctl/my_aux_rd_addr_10" BEL "inst_fbctl/my_aux_rd_addr_9"
        BEL "inst_fbctl/my_aux_rd_addr_8" BEL "inst_fbctl/my_aux_rd_addr_7"
        BEL "inst_fbctl/my_pixel_wr_addr_23" BEL
        "inst_fbctl/my_pixel_wr_addr_22" BEL "inst_fbctl/my_pixel_wr_addr_21"
        BEL "inst_fbctl/my_pixel_wr_addr_20" BEL
        "inst_fbctl/my_pixel_wr_addr_19" BEL "inst_fbctl/my_pixel_wr_addr_18"
        BEL "inst_fbctl/my_pixel_wr_addr_17" BEL
        "inst_fbctl/my_pixel_wr_addr_16" BEL "inst_fbctl/my_pixel_wr_addr_15"
        BEL "inst_fbctl/my_pixel_wr_addr_14" BEL
        "inst_fbctl/my_pixel_wr_addr_13" BEL "inst_fbctl/my_pixel_wr_addr_12"
        BEL "inst_fbctl/my_pixel_wr_addr_11" BEL
        "inst_fbctl/my_pixel_wr_addr_10" BEL "inst_fbctl/my_pixel_wr_addr_9"
        BEL "inst_fbctl/my_pixel_wr_addr_8" BEL
        "inst_fbctl/my_pixel_wr_addr_7" BEL "inst_fbctl/my_pixel_wr_addr_6"
        BEL "inst_fbctl/my_aux_wr_addr_23" BEL "inst_fbctl/my_aux_wr_addr_22"
        BEL "inst_fbctl/my_aux_wr_addr_21" BEL "inst_fbctl/my_aux_wr_addr_20"
        BEL "inst_fbctl/my_aux_wr_addr_19" BEL "inst_fbctl/my_aux_wr_addr_18"
        BEL "inst_fbctl/my_aux_wr_addr_17" BEL "inst_fbctl/my_aux_wr_addr_16"
        BEL "inst_fbctl/my_aux_wr_addr_15" BEL "inst_fbctl/my_aux_wr_addr_14"
        BEL "inst_fbctl/my_aux_wr_addr_13" BEL "inst_fbctl/my_aux_wr_addr_12"
        BEL "inst_fbctl/my_aux_wr_addr_11" BEL "inst_fbctl/my_aux_wr_addr_10"
        BEL "inst_fbctl/my_aux_wr_addr_9" BEL "inst_fbctl/my_aux_wr_addr_8"
        BEL "inst_fbctl/my_aux_wr_addr_7" BEL
        "inst_fbctl/my_pixel_b_rd_addr_23" BEL
        "inst_fbctl/my_pixel_b_rd_addr_22" BEL
        "inst_fbctl/my_pixel_b_rd_addr_21" BEL
        "inst_fbctl/my_pixel_b_rd_addr_20" BEL
        "inst_fbctl/my_pixel_b_rd_addr_19" BEL
        "inst_fbctl/my_pixel_b_rd_addr_18" BEL
        "inst_fbctl/my_pixel_b_rd_addr_17" BEL
        "inst_fbctl/my_pixel_b_rd_addr_16" BEL
        "inst_fbctl/my_pixel_b_rd_addr_15" BEL
        "inst_fbctl/my_pixel_b_rd_addr_14" BEL
        "inst_fbctl/my_pixel_b_rd_addr_13" BEL
        "inst_fbctl/my_pixel_b_rd_addr_12" BEL
        "inst_fbctl/my_pixel_b_rd_addr_11" BEL
        "inst_fbctl/my_pixel_b_rd_addr_10" BEL
        "inst_fbctl/my_pixel_b_rd_addr_9" BEL
        "inst_fbctl/my_pixel_b_rd_addr_8" BEL
        "inst_fbctl/my_pixel_b_rd_addr_7" BEL
        "inst_fbctl/my_pixel_b_rd_addr_6" BEL
        "inst_fbctl/my_pixel_a_rd_addr_23" BEL
        "inst_fbctl/my_pixel_a_rd_addr_22" BEL
        "inst_fbctl/my_pixel_a_rd_addr_21" BEL
        "inst_fbctl/my_pixel_a_rd_addr_20" BEL
        "inst_fbctl/my_pixel_a_rd_addr_19" BEL
        "inst_fbctl/my_pixel_a_rd_addr_18" BEL
        "inst_fbctl/my_pixel_a_rd_addr_17" BEL
        "inst_fbctl/my_pixel_a_rd_addr_16" BEL
        "inst_fbctl/my_pixel_a_rd_addr_15" BEL
        "inst_fbctl/my_pixel_a_rd_addr_14" BEL
        "inst_fbctl/my_pixel_a_rd_addr_13" BEL
        "inst_fbctl/my_pixel_a_rd_addr_12" BEL
        "inst_fbctl/my_pixel_a_rd_addr_11" BEL
        "inst_fbctl/my_pixel_a_rd_addr_10" BEL
        "inst_fbctl/my_pixel_a_rd_addr_9" BEL
        "inst_fbctl/my_pixel_a_rd_addr_8" BEL
        "inst_fbctl/my_pixel_a_rd_addr_7" BEL
        "inst_fbctl/my_pixel_a_rd_addr_6" PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<109>" PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<130>" PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<172>" PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<109>" PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<130>" PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<172>" PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<109>" PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<130>" PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<172>" BEL
        "inst_fbctl/my_cfg_sync/cfg_2[1]_enable" BEL
        "inst_fbctl/inst_localrstalg/RstQ_4" BEL
        "inst_fbctl/inst_localrstalg/RstQ_3" BEL
        "inst_fbctl/inst_localrstalg/RstQ_2" BEL
        "inst_fbctl/inst_localrstalg/RstQ_1" BEL
        "inst_fbctl/my_fifo_sink/r_cols_8" BEL
        "inst_fbctl/my_fifo_sink/r_cols_7" BEL
        "inst_fbctl/my_fifo_sink/r_cols_5" BEL
        "inst_fbctl/my_fifo_sink/r_cols_4" BEL
        "inst_fbctl/my_fifo_sink/r_cols_6" BEL
        "inst_fbctl/my_fifo_sink/r_cols_3" BEL
        "inst_fbctl/my_fifo_sink/r_cols_2" BEL
        "inst_fbctl/my_fifo_sink/r_cols_0" BEL
        "inst_fbctl/my_fifo_sink/r_cols_1" BEL
        "inst_fbctl/my_fifo_sink/stage_identity_3" BEL
        "inst_fbctl/my_fifo_sink/stage_identity_0" BEL
        "inst_fbctl/my_fifo_sink/stage_data_565_15" BEL
        "inst_fbctl/my_fifo_sink/stage_data_565_14" BEL
        "inst_fbctl/my_fifo_sink/stage_data_565_13" BEL
        "inst_fbctl/my_fifo_sink/stage_data_565_12" BEL
        "inst_fbctl/my_fifo_sink/stage_data_565_11" BEL
        "inst_fbctl/my_fifo_sink/stage_data_565_10" BEL
        "inst_fbctl/my_fifo_sink/stage_data_565_9" BEL
        "inst_fbctl/my_fifo_sink/stage_data_565_8" BEL
        "inst_fbctl/my_fifo_sink/stage_data_565_7" BEL
        "inst_fbctl/my_fifo_sink/stage_data_565_6" BEL
        "inst_fbctl/my_fifo_sink/stage_data_565_5" BEL
        "inst_fbctl/my_fifo_sink/stage_data_565_4" BEL
        "inst_fbctl/my_fifo_sink/stage_data_565_3" BEL
        "inst_fbctl/my_fifo_sink/stage_data_565_2" BEL
        "inst_fbctl/my_fifo_sink/stage_data_565_1" BEL
        "inst_fbctl/my_fifo_sink/stage_data_565_0" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_31" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_30" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_29" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_28" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_27" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_26" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_25" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_24" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_23" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_22" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_21" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_20" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_19" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_18" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_17" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_16" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_15" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_14" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_13" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_12" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_11" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_10" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_9" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_8" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_7" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_6" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_5" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_4" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_3" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_2" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_1" BEL
        "inst_fbctl/my_fifo_sink/stage_aux_0" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_data_565_15" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_data_565_14" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_data_565_13" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_data_565_12" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_data_565_11" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_data_565_10" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_data_565_9" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_data_565_8" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_data_565_7" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_data_565_6" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_data_565_5" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_data_565_4" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_data_565_3" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_data_565_2" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_data_565_1" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_data_565_0" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_valid" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_31" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_30" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_29" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_28" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_27" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_26" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_25" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_24" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_23" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_22" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_21" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_20" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_19" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_18" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_17" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_16" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_15" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_14" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_13" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_12" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_11" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_10" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_9" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_8" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_7" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_6" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_5" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_4" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_3" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_2" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_1" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_aux_0" BEL
        "inst_fbctl/my_mcb_feed_dual/stage_identity_0" BEL
        "inst_fbctl/my_mcb_sink/p0_fifo_data_0" BEL
        "inst_fbctl/my_mcb_sink/p0_fifo_data_1" BEL
        "inst_fbctl/my_mcb_sink/p0_fifo_data_3" BEL
        "inst_fbctl/my_mcb_sink/p0_fifo_data_4" BEL
        "inst_fbctl/my_mcb_sink/p0_fifo_data_2" BEL
        "inst_fbctl/my_mcb_sink/p0_fifo_data_6" BEL
        "inst_fbctl/my_mcb_sink/p0_fifo_data_7" BEL
        "inst_fbctl/my_mcb_sink/p0_fifo_data_5" BEL
        "inst_fbctl/my_mcb_sink/p0_fifo_data_9" BEL
        "inst_fbctl/my_mcb_sink/p0_fifo_data_10" BEL
        "inst_fbctl/my_mcb_sink/p0_fifo_data_8" BEL
        "inst_fbctl/my_mcb_sink/p0_fifo_data_12" BEL
        "inst_fbctl/my_mcb_sink/p0_fifo_data_13" BEL
        "inst_fbctl/my_mcb_sink/p0_fifo_data_11" BEL
        "inst_fbctl/my_mcb_sink/p0_fifo_data_15" BEL
        "inst_fbctl/my_mcb_sink/p0_fifo_data_14" BEL
        "inst_fbctl/my_mcb_sink/stage_identity_2" BEL
        "inst_fbctl/my_mcb_sink/stage_identity_1" BEL
        "inst_fbctl/my_mcb_sink/stage_identity_0" BEL
        "inst_syscon/Inst_dcm_fixed/clkout3_buf" BEL
        "inst_fbctl/my_fifo_sink/r_enable" BEL
        "inst_fbctl/my_fifo_sink/r_dummy" BEL
        "inst_fbctl/my_mcb_feed_dual/r_stop_1" BEL
        "inst_fbctl/my_mcb_sink/r_sel_is_high" BEL
        "inst_fbctl/my_mcb_sink/stage_identity_3" BEL
        "inst_fbctl/my_fifo_sink/stage_valid" BEL
        "inst_fbctl/my_fifo_sink/r_rows_7" BEL
        "inst_fbctl/my_fifo_sink/r_rows_6" BEL
        "inst_fbctl/my_fifo_sink/r_rows_4" BEL
        "inst_fbctl/my_fifo_sink/r_rows_3" BEL
        "inst_fbctl/my_fifo_sink/r_rows_5" BEL
        "inst_fbctl/my_fifo_sink/r_rows_2" BEL
        "inst_fbctl/my_fifo_sink/r_rows_1" BEL
        "inst_fbctl/my_fifo_sink/r_rows_0" BEL
        "inst_fbctl/my_cfg_sync/cfg_2[1]_enable_1" BEL
        "inst_fbctl/my_mcb_feed_dual/r_stop_1_1" BEL
        "inst_fbctl/my_cfg_sync/Mshreg_cfg_2[4]_identify" BEL
        "inst_fbctl/my_cfg_sync/cfg_2[4]_identify" BEL
        "inst_fbctl/my_cfg_sync/Mshreg_cfg_2_4" BEL
        "inst_fbctl/my_cfg_sync/cfg_2_4" BEL
        "inst_fbctl/my_cfg_sync/Mshreg_cfg_2[4]_enable" BEL
        "inst_fbctl/my_cfg_sync/cfg_2[4]_enable" BEL
        "inst_fbctl/my_cfg_sync/Mshreg_cfg_2_2" BEL
        "inst_fbctl/my_cfg_sync/cfg_2_2" BEL
        "inst_fbctl/my_cfg_sync/Mshreg_cfg_2[2]_identify" BEL
        "inst_fbctl/my_cfg_sync/cfg_2[2]_identify" BEL
        "inst_fbctl/my_cfg_sync/Mshreg_cfg_2_1" BEL
        "inst_fbctl/my_cfg_sync/cfg_2_1" BEL
        "inst_fbctl/inst_inputsync_fvb/Mshreg_n0003_0" BEL
        "inst_fbctl/inst_inputsync_fvb/n0003_0" BEL
        "inst_fbctl/my_cfg_sync/Mshreg_cfg_2_11" BEL
        "inst_fbctl/my_cfg_sync/cfg_2_11" BEL
        "inst_fbctl/my_cfg_sync/Mshreg_cfg_2[2]_enable" BEL
        "inst_fbctl/my_cfg_sync/cfg_2[2]_enable" BEL
        "inst_fbctl/my_cfg_sync/Mshreg_cfg_2[1]_identify" BEL
        "inst_fbctl/my_cfg_sync/cfg_2[1]_identify" BEL
        "inst_fbctl/my_cfg_sync/Mshreg_cfg_1[1]_enable" BEL
        "inst_fbctl/my_cfg_sync/cfg_1[1]_enable" PIN
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_5"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_6"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_7"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_4"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_5"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_6"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_7"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_5"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_3"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_2"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_1"
        BEL
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0"
        PIN
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_5"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_3"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_2"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_1"
        BEL
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0"
        PIN
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_5"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_3"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_2"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_1"
        BEL
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0"
        PIN
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_5"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_3"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_2"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_1"
        BEL
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0"
        PIN
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_5"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_3"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_2"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_1"
        BEL
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0"
        PIN
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>";
PIN inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<678> = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0" PINNAME UICLK;
TIMEGRP inst_syscon_mcb_drp_clk_bfg = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO"
        PIN "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<678>"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_2"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_3"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition2"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_3"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_2"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3_1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3_0"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd3"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd5"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd6"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd7"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_2"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_0"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_7"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_6"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_5"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_4"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_3"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_2"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_0"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_6"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_5"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_4"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_3"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_2"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_0"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_ADD"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_6"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_5"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_4"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_0"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_7"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_3"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_0"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_CS"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd5"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_2"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_0"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd3"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd7"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd8"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd9"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_7"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_6"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_5"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_4"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_3"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_2"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_0"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_ADD_xilinx0"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_BKST"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_6"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_5"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_4"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_3"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_2"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_0"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_7"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_3"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_0"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_CS_xilinx1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/rd_not_write_reg"
        BEL "inst_syscon/BUFG_inst3" BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd4"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd6"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/MCB_UIREAD"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2"
        BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2";
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0"
        PINNAME CLK0;
PIN inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_ldm_0_pins<0> = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_ldm_0" PINNAME
        CLK0;
PIN inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_udm_0_pins<0> = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_udm_0" PINNAME
        CLK0;
PIN inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<660> = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0" PINNAME
        PLLCLK1;
TIMEGRP inst_syscon_ddr2clk_2x_180 = PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0_pins<0>"
        PIN "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_ldm_0_pins<0>"
        PIN "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_udm_0_pins<0>"
        PIN "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<660>";
PIN inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/oserdes2_udqsn_0_pins<0> =
        BEL "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/oserdes2_udqsn_0"
        PINNAME CLK0;
PIN inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/oserdeS2_UDQSP_0_pins<0> =
        BEL "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/oserdeS2_UDQSP_0"
        PINNAME CLK0;
PIN inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/oserdes2_dqsn_0_pins<0> =
        BEL "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/oserdes2_dqsn_0"
        PINNAME CLK0;
PIN inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/oserdes2_dqsp_0_pins<0> =
        BEL "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/oserdes2_dqsp_0"
        PINNAME CLK0;
PIN inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_we_0_pins<0> = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_we_0" PINNAME
        CLK0;
PIN inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_ras_0_pins<0> = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_ras_0" PINNAME
        CLK0;
PIN inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/xhdl330.ioi_odt_0_pins<0> =
        BEL "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/xhdl330.ioi_odt_0"
        PINNAME CLK0;
PIN inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_cke_0_pins<0> = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_cke_0" PINNAME
        CLK0;
PIN inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_cas_0_pins<0> = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_cas_0" PINNAME
        CLK0;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0"
        PINNAME CLK0;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0"
        PINNAME CLK0;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0"
        PINNAME CLK0;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0"
        PINNAME CLK0;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0"
        PINNAME CLK0;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0"
        PINNAME CLK0;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0"
        PINNAME CLK0;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0"
        PINNAME CLK0;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0"
        PINNAME CLK0;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0"
        PINNAME CLK0;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0"
        PINNAME CLK0;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0"
        PINNAME CLK0;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0"
        PINNAME CLK0;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0"
        PINNAME CLK0;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0"
        PINNAME CLK0;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0_pins<0>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0"
        PINNAME CLK0;
PIN inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<659> = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0" PINNAME
        PLLCLK0;
PIN inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_ck_0/N_pins<0> = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_ck_0/N" PINNAME
        CLK0;
PIN inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_ck_0_pins<0> = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_ck_0" PINNAME
        CLK0;
TIMEGRP inst_syscon_ddr2clk_2x = PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/oserdes2_udqsn_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/oserdeS2_UDQSP_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/oserdes2_dqsn_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/oserdes2_dqsp_0_pins<0>"
        PIN "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_we_0_pins<0>"
        PIN "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_ras_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/xhdl330.ioi_odt_0_pins<0>"
        PIN "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_cke_0_pins<0>"
        PIN "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_cas_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0_pins<0>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0_pins<0>"
        PIN "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<659>"
        PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_ck_0/N_pins<0>"
        PIN "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/ioi_ck_0_pins<0>";
TIMEGRP RESET_SINK = BEL "inst_fbctl/inst_localrstalg/RstQ_4" BEL
        "inst_fbctl/inst_localrstalg/RstQ_3" BEL
        "inst_fbctl/inst_localrstalg/RstQ_2" BEL
        "inst_fbctl/inst_localrstalg/RstQ_1";
TIMEGRP RSTQ_SOURCE = BEL "inst_fbctl/inst_localrstc/RstQ_4" BEL
        "inst_fbctl/inst_localrstc/RstQ_3" BEL
        "inst_fbctl/inst_localrstc/RstQ_2" BEL
        "inst_fbctl/inst_localrstc/RstQ_1";
PIN inst_camctlb/Inst_ODDR2_MCLK_FORWARD_pins<1> = BEL
        "inst_camctlb/Inst_ODDR2_MCLK_FORWARD" PINNAME CK0;
PIN inst_camctla/Inst_ODDR2_MCLK_FORWARD_pins<1> = BEL
        "inst_camctla/Inst_ODDR2_MCLK_FORWARD" PINNAME CK0;
TIMEGRP inst_syscon_Inst_dcm_fixed_clkout0 = BEL "inst_camctlb/rstCnt_0" BEL
        "inst_camctlb/rstCnt_1" BEL "inst_camctlb/rstCnt_2" BEL
        "inst_camctlb/rstCnt_3" BEL "inst_camctlb/rstCnt_4" BEL
        "inst_camctlb/rstCnt_5" BEL "inst_camctlb/rstCnt_6" BEL
        "inst_camctlb/rstCnt_7" BEL "inst_camctlb/rstCnt_8" BEL
        "inst_camctlb/rstCnt_9" BEL "inst_camctlb/rstCnt_10" BEL
        "inst_camctlb/rstCnt_11" BEL "inst_camctlb/rstCnt_12" BEL
        "inst_camctlb/rstCnt_13" BEL "inst_camctlb/rstCnt_14" BEL
        "inst_camctlb/rstCnt_15" BEL "inst_camctlb/rstCnt_16" BEL
        "inst_camctlb/rstCnt_17" BEL "inst_camctlb/rstCnt_18" BEL
        "inst_camctlb/rstCnt_19" BEL "inst_camctlb/rstCnt_20" BEL
        "inst_camctlb/rstCnt_21" BEL "inst_camctlb/rstCnt_22" BEL
        "inst_camctlb/Inst_LocalRst/RstQ_4" BEL
        "inst_camctlb/Inst_LocalRst/RstQ_3" BEL
        "inst_camctlb/Inst_LocalRst/RstQ_2" BEL
        "inst_camctlb/Inst_LocalRst/RstQ_1" BEL "inst_camctlb/intRst" BEL
        "inst_camctlb/I2C_EN" BEL "inst_camctlb/RST_O" BEL
        "inst_camctlb/VDDEN_O" PIN
        "inst_camctlb/Inst_ODDR2_MCLK_FORWARD_pins<1>" BEL
        "inst_camctla/rstCnt_0" BEL "inst_camctla/rstCnt_1" BEL
        "inst_camctla/rstCnt_2" BEL "inst_camctla/rstCnt_3" BEL
        "inst_camctla/rstCnt_4" BEL "inst_camctla/rstCnt_5" BEL
        "inst_camctla/rstCnt_6" BEL "inst_camctla/rstCnt_7" BEL
        "inst_camctla/rstCnt_8" BEL "inst_camctla/rstCnt_9" BEL
        "inst_camctla/rstCnt_10" BEL "inst_camctla/rstCnt_11" BEL
        "inst_camctla/rstCnt_12" BEL "inst_camctla/rstCnt_13" BEL
        "inst_camctla/rstCnt_14" BEL "inst_camctla/rstCnt_15" BEL
        "inst_camctla/rstCnt_16" BEL "inst_camctla/rstCnt_17" BEL
        "inst_camctla/rstCnt_18" BEL "inst_camctla/rstCnt_19" BEL
        "inst_camctla/rstCnt_20" BEL "inst_camctla/rstCnt_21" BEL
        "inst_camctla/rstCnt_22" BEL "inst_camctla/Inst_LocalRst/RstQ_4" BEL
        "inst_camctla/Inst_LocalRst/RstQ_3" BEL
        "inst_camctla/Inst_LocalRst/RstQ_2" BEL
        "inst_camctla/Inst_LocalRst/RstQ_1" BEL "inst_camctla/intRst" BEL
        "inst_camctla/I2C_EN" BEL "inst_camctla/RST_O" PIN
        "inst_camctla/Inst_ODDR2_MCLK_FORWARD_pins<1>" BEL
        "inst_syscon/Inst_dcm_fixed/clkout1_buf";
PIN inst_camctlb/Inst_ODDR2_MCLK_FORWARD_pins<2> = BEL
        "inst_camctlb/Inst_ODDR2_MCLK_FORWARD" PINNAME CK1;
PIN inst_camctla/Inst_ODDR2_MCLK_FORWARD_pins<2> = BEL
        "inst_camctla/Inst_ODDR2_MCLK_FORWARD" PINNAME CK1;
TIMEGRP inst_syscon_Inst_dcm_fixed_clkout1 = PIN
        "inst_camctlb/Inst_ODDR2_MCLK_FORWARD_pins<2>" PIN
        "inst_camctla/Inst_ODDR2_MCLK_FORWARD_pins<2>" BEL
        "inst_syscon/Inst_dcm_fixed/clkout2_buf";
PIN inst_syscon/Inst_dcm_recfg/dcm_clkgen_inst_pins<1> = BEL
        "inst_syscon/Inst_dcm_recfg/dcm_clkgen_inst" PINNAME CLKIN;
PIN inst_syscon/Inst_dcm_recfg/dcm_clkgen_inst_pins<4> = BEL
        "inst_syscon/Inst_dcm_recfg/dcm_clkgen_inst" PINNAME PROGCLK;
PIN SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1_pins<0> = BEL
        "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1" PINNAME DIVCLK;
PIN inst_syscon/Inst_pll_mcb/PLL_ADV_pins<2> = BEL
        "inst_syscon/Inst_pll_mcb/PLL_ADV" PINNAME CLKIN1;
PIN SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0_pins<0> = BEL
        "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0" PINNAME DIVCLK;
PIN inst_syscon/Inst_dcm_fixed/pll_base_inst/PLL_ADV_pins<2> = BEL
        "inst_syscon/Inst_dcm_fixed/pll_base_inst/PLL_ADV" PINNAME CLKIN1;
TIMEGRP CLK_I = PIN "inst_syscon/Inst_dcm_recfg/dcm_clkgen_inst_pins<1>" PIN
        "inst_syscon/Inst_dcm_recfg/dcm_clkgen_inst_pins<4>" PIN
        "inst_syscon/Inst_dcm_recfg/dcm_clkgen_inst_pins<1>" PIN
        "inst_syscon/Inst_dcm_recfg/dcm_clkgen_inst_pins<4>" BEL
        "inst_syscon/state_FSM_FFd4" BEL "inst_syscon/state_FSM_FFd2" BEL
        "inst_syscon/state_FSM_FFd3" BEL "inst_syscon/state_FSM_FFd1" BEL
        "inst_syscon/state_FSM_FFd6" BEL "inst_syscon/bitCount_3" BEL
        "inst_syscon/bitCount_2" BEL "inst_syscon/bitCount_1" BEL
        "inst_syscon/bitCount_0" BEL "inst_syscon/state_FSM_FFd7" BEL
        "inst_syscon/RstDbncQ_9" BEL "inst_syscon/RstDbncQ_8" BEL
        "inst_syscon/RstDbncQ_7" BEL "inst_syscon/RstDbncQ_6" BEL
        "inst_syscon/RstDbncQ_5" BEL "inst_syscon/RstD_7" BEL
        "inst_syscon/RstDbncQ_4" BEL "inst_syscon/RstDbncQ_3" BEL
        "inst_syscon/DcmProgReg_4" BEL "inst_syscon/DcmProgReg_3" BEL
        "inst_syscon/DcmProgReg_2" BEL "inst_syscon/DcmProgReg_0" BEL
        "inst_syscon/RstDbncQ_2" BEL "inst_syscon/RstQ_99" BEL
        "inst_syscon/RstQ_98" BEL "inst_syscon/RstQ_97" BEL
        "inst_syscon/RstD_0" BEL "inst_syscon/RstD_1" BEL "inst_syscon/RstD_2"
        BEL "inst_syscon/RstD_3" BEL "inst_syscon/RstD_4" BEL
        "inst_syscon/RstD_5" BEL "inst_syscon/RstD_6" BEL
        "inst_syscon/prevRes_2" BEL "inst_syscon/prevRes_0" BEL
        "inst_syscon/state_FSM_FFd5" BEL "inst_syscon/RstDbncQ_1" BEL
        "inst_syscon/DcmProgReg_1" BEL "inst_syscon/Mshreg_RstQ_96_0" BEL
        "inst_syscon/Mshreg_RstQ_96_1" BEL "inst_syscon/Mshreg_RstQ_96_2" BEL
        "inst_syscon/RstQ_96" BEL "inst_syscon/SRL16_inst/SRL16E" PIN
        "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1_pins<0>" PIN
        "inst_syscon/Inst_pll_mcb/PLL_ADV_pins<2>" PIN
        "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0_pins<0>" PIN
        "inst_syscon/Inst_dcm_fixed/pll_base_inst/PLL_ADV_pins<2>";
PIN inst_syscon/Inst_10_1_pll/PLL_ADV_pins<2> = BEL
        "inst_syscon/Inst_10_1_pll/PLL_ADV" PINNAME CLKIN1;
TIMEGRP inst_syscon_Inst_dcm_recfg_clkfx = BEL
        "inst_syscon/Inst_dcm_recfg/clkout1_buf" PIN
        "inst_syscon/Inst_10_1_pll/PLL_ADV_pins<2>";
PIN inst_dvitransmitter/Inst_d0_serializer_10_1/oserdes_s_pins<1> = BEL
        "inst_dvitransmitter/Inst_d0_serializer_10_1/oserdes_s" PINNAME
        CLKDIV;
PIN inst_dvitransmitter/Inst_d0_serializer_10_1/oserdes_m_pins<1> = BEL
        "inst_dvitransmitter/Inst_d0_serializer_10_1/oserdes_m" PINNAME
        CLKDIV;
PIN inst_dvitransmitter/Inst_d1_serializer_10_1/oserdes_s_pins<1> = BEL
        "inst_dvitransmitter/Inst_d1_serializer_10_1/oserdes_s" PINNAME
        CLKDIV;
PIN inst_dvitransmitter/Inst_d1_serializer_10_1/oserdes_m_pins<1> = BEL
        "inst_dvitransmitter/Inst_d1_serializer_10_1/oserdes_m" PINNAME
        CLKDIV;
PIN inst_dvitransmitter/Inst_d2_serializer_10_1/oserdes_s_pins<1> = BEL
        "inst_dvitransmitter/Inst_d2_serializer_10_1/oserdes_s" PINNAME
        CLKDIV;
PIN inst_dvitransmitter/Inst_d2_serializer_10_1/oserdes_m_pins<1> = BEL
        "inst_dvitransmitter/Inst_d2_serializer_10_1/oserdes_m" PINNAME
        CLKDIV;
PIN inst_dvitransmitter/Inst_clk_serializer_10_1/oserdes_s_pins<1> = BEL
        "inst_dvitransmitter/Inst_clk_serializer_10_1/oserdes_s" PINNAME
        CLKDIV;
PIN inst_dvitransmitter/Inst_clk_serializer_10_1/oserdes_m_pins<1> = BEL
        "inst_dvitransmitter/Inst_clk_serializer_10_1/oserdes_m" PINNAME
        CLKDIV;
TIMEGRP inst_syscon_pllout_x2 = BEL "inst_syscon/BUFG_inst2" PIN
        "inst_dvitransmitter/Inst_d0_serializer_10_1/oserdes_s_pins<1>" PIN
        "inst_dvitransmitter/Inst_d0_serializer_10_1/oserdes_m_pins<1>" BEL
        "inst_dvitransmitter/Inst_d0_serializer_10_1/intDPIn_4" BEL
        "inst_dvitransmitter/Inst_d0_serializer_10_1/intDPIn_3" BEL
        "inst_dvitransmitter/Inst_d0_serializer_10_1/intDPIn_2" BEL
        "inst_dvitransmitter/Inst_d0_serializer_10_1/intDPIn_1" BEL
        "inst_dvitransmitter/Inst_d0_serializer_10_1/intDPIn_0" BEL
        "inst_dvitransmitter/Inst_d0_serializer_10_1/gear_s" PIN
        "inst_dvitransmitter/Inst_d1_serializer_10_1/oserdes_s_pins<1>" PIN
        "inst_dvitransmitter/Inst_d1_serializer_10_1/oserdes_m_pins<1>" BEL
        "inst_dvitransmitter/Inst_d1_serializer_10_1/intDPIn_4" BEL
        "inst_dvitransmitter/Inst_d1_serializer_10_1/intDPIn_3" BEL
        "inst_dvitransmitter/Inst_d1_serializer_10_1/intDPIn_2" BEL
        "inst_dvitransmitter/Inst_d1_serializer_10_1/intDPIn_1" BEL
        "inst_dvitransmitter/Inst_d1_serializer_10_1/intDPIn_0" PIN
        "inst_dvitransmitter/Inst_d2_serializer_10_1/oserdes_s_pins<1>" PIN
        "inst_dvitransmitter/Inst_d2_serializer_10_1/oserdes_m_pins<1>" BEL
        "inst_dvitransmitter/Inst_d2_serializer_10_1/intDPIn_4" BEL
        "inst_dvitransmitter/Inst_d2_serializer_10_1/intDPIn_3" BEL
        "inst_dvitransmitter/Inst_d2_serializer_10_1/intDPIn_2" BEL
        "inst_dvitransmitter/Inst_d2_serializer_10_1/intDPIn_1" BEL
        "inst_dvitransmitter/Inst_d2_serializer_10_1/intDPIn_0" PIN
        "inst_dvitransmitter/Inst_clk_serializer_10_1/oserdes_s_pins<1>" PIN
        "inst_dvitransmitter/Inst_clk_serializer_10_1/oserdes_m_pins<1>" BEL
        "inst_dvitransmitter/Inst_clk_serializer_10_1/intDPIn_4";
PIN inst_dvitransmitter/Inst_d0_serializer_10_1/oserdes_s_pins<0> = BEL
        "inst_dvitransmitter/Inst_d0_serializer_10_1/oserdes_s" PINNAME CLK0;
PIN inst_dvitransmitter/Inst_d0_serializer_10_1/oserdes_m_pins<0> = BEL
        "inst_dvitransmitter/Inst_d0_serializer_10_1/oserdes_m" PINNAME CLK0;
PIN inst_dvitransmitter/Inst_d1_serializer_10_1/oserdes_s_pins<0> = BEL
        "inst_dvitransmitter/Inst_d1_serializer_10_1/oserdes_s" PINNAME CLK0;
PIN inst_dvitransmitter/Inst_d1_serializer_10_1/oserdes_m_pins<0> = BEL
        "inst_dvitransmitter/Inst_d1_serializer_10_1/oserdes_m" PINNAME CLK0;
PIN inst_dvitransmitter/Inst_d2_serializer_10_1/oserdes_s_pins<0> = BEL
        "inst_dvitransmitter/Inst_d2_serializer_10_1/oserdes_s" PINNAME CLK0;
PIN inst_dvitransmitter/Inst_d2_serializer_10_1/oserdes_m_pins<0> = BEL
        "inst_dvitransmitter/Inst_d2_serializer_10_1/oserdes_m" PINNAME CLK0;
PIN inst_dvitransmitter/Inst_clk_serializer_10_1/oserdes_s_pins<0> = BEL
        "inst_dvitransmitter/Inst_clk_serializer_10_1/oserdes_s" PINNAME CLK0;
PIN inst_dvitransmitter/Inst_clk_serializer_10_1/oserdes_m_pins<0> = BEL
        "inst_dvitransmitter/Inst_clk_serializer_10_1/oserdes_m" PINNAME CLK0;
TIMEGRP inst_syscon_pllout_xs = PIN
        "inst_dvitransmitter/Inst_d0_serializer_10_1/oserdes_s_pins<0>" PIN
        "inst_dvitransmitter/Inst_d0_serializer_10_1/oserdes_m_pins<0>" PIN
        "inst_dvitransmitter/Inst_d1_serializer_10_1/oserdes_s_pins<0>" PIN
        "inst_dvitransmitter/Inst_d1_serializer_10_1/oserdes_m_pins<0>" PIN
        "inst_dvitransmitter/Inst_d2_serializer_10_1/oserdes_s_pins<0>" PIN
        "inst_dvitransmitter/Inst_d2_serializer_10_1/oserdes_m_pins<0>" PIN
        "inst_dvitransmitter/Inst_clk_serializer_10_1/oserdes_s_pins<0>" PIN
        "inst_dvitransmitter/Inst_clk_serializer_10_1/oserdes_m_pins<0>";
TIMEGRP fx2data_in = BEL "fx2data_io<7>" BEL "fx2data_io<6>" BEL
        "fx2data_io<5>" BEL "fx2data_io<4>" BEL "fx2data_io<3>" BEL
        "fx2data_io<2>" BEL "fx2data_io<1>" BEL "fx2data_io<0>";
TIMEGRP fx2out_data = BEL "fx2data_io<7>" BEL "fx2data_io<6>" BEL
        "fx2data_io<5>" BEL "fx2data_io<4>" BEL "fx2data_io<3>" BEL
        "fx2data_io<2>" BEL "fx2data_io<1>" BEL "fx2data_io<0>";
TIMEGRP fx2in = BEL "fx2gotdata_in" BEL "fx2gotroom_in";
TIMEGRP fx2out = BEL "fx2addr_out<1>" BEL "fx2addr_out<0>" BEL "fx2read_out"
        BEL "fx2oe_out" BEL "fx2write_out" BEL "fx2pktend_out";
TS_CLK_I = PERIOD TIMEGRP "CLK_I" 100 MHz HIGH 50%;
TS_camapclk = PERIOD TIMEGRP "camapclk" 80 MHz HIGH 50%;
TS_cambpclk = PERIOD TIMEGRP "cambpclk" 80 MHz HIGH 50%;
PATH TS_RESET_path = FROM TIMEGRP "RSTQ_SOURCE" TO TIMEGRP "RESET_SINK";
PATH "TS_RESET_path" TIG;
TS_fx2clk_in = PERIOD TIMEGRP "fx2clk_in" 20 ns HIGH 50%;
TS_inst_syscon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP
        "inst_syscon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
TS_inst_syscon_Inst_dcm_fixed_clkout1 = PERIOD TIMEGRP
        "inst_syscon_Inst_dcm_fixed_clkout1" TS_CLK_I * 0.24 PHASE 20.8333333
        ns HIGH 50%;
TS_inst_syscon_Inst_dcm_fixed_clkout0 = PERIOD TIMEGRP
        "inst_syscon_Inst_dcm_fixed_clkout0" TS_CLK_I * 0.24 HIGH 50%;
TS_inst_syscon_Inst_dcm_fixed_clkout2 = PERIOD TIMEGRP
        "inst_syscon_Inst_dcm_fixed_clkout2" TS_CLK_I * 0.1 HIGH 50%;
TS_inst_syscon_ddr2clk_2x_180 = PERIOD TIMEGRP "inst_syscon_ddr2clk_2x_180"
        TS_CLK_I * 6.66666667 PHASE 0.75 ns HIGH 50%;
TS_inst_syscon_ddr2clk_2x = PERIOD TIMEGRP "inst_syscon_ddr2clk_2x" TS_CLK_I *
        6.66666667 HIGH 50%;
TS_inst_syscon_mcb_drp_clk_bfg = PERIOD TIMEGRP "inst_syscon_mcb_drp_clk_bfg"
        TS_CLK_I * 0.416666667 HIGH 50%;
TS_inst_syscon_pllout_x2 = PERIOD TIMEGRP "inst_syscon_pllout_x2"
        TS_inst_syscon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
TS_inst_syscon_pllout_xs = PERIOD TIMEGRP "inst_syscon_pllout_xs"
        TS_inst_syscon_Inst_dcm_recfg_clkfx * 10 HIGH 50%;
TS_inst_syscon_pllout_x1 = PERIOD TIMEGRP "inst_syscon_pllout_x1"
        TS_inst_syscon_Inst_dcm_recfg_clkfx HIGH 50%;
PIN inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<665> = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0" PINNAME
        SELFREFRESHMODE;
PIN inst_syscon/BUFPLL_MCB_INST_pins<3> = BEL "inst_syscon/BUFPLL_MCB_INST"
        PINNAME LOCK;
PIN inst_syscon/ASYNC_RST1_pins<2> = BEL "inst_syscon/ASYNC_RST1" PINNAME O5;
PIN
        inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train_pins<2>
        = BEL
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train"
        PINNAME Q;
PIN "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0_pins<665>" TIG;
PIN "inst_syscon/BUFPLL_MCB_INST_pins<3>" TIG;
PIN "inst_syscon/ASYNC_RST1_pins<2>" TIG;
PIN
        "inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train_pins<2>"
        TIG;
OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "cama_pclk_i" "RISING";
OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "camb_pclk_i" "RISING";
TIMEGRP "fx2out" OFFSET = OUT 13 ns AFTER COMP "fx2clk_in";
TIMEGRP "fx2out_data" OFFSET = OUT 22 ns AFTER COMP "fx2clk_in";
TIMEGRP "fx2in" OFFSET = IN 9.5 ns AFTER COMP "fx2clk_in";
TIMEGRP "fx2data_in" OFFSET = IN 11 ns AFTER COMP "fx2clk_in";
SCHEMATIC END;

