# DMAMUX CHCFG SOURCE field enumerated values for MK20DX128 (Teensy 3.0)
# Source: kinetis.h lines 88-129 (__MK20DX128__ section)
# MK20D5 lacks: SPI1, I2C1, FTM2, ADC1, CMP2 compared to MK20D7
DMAMUX:
  CHCFG%s:
    SOURCE:
      Disabled: [0, "DMA channel disabled"]
      Uart0Rx: [2, "UART0 receive"]
      Uart0Tx: [3, "UART0 transmit"]
      Uart1Rx: [4, "UART1 receive"]
      Uart1Tx: [5, "UART1 transmit"]
      Uart2Rx: [6, "UART2 receive"]
      Uart2Tx: [7, "UART2 transmit"]
      I2s0Rx: [14, "I2S0 receive"]
      I2s0Tx: [15, "I2S0 transmit"]
      Spi0Rx: [16, "SPI0 receive"]
      Spi0Tx: [17, "SPI0 transmit"]
      I2c0: [22, "I2C0"]
      Ftm0Ch0: [24, "FTM0 channel 0"]
      Ftm0Ch1: [25, "FTM0 channel 1"]
      Ftm0Ch2: [26, "FTM0 channel 2"]
      Ftm0Ch3: [27, "FTM0 channel 3"]
      Ftm0Ch4: [28, "FTM0 channel 4"]
      Ftm0Ch5: [29, "FTM0 channel 5"]
      Ftm0Ch6: [30, "FTM0 channel 6"]
      Ftm0Ch7: [31, "FTM0 channel 7"]
      Ftm1Ch0: [32, "FTM1 channel 0"]
      Ftm1Ch1: [33, "FTM1 channel 1"]
      Adc0: [40, "ADC0"]
      Cmp0: [42, "CMP0"]
      Cmp1: [43, "CMP1"]
      Dac0: [45, "DAC0"]
      Cmt: [47, "CMT"]
      Pdb: [48, "PDB"]
      PortA: [49, "PORTA"]
      PortB: [50, "PORTB"]
      PortC: [51, "PORTC"]
      PortD: [52, "PORTD"]
      PortE: [53, "PORTE"]
      AlwaysOn0: [54, "Always enabled slot 0"]
      AlwaysOn1: [55, "Always enabled slot 1"]
      AlwaysOn2: [56, "Always enabled slot 2"]
      AlwaysOn3: [57, "Always enabled slot 3"]
      AlwaysOn4: [58, "Always enabled slot 4"]
      AlwaysOn5: [59, "Always enabled slot 5"]
      AlwaysOn6: [60, "Always enabled slot 6"]
      AlwaysOn7: [61, "Always enabled slot 7"]
      AlwaysOn8: [62, "Always enabled slot 8"]
      AlwaysOn9: [63, "Always enabled slot 9"]
