{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 02 21:13:16 2014 " "Info: Processing started: Fri May 02 21:13:16 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Ex2 -c Ex2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ex2 -c Ex2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "s1 z 10.192 ns Longest " "Info: Longest tpd from source pin \"s1\" to destination pin \"z\" is 10.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns s1 1 PIN PIN_B8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B8; Fanout = 3; PIN Node = 's1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { s1 } "NODE_NAME" } } { "Ex2.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex1.2/Ex2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.051 ns) + CELL(0.437 ns) 6.338 ns z~256 2 COMB LCCOMB_X19_Y35_N4 1 " "Info: 2: + IC(5.051 ns) + CELL(0.437 ns) = 6.338 ns; Loc. = LCCOMB_X19_Y35_N4; Fanout = 1; COMB Node = 'z~256'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.488 ns" { s1 z~256 } "NODE_NAME" } } { "Ex2.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex1.2/Ex2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.275 ns) 6.858 ns z~257 3 COMB LCCOMB_X19_Y35_N0 1 " "Info: 3: + IC(0.245 ns) + CELL(0.275 ns) = 6.858 ns; Loc. = LCCOMB_X19_Y35_N0; Fanout = 1; COMB Node = 'z~257'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { z~256 z~257 } "NODE_NAME" } } { "Ex2.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex1.2/Ex2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(2.768 ns) 10.192 ns z 4 PIN PIN_F11 0 " "Info: 4: + IC(0.566 ns) + CELL(2.768 ns) = 10.192 ns; Loc. = PIN_F11; Fanout = 0; PIN Node = 'z'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.334 ns" { z~257 z } "NODE_NAME" } } { "Ex2.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex1.2/Ex2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.330 ns ( 42.48 % ) " "Info: Total cell delay = 4.330 ns ( 42.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.862 ns ( 57.52 % ) " "Info: Total interconnect delay = 5.862 ns ( 57.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.192 ns" { s1 z~256 z~257 z } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.192 ns" { s1 {} s1~combout {} z~256 {} z~257 {} z {} } { 0.000ns 0.000ns 5.051ns 0.245ns 0.566ns } { 0.000ns 0.850ns 0.437ns 0.275ns 2.768ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Allocated 177 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 02 21:13:16 2014 " "Info: Processing ended: Fri May 02 21:13:16 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
