Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Sep 15 16:30:13 2017
| Host         : ECE400-9SR2JH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.457        0.000                      0                  229        0.139        0.000                      0                  229        4.500        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.457        0.000                      0                  229        0.139        0.000                      0                  229        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/byte_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 1.429ns (33.407%)  route 2.849ns (66.593%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.726     5.329    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X3Y99          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.419     5.748 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=7, routed)           0.713     6.461    U_TRANSMITTER/U_BIT_COUNTER/Q[1]
    SLICE_X3Y99          LUT4 (Prop_lut4_I3_O)        0.324     6.785 f  U_TRANSMITTER/U_BIT_COUNTER/LED[0]_INST_0_i_2/O
                         net (fo=2, routed)           1.015     7.800    U_TRANSMITTER/U_FSM/Q_reg[3]_1
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.354     8.154 f  U_TRANSMITTER/U_FSM/LED[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.458     8.612    U_TEST/rdy_ext_OBUF
    SLICE_X1Y100         LUT3 (Prop_lut3_I2_O)        0.332     8.944 r  U_TEST/byte_addr[4]_i_2/O
                         net (fo=5, routed)           0.662     9.606    U_TEST/byte_addr_enable
    SLICE_X1Y99          FDRE                                         r  U_TEST/byte_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.606    15.029    U_TEST/CLK
    SLICE_X1Y99          FDRE                                         r  U_TEST/byte_addr_reg[0]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y99          FDRE (Setup_fdre_C_CE)      -0.205    15.063    U_TEST/byte_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/byte_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 1.429ns (33.407%)  route 2.849ns (66.593%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.726     5.329    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X3Y99          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.419     5.748 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=7, routed)           0.713     6.461    U_TRANSMITTER/U_BIT_COUNTER/Q[1]
    SLICE_X3Y99          LUT4 (Prop_lut4_I3_O)        0.324     6.785 f  U_TRANSMITTER/U_BIT_COUNTER/LED[0]_INST_0_i_2/O
                         net (fo=2, routed)           1.015     7.800    U_TRANSMITTER/U_FSM/Q_reg[3]_1
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.354     8.154 f  U_TRANSMITTER/U_FSM/LED[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.458     8.612    U_TEST/rdy_ext_OBUF
    SLICE_X1Y100         LUT3 (Prop_lut3_I2_O)        0.332     8.944 r  U_TEST/byte_addr[4]_i_2/O
                         net (fo=5, routed)           0.662     9.606    U_TEST/byte_addr_enable
    SLICE_X1Y99          FDRE                                         r  U_TEST/byte_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.606    15.029    U_TEST/CLK
    SLICE_X1Y99          FDRE                                         r  U_TEST/byte_addr_reg[1]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y99          FDRE (Setup_fdre_C_CE)      -0.205    15.063    U_TEST/byte_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/byte_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 1.429ns (33.407%)  route 2.849ns (66.593%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.726     5.329    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X3Y99          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.419     5.748 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=7, routed)           0.713     6.461    U_TRANSMITTER/U_BIT_COUNTER/Q[1]
    SLICE_X3Y99          LUT4 (Prop_lut4_I3_O)        0.324     6.785 f  U_TRANSMITTER/U_BIT_COUNTER/LED[0]_INST_0_i_2/O
                         net (fo=2, routed)           1.015     7.800    U_TRANSMITTER/U_FSM/Q_reg[3]_1
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.354     8.154 f  U_TRANSMITTER/U_FSM/LED[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.458     8.612    U_TEST/rdy_ext_OBUF
    SLICE_X1Y100         LUT3 (Prop_lut3_I2_O)        0.332     8.944 r  U_TEST/byte_addr[4]_i_2/O
                         net (fo=5, routed)           0.662     9.606    U_TEST/byte_addr_enable
    SLICE_X1Y99          FDRE                                         r  U_TEST/byte_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.606    15.029    U_TEST/CLK
    SLICE_X1Y99          FDRE                                         r  U_TEST/byte_addr_reg[2]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y99          FDRE (Setup_fdre_C_CE)      -0.205    15.063    U_TEST/byte_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/byte_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 1.429ns (33.407%)  route 2.849ns (66.593%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.726     5.329    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X3Y99          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.419     5.748 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=7, routed)           0.713     6.461    U_TRANSMITTER/U_BIT_COUNTER/Q[1]
    SLICE_X3Y99          LUT4 (Prop_lut4_I3_O)        0.324     6.785 f  U_TRANSMITTER/U_BIT_COUNTER/LED[0]_INST_0_i_2/O
                         net (fo=2, routed)           1.015     7.800    U_TRANSMITTER/U_FSM/Q_reg[3]_1
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.354     8.154 f  U_TRANSMITTER/U_FSM/LED[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.458     8.612    U_TEST/rdy_ext_OBUF
    SLICE_X1Y100         LUT3 (Prop_lut3_I2_O)        0.332     8.944 r  U_TEST/byte_addr[4]_i_2/O
                         net (fo=5, routed)           0.662     9.606    U_TEST/byte_addr_enable
    SLICE_X1Y99          FDRE                                         r  U_TEST/byte_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.606    15.029    U_TEST/CLK
    SLICE_X1Y99          FDRE                                         r  U_TEST/byte_addr_reg[3]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y99          FDRE (Setup_fdre_C_CE)      -0.205    15.063    U_TEST/byte_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/byte_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 1.429ns (33.407%)  route 2.849ns (66.593%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.726     5.329    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X3Y99          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.419     5.748 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=7, routed)           0.713     6.461    U_TRANSMITTER/U_BIT_COUNTER/Q[1]
    SLICE_X3Y99          LUT4 (Prop_lut4_I3_O)        0.324     6.785 f  U_TRANSMITTER/U_BIT_COUNTER/LED[0]_INST_0_i_2/O
                         net (fo=2, routed)           1.015     7.800    U_TRANSMITTER/U_FSM/Q_reg[3]_1
    SLICE_X3Y101         LUT5 (Prop_lut5_I0_O)        0.354     8.154 f  U_TRANSMITTER/U_FSM/LED[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.458     8.612    U_TEST/rdy_ext_OBUF
    SLICE_X1Y100         LUT3 (Prop_lut3_I2_O)        0.332     8.944 r  U_TEST/byte_addr[4]_i_2/O
                         net (fo=5, routed)           0.662     9.606    U_TEST/byte_addr_enable
    SLICE_X1Y99          FDRE                                         r  U_TEST/byte_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.606    15.029    U_TEST/CLK
    SLICE_X1Y99          FDRE                                         r  U_TEST/byte_addr_reg[4]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y99          FDRE (Setup_fdre_C_CE)      -0.205    15.063    U_TEST/byte_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 U_TEST/byte_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_FSM/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 1.350ns (31.072%)  route 2.995ns (68.928%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.726     5.329    U_TEST/CLK
    SLICE_X1Y99          FDRE                                         r  U_TEST/byte_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.419     5.748 r  U_TEST/byte_addr_reg[3]/Q
                         net (fo=11, routed)          1.557     7.304    U_TEST/byte_addr[3]
    SLICE_X1Y99          LUT4 (Prop_lut4_I2_O)        0.296     7.600 f  U_TEST/g0_b7/O
                         net (fo=1, routed)           0.969     8.569    U_TEST/data[7]
    SLICE_X2Y99          LUT6 (Prop_lut6_I3_O)        0.124     8.693 r  U_TEST/state[0]_i_8/O
                         net (fo=1, routed)           0.000     8.693    U_TEST/state[0]_i_8_n_0
    SLICE_X2Y99          MUXF7 (Prop_muxf7_I1_O)      0.214     8.907 r  U_TEST/state_reg[0]_i_3/O
                         net (fo=1, routed)           0.469     9.376    U_TRANSMITTER/U_FSM/Q_reg[2]
    SLICE_X2Y100         LUT6 (Prop_lut6_I1_O)        0.297     9.673 r  U_TRANSMITTER/U_FSM/state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.673    U_TRANSMITTER/U_FSM/next[0]
    SLICE_X2Y100         FDRE                                         r  U_TRANSMITTER/U_FSM/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.590    15.012    U_TRANSMITTER/U_FSM/CLK
    SLICE_X2Y100         FDRE                                         r  U_TRANSMITTER/U_FSM/state_reg[0]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X2Y100         FDRE (Setup_fdre_C_D)        0.077    15.234    U_TRANSMITTER/U_FSM/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/count_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RESET_DEBOUNCE/count_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 1.058ns (24.875%)  route 3.195ns (75.125%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.708     5.310    U_RESET_DEBOUNCE/CLK
    SLICE_X4Y104         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  U_RESET_DEBOUNCE/count_reg_reg[12]/Q
                         net (fo=2, routed)           0.873     6.640    U_RESET_DEBOUNCE/count_reg[12]
    SLICE_X4Y104         LUT4 (Prop_lut4_I0_O)        0.124     6.764 r  U_RESET_DEBOUNCE/count_reg[26]_i_9/O
                         net (fo=1, routed)           0.969     7.733    U_RESET_DEBOUNCE/count_reg[26]_i_9_n_0
    SLICE_X6Y102         LUT5 (Prop_lut5_I4_O)        0.150     7.883 r  U_RESET_DEBOUNCE/count_reg[26]_i_4/O
                         net (fo=27, routed)          1.353     9.236    U_RESET_DEBOUNCE/count_reg[26]_i_4_n_0
    SLICE_X4Y106         LUT4 (Prop_lut4_I1_O)        0.328     9.564 r  U_RESET_DEBOUNCE/count_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     9.564    U_RESET_DEBOUNCE/count_next[23]
    SLICE_X4Y106         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.587    15.009    U_RESET_DEBOUNCE/CLK
    SLICE_X4Y106         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[23]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y106         FDRE (Setup_fdre_C_D)        0.032    15.282    U_RESET_DEBOUNCE/count_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -9.564    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/count_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RESET_DEBOUNCE/count_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 1.058ns (24.883%)  route 3.194ns (75.117%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.708     5.310    U_RESET_DEBOUNCE/CLK
    SLICE_X4Y104         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  U_RESET_DEBOUNCE/count_reg_reg[12]/Q
                         net (fo=2, routed)           0.873     6.640    U_RESET_DEBOUNCE/count_reg[12]
    SLICE_X4Y104         LUT4 (Prop_lut4_I0_O)        0.124     6.764 r  U_RESET_DEBOUNCE/count_reg[26]_i_9/O
                         net (fo=1, routed)           0.969     7.733    U_RESET_DEBOUNCE/count_reg[26]_i_9_n_0
    SLICE_X6Y102         LUT5 (Prop_lut5_I4_O)        0.150     7.883 r  U_RESET_DEBOUNCE/count_reg[26]_i_4/O
                         net (fo=27, routed)          1.352     9.234    U_RESET_DEBOUNCE/count_reg[26]_i_4_n_0
    SLICE_X4Y106         LUT4 (Prop_lut4_I1_O)        0.328     9.562 r  U_RESET_DEBOUNCE/count_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     9.562    U_RESET_DEBOUNCE/count_next[21]
    SLICE_X4Y106         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.587    15.009    U_RESET_DEBOUNCE/CLK
    SLICE_X4Y106         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[21]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y106         FDRE (Setup_fdre_C_D)        0.031    15.281    U_RESET_DEBOUNCE/count_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.733ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/count_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RESET_DEBOUNCE/count_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 1.088ns (25.409%)  route 3.194ns (74.591%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.708     5.310    U_RESET_DEBOUNCE/CLK
    SLICE_X4Y104         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  U_RESET_DEBOUNCE/count_reg_reg[12]/Q
                         net (fo=2, routed)           0.873     6.640    U_RESET_DEBOUNCE/count_reg[12]
    SLICE_X4Y104         LUT4 (Prop_lut4_I0_O)        0.124     6.764 r  U_RESET_DEBOUNCE/count_reg[26]_i_9/O
                         net (fo=1, routed)           0.969     7.733    U_RESET_DEBOUNCE/count_reg[26]_i_9_n_0
    SLICE_X6Y102         LUT5 (Prop_lut5_I4_O)        0.150     7.883 r  U_RESET_DEBOUNCE/count_reg[26]_i_4/O
                         net (fo=27, routed)          1.352     9.234    U_RESET_DEBOUNCE/count_reg[26]_i_4_n_0
    SLICE_X4Y106         LUT4 (Prop_lut4_I1_O)        0.358     9.592 r  U_RESET_DEBOUNCE/count_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     9.592    U_RESET_DEBOUNCE/count_next[25]
    SLICE_X4Y106         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.587    15.009    U_RESET_DEBOUNCE/CLK
    SLICE_X4Y106         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[25]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y106         FDRE (Setup_fdre_C_D)        0.075    15.325    U_RESET_DEBOUNCE/count_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                  5.733    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/count_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RESET_DEBOUNCE/count_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 1.083ns (25.314%)  route 3.195ns (74.686%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.708     5.310    U_RESET_DEBOUNCE/CLK
    SLICE_X4Y104         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  U_RESET_DEBOUNCE/count_reg_reg[12]/Q
                         net (fo=2, routed)           0.873     6.640    U_RESET_DEBOUNCE/count_reg[12]
    SLICE_X4Y104         LUT4 (Prop_lut4_I0_O)        0.124     6.764 r  U_RESET_DEBOUNCE/count_reg[26]_i_9/O
                         net (fo=1, routed)           0.969     7.733    U_RESET_DEBOUNCE/count_reg[26]_i_9_n_0
    SLICE_X6Y102         LUT5 (Prop_lut5_I4_O)        0.150     7.883 r  U_RESET_DEBOUNCE/count_reg[26]_i_4/O
                         net (fo=27, routed)          1.353     9.236    U_RESET_DEBOUNCE/count_reg[26]_i_4_n_0
    SLICE_X4Y106         LUT4 (Prop_lut4_I1_O)        0.353     9.589 r  U_RESET_DEBOUNCE/count_reg[26]_i_2/O
                         net (fo=1, routed)           0.000     9.589    U_RESET_DEBOUNCE/count_next[26]
    SLICE_X4Y106         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.587    15.009    U_RESET_DEBOUNCE/CLK
    SLICE_X4Y106         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[26]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y106         FDRE (Setup_fdre_C_D)        0.075    15.325    U_RESET_DEBOUNCE/count_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  5.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_RATE/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.570     1.489    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X9Y102         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     1.630 f  U_TRANSMITTER/U_BAUD_RATE/q_reg[7]/Q
                         net (fo=6, routed)           0.087     1.718    U_TRANSMITTER/U_BAUD_RATE/q[7]
    SLICE_X8Y102         LUT6 (Prop_lut6_I3_O)        0.045     1.763 r  U_TRANSMITTER/U_BAUD_RATE/q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.763    U_TRANSMITTER/U_BAUD_RATE/q_0[4]
    SLICE_X8Y102         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.841     2.006    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X8Y102         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X8Y102         FDRE (Hold_fdre_C_D)         0.121     1.623    U_TRANSMITTER/U_BAUD_RATE/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_RATE/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_RATE/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.808%)  route 0.088ns (32.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.570     1.489    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X9Y102         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  U_TRANSMITTER/U_BAUD_RATE/q_reg[5]/Q
                         net (fo=9, routed)           0.088     1.719    U_TRANSMITTER/U_BAUD_RATE/q[5]
    SLICE_X8Y102         LUT6 (Prop_lut6_I4_O)        0.045     1.764 r  U_TRANSMITTER/U_BAUD_RATE/q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.764    U_TRANSMITTER/U_BAUD_RATE/q_0[6]
    SLICE_X8Y102         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.841     2.006    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X8Y102         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[6]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X8Y102         FDRE (Hold_fdre_C_D)         0.121     1.623    U_TRANSMITTER/U_BAUD_RATE/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_RATE/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.133%)  route 0.093ns (30.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.570     1.489    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X8Y102         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/Q
                         net (fo=9, routed)           0.093     1.747    U_TRANSMITTER/U_BAUD_RATE/q[4]
    SLICE_X9Y102         LUT6 (Prop_lut6_I2_O)        0.045     1.792 r  U_TRANSMITTER/U_BAUD_RATE/q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.792    U_TRANSMITTER/U_BAUD_RATE/q_0[7]
    SLICE_X9Y102         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.841     2.006    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X9Y102         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[7]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X9Y102         FDRE (Hold_fdre_C_D)         0.092     1.594    U_TRANSMITTER/U_BAUD_RATE/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_2_RATE/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.598     1.517    U_TRANSMITTER/U_BAUD_2_RATE/CLK
    SLICE_X6Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  U_TRANSMITTER/U_BAUD_2_RATE/enb_reg/Q
                         net (fo=1, routed)           0.110     1.791    U_TRANSMITTER/U_BAUD_2_PULSE/enb_reg
    SLICE_X6Y100         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.868     2.034    U_TRANSMITTER/U_BAUD_2_PULSE/CLK
    SLICE_X6Y100         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/C
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.059     1.592    U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_RATE/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.454%)  route 0.096ns (31.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.570     1.489    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X8Y102         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/Q
                         net (fo=9, routed)           0.096     1.750    U_TRANSMITTER/U_BAUD_RATE/q[4]
    SLICE_X9Y102         LUT6 (Prop_lut6_I2_O)        0.045     1.795 r  U_TRANSMITTER/U_BAUD_RATE/q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.795    U_TRANSMITTER/U_BAUD_RATE/q_0[8]
    SLICE_X9Y102         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.841     2.006    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X9Y102         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[8]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X9Y102         FDRE (Hold_fdre_C_D)         0.092     1.594    U_TRANSMITTER/U_BAUD_RATE/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.189ns (51.844%)  route 0.176ns (48.156%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.599     1.518    U_TRANSMITTER/U_2_BIT_COUNTER/CLK
    SLICE_X1Y101         FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/Q
                         net (fo=8, routed)           0.176     1.835    U_TRANSMITTER/U_2_BIT_COUNTER/bit_counter_out[0]
    SLICE_X2Y101         LUT4 (Prop_lut4_I2_O)        0.048     1.883 r  U_TRANSMITTER/U_2_BIT_COUNTER/Q[3]_i_3__0/O
                         net (fo=1, routed)           0.000     1.883    U_TRANSMITTER/U_2_BIT_COUNTER/p_0_in__0[3]
    SLICE_X2Y101         FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.872     2.037    U_TRANSMITTER/U_2_BIT_COUNTER/CLK
    SLICE_X2Y101         FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[3]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.133     1.667    U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_FSM/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_FSM/last_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.402%)  route 0.121ns (36.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.599     1.518    U_TRANSMITTER/U_FSM/CLK
    SLICE_X2Y100         FDRE                                         r  U_TRANSMITTER/U_FSM/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  U_TRANSMITTER/U_FSM/state_reg[2]/Q
                         net (fo=20, routed)          0.121     1.803    U_TRANSMITTER/U_FSM/Q[1]
    SLICE_X3Y100         LUT5 (Prop_lut5_I1_O)        0.045     1.848 r  U_TRANSMITTER/U_FSM/last[2]_i_1/O
                         net (fo=1, routed)           0.000     1.848    U_TRANSMITTER/U_FSM/last[2]_i_1_n_0
    SLICE_X3Y100         FDRE                                         r  U_TRANSMITTER/U_FSM/last_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.872     2.037    U_TRANSMITTER/U_FSM/CLK
    SLICE_X3Y100         FDRE                                         r  U_TRANSMITTER/U_FSM/last_reg[2]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.092     1.623    U_TRANSMITTER/U_FSM/last_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_2_RATE/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_2_RATE/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.505%)  route 0.137ns (42.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.598     1.517    U_TRANSMITTER/U_BAUD_2_RATE/CLK
    SLICE_X5Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[5]/Q
                         net (fo=4, routed)           0.137     1.796    U_TRANSMITTER/U_BAUD_2_RATE/q_reg_n_0_[5]
    SLICE_X5Y101         LUT6 (Prop_lut6_I2_O)        0.045     1.841 r  U_TRANSMITTER/U_BAUD_2_RATE/q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.841    U_TRANSMITTER/U_BAUD_2_RATE/q[5]
    SLICE_X5Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.868     2.034    U_TRANSMITTER/U_BAUD_2_RATE/CLK
    SLICE_X5Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[5]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.091     1.608    U_TRANSMITTER/U_BAUD_2_RATE/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.181%)  route 0.145ns (43.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.598     1.517    U_TRANSMITTER/U_BAUD_2_RATE/CLK
    SLICE_X4Y102         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]/Q
                         net (fo=5, routed)           0.145     1.804    U_TRANSMITTER/U_BAUD_2_RATE/q_reg_n_0_[7]
    SLICE_X4Y102         LUT6 (Prop_lut6_I3_O)        0.045     1.849 r  U_TRANSMITTER/U_BAUD_2_RATE/q[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.849    U_TRANSMITTER/U_BAUD_2_RATE/q[7]
    SLICE_X4Y102         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.868     2.034    U_TRANSMITTER/U_BAUD_2_RATE/CLK
    SLICE_X4Y102         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X4Y102         FDRE (Hold_fdre_C_D)         0.092     1.609    U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.599     1.518    U_TRANSMITTER/U_2_BIT_COUNTER/CLK
    SLICE_X1Y101         FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=7, routed)           0.168     1.828    U_TRANSMITTER/U_2_BIT_COUNTER/bit_counter_out[1]
    SLICE_X1Y101         LUT3 (Prop_lut3_I2_O)        0.042     1.870 r  U_TRANSMITTER/U_2_BIT_COUNTER/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.870    U_TRANSMITTER/U_2_BIT_COUNTER/p_0_in__0[2]
    SLICE_X1Y101         FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.872     2.037    U_TRANSMITTER/U_2_BIT_COUNTER/CLK
    SLICE_X1Y101         FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[2]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.107     1.625    U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y103    U_RESET_DEBOUNCE/button_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y102    U_RESET_DEBOUNCE/count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y104    U_RESET_DEBOUNCE/count_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y104    U_RESET_DEBOUNCE/count_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y104    U_RESET_DEBOUNCE/count_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y105    U_RESET_DEBOUNCE/count_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y105    U_RESET_DEBOUNCE/count_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y105    U_RESET_DEBOUNCE/count_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y105    U_RESET_DEBOUNCE/count_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y102    U_RESET_DEBOUNCE/count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y102    U_RESET_DEBOUNCE/count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y102    U_RESET_DEBOUNCE/count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y102    U_RESET_DEBOUNCE/count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y102    U_RESET_DEBOUNCE/count_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y100    U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    U_TRANSMITTER/U_BAUD_2_PULSE/dq2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101    U_TRANSMITTER/U_BAUD_2_RATE/enb_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    U_TRANSMITTER/U_BAUD_2_RATE/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    U_TRANSMITTER/U_BAUD_2_RATE/q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y103    U_RESET_DEBOUNCE/button_state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y103    U_RESET_DEBOUNCE/button_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y102    U_RESET_DEBOUNCE/count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y102    U_RESET_DEBOUNCE/count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y104    U_RESET_DEBOUNCE/count_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y104    U_RESET_DEBOUNCE/count_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104    U_RESET_DEBOUNCE/count_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104    U_RESET_DEBOUNCE/count_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104    U_RESET_DEBOUNCE/count_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104    U_RESET_DEBOUNCE/count_reg_reg[12]/C



