// Seed: 2484808842
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri id_4,
    input uwire id_5,
    input supply1 id_6
);
  always #1 id_8 <= id_4 == id_4;
endmodule
module module_1 (
    input wire id_0
    , id_18,
    input tri0 id_1,
    output wor id_2,
    output wor id_3,
    output tri1 id_4,
    output tri0 id_5,
    input supply1 id_6,
    input tri id_7,
    input wand id_8,
    output wand id_9,
    input uwire id_10,
    output tri0 id_11,
    output supply1 id_12,
    output wand id_13,
    input wand id_14,
    output supply0 id_15,
    input tri1 id_16
);
  wire id_19;
  assign id_2 = id_6 ? id_16 : 1;
  module_0(
      id_0, id_10, id_6, id_16, id_1, id_6, id_7
  );
  assign id_3 = id_6 ? id_8 : (1);
endmodule
