System - Date,System - Time,System Core C-States - C0res%,System Core C-States - C1res%,System Core C-States - C6res%,SKT0 Core C-State - C0res%,SKT0 Core C-State - C1res%,SKT0 Core C-State - C6res%,Core0 (Socket 0) - IPC,Core0 (Socket 0) - L3MISS,Core0 (Socket 0) - L2MISS,Core0 (Socket 0) - C0res%,Core0 (Socket 0) - C1res%,Core0 (Socket 0) - C6res%,Core0 (Socket 0) - PhysIPC,Core0 (Socket 0) - PhysIPC%,Core1 (Socket 0) - IPC,Core1 (Socket 0) - L3MISS,Core1 (Socket 0) - L2MISS,Core1 (Socket 0) - C0res%,Core1 (Socket 0) - C1res%,Core1 (Socket 0) - C6res%,Core1 (Socket 0) - PhysIPC,Core1 (Socket 0) - PhysIPC%,Core2 (Socket 0) - IPC,Core2 (Socket 0) - L3MISS,Core2 (Socket 0) - L2MISS,Core2 (Socket 0) - C0res%,Core2 (Socket 0) - C1res%,Core2 (Socket 0) - C6res%,Core2 (Socket 0) - PhysIPC,Core2 (Socket 0) - PhysIPC%,Core3 (Socket 0) - IPC,Core3 (Socket 0) - L3MISS,Core3 (Socket 0) - L2MISS,Core3 (Socket 0) - C0res%,Core3 (Socket 0) - C1res%,Core3 (Socket 0) - C6res%,Core3 (Socket 0) - PhysIPC,Core3 (Socket 0) - PhysIPC%,Core4 (Socket 0) - IPC,Core4 (Socket 0) - L3MISS,Core4 (Socket 0) - L2MISS,Core4 (Socket 0) - C0res%,Core4 (Socket 0) - C1res%,Core4 (Socket 0) - C6res%,Core4 (Socket 0) - PhysIPC,Core4 (Socket 0) - PhysIPC%,Core5 (Socket 0) - IPC,Core5 (Socket 0) - L3MISS,Core5 (Socket 0) - L2MISS,Core5 (Socket 0) - C0res%,Core5 (Socket 0) - C1res%,Core5 (Socket 0) - C6res%,Core5 (Socket 0) - PhysIPC,Core5 (Socket 0) - PhysIPC%,Core6 (Socket 0) - IPC,Core6 (Socket 0) - L3MISS,Core6 (Socket 0) - L2MISS,Core6 (Socket 0) - C0res%,Core6 (Socket 0) - C1res%,Core6 (Socket 0) - C6res%,Core6 (Socket 0) - PhysIPC,Core6 (Socket 0) - PhysIPC%,Core7 (Socket 0) - IPC,Core7 (Socket 0) - L3MISS,Core7 (Socket 0) - L2MISS,Core7 (Socket 0) - C0res%,Core7 (Socket 0) - C1res%,Core7 (Socket 0) - C6res%,Core7 (Socket 0) - PhysIPC,Core7 (Socket 0) - PhysIPC%
