-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity canny_accel_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    gaussian_mat_41_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    gaussian_mat_41_empty_n : IN STD_LOGIC;
    gaussian_mat_41_read : OUT STD_LOGIC;
    gradx_mat_42_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    gradx_mat_42_full_n : IN STD_LOGIC;
    gradx_mat_42_write : OUT STD_LOGIC;
    grady_mat_45_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    grady_mat_45_full_n : IN STD_LOGIC;
    grady_mat_45_write : OUT STD_LOGIC;
    img_height : IN STD_LOGIC_VECTOR (9 downto 0);
    img_width : IN STD_LOGIC_VECTOR (10 downto 0) );
end;


architecture behav of canny_accel_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv11_2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal gaussian_mat_41_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal ap_block_pp3_stage0 : BOOLEAN;
    signal icmp_ln201_reg_2856 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln207_reg_2867 : STD_LOGIC_VECTOR (0 downto 0);
    signal gradx_mat_42_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp3_iter3 : STD_LOGIC := '0';
    signal icmp_ln870_reg_2900 : STD_LOGIC_VECTOR (0 downto 0);
    signal grady_mat_45_blk_n : STD_LOGIC;
    signal col_V_reg_317 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_V_4_reg_329 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_V_7_reg_385 : STD_LOGIC_VECTOR (8 downto 0);
    signal col_V_7_reg_385_pp3_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_state12_pp3_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op156_read_state13 : BOOLEAN;
    signal ap_block_state13_pp3_stage0_iter1 : BOOLEAN;
    signal ap_block_state14_pp3_stage0_iter2 : BOOLEAN;
    signal ap_block_state15_pp3_stage0_iter3 : BOOLEAN;
    signal ap_block_pp3_stage0_11001 : BOOLEAN;
    signal src_buf_V_2_8_0_reg_397 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_7_0_reg_409 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_6_0_reg_421 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_5_0_reg_433 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_4_0_reg_445 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_3_0_reg_457 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_2_0_reg_469 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_1_0_reg_481 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_0_0_reg_493 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_8_0_reg_505 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_7_0_reg_517 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_6_0_reg_529 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_5_0_reg_541 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_4_0_reg_553 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_3_0_reg_565 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_2_0_reg_577 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_1_0_reg_589 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_0_0_reg_601 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_0_8_0_reg_613 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_0_7_0_reg_625 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_0_6_0_reg_637 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_0_5_0_reg_649 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_0_4_0_reg_661 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_0_3_0_reg_673 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_0_2_0_reg_685 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_0_1_0_reg_697 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_0_0_0_reg_709 : STD_LOGIC_VECTOR (7 downto 0);
    signal init_row_ind_fu_736_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal row_ind_V_0_0_load_reg_2657 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_1_0_load_reg_2662 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_2_0_load_reg_2669 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln534_fu_776_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_1_fu_779_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_reg_2683 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1616_fu_788_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1616_reg_2689 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln464_fu_792_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln464_reg_2696 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln878_1_fu_795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal trunc_ln474_fu_800_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln474_reg_2705 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln488_fu_804_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln488_reg_2709 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_V_6_fu_807_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_V_6_reg_2714 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal ap_block_state5_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal icmp_ln468_fu_813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln468_reg_2719 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln464_fu_825_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal col_V_5_fu_831_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal ap_block_state8_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state9_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal icmp_ln479_fu_837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln479_reg_2733 : STD_LOGIC_VECTOR (0 downto 0);
    signal buf_V_0_addr_reg_2737 : STD_LOGIC_VECTOR (7 downto 0);
    signal img_height_cast_fu_861_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal img_height_cast_reg_2771 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal sext_ln493_fu_870_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln493_reg_2776 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln493_fu_874_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln493_reg_2782 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln493_1_fu_879_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln493_1_reg_2787 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln493_fu_889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal cmp_i_i185_i_fu_894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i185_i_reg_2796 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_71_fu_919_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_71_reg_2801 : STD_LOGIC_VECTOR (1 downto 0);
    signal spec_select_fu_931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select_reg_2806 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select80_fu_943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select80_reg_2811 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select81_fu_955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select81_reg_2816 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln220_fu_961_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln220_reg_2821 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln220_1_fu_965_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln220_1_reg_2826 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln220_2_fu_969_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln220_2_reg_2831 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp1_fu_973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_reg_2836 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_reg_2841 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_fu_985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_reg_2846 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_V_8_fu_991_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal col_V_8_reg_2851 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal icmp_ln201_fu_997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln201_reg_2856_pp3_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln201_reg_2856_pp3_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_2_fu_1002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_2_reg_2860 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_2_reg_2860_pp3_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_2_reg_2860_pp3_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln207_fu_1007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln217_fu_1023_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln217_reg_2871 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln217_reg_2871_pp3_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln217_reg_2871_pp3_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal cmp_i_i178_i_fu_1041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i178_i_reg_2893 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln870_fu_1046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_buf_V_2_0_fu_1297_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_0_fu_1360_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_0_0_fu_1367_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal row_V_2_fu_2618_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state5 : STD_LOGIC;
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state8 : STD_LOGIC;
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_block_pp3_stage0_subdone : BOOLEAN;
    signal ap_condition_pp3_flush_enable : STD_LOGIC;
    signal ap_enable_reg_pp3_iter2 : STD_LOGIC := '0';
    signal ap_condition_pp3_exit_iter2_state14 : STD_LOGIC;
    signal buf_V_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_0_ce0 : STD_LOGIC;
    signal buf_V_0_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal buf_V_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_0_ce1 : STD_LOGIC;
    signal buf_V_0_we1 : STD_LOGIC;
    signal buf_V_0_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal buf_V_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_1_ce0 : STD_LOGIC;
    signal buf_V_1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal buf_V_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_1_ce1 : STD_LOGIC;
    signal buf_V_1_we1 : STD_LOGIC;
    signal buf_V_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_2_ce0 : STD_LOGIC;
    signal buf_V_2_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal buf_V_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_2_ce1 : STD_LOGIC;
    signal buf_V_2_we1 : STD_LOGIC;
    signal call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_ready : STD_LOGIC;
    signal call_ret_xfExtractPixels_8_24_0_s_fu_721_p_read8 : STD_LOGIC_VECTOR (63 downto 0);
    signal call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_3 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_4 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_5 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_6 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_7 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_ready : STD_LOGIC;
    signal call_ret4_xfExtractPixels_8_24_0_s_fu_726_p_read8 : STD_LOGIC_VECTOR (63 downto 0);
    signal call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_3 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_4 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_5 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_6 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_7 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_ready : STD_LOGIC;
    signal call_ret5_xfExtractPixels_8_24_0_s_fu_731_p_read8 : STD_LOGIC_VECTOR (63 downto 0);
    signal call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_3 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_4 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_5 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_6 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_row_ind_V_0_2_phi_fu_300_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_ind_V_0_2_reg_296 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln878_fu_751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal init_buf_reg_307 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_col_V_phi_fu_321_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal row_ind_V_1_1_reg_340 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_2_reg_361 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_0_reg_350 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_V_reg_373 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_mux_col_V_7_phi_fu_389_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal buf_cop_V_0_4_fu_1094_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal buf_cop_V_1_4_fu_1136_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal buf_cop_V_2_4_fu_1178_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln534_3_fu_818_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i91_fu_842_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal zext_ln534_4_fu_1027_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i196_i_fu_1034_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal row_ind_V_0_0_fu_114 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln301_fu_757_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_1_0_fu_118 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_2_0_fu_122 : STD_LOGIC_VECTOR (12 downto 0);
    signal toextract_V_fu_138 : STD_LOGIC_VECTOR (63 downto 0);
    signal toextract_V_1_fu_142 : STD_LOGIC_VECTOR (63 downto 0);
    signal toextract_V_2_fu_146 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp3_stage0_01001 : BOOLEAN;
    signal tmp_fu_849_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub24_i_fu_864_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln878_fu_885_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_i_i267_i_fu_904_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal empty_fu_909_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_i250_i_cast_fu_913_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal cmp_i_i293_i_fu_899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_923_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i238_i_1_fu_937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i238_i_2_fu_949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_1012_p5 : STD_LOGIC_VECTOR (12 downto 0);
    signal buf_cop_V_0_fu_1061_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln878_fu_1090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal buf_cop_V_0_1_fu_1072_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal buf_cop_V_0_2_fu_1083_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal buf_cop_V_1_fu_1103_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln878_1_fu_1132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal buf_cop_V_1_1_fu_1114_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal buf_cop_V_1_2_fu_1125_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal buf_cop_V_2_fu_1145_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln878_2_fu_1174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal buf_cop_V_2_1_fu_1156_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal buf_cop_V_2_2_fu_1167_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln259_19_fu_1430_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_fu_1437_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln259_20_fu_1449_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_1_fu_1456_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln259_16_fu_1409_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln259_6_fu_1339_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1346_1_fu_1472_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1346_fu_1468_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln259_18_fu_1423_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln259_8_fu_1353_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_fu_1476_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln259_17_fu_1416_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_2_fu_1498_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln259_7_fu_1346_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_3_fu_1514_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1346_3_fu_1486_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_2_fu_1526_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1346_2_fu_1482_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln259_21_fu_1548_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_4_fu_1555_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln259_22_fu_1567_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_5_fu_1574_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln259_15_fu_1402_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln259_5_fu_1332_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1346_5_fu_1590_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1346_4_fu_1586_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_4_fu_1594_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_6_fu_1604_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_7_fu_1616_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1497_4_fu_1510_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_6_fu_1628_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_29_fu_1542_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1497_2_fu_1494_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_28_fu_1536_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1497_1_fu_1464_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1497_fu_1445_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_x_V_fu_1658_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln69_fu_1664_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln100_fu_1490_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_x_V_20_fu_1668_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln69_fu_1654_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_x_V_21_fu_1674_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln259_23_fu_1684_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_8_fu_1691_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln259_14_fu_1395_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln259_4_fu_1325_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1346_8_fu_1707_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1346_7_fu_1703_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_8_fu_1711_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_9_fu_1721_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_10_fu_1733_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_9_fu_1745_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_31_fu_1648_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_32_fu_1755_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln259_24_fu_1769_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_11_fu_1776_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln259_13_fu_1388_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln259_3_fu_1318_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1346_10_fu_1792_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1346_9_fu_1788_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_11_fu_1796_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_12_fu_1806_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_13_fu_1818_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_12_fu_1830_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_33_fu_1840_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln259_25_fu_1850_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_14_fu_1857_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln259_12_fu_1381_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln259_2_fu_1311_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1346_12_fu_1873_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1346_11_fu_1869_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_14_fu_1877_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_15_fu_1887_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_16_fu_1899_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_15_fu_1911_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_30_fu_1642_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln121_fu_1532_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1346_6_fu_1638_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_y_V_fu_1931_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln69_1_fu_1937_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1497_3_fu_1506_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_y_V_21_fu_1941_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1497_5_fu_1522_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_y_V_22_fu_1947_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1497_7_fu_1582_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1497_6_fu_1563_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_x_V_22_fu_1957_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln69_3_fu_1963_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln100_1_fu_1600_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_x_V_23_fu_1967_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1346_13_fu_1921_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_x_V_24_fu_1973_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln121_1_fu_1634_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln69_1_fu_1761_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_y_V_23_fu_1983_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln69_5_fu_1989_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1497_8_fu_1612_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_y_V_24_fu_1993_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1497_9_fu_1624_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_y_V_25_fu_1999_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln259_26_fu_2009_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_17_fu_2016_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln259_11_fu_1374_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln259_1_fu_1304_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1346_15_fu_2032_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1346_14_fu_2028_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_17_fu_2036_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_18_fu_2046_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_19_fu_2058_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_18_fu_2070_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1497_10_fu_1699_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_x_V_25_fu_2080_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln69_6_fu_2086_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln100_2_fu_1717_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_x_V_26_fu_2090_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_x_V_27_fu_2096_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1497_13_fu_1784_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_x_V_28_fu_2106_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln69_8_fu_2112_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln100_3_fu_1802_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_x_V_29_fu_2116_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_x_V_30_fu_2122_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_20_fu_2132_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1346_17_fu_2148_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1346_16_fu_2144_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_20_fu_2152_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_21_fu_2162_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_22_fu_2174_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_21_fu_2186_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln121_2_fu_1751_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln101_fu_1765_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_y_V_26_fu_2196_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln69_9_fu_2202_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1497_11_fu_1729_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_y_V_27_fu_2206_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1497_12_fu_1741_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_y_V_28_fu_2212_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln121_3_fu_1836_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln101_1_fu_1846_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_y_V_29_fu_2234_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln69_10_fu_2240_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1497_14_fu_1814_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_y_V_30_fu_2244_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1497_15_fu_1826_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_y_V_31_fu_2250_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_34_fu_1925_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_35_fu_2222_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_36_fu_2228_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1497_16_fu_1865_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_x_V_31_fu_2272_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln69_12_fu_2278_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln100_4_fu_1883_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_x_V_32_fu_2282_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_x_V_33_fu_2288_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1497_19_fu_2024_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_x_V_34_fu_2298_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln69_14_fu_2304_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln100_5_fu_2042_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_x_V_35_fu_2308_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_x_V_36_fu_2314_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln121_4_fu_1917_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln69_2_fu_2260_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_y_V_32_fu_2324_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln69_16_fu_2330_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1497_17_fu_1895_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_y_V_33_fu_2334_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1497_18_fu_1907_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_y_V_34_fu_2340_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln121_5_fu_2076_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln69_3_fu_2264_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_y_V_35_fu_2350_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln69_18_fu_2356_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1497_20_fu_2054_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_y_V_36_fu_2360_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1497_21_fu_2066_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_y_V_37_fu_2366_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1497_22_fu_2140_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_x_V_37_fu_2376_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln69_20_fu_2382_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln100_6_fu_2158_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_x_V_38_fu_2386_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_x_V_39_fu_2392_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln121_6_fu_2192_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln69_4_fu_2268_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_y_V_38_fu_2402_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln69_22_fu_2408_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1497_23_fu_2170_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_y_V_39_fu_2412_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1497_24_fu_2182_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_y_V_40_fu_2418_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln250_1_fu_2428_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_23_fu_2435_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal src_buf_temp_copy_extract_V_0_fu_1283_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln250_fu_1290_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1346_19_fu_2451_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1346_18_fu_2447_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_23_fu_2455_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1497_25_fu_2443_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_x_V_40_fu_2465_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln69_23_fu_2471_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln100_7_fu_2461_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_x_V_41_fu_2475_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_24_fu_2487_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_25_fu_2499_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_24_fu_2511_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_25_fu_2517_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln121_7_fu_2523_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln69_5_fu_2527_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_y_V_41_fu_2531_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln69_24_fu_2537_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1497_26_fu_2495_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_y_V_42_fu_2541_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1497_27_fu_2507_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal g_x_V_42_fu_2481_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln69_21_fu_2398_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln69_15_fu_2320_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln69_13_fu_2294_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln101_2_fu_2128_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln69_7_fu_2102_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln69_4_fu_1979_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln101_fu_1680_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_37_fu_2553_p9 : STD_LOGIC_VECTOR (122 downto 0);
    signal g_y_V_43_fu_2547_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln101_3_fu_2424_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln69_19_fu_2372_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln69_17_fu_2346_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln69_11_fu_2256_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1346_fu_2218_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln101_1_fu_2005_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln69_2_fu_1953_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_38_fu_2578_p9 : STD_LOGIC_VECTOR (122 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_idle_pp3 : STD_LOGIC;
    signal ap_enable_pp3 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component canny_accel_xfExtractPixels_8_24_0_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        p_read8 : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component canny_accel_mux_32_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        din2 : IN STD_LOGIC_VECTOR (63 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component canny_accel_mux_32_13_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    buf_V_0_U : component canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0
    generic map (
        DataWidth => 64,
        AddressRange => 160,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_0_address0,
        ce0 => buf_V_0_ce0,
        q0 => buf_V_0_q0,
        address1 => buf_V_0_address1,
        ce1 => buf_V_0_ce1,
        we1 => buf_V_0_we1,
        d1 => buf_V_0_d1);

    buf_V_1_U : component canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0
    generic map (
        DataWidth => 64,
        AddressRange => 160,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_1_address0,
        ce0 => buf_V_1_ce0,
        q0 => buf_V_1_q0,
        address1 => buf_V_1_address1,
        ce1 => buf_V_1_ce1,
        we1 => buf_V_1_we1,
        d1 => gaussian_mat_41_dout);

    buf_V_2_U : component canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0
    generic map (
        DataWidth => 64,
        AddressRange => 160,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_2_address0,
        ce0 => buf_V_2_ce0,
        q0 => buf_V_2_q0,
        address1 => buf_V_2_address1,
        ce1 => buf_V_2_ce1,
        we1 => buf_V_2_we1,
        d1 => gaussian_mat_41_dout);

    call_ret_xfExtractPixels_8_24_0_s_fu_721 : component canny_accel_xfExtractPixels_8_24_0_s
    port map (
        ap_ready => call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_ready,
        p_read8 => call_ret_xfExtractPixels_8_24_0_s_fu_721_p_read8,
        ap_return_0 => call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_0,
        ap_return_1 => call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_1,
        ap_return_2 => call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_2,
        ap_return_3 => call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_3,
        ap_return_4 => call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_4,
        ap_return_5 => call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_5,
        ap_return_6 => call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_6,
        ap_return_7 => call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_7);

    call_ret4_xfExtractPixels_8_24_0_s_fu_726 : component canny_accel_xfExtractPixels_8_24_0_s
    port map (
        ap_ready => call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_ready,
        p_read8 => call_ret4_xfExtractPixels_8_24_0_s_fu_726_p_read8,
        ap_return_0 => call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_0,
        ap_return_1 => call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_1,
        ap_return_2 => call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_2,
        ap_return_3 => call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_3,
        ap_return_4 => call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_4,
        ap_return_5 => call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_5,
        ap_return_6 => call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_6,
        ap_return_7 => call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_7);

    call_ret5_xfExtractPixels_8_24_0_s_fu_731 : component canny_accel_xfExtractPixels_8_24_0_s
    port map (
        ap_ready => call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_ready,
        p_read8 => call_ret5_xfExtractPixels_8_24_0_s_fu_731_p_read8,
        ap_return_0 => call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_0,
        ap_return_1 => call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_1,
        ap_return_2 => call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_2,
        ap_return_3 => call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_3,
        ap_return_4 => call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_4,
        ap_return_5 => call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_5,
        ap_return_6 => call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_6,
        ap_return_7 => call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_7);

    mux_32_64_1_1_U90 : component canny_accel_mux_32_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 2,
        dout_WIDTH => 64)
    port map (
        din0 => buf_V_0_q0,
        din1 => buf_V_1_q0,
        din2 => buf_V_2_q0,
        din3 => trunc_ln488_reg_2709,
        dout => tmp_fu_849_p5);

    mux_32_13_1_1_U91 : component canny_accel_mux_32_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        din2_WIDTH => 13,
        din3_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => row_ind_V_2_reg_361,
        din1 => row_ind_V_0_reg_350,
        din2 => row_ind_V_1_1_reg_340,
        din3 => empty_71_reg_2801,
        dout => tmp_8_fu_1012_p5);

    mux_32_64_1_1_U92 : component canny_accel_mux_32_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 2,
        dout_WIDTH => 64)
    port map (
        din0 => buf_V_0_q0,
        din1 => buf_V_1_q0,
        din2 => buf_V_2_q0,
        din3 => trunc_ln217_reg_2871_pp3_iter2_reg,
        dout => buf_cop_V_0_fu_1061_p5);

    mux_32_64_1_1_U93 : component canny_accel_mux_32_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 2,
        dout_WIDTH => 64)
    port map (
        din0 => buf_V_0_q0,
        din1 => buf_V_1_q0,
        din2 => buf_V_2_q0,
        din3 => trunc_ln220_2_reg_2831,
        dout => buf_cop_V_0_1_fu_1072_p5);

    mux_32_64_1_1_U94 : component canny_accel_mux_32_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 2,
        dout_WIDTH => 64)
    port map (
        din0 => buf_V_0_q0,
        din1 => buf_V_1_q0,
        din2 => buf_V_2_q0,
        din3 => trunc_ln217_reg_2871_pp3_iter2_reg,
        dout => buf_cop_V_1_fu_1103_p5);

    mux_32_64_1_1_U95 : component canny_accel_mux_32_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 2,
        dout_WIDTH => 64)
    port map (
        din0 => buf_V_0_q0,
        din1 => buf_V_1_q0,
        din2 => buf_V_2_q0,
        din3 => trunc_ln220_1_reg_2826,
        dout => buf_cop_V_1_1_fu_1114_p5);

    mux_32_64_1_1_U96 : component canny_accel_mux_32_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 2,
        dout_WIDTH => 64)
    port map (
        din0 => buf_V_0_q0,
        din1 => buf_V_1_q0,
        din2 => buf_V_2_q0,
        din3 => trunc_ln217_reg_2871_pp3_iter2_reg,
        dout => buf_cop_V_2_fu_1145_p5);

    mux_32_64_1_1_U97 : component canny_accel_mux_32_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 2,
        dout_WIDTH => 64)
    port map (
        din0 => buf_V_0_q0,
        din1 => buf_V_1_q0,
        din2 => buf_V_2_q0,
        din3 => trunc_ln220_reg_2821,
        dout => buf_cop_V_2_1_fu_1156_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state5))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln878_1_fu_795_p2 = ap_const_lv1_1))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state5))) then 
                    ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state5);
                elsif ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln878_1_fu_795_p2 = ap_const_lv1_1))) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state8) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln878_1_fu_795_p2 = ap_const_lv1_0))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state8))) then 
                    ap_enable_reg_pp2_iter1 <= (ap_const_logic_1 xor ap_condition_pp2_exit_iter0_state8);
                elsif ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln878_1_fu_795_p2 = ap_const_lv1_0))) then 
                    ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_pp3_flush_enable)) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
                elsif ((((ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp3_exit_iter2_state14)) or ((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                    ap_enable_reg_pp3_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp3_exit_iter2_state14))) then 
                    ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter1;
                elsif ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
                elsif (((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                    ap_enable_reg_pp3_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    col_V_4_reg_329_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln878_1_fu_795_p2 = ap_const_lv1_0))) then 
                col_V_4_reg_329 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln479_fu_837_p2 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                col_V_4_reg_329 <= col_V_5_fu_831_p2;
            end if; 
        end if;
    end process;

    col_V_7_reg_385_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln201_reg_2856 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                col_V_7_reg_385 <= col_V_8_reg_2851;
            elsif (((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                col_V_7_reg_385 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    col_V_reg_317_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln468_reg_2719 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                col_V_reg_317 <= col_V_6_reg_2714;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln878_1_fu_795_p2 = ap_const_lv1_1))) then 
                col_V_reg_317 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    init_buf_reg_307_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                init_buf_reg_307 <= zext_ln534_fu_776_p1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                init_buf_reg_307 <= add_ln464_fu_825_p2;
            end if; 
        end if;
    end process;

    row_V_reg_373_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                row_V_reg_373 <= row_V_2_fu_2618_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                row_V_reg_373 <= ap_const_lv11_1;
            end if; 
        end if;
    end process;

    row_ind_V_0_2_reg_296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln878_fu_751_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                row_ind_V_0_2_reg_296 <= init_row_ind_fu_736_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                row_ind_V_0_2_reg_296 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    row_ind_V_0_reg_350_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                row_ind_V_0_reg_350 <= row_ind_V_1_1_reg_340;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                row_ind_V_0_reg_350 <= row_ind_V_1_0_load_reg_2662;
            end if; 
        end if;
    end process;

    row_ind_V_1_1_reg_340_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                row_ind_V_1_1_reg_340 <= row_ind_V_2_reg_361;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                row_ind_V_1_1_reg_340 <= row_ind_V_2_0_load_reg_2669;
            end if; 
        end if;
    end process;

    row_ind_V_2_reg_361_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                row_ind_V_2_reg_361 <= row_ind_V_0_reg_350;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                row_ind_V_2_reg_361 <= row_ind_V_0_0_load_reg_2657;
            end if; 
        end if;
    end process;

    src_buf_V_0_0_0_reg_709_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln201_reg_2856_pp3_iter2_reg = ap_const_lv1_0))) then 
                src_buf_V_0_0_0_reg_709 <= src_buf_V_0_0_fu_1367_p3;
            elsif (((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                src_buf_V_0_0_0_reg_709 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_0_1_0_reg_697_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln201_reg_2856_pp3_iter2_reg = ap_const_lv1_0))) then 
                src_buf_V_0_1_0_reg_697 <= call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_0;
            elsif (((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                src_buf_V_0_1_0_reg_697 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_0_2_0_reg_685_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln201_reg_2856_pp3_iter2_reg = ap_const_lv1_0))) then 
                src_buf_V_0_2_0_reg_685 <= call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_1;
            elsif (((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                src_buf_V_0_2_0_reg_685 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_0_3_0_reg_673_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln201_reg_2856_pp3_iter2_reg = ap_const_lv1_0))) then 
                src_buf_V_0_3_0_reg_673 <= call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_2;
            elsif (((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                src_buf_V_0_3_0_reg_673 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_0_4_0_reg_661_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln201_reg_2856_pp3_iter2_reg = ap_const_lv1_0))) then 
                src_buf_V_0_4_0_reg_661 <= call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_3;
            elsif (((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                src_buf_V_0_4_0_reg_661 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_0_5_0_reg_649_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln201_reg_2856_pp3_iter2_reg = ap_const_lv1_0))) then 
                src_buf_V_0_5_0_reg_649 <= call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_4;
            elsif (((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                src_buf_V_0_5_0_reg_649 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_0_6_0_reg_637_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln201_reg_2856_pp3_iter2_reg = ap_const_lv1_0))) then 
                src_buf_V_0_6_0_reg_637 <= call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_5;
            elsif (((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                src_buf_V_0_6_0_reg_637 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_0_7_0_reg_625_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln201_reg_2856_pp3_iter2_reg = ap_const_lv1_0))) then 
                src_buf_V_0_7_0_reg_625 <= call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_6;
            elsif (((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                src_buf_V_0_7_0_reg_625 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_0_8_0_reg_613_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln201_reg_2856_pp3_iter2_reg = ap_const_lv1_0))) then 
                src_buf_V_0_8_0_reg_613 <= call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_7;
            elsif (((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                src_buf_V_0_8_0_reg_613 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_1_0_0_reg_601_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln201_reg_2856_pp3_iter2_reg = ap_const_lv1_0))) then 
                src_buf_V_1_0_0_reg_601 <= src_buf_V_1_0_fu_1360_p3;
            elsif (((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                src_buf_V_1_0_0_reg_601 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_1_1_0_reg_589_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln201_reg_2856_pp3_iter2_reg = ap_const_lv1_0))) then 
                src_buf_V_1_1_0_reg_589 <= call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_0;
            elsif (((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                src_buf_V_1_1_0_reg_589 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_1_2_0_reg_577_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln201_reg_2856_pp3_iter2_reg = ap_const_lv1_0))) then 
                src_buf_V_1_2_0_reg_577 <= call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_1;
            elsif (((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                src_buf_V_1_2_0_reg_577 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_1_3_0_reg_565_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln201_reg_2856_pp3_iter2_reg = ap_const_lv1_0))) then 
                src_buf_V_1_3_0_reg_565 <= call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_2;
            elsif (((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                src_buf_V_1_3_0_reg_565 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_1_4_0_reg_553_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln201_reg_2856_pp3_iter2_reg = ap_const_lv1_0))) then 
                src_buf_V_1_4_0_reg_553 <= call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_3;
            elsif (((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                src_buf_V_1_4_0_reg_553 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_1_5_0_reg_541_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln201_reg_2856_pp3_iter2_reg = ap_const_lv1_0))) then 
                src_buf_V_1_5_0_reg_541 <= call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_4;
            elsif (((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                src_buf_V_1_5_0_reg_541 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_1_6_0_reg_529_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln201_reg_2856_pp3_iter2_reg = ap_const_lv1_0))) then 
                src_buf_V_1_6_0_reg_529 <= call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_5;
            elsif (((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                src_buf_V_1_6_0_reg_529 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_1_7_0_reg_517_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln201_reg_2856_pp3_iter2_reg = ap_const_lv1_0))) then 
                src_buf_V_1_7_0_reg_517 <= call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_6;
            elsif (((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                src_buf_V_1_7_0_reg_517 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_1_8_0_reg_505_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln201_reg_2856_pp3_iter2_reg = ap_const_lv1_0))) then 
                src_buf_V_1_8_0_reg_505 <= call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_7;
            elsif (((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                src_buf_V_1_8_0_reg_505 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_2_0_0_reg_493_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln201_reg_2856_pp3_iter2_reg = ap_const_lv1_0))) then 
                src_buf_V_2_0_0_reg_493 <= src_buf_V_2_0_fu_1297_p3;
            elsif (((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                src_buf_V_2_0_0_reg_493 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_2_1_0_reg_481_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln201_reg_2856_pp3_iter2_reg = ap_const_lv1_0))) then 
                src_buf_V_2_1_0_reg_481 <= call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_0;
            elsif (((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                src_buf_V_2_1_0_reg_481 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_2_2_0_reg_469_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln201_reg_2856_pp3_iter2_reg = ap_const_lv1_0))) then 
                src_buf_V_2_2_0_reg_469 <= call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_1;
            elsif (((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                src_buf_V_2_2_0_reg_469 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_2_3_0_reg_457_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln201_reg_2856_pp3_iter2_reg = ap_const_lv1_0))) then 
                src_buf_V_2_3_0_reg_457 <= call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_2;
            elsif (((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                src_buf_V_2_3_0_reg_457 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_2_4_0_reg_445_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln201_reg_2856_pp3_iter2_reg = ap_const_lv1_0))) then 
                src_buf_V_2_4_0_reg_445 <= call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_3;
            elsif (((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                src_buf_V_2_4_0_reg_445 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_2_5_0_reg_433_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln201_reg_2856_pp3_iter2_reg = ap_const_lv1_0))) then 
                src_buf_V_2_5_0_reg_433 <= call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_4;
            elsif (((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                src_buf_V_2_5_0_reg_433 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_2_6_0_reg_421_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln201_reg_2856_pp3_iter2_reg = ap_const_lv1_0))) then 
                src_buf_V_2_6_0_reg_421 <= call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_5;
            elsif (((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                src_buf_V_2_6_0_reg_421 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_2_7_0_reg_409_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln201_reg_2856_pp3_iter2_reg = ap_const_lv1_0))) then 
                src_buf_V_2_7_0_reg_409 <= call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_6;
            elsif (((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                src_buf_V_2_7_0_reg_409 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_2_8_0_reg_397_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln201_reg_2856_pp3_iter2_reg = ap_const_lv1_0))) then 
                src_buf_V_2_8_0_reg_397 <= call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_7;
            elsif (((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                src_buf_V_2_8_0_reg_397 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                add_ln493_1_reg_2787 <= add_ln493_1_fu_879_p2;
                add_ln493_reg_2782 <= add_ln493_fu_874_p2;
                    img_height_cast_reg_2771(9 downto 0) <= img_height_cast_fu_861_p1(9 downto 0);
                sext_ln493_reg_2776 <= sext_ln493_fu_870_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln201_fu_997_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                and_ln207_reg_2867 <= and_ln207_fu_1007_p2;
                icmp_ln878_2_reg_2860 <= icmp_ln878_2_fu_1002_p2;
                trunc_ln217_reg_2871 <= trunc_ln217_fu_1023_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln479_fu_837_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                buf_V_0_addr_reg_2737 <= conv_i91_fu_842_p1(8 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln201_reg_2856_pp3_iter1_reg = ap_const_lv1_0))) then
                cmp_i_i178_i_reg_2893 <= cmp_i_i178_i_fu_1041_p2;
                icmp_ln870_reg_2900 <= icmp_ln870_fu_1046_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln493_fu_889_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                cmp_i_i185_i_reg_2796 <= cmp_i_i185_i_fu_894_p2;
                empty_71_reg_2801 <= empty_71_fu_919_p1;
                sel_tmp1_reg_2836 <= sel_tmp1_fu_973_p2;
                sel_tmp5_reg_2841 <= sel_tmp5_fu_979_p2;
                sel_tmp9_reg_2846 <= sel_tmp9_fu_985_p2;
                spec_select80_reg_2811 <= spec_select80_fu_943_p2;
                spec_select81_reg_2816 <= spec_select81_fu_955_p2;
                spec_select_reg_2806 <= spec_select_fu_931_p2;
                trunc_ln220_1_reg_2826 <= trunc_ln220_1_fu_965_p1;
                trunc_ln220_2_reg_2831 <= trunc_ln220_2_fu_969_p1;
                trunc_ln220_reg_2821 <= trunc_ln220_fu_961_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                col_V_6_reg_2714 <= col_V_6_fu_807_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                col_V_7_reg_385_pp3_iter1_reg <= col_V_7_reg_385;
                icmp_ln201_reg_2856 <= icmp_ln201_fu_997_p2;
                icmp_ln201_reg_2856_pp3_iter1_reg <= icmp_ln201_reg_2856;
                icmp_ln878_2_reg_2860_pp3_iter1_reg <= icmp_ln878_2_reg_2860;
                trunc_ln217_reg_2871_pp3_iter1_reg <= trunc_ln217_reg_2871;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                col_V_8_reg_2851 <= col_V_8_fu_991_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp3_stage0_11001)) then
                icmp_ln201_reg_2856_pp3_iter2_reg <= icmp_ln201_reg_2856_pp3_iter1_reg;
                icmp_ln878_2_reg_2860_pp3_iter2_reg <= icmp_ln878_2_reg_2860_pp3_iter1_reg;
                trunc_ln217_reg_2871_pp3_iter2_reg <= trunc_ln217_reg_2871_pp3_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                icmp_ln468_reg_2719 <= icmp_ln468_fu_813_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                icmp_ln479_reg_2733 <= icmp_ln479_fu_837_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln878_fu_751_p2 = ap_const_lv1_0) and (ap_phi_mux_row_ind_V_0_2_phi_fu_300_p4 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    row_ind_V_0_0_fu_114(1 downto 0) <= zext_ln301_fu_757_p1(1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    row_ind_V_0_0_load_reg_2657(1 downto 0) <= row_ind_V_0_0_fu_114(1 downto 0);
                    row_ind_V_1_0_load_reg_2662(1 downto 0) <= row_ind_V_1_0_fu_118(1 downto 0);
                    row_ind_V_2_0_load_reg_2669(1 downto 0) <= row_ind_V_2_0_fu_122(1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln878_fu_751_p2 = ap_const_lv1_0) and (ap_phi_mux_row_ind_V_0_2_phi_fu_300_p4 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    row_ind_V_1_0_fu_118(1 downto 0) <= zext_ln301_fu_757_p1(1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_phi_mux_row_ind_V_0_2_phi_fu_300_p4 = ap_const_lv2_1)) and not((ap_phi_mux_row_ind_V_0_2_phi_fu_300_p4 = ap_const_lv2_0)) and (icmp_ln878_fu_751_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    row_ind_V_2_0_fu_122(1 downto 0) <= zext_ln301_fu_757_p1(1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                tmp_1_reg_2683 <= img_width(10 downto 3);
                    zext_ln1616_reg_2689(7 downto 0) <= zext_ln1616_fu_788_p1(7 downto 0);
                    zext_ln464_reg_2696(1 downto 0) <= zext_ln464_fu_792_p1(1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln201_reg_2856_pp3_iter2_reg = ap_const_lv1_0))) then
                toextract_V_1_fu_142 <= buf_cop_V_1_4_fu_1136_p3;
                toextract_V_2_fu_146 <= buf_cop_V_2_4_fu_1178_p3;
                toextract_V_fu_138 <= buf_cop_V_0_4_fu_1094_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln878_1_fu_795_p2 = ap_const_lv1_1))) then
                trunc_ln474_reg_2705 <= trunc_ln474_fu_800_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln878_1_fu_795_p2 = ap_const_lv1_0))) then
                trunc_ln488_reg_2709 <= trunc_ln488_fu_804_p1;
            end if;
        end if;
    end process;
    row_ind_V_0_0_load_reg_2657(12 downto 2) <= "00000000000";
    row_ind_V_1_0_load_reg_2662(12 downto 2) <= "00000000000";
    row_ind_V_2_0_load_reg_2669(12 downto 2) <= "00000000000";
    zext_ln1616_reg_2689(8) <= '0';
    zext_ln464_reg_2696(63 downto 2) <= "00000000000000000000000000000000000000000000000000000000000000";
    img_height_cast_reg_2771(10) <= '0';
    row_ind_V_0_0_fu_114(12 downto 2) <= "00000000000";
    row_ind_V_1_0_fu_118(12 downto 2) <= "00000000000";
    row_ind_V_2_0_fu_122(12 downto 2) <= "00000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp3_iter1, ap_CS_fsm_state2, icmp_ln878_1_fu_795_p2, ap_CS_fsm_state4, ap_enable_reg_pp1_iter0, icmp_ln468_fu_813_p2, ap_enable_reg_pp2_iter0, icmp_ln479_fu_837_p2, icmp_ln493_fu_889_p2, ap_CS_fsm_state11, ap_block_pp1_stage0_subdone, ap_block_pp2_stage0_subdone, ap_block_pp3_stage0_subdone, ap_enable_reg_pp3_iter2, icmp_ln878_fu_751_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln878_fu_751_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln878_1_fu_795_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (icmp_ln468_fu_813_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (icmp_ln468_fu_813_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_pp2_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (icmp_ln479_fu_837_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (icmp_ln479_fu_837_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((icmp_ln493_fu_889_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_pp3_stage0 => 
                if (not(((ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif (((ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    add_ln464_fu_825_p2 <= std_logic_vector(unsigned(init_buf_reg_307) + unsigned(ap_const_lv64_1));
    add_ln493_1_fu_879_p2 <= std_logic_vector(unsigned(img_height_cast_fu_861_p1) + unsigned(ap_const_lv11_1));
    add_ln493_fu_874_p2 <= std_logic_vector(unsigned(zext_ln1616_reg_2689) + unsigned(ap_const_lv9_1));
    and_ln207_fu_1007_p2 <= (icmp_ln878_2_fu_1002_p2 and cmp_i_i185_i_reg_2796);
    and_ln878_1_fu_1132_p2 <= (sel_tmp5_reg_2841 and icmp_ln878_2_reg_2860_pp3_iter2_reg);
    and_ln878_2_fu_1174_p2 <= (sel_tmp9_reg_2846 and icmp_ln878_2_reg_2860_pp3_iter2_reg);
    and_ln878_fu_1090_p2 <= (sel_tmp1_reg_2836 and icmp_ln878_2_reg_2860_pp3_iter2_reg);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(4);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(6);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(9);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(7);
    ap_CS_fsm_state11 <= ap_CS_fsm(8);
    ap_CS_fsm_state16 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state7 <= ap_CS_fsm(5);
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_11001_assign_proc : process(gaussian_mat_41_empty_n, ap_enable_reg_pp1_iter1)
    begin
                ap_block_pp1_stage0_11001 <= ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (gaussian_mat_41_empty_n = ap_const_logic_0));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(gaussian_mat_41_empty_n, ap_enable_reg_pp1_iter1)
    begin
                ap_block_pp1_stage0_subdone <= ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (gaussian_mat_41_empty_n = ap_const_logic_0));
    end process;

        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp3_stage0_01001_assign_proc : process(gaussian_mat_41_empty_n, gradx_mat_42_full_n, grady_mat_45_full_n, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter3, icmp_ln870_reg_2900, ap_predicate_op156_read_state13)
    begin
                ap_block_pp3_stage0_01001 <= (((ap_predicate_op156_read_state13 = ap_const_boolean_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (gaussian_mat_41_empty_n = ap_const_logic_0)) or ((ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (((icmp_ln870_reg_2900 = ap_const_lv1_0) and (grady_mat_45_full_n = ap_const_logic_0)) or ((icmp_ln870_reg_2900 = ap_const_lv1_0) and (gradx_mat_42_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp3_stage0_11001_assign_proc : process(gaussian_mat_41_empty_n, gradx_mat_42_full_n, grady_mat_45_full_n, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter3, icmp_ln870_reg_2900, ap_predicate_op156_read_state13)
    begin
                ap_block_pp3_stage0_11001 <= (((ap_predicate_op156_read_state13 = ap_const_boolean_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (gaussian_mat_41_empty_n = ap_const_logic_0)) or ((ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (((icmp_ln870_reg_2900 = ap_const_lv1_0) and (grady_mat_45_full_n = ap_const_logic_0)) or ((icmp_ln870_reg_2900 = ap_const_lv1_0) and (gradx_mat_42_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp3_stage0_subdone_assign_proc : process(gaussian_mat_41_empty_n, gradx_mat_42_full_n, grady_mat_45_full_n, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter3, icmp_ln870_reg_2900, ap_predicate_op156_read_state13)
    begin
                ap_block_pp3_stage0_subdone <= (((ap_predicate_op156_read_state13 = ap_const_boolean_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (gaussian_mat_41_empty_n = ap_const_logic_0)) or ((ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (((icmp_ln870_reg_2900 = ap_const_lv1_0) and (grady_mat_45_full_n = ap_const_logic_0)) or ((icmp_ln870_reg_2900 = ap_const_lv1_0) and (gradx_mat_42_full_n = ap_const_logic_0)))));
    end process;

        ap_block_state12_pp3_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state13_pp3_stage0_iter1_assign_proc : process(gaussian_mat_41_empty_n, ap_predicate_op156_read_state13)
    begin
                ap_block_state13_pp3_stage0_iter1 <= ((ap_predicate_op156_read_state13 = ap_const_boolean_1) and (gaussian_mat_41_empty_n = ap_const_logic_0));
    end process;

        ap_block_state14_pp3_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state15_pp3_stage0_iter3_assign_proc : process(gradx_mat_42_full_n, grady_mat_45_full_n, icmp_ln870_reg_2900)
    begin
                ap_block_state15_pp3_stage0_iter3 <= (((icmp_ln870_reg_2900 = ap_const_lv1_0) and (grady_mat_45_full_n = ap_const_logic_0)) or ((icmp_ln870_reg_2900 = ap_const_lv1_0) and (gradx_mat_42_full_n = ap_const_logic_0)));
    end process;

        ap_block_state5_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_pp1_stage0_iter1_assign_proc : process(gaussian_mat_41_empty_n)
    begin
                ap_block_state6_pp1_stage0_iter1 <= (gaussian_mat_41_empty_n = ap_const_logic_0);
    end process;

        ap_block_state8_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp2_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp1_exit_iter0_state5_assign_proc : process(icmp_ln468_fu_813_p2)
    begin
        if ((icmp_ln468_fu_813_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state5 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp2_exit_iter0_state8_assign_proc : process(icmp_ln479_fu_837_p2)
    begin
        if ((icmp_ln479_fu_837_p2 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state8 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp3_exit_iter2_state14_assign_proc : process(ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
            ap_condition_pp3_exit_iter2_state14 <= ap_const_logic_1;
        else 
            ap_condition_pp3_exit_iter2_state14 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp3_flush_enable_assign_proc : process(ap_CS_fsm_pp3_stage0, icmp_ln201_fu_997_p2, ap_block_pp3_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (icmp_ln201_fu_997_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            ap_condition_pp3_flush_enable <= ap_const_logic_1;
        else 
            ap_condition_pp3_flush_enable <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, icmp_ln493_fu_889_p2, ap_CS_fsm_state11)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)) or ((icmp_ln493_fu_889_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);
    ap_enable_pp3 <= (ap_idle_pp3 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp3_assign_proc : process(ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter3, ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_enable_reg_pp3_iter3 = ap_const_logic_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter2 = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_0))) then 
            ap_idle_pp3 <= ap_const_logic_1;
        else 
            ap_idle_pp3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_col_V_7_phi_fu_389_p4_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, icmp_ln201_reg_2856, col_V_7_reg_385, col_V_8_reg_2851)
    begin
        if (((icmp_ln201_reg_2856 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            ap_phi_mux_col_V_7_phi_fu_389_p4 <= col_V_8_reg_2851;
        else 
            ap_phi_mux_col_V_7_phi_fu_389_p4 <= col_V_7_reg_385;
        end if; 
    end process;


    ap_phi_mux_col_V_phi_fu_321_p4_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, col_V_reg_317, col_V_6_reg_2714, icmp_ln468_reg_2719)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln468_reg_2719 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_col_V_phi_fu_321_p4 <= col_V_6_reg_2714;
        else 
            ap_phi_mux_col_V_phi_fu_321_p4 <= col_V_reg_317;
        end if; 
    end process;

    ap_phi_mux_row_ind_V_0_2_phi_fu_300_p4 <= row_ind_V_0_2_reg_296;

    ap_predicate_op156_read_state13_assign_proc : process(icmp_ln201_reg_2856, and_ln207_reg_2867)
    begin
                ap_predicate_op156_read_state13 <= ((ap_const_lv1_1 = and_ln207_reg_2867) and (icmp_ln201_reg_2856 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(icmp_ln493_fu_889_p2, ap_CS_fsm_state11)
    begin
        if (((icmp_ln493_fu_889_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_0_address0_assign_proc : process(ap_block_pp3_stage0, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_enable_reg_pp3_iter2, conv_i91_fu_842_p1, ap_block_pp2_stage0, conv_i196_i_fu_1034_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
            buf_V_0_address0 <= conv_i196_i_fu_1034_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            buf_V_0_address0 <= conv_i91_fu_842_p1(8 - 1 downto 0);
        else 
            buf_V_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_0_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_CS_fsm_pp2_stage0, buf_V_0_addr_reg_2737, ap_enable_reg_pp2_iter1, zext_ln534_3_fu_818_p1, ap_block_pp2_stage0, zext_ln534_4_fu_1027_p1)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            buf_V_0_address1 <= zext_ln534_4_fu_1027_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            buf_V_0_address1 <= buf_V_0_addr_reg_2737;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            buf_V_0_address1 <= zext_ln534_3_fu_818_p1(8 - 1 downto 0);
        else 
            buf_V_0_address1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_0_ce0_assign_proc : process(ap_block_pp3_stage0_11001, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_block_pp2_stage0_11001, ap_enable_reg_pp3_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1)))) then 
            buf_V_0_ce0 <= ap_const_logic_1;
        else 
            buf_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_0_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0_11001, ap_block_pp1_stage0_11001, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_V_0_ce1 <= ap_const_logic_1;
        else 
            buf_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_0_d1_assign_proc : process(gaussian_mat_41_dout, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, tmp_fu_849_p5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            buf_V_0_d1 <= tmp_fu_849_p5;
        elsif ((((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_V_0_d1 <= gaussian_mat_41_dout;
        else 
            buf_V_0_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_0_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, icmp_ln201_reg_2856, and_ln207_reg_2867, ap_block_pp3_stage0_11001, trunc_ln474_reg_2705, ap_block_pp1_stage0_11001, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, icmp_ln479_reg_2733, trunc_ln220_reg_2821, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_lv1_1 = and_ln207_reg_2867) and (icmp_ln201_reg_2856 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (trunc_ln220_reg_2821 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (icmp_ln479_reg_2733 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (trunc_ln474_reg_2705 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_V_0_we1 <= ap_const_logic_1;
        else 
            buf_V_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_address0_assign_proc : process(ap_block_pp3_stage0, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_enable_reg_pp3_iter2, conv_i91_fu_842_p1, ap_block_pp2_stage0, conv_i196_i_fu_1034_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
            buf_V_1_address0 <= conv_i196_i_fu_1034_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            buf_V_1_address0 <= conv_i91_fu_842_p1(8 - 1 downto 0);
        else 
            buf_V_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_1_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, zext_ln534_3_fu_818_p1, zext_ln534_4_fu_1027_p1)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            buf_V_1_address1 <= zext_ln534_4_fu_1027_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            buf_V_1_address1 <= zext_ln534_3_fu_818_p1(8 - 1 downto 0);
        else 
            buf_V_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_1_ce0_assign_proc : process(ap_block_pp3_stage0_11001, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_block_pp2_stage0_11001, ap_enable_reg_pp3_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1)))) then 
            buf_V_1_ce0 <= ap_const_logic_1;
        else 
            buf_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_V_1_ce1 <= ap_const_logic_1;
        else 
            buf_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, icmp_ln201_reg_2856, and_ln207_reg_2867, ap_block_pp3_stage0_11001, trunc_ln474_reg_2705, ap_block_pp1_stage0_11001, trunc_ln220_reg_2821)
    begin
        if ((((ap_const_lv1_1 = and_ln207_reg_2867) and (icmp_ln201_reg_2856 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (trunc_ln220_reg_2821 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (trunc_ln474_reg_2705 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_V_1_we1 <= ap_const_logic_1;
        else 
            buf_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_address0_assign_proc : process(ap_block_pp3_stage0, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_enable_reg_pp3_iter2, conv_i91_fu_842_p1, ap_block_pp2_stage0, conv_i196_i_fu_1034_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
            buf_V_2_address0 <= conv_i196_i_fu_1034_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            buf_V_2_address0 <= conv_i91_fu_842_p1(8 - 1 downto 0);
        else 
            buf_V_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_2_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, zext_ln534_3_fu_818_p1, zext_ln534_4_fu_1027_p1)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            buf_V_2_address1 <= zext_ln534_4_fu_1027_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            buf_V_2_address1 <= zext_ln534_3_fu_818_p1(8 - 1 downto 0);
        else 
            buf_V_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_2_ce0_assign_proc : process(ap_block_pp3_stage0_11001, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_block_pp2_stage0_11001, ap_enable_reg_pp3_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1)))) then 
            buf_V_2_ce0 <= ap_const_logic_1;
        else 
            buf_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_V_2_ce1 <= ap_const_logic_1;
        else 
            buf_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, icmp_ln201_reg_2856, and_ln207_reg_2867, ap_block_pp3_stage0_11001, trunc_ln474_reg_2705, ap_block_pp1_stage0_11001, trunc_ln220_reg_2821)
    begin
        if (((not((trunc_ln220_reg_2821 = ap_const_lv2_0)) and not((trunc_ln220_reg_2821 = ap_const_lv2_1)) and (ap_const_lv1_1 = and_ln207_reg_2867) and (icmp_ln201_reg_2856 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or (not((trunc_ln474_reg_2705 = ap_const_lv2_0)) and not((trunc_ln474_reg_2705 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_V_2_we1 <= ap_const_logic_1;
        else 
            buf_V_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buf_cop_V_0_2_fu_1083_p3 <= 
        buf_cop_V_0_fu_1061_p5 when (spec_select_reg_2806(0) = '1') else 
        toextract_V_fu_138;
    buf_cop_V_0_4_fu_1094_p3 <= 
        buf_cop_V_0_1_fu_1072_p5 when (and_ln878_fu_1090_p2(0) = '1') else 
        buf_cop_V_0_2_fu_1083_p3;
    buf_cop_V_1_2_fu_1125_p3 <= 
        buf_cop_V_1_fu_1103_p5 when (spec_select80_reg_2811(0) = '1') else 
        toextract_V_1_fu_142;
    buf_cop_V_1_4_fu_1136_p3 <= 
        buf_cop_V_1_1_fu_1114_p5 when (and_ln878_1_fu_1132_p2(0) = '1') else 
        buf_cop_V_1_2_fu_1125_p3;
    buf_cop_V_2_2_fu_1167_p3 <= 
        buf_cop_V_2_fu_1145_p5 when (spec_select81_reg_2816(0) = '1') else 
        toextract_V_2_fu_146;
    buf_cop_V_2_4_fu_1178_p3 <= 
        buf_cop_V_2_1_fu_1156_p5 when (and_ln878_2_fu_1174_p2(0) = '1') else 
        buf_cop_V_2_2_fu_1167_p3;
    call_ret4_xfExtractPixels_8_24_0_s_fu_726_p_read8 <= 
        buf_cop_V_1_1_fu_1114_p5 when (and_ln878_1_fu_1132_p2(0) = '1') else 
        buf_cop_V_1_2_fu_1125_p3;
    call_ret5_xfExtractPixels_8_24_0_s_fu_731_p_read8 <= 
        buf_cop_V_2_1_fu_1156_p5 when (and_ln878_2_fu_1174_p2(0) = '1') else 
        buf_cop_V_2_2_fu_1167_p3;
    call_ret_xfExtractPixels_8_24_0_s_fu_721_p_read8 <= 
        buf_cop_V_0_1_fu_1072_p5 when (and_ln878_fu_1090_p2(0) = '1') else 
        buf_cop_V_0_2_fu_1083_p3;
    cmp_i_i178_i_fu_1041_p2 <= "1" when (col_V_7_reg_385_pp3_iter1_reg = zext_ln1616_reg_2689) else "0";
    cmp_i_i185_i_fu_894_p2 <= "1" when (unsigned(row_V_reg_373) < unsigned(img_height_cast_reg_2771)) else "0";
    cmp_i_i238_i_1_fu_937_p2 <= "1" when (signed(sub_i250_i_cast_fu_913_p2) < signed(ap_const_lv11_1)) else "0";
    cmp_i_i238_i_2_fu_949_p2 <= "1" when (signed(sub_i_i267_i_fu_904_p2) > signed(ap_const_lv12_0)) else "0";
    cmp_i_i293_i_fu_899_p2 <= "1" when (signed(zext_ln878_fu_885_p1) > signed(sext_ln493_reg_2776)) else "0";
    col_V_5_fu_831_p2 <= std_logic_vector(unsigned(col_V_4_reg_329) + unsigned(ap_const_lv8_1));
    col_V_6_fu_807_p2 <= std_logic_vector(unsigned(ap_phi_mux_col_V_phi_fu_321_p4) + unsigned(ap_const_lv8_1));
    col_V_8_fu_991_p2 <= std_logic_vector(unsigned(ap_phi_mux_col_V_7_phi_fu_389_p4) + unsigned(ap_const_lv9_1));
    conv_i196_i_fu_1034_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_V_7_reg_385_pp3_iter1_reg),64));
    conv_i91_fu_842_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_V_4_reg_329),64));
    empty_71_fu_919_p1 <= sub_i250_i_cast_fu_913_p2(2 - 1 downto 0);
    empty_fu_909_p1 <= sub_i_i267_i_fu_904_p2(11 - 1 downto 0);
    g_x_V_20_fu_1668_p2 <= std_logic_vector(signed(sext_ln69_fu_1664_p1) + signed(zext_ln100_fu_1490_p1));
    g_x_V_21_fu_1674_p2 <= std_logic_vector(unsigned(g_x_V_20_fu_1668_p2) - unsigned(zext_ln69_fu_1654_p1));
    g_x_V_22_fu_1957_p2 <= std_logic_vector(unsigned(zext_ln1497_7_fu_1582_p1) - unsigned(zext_ln1497_6_fu_1563_p1));
    g_x_V_23_fu_1967_p2 <= std_logic_vector(signed(sext_ln69_3_fu_1963_p1) + signed(zext_ln100_1_fu_1600_p1));
    g_x_V_24_fu_1973_p2 <= std_logic_vector(unsigned(g_x_V_23_fu_1967_p2) - unsigned(zext_ln1346_13_fu_1921_p1));
    g_x_V_25_fu_2080_p2 <= std_logic_vector(unsigned(zext_ln1497_10_fu_1699_p1) - unsigned(zext_ln1497_1_fu_1464_p1));
    g_x_V_26_fu_2090_p2 <= std_logic_vector(signed(sext_ln69_6_fu_2086_p1) + signed(zext_ln100_2_fu_1717_p1));
    g_x_V_27_fu_2096_p2 <= std_logic_vector(unsigned(g_x_V_26_fu_2090_p2) - unsigned(zext_ln100_fu_1490_p1));
    g_x_V_28_fu_2106_p2 <= std_logic_vector(unsigned(zext_ln1497_13_fu_1784_p1) - unsigned(zext_ln1497_7_fu_1582_p1));
    g_x_V_29_fu_2116_p2 <= std_logic_vector(signed(sext_ln69_8_fu_2112_p1) + signed(zext_ln100_3_fu_1802_p1));
    g_x_V_30_fu_2122_p2 <= std_logic_vector(unsigned(g_x_V_29_fu_2116_p2) - unsigned(zext_ln100_1_fu_1600_p1));
    g_x_V_31_fu_2272_p2 <= std_logic_vector(unsigned(zext_ln1497_16_fu_1865_p1) - unsigned(zext_ln1497_10_fu_1699_p1));
    g_x_V_32_fu_2282_p2 <= std_logic_vector(signed(sext_ln69_12_fu_2278_p1) + signed(zext_ln100_4_fu_1883_p1));
    g_x_V_33_fu_2288_p2 <= std_logic_vector(unsigned(g_x_V_32_fu_2282_p2) - unsigned(zext_ln100_2_fu_1717_p1));
    g_x_V_34_fu_2298_p2 <= std_logic_vector(unsigned(zext_ln1497_19_fu_2024_p1) - unsigned(zext_ln1497_13_fu_1784_p1));
    g_x_V_35_fu_2308_p2 <= std_logic_vector(signed(sext_ln69_14_fu_2304_p1) + signed(zext_ln100_5_fu_2042_p1));
    g_x_V_36_fu_2314_p2 <= std_logic_vector(unsigned(g_x_V_35_fu_2308_p2) - unsigned(zext_ln100_3_fu_1802_p1));
    g_x_V_37_fu_2376_p2 <= std_logic_vector(unsigned(zext_ln1497_22_fu_2140_p1) - unsigned(zext_ln1497_16_fu_1865_p1));
    g_x_V_38_fu_2386_p2 <= std_logic_vector(signed(sext_ln69_20_fu_2382_p1) + signed(zext_ln100_6_fu_2158_p1));
    g_x_V_39_fu_2392_p2 <= std_logic_vector(unsigned(g_x_V_38_fu_2386_p2) - unsigned(zext_ln100_4_fu_1883_p1));
    g_x_V_40_fu_2465_p2 <= std_logic_vector(unsigned(zext_ln1497_25_fu_2443_p1) - unsigned(zext_ln1497_19_fu_2024_p1));
    g_x_V_41_fu_2475_p2 <= std_logic_vector(signed(sext_ln69_23_fu_2471_p1) + signed(zext_ln100_7_fu_2461_p1));
    g_x_V_42_fu_2481_p2 <= std_logic_vector(unsigned(g_x_V_41_fu_2475_p2) - unsigned(zext_ln100_5_fu_2042_p1));
    g_x_V_fu_1658_p2 <= std_logic_vector(unsigned(zext_ln1497_1_fu_1464_p1) - unsigned(zext_ln1497_fu_1445_p1));
    g_y_V_21_fu_1941_p2 <= std_logic_vector(signed(sext_ln69_1_fu_1937_p1) - signed(zext_ln1497_3_fu_1506_p1));
    g_y_V_22_fu_1947_p2 <= std_logic_vector(unsigned(g_y_V_21_fu_1941_p2) + unsigned(zext_ln1497_5_fu_1522_p1));
    g_y_V_23_fu_1983_p2 <= std_logic_vector(unsigned(zext_ln121_1_fu_1634_p1) - unsigned(zext_ln69_1_fu_1761_p1));
    g_y_V_24_fu_1993_p2 <= std_logic_vector(signed(sext_ln69_5_fu_1989_p1) - signed(zext_ln1497_8_fu_1612_p1));
    g_y_V_25_fu_1999_p2 <= std_logic_vector(unsigned(g_y_V_24_fu_1993_p2) + unsigned(zext_ln1497_9_fu_1624_p1));
    g_y_V_26_fu_2196_p2 <= std_logic_vector(unsigned(zext_ln121_2_fu_1751_p1) - unsigned(zext_ln101_fu_1765_p1));
    g_y_V_27_fu_2206_p2 <= std_logic_vector(signed(sext_ln69_9_fu_2202_p1) - signed(zext_ln1497_11_fu_1729_p1));
    g_y_V_28_fu_2212_p2 <= std_logic_vector(unsigned(g_y_V_27_fu_2206_p2) + unsigned(zext_ln1497_12_fu_1741_p1));
    g_y_V_29_fu_2234_p2 <= std_logic_vector(unsigned(zext_ln121_3_fu_1836_p1) - unsigned(zext_ln101_1_fu_1846_p1));
    g_y_V_30_fu_2244_p2 <= std_logic_vector(signed(sext_ln69_10_fu_2240_p1) - signed(zext_ln1497_14_fu_1814_p1));
    g_y_V_31_fu_2250_p2 <= std_logic_vector(unsigned(g_y_V_30_fu_2244_p2) + unsigned(zext_ln1497_15_fu_1826_p1));
    g_y_V_32_fu_2324_p2 <= std_logic_vector(unsigned(zext_ln121_4_fu_1917_p1) - unsigned(zext_ln69_2_fu_2260_p1));
    g_y_V_33_fu_2334_p2 <= std_logic_vector(signed(sext_ln69_16_fu_2330_p1) - signed(zext_ln1497_17_fu_1895_p1));
    g_y_V_34_fu_2340_p2 <= std_logic_vector(unsigned(g_y_V_33_fu_2334_p2) + unsigned(zext_ln1497_18_fu_1907_p1));
    g_y_V_35_fu_2350_p2 <= std_logic_vector(unsigned(zext_ln121_5_fu_2076_p1) - unsigned(zext_ln69_3_fu_2264_p1));
    g_y_V_36_fu_2360_p2 <= std_logic_vector(signed(sext_ln69_18_fu_2356_p1) - signed(zext_ln1497_20_fu_2054_p1));
    g_y_V_37_fu_2366_p2 <= std_logic_vector(unsigned(g_y_V_36_fu_2360_p2) + unsigned(zext_ln1497_21_fu_2066_p1));
    g_y_V_38_fu_2402_p2 <= std_logic_vector(unsigned(zext_ln121_6_fu_2192_p1) - unsigned(zext_ln69_4_fu_2268_p1));
    g_y_V_39_fu_2412_p2 <= std_logic_vector(signed(sext_ln69_22_fu_2408_p1) - signed(zext_ln1497_23_fu_2170_p1));
    g_y_V_40_fu_2418_p2 <= std_logic_vector(unsigned(g_y_V_39_fu_2412_p2) + unsigned(zext_ln1497_24_fu_2182_p1));
    g_y_V_41_fu_2531_p2 <= std_logic_vector(unsigned(zext_ln121_7_fu_2523_p1) - unsigned(zext_ln69_5_fu_2527_p1));
    g_y_V_42_fu_2541_p2 <= std_logic_vector(signed(sext_ln69_24_fu_2537_p1) - signed(zext_ln1497_26_fu_2495_p1));
    g_y_V_43_fu_2547_p2 <= std_logic_vector(unsigned(g_y_V_42_fu_2541_p2) + unsigned(zext_ln1497_27_fu_2507_p1));
    g_y_V_fu_1931_p2 <= std_logic_vector(unsigned(zext_ln121_fu_1532_p1) - unsigned(zext_ln1346_6_fu_1638_p1));

    gaussian_mat_41_blk_n_assign_proc : process(gaussian_mat_41_empty_n, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, icmp_ln201_reg_2856, and_ln207_reg_2867)
    begin
        if ((((ap_const_lv1_1 = and_ln207_reg_2867) and (icmp_ln201_reg_2856 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            gaussian_mat_41_blk_n <= gaussian_mat_41_empty_n;
        else 
            gaussian_mat_41_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    gaussian_mat_41_read_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_predicate_op156_read_state13, ap_block_pp3_stage0_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_predicate_op156_read_state13 = ap_const_boolean_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            gaussian_mat_41_read <= ap_const_logic_1;
        else 
            gaussian_mat_41_read <= ap_const_logic_0;
        end if; 
    end process;


    gradx_mat_42_blk_n_assign_proc : process(gradx_mat_42_full_n, ap_block_pp3_stage0, ap_enable_reg_pp3_iter3, icmp_ln870_reg_2900)
    begin
        if (((icmp_ln870_reg_2900 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0))) then 
            gradx_mat_42_blk_n <= gradx_mat_42_full_n;
        else 
            gradx_mat_42_blk_n <= ap_const_logic_1;
        end if; 
    end process;

        gradx_mat_42_din <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_37_fu_2553_p9),128));


    gradx_mat_42_write_assign_proc : process(ap_enable_reg_pp3_iter3, icmp_ln870_reg_2900, ap_block_pp3_stage0_11001)
    begin
        if (((icmp_ln870_reg_2900 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then 
            gradx_mat_42_write <= ap_const_logic_1;
        else 
            gradx_mat_42_write <= ap_const_logic_0;
        end if; 
    end process;


    grady_mat_45_blk_n_assign_proc : process(grady_mat_45_full_n, ap_block_pp3_stage0, ap_enable_reg_pp3_iter3, icmp_ln870_reg_2900)
    begin
        if (((icmp_ln870_reg_2900 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0))) then 
            grady_mat_45_blk_n <= grady_mat_45_full_n;
        else 
            grady_mat_45_blk_n <= ap_const_logic_1;
        end if; 
    end process;

        grady_mat_45_din <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_38_fu_2578_p9),128));


    grady_mat_45_write_assign_proc : process(ap_enable_reg_pp3_iter3, icmp_ln870_reg_2900, ap_block_pp3_stage0_11001)
    begin
        if (((icmp_ln870_reg_2900 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then 
            grady_mat_45_write <= ap_const_logic_1;
        else 
            grady_mat_45_write <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln201_fu_997_p2 <= "1" when (ap_phi_mux_col_V_7_phi_fu_389_p4 = add_ln493_reg_2782) else "0";
    icmp_ln468_fu_813_p2 <= "1" when (ap_phi_mux_col_V_phi_fu_321_p4 = tmp_1_reg_2683) else "0";
    icmp_ln479_fu_837_p2 <= "1" when (col_V_4_reg_329 = tmp_1_reg_2683) else "0";
    icmp_ln493_fu_889_p2 <= "1" when (row_V_reg_373 = add_ln493_1_reg_2787) else "0";
    icmp_ln870_fu_1046_p2 <= "1" when (col_V_7_reg_385_pp3_iter1_reg = ap_const_lv9_0) else "0";
    icmp_ln878_1_fu_795_p2 <= "1" when (signed(init_buf_reg_307) < signed(zext_ln464_reg_2696)) else "0";
    icmp_ln878_2_fu_1002_p2 <= "1" when (unsigned(ap_phi_mux_col_V_7_phi_fu_389_p4) < unsigned(zext_ln1616_reg_2689)) else "0";
    icmp_ln878_fu_751_p2 <= "1" when (row_ind_V_0_2_reg_296 = ap_const_lv2_3) else "0";
    img_height_cast_fu_861_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(img_height),11));
    init_row_ind_fu_736_p2 <= std_logic_vector(unsigned(row_ind_V_0_2_reg_296) + unsigned(ap_const_lv2_1));
    r_10_fu_1733_p3 <= (select_ln259_5_fu_1332_p3 & ap_const_lv1_0);
    r_11_fu_1776_p3 <= (select_ln259_24_fu_1769_p3 & ap_const_lv1_0);
    r_12_fu_1806_p3 <= (select_ln259_14_fu_1395_p3 & ap_const_lv1_0);
    r_13_fu_1818_p3 <= (select_ln259_4_fu_1325_p3 & ap_const_lv1_0);
    r_14_fu_1857_p3 <= (select_ln259_25_fu_1850_p3 & ap_const_lv1_0);
    r_15_fu_1887_p3 <= (select_ln259_13_fu_1388_p3 & ap_const_lv1_0);
    r_16_fu_1899_p3 <= (select_ln259_3_fu_1318_p3 & ap_const_lv1_0);
    r_17_fu_2016_p3 <= (select_ln259_26_fu_2009_p3 & ap_const_lv1_0);
    r_18_fu_2046_p3 <= (select_ln259_12_fu_1381_p3 & ap_const_lv1_0);
    r_19_fu_2058_p3 <= (select_ln259_2_fu_1311_p3 & ap_const_lv1_0);
    r_1_fu_1456_p3 <= (select_ln259_20_fu_1449_p3 & ap_const_lv1_0);
    r_20_fu_2132_p3 <= (src_buf_V_1_0_fu_1360_p3 & ap_const_lv1_0);
    r_21_fu_2162_p3 <= (select_ln259_11_fu_1374_p3 & ap_const_lv1_0);
    r_22_fu_2174_p3 <= (select_ln259_1_fu_1304_p3 & ap_const_lv1_0);
    r_23_fu_2435_p3 <= (select_ln250_1_fu_2428_p3 & ap_const_lv1_0);
    r_24_fu_2487_p3 <= (src_buf_V_0_0_fu_1367_p3 & ap_const_lv1_0);
    r_25_fu_2499_p3 <= (src_buf_V_2_0_fu_1297_p3 & ap_const_lv1_0);
    r_2_fu_1498_p3 <= (select_ln259_17_fu_1416_p3 & ap_const_lv1_0);
    r_3_fu_1514_p3 <= (select_ln259_7_fu_1346_p3 & ap_const_lv1_0);
    r_4_fu_1555_p3 <= (select_ln259_21_fu_1548_p3 & ap_const_lv1_0);
    r_5_fu_1574_p3 <= (select_ln259_22_fu_1567_p3 & ap_const_lv1_0);
    r_6_fu_1604_p3 <= (select_ln259_16_fu_1409_p3 & ap_const_lv1_0);
    r_7_fu_1616_p3 <= (select_ln259_6_fu_1339_p3 & ap_const_lv1_0);
    r_8_fu_1691_p3 <= (select_ln259_23_fu_1684_p3 & ap_const_lv1_0);
    r_9_fu_1721_p3 <= (select_ln259_15_fu_1402_p3 & ap_const_lv1_0);
    r_fu_1437_p3 <= (select_ln259_19_fu_1430_p3 & ap_const_lv1_0);
    ret_11_fu_1796_p2 <= std_logic_vector(unsigned(zext_ln1346_10_fu_1792_p1) + unsigned(zext_ln1346_9_fu_1788_p1));
    ret_12_fu_1830_p2 <= std_logic_vector(unsigned(zext_ln1346_5_fu_1590_p1) + unsigned(zext_ln1346_10_fu_1792_p1));
    ret_14_fu_1877_p2 <= std_logic_vector(unsigned(zext_ln1346_12_fu_1873_p1) + unsigned(zext_ln1346_11_fu_1869_p1));
    ret_15_fu_1911_p2 <= std_logic_vector(unsigned(zext_ln1346_8_fu_1707_p1) + unsigned(zext_ln1346_12_fu_1873_p1));
    ret_17_fu_2036_p2 <= std_logic_vector(unsigned(zext_ln1346_15_fu_2032_p1) + unsigned(zext_ln1346_14_fu_2028_p1));
    ret_18_fu_2070_p2 <= std_logic_vector(unsigned(zext_ln1346_10_fu_1792_p1) + unsigned(zext_ln1346_15_fu_2032_p1));
    ret_20_fu_2152_p2 <= std_logic_vector(unsigned(zext_ln1346_17_fu_2148_p1) + unsigned(zext_ln1346_16_fu_2144_p1));
    ret_21_fu_2186_p2 <= std_logic_vector(unsigned(zext_ln1346_12_fu_1873_p1) + unsigned(zext_ln1346_17_fu_2148_p1));
    ret_23_fu_2455_p2 <= std_logic_vector(unsigned(zext_ln1346_19_fu_2451_p1) + unsigned(zext_ln1346_18_fu_2447_p1));
    ret_24_fu_2511_p2 <= std_logic_vector(unsigned(zext_ln1346_15_fu_2032_p1) + unsigned(zext_ln1346_19_fu_2451_p1));
    ret_25_fu_2517_p2 <= std_logic_vector(unsigned(zext_ln1346_14_fu_2028_p1) + unsigned(zext_ln1346_18_fu_2447_p1));
    ret_28_fu_1536_p2 <= std_logic_vector(unsigned(zext_ln1346_3_fu_1486_p1) + unsigned(zext_ln1346_2_fu_1482_p1));
    ret_29_fu_1542_p2 <= std_logic_vector(unsigned(zext_ln1346_2_fu_1482_p1) + unsigned(zext_ln1346_fu_1468_p1));
    ret_2_fu_1526_p2 <= std_logic_vector(unsigned(zext_ln1346_3_fu_1486_p1) + unsigned(zext_ln1346_1_fu_1472_p1));
    ret_30_fu_1642_p2 <= std_logic_vector(unsigned(zext_ln1497_4_fu_1510_p1) + unsigned(zext_ln1497_2_fu_1494_p1));
    ret_31_fu_1648_p2 <= std_logic_vector(unsigned(zext_ln1497_2_fu_1494_p1) + unsigned(zext_ln1346_4_fu_1586_p1));
    ret_32_fu_1755_p2 <= std_logic_vector(unsigned(zext_ln1346_fu_1468_p1) + unsigned(zext_ln1346_7_fu_1703_p1));
    ret_33_fu_1840_p2 <= std_logic_vector(unsigned(zext_ln1346_4_fu_1586_p1) + unsigned(zext_ln1346_9_fu_1788_p1));
    ret_34_fu_1925_p2 <= std_logic_vector(unsigned(zext_ln1346_7_fu_1703_p1) + unsigned(zext_ln1346_11_fu_1869_p1));
    ret_35_fu_2222_p2 <= std_logic_vector(unsigned(zext_ln1346_9_fu_1788_p1) + unsigned(zext_ln1346_14_fu_2028_p1));
    ret_36_fu_2228_p2 <= std_logic_vector(unsigned(zext_ln1346_11_fu_1869_p1) + unsigned(zext_ln1346_16_fu_2144_p1));
    ret_37_fu_2553_p9 <= (((((((g_x_V_42_fu_2481_p2 & sext_ln69_21_fu_2398_p1) & sext_ln69_15_fu_2320_p1) & sext_ln69_13_fu_2294_p1) & sext_ln101_2_fu_2128_p1) & sext_ln69_7_fu_2102_p1) & sext_ln69_4_fu_1979_p1) & sext_ln101_fu_1680_p1);
    ret_38_fu_2578_p9 <= (((((((g_y_V_43_fu_2547_p2 & sext_ln101_3_fu_2424_p1) & sext_ln69_19_fu_2372_p1) & sext_ln69_17_fu_2346_p1) & sext_ln69_11_fu_2256_p1) & sext_ln1346_fu_2218_p1) & sext_ln101_1_fu_2005_p1) & sext_ln69_2_fu_1953_p1);
    ret_4_fu_1594_p2 <= std_logic_vector(unsigned(zext_ln1346_5_fu_1590_p1) + unsigned(zext_ln1346_4_fu_1586_p1));
    ret_6_fu_1628_p2 <= std_logic_vector(unsigned(zext_ln1497_4_fu_1510_p1) + unsigned(zext_ln1346_5_fu_1590_p1));
    ret_8_fu_1711_p2 <= std_logic_vector(unsigned(zext_ln1346_8_fu_1707_p1) + unsigned(zext_ln1346_7_fu_1703_p1));
    ret_9_fu_1745_p2 <= std_logic_vector(unsigned(zext_ln1346_1_fu_1472_p1) + unsigned(zext_ln1346_8_fu_1707_p1));
    ret_fu_1476_p2 <= std_logic_vector(unsigned(zext_ln1346_1_fu_1472_p1) + unsigned(zext_ln1346_fu_1468_p1));
    row_V_2_fu_2618_p2 <= std_logic_vector(unsigned(row_V_reg_373) + unsigned(ap_const_lv11_1));
    sel_tmp1_fu_973_p2 <= (spec_select_fu_931_p2 xor ap_const_lv1_1);
    sel_tmp5_fu_979_p2 <= (spec_select80_fu_943_p2 xor ap_const_lv1_1);
    sel_tmp9_fu_985_p2 <= (spec_select81_fu_955_p2 xor ap_const_lv1_1);
    select_ln250_1_fu_2428_p3 <= 
        src_buf_V_1_8_0_reg_505 when (cmp_i_i178_i_reg_2893(0) = '1') else 
        call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_0;
    select_ln250_fu_1290_p3 <= 
        src_buf_V_2_8_0_reg_397 when (cmp_i_i178_i_reg_2893(0) = '1') else 
        call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_0;
    select_ln259_11_fu_1374_p3 <= 
        call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_0 when (icmp_ln870_reg_2900(0) = '1') else 
        src_buf_V_0_7_0_reg_625;
    select_ln259_12_fu_1381_p3 <= 
        call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_0 when (icmp_ln870_reg_2900(0) = '1') else 
        src_buf_V_0_6_0_reg_637;
    select_ln259_13_fu_1388_p3 <= 
        call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_0 when (icmp_ln870_reg_2900(0) = '1') else 
        src_buf_V_0_5_0_reg_649;
    select_ln259_14_fu_1395_p3 <= 
        call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_0 when (icmp_ln870_reg_2900(0) = '1') else 
        src_buf_V_0_4_0_reg_661;
    select_ln259_15_fu_1402_p3 <= 
        call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_0 when (icmp_ln870_reg_2900(0) = '1') else 
        src_buf_V_0_3_0_reg_673;
    select_ln259_16_fu_1409_p3 <= 
        call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_0 when (icmp_ln870_reg_2900(0) = '1') else 
        src_buf_V_0_2_0_reg_685;
    select_ln259_17_fu_1416_p3 <= 
        call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_0 when (icmp_ln870_reg_2900(0) = '1') else 
        src_buf_V_0_1_0_reg_697;
    select_ln259_18_fu_1423_p3 <= 
        call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_0 when (icmp_ln870_reg_2900(0) = '1') else 
        src_buf_V_0_0_0_reg_709;
    select_ln259_19_fu_1430_p3 <= 
        call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_0 when (icmp_ln870_reg_2900(0) = '1') else 
        src_buf_V_1_0_0_reg_601;
    select_ln259_1_fu_1304_p3 <= 
        call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_0 when (icmp_ln870_reg_2900(0) = '1') else 
        src_buf_V_2_7_0_reg_409;
    select_ln259_20_fu_1449_p3 <= 
        call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_0 when (icmp_ln870_reg_2900(0) = '1') else 
        src_buf_V_1_2_0_reg_577;
    select_ln259_21_fu_1548_p3 <= 
        call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_0 when (icmp_ln870_reg_2900(0) = '1') else 
        src_buf_V_1_1_0_reg_589;
    select_ln259_22_fu_1567_p3 <= 
        call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_0 when (icmp_ln870_reg_2900(0) = '1') else 
        src_buf_V_1_3_0_reg_565;
    select_ln259_23_fu_1684_p3 <= 
        call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_0 when (icmp_ln870_reg_2900(0) = '1') else 
        src_buf_V_1_4_0_reg_553;
    select_ln259_24_fu_1769_p3 <= 
        call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_0 when (icmp_ln870_reg_2900(0) = '1') else 
        src_buf_V_1_5_0_reg_541;
    select_ln259_25_fu_1850_p3 <= 
        call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_0 when (icmp_ln870_reg_2900(0) = '1') else 
        src_buf_V_1_6_0_reg_529;
    select_ln259_26_fu_2009_p3 <= 
        call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_0 when (icmp_ln870_reg_2900(0) = '1') else 
        src_buf_V_1_7_0_reg_517;
    select_ln259_2_fu_1311_p3 <= 
        call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_0 when (icmp_ln870_reg_2900(0) = '1') else 
        src_buf_V_2_6_0_reg_421;
    select_ln259_3_fu_1318_p3 <= 
        call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_0 when (icmp_ln870_reg_2900(0) = '1') else 
        src_buf_V_2_5_0_reg_433;
    select_ln259_4_fu_1325_p3 <= 
        call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_0 when (icmp_ln870_reg_2900(0) = '1') else 
        src_buf_V_2_4_0_reg_445;
    select_ln259_5_fu_1332_p3 <= 
        call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_0 when (icmp_ln870_reg_2900(0) = '1') else 
        src_buf_V_2_3_0_reg_457;
    select_ln259_6_fu_1339_p3 <= 
        call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_0 when (icmp_ln870_reg_2900(0) = '1') else 
        src_buf_V_2_2_0_reg_469;
    select_ln259_7_fu_1346_p3 <= 
        call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_0 when (icmp_ln870_reg_2900(0) = '1') else 
        src_buf_V_2_1_0_reg_481;
    select_ln259_8_fu_1353_p3 <= 
        call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_0 when (icmp_ln870_reg_2900(0) = '1') else 
        src_buf_V_2_0_0_reg_493;
        sext_ln101_1_fu_2005_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_y_V_25_fu_1999_p2),16));

        sext_ln101_2_fu_2128_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_x_V_30_fu_2122_p2),16));

        sext_ln101_3_fu_2424_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_y_V_40_fu_2418_p2),16));

        sext_ln101_fu_1680_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_x_V_21_fu_1674_p2),16));

        sext_ln1346_fu_2218_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_y_V_28_fu_2212_p2),16));

        sext_ln493_fu_870_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub24_i_fu_864_p2),12));

        sext_ln69_10_fu_2240_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_y_V_29_fu_2234_p2),11));

        sext_ln69_11_fu_2256_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_y_V_31_fu_2250_p2),16));

        sext_ln69_12_fu_2278_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_x_V_31_fu_2272_p2),11));

        sext_ln69_13_fu_2294_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_x_V_33_fu_2288_p2),16));

        sext_ln69_14_fu_2304_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_x_V_34_fu_2298_p2),11));

        sext_ln69_15_fu_2320_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_x_V_36_fu_2314_p2),16));

        sext_ln69_16_fu_2330_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_y_V_32_fu_2324_p2),11));

        sext_ln69_17_fu_2346_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_y_V_34_fu_2340_p2),16));

        sext_ln69_18_fu_2356_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_y_V_35_fu_2350_p2),11));

        sext_ln69_19_fu_2372_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_y_V_37_fu_2366_p2),16));

        sext_ln69_1_fu_1937_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_y_V_fu_1931_p2),11));

        sext_ln69_20_fu_2382_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_x_V_37_fu_2376_p2),11));

        sext_ln69_21_fu_2398_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_x_V_39_fu_2392_p2),16));

        sext_ln69_22_fu_2408_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_y_V_38_fu_2402_p2),11));

        sext_ln69_23_fu_2471_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_x_V_40_fu_2465_p2),11));

        sext_ln69_24_fu_2537_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_y_V_41_fu_2531_p2),11));

        sext_ln69_2_fu_1953_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_y_V_22_fu_1947_p2),16));

        sext_ln69_3_fu_1963_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_x_V_22_fu_1957_p2),11));

        sext_ln69_4_fu_1979_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_x_V_24_fu_1973_p2),16));

        sext_ln69_5_fu_1989_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_y_V_23_fu_1983_p2),11));

        sext_ln69_6_fu_2086_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_x_V_25_fu_2080_p2),11));

        sext_ln69_7_fu_2102_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_x_V_27_fu_2096_p2),16));

        sext_ln69_8_fu_2112_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_x_V_28_fu_2106_p2),11));

        sext_ln69_9_fu_2202_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_y_V_26_fu_2196_p2),11));

        sext_ln69_fu_1664_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(g_x_V_fu_1658_p2),11));

    spec_select80_fu_943_p2 <= (cmp_i_i293_i_fu_899_p2 and cmp_i_i238_i_1_fu_937_p2);
    spec_select81_fu_955_p2 <= (cmp_i_i293_i_fu_899_p2 and cmp_i_i238_i_2_fu_949_p2);
    spec_select_fu_931_p2 <= (tmp_2_fu_923_p3 and cmp_i_i293_i_fu_899_p2);
    src_buf_V_0_0_fu_1367_p3 <= 
        call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_0 when (icmp_ln870_reg_2900(0) = '1') else 
        src_buf_V_0_8_0_reg_613;
    src_buf_V_1_0_fu_1360_p3 <= 
        call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_0 when (icmp_ln870_reg_2900(0) = '1') else 
        src_buf_V_1_8_0_reg_505;
    src_buf_V_2_0_fu_1297_p3 <= 
        call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_0 when (icmp_ln870_reg_2900(0) = '1') else 
        src_buf_V_2_8_0_reg_397;
    src_buf_temp_copy_extract_V_0_fu_1283_p3 <= 
        src_buf_V_0_8_0_reg_613 when (cmp_i_i178_i_reg_2893(0) = '1') else 
        call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_0;
    sub24_i_fu_864_p2 <= std_logic_vector(unsigned(img_height_cast_fu_861_p1) + unsigned(ap_const_lv11_7FF));
    sub_i250_i_cast_fu_913_p2 <= std_logic_vector(unsigned(ap_const_lv11_2) - unsigned(empty_fu_909_p1));
    sub_i_i267_i_fu_904_p2 <= std_logic_vector(unsigned(zext_ln878_fu_885_p1) - unsigned(sext_ln493_reg_2776));
    tmp_1_fu_779_p4 <= img_width(10 downto 3);
    tmp_2_fu_923_p3 <= sub_i250_i_cast_fu_913_p2(10 downto 10);
    trunc_ln217_fu_1023_p1 <= tmp_8_fu_1012_p5(2 - 1 downto 0);
    trunc_ln220_1_fu_965_p1 <= row_ind_V_0_reg_350(2 - 1 downto 0);
    trunc_ln220_2_fu_969_p1 <= row_ind_V_2_reg_361(2 - 1 downto 0);
    trunc_ln220_fu_961_p1 <= row_ind_V_1_1_reg_340(2 - 1 downto 0);
    trunc_ln474_fu_800_p1 <= init_buf_reg_307(2 - 1 downto 0);
    trunc_ln488_fu_804_p1 <= row_ind_V_1_0_load_reg_2662(2 - 1 downto 0);
    zext_ln100_1_fu_1600_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_4_fu_1594_p2),11));
    zext_ln100_2_fu_1717_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_8_fu_1711_p2),11));
    zext_ln100_3_fu_1802_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_11_fu_1796_p2),11));
    zext_ln100_4_fu_1883_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_14_fu_1877_p2),11));
    zext_ln100_5_fu_2042_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_17_fu_2036_p2),11));
    zext_ln100_6_fu_2158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_20_fu_2152_p2),11));
    zext_ln100_7_fu_2461_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_23_fu_2455_p2),11));
    zext_ln100_fu_1490_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_fu_1476_p2),11));
    zext_ln101_1_fu_1846_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_33_fu_1840_p2),10));
    zext_ln101_fu_1765_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_32_fu_1755_p2),10));
    zext_ln121_1_fu_1634_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_6_fu_1628_p2),10));
    zext_ln121_2_fu_1751_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_9_fu_1745_p2),10));
    zext_ln121_3_fu_1836_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_12_fu_1830_p2),10));
    zext_ln121_4_fu_1917_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_15_fu_1911_p2),10));
    zext_ln121_5_fu_2076_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_18_fu_2070_p2),10));
    zext_ln121_6_fu_2192_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_21_fu_2186_p2),10));
    zext_ln121_7_fu_2523_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_24_fu_2511_p2),10));
    zext_ln121_fu_1532_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_2_fu_1526_p2),10));
    zext_ln1346_10_fu_1792_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln259_3_fu_1318_p3),9));
    zext_ln1346_11_fu_1869_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln259_12_fu_1381_p3),9));
    zext_ln1346_12_fu_1873_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln259_2_fu_1311_p3),9));
    zext_ln1346_13_fu_1921_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_30_fu_1642_p2),11));
    zext_ln1346_14_fu_2028_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln259_11_fu_1374_p3),9));
    zext_ln1346_15_fu_2032_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln259_1_fu_1304_p3),9));
    zext_ln1346_16_fu_2144_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_buf_V_0_0_fu_1367_p3),9));
    zext_ln1346_17_fu_2148_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_buf_V_2_0_fu_1297_p3),9));
    zext_ln1346_18_fu_2447_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_buf_temp_copy_extract_V_0_fu_1283_p3),9));
    zext_ln1346_19_fu_2451_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln250_fu_1290_p3),9));
    zext_ln1346_1_fu_1472_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln259_6_fu_1339_p3),9));
    zext_ln1346_2_fu_1482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln259_18_fu_1423_p3),9));
    zext_ln1346_3_fu_1486_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln259_8_fu_1353_p3),9));
    zext_ln1346_4_fu_1586_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln259_15_fu_1402_p3),9));
    zext_ln1346_5_fu_1590_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln259_5_fu_1332_p3),9));
    zext_ln1346_6_fu_1638_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_29_fu_1542_p2),10));
    zext_ln1346_7_fu_1703_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln259_14_fu_1395_p3),9));
    zext_ln1346_8_fu_1707_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln259_4_fu_1325_p3),9));
    zext_ln1346_9_fu_1788_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln259_13_fu_1388_p3),9));
    zext_ln1346_fu_1468_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln259_16_fu_1409_p3),9));
    zext_ln1497_10_fu_1699_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_8_fu_1691_p3),10));
    zext_ln1497_11_fu_1729_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_9_fu_1721_p3),11));
    zext_ln1497_12_fu_1741_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_10_fu_1733_p3),11));
    zext_ln1497_13_fu_1784_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_11_fu_1776_p3),10));
    zext_ln1497_14_fu_1814_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_12_fu_1806_p3),11));
    zext_ln1497_15_fu_1826_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_13_fu_1818_p3),11));
    zext_ln1497_16_fu_1865_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_14_fu_1857_p3),10));
    zext_ln1497_17_fu_1895_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_15_fu_1887_p3),11));
    zext_ln1497_18_fu_1907_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_16_fu_1899_p3),11));
    zext_ln1497_19_fu_2024_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_17_fu_2016_p3),10));
    zext_ln1497_1_fu_1464_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_1_fu_1456_p3),10));
    zext_ln1497_20_fu_2054_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_18_fu_2046_p3),11));
    zext_ln1497_21_fu_2066_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_19_fu_2058_p3),11));
    zext_ln1497_22_fu_2140_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_20_fu_2132_p3),10));
    zext_ln1497_23_fu_2170_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_21_fu_2162_p3),11));
    zext_ln1497_24_fu_2182_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_22_fu_2174_p3),11));
    zext_ln1497_25_fu_2443_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_23_fu_2435_p3),10));
    zext_ln1497_26_fu_2495_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_24_fu_2487_p3),11));
    zext_ln1497_27_fu_2507_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_25_fu_2499_p3),11));
    zext_ln1497_2_fu_1494_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln259_17_fu_1416_p3),9));
    zext_ln1497_3_fu_1506_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_2_fu_1498_p3),11));
    zext_ln1497_4_fu_1510_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln259_7_fu_1346_p3),9));
    zext_ln1497_5_fu_1522_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_3_fu_1514_p3),11));
    zext_ln1497_6_fu_1563_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_4_fu_1555_p3),10));
    zext_ln1497_7_fu_1582_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_5_fu_1574_p3),10));
    zext_ln1497_8_fu_1612_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_6_fu_1604_p3),11));
    zext_ln1497_9_fu_1624_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_7_fu_1616_p3),11));
    zext_ln1497_fu_1445_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_fu_1437_p3),10));
    zext_ln1616_fu_788_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_779_p4),9));
    zext_ln301_fu_757_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_ind_V_0_2_reg_296),13));
    zext_ln464_fu_792_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_ind_V_2_0_load_reg_2669),64));
    zext_ln534_3_fu_818_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_V_reg_317),64));
    zext_ln534_4_fu_1027_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_V_7_reg_385),64));
    zext_ln534_fu_776_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_ind_V_1_0_load_reg_2662),64));
    zext_ln69_1_fu_1761_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_31_fu_1648_p2),10));
    zext_ln69_2_fu_2260_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_34_fu_1925_p2),10));
    zext_ln69_3_fu_2264_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_35_fu_2222_p2),10));
    zext_ln69_4_fu_2268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_36_fu_2228_p2),10));
    zext_ln69_5_fu_2527_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_25_fu_2517_p2),10));
    zext_ln69_fu_1654_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_28_fu_1536_p2),11));
    zext_ln878_fu_885_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_V_reg_373),12));
end behav;
