{"config":{"lang":["en"],"min_search_length":3,"prebuild_index":false,"separator":"[\\s\\-]+"},"docs":[{"location":"","text":"Welcome to \u6bb5\u950b\u7684BLOG \u535a\u5ba2\u4e3b\u8981\u5305\u542b\u4ee5\u4e0b\u4e09\u4e2a\u90e8\u5206 \u5fae\u78c1\u5b66\u4eff\u771f FPGA\u7ec3\u4e60 UVM\u8bad\u7ec3","title":"\u9996\u9875"},{"location":"#welcome-to-blog","text":"\u535a\u5ba2\u4e3b\u8981\u5305\u542b\u4ee5\u4e0b\u4e09\u4e2a\u90e8\u5206 \u5fae\u78c1\u5b66\u4eff\u771f FPGA\u7ec3\u4e60 UVM\u8bad\u7ec3","title":"Welcome to \u6bb5\u950b\u7684BLOG"},{"location":"FPGA/","text":"FPGA","title":"FPGA\u7ec3\u4e60"},{"location":"UVM/","text":"UVM","title":"UVM\u8bad\u7ec3"},{"location":"test/","text":"just test","title":"\u78c1\u5b66\u4eff\u771f"}]}