ncverilog(64): 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Dec 29, 2019 at 22:11:15 CST
ncverilog
	-f sim_pre.f
		test_top.v
		../source/*.v
		+access+r
Loading snapshot worklib.test_top:v .................... Done
*Novas* Loading libsscore_ius111.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
Novas FSDB Dumper for IUS, Release 2012.01, Linux x86_64/64bit, 01/12/2012
Copyright (C) 1996 - 2012 by SpringSoft, Inc.
***********************************************************************
*  WARNING -                                                          *
*  The simulator version is newer than the FSDB dumper version which  *
*  may cause abnormal behavior. Please contact SpringSoft support at  *
*  support@springsoft.com for assistance.                             *
***********************************************************************
*Novas* : Create FSDB file 'lab7_presim.fsdb'
*Novas* : Begin traversing the scopes, layer (0).
*Novas* : End of traversing.
ncsim: *W,RMEMAB: $readmem warning: words in file "instruction.txt" less than that given by address bounds.
            File: ./test_top.v, line = 57, pos = 31
           Scope: test_top
            Time: 0 FS + 0

r1 =         15

r2 =        300

r3 =         20

r4 =         35

r5 =          3

r6 =          7

r7 =          4

r8 =          0

r9 =          0

r10 =          0

r11 =          0

r12 =          0

d1 =          x

d2 =          x

d3 =         15

d4 =         35

d5 =         20

d6 =        300

d7 =          x

d8 =          x

d9 =          x

d10 =          x

Simulation complete via $finish(1) at time 10610 NS + 0
./test_top.v:139 #(PERIOD*300) $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Dec 29, 2019 at 22:11:16 CST  (total: 00:00:01)
