Netlist file: reports/fpga/yoto_base_zz/net/term1_k5_8.net Architecture file: arch/k5-n1.xml
Array size: 11 x 11 logic blocks 
#block name	X	Y	subblk	block_number

#----------	--	--	------	------------
out_0:76	0	9	0	#0
out_1:75	0	11	0	#1
out_2:66	4	12	0	#2
out_3:65	1	12	0	#3
out_4:68	5	12	0	#4
out_5:32	10	12	0	#5
out_6:53	1	0	0	#6
out_7:60	0	6	0	#7
8	6	9	0	#8
9	7	9	0	#9
10	11	5	0	#10
11	10	4	0	#11
12	5	11	0	#12
13	3	11	0	#13
14	6	8	0	#14
out_15:40	0	7	0	#15
16	11	10	0	#16
17	10	5	0	#17
18	8	7	0	#18
19	12	11	0	#19
20	12	10	0	#20
21	11	4	0	#21
22	12	6	0	#22
23	11	3	0	#23
24	12	9	0	#24
25	11	12	0	#25
26	0	5	0	#26
out_27:13	2	12	0	#27
28	0	10	0	#28
29	7	8	0	#29
30	12	7	0	#30
31	12	8	0	#31
32	10	11	0	#32
33	11	1	0	#33
34	6	0	0	#34
35	11	0	0	#35
36	5	0	0	#36
37	3	0	0	#37
38	0	2	0	#38
39	0	1	0	#39
40	8	1	0	#40
41	10	9	0	#41
42	0	3	0	#42
43	4	0	0	#43
44	5	1	0	#44
45	0	4	0	#45
46	8	0	0	#46
47	9	6	0	#47
48	3	12	0	#48
49	8	11	0	#49
50	9	12	0	#50
51	8	12	0	#51
52	7	1	0	#52
53	6	2	0	#53
54	11	9	0	#54
55	7	0	0	#55
56	11	7	0	#56
57	11	8	0	#57
58	8	9	0	#58
59	12	3	0	#59
60	12	1	0	#60
61	9	10	0	#61
62	12	5	0	#62
63	2	0	0	#63
64	12	2	0	#64
65	8	10	0	#65
66	9	11	0	#66
67	8	8	0	#67
68	6	11	0	#68
69	9	0	0	#69
70	10	0	0	#70
71	7	12	0	#71
72	9	5	0	#72
73	11	11	0	#73
74	7	11	0	#74
75	6	10	0	#75
76	10	1	0	#76
77	6	12	0	#77
78	9	9	0	#78
79	10	7	0	#79
80	6	1	0	#80
81	9	7	0	#81
82	5	8	0	#82
83	10	6	0	#83
84	9	8	0	#84
85	7	10	0	#85
86	0	8	0	#86
87	10	10	0	#87
88	10	8	0	#88
89	12	4	0	#89
90	11	6	0	#90
