Deadline-Constrained Clustered Scheduling for VLIW Architectures using Power-Gated Register Files