#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Dec 18 15:18:41 2017
# Process ID: 8200
# Current directory: D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1
# Command line: vivado.exe -log uc_system_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uc_system_wrapper.tcl
# Log file: D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/uc_system_wrapper.vds
# Journal file: D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source uc_system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'uc_system_auto_pc_0' generated file not found 'd:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ip/uc_system_auto_pc_0/stats.txt'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 267.750 ; gain = 51.988
Command: synth_design -top uc_system_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5628 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 357.160 ; gain = 83.828
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uc_system_wrapper' [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'uc_system' [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v:1059]
INFO: [Synth 8-638] synthesizing module 'uc_system_BRAM_Interconnect_0_0' [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_BRAM_Interconnect_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uc_system_BRAM_Interconnect_0_0' (1#1) [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_BRAM_Interconnect_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'uc_system_Output_Compare_0_0' [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_Output_Compare_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uc_system_Output_Compare_0_0' (2#1) [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_Output_Compare_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'uc_system_Timer_0_1' [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_Timer_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uc_system_Timer_0_1' (3#1) [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_Timer_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'uc_system_Timer_1_0' [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_Timer_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uc_system_Timer_1_0' (4#1) [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_Timer_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'uc_system_axi_bram_ctrl_0_0' [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uc_system_axi_bram_ctrl_0_0' (5#1) [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'uc_system_axi_gpio_0_0' [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uc_system_axi_gpio_0_0' (6#1) [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'uc_system_microblaze_core_axi_periph_0' [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v:1606]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_CL8XN8' [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v:12]
INFO: [Synth 8-638] synthesizing module 'uc_system_auto_pc_0' [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uc_system_auto_pc_0' (7#1) [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_auto_pc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'uc_system_auto_pc_0' requires 56 connections, but only 52 given [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v:227]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_CL8XN8' (8#1) [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1XIA5N0' [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v:282]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1XIA5N0' (9#1) [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v:282]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_OXA1LX' [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v:414]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_OXA1LX' (10#1) [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v:414]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_13GJAIL' [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v:546]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_13GJAIL' (11#1) [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v:546]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1EAWDMW' [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v:912]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1EAWDMW' (12#1) [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v:912]
INFO: [Synth 8-638] synthesizing module 'uc_system_xbar_1' [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_xbar_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uc_system_xbar_1' (13#1) [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_xbar_1_stub.v:6]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_arprot' does not match port width (12) of module 'uc_system_xbar_1' [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v:2369]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awprot' does not match port width (12) of module 'uc_system_xbar_1' [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v:2373]
INFO: [Synth 8-256] done synthesizing module 'uc_system_microblaze_core_axi_periph_0' (14#1) [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v:1606]
INFO: [Synth 8-638] synthesizing module 'uc_system_axi_timer_0_0' [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uc_system_axi_timer_0_0' (15#1) [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer' of module 'uc_system_axi_timer_0_0' requires 26 connections, but only 24 given [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v:1475]
INFO: [Synth 8-638] synthesizing module 'uc_system_axi_uartlite_0_0' [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uc_system_axi_uartlite_0_0' (16#1) [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'uc_system_axi_uartlite_0_0' requires 22 connections, but only 21 given [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v:1500]
INFO: [Synth 8-638] synthesizing module 'uc_system_clk_wiz_0_0' [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'uc_system_clk_wiz_0_0' (17#1) [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uc_system_microblaze_0_0' [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uc_system_microblaze_0_0' (18#1) [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_core' of module 'uc_system_microblaze_0_0' requires 43 connections, but only 42 given [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v:1529]
INFO: [Synth 8-638] synthesizing module 'microblaze_core_local_memory_imp_1NATDEJ' [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v:678]
INFO: [Synth 8-638] synthesizing module 'uc_system_dlmb_bram_if_cntlr_0' [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uc_system_dlmb_bram_if_cntlr_0' (19#1) [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'uc_system_dlmb_v10_0' [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uc_system_dlmb_v10_0' (20#1) [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'uc_system_dlmb_v10_0' requires 25 connections, but only 24 given [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v:824]
INFO: [Synth 8-638] synthesizing module 'uc_system_ilmb_bram_if_cntlr_0' [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uc_system_ilmb_bram_if_cntlr_0' (21#1) [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'uc_system_ilmb_v10_0' [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uc_system_ilmb_v10_0' (22#1) [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'uc_system_ilmb_v10_0' requires 25 connections, but only 24 given [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v:870]
INFO: [Synth 8-638] synthesizing module 'uc_system_lmb_bram_0' [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uc_system_lmb_bram_0' (23#1) [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'microblaze_core_local_memory_imp_1NATDEJ' (24#1) [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v:678]
INFO: [Synth 8-638] synthesizing module 'uc_system_proc_sys_reset_0_0' [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uc_system_proc_sys_reset_0_0' (25#1) [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/realtime/uc_system_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_100M' of module 'uc_system_proc_sys_reset_0_0' requires 10 connections, but only 9 given [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v:1594]
INFO: [Synth 8-256] done synthesizing module 'uc_system' (26#1) [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v:1059]
INFO: [Synth 8-256] done synthesizing module 'uc_system_wrapper' (27#1) [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1EAWDMW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1EAWDMW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1EAWDMW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1EAWDMW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_13GJAIL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_13GJAIL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_13GJAIL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_13GJAIL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_OXA1LX has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_OXA1LX has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_OXA1LX has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_OXA1LX has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1XIA5N0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1XIA5N0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1XIA5N0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1XIA5N0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m00_couplers_imp_CL8XN8 has unconnected port S_AXI_awaddr[13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 407.082 ; gain = 133.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 407.082 ; gain = 133.750
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp37/uc_system_microblaze_0_0_in_context.xdc] for cell 'uc_system_i/microblaze_core'
Finished Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp37/uc_system_microblaze_0_0_in_context.xdc] for cell 'uc_system_i/microblaze_core'
Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp39/uc_system_clk_wiz_0_0_in_context.xdc] for cell 'uc_system_i/clk_wiz'
Finished Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp39/uc_system_clk_wiz_0_0_in_context.xdc] for cell 'uc_system_i/clk_wiz'
Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp41/uc_system_proc_sys_reset_0_0_in_context.xdc] for cell 'uc_system_i/rst_clk_100M'
Finished Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp41/uc_system_proc_sys_reset_0_0_in_context.xdc] for cell 'uc_system_i/rst_clk_100M'
Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp43/uc_system_axi_timer_0_0_in_context.xdc] for cell 'uc_system_i/axi_timer'
Finished Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp43/uc_system_axi_timer_0_0_in_context.xdc] for cell 'uc_system_i/axi_timer'
Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp45/uc_system_axi_gpio_0_0_in_context.xdc] for cell 'uc_system_i/axi_gpio'
Finished Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp45/uc_system_axi_gpio_0_0_in_context.xdc] for cell 'uc_system_i/axi_gpio'
Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp47/uc_system_dlmb_v10_0_in_context.xdc] for cell 'uc_system_i/microblaze_core_local_memory/dlmb_v10'
Finished Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp47/uc_system_dlmb_v10_0_in_context.xdc] for cell 'uc_system_i/microblaze_core_local_memory/dlmb_v10'
Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp49/uc_system_ilmb_v10_0_in_context.xdc] for cell 'uc_system_i/microblaze_core_local_memory/ilmb_v10'
Finished Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp49/uc_system_ilmb_v10_0_in_context.xdc] for cell 'uc_system_i/microblaze_core_local_memory/ilmb_v10'
Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp51/uc_system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp51/uc_system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp53/uc_system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'uc_system_i/microblaze_core_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp53/uc_system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'uc_system_i/microblaze_core_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp55/uc_system_lmb_bram_0_in_context.xdc] for cell 'uc_system_i/microblaze_core_local_memory/lmb_bram'
Finished Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp55/uc_system_lmb_bram_0_in_context.xdc] for cell 'uc_system_i/microblaze_core_local_memory/lmb_bram'
Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp57/uc_system_xbar_1_in_context.xdc] for cell 'uc_system_i/axi_interconnect/xbar'
Finished Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp57/uc_system_xbar_1_in_context.xdc] for cell 'uc_system_i/axi_interconnect/xbar'
Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp59/uc_system_axi_bram_ctrl_0_0_in_context.xdc] for cell 'uc_system_i/axi_bram_ctrl_0'
Finished Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp59/uc_system_axi_bram_ctrl_0_0_in_context.xdc] for cell 'uc_system_i/axi_bram_ctrl_0'
Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp61/uc_system_axi_uartlite_0_0_in_context.xdc] for cell 'uc_system_i/axi_uartlite_0'
Finished Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp61/uc_system_axi_uartlite_0_0_in_context.xdc] for cell 'uc_system_i/axi_uartlite_0'
Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp63/uc_system_BRAM_Interconnect_0_0_in_context.xdc] for cell 'uc_system_i/BRAM_Interconnect_0'
Finished Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp63/uc_system_BRAM_Interconnect_0_0_in_context.xdc] for cell 'uc_system_i/BRAM_Interconnect_0'
Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp65/uc_system_Timer_0_1_in_context.xdc] for cell 'uc_system_i/Timer_0'
Finished Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp65/uc_system_Timer_0_1_in_context.xdc] for cell 'uc_system_i/Timer_0'
Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp67/uc_system_Timer_1_0_in_context.xdc] for cell 'uc_system_i/Timer_1'
Finished Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp67/uc_system_Timer_1_0_in_context.xdc] for cell 'uc_system_i/Timer_1'
Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp69/uc_system_Output_Compare_0_0_in_context.xdc] for cell 'uc_system_i/Output_Compare_0'
Finished Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp69/uc_system_Output_Compare_0_0_in_context.xdc] for cell 'uc_system_i/Output_Compare_0'
Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp71/uc_system_auto_pc_0_in_context.xdc] for cell 'uc_system_i/axi_interconnect/m00_couplers/auto_pc'
Finished Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp71/uc_system_auto_pc_0_in_context.xdc] for cell 'uc_system_i/axi_interconnect/m00_couplers/auto_pc'
Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uc_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uc_system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 718.461 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uc_system_i/microblaze_core_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 718.461 ; gain = 445.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 718.461 ; gain = 445.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clock_rtl. (constraint file  D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp39/uc_system_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clock_rtl. (constraint file  D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/.Xil/Vivado-8200-DESKTOP-3JQ772D/dcp39/uc_system_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for uc_system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uc_system_i/BRAM_Interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uc_system_i/Output_Compare_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uc_system_i/Timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uc_system_i/Timer_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uc_system_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uc_system_i/axi_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uc_system_i/axi_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uc_system_i/axi_interconnect/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uc_system_i/axi_interconnect/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uc_system_i/axi_timer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uc_system_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uc_system_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uc_system_i/microblaze_core. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uc_system_i/microblaze_core_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uc_system_i/microblaze_core_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uc_system_i/microblaze_core_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uc_system_i/microblaze_core_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uc_system_i/rst_clk_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 718.461 ; gain = 445.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 718.461 ; gain = 445.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design uc_system_microblaze_core_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design uc_system_microblaze_core_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design uc_system_microblaze_core_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design uc_system_microblaze_core_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design uc_system_microblaze_core_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design uc_system_microblaze_core_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design uc_system_microblaze_core_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design uc_system_microblaze_core_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design uc_system_microblaze_core_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design uc_system_microblaze_core_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 718.461 ; gain = 445.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'uc_system_i/clk_wiz/clk_out1' to pin 'uc_system_i/clk_wiz/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'uc_system_i/microblaze_core_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'uc_system_i/microblaze_core_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'uc_system_i/axi_bram_ctrl_0/bram_clk_a' to pin 'uc_system_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 724.551 ; gain = 451.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 724.773 ; gain = 451.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 735.996 ; gain = 462.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 735.996 ; gain = 462.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 735.996 ; gain = 462.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 735.996 ; gain = 462.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 735.996 ; gain = 462.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 735.996 ; gain = 462.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 735.996 ; gain = 462.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |uc_system_xbar_1                |         1|
|2     |uc_system_auto_pc_0             |         1|
|3     |uc_system_BRAM_Interconnect_0_0 |         1|
|4     |uc_system_Output_Compare_0_0    |         1|
|5     |uc_system_Timer_0_1             |         1|
|6     |uc_system_Timer_1_0             |         1|
|7     |uc_system_axi_bram_ctrl_0_0     |         1|
|8     |uc_system_axi_gpio_0_0          |         1|
|9     |uc_system_axi_timer_0_0         |         1|
|10    |uc_system_axi_uartlite_0_0      |         1|
|11    |uc_system_clk_wiz_0_0           |         1|
|12    |uc_system_microblaze_0_0        |         1|
|13    |uc_system_proc_sys_reset_0_0    |         1|
|14    |uc_system_dlmb_bram_if_cntlr_0  |         1|
|15    |uc_system_dlmb_v10_0            |         1|
|16    |uc_system_ilmb_bram_if_cntlr_0  |         1|
|17    |uc_system_ilmb_v10_0            |         1|
|18    |uc_system_lmb_bram_0            |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |uc_system_BRAM_Interconnect_0_0 |     1|
|2     |uc_system_Output_Compare_0_0    |     1|
|3     |uc_system_Timer_0_1             |     1|
|4     |uc_system_Timer_1_0             |     1|
|5     |uc_system_auto_pc_0             |     1|
|6     |uc_system_axi_bram_ctrl_0_0     |     1|
|7     |uc_system_axi_gpio_0_0          |     1|
|8     |uc_system_axi_timer_0_0         |     1|
|9     |uc_system_axi_uartlite_0_0      |     1|
|10    |uc_system_clk_wiz_0_0           |     1|
|11    |uc_system_dlmb_bram_if_cntlr_0  |     1|
|12    |uc_system_dlmb_v10_0            |     1|
|13    |uc_system_ilmb_bram_if_cntlr_0  |     1|
|14    |uc_system_ilmb_v10_0            |     1|
|15    |uc_system_lmb_bram_0            |     1|
|16    |uc_system_microblaze_0_0        |     1|
|17    |uc_system_proc_sys_reset_0_0    |     1|
|18    |uc_system_xbar_1                |     1|
|19    |IBUF                            |     2|
|20    |OBUF                            |    19|
+------+--------------------------------+------+

Report Instance Areas: 
+------+---------------------------------+-----------------------------------------+------+
|      |Instance                         |Module                                   |Cells |
+------+---------------------------------+-----------------------------------------+------+
|1     |top                              |                                         |  1944|
|2     |  uc_system_i                    |uc_system                                |  1923|
|3     |    axi_interconnect             |uc_system_microblaze_core_axi_periph_0   |   652|
|4     |      m00_couplers               |m00_couplers_imp_CL8XN8                  |   167|
|5     |    microblaze_core_local_memory |microblaze_core_local_memory_imp_1NATDEJ |   494|
+------+---------------------------------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 735.996 ; gain = 462.664
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 735.996 ; gain = 151.285
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 735.996 ; gain = 462.664
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

73 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 745.168 ; gain = 477.418
INFO: [Common 17-1381] The checkpoint 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/synth_1/uc_system_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 745.473 ; gain = 0.016
INFO: [Common 17-206] Exiting Vivado at Mon Dec 18 15:19:39 2017...
