  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component'.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/Users/Nani/workspace/HLS_testing_3/sys_component/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=systolic.cpp' from C:/Users/Nani/workspace/HLS_testing_3/sys_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/Nani/workspace/HLS_testing_3/sys_component/systolic.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=systolic.h' from C:/Users/Nani/workspace/HLS_testing_3/sys_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/Users/Nani/workspace/HLS_testing_3/sys_component/systolic.h' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=testbench.cpp' from C:/Users/Nani/workspace/HLS_testing_3/sys_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Nani/workspace/HLS_testing_3/sys_component/testbench.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=systolic_array_kernel' from C:/Users/Nani/workspace/HLS_testing_3/sys_component/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/Users/Nani/workspace/HLS_testing_3/sys_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg484-1' from C:/Users/Nani/workspace/HLS_testing_3/sys_component/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from C:/Users/Nani/workspace/HLS_testing_3/sys_component/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/Users/Nani/workspace/HLS_testing_3/sys_component/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/vitis-comp.json
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Feb 12 10:23:55 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/hls_data.json outdir=C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/impl/ip srcdir=C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls ippack_options_dict= ippack_options_dict=
INFO: Copied 1 ipmisc file(s) to C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/impl/ip/misc
INFO: Copied 10 verilog file(s) to C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/impl/ip/hdl/verilog
INFO: Copied 10 vhdl file(s) to C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/impl/ip/drivers
ipx::create_core: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 611.074 ; gain = 200.977
INFO: Import ports from HDL: C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/impl/ip/hdl/vhdl/systolic_array_kernel.vhd (systolic_array_kernel)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
INFO: Add axi4full interface m_axi_gmem0
INFO: Add axi4full interface m_axi_gmem1
INFO: Add axi4full interface m_axi_gmem2
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/impl/ip/component.xml
INFO: Created IP archive C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/impl/ip/xilinx_com_hls_systolic_array_kernel_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Thu Feb 12 10:24:18 2026...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

C:\Users\Nani\workspace\HLS_testing_3\sys_component\sys_component\hls\impl\verilog>C:/Xilinx/2025.1/Vivado/bin/vivado  -mode batch -source run_vivado.tcl   || exit $? 

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Feb 12 10:24:23 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module systolic_array_kernel
## set language verilog
## set family zynq
## set device xc7z020
## set package -clg484
## set speed -1
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set other_clks_freq_hz {}
# set ip_vlnv xilinx.com:hls:systolic_array_kernel:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set has_subcore 0
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project sys_component
# dict set report_options hls_solution hls
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "systolic_array_kernel"
# dict set report_options funcmodules {systolic_array_kernel_systolic_array_kernel_Pipeline_CYCLE systolic_array_kernel_systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J}
# dict set report_options bindmodules {systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 systolic_array_kernel_flow_control_loop_pipe_sequential_init systolic_array_kernel_sparsemux_17_3_16_1_1 systolic_array_kernel_gmem0_m_axi systolic_array_kernel_gmem1_m_axi systolic_array_kernel_gmem2_m_axi systolic_array_kernel_control_s_axi}
# dict set report_options max_module_depth 6
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/impl/verilog'
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 608.961 ; gain = 214.535
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
# create_bd_design bd_0
Wrote  : <C:\Users\Nani\workspace\HLS_testing_3\sys_component\sys_component\hls\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { $target_clk_freq_hz ne "" } { 
#   foreach bd_clk_port $bd_clk_ports {
#     # Remove "_0" suffix from BD ports & interfaces so they match IP ports 
#     set clk_name [regsub {_0$} [get_property name $bd_clk_port] {}]
#     set port_freq_hz $target_clk_freq_hz
#     if { [dict exists $other_clks_freq_hz $clk_name] } {
#         set port_freq_hz [dict get $other_clks_freq_hz $clk_name]
#     }
#     set_property CONFIG.FREQ_HZ $port_freq_hz $bd_clk_port
#   }
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_gmem0/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem0' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem2' at <0x44A0_0000 [ 64K ]>.
Wrote  : <C:\Users\Nani\workspace\HLS_testing_3\sys_component\sys_component\hls\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
