// Seed: 2238785627
module module_0;
  bit id_1;
  always begin : LABEL_0
    id_2.id_1 <= id_2 - 1;
  end : SymbolIdentifier
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    output supply0 id_2,
    output wand id_3,
    output wor id_4,
    input wand id_5,
    input wand id_6,
    output wor id_7,
    input wire id_8,
    input wand id_9,
    output wire id_10,
    input wire id_11,
    input tri0 id_12
);
  tri id_14, id_15 = -1;
  assign id_7 = id_0 - id_12;
  module_0 modCall_1 ();
endmodule
