<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='14560' type='14545'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='21913'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='36364'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='715'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='277664' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='277664' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='2887'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5120' c='_ZL17hasUndefRegUpdatejjb'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5784' c='_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE'/>
