
wifi.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000005d6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000030  00800060  000005d6  0000066a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000003  00800090  00800090  0000069a  2**0
                  ALLOC
  3 .stab         000021b4  00000000  00000000  0000069c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000bf7  00000000  00000000  00002850  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	12 c0       	rjmp	.+36     	; 0x26 <__ctors_end>
   2:	2a c0       	rjmp	.+84     	; 0x58 <__bad_interrupt>
   4:	29 c0       	rjmp	.+82     	; 0x58 <__bad_interrupt>
   6:	28 c0       	rjmp	.+80     	; 0x58 <__bad_interrupt>
   8:	27 c0       	rjmp	.+78     	; 0x58 <__bad_interrupt>
   a:	26 c0       	rjmp	.+76     	; 0x58 <__bad_interrupt>
   c:	25 c0       	rjmp	.+74     	; 0x58 <__bad_interrupt>
   e:	a1 c0       	rjmp	.+322    	; 0x152 <__vector_7>
  10:	23 c0       	rjmp	.+70     	; 0x58 <__bad_interrupt>
  12:	22 c0       	rjmp	.+68     	; 0x58 <__bad_interrupt>
  14:	21 c0       	rjmp	.+66     	; 0x58 <__bad_interrupt>
  16:	e6 c1       	rjmp	.+972    	; 0x3e4 <__vector_11>
  18:	1f c0       	rjmp	.+62     	; 0x58 <__bad_interrupt>
  1a:	1e c0       	rjmp	.+60     	; 0x58 <__bad_interrupt>
  1c:	1d c0       	rjmp	.+58     	; 0x58 <__bad_interrupt>
  1e:	1c c0       	rjmp	.+56     	; 0x58 <__bad_interrupt>
  20:	1b c0       	rjmp	.+54     	; 0x58 <__bad_interrupt>
  22:	1a c0       	rjmp	.+52     	; 0x58 <__bad_interrupt>
  24:	19 c0       	rjmp	.+50     	; 0x58 <__bad_interrupt>

00000026 <__ctors_end>:
  26:	11 24       	eor	r1, r1
  28:	1f be       	out	0x3f, r1	; 63
  2a:	cf ed       	ldi	r28, 0xDF	; 223
  2c:	cd bf       	out	0x3d, r28	; 61

0000002e <__do_copy_data>:
  2e:	10 e0       	ldi	r17, 0x00	; 0
  30:	a0 e6       	ldi	r26, 0x60	; 96
  32:	b0 e0       	ldi	r27, 0x00	; 0
  34:	e6 ed       	ldi	r30, 0xD6	; 214
  36:	f5 e0       	ldi	r31, 0x05	; 5
  38:	02 c0       	rjmp	.+4      	; 0x3e <__SP_H__>
  3a:	05 90       	lpm	r0, Z+
  3c:	0d 92       	st	X+, r0
  3e:	a0 39       	cpi	r26, 0x90	; 144
  40:	b1 07       	cpc	r27, r17
  42:	d9 f7       	brne	.-10     	; 0x3a <__CCP__+0x6>

00000044 <__do_clear_bss>:
  44:	10 e0       	ldi	r17, 0x00	; 0
  46:	a0 e9       	ldi	r26, 0x90	; 144
  48:	b0 e0       	ldi	r27, 0x00	; 0
  4a:	01 c0       	rjmp	.+2      	; 0x4e <.do_clear_bss_start>

0000004c <.do_clear_bss_loop>:
  4c:	1d 92       	st	X+, r1

0000004e <.do_clear_bss_start>:
  4e:	a3 39       	cpi	r26, 0x93	; 147
  50:	b1 07       	cpc	r27, r17
  52:	e1 f7       	brne	.-8      	; 0x4c <.do_clear_bss_loop>
  54:	bf d0       	rcall	.+382    	; 0x1d4 <main>
  56:	bd c2       	rjmp	.+1402   	; 0x5d2 <_exit>

00000058 <__bad_interrupt>:
  58:	d3 cf       	rjmp	.-90     	; 0x0 <__vectors>

0000005a <Transmit>:
                    'q','r','s','t','u','v','w','x','y','z','1','2','3','4','5','6'};
volatile uint8_t buffer_index = 0;
volatile uint8_t transmit_flag = 0;

void Transmit(uint8_t *buffer,uint8_t buffersize){
    mirf_send(buffer,buffersize);
  5a:	4a d2       	rcall	.+1172   	; 0x4f0 <mirf_send>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  5c:	8f e0       	ldi	r24, 0x0F	; 15
  5e:	97 e2       	ldi	r25, 0x27	; 39
  60:	01 97       	sbiw	r24, 0x01	; 1
  62:	f1 f7       	brne	.-4      	; 0x60 <Transmit+0x6>
  64:	00 c0       	rjmp	.+0      	; 0x66 <Transmit+0xc>
  66:	00 00       	nop
    _delay_ms(5);
}
  68:	08 95       	ret

0000006a <Receive>:

int8_t Receive(uint8_t *buffer,uint8_t buffersize){
  6a:	af 92       	push	r10
  6c:	bf 92       	push	r11
  6e:	cf 92       	push	r12
  70:	df 92       	push	r13
  72:	ef 92       	push	r14
  74:	ff 92       	push	r15
  76:	0f 93       	push	r16
  78:	1f 93       	push	r17
  7a:	cf 93       	push	r28
  7c:	df 93       	push	r29
  7e:	18 2f       	mov	r17, r24
  80:	e9 2e       	mov	r14, r25
  82:	a6 2e       	mov	r10, r22
    uint32_t i = 0;
//char test [7] = {'d','a','t','a',' ','i','s',' ','\n'};
    while (!mirf_data_ready()){
  84:	c0 e0       	ldi	r28, 0x00	; 0
  86:	d0 e0       	ldi	r29, 0x00	; 0
  88:	0b c0       	rjmp	.+22     	; 0xa0 <Receive+0x36>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  8a:	87 ec       	ldi	r24, 0xC7	; 199
  8c:	90 e0       	ldi	r25, 0x00	; 0
  8e:	01 97       	sbiw	r24, 0x01	; 1
  90:	f1 f7       	brne	.-4      	; 0x8e <Receive+0x24>
  92:	00 c0       	rjmp	.+0      	; 0x94 <Receive+0x2a>
  94:	00 00       	nop
  96:	21 96       	adiw	r28, 0x01	; 1
        _delay_us (100);
        if(i > 5000){
  98:	93 e1       	ldi	r25, 0x13	; 19
  9a:	ca 38       	cpi	r28, 0x8A	; 138
  9c:	d9 07       	cpc	r29, r25
  9e:	a9 f1       	breq	.+106    	; 0x10a <__stack+0x2b>
}

int8_t Receive(uint8_t *buffer,uint8_t buffersize){
    uint32_t i = 0;
//char test [7] = {'d','a','t','a',' ','i','s',' ','\n'};
    while (!mirf_data_ready()){
  a0:	58 d1       	rcall	.+688    	; 0x352 <mirf_data_ready>
  a2:	88 23       	and	r24, r24
  a4:	91 f3       	breq	.-28     	; 0x8a <Receive+0x20>
    //transmit_string("data is ready but i want to see\n");
    //for(i = 0; i < 7;i++){
    //    USART_Transmit(test[i]);
    //}
    //_delay_ms(50);
    mirf_get_data(buffer);
  a6:	81 2f       	mov	r24, r17
  a8:	9e 2d       	mov	r25, r14
  aa:	71 d1       	rcall	.+738    	; 0x38e <mirf_get_data>
    transmit_string("\r\n");
  ac:	80 e6       	ldi	r24, 0x60	; 96
  ae:	90 e0       	ldi	r25, 0x00	; 0
  b0:	84 d2       	rcall	.+1288   	; 0x5ba <transmit_string>
    for(i = 0; i < (buffersize); i++)
  b2:	bb 24       	eor	r11, r11
  b4:	cc 24       	eor	r12, r12
  b6:	dd 24       	eor	r13, r13
  b8:	a1 14       	cp	r10, r1
  ba:	b1 04       	cpc	r11, r1
  bc:	c1 04       	cpc	r12, r1
  be:	d1 04       	cpc	r13, r1
  c0:	a9 f0       	breq	.+42     	; 0xec <__stack+0xd>
  c2:	8e 2d       	mov	r24, r14
  c4:	e1 2e       	mov	r14, r17
  c6:	e7 01       	movw	r28, r14
  c8:	7e 01       	movw	r14, r28
  ca:	f8 2e       	mov	r15, r24
  cc:	e7 01       	movw	r28, r14
  ce:	ee 24       	eor	r14, r14
  d0:	ff 24       	eor	r15, r15
  d2:	87 01       	movw	r16, r14
    {
        USART_Transmit(buffer[i]);
  d4:	89 91       	ld	r24, Y+
  d6:	69 d2       	rcall	.+1234   	; 0x5aa <USART_Transmit>
    //    USART_Transmit(test[i]);
    //}
    //_delay_ms(50);
    mirf_get_data(buffer);
    transmit_string("\r\n");
    for(i = 0; i < (buffersize); i++)
  d8:	08 94       	sec
  da:	e1 1c       	adc	r14, r1
  dc:	f1 1c       	adc	r15, r1
  de:	01 1d       	adc	r16, r1
  e0:	11 1d       	adc	r17, r1
  e2:	ea 14       	cp	r14, r10
  e4:	fb 04       	cpc	r15, r11
  e6:	0c 05       	cpc	r16, r12
  e8:	1d 05       	cpc	r17, r13
  ea:	a0 f3       	brcs	.-24     	; 0xd4 <Receive+0x6a>
    {
        USART_Transmit(buffer[i]);
    }
    transmit_string("\r\n");
  ec:	80 e6       	ldi	r24, 0x60	; 96
  ee:	90 e0       	ldi	r25, 0x00	; 0
  f0:	64 d2       	rcall	.+1224   	; 0x5ba <transmit_string>
    return 1;
  f2:	81 e0       	ldi	r24, 0x01	; 1
}
  f4:	df 91       	pop	r29
  f6:	cf 91       	pop	r28
  f8:	1f 91       	pop	r17
  fa:	0f 91       	pop	r16
  fc:	ff 90       	pop	r15
  fe:	ef 90       	pop	r14
 100:	df 90       	pop	r13
 102:	cf 90       	pop	r12
 104:	bf 90       	pop	r11
 106:	af 90       	pop	r10
 108:	08 95       	ret
    uint32_t i = 0;
//char test [7] = {'d','a','t','a',' ','i','s',' ','\n'};
    while (!mirf_data_ready()){
        _delay_us (100);
        if(i > 5000){
            return -1;
 10a:	8f ef       	ldi	r24, 0xFF	; 255
 10c:	f3 cf       	rjmp	.-26     	; 0xf4 <__stack+0x15>

0000010e <test_Transmit>:
    transmit_string("\r\n");
    return 1;
}

void test_Transmit(uint8_t *buffer, uint8_t len){
    buffer[len-1]++;
 10e:	e6 2f       	mov	r30, r22
 110:	f0 e0       	ldi	r31, 0x00	; 0
 112:	31 97       	sbiw	r30, 0x01	; 1
 114:	e8 0f       	add	r30, r24
 116:	f9 1f       	adc	r31, r25
 118:	20 81       	ld	r18, Z
 11a:	2f 5f       	subi	r18, 0xFF	; 255
 11c:	20 83       	st	Z, r18
    if (buffer[len-1] < ' ' || buffer[15] > 'z')
 11e:	20 32       	cpi	r18, 0x20	; 32
 120:	30 f0       	brcs	.+12     	; 0x12e <test_Transmit+0x20>
 122:	dc 01       	movw	r26, r24
 124:	1f 96       	adiw	r26, 0x0f	; 15
 126:	2c 91       	ld	r18, X
 128:	1f 97       	sbiw	r26, 0x0f	; 15
 12a:	2b 37       	cpi	r18, 0x7B	; 123
 12c:	10 f0       	brcs	.+4      	; 0x132 <test_Transmit+0x24>
    {
        buffer[len-1] = ' ';
 12e:	20 e2       	ldi	r18, 0x20	; 32
 130:	20 83       	st	Z, r18
    }
    Transmit(buffer,len);
 132:	93 df       	rcall	.-218    	; 0x5a <Transmit>
    
}
 134:	08 95       	ret

00000136 <test_protocol>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 136:	ef e0       	ldi	r30, 0x0F	; 15
 138:	f7 e2       	ldi	r31, 0x27	; 39
 13a:	31 97       	sbiw	r30, 0x01	; 1
 13c:	f1 f7       	brne	.-4      	; 0x13a <test_protocol+0x4>
 13e:	00 c0       	rjmp	.+0      	; 0x140 <test_protocol+0xa>
 140:	00 00       	nop
    _delay_ms(5);
    ////transmit_string("Rx_Powerup\r\n");
    //rx_powerup();
    //_delay_ms(1);
    //transmit_string("rxing\r\n");
    if(Receive(buffer,len)==1){
 142:	93 df       	rcall	.-218    	; 0x6a <Receive>
    }
    else{
        //transmit_string("rx bad\r\n");
    }
    //transmit_string ("test_protocol_done\r\n");
}
 144:	08 95       	ret

00000146 <USART_Flush>:
void USART_Flush( void )
{
unsigned char dummy;
while ( UCSRA & (1<<RXC) ) dummy = UDR;
 146:	5f 9b       	sbis	0x0b, 7	; 11
 148:	03 c0       	rjmp	.+6      	; 0x150 <USART_Flush+0xa>
 14a:	8c b1       	in	r24, 0x0c	; 12
 14c:	5f 99       	sbic	0x0b, 7	; 11
 14e:	fd cf       	rjmp	.-6      	; 0x14a <USART_Flush+0x4>
 150:	08 95       	ret

00000152 <__vector_7>:
}

ISR(USART_RX_vect){
 152:	1f 92       	push	r1
 154:	0f 92       	push	r0
 156:	0f b6       	in	r0, 0x3f	; 63
 158:	0f 92       	push	r0
 15a:	11 24       	eor	r1, r1
 15c:	2f 93       	push	r18
 15e:	3f 93       	push	r19
 160:	4f 93       	push	r20
 162:	5f 93       	push	r21
 164:	6f 93       	push	r22
 166:	7f 93       	push	r23
 168:	8f 93       	push	r24
 16a:	9f 93       	push	r25
 16c:	af 93       	push	r26
 16e:	bf 93       	push	r27
 170:	cf 93       	push	r28
 172:	df 93       	push	r29
 174:	ef 93       	push	r30
 176:	ff 93       	push	r31
    if(transmit_flag == 1){
 178:	80 91 91 00 	lds	r24, 0x0091
    }
    buffer[buffer_index] = USART_Receive();
 17c:	80 91 90 00 	lds	r24, 0x0090
 180:	c8 2f       	mov	r28, r24
 182:	d0 e0       	ldi	r29, 0x00	; 0
 184:	16 d2       	rcall	.+1068   	; 0x5b2 <USART_Receive>
 186:	c1 59       	subi	r28, 0x91	; 145
 188:	df 4f       	sbci	r29, 0xFF	; 255
 18a:	88 83       	st	Y, r24
    if(buffer_index == 31){
 18c:	80 91 90 00 	lds	r24, 0x0090
 190:	8f 31       	cpi	r24, 0x1F	; 31
 192:	29 f4       	brne	.+10     	; 0x19e <__vector_7+0x4c>
        transmit_flag = 1;
 194:	81 e0       	ldi	r24, 0x01	; 1
 196:	80 93 91 00 	sts	0x0091, r24
        UCSRB = ~(1<<RXEN);
 19a:	8f ee       	ldi	r24, 0xEF	; 239
 19c:	8a b9       	out	0x0a, r24	; 10
    }
    buffer_index = ((buffer_index+1)%32);
 19e:	80 91 90 00 	lds	r24, 0x0090
 1a2:	90 e0       	ldi	r25, 0x00	; 0
 1a4:	01 96       	adiw	r24, 0x01	; 1
 1a6:	8f 71       	andi	r24, 0x1F	; 31
 1a8:	90 70       	andi	r25, 0x00	; 0
 1aa:	80 93 90 00 	sts	0x0090, r24

}
 1ae:	ff 91       	pop	r31
 1b0:	ef 91       	pop	r30
 1b2:	df 91       	pop	r29
 1b4:	cf 91       	pop	r28
 1b6:	bf 91       	pop	r27
 1b8:	af 91       	pop	r26
 1ba:	9f 91       	pop	r25
 1bc:	8f 91       	pop	r24
 1be:	7f 91       	pop	r23
 1c0:	6f 91       	pop	r22
 1c2:	5f 91       	pop	r21
 1c4:	4f 91       	pop	r20
 1c6:	3f 91       	pop	r19
 1c8:	2f 91       	pop	r18
 1ca:	0f 90       	pop	r0
 1cc:	0f be       	out	0x3f, r0	; 63
 1ce:	0f 90       	pop	r0
 1d0:	1f 90       	pop	r1
 1d2:	18 95       	reti

000001d4 <main>:

int main (void)
{
 1d4:	1f 93       	push	r17
	USART_Init(MY_UBBR);
 1d6:	8c e0       	ldi	r24, 0x0C	; 12
 1d8:	90 e0       	ldi	r25, 0x00	; 0
 1da:	e0 d1       	rcall	.+960    	; 0x59c <USART_Init>
//    }
	
	//uint8_t buffersize = BUFFER_SIZE;
	// Initialize AVR for use with mirf

	mirf_init();
 1dc:	ac d0       	rcall	.+344    	; 0x336 <mirf_init>
 1de:	8f e7       	ldi	r24, 0x7F	; 127
 1e0:	98 e3       	ldi	r25, 0x38	; 56
 1e2:	a1 e0       	ldi	r26, 0x01	; 1
 1e4:	81 50       	subi	r24, 0x01	; 1
 1e6:	90 40       	sbci	r25, 0x00	; 0
 1e8:	a0 40       	sbci	r26, 0x00	; 0
 1ea:	e1 f7       	brne	.-8      	; 0x1e4 <main+0x10>
 1ec:	00 c0       	rjmp	.+0      	; 0x1ee <main+0x1a>
 1ee:	00 00       	nop
	// Wait for mirf to come up
	_delay_ms(50);
	// Activate interrupts
    sei();
 1f0:	78 94       	sei
	mirf_read_register (STATUS, buffer, 1);
 1f2:	87 e0       	ldi	r24, 0x07	; 7
 1f4:	6f e6       	ldi	r22, 0x6F	; 111
 1f6:	70 e0       	ldi	r23, 0x00	; 0
 1f8:	41 e0       	ldi	r20, 0x01	; 1
 1fa:	38 d1       	rcall	.+624    	; 0x46c <mirf_read_register>
	// Configure mirf
	mirf_config();
 1fc:	2a d1       	rcall	.+596    	; 0x452 <mirf_config>
	// Test transmitting
	buffer[0] = '7';
 1fe:	87 e3       	ldi	r24, 0x37	; 55
 200:	80 93 6f 00 	sts	0x006F, r24
 204:	8f ef       	ldi	r24, 0xFF	; 255
 206:	90 e7       	ldi	r25, 0x70	; 112
 208:	a2 e0       	ldi	r26, 0x02	; 2
 20a:	81 50       	subi	r24, 0x01	; 1
 20c:	90 40       	sbci	r25, 0x00	; 0
 20e:	a0 40       	sbci	r26, 0x00	; 0
 210:	e1 f7       	brne	.-8      	; 0x20a <main+0x36>
 212:	00 c0       	rjmp	.+0      	; 0x214 <main+0x40>
 214:	00 00       	nop
    //rx_powerup();
    _delay_ms(100);
    mirf_config_register(STATUS,(1<<TX_DS)|(1<<MAX_RT)); // Reset status register
 216:	87 e0       	ldi	r24, 0x07	; 7
 218:	60 e3       	ldi	r22, 0x30	; 48
 21a:	a7 d0       	rcall	.+334    	; 0x36a <mirf_config_register>
 21c:	8f e7       	ldi	r24, 0x7F	; 127
 21e:	98 e3       	ldi	r25, 0x38	; 56
 220:	a1 e0       	ldi	r26, 0x01	; 1
 222:	81 50       	subi	r24, 0x01	; 1
 224:	90 40       	sbci	r25, 0x00	; 0
 226:	a0 40       	sbci	r26, 0x00	; 0
 228:	e1 f7       	brne	.-8      	; 0x222 <main+0x4e>
 22a:	00 c0       	rjmp	.+0      	; 0x22c <main+0x58>
 22c:	00 00       	nop
    _delay_ms(50);
	
    transmit_string ("\r\ns");
 22e:	83 e6       	ldi	r24, 0x63	; 99
 230:	90 e0       	ldi	r25, 0x00	; 0
 232:	c3 d1       	rcall	.+902    	; 0x5ba <transmit_string>
        //test_Transmit(buffer,BUFFER_SIZE);
       //Transmit(buffer,BUFFER_SIZE);
        ////transmit_string("Did i send?\r\n");
        //_delay_ms(100);
        
    if(transmit_flag ==1){
 234:	80 91 91 00 	lds	r24, 0x0091
 238:	81 30       	cpi	r24, 0x01	; 1
 23a:	e1 f7       	brne	.-8      	; 0x234 <main+0x60>
        uint8_t status = UCSRB; //save usart status
 23c:	1a b1       	in	r17, 0x0a	; 10
        UCSRB &= ~(1<<RXCIE);   //turn off receive interrupt enable
 23e:	57 98       	cbi	0x0a, 7	; 10
        transmit_string("t");
 240:	87 e6       	ldi	r24, 0x67	; 103
 242:	90 e0       	ldi	r25, 0x00	; 0
 244:	ba d1       	rcall	.+884    	; 0x5ba <transmit_string>
        uint16_t counter = 0;
        while (mirf_send (buffer, BUFFER_SIZE) && counter < 1000)
 246:	04 c0       	rjmp	.+8      	; 0x250 <main+0x7c>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 248:	9a e1       	ldi	r25, 0x1A	; 26
 24a:	9a 95       	dec	r25
 24c:	f1 f7       	brne	.-4      	; 0x24a <main+0x76>
 24e:	00 c0       	rjmp	.+0      	; 0x250 <main+0x7c>
 250:	8f e6       	ldi	r24, 0x6F	; 111
 252:	90 e0       	ldi	r25, 0x00	; 0
 254:	60 e2       	ldi	r22, 0x20	; 32
 256:	4c d1       	rcall	.+664    	; 0x4f0 <mirf_send>
 258:	88 23       	and	r24, r24
 25a:	b1 f7       	brne	.-20     	; 0x248 <main+0x74>

        //_delay_ms(50);
        ////transmit_string("Rx_Powerup\r\n");
        //rx_powerup();
        //_delay_ms(50);
        transmit_string("r");
 25c:	89 e6       	ldi	r24, 0x69	; 105
 25e:	90 e0       	ldi	r25, 0x00	; 0
 260:	ac d1       	rcall	.+856    	; 0x5ba <transmit_string>
        if(Receive(buffer,BUFFER_SIZE)==1){
 262:	8f e6       	ldi	r24, 0x6F	; 111
 264:	90 e0       	ldi	r25, 0x00	; 0
 266:	60 e2       	ldi	r22, 0x20	; 32
 268:	00 df       	rcall	.-512    	; 0x6a <Receive>
 26a:	81 30       	cpi	r24, 0x01	; 1
 26c:	f9 f0       	breq	.+62     	; 0x2ac <main+0xd8>
            transmit_string("k");
        }
        else{
            transmit_string("b");
 26e:	8d e6       	ldi	r24, 0x6D	; 109
 270:	90 e0       	ldi	r25, 0x00	; 0
 272:	a3 d1       	rcall	.+838    	; 0x5ba <transmit_string>
        }
        transmit_flag = 0;
 274:	10 92 91 00 	sts	0x0091, r1
        for(buffer_index = 0; buffer_index < BUFFER_SIZE;buffer_index++){
 278:	10 92 90 00 	sts	0x0090, r1
 27c:	80 91 90 00 	lds	r24, 0x0090
 280:	80 32       	cpi	r24, 0x20	; 32
 282:	78 f4       	brcc	.+30     	; 0x2a2 <main+0xce>
            buffer[buffer_index] = 0;
 284:	e0 91 90 00 	lds	r30, 0x0090
 288:	f0 e0       	ldi	r31, 0x00	; 0
 28a:	e1 59       	subi	r30, 0x91	; 145
 28c:	ff 4f       	sbci	r31, 0xFF	; 255
 28e:	10 82       	st	Z, r1
        }
        else{
            transmit_string("b");
        }
        transmit_flag = 0;
        for(buffer_index = 0; buffer_index < BUFFER_SIZE;buffer_index++){
 290:	80 91 90 00 	lds	r24, 0x0090
 294:	8f 5f       	subi	r24, 0xFF	; 255
 296:	80 93 90 00 	sts	0x0090, r24
 29a:	80 91 90 00 	lds	r24, 0x0090
 29e:	80 32       	cpi	r24, 0x20	; 32
 2a0:	88 f3       	brcs	.-30     	; 0x284 <main+0xb0>
            buffer[buffer_index] = 0;
        }
        buffer_index = 0;
 2a2:	10 92 90 00 	sts	0x0090, r1
        UCSRB = status|(1<<RXEN); //if interrupt was enable previously reenable it.
 2a6:	10 61       	ori	r17, 0x10	; 16
 2a8:	1a b9       	out	0x0a, r17	; 10
 2aa:	c4 cf       	rjmp	.-120    	; 0x234 <main+0x60>
        ////transmit_string("Rx_Powerup\r\n");
        //rx_powerup();
        //_delay_ms(50);
        transmit_string("r");
        if(Receive(buffer,BUFFER_SIZE)==1){
            transmit_string("k");
 2ac:	8b e6       	ldi	r24, 0x6B	; 107
 2ae:	90 e0       	ldi	r25, 0x00	; 0
 2b0:	84 d1       	rcall	.+776    	; 0x5ba <transmit_string>
 2b2:	e0 cf       	rjmp	.-64     	; 0x274 <main+0xa0>

000002b4 <spi_init>:
#define USCK		PB7

void spi_init()
// Initialize pins for spi communication
{
    DDR_SPI &= ~(1<<DI);
 2b4:	bd 98       	cbi	0x17, 5	; 23
	PORT_SPI |= (1<<DI); 
 2b6:	c5 9a       	sbi	0x18, 5	; 24
	DDR_SPI |= (1<<USCK)|(1<<DO); 
 2b8:	87 b3       	in	r24, 0x17	; 23
 2ba:	80 6c       	ori	r24, 0xC0	; 192
 2bc:	87 bb       	out	0x17, r24	; 23
	USICR = (1<<USIWM0)|(1<<USICS1)|(1<<USICLK); 
 2be:	8a e1       	ldi	r24, 0x1A	; 26
 2c0:	8d b9       	out	0x0d, r24	; 13
	
	// For disabling SPI
	//DDRB &= ~((1<<USCK)|(1<<DI)|(1<<DO)); 
	//USICR = 0; 
}
 2c2:	08 95       	ret

000002c4 <spi>:

unsigned char spi(unsigned char val) 
{ 
	USIDR = val; 
 2c4:	8f b9       	out	0x0f, r24	; 15
	USISR = (1<<USIOIF); 
 2c6:	80 e4       	ldi	r24, 0x40	; 64
 2c8:	8e b9       	out	0x0e, r24	; 14
	do
	{ 
		USICR = (1<<USIWM0)|(1<<USICS1)|(1<<USICLK)|(1<<USITC); 
 2ca:	8b e1       	ldi	r24, 0x1B	; 27
 2cc:	8d b9       	out	0x0d, r24	; 13
	}
	while ((USISR & (1<<USIOIF)) == 0); 
 2ce:	76 9b       	sbis	0x0e, 6	; 14
 2d0:	fd cf       	rjmp	.-6      	; 0x2cc <spi+0x8>
	return USIDR; 
 2d2:	8f b1       	in	r24, 0x0f	; 15
} 
 2d4:	08 95       	ret

000002d6 <spi_transfer_sync>:

void spi_transfer_sync (uint8_t * dataout, uint8_t * datain, uint8_t len)
// Shift full array through target device
{
	uint8_t i;      
	for (i = 0; i < len; i++)
 2d6:	44 23       	and	r20, r20
 2d8:	91 f0       	breq	.+36     	; 0x2fe <spi_transfer_sync+0x28>
 2da:	a8 2f       	mov	r26, r24
 2dc:	b9 2f       	mov	r27, r25
 2de:	e6 2f       	mov	r30, r22
 2e0:	f7 2f       	mov	r31, r23
 2e2:	90 e0       	ldi	r25, 0x00	; 0
}

unsigned char spi(unsigned char val) 
{ 
	USIDR = val; 
	USISR = (1<<USIOIF); 
 2e4:	30 e4       	ldi	r19, 0x40	; 64
	do
	{ 
		USICR = (1<<USIWM0)|(1<<USICS1)|(1<<USICLK)|(1<<USITC); 
 2e6:	8b e1       	ldi	r24, 0x1B	; 27
// Shift full array through target device
{
	uint8_t i;      
	for (i = 0; i < len; i++)
	{
		datain[i] = spi(dataout[i]);
 2e8:	2d 91       	ld	r18, X+
	//USICR = 0; 
}

unsigned char spi(unsigned char val) 
{ 
	USIDR = val; 
 2ea:	2f b9       	out	0x0f, r18	; 15
	USISR = (1<<USIOIF); 
 2ec:	3e b9       	out	0x0e, r19	; 14
	do
	{ 
		USICR = (1<<USIWM0)|(1<<USICS1)|(1<<USICLK)|(1<<USITC); 
 2ee:	8d b9       	out	0x0d, r24	; 13
	}
	while ((USISR & (1<<USIOIF)) == 0); 
 2f0:	76 9b       	sbis	0x0e, 6	; 14
 2f2:	fd cf       	rjmp	.-6      	; 0x2ee <spi_transfer_sync+0x18>
	return USIDR; 
 2f4:	2f b1       	in	r18, 0x0f	; 15
// Shift full array through target device
{
	uint8_t i;      
	for (i = 0; i < len; i++)
	{
		datain[i] = spi(dataout[i]);
 2f6:	21 93       	st	Z+, r18

void spi_transfer_sync (uint8_t * dataout, uint8_t * datain, uint8_t len)
// Shift full array through target device
{
	uint8_t i;      
	for (i = 0; i < len; i++)
 2f8:	9f 5f       	subi	r25, 0xFF	; 255
 2fa:	94 17       	cp	r25, r20
 2fc:	a8 f3       	brcs	.-22     	; 0x2e8 <spi_transfer_sync+0x12>
 2fe:	08 95       	ret

00000300 <spi_transmit_sync>:

void spi_transmit_sync (uint8_t * dataout, uint8_t len)
// Shift full array to target device without receiving any byte
{
	uint8_t i;      
	for (i = 0; i < len; i++)
 300:	66 23       	and	r22, r22
 302:	79 f0       	breq	.+30     	; 0x322 <spi_transmit_sync+0x22>
 304:	e8 2f       	mov	r30, r24
 306:	f9 2f       	mov	r31, r25
 308:	90 e0       	ldi	r25, 0x00	; 0
}

unsigned char spi(unsigned char val) 
{ 
	USIDR = val; 
	USISR = (1<<USIOIF); 
 30a:	30 e4       	ldi	r19, 0x40	; 64
	do
	{ 
		USICR = (1<<USIWM0)|(1<<USICS1)|(1<<USICLK)|(1<<USITC); 
 30c:	8b e1       	ldi	r24, 0x1B	; 27
// Shift full array to target device without receiving any byte
{
	uint8_t i;      
	for (i = 0; i < len; i++)
	{
		spi(dataout[i]);
 30e:	21 91       	ld	r18, Z+
	//USICR = 0; 
}

unsigned char spi(unsigned char val) 
{ 
	USIDR = val; 
 310:	2f b9       	out	0x0f, r18	; 15
	USISR = (1<<USIOIF); 
 312:	3e b9       	out	0x0e, r19	; 14
	do
	{ 
		USICR = (1<<USIWM0)|(1<<USICS1)|(1<<USICLK)|(1<<USITC); 
 314:	8d b9       	out	0x0d, r24	; 13
	}
	while ((USISR & (1<<USIOIF)) == 0); 
 316:	76 9b       	sbis	0x0e, 6	; 14
 318:	fd cf       	rjmp	.-6      	; 0x314 <spi_transmit_sync+0x14>
	return USIDR; 
 31a:	2f b1       	in	r18, 0x0f	; 15

void spi_transmit_sync (uint8_t * dataout, uint8_t len)
// Shift full array to target device without receiving any byte
{
	uint8_t i;      
	for (i = 0; i < len; i++)
 31c:	9f 5f       	subi	r25, 0xFF	; 255
 31e:	96 17       	cp	r25, r22
 320:	b0 f3       	brcs	.-20     	; 0x30e <spi_transmit_sync+0xe>
 322:	08 95       	ret

00000324 <spi_fast_shift>:
	//USICR = 0; 
}

unsigned char spi(unsigned char val) 
{ 
	USIDR = val; 
 324:	8f b9       	out	0x0f, r24	; 15
	USISR = (1<<USIOIF); 
 326:	80 e4       	ldi	r24, 0x40	; 64
 328:	8e b9       	out	0x0e, r24	; 14
	do
	{ 
		USICR = (1<<USIWM0)|(1<<USICS1)|(1<<USICLK)|(1<<USITC); 
 32a:	8b e1       	ldi	r24, 0x1B	; 27
 32c:	8d b9       	out	0x0d, r24	; 13
	}
	while ((USISR & (1<<USIOIF)) == 0); 
 32e:	76 9b       	sbis	0x0e, 6	; 14
 330:	fd cf       	rjmp	.-6      	; 0x32c <spi_fast_shift+0x8>
	return USIDR; 
 332:	8f b1       	in	r24, 0x0f	; 15

uint8_t spi_fast_shift (uint8_t data)
// Clocks only one byte to target device and returns the received one
{
	return spi(data);
}
 334:	08 95       	ret

00000336 <mirf_init>:
void mirf_init() 
// Initializes pins ans interrupt to communicate with the MiRF module
// Should be called in the early initializing phase at startup.
{
    // Define CSN and CE as Output and set them to default
    DDRB |= ((1<<CSN)|(1<<CE));
 336:	87 b3       	in	r24, 0x17	; 23
 338:	8c 60       	ori	r24, 0x0C	; 12
 33a:	87 bb       	out	0x17, r24	; 23
    PORTB |= (1<<PB4); //Enable the interrupt pin as an input set to high since the IRQ is active low
 33c:	c4 9a       	sbi	0x18, 4	; 24
    mirf_CE_lo;
 33e:	c3 98       	cbi	0x18, 3	; 24
    mirf_CSN_hi;
 340:	c2 9a       	sbi	0x18, 2	; 24
    PCMSK0 |= (1<<PCINT3);
#endif // __AVR_ATmega8__

#if defined(__AVR_ATtiny2313__)
    // Initialize PCINT4
    GIMSK |= (1<<PCIE);
 342:	8b b7       	in	r24, 0x3b	; 59
 344:	80 62       	ori	r24, 0x20	; 32
 346:	8b bf       	out	0x3b, r24	; 59
	PCMSK |= (1<<PCINT4);
 348:	80 b5       	in	r24, 0x20	; 32
 34a:	80 61       	ori	r24, 0x10	; 16
 34c:	80 bd       	out	0x20, r24	; 32
	GIMSK |= (1<<PCIE);
	PCMSK |= (1<<PCINT4);
    */

    // Initialize spi module
    spi_init();
 34e:	b2 df       	rcall	.-156    	; 0x2b4 <spi_init>
}
 350:	08 95       	ret

00000352 <mirf_data_ready>:
}

extern uint8_t mirf_data_ready() 
// Checks if data is available for reading
{
    if (PTX) return 0;
 352:	80 91 92 00 	lds	r24, 0x0092
 356:	88 23       	and	r24, r24
 358:	11 f0       	breq	.+4      	; 0x35e <mirf_data_ready+0xc>
 35a:	80 e0       	ldi	r24, 0x00	; 0
    // Read MiRF status 
    mirf_CSN_lo;                                // Pull down chip select
    status = spi_fast_shift(NOP);               // Read status register
    mirf_CSN_hi;                                // Pull up chip select
    return status & (1<<RX_DR);
}
 35c:	08 95       	ret
// Checks if data is available for reading
{
    if (PTX) return 0;
    uint8_t status;
    // Read MiRF status 
    mirf_CSN_lo;                                // Pull down chip select
 35e:	c2 98       	cbi	0x18, 2	; 24
    status = spi_fast_shift(NOP);               // Read status register
 360:	8f ef       	ldi	r24, 0xFF	; 255
 362:	e0 df       	rcall	.-64     	; 0x324 <spi_fast_shift>
    mirf_CSN_hi;                                // Pull up chip select
 364:	c2 9a       	sbi	0x18, 2	; 24
    return status & (1<<RX_DR);
 366:	80 74       	andi	r24, 0x40	; 64
 368:	08 95       	ret

0000036a <mirf_config_register>:
    mirf_config_register(STATUS,(1<<RX_DR));   // Reset status register
}

void mirf_config_register(uint8_t reg, uint8_t value)
// Clocks only one byte into the given MiRF register
{
 36a:	df 93       	push	r29
 36c:	cf 93       	push	r28
 36e:	0f 92       	push	r0
 370:	cd b7       	in	r28, 0x3d	; 61
 372:	de b7       	in	r29, 0x3e	; 62
    mirf_CSN_lo;
 374:	c2 98       	cbi	0x18, 2	; 24
    spi_fast_shift(W_REGISTER | (REGISTER_MASK & reg));
 376:	8f 71       	andi	r24, 0x1F	; 31
 378:	80 62       	ori	r24, 0x20	; 32
 37a:	69 83       	std	Y+1, r22	; 0x01
 37c:	d3 df       	rcall	.-90     	; 0x324 <spi_fast_shift>
    spi_fast_shift(value);
 37e:	69 81       	ldd	r22, Y+1	; 0x01
 380:	86 2f       	mov	r24, r22
 382:	d0 df       	rcall	.-96     	; 0x324 <spi_fast_shift>
    mirf_CSN_hi;
 384:	c2 9a       	sbi	0x18, 2	; 24
}
 386:	0f 90       	pop	r0
 388:	cf 91       	pop	r28
 38a:	df 91       	pop	r29
 38c:	08 95       	ret

0000038e <mirf_get_data>:
    return status & (1<<RX_DR);
}

extern void mirf_get_data(uint8_t * data) 
// Reads mirf_PAYLOAD bytes into data array
{
 38e:	cf 93       	push	r28
 390:	df 93       	push	r29
 392:	ec 01       	movw	r28, r24
    mirf_CSN_lo;                               // Pull down chip select
 394:	c2 98       	cbi	0x18, 2	; 24
    spi_fast_shift( R_RX_PAYLOAD );            // Send cmd to read rx payload
 396:	81 e6       	ldi	r24, 0x61	; 97
 398:	c5 df       	rcall	.-118    	; 0x324 <spi_fast_shift>
    spi_transfer_sync(data,data,mirf_PAYLOAD); // Read payload
 39a:	ce 01       	movw	r24, r28
 39c:	be 01       	movw	r22, r28
 39e:	40 e2       	ldi	r20, 0x20	; 32
 3a0:	9a df       	rcall	.-204    	; 0x2d6 <spi_transfer_sync>
    mirf_CSN_hi;                               // Pull up chip select
 3a2:	c2 9a       	sbi	0x18, 2	; 24
    mirf_CSN_lo;                    // Pull down chip select
 3a4:	c2 98       	cbi	0x18, 2	; 24
    spi_fast_shift( FLUSH_RX );     // Write cmd to flush tx fifo
 3a6:	82 ee       	ldi	r24, 0xE2	; 226
 3a8:	bd df       	rcall	.-134    	; 0x324 <spi_fast_shift>
    mirf_CSN_hi;                    // Pull up chip select
 3aa:	c2 9a       	sbi	0x18, 2	; 24
    mirf_config_register(STATUS,(1<<RX_DR));   // Reset status register
 3ac:	87 e0       	ldi	r24, 0x07	; 7
 3ae:	60 e4       	ldi	r22, 0x40	; 64
 3b0:	dc df       	rcall	.-72     	; 0x36a <mirf_config_register>
}
 3b2:	df 91       	pop	r29
 3b4:	cf 91       	pop	r28
 3b6:	08 95       	ret

000003b8 <tx_complete>:
//    EIFR |= (1<<PCIF);
}

void tx_complete(void){
    uint8_t status;
    if (PTX) {
 3b8:	80 91 92 00 	lds	r24, 0x0092
 3bc:	88 23       	and	r24, r24
 3be:	71 f0       	breq	.+28     	; 0x3dc <tx_complete+0x24>
        // Read MiRF status 
        mirf_CSN_lo;                                // Pull down chip select
 3c0:	c2 98       	cbi	0x18, 2	; 24
        status = spi_fast_shift(NOP);               // Read status register
 3c2:	8f ef       	ldi	r24, 0xFF	; 255
 3c4:	af df       	rcall	.-162    	; 0x324 <spi_fast_shift>
        mirf_CSN_hi;                                // Pull up chip select
 3c6:	c2 9a       	sbi	0x18, 2	; 24

        mirf_CE_lo;                             // Deactivate transreceiver
 3c8:	c3 98       	cbi	0x18, 3	; 24
        RX_POWERUP;                             // Power up in receiving mode
 3ca:	80 e0       	ldi	r24, 0x00	; 0
 3cc:	6b e4       	ldi	r22, 0x4B	; 75
 3ce:	cd df       	rcall	.-102    	; 0x36a <mirf_config_register>
        mirf_CE_hi;                             // Listening for pakets
 3d0:	c3 9a       	sbi	0x18, 3	; 24
        PTX = 0;                                // Set to receiving mode
 3d2:	10 92 92 00 	sts	0x0092, r1

        // Reset status register for further interaction
        mirf_config_register(STATUS,(1<<TX_DS)|(1<<MAX_RT)); // Reset status register
 3d6:	87 e0       	ldi	r24, 0x07	; 7
 3d8:	60 e3       	ldi	r22, 0x30	; 48
 3da:	c7 df       	rcall	.-114    	; 0x36a <mirf_config_register>
    }
#if defined(__AVR_ATtiny2313__)
    EIFR |= (1<<PCIF);
 3dc:	8a b7       	in	r24, 0x3a	; 58
 3de:	80 62       	ori	r24, 0x20	; 32
 3e0:	8a bf       	out	0x3a, r24	; 58
#endif // __AVR_ATmega8__
#if defined(__AVR_ATtiny167__)
    PCIFR |= (1<<PCIF0);
#endif // __AVR_ATmega168__  
}
 3e2:	08 95       	ret

000003e4 <__vector_11>:
#if defined(__AVR_ATtiny167__)
    ISR(PCINT0_vect)
#endif // __AVR_ATmega168__  
// Interrupt handler 
//ISR(PCINT_vect)
{
 3e4:	1f 92       	push	r1
 3e6:	0f 92       	push	r0
 3e8:	0f b6       	in	r0, 0x3f	; 63
 3ea:	0f 92       	push	r0
 3ec:	11 24       	eor	r1, r1
 3ee:	2f 93       	push	r18
 3f0:	3f 93       	push	r19
 3f2:	4f 93       	push	r20
 3f4:	5f 93       	push	r21
 3f6:	6f 93       	push	r22
 3f8:	7f 93       	push	r23
 3fa:	8f 93       	push	r24
 3fc:	9f 93       	push	r25
 3fe:	af 93       	push	r26
 400:	bf 93       	push	r27
 402:	ef 93       	push	r30
 404:	ff 93       	push	r31
    //DDRD |= (1<<6);
    //PORTD |= (1<<6);
    //transmit_string("interupted\n");
    uint8_t status;   
    // If still in transmitting mode then finish transmission
    if (PTX) {
 406:	80 91 92 00 	lds	r24, 0x0092
 40a:	88 23       	and	r24, r24
 40c:	71 f0       	breq	.+28     	; 0x42a <__vector_11+0x46>
    
        // Read MiRF status 
        mirf_CSN_lo;                                // Pull down chip select
 40e:	c2 98       	cbi	0x18, 2	; 24
        status = spi_fast_shift(NOP);               // Read status register
 410:	8f ef       	ldi	r24, 0xFF	; 255
 412:	88 df       	rcall	.-240    	; 0x324 <spi_fast_shift>
        mirf_CSN_hi;                                // Pull up chip select
 414:	c2 9a       	sbi	0x18, 2	; 24

        mirf_CE_lo;                             // Deactivate transreceiver
 416:	c3 98       	cbi	0x18, 3	; 24
        RX_POWERUP;                             // Power up in receiving mode
 418:	80 e0       	ldi	r24, 0x00	; 0
 41a:	6b e4       	ldi	r22, 0x4B	; 75
 41c:	a6 df       	rcall	.-180    	; 0x36a <mirf_config_register>
        mirf_CE_hi;                             // Listening for pakets
 41e:	c3 9a       	sbi	0x18, 3	; 24
        PTX = 0;                                // Set to receiving mode
 420:	10 92 92 00 	sts	0x0092, r1

        // Reset status register for further interaction
        mirf_config_register(STATUS,(1<<TX_DS)|(1<<MAX_RT)); // Reset status register
 424:	87 e0       	ldi	r24, 0x07	; 7
 426:	60 e3       	ldi	r22, 0x30	; 48
 428:	a0 df       	rcall	.-192    	; 0x36a <mirf_config_register>
    }
//PORTD &= (~(1<<6));
#if defined(__AVR_ATtiny2313__)
    EIFR |= (1<<PCIF);
 42a:	8a b7       	in	r24, 0x3a	; 58
 42c:	80 62       	ori	r24, 0x20	; 32
 42e:	8a bf       	out	0x3a, r24	; 58
#endif // __AVR_ATmega8__
#if defined(__AVR_ATtiny167__)
    PCIFR |= (1<<PCIF0);
#endif // __AVR_ATmega168__  
//    EIFR |= (1<<PCIF);
}
 430:	ff 91       	pop	r31
 432:	ef 91       	pop	r30
 434:	bf 91       	pop	r27
 436:	af 91       	pop	r26
 438:	9f 91       	pop	r25
 43a:	8f 91       	pop	r24
 43c:	7f 91       	pop	r23
 43e:	6f 91       	pop	r22
 440:	5f 91       	pop	r21
 442:	4f 91       	pop	r20
 444:	3f 91       	pop	r19
 446:	2f 91       	pop	r18
 448:	0f 90       	pop	r0
 44a:	0f be       	out	0x3f, r0	; 63
 44c:	0f 90       	pop	r0
 44e:	1f 90       	pop	r1
 450:	18 95       	reti

00000452 <mirf_config>:
void mirf_config() 
// Sets the important registers in the MiRF module and powers the module
// in receiving mode
{
    // Set RF channel
    mirf_config_register(RF_CH,mirf_CH);
 452:	85 e0       	ldi	r24, 0x05	; 5
 454:	62 e0       	ldi	r22, 0x02	; 2
 456:	89 df       	rcall	.-238    	; 0x36a <mirf_config_register>

    // Set length of incoming payload 
    mirf_config_register(RX_PW_P0, mirf_PAYLOAD);
 458:	81 e1       	ldi	r24, 0x11	; 17
 45a:	60 e2       	ldi	r22, 0x20	; 32
 45c:	86 df       	rcall	.-244    	; 0x36a <mirf_config_register>
    //mirf_set_RADDR_P1(0xB3B4B5B6F1);
    //mirf_set_TADDR(0xB3B4B5B6F1);
    //mirf_set_TADDR(0x7878787878);

    // Start receiver 
    PTX = 0;        // Start in receiving mode
 45e:	10 92 92 00 	sts	0x0092, r1
    RX_POWERUP;     // Power up in receiving mode
 462:	80 e0       	ldi	r24, 0x00	; 0
 464:	6b e4       	ldi	r22, 0x4B	; 75
 466:	81 df       	rcall	.-254    	; 0x36a <mirf_config_register>
    mirf_CE_hi;     // Listening for pakets
 468:	c3 9a       	sbi	0x18, 3	; 24
}
 46a:	08 95       	ret

0000046c <mirf_read_register>:
    mirf_CSN_hi;
}

void mirf_read_register(uint8_t reg, uint8_t * value, uint8_t len)
// Reads an array of bytes from the given start position in the MiRF registers.
{
 46c:	0f 93       	push	r16
 46e:	1f 93       	push	r17
 470:	df 93       	push	r29
 472:	cf 93       	push	r28
 474:	0f 92       	push	r0
 476:	cd b7       	in	r28, 0x3d	; 61
 478:	de b7       	in	r29, 0x3e	; 62
 47a:	8b 01       	movw	r16, r22
    mirf_CSN_lo;
 47c:	c2 98       	cbi	0x18, 2	; 24
    spi_fast_shift(R_REGISTER | (REGISTER_MASK & reg));
 47e:	8f 71       	andi	r24, 0x1F	; 31
 480:	49 83       	std	Y+1, r20	; 0x01
 482:	50 df       	rcall	.-352    	; 0x324 <spi_fast_shift>
    spi_transfer_sync(value,value,len);
 484:	c8 01       	movw	r24, r16
 486:	b8 01       	movw	r22, r16
 488:	49 81       	ldd	r20, Y+1	; 0x01
 48a:	25 df       	rcall	.-438    	; 0x2d6 <spi_transfer_sync>
    mirf_CSN_hi;
 48c:	c2 9a       	sbi	0x18, 2	; 24
}
 48e:	0f 90       	pop	r0
 490:	cf 91       	pop	r28
 492:	df 91       	pop	r29
 494:	1f 91       	pop	r17
 496:	0f 91       	pop	r16
 498:	08 95       	ret

0000049a <mirf_write_register>:

void mirf_write_register(uint8_t reg, uint8_t * value, uint8_t len) 
// Writes an array of bytes into inte the MiRF registers.
{
 49a:	0f 93       	push	r16
 49c:	1f 93       	push	r17
 49e:	df 93       	push	r29
 4a0:	cf 93       	push	r28
 4a2:	0f 92       	push	r0
 4a4:	cd b7       	in	r28, 0x3d	; 61
 4a6:	de b7       	in	r29, 0x3e	; 62
 4a8:	8b 01       	movw	r16, r22
    mirf_CSN_lo;
 4aa:	c2 98       	cbi	0x18, 2	; 24
    spi_fast_shift(W_REGISTER | (REGISTER_MASK & reg));
 4ac:	8f 71       	andi	r24, 0x1F	; 31
 4ae:	80 62       	ori	r24, 0x20	; 32
 4b0:	49 83       	std	Y+1, r20	; 0x01
 4b2:	38 df       	rcall	.-400    	; 0x324 <spi_fast_shift>
    spi_transmit_sync(value,len);
 4b4:	c8 01       	movw	r24, r16
 4b6:	49 81       	ldd	r20, Y+1	; 0x01
 4b8:	64 2f       	mov	r22, r20
 4ba:	22 df       	rcall	.-444    	; 0x300 <spi_transmit_sync>
    mirf_CSN_hi;
 4bc:	c2 9a       	sbi	0x18, 2	; 24
}
 4be:	0f 90       	pop	r0
 4c0:	cf 91       	pop	r28
 4c2:	df 91       	pop	r29
 4c4:	1f 91       	pop	r17
 4c6:	0f 91       	pop	r16
 4c8:	08 95       	ret

000004ca <mirf_set_TADDR>:
    mirf_CE_hi;
}

void mirf_set_TADDR(uint8_t * adr)
// Sets the transmitting address
{
 4ca:	bc 01       	movw	r22, r24
    mirf_write_register(TX_ADDR, adr,5);
 4cc:	80 e1       	ldi	r24, 0x10	; 16
 4ce:	45 e0       	ldi	r20, 0x05	; 5
 4d0:	e4 df       	rcall	.-56     	; 0x49a <mirf_write_register>
}
 4d2:	08 95       	ret

000004d4 <mirf_set_RADDR>:
    mirf_CE_hi;
}

void mirf_set_RADDR(uint8_t * adr) 
// Sets the receiving address
{
 4d4:	bc 01       	movw	r22, r24
    mirf_CE_lo;
 4d6:	c3 98       	cbi	0x18, 3	; 24
    mirf_write_register(RX_ADDR_P0,adr,5);
 4d8:	8a e0       	ldi	r24, 0x0A	; 10
 4da:	45 e0       	ldi	r20, 0x05	; 5
 4dc:	de df       	rcall	.-68     	; 0x49a <mirf_write_register>
    mirf_CE_hi;
 4de:	c3 9a       	sbi	0x18, 3	; 24
}
 4e0:	08 95       	ret

000004e2 <mirf_set_RADDR_P1>:
    mirf_CE_hi;     // Listening for pakets
}

void mirf_set_RADDR_P1(uint8_t * adr) 
// Sets the receiving address
{
 4e2:	bc 01       	movw	r22, r24
    mirf_CE_lo;
 4e4:	c3 98       	cbi	0x18, 3	; 24
    mirf_write_register(RX_ADDR_P1,adr,5);
 4e6:	8b e0       	ldi	r24, 0x0B	; 11
 4e8:	45 e0       	ldi	r20, 0x05	; 5
 4ea:	d7 df       	rcall	.-82     	; 0x49a <mirf_write_register>
    mirf_CE_hi;
 4ec:	c3 9a       	sbi	0x18, 3	; 24
}
 4ee:	08 95       	ret

000004f0 <mirf_send>:


char mirf_send(uint8_t * value, uint8_t len) 
// Sends a data package to the default address. Be sure to send the correct
// amount of bytes as configured as payload on the receiver.
{
 4f0:	ef 92       	push	r14
 4f2:	ff 92       	push	r15
 4f4:	0f 93       	push	r16
 4f6:	1f 93       	push	r17
 4f8:	df 93       	push	r29
 4fa:	cf 93       	push	r28
 4fc:	0f 92       	push	r0
 4fe:	cd b7       	in	r28, 0x3d	; 61
 500:	de b7       	in	r29, 0x3e	; 62
 502:	8c 01       	movw	r16, r24
 504:	f6 2e       	mov	r15, r22

    // Save interrupt state and turn off interrupts
    uint8_t sreg_original = SREG;
 506:	ef b6       	in	r14, 0x3f	; 63
    cli ();
 508:	f8 94       	cli

    uint8_t status = 0;
 50a:	19 82       	std	Y+1, r1	; 0x01
    mirf_read_register (STATUS, &status, 1);
 50c:	87 e0       	ldi	r24, 0x07	; 7
 50e:	be 01       	movw	r22, r28
 510:	6f 5f       	subi	r22, 0xFF	; 255
 512:	7f 4f       	sbci	r23, 0xFF	; 255
 514:	41 e0       	ldi	r20, 0x01	; 1
 516:	aa df       	rcall	.-172    	; 0x46c <mirf_read_register>

    
    #if defined(__AVR_ATtiny2313__)
    // If PTX == 1 and TX_DS == 1, or if the interrupt line is low, data was sent but the interrupt never happened.
    //   In this case, the interrupt was missed for some reason 
    if ((PINB & (1<<PB4)) || ((status & (1<<MASK_TX_DS)) && PTX))
 518:	b4 99       	sbic	0x16, 4	; 22
 51a:	15 c0       	rjmp	.+42     	; 0x546 <mirf_send+0x56>
 51c:	89 81       	ldd	r24, Y+1	; 0x01
 51e:	85 fd       	sbrc	r24, 5
 520:	0e c0       	rjmp	.+28     	; 0x53e <mirf_send+0x4e>
        tx_complete();
    }
    #endif // __AVR_ATmega168__  

    // Restore interrupt state
    SREG = sreg_original;
 522:	ef be       	out	0x3f, r14	; 63

    //uint8_t testbuffer[16] = {0x60,0x61,0x62,0x63,0x64,0x65,0x66,0x67,0x68,0x69,0x6A,0x6B,0x6C,0x6D,0x6E,0x6F};
    //USART_Transmit(PTX);
    if (PTX)
 524:	80 91 92 00 	lds	r24, 0x0092
 528:	88 23       	and	r24, r24
 52a:	99 f0       	breq	.+38     	; 0x552 <mirf_send+0x62>
    {
        return -1; 
 52c:	8f ef       	ldi	r24, 0xFF	; 255
    USART_Transmit('h');
    
    mirf_CE_hi;                     // Start transmission
    USART_Transmit('q');
    return 0;
}
 52e:	0f 90       	pop	r0
 530:	cf 91       	pop	r28
 532:	df 91       	pop	r29
 534:	1f 91       	pop	r17
 536:	0f 91       	pop	r16
 538:	ff 90       	pop	r15
 53a:	ef 90       	pop	r14
 53c:	08 95       	ret

    
    #if defined(__AVR_ATtiny2313__)
    // If PTX == 1 and TX_DS == 1, or if the interrupt line is low, data was sent but the interrupt never happened.
    //   In this case, the interrupt was missed for some reason 
    if ((PINB & (1<<PB4)) || ((status & (1<<MASK_TX_DS)) && PTX))
 53e:	80 91 92 00 	lds	r24, 0x0092
 542:	88 23       	and	r24, r24
 544:	71 f3       	breq	.-36     	; 0x522 <mirf_send+0x32>
    {
        tx_complete();
 546:	38 df       	rcall	.-400    	; 0x3b8 <tx_complete>
        tx_complete();
    }
    #endif // __AVR_ATmega168__  

    // Restore interrupt state
    SREG = sreg_original;
 548:	ef be       	out	0x3f, r14	; 63

    //uint8_t testbuffer[16] = {0x60,0x61,0x62,0x63,0x64,0x65,0x66,0x67,0x68,0x69,0x6A,0x6B,0x6C,0x6D,0x6E,0x6F};
    //USART_Transmit(PTX);
    if (PTX)
 54a:	80 91 92 00 	lds	r24, 0x0092
 54e:	88 23       	and	r24, r24
 550:	69 f7       	brne	.-38     	; 0x52c <mirf_send+0x3c>
    {
        return -1; 
    }
//    while (PTX) {}                  // Wait until last paket is send

    USART_Transmit('h');
 552:	88 e6       	ldi	r24, 0x68	; 104
 554:	90 e0       	ldi	r25, 0x00	; 0
 556:	29 d0       	rcall	.+82     	; 0x5aa <USART_Transmit>
    mirf_CE_lo;
 558:	c3 98       	cbi	0x18, 3	; 24

    PTX = 1;                        // Set to transmitter mode
 55a:	81 e0       	ldi	r24, 0x01	; 1
 55c:	80 93 92 00 	sts	0x0092, r24
    TX_POWERUP;                     // Power up
 560:	80 e0       	ldi	r24, 0x00	; 0
 562:	6a e4       	ldi	r22, 0x4A	; 74
 564:	02 df       	rcall	.-508    	; 0x36a <mirf_config_register>
    
    //USART_Transmit('h');
    mirf_CSN_lo;                    // Pull down chip select
 566:	c2 98       	cbi	0x18, 2	; 24
    spi_fast_shift( FLUSH_TX );     // Write cmd to flush tx fifo
 568:	81 ee       	ldi	r24, 0xE1	; 225
 56a:	dc de       	rcall	.-584    	; 0x324 <spi_fast_shift>
    mirf_CSN_hi;                    // Pull up chip select
 56c:	c2 9a       	sbi	0x18, 2	; 24
    mirf_CSN_lo;                    // Pull down chip select
 56e:	c2 98       	cbi	0x18, 2	; 24
    spi_fast_shift( W_TX_PAYLOAD ); // Write cmd to write payload
 570:	80 ea       	ldi	r24, 0xA0	; 160
 572:	d8 de       	rcall	.-592    	; 0x324 <spi_fast_shift>
    //USART_Transmit('h');
    //spi_transmit_sync(testbuffer,16);
    spi_transmit_sync(value,len);   // Write payload
 574:	c8 01       	movw	r24, r16
 576:	6f 2d       	mov	r22, r15
 578:	c3 de       	rcall	.-634    	; 0x300 <spi_transmit_sync>
    mirf_CSN_hi;                    // Pull up chip select
 57a:	c2 9a       	sbi	0x18, 2	; 24
    USART_Transmit('h');
 57c:	88 e6       	ldi	r24, 0x68	; 104
 57e:	90 e0       	ldi	r25, 0x00	; 0
 580:	14 d0       	rcall	.+40     	; 0x5aa <USART_Transmit>
    
    mirf_CE_hi;                     // Start transmission
 582:	c3 9a       	sbi	0x18, 3	; 24
    USART_Transmit('q');
 584:	81 e7       	ldi	r24, 0x71	; 113
 586:	90 e0       	ldi	r25, 0x00	; 0
 588:	10 d0       	rcall	.+32     	; 0x5aa <USART_Transmit>
    return 0;
 58a:	80 e0       	ldi	r24, 0x00	; 0
}
 58c:	0f 90       	pop	r0
 58e:	cf 91       	pop	r28
 590:	df 91       	pop	r29
 592:	1f 91       	pop	r17
 594:	0f 91       	pop	r16
 596:	ff 90       	pop	r15
 598:	ef 90       	pop	r14
 59a:	08 95       	ret

0000059c <USART_Init>:
//                            usart_init

void USART_Init( unsigned int baud )
{
	/* Set baud rate */
	UBRRH = (unsigned char)(baud>>8);
 59c:	92 b9       	out	0x02, r25	; 2
	UBRRL = (unsigned char)baud;
 59e:	89 b9       	out	0x09, r24	; 9
	if (SET_U2X)
	{
		UCSRA |= (1<<U2X);
	}
	/* Enable receiver and transmitter */
	UCSRB = (1<<RXCIE)|(1<<RXEN)|(1<<TXEN);
 5a0:	88 e9       	ldi	r24, 0x98	; 152
 5a2:	8a b9       	out	0x0a, r24	; 10
	/* Set frame format: 8data, 2stop bit */
	UCSRC = (1<<USBS)|(3<<UCSZ0);
 5a4:	8e e0       	ldi	r24, 0x0E	; 14
 5a6:	83 b9       	out	0x03, r24	; 3
}
 5a8:	08 95       	ret

000005aa <USART_Transmit>:


void USART_Transmit( unsigned char data )
{
	/* Wait for empty transmit buffer */
	while ( !( UCSRA & (1<<UDRE)) );
 5aa:	5d 9b       	sbis	0x0b, 5	; 11
 5ac:	fe cf       	rjmp	.-4      	; 0x5aa <USART_Transmit>
	/* Put data into buffer, sends the data */
	UDR = data;
 5ae:	8c b9       	out	0x0c, r24	; 12
}
 5b0:	08 95       	ret

000005b2 <USART_Receive>:

unsigned char USART_Receive( void )
{
	/* Wait for data to be received */
	while ( !(UCSRA & (1<<RXC)) );
 5b2:	5f 9b       	sbis	0x0b, 7	; 11
 5b4:	fe cf       	rjmp	.-4      	; 0x5b2 <USART_Receive>
	/* Get and return received data from buffer */
	return UDR;
 5b6:	8c b1       	in	r24, 0x0c	; 12
}
 5b8:	08 95       	ret

000005ba <transmit_string>:

void transmit_string(char *ptr)
{
 5ba:	fc 01       	movw	r30, r24
	while(*ptr)
 5bc:	80 81       	ld	r24, Z
 5be:	88 23       	and	r24, r24
 5c0:	39 f0       	breq	.+14     	; 0x5d0 <transmit_string+0x16>
	while ( !(UCSRA & (1<<RXC)) );
	/* Get and return received data from buffer */
	return UDR;
}

void transmit_string(char *ptr)
 5c2:	31 96       	adiw	r30, 0x01	; 1


void USART_Transmit( unsigned char data )
{
	/* Wait for empty transmit buffer */
	while ( !( UCSRA & (1<<UDRE)) );
 5c4:	5d 9b       	sbis	0x0b, 5	; 11
 5c6:	fe cf       	rjmp	.-4      	; 0x5c4 <transmit_string+0xa>
	/* Put data into buffer, sends the data */
	UDR = data;
 5c8:	8c b9       	out	0x0c, r24	; 12
	return UDR;
}

void transmit_string(char *ptr)
{
	while(*ptr)
 5ca:	81 91       	ld	r24, Z+
 5cc:	88 23       	and	r24, r24
 5ce:	d1 f7       	brne	.-12     	; 0x5c4 <transmit_string+0xa>
 5d0:	08 95       	ret

000005d2 <_exit>:
 5d2:	f8 94       	cli

000005d4 <__stop_program>:
 5d4:	ff cf       	rjmp	.-2      	; 0x5d4 <__stop_program>
