
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_12800:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2a8000ff; valaddr_reg:x3; val_offset:38400*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38400*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12801:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2a8001ff; valaddr_reg:x3; val_offset:38403*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38403*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12802:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2a8003ff; valaddr_reg:x3; val_offset:38406*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38406*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12803:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2a8007ff; valaddr_reg:x3; val_offset:38409*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38409*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12804:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2a800fff; valaddr_reg:x3; val_offset:38412*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38412*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12805:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2a801fff; valaddr_reg:x3; val_offset:38415*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38415*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12806:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2a803fff; valaddr_reg:x3; val_offset:38418*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38418*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12807:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2a807fff; valaddr_reg:x3; val_offset:38421*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38421*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12808:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2a80ffff; valaddr_reg:x3; val_offset:38424*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38424*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12809:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2a81ffff; valaddr_reg:x3; val_offset:38427*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38427*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12810:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2a83ffff; valaddr_reg:x3; val_offset:38430*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38430*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12811:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2a87ffff; valaddr_reg:x3; val_offset:38433*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38433*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12812:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2a8fffff; valaddr_reg:x3; val_offset:38436*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38436*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12813:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2a9fffff; valaddr_reg:x3; val_offset:38439*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38439*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12814:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2abfffff; valaddr_reg:x3; val_offset:38442*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38442*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12815:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2ac00000; valaddr_reg:x3; val_offset:38445*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38445*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12816:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2ae00000; valaddr_reg:x3; val_offset:38448*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38448*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12817:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2af00000; valaddr_reg:x3; val_offset:38451*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38451*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12818:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2af80000; valaddr_reg:x3; val_offset:38454*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38454*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12819:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2afc0000; valaddr_reg:x3; val_offset:38457*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38457*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12820:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2afe0000; valaddr_reg:x3; val_offset:38460*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38460*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12821:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2aff0000; valaddr_reg:x3; val_offset:38463*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38463*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12822:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2aff8000; valaddr_reg:x3; val_offset:38466*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38466*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12823:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2affc000; valaddr_reg:x3; val_offset:38469*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38469*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12824:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2affe000; valaddr_reg:x3; val_offset:38472*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38472*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12825:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2afff000; valaddr_reg:x3; val_offset:38475*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38475*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12826:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2afff800; valaddr_reg:x3; val_offset:38478*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38478*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12827:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2afffc00; valaddr_reg:x3; val_offset:38481*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38481*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12828:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2afffe00; valaddr_reg:x3; val_offset:38484*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38484*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12829:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2affff00; valaddr_reg:x3; val_offset:38487*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38487*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12830:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2affff80; valaddr_reg:x3; val_offset:38490*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38490*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12831:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2affffc0; valaddr_reg:x3; val_offset:38493*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38493*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12832:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2affffe0; valaddr_reg:x3; val_offset:38496*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38496*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12833:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2afffff0; valaddr_reg:x3; val_offset:38499*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38499*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12834:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2afffff8; valaddr_reg:x3; val_offset:38502*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38502*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12835:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2afffffc; valaddr_reg:x3; val_offset:38505*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38505*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12836:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2afffffe; valaddr_reg:x3; val_offset:38508*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38508*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12837:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x2affffff; valaddr_reg:x3; val_offset:38511*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38511*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12838:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x3f800001; valaddr_reg:x3; val_offset:38514*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38514*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12839:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x3f800003; valaddr_reg:x3; val_offset:38517*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38517*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12840:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x3f800007; valaddr_reg:x3; val_offset:38520*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38520*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12841:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x3f999999; valaddr_reg:x3; val_offset:38523*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38523*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12842:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:38526*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38526*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12843:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:38529*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38529*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12844:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:38532*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38532*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12845:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:38535*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38535*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12846:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:38538*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38538*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12847:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:38541*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38541*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12848:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:38544*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38544*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12849:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:38547*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38547*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12850:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:38550*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38550*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12851:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:38553*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38553*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12852:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:38556*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38556*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12853:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7914db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x038e2b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e7914db; op2val:0x838e2b;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:38559*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38559*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12854:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60800000; valaddr_reg:x3; val_offset:38562*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38562*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12855:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60800001; valaddr_reg:x3; val_offset:38565*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38565*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12856:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60800003; valaddr_reg:x3; val_offset:38568*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38568*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12857:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60800007; valaddr_reg:x3; val_offset:38571*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38571*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12858:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x6080000f; valaddr_reg:x3; val_offset:38574*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38574*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12859:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x6080001f; valaddr_reg:x3; val_offset:38577*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38577*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12860:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x6080003f; valaddr_reg:x3; val_offset:38580*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38580*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12861:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x6080007f; valaddr_reg:x3; val_offset:38583*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38583*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12862:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x608000ff; valaddr_reg:x3; val_offset:38586*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38586*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12863:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x608001ff; valaddr_reg:x3; val_offset:38589*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38589*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12864:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x608003ff; valaddr_reg:x3; val_offset:38592*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38592*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12865:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x608007ff; valaddr_reg:x3; val_offset:38595*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38595*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12866:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60800fff; valaddr_reg:x3; val_offset:38598*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38598*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12867:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60801fff; valaddr_reg:x3; val_offset:38601*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38601*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12868:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60803fff; valaddr_reg:x3; val_offset:38604*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38604*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12869:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60807fff; valaddr_reg:x3; val_offset:38607*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38607*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12870:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x6080ffff; valaddr_reg:x3; val_offset:38610*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38610*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12871:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x6081ffff; valaddr_reg:x3; val_offset:38613*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38613*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12872:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x6083ffff; valaddr_reg:x3; val_offset:38616*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38616*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12873:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x6087ffff; valaddr_reg:x3; val_offset:38619*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38619*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12874:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x608fffff; valaddr_reg:x3; val_offset:38622*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38622*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12875:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x609fffff; valaddr_reg:x3; val_offset:38625*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38625*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12876:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60bfffff; valaddr_reg:x3; val_offset:38628*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38628*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12877:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60c00000; valaddr_reg:x3; val_offset:38631*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38631*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12878:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60e00000; valaddr_reg:x3; val_offset:38634*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38634*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12879:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60f00000; valaddr_reg:x3; val_offset:38637*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38637*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12880:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60f80000; valaddr_reg:x3; val_offset:38640*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38640*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12881:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60fc0000; valaddr_reg:x3; val_offset:38643*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38643*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12882:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60fe0000; valaddr_reg:x3; val_offset:38646*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38646*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12883:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60ff0000; valaddr_reg:x3; val_offset:38649*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38649*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12884:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60ff8000; valaddr_reg:x3; val_offset:38652*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38652*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12885:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60ffc000; valaddr_reg:x3; val_offset:38655*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38655*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12886:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60ffe000; valaddr_reg:x3; val_offset:38658*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38658*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12887:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60fff000; valaddr_reg:x3; val_offset:38661*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38661*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12888:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60fff800; valaddr_reg:x3; val_offset:38664*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38664*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12889:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60fffc00; valaddr_reg:x3; val_offset:38667*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38667*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12890:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60fffe00; valaddr_reg:x3; val_offset:38670*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38670*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12891:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60ffff00; valaddr_reg:x3; val_offset:38673*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38673*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12892:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60ffff80; valaddr_reg:x3; val_offset:38676*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38676*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12893:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60ffffc0; valaddr_reg:x3; val_offset:38679*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38679*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12894:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60ffffe0; valaddr_reg:x3; val_offset:38682*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38682*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12895:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60fffff0; valaddr_reg:x3; val_offset:38685*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38685*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12896:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60fffff8; valaddr_reg:x3; val_offset:38688*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38688*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12897:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60fffffc; valaddr_reg:x3; val_offset:38691*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38691*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12898:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60fffffe; valaddr_reg:x3; val_offset:38694*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38694*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12899:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xc1 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x60ffffff; valaddr_reg:x3; val_offset:38697*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38697*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12900:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x7f000001; valaddr_reg:x3; val_offset:38700*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38700*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12901:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x7f000003; valaddr_reg:x3; val_offset:38703*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38703*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12902:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x7f000007; valaddr_reg:x3; val_offset:38706*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38706*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12903:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x7f199999; valaddr_reg:x3; val_offset:38709*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38709*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12904:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x7f249249; valaddr_reg:x3; val_offset:38712*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38712*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12905:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x7f333333; valaddr_reg:x3; val_offset:38715*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38715*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12906:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:38718*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38718*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12907:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:38721*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38721*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12908:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x7f444444; valaddr_reg:x3; val_offset:38724*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38724*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12909:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:38727*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38727*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12910:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:38730*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38730*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12911:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x7f666666; valaddr_reg:x3; val_offset:38733*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38733*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12912:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:38736*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38736*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12913:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:38739*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38739*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12914:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:38742*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38742*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12915:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79371f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x037c14 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79371f; op2val:0x40837c14;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:38745*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38745*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12916:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79c1c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79c1c6; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:38748*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38748*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12917:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79c1c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79c1c6; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:38751*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38751*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12918:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79c1c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79c1c6; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:38754*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38754*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12919:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79c1c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79c1c6; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:38757*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38757*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12920:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79c1c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79c1c6; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:38760*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38760*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12921:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79c1c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79c1c6; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:38763*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38763*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12922:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79c1c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79c1c6; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:38766*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38766*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12923:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79c1c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79c1c6; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:38769*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38769*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12924:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79c1c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79c1c6; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:38772*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38772*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12925:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79c1c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79c1c6; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:38775*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38775*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12926:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79c1c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79c1c6; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:38778*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38778*0 + 3*100*FLEN/8, x4, x1, x2)

inst_12927:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x79c1c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e79c1c6; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:38781*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 38781*0 + 3*100*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(713031935,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(713032191,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(713032703,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(713033727,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(713035775,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(713039871,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(713048063,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(713064447,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(713097215,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(713162751,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(713293823,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(713555967,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(714080255,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(715128831,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(717225983,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(717225984,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(719323136,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(720371712,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(720896000,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(721158144,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(721289216,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(721354752,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(721387520,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(721403904,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(721412096,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(721416192,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(721418240,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(721419264,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(721419776,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(721420032,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(721420160,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(721420224,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(721420256,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(721420272,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(721420280,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(721420284,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(721420286,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(721420287,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2121864411,32,FLEN)
NAN_BOXED(8621611,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1619001344,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1619001345,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1619001347,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1619001351,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1619001359,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1619001375,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1619001407,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1619001471,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1619001599,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1619001855,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1619002367,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1619003391,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1619005439,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1619009535,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1619017727,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1619034111,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1619066879,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1619132415,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1619263487,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1619525631,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1620049919,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1621098495,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1623195647,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1623195648,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1625292800,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1626341376,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1626865664,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1627127808,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1627258880,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1627324416,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1627357184,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1627373568,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1627381760,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1627385856,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1627387904,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1627388928,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1627389440,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1627389696,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1627389824,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1627389888,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1627389920,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1627389936,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1627389944,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1627389948,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1627389950,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(1627389951,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2121873183,32,FLEN)
NAN_BOXED(1082358804,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2121908678,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2121908678,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2121908678,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2121908678,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2121908678,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2121908678,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2121908678,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2121908678,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2121908678,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2121908678,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2121908678,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2121908678,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
