verilog xil_defaultlib --include "../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog" --include "../../../../project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog" \
"../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog/gen_flow_control_loop_pipe.v" \
"../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog/gen_hls_deadlock_idx0_monitor.v" \
"../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog/gen_regslice_both.v" \
"../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog/gen_z_imag_ROM_AUTO_1R.v" \
"../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog/gen_z_real_ROM_AUTO_1R.v" \
"../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog/gen.v" \
"../../../bd/design_1/ip/design_1_gen_0_0/sim/design_1_gen_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" \
"../../../../project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog/cyclicPrefixRemoval_cyclicPrefixRemoval_Pipeline_VITIS_LOOP_12_1.v" \
"../../../../project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog/cyclicPrefixRemoval_cyclicPrefixRemoval_Pipeline_VITIS_LOOP_17_2.v" \
"../../../../project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog/cyclicPrefixRemoval_flow_control_loop_pipe_sequential_init.v" \
"../../../../project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog/cyclicPrefixRemoval_hls_deadlock_idx0_monitor.v" \
"../../../../project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog/cyclicPrefixRemoval_regslice_both.v" \
"../../../../project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog/cyclicPrefixRemoval_x_real_RAM_AUTO_1R1W.v" \
"../../../../project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog/cyclicPrefixRemoval.v" \
"../../../bd/design_1/ip/design_1_cyclicPrefixRemoval_0_0/sim/design_1_cyclicPrefixRemoval_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
