// Seed: 934952088
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wand id_3,
    input wor id_4,
    input tri0 id_5,
    input wire id_6,
    id_10,
    input supply0 id_7,
    output tri0 id_8
);
  wire id_11, id_12;
endmodule
module module_1 (
    output uwire id_0,
    output logic id_1,
    input tri1 id_2,
    input wand id_3,
    output supply1 id_4,
    input tri0 id_5,
    input tri1 id_6,
    id_8
);
  bit id_9;
  always id_1.id_8 <= -1 && id_2;
  wire id_10;
  always #1 id_9 <= -1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_6,
      id_5,
      id_0
  );
  assign modCall_1.type_5 = 0;
endmodule
