# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FPGA_impl.srcs/sources_1/new/WsMac.v" \

sv xil_defaultlib  \
"../../../../FPGA_impl.srcs/sources_1/new/DeMux.sv" \
"../../../../FPGA_impl.srcs/sources_1/new/VpuHsa.v" \
"../../../../FPGA_impl.srcs/sim_1/new/VpuHsa_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
