

================================================================
== Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config2_s'
================================================================
* Date:           Tue Dec 19 17:50:59 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 25.00 ns | 20.923 ns |   3.12 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       35|       35| 0.875 us | 0.875 us |   36|   36| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                            |                                                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                  Instance                                  |                             Module                             |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_210   |dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0  |       34|       34| 0.850 us | 0.850 us |   35|   35| function |
        |call_ret19_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_223  |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s        |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +----------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    342|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      2|    1401|   2016|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    279|    -|
|Register         |        -|      -|     408|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|    1809|   2637|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------+----------------------------------------------------------------+---------+-------+------+------+-----+
    |                                  Instance                                  |                             Module                             | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------------------------------------------------------------+----------------------------------------------------------------+---------+-------+------+------+-----+
    |grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_210   |dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0  |        0|      2|  1272|  1952|    0|
    |call_ret19_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_223  |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s        |        0|      0|   129|    64|    0|
    +----------------------------------------------------------------------------+----------------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                       |                                                                |        0|      2|  1401|  2016|    0|
    +----------------------------------------------------------------------------+----------------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_fu_519_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln323_fu_530_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln326_fu_473_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln328_fu_484_p2        |     +    |      0|  0|  39|          32|           1|
    |and_ln289_1_fu_305_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln289_2_fu_311_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln289_fu_299_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state36           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_419           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_486           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op125  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln289_1_fu_253_p2     |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln289_2_fu_273_p2     |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_3_fu_293_p2     |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_fu_243_p2       |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln313_fu_468_p2       |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln317_fu_514_p2       |   icmp   |      0|  0|  18|          32|           5|
    |select_ln323_fu_535_p3     |  select  |      0|  0|  32|           1|           2|
    |select_ln328_fu_489_p3     |  select  |      0|  0|  32|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 342|         327|          31|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |  165|         37|    1|         37|
    |ap_phi_mux_storemerge_phi_fu_203_p4  |   15|          3|   32|         96|
    |pX                                   |    9|          2|   32|         64|
    |pY                                   |    9|          2|   32|         64|
    |res_stream_V_data_0_V_blk_n          |    9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n          |    9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n          |    9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n          |    9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n          |    9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n          |    9|          2|    1|          2|
    |res_stream_V_data_6_V_blk_n          |    9|          2|    1|          2|
    |res_stream_V_data_7_V_blk_n          |    9|          2|    1|          2|
    |sX                                   |    9|          2|   32|         64|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                |  279|         62|  137|        341|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                          | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln289_2_reg_587                                                                     |   1|   0|    1|          0|
    |ap_CS_fsm                                                                               |  36|   0|   36|          0|
    |ap_port_reg_in_elem_data_V_read                                                         |  16|   0|   16|          0|
    |grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_210_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln289_1_reg_570                                                                    |   1|   0|    1|          0|
    |icmp_ln289_reg_560                                                                      |   1|   0|    1|          0|
    |kernel_data_V_1_1                                                                       |  16|   0|   16|          0|
    |kernel_data_V_1_2                                                                       |  16|   0|   16|          0|
    |kernel_data_V_1_4                                                                       |  16|   0|   16|          0|
    |kernel_data_V_1_5                                                                       |  16|   0|   16|          0|
    |kernel_data_V_1_7                                                                       |  16|   0|   16|          0|
    |kernel_data_V_1_8                                                                       |  16|   0|   16|          0|
    |pX                                                                                      |  32|   0|   32|          0|
    |pX_load_reg_581                                                                         |  32|   0|   32|          0|
    |pY                                                                                      |  32|   0|   32|          0|
    |pY_load_reg_575                                                                         |  32|   0|   32|          0|
    |sX                                                                                      |  32|   0|   32|          0|
    |sX_load_reg_555                                                                         |  32|   0|   32|          0|
    |sY                                                                                      |  32|   0|   32|          0|
    |sY_load_reg_565                                                                         |  32|   0|   32|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                   | 408|   0|  408|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|ap_done                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|res_stream_V_data_0_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|res_stream_V_data_1_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|res_stream_V_data_2_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|res_stream_V_data_3_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|res_stream_V_data_4_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|res_stream_V_data_5_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|res_stream_V_data_6_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|res_stream_V_data_7_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|ap_ce                         |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|in_elem_data_V_read           |  in |   16|   ap_none  |                           in_elem_data_V_read                          |    scalar    |
|res_stream_V_data_0_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_1_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_2_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_3_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_4_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_4_V                         |    pointer   |
|res_stream_V_data_4_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_4_V                         |    pointer   |
|res_stream_V_data_4_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_4_V                         |    pointer   |
|res_stream_V_data_5_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_5_V                         |    pointer   |
|res_stream_V_data_5_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_5_V                         |    pointer   |
|res_stream_V_data_5_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_5_V                         |    pointer   |
|res_stream_V_data_6_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_6_V                         |    pointer   |
|res_stream_V_data_6_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_6_V                         |    pointer   |
|res_stream_V_data_6_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_6_V                         |    pointer   |
|res_stream_V_data_7_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_7_V                         |    pointer   |
|res_stream_V_data_7_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_7_V                         |    pointer   |
|res_stream_V_data_7_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_7_V                         |    pointer   |
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 36, depth = 36


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 1
  Pipeline-0 : II = 36, D = 36, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sX_load = load i32* @sX, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 37 'load' 'sX_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (2.47ns)   --->   "%icmp_ln289 = icmp eq i32 %sX_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 38 'icmp' 'icmp_ln289' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sY_load = load i32* @sY, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 39 'load' 'sY_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (2.47ns)   --->   "%icmp_ln289_1 = icmp eq i32 %sY_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 40 'icmp' 'icmp_ln289_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%pY_load = load i32* @pY, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 41 'load' 'pY_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 42 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (2.47ns)   --->   "%icmp_ln289_2 = icmp sgt i31 %tmp, 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 43 'icmp' 'icmp_ln289_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%pX_load = load i32* @pX, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 44 'load' 'pX_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_56 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 45 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (2.47ns)   --->   "%icmp_ln289_3 = icmp sgt i31 %tmp_56, 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 46 'icmp' 'icmp_ln289_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_2)   --->   "%and_ln289 = and i1 %icmp_ln289, %icmp_ln289_1" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 47 'and' 'and_ln289' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_2)   --->   "%and_ln289_1 = and i1 %icmp_ln289_2, %icmp_ln289_3" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 48 'and' 'and_ln289_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln289_2 = and i1 %and_ln289_1, %and_ln289" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 49 'and' 'and_ln289_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 14.7>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str278, i32 0, i32 0, [1 x i8]* @p_str279, [1 x i8]* @p_str280, [1 x i8]* @p_str281, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str282, [1 x i8]* @p_str283)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str285, i32 0, i32 0, [1 x i8]* @p_str286, [1 x i8]* @p_str287, [1 x i8]* @p_str288, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str289, [1 x i8]* @p_str290)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str292, i32 0, i32 0, [1 x i8]* @p_str293, [1 x i8]* @p_str294, [1 x i8]* @p_str295, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str296, [1 x i8]* @p_str297)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str299, i32 0, i32 0, [1 x i8]* @p_str300, [1 x i8]* @p_str301, [1 x i8]* @p_str302, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str303, [1 x i8]* @p_str304)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str306, i32 0, i32 0, [1 x i8]* @p_str307, [1 x i8]* @p_str308, [1 x i8]* @p_str309, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str310, [1 x i8]* @p_str311)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str313, i32 0, i32 0, [1 x i8]* @p_str314, [1 x i8]* @p_str315, [1 x i8]* @p_str316, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str317, [1 x i8]* @p_str318)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str320, i32 0, i32 0, [1 x i8]* @p_str321, [1 x i8]* @p_str322, [1 x i8]* @p_str323, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str324, [1 x i8]* @p_str325)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str327, i32 0, i32 0, [1 x i8]* @p_str328, [1 x i8]* @p_str329, [1 x i8]* @p_str330, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str331, [1 x i8]* @p_str332)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%in_elem_data_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_V_read)"   --->   Operation 58 'read' 'in_elem_data_V_read_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%kernel_data_V_1_1_load = load i16* @kernel_data_V_1_1, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 59 'load' 'kernel_data_V_1_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%kernel_data_V_1_2_load = load i16* @kernel_data_V_1_2, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 60 'load' 'kernel_data_V_1_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%kernel_data_V_1_4_load = load i16* @kernel_data_V_1_4, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 61 'load' 'kernel_data_V_1_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%kernel_data_V_1_5_load = load i16* @kernel_data_V_1_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 62 'load' 'kernel_data_V_1_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%kernel_data_V_1_7_load = load i16* @kernel_data_V_1_7, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 63 'load' 'kernel_data_V_1_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%kernel_data_V_1_8_load = load i16* @kernel_data_V_1_8, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 64 'load' 'kernel_data_V_1_8_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (3.25ns)   --->   "%call_ret19 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>"(i16 %in_elem_data_V_read_2, i16 %kernel_data_V_1_1_load, i16 %kernel_data_V_1_2_load, i16 %kernel_data_V_1_4_load, i16 %kernel_data_V_1_5_load, i16 %kernel_data_V_1_7_load, i16 %kernel_data_V_1_8_load)" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 65 'call' 'call_ret19' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%kernel_data_V_1_6_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret19, 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 66 'extractvalue' 'kernel_data_V_1_6_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%kernel_data_V_1_3_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret19, 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 67 'extractvalue' 'kernel_data_V_1_3_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%kernel_data_V_1_0_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret19, 0" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 68 'extractvalue' 'kernel_data_V_1_0_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%kernel_data_V_1_1_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret19, 3" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 69 'extractvalue' 'kernel_data_V_1_1_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_1_ret, i16* @kernel_data_V_1_1, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 70 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%kernel_data_V_1_2_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret19, 4" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 71 'extractvalue' 'kernel_data_V_1_2_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_2_ret, i16* @kernel_data_V_1_2, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 72 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%kernel_data_V_1_4_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret19, 5" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 73 'extractvalue' 'kernel_data_V_1_4_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_4_ret, i16* @kernel_data_V_1_4, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 74 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%kernel_data_V_1_5_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret19, 6" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 75 'extractvalue' 'kernel_data_V_1_5_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_5_ret, i16* @kernel_data_V_1_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 76 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%kernel_data_V_1_7_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret19, 7" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 77 'extractvalue' 'kernel_data_V_1_7_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_7_ret, i16* @kernel_data_V_1_7, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 78 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%kernel_data_V_1_8_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret19, 8" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 79 'extractvalue' 'kernel_data_V_1_8_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_8_ret, i16* @kernel_data_V_1_8, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 80 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %and_ln289_2, label %0, label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [35/35] (11.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 82 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 11.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 17.2>
ST_3 : Operation 83 [34/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 83 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 17.2>
ST_4 : Operation 84 [33/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 84 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 17.2>
ST_5 : Operation 85 [32/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 85 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 17.2>
ST_6 : Operation 86 [31/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 86 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 17.2>
ST_7 : Operation 87 [30/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 87 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 17.2>
ST_8 : Operation 88 [29/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 88 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 17.2>
ST_9 : Operation 89 [28/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 89 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 17.2>
ST_10 : Operation 90 [27/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 90 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 17.2>
ST_11 : Operation 91 [26/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 91 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 17.2>
ST_12 : Operation 92 [25/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 92 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 17.2>
ST_13 : Operation 93 [24/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 93 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 17.2>
ST_14 : Operation 94 [23/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 94 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 17.2>
ST_15 : Operation 95 [22/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 95 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 17.2>
ST_16 : Operation 96 [21/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 96 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 17.2>
ST_17 : Operation 97 [20/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 97 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 17.2>
ST_18 : Operation 98 [19/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 98 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 17.2>
ST_19 : Operation 99 [18/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 99 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 17.2>
ST_20 : Operation 100 [17/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 100 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 17.2>
ST_21 : Operation 101 [16/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 101 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 17.2>
ST_22 : Operation 102 [15/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 102 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 17.2>
ST_23 : Operation 103 [14/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 103 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 17.2>
ST_24 : Operation 104 [13/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 104 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 17.2>
ST_25 : Operation 105 [12/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 105 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 17.2>
ST_26 : Operation 106 [11/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 106 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 17.2>
ST_27 : Operation 107 [10/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 107 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 17.2>
ST_28 : Operation 108 [9/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 108 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 17.2>
ST_29 : Operation 109 [8/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 109 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 17.2>
ST_30 : Operation 110 [7/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 110 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 17.2>
ST_31 : Operation 111 [6/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 111 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 17.2>
ST_32 : Operation 112 [5/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 112 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 17.2>
ST_33 : Operation 113 [4/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 113 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 17.2>
ST_34 : Operation 114 [3/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 114 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 17.2>
ST_35 : Operation 115 [2/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 115 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 20.9>
ST_36 : Operation 116 [1/35] (17.2ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 116 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 17.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 0" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 117 'extractvalue' 'tmp_data_0_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_36 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 1" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 118 'extractvalue' 'tmp_data_1_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_36 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 2" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 119 'extractvalue' 'tmp_data_2_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_36 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 3" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 120 'extractvalue' 'tmp_data_3_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_36 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 4" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 121 'extractvalue' 'tmp_data_4_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_36 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 5" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 122 'extractvalue' 'tmp_data_5_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_36 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_data_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 6" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 123 'extractvalue' 'tmp_data_6_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_36 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_data_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 7" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 124 'extractvalue' 'tmp_data_7_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_36 : Operation 125 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_stream_V_data_0_V, i16* %res_stream_V_data_1_V, i16* %res_stream_V_data_2_V, i16* %res_stream_V_data_3_V, i16* %res_stream_V_data_4_V, i16* %res_stream_V_data_5_V, i16* %res_stream_V_data_6_V, i16* %res_stream_V_data_7_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V, i16 %tmp_data_6_V, i16 %tmp_data_7_V)" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 125 'write' <Predicate = (and_ln289_2)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_36 : Operation 126 [1/1] (0.00ns)   --->   "br label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 126 'br' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_36 : Operation 127 [1/1] (2.47ns)   --->   "%icmp_ln313 = icmp eq i32 %pX_load, 27" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 127 'icmp' 'icmp_ln313' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %icmp_ln313, label %1, label %5" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 129 [1/1] (2.55ns)   --->   "%add_ln326 = add nsw i32 %pX_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 129 'add' 'add_ln326' <Predicate = (!icmp_ln313)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 130 [1/1] (1.76ns)   --->   "store i32 %add_ln326, i32* @pX, align 4" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 130 'store' <Predicate = (!icmp_ln313)> <Delay = 1.76>
ST_36 : Operation 131 [1/1] (2.55ns)   --->   "%add_ln328 = add i32 %sX_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 131 'add' 'add_ln328' <Predicate = (!icmp_ln313 & !icmp_ln289)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 132 [1/1] (0.69ns)   --->   "%select_ln328 = select i1 %icmp_ln289, i32 2, i32 %add_ln328" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 132 'select' 'select_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 133 [1/1] (1.76ns)   --->   "store i32 %select_ln328, i32* @sX, align 4" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 133 'store' <Predicate = (!icmp_ln313)> <Delay = 1.76>
ST_36 : Operation 134 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 134 'br' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_36 : Operation 135 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX, align 4" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 135 'store' <Predicate = (icmp_ln313)> <Delay = 1.76>
ST_36 : Operation 136 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX, align 4" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 136 'store' <Predicate = (icmp_ln313)> <Delay = 1.76>
ST_36 : Operation 137 [1/1] (2.47ns)   --->   "%icmp_ln317 = icmp eq i32 %pY_load, 27" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 137 'icmp' 'icmp_ln317' <Predicate = (icmp_ln313)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %icmp_ln317, label %2, label %3" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 138 'br' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_36 : Operation 139 [1/1] (2.55ns)   --->   "%add_ln321 = add nsw i32 %pY_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 139 'add' 'add_ln321' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 140 [1/1] (1.76ns)   --->   "store i32 %add_ln321, i32* @pY, align 4" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 140 'store' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.76>
ST_36 : Operation 141 [1/1] (2.55ns)   --->   "%add_ln323 = add i32 %sY_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 141 'add' 'add_ln323' <Predicate = (icmp_ln313 & !icmp_ln317 & !icmp_ln289_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 142 [1/1] (0.69ns)   --->   "%select_ln323 = select i1 %icmp_ln289_1, i32 2, i32 %add_ln323" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 142 'select' 'select_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 143 [1/1] (1.76ns)   --->   "br label %4"   --->   Operation 143 'br' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.76>
ST_36 : Operation 144 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY, align 4" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 144 'store' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 1.76>
ST_36 : Operation 145 [1/1] (1.76ns)   --->   "br label %4" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 145 'br' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 1.76>
ST_36 : Operation 146 [1/1] (0.00ns)   --->   "%storemerge = phi i32 [ %select_ln323, %3 ], [ 0, %2 ]" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 146 'phi' 'storemerge' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_36 : Operation 147 [1/1] (0.00ns)   --->   "store i32 %storemerge, i32* @sY, align 4" [firmware/nnet_utils/nnet_conv_stream.h:319]   --->   Operation 147 'store' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_36 : Operation 148 [1/1] (0.00ns)   --->   "br label %6" [firmware/nnet_utils/nnet_conv_stream.h:325]   --->   Operation 148 'br' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_36 : Operation 149 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv_stream.h:330]   --->   Operation 149 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_stream_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel_data_V_1_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1232_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sX_load                (load         ) [ 0011111111111111111111111111111111111]
icmp_ln289             (icmp         ) [ 0011111111111111111111111111111111111]
sY_load                (load         ) [ 0011111111111111111111111111111111111]
icmp_ln289_1           (icmp         ) [ 0011111111111111111111111111111111111]
pY_load                (load         ) [ 0011111111111111111111111111111111111]
tmp                    (partselect   ) [ 0000000000000000000000000000000000000]
icmp_ln289_2           (icmp         ) [ 0000000000000000000000000000000000000]
pX_load                (load         ) [ 0011111111111111111111111111111111111]
tmp_56                 (partselect   ) [ 0000000000000000000000000000000000000]
icmp_ln289_3           (icmp         ) [ 0000000000000000000000000000000000000]
and_ln289              (and          ) [ 0000000000000000000000000000000000000]
and_ln289_1            (and          ) [ 0000000000000000000000000000000000000]
and_ln289_2            (and          ) [ 0011111111111111111111111111111111111]
specinterface_ln0      (specinterface) [ 0000000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 0000000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 0000000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 0000000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 0000000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 0000000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 0000000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 0000000000000000000000000000000000000]
in_elem_data_V_read_2  (read         ) [ 0000000000000000000000000000000000000]
kernel_data_V_1_1_load (load         ) [ 0000000000000000000000000000000000000]
kernel_data_V_1_2_load (load         ) [ 0000000000000000000000000000000000000]
kernel_data_V_1_4_load (load         ) [ 0000000000000000000000000000000000000]
kernel_data_V_1_5_load (load         ) [ 0000000000000000000000000000000000000]
kernel_data_V_1_7_load (load         ) [ 0000000000000000000000000000000000000]
kernel_data_V_1_8_load (load         ) [ 0000000000000000000000000000000000000]
call_ret19             (call         ) [ 0000000000000000000000000000000000000]
kernel_data_V_1_6_ret  (extractvalue ) [ 0001111111111111111111111100000000000]
kernel_data_V_1_3_ret  (extractvalue ) [ 0001111111111110000000000000000000000]
kernel_data_V_1_0_ret  (extractvalue ) [ 0000000000000000000000000000000000000]
kernel_data_V_1_1_ret  (extractvalue ) [ 0001111000000000000000000000000000000]
store_ln286            (store        ) [ 0000000000000000000000000000000000000]
kernel_data_V_1_2_ret  (extractvalue ) [ 0001111111100000000000000000000000000]
store_ln286            (store        ) [ 0000000000000000000000000000000000000]
kernel_data_V_1_4_ret  (extractvalue ) [ 0001111111111111110000000000000000000]
store_ln286            (store        ) [ 0000000000000000000000000000000000000]
kernel_data_V_1_5_ret  (extractvalue ) [ 0001111111111111111111000000000000000]
store_ln286            (store        ) [ 0000000000000000000000000000000000000]
kernel_data_V_1_7_ret  (extractvalue ) [ 0001111111111111111111111111110000000]
store_ln286            (store        ) [ 0000000000000000000000000000000000000]
kernel_data_V_1_8_ret  (extractvalue ) [ 0001111111111111111111111111111100000]
store_ln286            (store        ) [ 0000000000000000000000000000000000000]
br_ln289               (br           ) [ 0000000000000000000000000000000000000]
call_ret               (call         ) [ 0000000000000000000000000000000000000]
tmp_data_0_V           (extractvalue ) [ 0000000000000000000000000000000000000]
tmp_data_1_V           (extractvalue ) [ 0000000000000000000000000000000000000]
tmp_data_2_V           (extractvalue ) [ 0000000000000000000000000000000000000]
tmp_data_3_V           (extractvalue ) [ 0000000000000000000000000000000000000]
tmp_data_4_V           (extractvalue ) [ 0000000000000000000000000000000000000]
tmp_data_5_V           (extractvalue ) [ 0000000000000000000000000000000000000]
tmp_data_6_V           (extractvalue ) [ 0000000000000000000000000000000000000]
tmp_data_7_V           (extractvalue ) [ 0000000000000000000000000000000000000]
write_ln309            (write        ) [ 0000000000000000000000000000000000000]
br_ln310               (br           ) [ 0000000000000000000000000000000000000]
icmp_ln313             (icmp         ) [ 0000000000000000000000000000000000001]
br_ln313               (br           ) [ 0000000000000000000000000000000000000]
add_ln326              (add          ) [ 0000000000000000000000000000000000000]
store_ln326            (store        ) [ 0000000000000000000000000000000000000]
add_ln328              (add          ) [ 0000000000000000000000000000000000000]
select_ln328           (select       ) [ 0000000000000000000000000000000000000]
store_ln328            (store        ) [ 0000000000000000000000000000000000000]
br_ln0                 (br           ) [ 0000000000000000000000000000000000000]
store_ln315            (store        ) [ 0000000000000000000000000000000000000]
store_ln316            (store        ) [ 0000000000000000000000000000000000000]
icmp_ln317             (icmp         ) [ 0000000000000000000000000000000000001]
br_ln317               (br           ) [ 0000000000000000000000000000000000000]
add_ln321              (add          ) [ 0000000000000000000000000000000000000]
store_ln321            (store        ) [ 0000000000000000000000000000000000000]
add_ln323              (add          ) [ 0000000000000000000000000000000000000]
select_ln323           (select       ) [ 0000000000000000000000000000000000000]
br_ln0                 (br           ) [ 0000000000000000000000000000000000000]
store_ln318            (store        ) [ 0000000000000000000000000000000000000]
br_ln320               (br           ) [ 0000000000000000000000000000000000000]
storemerge             (phi          ) [ 0000000000000000000000000000000000000]
store_ln319            (store        ) [ 0000000000000000000000000000000000000]
br_ln325               (br           ) [ 0000000000000000000000000000000000000]
ret_ln330              (ret          ) [ 0000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_stream_V_data_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res_stream_V_data_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res_stream_V_data_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_stream_V_data_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_stream_V_data_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_stream_V_data_5_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_stream_V_data_6_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_stream_V_data_7_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_data_V_1_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_data_V_1_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_data_V_1_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_1_5">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_1_7">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_1_8">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="line_buffer_Array_V_0_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="line_buffer_Array_V_1232_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1232_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="sX">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="sY">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="pY">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="pX">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str278"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str279"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str280"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str281"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str282"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str283"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str285"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str286"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str287"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str288"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str289"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str290"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str292"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str293"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str294"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str295"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str296"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str297"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str299"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str300"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str301"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str302"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str303"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str304"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str306"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str307"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str308"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str309"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str310"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str311"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str313"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str314"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str315"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str316"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str317"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str318"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str320"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str321"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str322"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str323"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str324"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str325"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str327"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str328"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str329"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str330"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str331"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str332"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1004" name="in_elem_data_V_read_2_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_V_read_2/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln309_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="0" index="2" bw="16" slack="0"/>
<pin id="176" dir="0" index="3" bw="16" slack="0"/>
<pin id="177" dir="0" index="4" bw="16" slack="0"/>
<pin id="178" dir="0" index="5" bw="16" slack="0"/>
<pin id="179" dir="0" index="6" bw="16" slack="0"/>
<pin id="180" dir="0" index="7" bw="16" slack="0"/>
<pin id="181" dir="0" index="8" bw="16" slack="0"/>
<pin id="182" dir="0" index="9" bw="16" slack="0"/>
<pin id="183" dir="0" index="10" bw="16" slack="0"/>
<pin id="184" dir="0" index="11" bw="16" slack="0"/>
<pin id="185" dir="0" index="12" bw="16" slack="0"/>
<pin id="186" dir="0" index="13" bw="16" slack="0"/>
<pin id="187" dir="0" index="14" bw="16" slack="0"/>
<pin id="188" dir="0" index="15" bw="16" slack="0"/>
<pin id="189" dir="0" index="16" bw="16" slack="0"/>
<pin id="190" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln309/36 "/>
</bind>
</comp>

<comp id="200" class="1005" name="storemerge_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="202" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="storemerge_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/36 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="128" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="0"/>
<pin id="213" dir="0" index="2" bw="16" slack="0"/>
<pin id="214" dir="0" index="3" bw="16" slack="0"/>
<pin id="215" dir="0" index="4" bw="16" slack="0"/>
<pin id="216" dir="0" index="5" bw="16" slack="0"/>
<pin id="217" dir="0" index="6" bw="16" slack="0"/>
<pin id="218" dir="0" index="7" bw="16" slack="0"/>
<pin id="219" dir="0" index="8" bw="16" slack="0"/>
<pin id="220" dir="0" index="9" bw="16" slack="0"/>
<pin id="221" dir="1" index="10" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="call_ret19_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="144" slack="0"/>
<pin id="225" dir="0" index="1" bw="16" slack="0"/>
<pin id="226" dir="0" index="2" bw="16" slack="0"/>
<pin id="227" dir="0" index="3" bw="16" slack="0"/>
<pin id="228" dir="0" index="4" bw="16" slack="0"/>
<pin id="229" dir="0" index="5" bw="16" slack="0"/>
<pin id="230" dir="0" index="6" bw="16" slack="0"/>
<pin id="231" dir="0" index="7" bw="16" slack="0"/>
<pin id="232" dir="0" index="8" bw="16" slack="0"/>
<pin id="233" dir="0" index="9" bw="16" slack="0"/>
<pin id="234" dir="1" index="10" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret19/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sX_load_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_load/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln289_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sY_load_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_load/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln289_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_1/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="pY_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_load/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="31" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="0" index="3" bw="6" slack="0"/>
<pin id="268" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln289_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="31" slack="0"/>
<pin id="275" dir="0" index="1" bw="31" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_2/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="pX_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_load/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_56_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="31" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="0" index="2" bw="1" slack="0"/>
<pin id="287" dir="0" index="3" bw="6" slack="0"/>
<pin id="288" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_56/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln289_3_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="31" slack="0"/>
<pin id="295" dir="0" index="1" bw="31" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_3/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="and_ln289_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="and_ln289_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289_1/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="and_ln289_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289_2/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="kernel_data_V_1_1_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="0"/>
<pin id="319" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_1_load/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="kernel_data_V_1_2_load_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="0"/>
<pin id="324" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_2_load/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="kernel_data_V_1_4_load_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_4_load/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="kernel_data_V_1_5_load_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="0"/>
<pin id="334" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_5_load/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="kernel_data_V_1_7_load_load_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="0"/>
<pin id="339" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_7_load/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="kernel_data_V_1_8_load_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_8_load/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="kernel_data_V_1_6_ret_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="144" slack="0"/>
<pin id="349" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_6_ret/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="kernel_data_V_1_3_ret_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="144" slack="0"/>
<pin id="354" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_3_ret/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="kernel_data_V_1_0_ret_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="144" slack="0"/>
<pin id="359" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_0_ret/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="kernel_data_V_1_1_ret_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="144" slack="0"/>
<pin id="364" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_1_ret/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="store_ln286_store_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="0"/>
<pin id="369" dir="0" index="1" bw="16" slack="0"/>
<pin id="370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="kernel_data_V_1_2_ret_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="144" slack="0"/>
<pin id="375" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_2_ret/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln286_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="0"/>
<pin id="380" dir="0" index="1" bw="16" slack="0"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="kernel_data_V_1_4_ret_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="144" slack="0"/>
<pin id="386" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_4_ret/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln286_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="0"/>
<pin id="391" dir="0" index="1" bw="16" slack="0"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="kernel_data_V_1_5_ret_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="144" slack="0"/>
<pin id="397" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_5_ret/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="store_ln286_store_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="0"/>
<pin id="402" dir="0" index="1" bw="16" slack="0"/>
<pin id="403" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="kernel_data_V_1_7_ret_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="144" slack="0"/>
<pin id="408" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_7_ret/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln286_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="0"/>
<pin id="413" dir="0" index="1" bw="16" slack="0"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="kernel_data_V_1_8_ret_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="144" slack="0"/>
<pin id="419" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_8_ret/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln286_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="16" slack="0"/>
<pin id="424" dir="0" index="1" bw="16" slack="0"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_data_0_V_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="128" slack="0"/>
<pin id="430" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/36 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_data_1_V_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="128" slack="0"/>
<pin id="435" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/36 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_data_2_V_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="128" slack="0"/>
<pin id="440" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/36 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_data_3_V_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="128" slack="0"/>
<pin id="445" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/36 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_data_4_V_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="128" slack="0"/>
<pin id="450" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_4_V/36 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_data_5_V_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="128" slack="0"/>
<pin id="455" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_5_V/36 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_data_6_V_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="128" slack="0"/>
<pin id="460" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_6_V/36 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_data_7_V_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="128" slack="0"/>
<pin id="465" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_7_V/36 "/>
</bind>
</comp>

<comp id="468" class="1004" name="icmp_ln313_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="35"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln313/36 "/>
</bind>
</comp>

<comp id="473" class="1004" name="add_ln326_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="35"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln326/36 "/>
</bind>
</comp>

<comp id="478" class="1004" name="store_ln326_store_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="0"/>
<pin id="481" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln326/36 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln328_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="35"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln328/36 "/>
</bind>
</comp>

<comp id="489" class="1004" name="select_ln328_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="35"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="0" index="2" bw="32" slack="0"/>
<pin id="493" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln328/36 "/>
</bind>
</comp>

<comp id="496" class="1004" name="store_ln328_store_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="0"/>
<pin id="499" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln328/36 "/>
</bind>
</comp>

<comp id="502" class="1004" name="store_ln315_store_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln315/36 "/>
</bind>
</comp>

<comp id="508" class="1004" name="store_ln316_store_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/36 "/>
</bind>
</comp>

<comp id="514" class="1004" name="icmp_ln317_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="35"/>
<pin id="516" dir="0" index="1" bw="32" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln317/36 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln321_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="35"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/36 "/>
</bind>
</comp>

<comp id="524" class="1004" name="store_ln321_store_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/36 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln323_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="35"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln323/36 "/>
</bind>
</comp>

<comp id="535" class="1004" name="select_ln323_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="35"/>
<pin id="537" dir="0" index="1" bw="32" slack="0"/>
<pin id="538" dir="0" index="2" bw="32" slack="0"/>
<pin id="539" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln323/36 "/>
</bind>
</comp>

<comp id="543" class="1004" name="store_ln318_store_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="0"/>
<pin id="546" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln318/36 "/>
</bind>
</comp>

<comp id="549" class="1004" name="store_ln319_store_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="0"/>
<pin id="552" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/36 "/>
</bind>
</comp>

<comp id="555" class="1005" name="sX_load_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="35"/>
<pin id="557" dir="1" index="1" bw="32" slack="35"/>
</pin_list>
<bind>
<opset="sX_load "/>
</bind>
</comp>

<comp id="560" class="1005" name="icmp_ln289_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="35"/>
<pin id="562" dir="1" index="1" bw="1" slack="35"/>
</pin_list>
<bind>
<opset="icmp_ln289 "/>
</bind>
</comp>

<comp id="565" class="1005" name="sY_load_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="35"/>
<pin id="567" dir="1" index="1" bw="32" slack="35"/>
</pin_list>
<bind>
<opset="sY_load "/>
</bind>
</comp>

<comp id="570" class="1005" name="icmp_ln289_1_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="35"/>
<pin id="572" dir="1" index="1" bw="1" slack="35"/>
</pin_list>
<bind>
<opset="icmp_ln289_1 "/>
</bind>
</comp>

<comp id="575" class="1005" name="pY_load_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="35"/>
<pin id="577" dir="1" index="1" bw="32" slack="35"/>
</pin_list>
<bind>
<opset="pY_load "/>
</bind>
</comp>

<comp id="581" class="1005" name="pX_load_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="35"/>
<pin id="583" dir="1" index="1" bw="32" slack="35"/>
</pin_list>
<bind>
<opset="pX_load "/>
</bind>
</comp>

<comp id="587" class="1005" name="and_ln289_2_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="1"/>
<pin id="589" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln289_2 "/>
</bind>
</comp>

<comp id="591" class="1005" name="kernel_data_V_1_6_ret_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="16" slack="1"/>
<pin id="593" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_6_ret "/>
</bind>
</comp>

<comp id="596" class="1005" name="kernel_data_V_1_3_ret_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="16" slack="1"/>
<pin id="598" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_3_ret "/>
</bind>
</comp>

<comp id="601" class="1005" name="kernel_data_V_1_1_ret_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="16" slack="1"/>
<pin id="603" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_1_ret "/>
</bind>
</comp>

<comp id="606" class="1005" name="kernel_data_V_1_2_ret_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="16" slack="1"/>
<pin id="608" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_2_ret "/>
</bind>
</comp>

<comp id="611" class="1005" name="kernel_data_V_1_4_ret_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="16" slack="1"/>
<pin id="613" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_4_ret "/>
</bind>
</comp>

<comp id="616" class="1005" name="kernel_data_V_1_5_ret_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="1"/>
<pin id="618" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_5_ret "/>
</bind>
</comp>

<comp id="621" class="1005" name="kernel_data_V_1_7_ret_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="16" slack="1"/>
<pin id="623" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_7_ret "/>
</bind>
</comp>

<comp id="626" class="1005" name="kernel_data_V_1_8_ret_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="16" slack="1"/>
<pin id="628" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_8_ret "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="170"><net_src comp="156" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="191"><net_src comp="162" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="192"><net_src comp="2" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="194"><net_src comp="6" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="172" pin=4"/></net>

<net id="196"><net_src comp="10" pin="0"/><net_sink comp="172" pin=5"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="172" pin=6"/></net>

<net id="198"><net_src comp="14" pin="0"/><net_sink comp="172" pin=7"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="172" pin=8"/></net>

<net id="209"><net_src comp="56" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="222"><net_src comp="160" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="235"><net_src comp="158" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="236"><net_src comp="166" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="237"><net_src comp="30" pin="0"/><net_sink comp="223" pin=8"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="223" pin=9"/></net>

<net id="242"><net_src comp="34" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="42" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="36" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="42" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="38" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="44" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="259" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="46" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="272"><net_src comp="48" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="277"><net_src comp="263" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="50" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="40" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="44" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="279" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="291"><net_src comp="46" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="292"><net_src comp="48" pin="0"/><net_sink comp="283" pin=3"/></net>

<net id="297"><net_src comp="283" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="50" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="243" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="253" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="273" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="293" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="299" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="18" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="325"><net_src comp="20" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="223" pin=3"/></net>

<net id="330"><net_src comp="22" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="223" pin=4"/></net>

<net id="335"><net_src comp="24" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="223" pin=5"/></net>

<net id="340"><net_src comp="26" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="223" pin=6"/></net>

<net id="345"><net_src comp="28" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="223" pin=7"/></net>

<net id="350"><net_src comp="223" pin="10"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="210" pin=7"/></net>

<net id="355"><net_src comp="223" pin="10"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="210" pin=4"/></net>

<net id="360"><net_src comp="223" pin="10"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="365"><net_src comp="223" pin="10"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="371"><net_src comp="362" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="18" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="223" pin="10"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="210" pin=3"/></net>

<net id="382"><net_src comp="373" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="20" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="223" pin="10"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="210" pin=5"/></net>

<net id="393"><net_src comp="384" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="22" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="223" pin="10"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="210" pin=6"/></net>

<net id="404"><net_src comp="395" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="24" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="223" pin="10"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="210" pin=8"/></net>

<net id="415"><net_src comp="406" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="26" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="223" pin="10"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="210" pin=9"/></net>

<net id="426"><net_src comp="417" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="28" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="210" pin="10"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="172" pin=9"/></net>

<net id="436"><net_src comp="210" pin="10"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="172" pin=10"/></net>

<net id="441"><net_src comp="210" pin="10"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="172" pin=11"/></net>

<net id="446"><net_src comp="210" pin="10"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="172" pin=12"/></net>

<net id="451"><net_src comp="210" pin="10"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="172" pin=13"/></net>

<net id="456"><net_src comp="210" pin="10"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="172" pin=14"/></net>

<net id="461"><net_src comp="210" pin="10"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="172" pin=15"/></net>

<net id="466"><net_src comp="210" pin="10"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="172" pin=16"/></net>

<net id="472"><net_src comp="164" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="46" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="473" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="40" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="46" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="42" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="495"><net_src comp="484" pin="2"/><net_sink comp="489" pin=2"/></net>

<net id="500"><net_src comp="489" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="34" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="56" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="40" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="56" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="34" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="164" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="46" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="519" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="38" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="46" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="42" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="541"><net_src comp="530" pin="2"/><net_sink comp="535" pin=2"/></net>

<net id="542"><net_src comp="535" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="547"><net_src comp="56" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="38" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="203" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="36" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="558"><net_src comp="239" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="563"><net_src comp="243" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="568"><net_src comp="249" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="573"><net_src comp="253" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="578"><net_src comp="259" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="584"><net_src comp="279" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="590"><net_src comp="311" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="347" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="210" pin=7"/></net>

<net id="599"><net_src comp="352" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="210" pin=4"/></net>

<net id="604"><net_src comp="362" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="609"><net_src comp="373" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="210" pin=3"/></net>

<net id="614"><net_src comp="384" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="210" pin=5"/></net>

<net id="619"><net_src comp="395" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="210" pin=6"/></net>

<net id="624"><net_src comp="406" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="210" pin=8"/></net>

<net id="629"><net_src comp="417" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="210" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_elem_data_V_read | {}
	Port: res_stream_V_data_0_V | {36 }
	Port: res_stream_V_data_1_V | {36 }
	Port: res_stream_V_data_2_V | {36 }
	Port: res_stream_V_data_3_V | {36 }
	Port: res_stream_V_data_4_V | {36 }
	Port: res_stream_V_data_5_V | {36 }
	Port: res_stream_V_data_6_V | {36 }
	Port: res_stream_V_data_7_V | {36 }
	Port: kernel_data_V_1_1 | {2 }
	Port: kernel_data_V_1_2 | {2 }
	Port: kernel_data_V_1_4 | {2 }
	Port: kernel_data_V_1_5 | {2 }
	Port: kernel_data_V_1_7 | {2 }
	Port: kernel_data_V_1_8 | {2 }
	Port: line_buffer_Array_V_0_0 | {2 }
	Port: line_buffer_Array_V_1232_0 | {2 }
	Port: sX | {36 }
	Port: sY | {36 }
	Port: pY | {36 }
	Port: pX | {36 }
 - Input state : 
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : in_elem_data_V_read | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : res_stream_V_data_0_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : res_stream_V_data_1_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : res_stream_V_data_2_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : res_stream_V_data_3_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : res_stream_V_data_4_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : res_stream_V_data_5_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : res_stream_V_data_6_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : res_stream_V_data_7_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_1_1 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_1_2 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_1_4 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_1_5 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_1_7 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_1_8 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : line_buffer_Array_V_0_0 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : line_buffer_Array_V_1232_0 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : sX | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : sY | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : pY | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2> : pX | {1 }
  - Chain level:
	State 1
		icmp_ln289 : 1
		icmp_ln289_1 : 1
		tmp : 1
		icmp_ln289_2 : 2
		tmp_56 : 1
		icmp_ln289_3 : 2
		and_ln289 : 2
		and_ln289_1 : 3
		and_ln289_2 : 3
	State 2
		call_ret19 : 1
		kernel_data_V_1_6_ret : 2
		kernel_data_V_1_3_ret : 2
		kernel_data_V_1_0_ret : 2
		kernel_data_V_1_1_ret : 2
		store_ln286 : 3
		kernel_data_V_1_2_ret : 2
		store_ln286 : 3
		kernel_data_V_1_4_ret : 2
		store_ln286 : 3
		kernel_data_V_1_5_ret : 2
		store_ln286 : 3
		kernel_data_V_1_7_ret : 2
		store_ln286 : 3
		kernel_data_V_1_8_ret : 2
		store_ln286 : 3
		call_ret : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		tmp_data_0_V : 1
		tmp_data_1_V : 1
		tmp_data_2_V : 1
		tmp_data_3_V : 1
		tmp_data_4_V : 1
		tmp_data_5_V : 1
		tmp_data_6_V : 1
		tmp_data_7_V : 1
		write_ln309 : 2
		br_ln313 : 1
		store_ln326 : 1
		select_ln328 : 1
		store_ln328 : 2
		br_ln317 : 1
		store_ln321 : 1
		select_ln323 : 1
		storemerge : 2
		store_ln319 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                               Functional Unit                              |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   |  grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_210 |    2    | 10.2365 |   1109  |   1562  |
|          | call_ret19_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_223 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              add_ln326_fu_473                              |    0    |    0    |    0    |    39   |
|    add   |                              add_ln328_fu_484                              |    0    |    0    |    0    |    39   |
|          |                              add_ln321_fu_519                              |    0    |    0    |    0    |    39   |
|          |                              add_ln323_fu_530                              |    0    |    0    |    0    |    39   |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              icmp_ln289_fu_243                             |    0    |    0    |    0    |    18   |
|          |                             icmp_ln289_1_fu_253                            |    0    |    0    |    0    |    18   |
|   icmp   |                             icmp_ln289_2_fu_273                            |    0    |    0    |    0    |    18   |
|          |                             icmp_ln289_3_fu_293                            |    0    |    0    |    0    |    18   |
|          |                              icmp_ln313_fu_468                             |    0    |    0    |    0    |    18   |
|          |                              icmp_ln317_fu_514                             |    0    |    0    |    0    |    18   |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                             select_ln328_fu_489                            |    0    |    0    |    0    |    32   |
|          |                             select_ln323_fu_535                            |    0    |    0    |    0    |    32   |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              and_ln289_fu_299                              |    0    |    0    |    0    |    2    |
|    and   |                             and_ln289_1_fu_305                             |    0    |    0    |    0    |    2    |
|          |                             and_ln289_2_fu_311                             |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                      in_elem_data_V_read_2_read_fu_166                     |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                          write_ln309_write_fu_172                          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                                 tmp_fu_263                                 |    0    |    0    |    0    |    0    |
|          |                                tmp_56_fu_283                               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        kernel_data_V_1_6_ret_fu_347                        |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_1_3_ret_fu_352                        |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_1_0_ret_fu_357                        |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_1_1_ret_fu_362                        |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_1_2_ret_fu_373                        |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_1_4_ret_fu_384                        |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_1_5_ret_fu_395                        |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_1_7_ret_fu_406                        |    0    |    0    |    0    |    0    |
|extractvalue|                        kernel_data_V_1_8_ret_fu_417                        |    0    |    0    |    0    |    0    |
|          |                             tmp_data_0_V_fu_428                            |    0    |    0    |    0    |    0    |
|          |                             tmp_data_1_V_fu_433                            |    0    |    0    |    0    |    0    |
|          |                             tmp_data_2_V_fu_438                            |    0    |    0    |    0    |    0    |
|          |                             tmp_data_3_V_fu_443                            |    0    |    0    |    0    |    0    |
|          |                             tmp_data_4_V_fu_448                            |    0    |    0    |    0    |    0    |
|          |                             tmp_data_5_V_fu_453                            |    0    |    0    |    0    |    0    |
|          |                             tmp_data_6_V_fu_458                            |    0    |    0    |    0    |    0    |
|          |                             tmp_data_7_V_fu_463                            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                            |    2    | 10.2365 |   1109  |   1896  |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     and_ln289_2_reg_587     |    1   |
|     icmp_ln289_1_reg_570    |    1   |
|      icmp_ln289_reg_560     |    1   |
|kernel_data_V_1_1_ret_reg_601|   16   |
|kernel_data_V_1_2_ret_reg_606|   16   |
|kernel_data_V_1_3_ret_reg_596|   16   |
|kernel_data_V_1_4_ret_reg_611|   16   |
|kernel_data_V_1_5_ret_reg_616|   16   |
|kernel_data_V_1_6_ret_reg_591|   16   |
|kernel_data_V_1_7_ret_reg_621|   16   |
|kernel_data_V_1_8_ret_reg_626|   16   |
|       pX_load_reg_581       |   32   |
|       pY_load_reg_575       |   32   |
|       sX_load_reg_555       |   32   |
|       sY_load_reg_565       |   32   |
|      storemerge_reg_200     |   32   |
+-----------------------------+--------+
|            Total            |   291  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                    Comp                                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_210 |  p2  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_210 |  p3  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_210 |  p4  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_210 |  p5  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_210 |  p6  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_210 |  p7  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_210 |  p8  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_210 |  p9  |   2  |  16  |   32   ||    9    |
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                   Total                                   |      |      |      |   256  ||  14.152 ||    72   |
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |   10   |  1109  |  1896  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   72   |
|  Register |    -   |    -   |   291  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   24   |  1400  |  1968  |
+-----------+--------+--------+--------+--------+
