# Reading D:/quartus/modelsim_ase/tcl/vsim/pref.tcl 
# do registers_bank_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\quartus\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\quartus\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/darme/Desktop/registers_bank {C:/Users/darme/Desktop/registers_bank/registers_bank.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module registers_bank
# 
# Top level modules:
# 	registers_bank
# 
vsim work.registers_bank
# vsim work.registers_bank 
# Loading work.registers_bank
add wave -position end  sim:/registers_bank/Clock
add wave -position end  sim:/registers_bank/RegWrite
add wave -position end  sim:/registers_bank/Reset
add wave -position end  sim:/registers_bank/Reg1_read
add wave -position end  sim:/registers_bank/Reg2_read
add wave -position end  sim:/registers_bank/Reg1_write
add wave -position end  sim:/registers_bank/WriteData
add wave -position end  sim:/registers_bank/Data1
add wave -position end  sim:/registers_bank/Data2
force -freeze sim:/registers_bank/Clock 1 0, 0 {50 ps} -r 100
force -freeze sim:/registers_bank/Clock 0 0, 1 {50 ps} -r 100
force -freeze sim:/registers_bank/RegWrite 0 0
force -freeze sim:/registers_bank/Reset 1 0
run
run
force -freeze sim:/registers_bank/Reset 0 0
force -freeze sim:/registers_bank/WriteData 1 0
force -freeze sim:/registers_bank/Reg1_write 0 0
run
run
force -freeze sim:/registers_bank/RegWrite 1 0
run
run
