<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb_top_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="tb_top" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="1780347000fs"></ZoomStartTime>
      <ZoomEndTime time="1780527001fs"></ZoomEndTime>
      <Cursor1Time time="1780497000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="226"></NameColumnWidth>
      <ValueColumnWidth column_width="58"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="709" />
   <wave_markers>
      <marker time="1778055000" label="" />
   </wave_markers>
   <wvobject fp_name="/tb_top/resetn" type="logic">
      <obj_property name="ElementShortName">resetn</obj_property>
      <obj_property name="ObjectShortName">resetn</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/ds_allowin" type="logic">
      <obj_property name="ElementShortName">ds_allowin</obj_property>
      <obj_property name="ObjectShortName">ds_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/br_bus" type="array">
      <obj_property name="ElementShortName">br_bus[33:0]</obj_property>
      <obj_property name="ObjectShortName">br_bus[33:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/pre_fs_ready_go" type="logic">
      <obj_property name="ElementShortName">pre_fs_ready_go</obj_property>
      <obj_property name="ObjectShortName">pre_fs_ready_go</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/to_fs_valid" type="logic">
      <obj_property name="ElementShortName">to_fs_valid</obj_property>
      <obj_property name="ObjectShortName">to_fs_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/fs_allowin" type="logic">
      <obj_property name="ElementShortName">fs_allowin</obj_property>
      <obj_property name="ObjectShortName">fs_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/fs_to_ds_valid" type="logic">
      <obj_property name="ElementShortName">fs_to_ds_valid</obj_property>
      <obj_property name="ObjectShortName">fs_to_ds_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/fs_to_ds_bus" type="array">
      <obj_property name="ElementShortName">fs_to_ds_bus[97:0]</obj_property>
      <obj_property name="ObjectShortName">fs_to_ds_bus[97:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/fs_ready_go" type="logic">
      <obj_property name="ElementShortName">fs_ready_go</obj_property>
      <obj_property name="ObjectShortName">fs_ready_go</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/fs_to_ds_valid" type="logic">
      <obj_property name="ElementShortName">fs_to_ds_valid</obj_property>
      <obj_property name="ObjectShortName">fs_to_ds_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/fs_valid" type="logic">
      <obj_property name="ElementShortName">fs_valid</obj_property>
      <obj_property name="ObjectShortName">fs_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_ready_go" type="logic">
      <obj_property name="ElementShortName">ds_ready_go</obj_property>
      <obj_property name="ObjectShortName">ds_ready_go</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_allowin" type="logic">
      <obj_property name="ElementShortName">ds_allowin</obj_property>
      <obj_property name="ObjectShortName">ds_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_to_es_valid" type="logic">
      <obj_property name="ElementShortName">ds_to_es_valid</obj_property>
      <obj_property name="ObjectShortName">ds_to_es_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_valid" type="logic">
      <obj_property name="ElementShortName">ds_valid</obj_property>
      <obj_property name="ObjectShortName">ds_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/mult_div" type="array">
      <obj_property name="ElementShortName">mult_div[3:0]</obj_property>
      <obj_property name="ObjectShortName">mult_div[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/ws_ex" type="logic">
      <obj_property name="ElementShortName">ws_ex</obj_property>
      <obj_property name="ObjectShortName">ws_ex</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/div_ready_i" type="logic">
      <obj_property name="ElementShortName">div_ready_i</obj_property>
      <obj_property name="ObjectShortName">div_ready_i</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_ready_go" type="logic">
      <obj_property name="ElementShortName">es_ready_go</obj_property>
      <obj_property name="ObjectShortName">es_ready_go</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_allowin" type="logic">
      <obj_property name="ElementShortName">es_allowin</obj_property>
      <obj_property name="ObjectShortName">es_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_to_ms_valid" type="logic">
      <obj_property name="ElementShortName">es_to_ms_valid</obj_property>
      <obj_property name="ObjectShortName">es_to_ms_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_valid" type="logic">
      <obj_property name="ElementShortName">es_valid</obj_property>
      <obj_property name="ObjectShortName">es_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_ready_go" type="logic">
      <obj_property name="ElementShortName">ms_ready_go</obj_property>
      <obj_property name="ObjectShortName">ms_ready_go</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_allowin" type="logic">
      <obj_property name="ElementShortName">ms_allowin</obj_property>
      <obj_property name="ObjectShortName">ms_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ws_ex" type="logic">
      <obj_property name="ElementShortName">ws_ex</obj_property>
      <obj_property name="ObjectShortName">ws_ex</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_to_ws_valid" type="logic">
      <obj_property name="ElementShortName">ms_to_ws_valid</obj_property>
      <obj_property name="ObjectShortName">ms_to_ws_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_valid" type="logic">
      <obj_property name="ElementShortName">ms_valid</obj_property>
      <obj_property name="ObjectShortName">ms_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_ready_go" type="logic">
      <obj_property name="ElementShortName">ws_ready_go</obj_property>
      <obj_property name="ObjectShortName">ws_ready_go</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_allowin" type="logic">
      <obj_property name="ElementShortName">ws_allowin</obj_property>
      <obj_property name="ObjectShortName">ws_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/inst_sram_en" type="logic">
      <obj_property name="ElementShortName">inst_sram_en</obj_property>
      <obj_property name="ObjectShortName">inst_sram_en</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/inst_sram_wen" type="array">
      <obj_property name="ElementShortName">inst_sram_wen[3:0]</obj_property>
      <obj_property name="ObjectShortName">inst_sram_wen[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/inst_sram_addr" type="array">
      <obj_property name="ElementShortName">inst_sram_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst_sram_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/inst_sram_wdata" type="array">
      <obj_property name="ElementShortName">inst_sram_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst_sram_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/inst_sram_rdata" type="array">
      <obj_property name="ElementShortName">inst_sram_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst_sram_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_pc" type="array">
      <obj_property name="ElementShortName">es_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">es_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/data_sram_wen" type="array">
      <obj_property name="ElementShortName">data_sram_wen[3:0]</obj_property>
      <obj_property name="ObjectShortName">data_sram_wen[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/write_mem_data" type="array">
      <obj_property name="ElementShortName">write_mem_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">write_mem_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/write_mem_data" type="array">
      <obj_property name="ElementShortName">write_mem_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">write_mem_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_dest" type="array">
      <obj_property name="ElementShortName">es_dest[4:0]</obj_property>
      <obj_property name="ObjectShortName">es_dest[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_result" type="array">
      <obj_property name="ElementShortName">es_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">es_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_pc" type="array">
      <obj_property name="ElementShortName">ms_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ms_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_alu_result" type="array">
      <obj_property name="ElementShortName">ms_alu_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">ms_alu_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/data_sram_rdata" type="array">
      <obj_property name="ElementShortName">data_sram_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_sram_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_final_result" type="array">
      <obj_property name="ElementShortName">ms_final_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">ms_final_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/pre_fs_ready_go" type="logic">
      <obj_property name="ElementShortName">pre_fs_ready_go</obj_property>
      <obj_property name="ObjectShortName">pre_fs_ready_go</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/to_fs_valid" type="logic">
      <obj_property name="ElementShortName">to_fs_valid</obj_property>
      <obj_property name="ObjectShortName">to_fs_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/fs_ready_go" type="logic">
      <obj_property name="ElementShortName">fs_ready_go</obj_property>
      <obj_property name="ObjectShortName">fs_ready_go</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/to_fs_valid" type="logic">
      <obj_property name="ElementShortName">to_fs_valid</obj_property>
      <obj_property name="ObjectShortName">to_fs_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/seq_pc" type="array">
      <obj_property name="ElementShortName">seq_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">seq_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/nextpc" type="array">
      <obj_property name="ElementShortName">nextpc[31:0]</obj_property>
      <obj_property name="ObjectShortName">nextpc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/fs_pc" type="array">
      <obj_property name="ElementShortName">fs_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">fs_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/br_taken" type="logic">
      <obj_property name="ElementShortName">br_taken</obj_property>
      <obj_property name="ObjectShortName">br_taken</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/fs_valid" type="logic">
      <obj_property name="ElementShortName">fs_valid</obj_property>
      <obj_property name="ObjectShortName">fs_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_pc" type="array">
      <obj_property name="ElementShortName">ds_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ds_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ws_ex" type="logic">
      <obj_property name="ElementShortName">ws_ex</obj_property>
      <obj_property name="ObjectShortName">ws_ex</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/fs_to_ds_valid" type="logic">
      <obj_property name="ElementShortName">fs_to_ds_valid</obj_property>
      <obj_property name="ObjectShortName">fs_to_ds_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rs" type="array">
      <obj_property name="ElementShortName">rs[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/EXE_dest" type="array">
      <obj_property name="ElementShortName">EXE_dest[4:0]</obj_property>
      <obj_property name="ObjectShortName">EXE_dest[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rs_wait" type="logic">
      <obj_property name="ElementShortName">rs_wait</obj_property>
      <obj_property name="ObjectShortName">rs_wait</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/load_op" type="logic">
      <obj_property name="ElementShortName">load_op</obj_property>
      <obj_property name="ObjectShortName">load_op</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/es_load_op" type="logic">
      <obj_property name="ElementShortName">es_load_op</obj_property>
      <obj_property name="ObjectShortName">es_load_op</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/load_stall" type="logic">
      <obj_property name="ElementShortName">load_stall</obj_property>
      <obj_property name="ObjectShortName">load_stall</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_ready_go" type="logic">
      <obj_property name="ElementShortName">ds_ready_go</obj_property>
      <obj_property name="ObjectShortName">ds_ready_go</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/es_allowin" type="logic">
      <obj_property name="ElementShortName">es_allowin</obj_property>
      <obj_property name="ObjectShortName">es_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_allowin" type="logic">
      <obj_property name="ElementShortName">ds_allowin</obj_property>
      <obj_property name="ObjectShortName">ds_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_valid" type="logic">
      <obj_property name="ElementShortName">ds_valid</obj_property>
      <obj_property name="ObjectShortName">ds_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_pc" type="array">
      <obj_property name="ElementShortName">es_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">es_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_valid" type="logic">
      <obj_property name="ElementShortName">es_valid</obj_property>
      <obj_property name="ObjectShortName">es_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_pc" type="array">
      <obj_property name="ElementShortName">ms_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ms_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_valid" type="logic">
      <obj_property name="ElementShortName">ms_valid</obj_property>
      <obj_property name="ObjectShortName">ms_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_pc" type="array">
      <obj_property name="ElementShortName">ws_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ws_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_valid" type="logic">
      <obj_property name="ElementShortName">ws_valid</obj_property>
      <obj_property name="ObjectShortName">ws_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/load_stall" type="logic">
      <obj_property name="ElementShortName">load_stall</obj_property>
      <obj_property name="ObjectShortName">load_stall</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/br_taken" type="logic">
      <obj_property name="ElementShortName">br_taken</obj_property>
      <obj_property name="ObjectShortName">br_taken</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/br_stall" type="logic">
      <obj_property name="ElementShortName">br_stall</obj_property>
      <obj_property name="ObjectShortName">br_stall</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/br_target" type="array">
      <obj_property name="ElementShortName">br_target[31:0]</obj_property>
      <obj_property name="ObjectShortName">br_target[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/fs_inst" type="array">
      <obj_property name="ElementShortName">fs_inst[31:0]</obj_property>
      <obj_property name="ObjectShortName">fs_inst[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/led" type="array">
      <obj_property name="ElementShortName">led[15:0]</obj_property>
      <obj_property name="ObjectShortName">led[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/led_rg0" type="array">
      <obj_property name="ElementShortName">led_rg0[1:0]</obj_property>
      <obj_property name="ObjectShortName">led_rg0[1:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/led_rg1" type="array">
      <obj_property name="ElementShortName">led_rg1[1:0]</obj_property>
      <obj_property name="ObjectShortName">led_rg1[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/confreg/num_data" type="array">
      <obj_property name="ElementShortName">num_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">num_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/confreg/led_data" type="array">
      <obj_property name="ElementShortName">led_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">led_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/confreg/led_rg0_data" type="array">
      <obj_property name="ElementShortName">led_rg0_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">led_rg0_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/confreg/led_rg1_data" type="array">
      <obj_property name="ElementShortName">led_rg1_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">led_rg1_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/confreg/num_data" type="array">
      <obj_property name="ElementShortName">num_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">num_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/num_csn" type="array">
      <obj_property name="ElementShortName">num_csn[7:0]</obj_property>
      <obj_property name="ObjectShortName">num_csn[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/num_a_g" type="array">
      <obj_property name="ElementShortName">num_a_g[6:0]</obj_property>
      <obj_property name="ObjectShortName">num_a_g[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/switch" type="array">
      <obj_property name="ElementShortName">switch[7:0]</obj_property>
      <obj_property name="ObjectShortName">switch[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/btn_key_col" type="array">
      <obj_property name="ElementShortName">btn_key_col[3:0]</obj_property>
      <obj_property name="ObjectShortName">btn_key_col[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/btn_key_row" type="array">
      <obj_property name="ElementShortName">btn_key_row[3:0]</obj_property>
      <obj_property name="ObjectShortName">btn_key_row[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/btn_step" type="array">
      <obj_property name="ElementShortName">btn_step[1:0]</obj_property>
      <obj_property name="ObjectShortName">btn_step[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_clk" type="logic">
      <obj_property name="ElementShortName">soc_clk</obj_property>
      <obj_property name="ObjectShortName">soc_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/debug_wb_pc" type="array">
      <obj_property name="ElementShortName">debug_wb_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">debug_wb_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/debug_wb_rf_wen" type="array">
      <obj_property name="ElementShortName">debug_wb_rf_wen[3:0]</obj_property>
      <obj_property name="ObjectShortName">debug_wb_rf_wen[3:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/debug_wb_rf_wnum" type="array">
      <obj_property name="ElementShortName">debug_wb_rf_wnum[4:0]</obj_property>
      <obj_property name="ObjectShortName">debug_wb_rf_wnum[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/debug_wb_rf_wdata" type="array">
      <obj_property name="ElementShortName">debug_wb_rf_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">debug_wb_rf_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_to_ws_bus" type="array">
      <obj_property name="ElementShortName">ms_to_ws_bus[120:0]</obj_property>
      <obj_property name="ObjectShortName">ms_to_ws_bus[120:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/debug_wb_rf_wdata" type="array">
      <obj_property name="ElementShortName">debug_wb_rf_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">debug_wb_rf_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ms_to_ws_bus_r" type="array">
      <obj_property name="ElementShortName">ms_to_ws_bus_r[120:0]</obj_property>
      <obj_property name="ObjectShortName">ms_to_ws_bus_r[120:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ms_to_ws_bus_r" type="array">
      <obj_property name="ElementShortName">ms_to_ws_bus_r[120:0]</obj_property>
      <obj_property name="ObjectShortName">ms_to_ws_bus_r[120:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_final_result" type="array">
      <obj_property name="ElementShortName">ws_final_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">ws_final_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/u_alu/alu_op" type="array">
      <obj_property name="ElementShortName">alu_op[11:0]</obj_property>
      <obj_property name="ObjectShortName">alu_op[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/u_alu/op_sll" type="logic">
      <obj_property name="ElementShortName">op_sll</obj_property>
      <obj_property name="ObjectShortName">op_sll</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_pc" type="array">
      <obj_property name="ElementShortName">es_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">es_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/u_alu/op_srl" type="logic">
      <obj_property name="ElementShortName">op_srl</obj_property>
      <obj_property name="ObjectShortName">op_srl</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/u_alu/alu_src1" type="array">
      <obj_property name="ElementShortName">alu_src1[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_src1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/u_alu/alu_src2" type="array">
      <obj_property name="ElementShortName">alu_src2[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_src2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/u_alu/alu_result" type="array">
      <obj_property name="ElementShortName">alu_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_gr_we" type="logic">
      <obj_property name="ElementShortName">ms_gr_we</obj_property>
      <obj_property name="ObjectShortName">ms_gr_we</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_dest" type="array">
      <obj_property name="ElementShortName">ms_dest[4:0]</obj_property>
      <obj_property name="ObjectShortName">ms_dest[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/u_alu/op_add" type="logic">
      <obj_property name="ElementShortName">op_add</obj_property>
      <obj_property name="ObjectShortName">op_add</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/u_alu/add_sub_result" type="array">
      <obj_property name="ElementShortName">add_sub_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">add_sub_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_alu_result" type="array">
      <obj_property name="ElementShortName">ms_alu_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">ms_alu_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_pc" type="array">
      <obj_property name="ElementShortName">ms_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ms_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_res_from_mem" type="logic">
      <obj_property name="ElementShortName">ms_res_from_mem</obj_property>
      <obj_property name="ObjectShortName">ms_res_from_mem</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_to_ms_bus" type="array">
      <obj_property name="ElementShortName">es_to_ms_bus[192:0]</obj_property>
      <obj_property name="ObjectShortName">es_to_ms_bus[192:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/es_to_ms_bus" type="array">
      <obj_property name="ElementShortName">es_to_ms_bus[192:0]</obj_property>
      <obj_property name="ObjectShortName">es_to_ms_bus[192:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_res_from_mem" type="logic">
      <obj_property name="ElementShortName">es_res_from_mem</obj_property>
      <obj_property name="ObjectShortName">es_res_from_mem</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/u_alu/op_add" type="logic">
      <obj_property name="ElementShortName">op_add</obj_property>
      <obj_property name="ObjectShortName">op_add</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/u_alu/op_sll" type="logic">
      <obj_property name="ElementShortName">op_sll</obj_property>
      <obj_property name="ObjectShortName">op_sll</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/u_alu/op_lui" type="logic">
      <obj_property name="ElementShortName">op_lui</obj_property>
      <obj_property name="ObjectShortName">op_lui</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/u_alu/sr_result" type="array">
      <obj_property name="ElementShortName">sr_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">sr_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_alu_op" type="array">
      <obj_property name="ElementShortName">es_alu_op[11:0]</obj_property>
      <obj_property name="ObjectShortName">es_alu_op[11:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_alu_src1" type="array">
      <obj_property name="ElementShortName">es_alu_src1[31:0]</obj_property>
      <obj_property name="ObjectShortName">es_alu_src1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_alu_src2" type="array">
      <obj_property name="ElementShortName">es_alu_src2[31:0]</obj_property>
      <obj_property name="ObjectShortName">es_alu_src2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/u_alu/alu_op" type="array">
      <obj_property name="ElementShortName">alu_op[11:0]</obj_property>
      <obj_property name="ObjectShortName">alu_op[11:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/u_alu/alu_src1" type="array">
      <obj_property name="ElementShortName">alu_src1[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_src1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/u_alu/alu_src2" type="array">
      <obj_property name="ElementShortName">alu_src2[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_src2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/u_alu/alu_result" type="array">
      <obj_property name="ElementShortName">alu_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_load_op" type="logic">
      <obj_property name="ElementShortName">es_load_op</obj_property>
      <obj_property name="ObjectShortName">es_load_op</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/ds_to_es_bus" type="array">
      <obj_property name="ElementShortName">ds_to_es_bus[209:0]</obj_property>
      <obj_property name="ObjectShortName">ds_to_es_bus[209:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_to_es_bus" type="array">
      <obj_property name="ElementShortName">ds_to_es_bus[209:0]</obj_property>
      <obj_property name="ObjectShortName">ds_to_es_bus[209:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/load_op" type="logic">
      <obj_property name="ElementShortName">load_op</obj_property>
      <obj_property name="ObjectShortName">load_op</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/trace_ref" type="array">
      <obj_property name="ElementShortName">trace_ref[31:0]</obj_property>
      <obj_property name="ObjectShortName">trace_ref[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/trace_cmp_flag" type="logic">
      <obj_property name="ElementShortName">trace_cmp_flag</obj_property>
      <obj_property name="ObjectShortName">trace_cmp_flag</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/debug_end" type="logic">
      <obj_property name="ElementShortName">debug_end</obj_property>
      <obj_property name="ObjectShortName">debug_end</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/ref_wb_pc" type="array">
      <obj_property name="ElementShortName">ref_wb_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ref_wb_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/ref_wb_rf_wnum" type="array">
      <obj_property name="ElementShortName">ref_wb_rf_wnum[4:0]</obj_property>
      <obj_property name="ObjectShortName">ref_wb_rf_wnum[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/ref_wb_rf_wdata" type="array">
      <obj_property name="ElementShortName">ref_wb_rf_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">ref_wb_rf_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/debug_wb_rf_wdata_v" type="array">
      <obj_property name="ElementShortName">debug_wb_rf_wdata_v[31:0]</obj_property>
      <obj_property name="ObjectShortName">debug_wb_rf_wdata_v[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/ref_wb_rf_wdata_v" type="array">
      <obj_property name="ElementShortName">ref_wb_rf_wdata_v[31:0]</obj_property>
      <obj_property name="ObjectShortName">ref_wb_rf_wdata_v[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/debug_wb_err" type="logic">
      <obj_property name="ElementShortName">debug_wb_err</obj_property>
      <obj_property name="ObjectShortName">debug_wb_err</obj_property>
      <obj_property name="CustomSignalColor">#FF00FF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/err_count" type="array">
      <obj_property name="ElementShortName">err_count[7:0]</obj_property>
      <obj_property name="ObjectShortName">err_count[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/confreg_num_reg" type="array">
      <obj_property name="ElementShortName">confreg_num_reg[31:0]</obj_property>
      <obj_property name="ObjectShortName">confreg_num_reg[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/confreg_num_reg_r" type="array">
      <obj_property name="ElementShortName">confreg_num_reg_r[31:0]</obj_property>
      <obj_property name="ObjectShortName">confreg_num_reg_r[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/uart_display" type="logic">
      <obj_property name="ElementShortName">uart_display</obj_property>
      <obj_property name="ObjectShortName">uart_display</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/uart_data" type="array">
      <obj_property name="ElementShortName">uart_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">uart_data[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/global_err" type="logic">
      <obj_property name="ElementShortName">global_err</obj_property>
      <obj_property name="ObjectShortName">global_err</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/test_end" type="logic">
      <obj_property name="ElementShortName">test_end</obj_property>
      <obj_property name="ObjectShortName">test_end</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/es_allowin" type="logic">
      <obj_property name="ElementShortName">es_allowin</obj_property>
      <obj_property name="ObjectShortName">es_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_allowin" type="logic">
      <obj_property name="ElementShortName">ds_allowin</obj_property>
      <obj_property name="ObjectShortName">ds_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/fs_to_ds_valid" type="logic">
      <obj_property name="ElementShortName">fs_to_ds_valid</obj_property>
      <obj_property name="ObjectShortName">fs_to_ds_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/fs_to_ds_bus" type="array">
      <obj_property name="ElementShortName">fs_to_ds_bus[97:0]</obj_property>
      <obj_property name="ObjectShortName">fs_to_ds_bus[97:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_to_es_valid" type="logic">
      <obj_property name="ElementShortName">ds_to_es_valid</obj_property>
      <obj_property name="ObjectShortName">ds_to_es_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_to_es_bus" type="array">
      <obj_property name="ElementShortName">ds_to_es_bus[209:0]</obj_property>
      <obj_property name="ObjectShortName">ds_to_es_bus[209:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/br_bus" type="array">
      <obj_property name="ElementShortName">br_bus[33:0]</obj_property>
      <obj_property name="ObjectShortName">br_bus[33:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ws_to_rf_bus" type="array">
      <obj_property name="ElementShortName">ws_to_rf_bus[37:0]</obj_property>
      <obj_property name="ObjectShortName">ws_to_rf_bus[37:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/EXE_dest" type="array">
      <obj_property name="ElementShortName">EXE_dest[4:0]</obj_property>
      <obj_property name="ObjectShortName">EXE_dest[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/MEM_dest" type="array">
      <obj_property name="ElementShortName">MEM_dest[4:0]</obj_property>
      <obj_property name="ObjectShortName">MEM_dest[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/WB_dest" type="array">
      <obj_property name="ElementShortName">WB_dest[4:0]</obj_property>
      <obj_property name="ObjectShortName">WB_dest[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/es_load_op" type="logic">
      <obj_property name="ElementShortName">es_load_op</obj_property>
      <obj_property name="ObjectShortName">es_load_op</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_valid" type="logic">
      <obj_property name="ElementShortName">ds_valid</obj_property>
      <obj_property name="ObjectShortName">ds_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_ready_go" type="logic">
      <obj_property name="ElementShortName">ds_ready_go</obj_property>
      <obj_property name="ObjectShortName">ds_ready_go</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/fs_pc" type="array">
      <obj_property name="ElementShortName">fs_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">fs_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/fs_to_ds_bus_r" type="array">
      <obj_property name="ElementShortName">fs_to_ds_bus_r[97:0]</obj_property>
      <obj_property name="ObjectShortName">fs_to_ds_bus_r[97:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_inst" type="array">
      <obj_property name="ElementShortName">ds_inst[31:0]</obj_property>
      <obj_property name="ObjectShortName">ds_inst[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_pc" type="array">
      <obj_property name="ElementShortName">ds_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ds_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rf_we" type="logic">
      <obj_property name="ElementShortName">rf_we</obj_property>
      <obj_property name="ObjectShortName">rf_we</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rf_waddr" type="array">
      <obj_property name="ElementShortName">rf_waddr[4:0]</obj_property>
      <obj_property name="ObjectShortName">rf_waddr[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rf_wdata" type="array">
      <obj_property name="ElementShortName">rf_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">rf_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/br_stall" type="logic">
      <obj_property name="ElementShortName">br_stall</obj_property>
      <obj_property name="ObjectShortName">br_stall</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/load_stall" type="logic">
      <obj_property name="ElementShortName">load_stall</obj_property>
      <obj_property name="ObjectShortName">load_stall</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/br_taken" type="logic">
      <obj_property name="ElementShortName">br_taken</obj_property>
      <obj_property name="ObjectShortName">br_taken</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/br_target" type="array">
      <obj_property name="ElementShortName">br_target[31:0]</obj_property>
      <obj_property name="ObjectShortName">br_target[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/alu_op" type="array">
      <obj_property name="ElementShortName">alu_op[11:0]</obj_property>
      <obj_property name="ObjectShortName">alu_op[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/load_op" type="logic">
      <obj_property name="ElementShortName">load_op</obj_property>
      <obj_property name="ObjectShortName">load_op</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/src1_is_sa" type="logic">
      <obj_property name="ElementShortName">src1_is_sa</obj_property>
      <obj_property name="ObjectShortName">src1_is_sa</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/src1_is_pc" type="logic">
      <obj_property name="ElementShortName">src1_is_pc</obj_property>
      <obj_property name="ObjectShortName">src1_is_pc</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/src2_is_imm" type="logic">
      <obj_property name="ElementShortName">src2_is_imm</obj_property>
      <obj_property name="ObjectShortName">src2_is_imm</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/src2_is_8" type="logic">
      <obj_property name="ElementShortName">src2_is_8</obj_property>
      <obj_property name="ObjectShortName">src2_is_8</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/res_from_mem" type="logic">
      <obj_property name="ElementShortName">res_from_mem</obj_property>
      <obj_property name="ObjectShortName">res_from_mem</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/gr_we" type="logic">
      <obj_property name="ElementShortName">gr_we</obj_property>
      <obj_property name="ObjectShortName">gr_we</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/mem_we" type="logic">
      <obj_property name="ElementShortName">mem_we</obj_property>
      <obj_property name="ObjectShortName">mem_we</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/dest" type="array">
      <obj_property name="ElementShortName">dest[4:0]</obj_property>
      <obj_property name="ObjectShortName">dest[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/imm" type="array">
      <obj_property name="ElementShortName">imm[15:0]</obj_property>
      <obj_property name="ObjectShortName">imm[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rs_value" type="array">
      <obj_property name="ElementShortName">rs_value[31:0]</obj_property>
      <obj_property name="ObjectShortName">rs_value[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rt_value" type="array">
      <obj_property name="ElementShortName">rt_value[31:0]</obj_property>
      <obj_property name="ObjectShortName">rt_value[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/op" type="array">
      <obj_property name="ElementShortName">op[5:0]</obj_property>
      <obj_property name="ObjectShortName">op[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rs" type="array">
      <obj_property name="ElementShortName">rs[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rt" type="array">
      <obj_property name="ElementShortName">rt[4:0]</obj_property>
      <obj_property name="ObjectShortName">rt[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rd" type="array">
      <obj_property name="ElementShortName">rd[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/sa" type="array">
      <obj_property name="ElementShortName">sa[4:0]</obj_property>
      <obj_property name="ObjectShortName">sa[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/func" type="array">
      <obj_property name="ElementShortName">func[5:0]</obj_property>
      <obj_property name="ObjectShortName">func[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/jidx" type="array">
      <obj_property name="ElementShortName">jidx[25:0]</obj_property>
      <obj_property name="ObjectShortName">jidx[25:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/op_d" type="array">
      <obj_property name="ElementShortName">op_d[63:0]</obj_property>
      <obj_property name="ObjectShortName">op_d[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rs_d" type="array">
      <obj_property name="ElementShortName">rs_d[31:0]</obj_property>
      <obj_property name="ObjectShortName">rs_d[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rt_d" type="array">
      <obj_property name="ElementShortName">rt_d[31:0]</obj_property>
      <obj_property name="ObjectShortName">rt_d[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rd_d" type="array">
      <obj_property name="ElementShortName">rd_d[31:0]</obj_property>
      <obj_property name="ObjectShortName">rd_d[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/sa_d" type="array">
      <obj_property name="ElementShortName">sa_d[31:0]</obj_property>
      <obj_property name="ObjectShortName">sa_d[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/func_d" type="array">
      <obj_property name="ElementShortName">func_d[63:0]</obj_property>
      <obj_property name="ObjectShortName">func_d[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_addu" type="logic">
      <obj_property name="ElementShortName">inst_addu</obj_property>
      <obj_property name="ObjectShortName">inst_addu</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_subu" type="logic">
      <obj_property name="ElementShortName">inst_subu</obj_property>
      <obj_property name="ObjectShortName">inst_subu</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_slt" type="logic">
      <obj_property name="ElementShortName">inst_slt</obj_property>
      <obj_property name="ObjectShortName">inst_slt</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_sltu" type="logic">
      <obj_property name="ElementShortName">inst_sltu</obj_property>
      <obj_property name="ObjectShortName">inst_sltu</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_and" type="logic">
      <obj_property name="ElementShortName">inst_and</obj_property>
      <obj_property name="ObjectShortName">inst_and</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_or" type="logic">
      <obj_property name="ElementShortName">inst_or</obj_property>
      <obj_property name="ObjectShortName">inst_or</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_xor" type="logic">
      <obj_property name="ElementShortName">inst_xor</obj_property>
      <obj_property name="ObjectShortName">inst_xor</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_nor" type="logic">
      <obj_property name="ElementShortName">inst_nor</obj_property>
      <obj_property name="ObjectShortName">inst_nor</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_sll" type="logic">
      <obj_property name="ElementShortName">inst_sll</obj_property>
      <obj_property name="ObjectShortName">inst_sll</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_srl" type="logic">
      <obj_property name="ElementShortName">inst_srl</obj_property>
      <obj_property name="ObjectShortName">inst_srl</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_sra" type="logic">
      <obj_property name="ElementShortName">inst_sra</obj_property>
      <obj_property name="ObjectShortName">inst_sra</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_addiu" type="logic">
      <obj_property name="ElementShortName">inst_addiu</obj_property>
      <obj_property name="ObjectShortName">inst_addiu</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_lui" type="logic">
      <obj_property name="ElementShortName">inst_lui</obj_property>
      <obj_property name="ObjectShortName">inst_lui</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_lw" type="logic">
      <obj_property name="ElementShortName">inst_lw</obj_property>
      <obj_property name="ObjectShortName">inst_lw</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_sw" type="logic">
      <obj_property name="ElementShortName">inst_sw</obj_property>
      <obj_property name="ObjectShortName">inst_sw</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_beq" type="logic">
      <obj_property name="ElementShortName">inst_beq</obj_property>
      <obj_property name="ObjectShortName">inst_beq</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_bne" type="logic">
      <obj_property name="ElementShortName">inst_bne</obj_property>
      <obj_property name="ObjectShortName">inst_bne</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_jal" type="logic">
      <obj_property name="ElementShortName">inst_jal</obj_property>
      <obj_property name="ObjectShortName">inst_jal</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_jr" type="logic">
      <obj_property name="ElementShortName">inst_jr</obj_property>
      <obj_property name="ObjectShortName">inst_jr</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/dst_is_r31" type="logic">
      <obj_property name="ElementShortName">dst_is_r31</obj_property>
      <obj_property name="ObjectShortName">dst_is_r31</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/dst_is_rt" type="logic">
      <obj_property name="ElementShortName">dst_is_rt</obj_property>
      <obj_property name="ObjectShortName">dst_is_rt</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rf_raddr1" type="array">
      <obj_property name="ElementShortName">rf_raddr1[4:0]</obj_property>
      <obj_property name="ObjectShortName">rf_raddr1[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rf_rdata1" type="array">
      <obj_property name="ElementShortName">rf_rdata1[31:0]</obj_property>
      <obj_property name="ObjectShortName">rf_rdata1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rf_raddr2" type="array">
      <obj_property name="ElementShortName">rf_raddr2[4:0]</obj_property>
      <obj_property name="ObjectShortName">rf_raddr2[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rf_rdata2" type="array">
      <obj_property name="ElementShortName">rf_rdata2[31:0]</obj_property>
      <obj_property name="ObjectShortName">rf_rdata2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rs_eq_rt" type="logic">
      <obj_property name="ElementShortName">rs_eq_rt</obj_property>
      <obj_property name="ObjectShortName">rs_eq_rt</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/src1_no_rs" type="logic">
      <obj_property name="ElementShortName">src1_no_rs</obj_property>
      <obj_property name="ObjectShortName">src1_no_rs</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/src2_no_rt" type="logic">
      <obj_property name="ElementShortName">src2_no_rt</obj_property>
      <obj_property name="ObjectShortName">src2_no_rt</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/no_rs_rt" type="logic">
      <obj_property name="ElementShortName">no_rs_rt</obj_property>
      <obj_property name="ObjectShortName">no_rs_rt</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rs_wait" type="logic">
      <obj_property name="ElementShortName">rs_wait</obj_property>
      <obj_property name="ObjectShortName">rs_wait</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rt_wait" type="logic">
      <obj_property name="ElementShortName">rt_wait</obj_property>
      <obj_property name="ObjectShortName">rt_wait</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_no_dest" type="logic">
      <obj_property name="ElementShortName">inst_no_dest</obj_property>
      <obj_property name="ObjectShortName">inst_no_dest</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/es_allowin" type="logic">
      <obj_property name="ElementShortName">es_allowin</obj_property>
      <obj_property name="ObjectShortName">es_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_allowin" type="logic">
      <obj_property name="ElementShortName">ds_allowin</obj_property>
      <obj_property name="ObjectShortName">ds_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/fs_to_ds_valid" type="logic">
      <obj_property name="ElementShortName">fs_to_ds_valid</obj_property>
      <obj_property name="ObjectShortName">fs_to_ds_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/fs_to_ds_bus" type="array">
      <obj_property name="ElementShortName">fs_to_ds_bus[97:0]</obj_property>
      <obj_property name="ObjectShortName">fs_to_ds_bus[97:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_to_es_valid" type="logic">
      <obj_property name="ElementShortName">ds_to_es_valid</obj_property>
      <obj_property name="ObjectShortName">ds_to_es_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_to_es_bus" type="array">
      <obj_property name="ElementShortName">ds_to_es_bus[209:0]</obj_property>
      <obj_property name="ObjectShortName">ds_to_es_bus[209:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/br_bus" type="array">
      <obj_property name="ElementShortName">br_bus[33:0]</obj_property>
      <obj_property name="ObjectShortName">br_bus[33:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ws_to_rf_bus" type="array">
      <obj_property name="ElementShortName">ws_to_rf_bus[37:0]</obj_property>
      <obj_property name="ObjectShortName">ws_to_rf_bus[37:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/EXE_dest" type="array">
      <obj_property name="ElementShortName">EXE_dest[4:0]</obj_property>
      <obj_property name="ObjectShortName">EXE_dest[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/MEM_dest" type="array">
      <obj_property name="ElementShortName">MEM_dest[4:0]</obj_property>
      <obj_property name="ObjectShortName">MEM_dest[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/WB_dest" type="array">
      <obj_property name="ElementShortName">WB_dest[4:0]</obj_property>
      <obj_property name="ObjectShortName">WB_dest[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/es_load_op" type="logic">
      <obj_property name="ElementShortName">es_load_op</obj_property>
      <obj_property name="ObjectShortName">es_load_op</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/EXE_result" type="array">
      <obj_property name="ElementShortName">EXE_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">EXE_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/MEM_result" type="array">
      <obj_property name="ElementShortName">MEM_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">MEM_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/WB_result" type="array">
      <obj_property name="ElementShortName">WB_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">WB_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_valid" type="logic">
      <obj_property name="ElementShortName">ds_valid</obj_property>
      <obj_property name="ObjectShortName">ds_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_ready_go" type="logic">
      <obj_property name="ElementShortName">ds_ready_go</obj_property>
      <obj_property name="ObjectShortName">ds_ready_go</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/fs_pc" type="array">
      <obj_property name="ElementShortName">fs_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">fs_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/fs_to_ds_bus_r" type="array">
      <obj_property name="ElementShortName">fs_to_ds_bus_r[97:0]</obj_property>
      <obj_property name="ObjectShortName">fs_to_ds_bus_r[97:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_inst" type="array">
      <obj_property name="ElementShortName">ds_inst[31:0]</obj_property>
      <obj_property name="ObjectShortName">ds_inst[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_pc" type="array">
      <obj_property name="ElementShortName">ds_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ds_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rf_we" type="logic">
      <obj_property name="ElementShortName">rf_we</obj_property>
      <obj_property name="ObjectShortName">rf_we</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rf_waddr" type="array">
      <obj_property name="ElementShortName">rf_waddr[4:0]</obj_property>
      <obj_property name="ObjectShortName">rf_waddr[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rf_wdata" type="array">
      <obj_property name="ElementShortName">rf_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">rf_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/br_stall" type="logic">
      <obj_property name="ElementShortName">br_stall</obj_property>
      <obj_property name="ObjectShortName">br_stall</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/load_stall" type="logic">
      <obj_property name="ElementShortName">load_stall</obj_property>
      <obj_property name="ObjectShortName">load_stall</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/br_taken" type="logic">
      <obj_property name="ElementShortName">br_taken</obj_property>
      <obj_property name="ObjectShortName">br_taken</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/br_target" type="array">
      <obj_property name="ElementShortName">br_target[31:0]</obj_property>
      <obj_property name="ObjectShortName">br_target[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/alu_op" type="array">
      <obj_property name="ElementShortName">alu_op[11:0]</obj_property>
      <obj_property name="ObjectShortName">alu_op[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/load_op" type="logic">
      <obj_property name="ElementShortName">load_op</obj_property>
      <obj_property name="ObjectShortName">load_op</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/src1_is_sa" type="logic">
      <obj_property name="ElementShortName">src1_is_sa</obj_property>
      <obj_property name="ObjectShortName">src1_is_sa</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/src1_is_pc" type="logic">
      <obj_property name="ElementShortName">src1_is_pc</obj_property>
      <obj_property name="ObjectShortName">src1_is_pc</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/src2_is_imm" type="logic">
      <obj_property name="ElementShortName">src2_is_imm</obj_property>
      <obj_property name="ObjectShortName">src2_is_imm</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/src2_is_8" type="logic">
      <obj_property name="ElementShortName">src2_is_8</obj_property>
      <obj_property name="ObjectShortName">src2_is_8</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/res_from_mem" type="logic">
      <obj_property name="ElementShortName">res_from_mem</obj_property>
      <obj_property name="ObjectShortName">res_from_mem</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/gr_we" type="logic">
      <obj_property name="ElementShortName">gr_we</obj_property>
      <obj_property name="ObjectShortName">gr_we</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/mem_we" type="logic">
      <obj_property name="ElementShortName">mem_we</obj_property>
      <obj_property name="ObjectShortName">mem_we</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/dest" type="array">
      <obj_property name="ElementShortName">dest[4:0]</obj_property>
      <obj_property name="ObjectShortName">dest[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/imm" type="array">
      <obj_property name="ElementShortName">imm[15:0]</obj_property>
      <obj_property name="ObjectShortName">imm[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rs_value" type="array">
      <obj_property name="ElementShortName">rs_value[31:0]</obj_property>
      <obj_property name="ObjectShortName">rs_value[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rt_value" type="array">
      <obj_property name="ElementShortName">rt_value[31:0]</obj_property>
      <obj_property name="ObjectShortName">rt_value[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/src2_is_imm_zero_expand" type="logic">
      <obj_property name="ElementShortName">src2_is_imm_zero_expand</obj_property>
      <obj_property name="ObjectShortName">src2_is_imm_zero_expand</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/mult_div" type="array">
      <obj_property name="ElementShortName">mult_div[3:0]</obj_property>
      <obj_property name="ObjectShortName">mult_div[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/mf_mt" type="array">
      <obj_property name="ElementShortName">mf_mt[3:0]</obj_property>
      <obj_property name="ObjectShortName">mf_mt[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/op" type="array">
      <obj_property name="ElementShortName">op[5:0]</obj_property>
      <obj_property name="ObjectShortName">op[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rs" type="array">
      <obj_property name="ElementShortName">rs[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rt" type="array">
      <obj_property name="ElementShortName">rt[4:0]</obj_property>
      <obj_property name="ObjectShortName">rt[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rd" type="array">
      <obj_property name="ElementShortName">rd[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/sa" type="array">
      <obj_property name="ElementShortName">sa[4:0]</obj_property>
      <obj_property name="ObjectShortName">sa[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/func" type="array">
      <obj_property name="ElementShortName">func[5:0]</obj_property>
      <obj_property name="ObjectShortName">func[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/jidx" type="array">
      <obj_property name="ElementShortName">jidx[25:0]</obj_property>
      <obj_property name="ObjectShortName">jidx[25:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/op_d" type="array">
      <obj_property name="ElementShortName">op_d[63:0]</obj_property>
      <obj_property name="ObjectShortName">op_d[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rs_d" type="array">
      <obj_property name="ElementShortName">rs_d[31:0]</obj_property>
      <obj_property name="ObjectShortName">rs_d[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rt_d" type="array">
      <obj_property name="ElementShortName">rt_d[31:0]</obj_property>
      <obj_property name="ObjectShortName">rt_d[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rd_d" type="array">
      <obj_property name="ElementShortName">rd_d[31:0]</obj_property>
      <obj_property name="ObjectShortName">rd_d[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/sa_d" type="array">
      <obj_property name="ElementShortName">sa_d[31:0]</obj_property>
      <obj_property name="ObjectShortName">sa_d[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/func_d" type="array">
      <obj_property name="ElementShortName">func_d[63:0]</obj_property>
      <obj_property name="ObjectShortName">func_d[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_add" type="logic">
      <obj_property name="ElementShortName">inst_add</obj_property>
      <obj_property name="ObjectShortName">inst_add</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_addu" type="logic">
      <obj_property name="ElementShortName">inst_addu</obj_property>
      <obj_property name="ObjectShortName">inst_addu</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_sub" type="logic">
      <obj_property name="ElementShortName">inst_sub</obj_property>
      <obj_property name="ObjectShortName">inst_sub</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_subu" type="logic">
      <obj_property name="ElementShortName">inst_subu</obj_property>
      <obj_property name="ObjectShortName">inst_subu</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_slt" type="logic">
      <obj_property name="ElementShortName">inst_slt</obj_property>
      <obj_property name="ObjectShortName">inst_slt</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_slti" type="logic">
      <obj_property name="ElementShortName">inst_slti</obj_property>
      <obj_property name="ObjectShortName">inst_slti</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_sltu" type="logic">
      <obj_property name="ElementShortName">inst_sltu</obj_property>
      <obj_property name="ObjectShortName">inst_sltu</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_sltiu" type="logic">
      <obj_property name="ElementShortName">inst_sltiu</obj_property>
      <obj_property name="ObjectShortName">inst_sltiu</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_and" type="logic">
      <obj_property name="ElementShortName">inst_and</obj_property>
      <obj_property name="ObjectShortName">inst_and</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_andi" type="logic">
      <obj_property name="ElementShortName">inst_andi</obj_property>
      <obj_property name="ObjectShortName">inst_andi</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_or" type="logic">
      <obj_property name="ElementShortName">inst_or</obj_property>
      <obj_property name="ObjectShortName">inst_or</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_ori" type="logic">
      <obj_property name="ElementShortName">inst_ori</obj_property>
      <obj_property name="ObjectShortName">inst_ori</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_xor" type="logic">
      <obj_property name="ElementShortName">inst_xor</obj_property>
      <obj_property name="ObjectShortName">inst_xor</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_xori" type="logic">
      <obj_property name="ElementShortName">inst_xori</obj_property>
      <obj_property name="ObjectShortName">inst_xori</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_nor" type="logic">
      <obj_property name="ElementShortName">inst_nor</obj_property>
      <obj_property name="ObjectShortName">inst_nor</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_sll" type="logic">
      <obj_property name="ElementShortName">inst_sll</obj_property>
      <obj_property name="ObjectShortName">inst_sll</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_sllv" type="logic">
      <obj_property name="ElementShortName">inst_sllv</obj_property>
      <obj_property name="ObjectShortName">inst_sllv</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_srl" type="logic">
      <obj_property name="ElementShortName">inst_srl</obj_property>
      <obj_property name="ObjectShortName">inst_srl</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_sra" type="logic">
      <obj_property name="ElementShortName">inst_sra</obj_property>
      <obj_property name="ObjectShortName">inst_sra</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_srav" type="logic">
      <obj_property name="ElementShortName">inst_srav</obj_property>
      <obj_property name="ObjectShortName">inst_srav</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_addi" type="logic">
      <obj_property name="ElementShortName">inst_addi</obj_property>
      <obj_property name="ObjectShortName">inst_addi</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_addiu" type="logic">
      <obj_property name="ElementShortName">inst_addiu</obj_property>
      <obj_property name="ObjectShortName">inst_addiu</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_lui" type="logic">
      <obj_property name="ElementShortName">inst_lui</obj_property>
      <obj_property name="ObjectShortName">inst_lui</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_lw" type="logic">
      <obj_property name="ElementShortName">inst_lw</obj_property>
      <obj_property name="ObjectShortName">inst_lw</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_sw" type="logic">
      <obj_property name="ElementShortName">inst_sw</obj_property>
      <obj_property name="ObjectShortName">inst_sw</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_beq" type="logic">
      <obj_property name="ElementShortName">inst_beq</obj_property>
      <obj_property name="ObjectShortName">inst_beq</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_bne" type="logic">
      <obj_property name="ElementShortName">inst_bne</obj_property>
      <obj_property name="ObjectShortName">inst_bne</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_jal" type="logic">
      <obj_property name="ElementShortName">inst_jal</obj_property>
      <obj_property name="ObjectShortName">inst_jal</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_jr" type="logic">
      <obj_property name="ElementShortName">inst_jr</obj_property>
      <obj_property name="ObjectShortName">inst_jr</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_mult" type="logic">
      <obj_property name="ElementShortName">inst_mult</obj_property>
      <obj_property name="ObjectShortName">inst_mult</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_multu" type="logic">
      <obj_property name="ElementShortName">inst_multu</obj_property>
      <obj_property name="ObjectShortName">inst_multu</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_div" type="logic">
      <obj_property name="ElementShortName">inst_div</obj_property>
      <obj_property name="ObjectShortName">inst_div</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_divu" type="logic">
      <obj_property name="ElementShortName">inst_divu</obj_property>
      <obj_property name="ObjectShortName">inst_divu</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_mfhi" type="logic">
      <obj_property name="ElementShortName">inst_mfhi</obj_property>
      <obj_property name="ObjectShortName">inst_mfhi</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_mflo" type="logic">
      <obj_property name="ElementShortName">inst_mflo</obj_property>
      <obj_property name="ObjectShortName">inst_mflo</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_mthi" type="logic">
      <obj_property name="ElementShortName">inst_mthi</obj_property>
      <obj_property name="ObjectShortName">inst_mthi</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_mtlo" type="logic">
      <obj_property name="ElementShortName">inst_mtlo</obj_property>
      <obj_property name="ObjectShortName">inst_mtlo</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_bgez" type="logic">
      <obj_property name="ElementShortName">inst_bgez</obj_property>
      <obj_property name="ObjectShortName">inst_bgez</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_bgtz" type="logic">
      <obj_property name="ElementShortName">inst_bgtz</obj_property>
      <obj_property name="ObjectShortName">inst_bgtz</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_blez" type="logic">
      <obj_property name="ElementShortName">inst_blez</obj_property>
      <obj_property name="ObjectShortName">inst_blez</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_bltz" type="logic">
      <obj_property name="ElementShortName">inst_bltz</obj_property>
      <obj_property name="ObjectShortName">inst_bltz</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_bgezal" type="logic">
      <obj_property name="ElementShortName">inst_bgezal</obj_property>
      <obj_property name="ObjectShortName">inst_bgezal</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_bltzal" type="logic">
      <obj_property name="ElementShortName">inst_bltzal</obj_property>
      <obj_property name="ObjectShortName">inst_bltzal</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_j" type="logic">
      <obj_property name="ElementShortName">inst_j</obj_property>
      <obj_property name="ObjectShortName">inst_j</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_jalr" type="logic">
      <obj_property name="ElementShortName">inst_jalr</obj_property>
      <obj_property name="ObjectShortName">inst_jalr</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_lb" type="logic">
      <obj_property name="ElementShortName">inst_lb</obj_property>
      <obj_property name="ObjectShortName">inst_lb</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_lbu" type="logic">
      <obj_property name="ElementShortName">inst_lbu</obj_property>
      <obj_property name="ObjectShortName">inst_lbu</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_lh" type="logic">
      <obj_property name="ElementShortName">inst_lh</obj_property>
      <obj_property name="ObjectShortName">inst_lh</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_lhu" type="logic">
      <obj_property name="ElementShortName">inst_lhu</obj_property>
      <obj_property name="ObjectShortName">inst_lhu</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_lwl" type="logic">
      <obj_property name="ElementShortName">inst_lwl</obj_property>
      <obj_property name="ObjectShortName">inst_lwl</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_lwr" type="logic">
      <obj_property name="ElementShortName">inst_lwr</obj_property>
      <obj_property name="ObjectShortName">inst_lwr</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_sb" type="logic">
      <obj_property name="ElementShortName">inst_sb</obj_property>
      <obj_property name="ObjectShortName">inst_sb</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_sh" type="logic">
      <obj_property name="ElementShortName">inst_sh</obj_property>
      <obj_property name="ObjectShortName">inst_sh</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_swl" type="logic">
      <obj_property name="ElementShortName">inst_swl</obj_property>
      <obj_property name="ObjectShortName">inst_swl</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_swr" type="logic">
      <obj_property name="ElementShortName">inst_swr</obj_property>
      <obj_property name="ObjectShortName">inst_swr</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/dst_is_r31" type="logic">
      <obj_property name="ElementShortName">dst_is_r31</obj_property>
      <obj_property name="ObjectShortName">dst_is_r31</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/dst_is_rt" type="logic">
      <obj_property name="ElementShortName">dst_is_rt</obj_property>
      <obj_property name="ObjectShortName">dst_is_rt</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rf_raddr1" type="array">
      <obj_property name="ElementShortName">rf_raddr1[4:0]</obj_property>
      <obj_property name="ObjectShortName">rf_raddr1[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rf_rdata1" type="array">
      <obj_property name="ElementShortName">rf_rdata1[31:0]</obj_property>
      <obj_property name="ObjectShortName">rf_rdata1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rf_raddr2" type="array">
      <obj_property name="ElementShortName">rf_raddr2[4:0]</obj_property>
      <obj_property name="ObjectShortName">rf_raddr2[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rf_rdata2" type="array">
      <obj_property name="ElementShortName">rf_rdata2[31:0]</obj_property>
      <obj_property name="ObjectShortName">rf_rdata2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rs_eq_rt" type="logic">
      <obj_property name="ElementShortName">rs_eq_rt</obj_property>
      <obj_property name="ObjectShortName">rs_eq_rt</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/mem_control" type="array">
      <obj_property name="ElementShortName">mem_control[11:0]</obj_property>
      <obj_property name="ObjectShortName">mem_control[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/src1_no_rs" type="logic">
      <obj_property name="ElementShortName">src1_no_rs</obj_property>
      <obj_property name="ObjectShortName">src1_no_rs</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/src2_no_rt" type="logic">
      <obj_property name="ElementShortName">src2_no_rt</obj_property>
      <obj_property name="ObjectShortName">src2_no_rt</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/no_rs_rt" type="logic">
      <obj_property name="ElementShortName">no_rs_rt</obj_property>
      <obj_property name="ObjectShortName">no_rs_rt</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rs_wait" type="logic">
      <obj_property name="ElementShortName">rs_wait</obj_property>
      <obj_property name="ObjectShortName">rs_wait</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rt_wait" type="logic">
      <obj_property name="ElementShortName">rt_wait</obj_property>
      <obj_property name="ObjectShortName">rt_wait</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_no_dest" type="logic">
      <obj_property name="ElementShortName">inst_no_dest</obj_property>
      <obj_property name="ObjectShortName">inst_no_dest</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rsbgez" type="logic">
      <obj_property name="ElementShortName">rsbgez</obj_property>
      <obj_property name="ObjectShortName">rsbgez</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rsbgtz" type="logic">
      <obj_property name="ElementShortName">rsbgtz</obj_property>
      <obj_property name="ObjectShortName">rsbgtz</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rsblez" type="logic">
      <obj_property name="ElementShortName">rsblez</obj_property>
      <obj_property name="ObjectShortName">rsblez</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rsbltz" type="logic">
      <obj_property name="ElementShortName">rsbltz</obj_property>
      <obj_property name="ObjectShortName">rsbltz</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_srlv" type="logic">
      <obj_property name="ElementShortName">inst_srlv</obj_property>
      <obj_property name="ObjectShortName">inst_srlv</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/ms_allowin" type="logic">
      <obj_property name="ElementShortName">ms_allowin</obj_property>
      <obj_property name="ObjectShortName">ms_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_allowin" type="logic">
      <obj_property name="ElementShortName">es_allowin</obj_property>
      <obj_property name="ObjectShortName">es_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/ds_to_es_valid" type="logic">
      <obj_property name="ElementShortName">ds_to_es_valid</obj_property>
      <obj_property name="ObjectShortName">ds_to_es_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/ds_to_es_bus" type="array">
      <obj_property name="ElementShortName">ds_to_es_bus[209:0]</obj_property>
      <obj_property name="ObjectShortName">ds_to_es_bus[209:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_to_ms_valid" type="logic">
      <obj_property name="ElementShortName">es_to_ms_valid</obj_property>
      <obj_property name="ObjectShortName">es_to_ms_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_to_ms_bus" type="array">
      <obj_property name="ElementShortName">es_to_ms_bus[192:0]</obj_property>
      <obj_property name="ObjectShortName">es_to_ms_bus[192:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/data_sram_en" type="logic">
      <obj_property name="ElementShortName">data_sram_en</obj_property>
      <obj_property name="ObjectShortName">data_sram_en</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/data_sram_wen" type="array">
      <obj_property name="ElementShortName">data_sram_wen[3:0]</obj_property>
      <obj_property name="ObjectShortName">data_sram_wen[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/data_sram_addr" type="array">
      <obj_property name="ElementShortName">data_sram_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_sram_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/data_sram_wdata" type="array">
      <obj_property name="ElementShortName">data_sram_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_sram_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/EXE_dest" type="array">
      <obj_property name="ElementShortName">EXE_dest[4:0]</obj_property>
      <obj_property name="ObjectShortName">EXE_dest[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_load_op" type="logic">
      <obj_property name="ElementShortName">es_load_op</obj_property>
      <obj_property name="ObjectShortName">es_load_op</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/EXE_result" type="array">
      <obj_property name="ElementShortName">EXE_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">EXE_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_valid" type="logic">
      <obj_property name="ElementShortName">es_valid</obj_property>
      <obj_property name="ObjectShortName">es_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_ready_go" type="logic">
      <obj_property name="ElementShortName">es_ready_go</obj_property>
      <obj_property name="ObjectShortName">es_ready_go</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/ds_to_es_bus_r" type="array">
      <obj_property name="ElementShortName">ds_to_es_bus_r[209:0]</obj_property>
      <obj_property name="ObjectShortName">ds_to_es_bus_r[209:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_alu_op" type="array">
      <obj_property name="ElementShortName">es_alu_op[11:0]</obj_property>
      <obj_property name="ObjectShortName">es_alu_op[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_src1_is_sa" type="logic">
      <obj_property name="ElementShortName">es_src1_is_sa</obj_property>
      <obj_property name="ObjectShortName">es_src1_is_sa</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_src1_is_pc" type="logic">
      <obj_property name="ElementShortName">es_src1_is_pc</obj_property>
      <obj_property name="ObjectShortName">es_src1_is_pc</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_src2_is_imm" type="logic">
      <obj_property name="ElementShortName">es_src2_is_imm</obj_property>
      <obj_property name="ObjectShortName">es_src2_is_imm</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_src2_is_8" type="logic">
      <obj_property name="ElementShortName">es_src2_is_8</obj_property>
      <obj_property name="ObjectShortName">es_src2_is_8</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_gr_we" type="logic">
      <obj_property name="ElementShortName">es_gr_we</obj_property>
      <obj_property name="ObjectShortName">es_gr_we</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_mem_we" type="logic">
      <obj_property name="ElementShortName">es_mem_we</obj_property>
      <obj_property name="ObjectShortName">es_mem_we</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_dest" type="array">
      <obj_property name="ElementShortName">es_dest[4:0]</obj_property>
      <obj_property name="ObjectShortName">es_dest[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_imm" type="array">
      <obj_property name="ElementShortName">es_imm[15:0]</obj_property>
      <obj_property name="ObjectShortName">es_imm[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_rs_value" type="array">
      <obj_property name="ElementShortName">es_rs_value[31:0]</obj_property>
      <obj_property name="ObjectShortName">es_rs_value[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_rt_value" type="array">
      <obj_property name="ElementShortName">es_rt_value[31:0]</obj_property>
      <obj_property name="ObjectShortName">es_rt_value[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_pc" type="array">
      <obj_property name="ElementShortName">es_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">es_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_src2_is_imm_zero_expand" type="logic">
      <obj_property name="ElementShortName">es_src2_is_imm_zero_expand</obj_property>
      <obj_property name="ObjectShortName">es_src2_is_imm_zero_expand</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/mult_div" type="array">
      <obj_property name="ElementShortName">mult_div[3:0]</obj_property>
      <obj_property name="ObjectShortName">mult_div[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/mf_mt" type="array">
      <obj_property name="ElementShortName">mf_mt[3:0]</obj_property>
      <obj_property name="ObjectShortName">mf_mt[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_mem_control" type="array">
      <obj_property name="ElementShortName">es_mem_control[11:0]</obj_property>
      <obj_property name="ObjectShortName">es_mem_control[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_alu_src1" type="array">
      <obj_property name="ElementShortName">es_alu_src1[31:0]</obj_property>
      <obj_property name="ObjectShortName">es_alu_src1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_alu_src2" type="array">
      <obj_property name="ElementShortName">es_alu_src2[31:0]</obj_property>
      <obj_property name="ObjectShortName">es_alu_src2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_alu_result" type="array">
      <obj_property name="ElementShortName">es_alu_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">es_alu_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_result" type="array">
      <obj_property name="ElementShortName">es_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">es_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_res_from_mem" type="logic">
      <obj_property name="ElementShortName">es_res_from_mem</obj_property>
      <obj_property name="ObjectShortName">es_res_from_mem</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/operater1_mult" type="array">
      <obj_property name="ElementShortName">operater1_mult[31:0]</obj_property>
      <obj_property name="ObjectShortName">operater1_mult[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/operater2_mult" type="array">
      <obj_property name="ElementShortName">operater2_mult[31:0]</obj_property>
      <obj_property name="ObjectShortName">operater2_mult[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/mult_temp" type="array">
      <obj_property name="ElementShortName">mult_temp[63:0]</obj_property>
      <obj_property name="ObjectShortName">mult_temp[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/mult_result" type="array">
      <obj_property name="ElementShortName">mult_result[63:0]</obj_property>
      <obj_property name="ObjectShortName">mult_result[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/div_result_i" type="array">
      <obj_property name="ElementShortName">div_result_i[63:0]</obj_property>
      <obj_property name="ObjectShortName">div_result_i[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/div_ready_i" type="logic">
      <obj_property name="ElementShortName">div_ready_i</obj_property>
      <obj_property name="ObjectShortName">div_ready_i</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/div_start_o" type="logic">
      <obj_property name="ElementShortName">div_start_o</obj_property>
      <obj_property name="ObjectShortName">div_start_o</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/signed_div_o" type="logic">
      <obj_property name="ElementShortName">signed_div_o</obj_property>
      <obj_property name="ObjectShortName">signed_div_o</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/hi" type="array">
      <obj_property name="ElementShortName">hi[31:0]</obj_property>
      <obj_property name="ObjectShortName">hi[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/lo" type="array">
      <obj_property name="ElementShortName">lo[31:0]</obj_property>
      <obj_property name="ObjectShortName">lo[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/inst_is_sb" type="logic">
      <obj_property name="ElementShortName">inst_is_sb</obj_property>
      <obj_property name="ObjectShortName">inst_is_sb</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/inst_is_sh" type="logic">
      <obj_property name="ElementShortName">inst_is_sh</obj_property>
      <obj_property name="ObjectShortName">inst_is_sh</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/inst_is_swl" type="logic">
      <obj_property name="ElementShortName">inst_is_swl</obj_property>
      <obj_property name="ObjectShortName">inst_is_swl</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/inst_is_swr" type="logic">
      <obj_property name="ElementShortName">inst_is_swr</obj_property>
      <obj_property name="ObjectShortName">inst_is_swr</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/sram_wen" type="array">
      <obj_property name="ElementShortName">sram_wen[3:0]</obj_property>
      <obj_property name="ObjectShortName">sram_wen[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/write_mem_data" type="array">
      <obj_property name="ElementShortName">write_mem_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">write_mem_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ws_allowin" type="logic">
      <obj_property name="ElementShortName">ws_allowin</obj_property>
      <obj_property name="ObjectShortName">ws_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_allowin" type="logic">
      <obj_property name="ElementShortName">ms_allowin</obj_property>
      <obj_property name="ObjectShortName">ms_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/es_to_ms_valid" type="logic">
      <obj_property name="ElementShortName">es_to_ms_valid</obj_property>
      <obj_property name="ObjectShortName">es_to_ms_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/es_to_ms_bus" type="array">
      <obj_property name="ElementShortName">es_to_ms_bus[192:0]</obj_property>
      <obj_property name="ObjectShortName">es_to_ms_bus[192:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_to_ws_valid" type="logic">
      <obj_property name="ElementShortName">ms_to_ws_valid</obj_property>
      <obj_property name="ObjectShortName">ms_to_ws_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_to_ws_bus" type="array">
      <obj_property name="ElementShortName">ms_to_ws_bus[120:0]</obj_property>
      <obj_property name="ObjectShortName">ms_to_ws_bus[120:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/data_sram_rdata" type="array">
      <obj_property name="ElementShortName">data_sram_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_sram_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/MEM_dest" type="array">
      <obj_property name="ElementShortName">MEM_dest[4:0]</obj_property>
      <obj_property name="ObjectShortName">MEM_dest[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/MEM_result" type="array">
      <obj_property name="ElementShortName">MEM_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">MEM_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_valid" type="logic">
      <obj_property name="ElementShortName">ms_valid</obj_property>
      <obj_property name="ObjectShortName">ms_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_ready_go" type="logic">
      <obj_property name="ElementShortName">ms_ready_go</obj_property>
      <obj_property name="ObjectShortName">ms_ready_go</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/es_to_ms_bus_r" type="array">
      <obj_property name="ElementShortName">es_to_ms_bus_r[192:0]</obj_property>
      <obj_property name="ObjectShortName">es_to_ms_bus_r[192:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_res_from_mem" type="logic">
      <obj_property name="ElementShortName">ms_res_from_mem</obj_property>
      <obj_property name="ObjectShortName">ms_res_from_mem</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_gr_we" type="logic">
      <obj_property name="ElementShortName">ms_gr_we</obj_property>
      <obj_property name="ObjectShortName">ms_gr_we</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_dest" type="array">
      <obj_property name="ElementShortName">ms_dest[4:0]</obj_property>
      <obj_property name="ObjectShortName">ms_dest[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_alu_result" type="array">
      <obj_property name="ElementShortName">ms_alu_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">ms_alu_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_pc" type="array">
      <obj_property name="ElementShortName">ms_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ms_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_mem_control" type="array">
      <obj_property name="ElementShortName">ms_mem_control[11:0]</obj_property>
      <obj_property name="ObjectShortName">ms_mem_control[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_rt_value" type="array">
      <obj_property name="ElementShortName">ms_rt_value[31:0]</obj_property>
      <obj_property name="ObjectShortName">ms_rt_value[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/mem_result" type="array">
      <obj_property name="ElementShortName">mem_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_final_result" type="array">
      <obj_property name="ElementShortName">ms_final_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">ms_final_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/load_sign_lb" type="logic">
      <obj_property name="ElementShortName">load_sign_lb</obj_property>
      <obj_property name="ObjectShortName">load_sign_lb</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/mem_result_lb" type="array">
      <obj_property name="ElementShortName">mem_result_lb[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_result_lb[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/mem_result_lbu" type="array">
      <obj_property name="ElementShortName">mem_result_lbu[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_result_lbu[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/mem_result_lh" type="array">
      <obj_property name="ElementShortName">mem_result_lh[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_result_lh[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/mem_result_lhu" type="array">
      <obj_property name="ElementShortName">mem_result_lhu[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_result_lhu[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/mem_result_lwl" type="array">
      <obj_property name="ElementShortName">mem_result_lwl[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_result_lwl[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/mem_result_lwr" type="array">
      <obj_property name="ElementShortName">mem_result_lwr[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_result_lwr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/load_sign_lh" type="logic">
      <obj_property name="ElementShortName">load_sign_lh</obj_property>
      <obj_property name="ObjectShortName">load_sign_lh</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_allowin" type="logic">
      <obj_property name="ElementShortName">ws_allowin</obj_property>
      <obj_property name="ObjectShortName">ws_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ms_to_ws_valid" type="logic">
      <obj_property name="ElementShortName">ms_to_ws_valid</obj_property>
      <obj_property name="ObjectShortName">ms_to_ws_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ms_to_ws_bus" type="array">
      <obj_property name="ElementShortName">ms_to_ws_bus[120:0]</obj_property>
      <obj_property name="ObjectShortName">ms_to_ws_bus[120:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_to_rf_bus" type="array">
      <obj_property name="ElementShortName">ws_to_rf_bus[37:0]</obj_property>
      <obj_property name="ObjectShortName">ws_to_rf_bus[37:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/debug_wb_pc" type="array">
      <obj_property name="ElementShortName">debug_wb_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">debug_wb_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/debug_wb_rf_wen" type="array">
      <obj_property name="ElementShortName">debug_wb_rf_wen[3:0]</obj_property>
      <obj_property name="ObjectShortName">debug_wb_rf_wen[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/debug_wb_rf_wnum" type="array">
      <obj_property name="ElementShortName">debug_wb_rf_wnum[4:0]</obj_property>
      <obj_property name="ObjectShortName">debug_wb_rf_wnum[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/debug_wb_rf_wdata" type="array">
      <obj_property name="ElementShortName">debug_wb_rf_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">debug_wb_rf_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/wb_dest" type="array">
      <obj_property name="ElementShortName">wb_dest[4:0]</obj_property>
      <obj_property name="ObjectShortName">wb_dest[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/WB_result" type="array">
      <obj_property name="ElementShortName">WB_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">WB_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_inst_mfc0_o" type="logic">
      <obj_property name="ElementShortName">ws_inst_mfc0_o</obj_property>
      <obj_property name="ObjectShortName">ws_inst_mfc0_o</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_rf_dest" type="array">
      <obj_property name="ElementShortName">ws_rf_dest[4:0]</obj_property>
      <obj_property name="ObjectShortName">ws_rf_dest[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_eret" type="logic">
      <obj_property name="ElementShortName">ws_eret</obj_property>
      <obj_property name="ObjectShortName">ws_eret</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_ex_o" type="logic">
      <obj_property name="ElementShortName">ws_ex_o</obj_property>
      <obj_property name="ObjectShortName">ws_ex_o</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/cp0_epc" type="array">
      <obj_property name="ElementShortName">cp0_epc[31:0]</obj_property>
      <obj_property name="ObjectShortName">cp0_epc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/cp0_status" type="array">
      <obj_property name="ElementShortName">cp0_status[31:0]</obj_property>
      <obj_property name="ObjectShortName">cp0_status[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/cp0_cause" type="array">
      <obj_property name="ElementShortName">cp0_cause[31:0]</obj_property>
      <obj_property name="ObjectShortName">cp0_cause[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_valid" type="logic">
      <obj_property name="ElementShortName">ws_valid</obj_property>
      <obj_property name="ObjectShortName">ws_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_ready_go" type="logic">
      <obj_property name="ElementShortName">ws_ready_go</obj_property>
      <obj_property name="ObjectShortName">ws_ready_go</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ms_to_ws_bus_r" type="array">
      <obj_property name="ElementShortName">ms_to_ws_bus_r[120:0]</obj_property>
      <obj_property name="ObjectShortName">ms_to_ws_bus_r[120:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_gr_we" type="logic">
      <obj_property name="ElementShortName">ws_gr_we</obj_property>
      <obj_property name="ObjectShortName">ws_gr_we</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_dest" type="array">
      <obj_property name="ElementShortName">ws_dest[4:0]</obj_property>
      <obj_property name="ObjectShortName">ws_dest[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_final_result" type="array">
      <obj_property name="ElementShortName">ws_final_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">ws_final_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_pc" type="array">
      <obj_property name="ElementShortName">ws_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ws_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_rt_value" type="array">
      <obj_property name="ElementShortName">ws_rt_value[31:0]</obj_property>
      <obj_property name="ObjectShortName">ws_rt_value[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_ex" type="logic">
      <obj_property name="ElementShortName">ws_ex</obj_property>
      <obj_property name="ObjectShortName">ws_ex</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_bd" type="logic">
      <obj_property name="ElementShortName">ws_bd</obj_property>
      <obj_property name="ObjectShortName">ws_bd</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_excode" type="array">
      <obj_property name="ElementShortName">ws_excode[4:0]</obj_property>
      <obj_property name="ObjectShortName">ws_excode[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_badvaddr" type="array">
      <obj_property name="ElementShortName">ws_badvaddr[31:0]</obj_property>
      <obj_property name="ObjectShortName">ws_badvaddr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_inst_eret" type="logic">
      <obj_property name="ElementShortName">ws_inst_eret</obj_property>
      <obj_property name="ObjectShortName">ws_inst_eret</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_inst_syscall" type="logic">
      <obj_property name="ElementShortName">ws_inst_syscall</obj_property>
      <obj_property name="ObjectShortName">ws_inst_syscall</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_inst_mfc0" type="logic">
      <obj_property name="ElementShortName">ws_inst_mfc0</obj_property>
      <obj_property name="ObjectShortName">ws_inst_mfc0</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_inst_mtc0" type="logic">
      <obj_property name="ElementShortName">ws_inst_mtc0</obj_property>
      <obj_property name="ObjectShortName">ws_inst_mtc0</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/rf_we" type="logic">
      <obj_property name="ElementShortName">rf_we</obj_property>
      <obj_property name="ObjectShortName">rf_we</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/rf_waddr" type="array">
      <obj_property name="ElementShortName">rf_waddr[4:0]</obj_property>
      <obj_property name="ObjectShortName">rf_waddr[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/rf_wdata" type="array">
      <obj_property name="ElementShortName">rf_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">rf_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ext_int_in" type="array">
      <obj_property name="ElementShortName">ext_int_in[5:0]</obj_property>
      <obj_property name="ObjectShortName">ext_int_in[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/cp0_we" type="logic">
      <obj_property name="ElementShortName">cp0_we</obj_property>
      <obj_property name="ObjectShortName">cp0_we</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/cp0_addr" type="array">
      <obj_property name="ElementShortName">cp0_addr[7:0]</obj_property>
      <obj_property name="ObjectShortName">cp0_addr[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/cp0_rdata" type="array">
      <obj_property name="ElementShortName">cp0_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">cp0_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/cp0_wdata" type="array">
      <obj_property name="ElementShortName">cp0_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">cp0_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_cp0_status" type="array">
      <obj_property name="ElementShortName">ws_cp0_status[31:0]</obj_property>
      <obj_property name="ObjectShortName">ws_cp0_status[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_cp0_cause" type="array">
      <obj_property name="ElementShortName">ws_cp0_cause[31:0]</obj_property>
      <obj_property name="ObjectShortName">ws_cp0_cause[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_cp0_epc" type="array">
      <obj_property name="ElementShortName">ws_cp0_epc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ws_cp0_epc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/debug_wb_err" type="logic">
      <obj_property name="ElementShortName">debug_wb_err</obj_property>
      <obj_property name="ObjectShortName">debug_wb_err</obj_property>
      <obj_property name="CustomSignalColor">#FF00FF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/ref_wb_pc" type="array">
      <obj_property name="ElementShortName">ref_wb_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ref_wb_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/debug_wb_pc" type="array">
      <obj_property name="ElementShortName">debug_wb_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">debug_wb_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_ex_o" type="logic">
      <obj_property name="ElementShortName">ws_ex_o</obj_property>
      <obj_property name="ObjectShortName">ws_ex_o</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_valid" type="logic">
      <obj_property name="ElementShortName">ws_valid</obj_property>
      <obj_property name="ObjectShortName">ws_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_ex" type="logic">
      <obj_property name="ElementShortName">ws_ex</obj_property>
      <obj_property name="ObjectShortName">ws_ex</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_ex" type="logic">
      <obj_property name="ElementShortName">ms_ex</obj_property>
      <obj_property name="ObjectShortName">ms_ex</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_ex" type="logic">
      <obj_property name="ElementShortName">es_ex</obj_property>
      <obj_property name="ObjectShortName">es_ex</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_to_ms_bus" type="array">
      <obj_property name="ElementShortName">es_to_ms_bus[192:0]</obj_property>
      <obj_property name="ObjectShortName">es_to_ms_bus[192:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/es_to_ms_bus_r" type="array">
      <obj_property name="ElementShortName">es_to_ms_bus_r[192:0]</obj_property>
      <obj_property name="ObjectShortName">es_to_ms_bus_r[192:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_ex" type="logic">
      <obj_property name="ElementShortName">ms_ex</obj_property>
      <obj_property name="ObjectShortName">ms_ex</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_to_ws_bus" type="array">
      <obj_property name="ElementShortName">ms_to_ws_bus[120:0]</obj_property>
      <obj_property name="ObjectShortName">ms_to_ws_bus[120:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ms_to_ws_bus_r" type="array">
      <obj_property name="ElementShortName">ms_to_ws_bus_r[120:0]</obj_property>
      <obj_property name="ObjectShortName">ms_to_ws_bus_r[120:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_ex" type="logic">
      <obj_property name="ElementShortName">ws_ex</obj_property>
      <obj_property name="ObjectShortName">ws_ex</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/br_taken" type="logic">
      <obj_property name="ElementShortName">br_taken</obj_property>
      <obj_property name="ObjectShortName">br_taken</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_syscall" type="logic">
      <obj_property name="ElementShortName">inst_syscall</obj_property>
      <obj_property name="ObjectShortName">inst_syscall</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/ws_ex" type="logic">
      <obj_property name="ElementShortName">ws_ex</obj_property>
      <obj_property name="ObjectShortName">ws_ex</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/nextpc" type="array">
      <obj_property name="ElementShortName">nextpc[31:0]</obj_property>
      <obj_property name="ObjectShortName">nextpc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/fs_allowin" type="logic">
      <obj_property name="ElementShortName">fs_allowin</obj_property>
      <obj_property name="ObjectShortName">fs_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/to_fs_valid" type="logic">
      <obj_property name="ElementShortName">to_fs_valid</obj_property>
      <obj_property name="ObjectShortName">to_fs_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/fs_pc" type="array">
      <obj_property name="ElementShortName">fs_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">fs_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_valid" type="logic">
      <obj_property name="ElementShortName">ws_valid</obj_property>
      <obj_property name="ObjectShortName">ws_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_allowin" type="logic">
      <obj_property name="ElementShortName">ws_allowin</obj_property>
      <obj_property name="ObjectShortName">ws_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ms_to_ws_valid" type="logic">
      <obj_property name="ElementShortName">ms_to_ws_valid</obj_property>
      <obj_property name="ObjectShortName">ms_to_ws_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_to_ws_valid" type="logic">
      <obj_property name="ElementShortName">ms_to_ws_valid</obj_property>
      <obj_property name="ObjectShortName">ms_to_ws_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_valid" type="logic">
      <obj_property name="ElementShortName">ms_valid</obj_property>
      <obj_property name="ObjectShortName">ms_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_allowin" type="logic">
      <obj_property name="ElementShortName">ms_allowin</obj_property>
      <obj_property name="ObjectShortName">ms_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/es_to_ms_valid" type="logic">
      <obj_property name="ElementShortName">es_to_ms_valid</obj_property>
      <obj_property name="ObjectShortName">es_to_ms_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_to_ms_valid" type="logic">
      <obj_property name="ElementShortName">es_to_ms_valid</obj_property>
      <obj_property name="ObjectShortName">es_to_ms_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_valid" type="logic">
      <obj_property name="ElementShortName">es_valid</obj_property>
      <obj_property name="ObjectShortName">es_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_ready_go" type="logic">
      <obj_property name="ElementShortName">es_ready_go</obj_property>
      <obj_property name="ObjectShortName">es_ready_go</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/div_ready_i" type="logic">
      <obj_property name="ElementShortName">div_ready_i</obj_property>
      <obj_property name="ObjectShortName">div_ready_i</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/mult_div" type="array">
      <obj_property name="ElementShortName">mult_div[3:0]</obj_property>
      <obj_property name="ObjectShortName">mult_div[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_pc" type="array">
      <obj_property name="ElementShortName">es_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">es_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/fs_pc" type="array">
      <obj_property name="ElementShortName">fs_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">fs_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_pc" type="array">
      <obj_property name="ElementShortName">ds_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ds_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_syscall" type="logic">
      <obj_property name="ElementShortName">inst_syscall</obj_property>
      <obj_property name="ObjectShortName">inst_syscall</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_pc" type="array">
      <obj_property name="ElementShortName">ws_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ws_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_ex" type="logic">
      <obj_property name="ElementShortName">ws_ex</obj_property>
      <obj_property name="ObjectShortName">ws_ex</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/ws_ex" type="logic">
      <obj_property name="ElementShortName">ws_ex</obj_property>
      <obj_property name="ObjectShortName">ws_ex</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/ds_allowin" type="logic">
      <obj_property name="ElementShortName">ds_allowin</obj_property>
      <obj_property name="ObjectShortName">ds_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/nextpc" type="array">
      <obj_property name="ElementShortName">nextpc[31:0]</obj_property>
      <obj_property name="ObjectShortName">nextpc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_allowin" type="logic">
      <obj_property name="ElementShortName">ds_allowin</obj_property>
      <obj_property name="ObjectShortName">ds_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/es_allowin" type="logic">
      <obj_property name="ElementShortName">es_allowin</obj_property>
      <obj_property name="ObjectShortName">es_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/ws_ex" type="logic">
      <obj_property name="ElementShortName">ws_ex</obj_property>
      <obj_property name="ObjectShortName">ws_ex</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/fs_allowin" type="logic">
      <obj_property name="ElementShortName">fs_allowin</obj_property>
      <obj_property name="ObjectShortName">fs_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/nextpc" type="array">
      <obj_property name="ElementShortName">nextpc[31:0]</obj_property>
      <obj_property name="ObjectShortName">nextpc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/fs_pc" type="array">
      <obj_property name="ElementShortName">fs_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">fs_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/br_taken" type="logic">
      <obj_property name="ElementShortName">br_taken</obj_property>
      <obj_property name="ObjectShortName">br_taken</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/br_target" type="array">
      <obj_property name="ElementShortName">br_target[31:0]</obj_property>
      <obj_property name="ObjectShortName">br_target[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/ws_eret" type="logic">
      <obj_property name="ElementShortName">ws_eret</obj_property>
      <obj_property name="ObjectShortName">ws_eret</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_ex" type="logic">
      <obj_property name="ElementShortName">ws_ex</obj_property>
      <obj_property name="ObjectShortName">ws_ex</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_valid" type="logic">
      <obj_property name="ElementShortName">ws_valid</obj_property>
      <obj_property name="ObjectShortName">ws_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_pc" type="array">
      <obj_property name="ElementShortName">ws_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ws_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_bne" type="logic">
      <obj_property name="ElementShortName">inst_bne</obj_property>
      <obj_property name="ObjectShortName">inst_bne</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/br_target" type="array">
      <obj_property name="ElementShortName">br_target[31:0]</obj_property>
      <obj_property name="ObjectShortName">br_target[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_valid" type="logic">
      <obj_property name="ElementShortName">ds_valid</obj_property>
      <obj_property name="ObjectShortName">ds_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_bne" type="logic">
      <obj_property name="ElementShortName">inst_bne</obj_property>
      <obj_property name="ObjectShortName">inst_bne</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/es_allowin" type="logic">
      <obj_property name="ElementShortName">es_allowin</obj_property>
      <obj_property name="ObjectShortName">es_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_allowin" type="logic">
      <obj_property name="ElementShortName">ws_allowin</obj_property>
      <obj_property name="ObjectShortName">ws_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_valid" type="logic">
      <obj_property name="ElementShortName">ws_valid</obj_property>
      <obj_property name="ObjectShortName">ws_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_pc" type="array">
      <obj_property name="ElementShortName">ws_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ws_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/es_allowin" type="logic">
      <obj_property name="ElementShortName">es_allowin</obj_property>
      <obj_property name="ObjectShortName">es_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_pc" type="array">
      <obj_property name="ElementShortName">ds_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ds_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_valid" type="logic">
      <obj_property name="ElementShortName">ds_valid</obj_property>
      <obj_property name="ObjectShortName">ds_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_ready_go" type="logic">
      <obj_property name="ElementShortName">ds_ready_go</obj_property>
      <obj_property name="ObjectShortName">ds_ready_go</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ms_to_ws_valid" type="logic">
      <obj_property name="ElementShortName">ms_to_ws_valid</obj_property>
      <obj_property name="ObjectShortName">ms_to_ws_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ms_to_ws_bus" type="array">
      <obj_property name="ElementShortName">ms_to_ws_bus[120:0]</obj_property>
      <obj_property name="ObjectShortName">ms_to_ws_bus[120:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_ex" type="logic">
      <obj_property name="ElementShortName">ws_ex</obj_property>
      <obj_property name="ObjectShortName">ws_ex</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_ex_o" type="logic">
      <obj_property name="ElementShortName">ws_ex_o</obj_property>
      <obj_property name="ObjectShortName">ws_ex_o</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_valid" type="logic">
      <obj_property name="ElementShortName">ws_valid</obj_property>
      <obj_property name="ObjectShortName">ws_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/br_taken" type="logic">
      <obj_property name="ElementShortName">br_taken</obj_property>
      <obj_property name="ObjectShortName">br_taken</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/fs_pc" type="array">
      <obj_property name="ElementShortName">fs_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">fs_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_pc" type="array">
      <obj_property name="ElementShortName">ds_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ds_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_pc" type="array">
      <obj_property name="ElementShortName">es_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">es_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_allowin" type="logic">
      <obj_property name="ElementShortName">es_allowin</obj_property>
      <obj_property name="ObjectShortName">es_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/mult_div" type="array">
      <obj_property name="ElementShortName">mult_div[3:0]</obj_property>
      <obj_property name="ObjectShortName">mult_div[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/mf_mt" type="array">
      <obj_property name="ElementShortName">mf_mt[3:0]</obj_property>
      <obj_property name="ObjectShortName">mf_mt[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/nextpc" type="array">
      <obj_property name="ElementShortName">nextpc[31:0]</obj_property>
      <obj_property name="ObjectShortName">nextpc[31:0]</obj_property>
      <obj_property name="CustomSignalColor">#FF00FF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/fs_pc" type="array">
      <obj_property name="ElementShortName">fs_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">fs_pc[31:0]</obj_property>
      <obj_property name="CustomSignalColor">#FF00FF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/to_fs_valid" type="logic">
      <obj_property name="ElementShortName">to_fs_valid</obj_property>
      <obj_property name="ObjectShortName">to_fs_valid</obj_property>
      <obj_property name="CustomSignalColor">#FF00FF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/fs_ready_go" type="logic">
      <obj_property name="ElementShortName">fs_ready_go</obj_property>
      <obj_property name="ObjectShortName">fs_ready_go</obj_property>
      <obj_property name="CustomSignalColor">#FF00FF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/fs_allowin" type="logic">
      <obj_property name="ElementShortName">fs_allowin</obj_property>
      <obj_property name="ObjectShortName">fs_allowin</obj_property>
      <obj_property name="CustomSignalColor">#FF00FF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/fs_valid" type="logic">
      <obj_property name="ElementShortName">fs_valid</obj_property>
      <obj_property name="ObjectShortName">fs_valid</obj_property>
      <obj_property name="CustomSignalColor">#FF00FF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/fs_ready_go" type="logic">
      <obj_property name="ElementShortName">fs_ready_go</obj_property>
      <obj_property name="ObjectShortName">fs_ready_go</obj_property>
      <obj_property name="CustomSignalColor">#FF00FF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/ds_allowin" type="logic">
      <obj_property name="ElementShortName">ds_allowin</obj_property>
      <obj_property name="ObjectShortName">ds_allowin</obj_property>
      <obj_property name="CustomSignalColor">#FF00FF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_valid" type="logic">
      <obj_property name="ElementShortName">ds_valid</obj_property>
      <obj_property name="ObjectShortName">ds_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_ready_go" type="logic">
      <obj_property name="ElementShortName">ds_ready_go</obj_property>
      <obj_property name="ObjectShortName">ds_ready_go</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_pc" type="array">
      <obj_property name="ElementShortName">ds_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ds_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_bne" type="logic">
      <obj_property name="ElementShortName">inst_bne</obj_property>
      <obj_property name="ObjectShortName">inst_bne</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_inst" type="array">
      <obj_property name="ElementShortName">ds_inst[31:0]</obj_property>
      <obj_property name="ObjectShortName">ds_inst[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/br_taken" type="logic">
      <obj_property name="ElementShortName">br_taken</obj_property>
      <obj_property name="ObjectShortName">br_taken</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/br_target" type="array">
      <obj_property name="ElementShortName">br_target[31:0]</obj_property>
      <obj_property name="ObjectShortName">br_target[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_ready_go" type="logic">
      <obj_property name="ElementShortName">ds_ready_go</obj_property>
      <obj_property name="ObjectShortName">ds_ready_go</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/es_allowin" type="logic">
      <obj_property name="ElementShortName">es_allowin</obj_property>
      <obj_property name="ObjectShortName">es_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_pc" type="array">
      <obj_property name="ElementShortName">es_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">es_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_ready_go" type="logic">
      <obj_property name="ElementShortName">es_ready_go</obj_property>
      <obj_property name="ObjectShortName">es_ready_go</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_valid" type="logic">
      <obj_property name="ElementShortName">es_valid</obj_property>
      <obj_property name="ObjectShortName">es_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/div_ready_i" type="logic">
      <obj_property name="ElementShortName">div_ready_i</obj_property>
      <obj_property name="ObjectShortName">div_ready_i</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_to_ms_valid" type="logic">
      <obj_property name="ElementShortName">es_to_ms_valid</obj_property>
      <obj_property name="ObjectShortName">es_to_ms_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/mult_div" type="array">
      <obj_property name="ElementShortName">mult_div[3:0]</obj_property>
      <obj_property name="ObjectShortName">mult_div[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_alu_src1" type="array">
      <obj_property name="ElementShortName">es_alu_src1[31:0]</obj_property>
      <obj_property name="ObjectShortName">es_alu_src1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_alu_src2" type="array">
      <obj_property name="ElementShortName">es_alu_src2[31:0]</obj_property>
      <obj_property name="ObjectShortName">es_alu_src2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/div_result_i" type="array">
      <obj_property name="ElementShortName">div_result_i[63:0]</obj_property>
      <obj_property name="ObjectShortName">div_result_i[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/mem_stage/ms_pc" type="array">
      <obj_property name="ElementShortName">ms_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ms_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_pc" type="array">
      <obj_property name="ElementShortName">ws_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ws_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_ex" type="logic">
      <obj_property name="ElementShortName">ws_ex</obj_property>
      <obj_property name="ObjectShortName">ws_ex</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_valid" type="logic">
      <obj_property name="ElementShortName">ws_valid</obj_property>
      <obj_property name="ObjectShortName">ws_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/nextpc" type="array">
      <obj_property name="ElementShortName">nextpc[31:0]</obj_property>
      <obj_property name="ObjectShortName">nextpc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/ws_ex" type="logic">
      <obj_property name="ElementShortName">ws_ex</obj_property>
      <obj_property name="ObjectShortName">ws_ex</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/br_taken" type="logic">
      <obj_property name="ElementShortName">br_taken</obj_property>
      <obj_property name="ObjectShortName">br_taken</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/ds_allowin" type="logic">
      <obj_property name="ElementShortName">ds_allowin</obj_property>
      <obj_property name="ObjectShortName">ds_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/fs_allowin" type="logic">
      <obj_property name="ElementShortName">fs_allowin</obj_property>
      <obj_property name="ObjectShortName">fs_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/fs_pc" type="array">
      <obj_property name="ElementShortName">fs_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">fs_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/pre_fs_ready_go" type="logic">
      <obj_property name="ElementShortName">pre_fs_ready_go</obj_property>
      <obj_property name="ObjectShortName">pre_fs_ready_go</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/to_fs_valid" type="logic">
      <obj_property name="ElementShortName">to_fs_valid</obj_property>
      <obj_property name="ObjectShortName">to_fs_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/fs_to_ds_valid" type="logic">
      <obj_property name="ElementShortName">fs_to_ds_valid</obj_property>
      <obj_property name="ObjectShortName">fs_to_ds_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/br_stall" type="logic">
      <obj_property name="ElementShortName">br_stall</obj_property>
      <obj_property name="ObjectShortName">br_stall</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/br_stall" type="logic">
      <obj_property name="ElementShortName">br_stall</obj_property>
      <obj_property name="ObjectShortName">br_stall</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_is_branch" type="logic">
      <obj_property name="ElementShortName">ds_is_branch</obj_property>
      <obj_property name="ObjectShortName">ds_is_branch</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/to_fs_valid" type="logic">
      <obj_property name="ElementShortName">to_fs_valid</obj_property>
      <obj_property name="ObjectShortName">to_fs_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_valid" type="logic">
      <obj_property name="ElementShortName">es_valid</obj_property>
      <obj_property name="ObjectShortName">es_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_pc" type="array">
      <obj_property name="ElementShortName">ws_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ws_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/debug_wb_rf_wdata" type="array">
      <obj_property name="ElementShortName">debug_wb_rf_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">debug_wb_rf_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_pc" type="array">
      <obj_property name="ElementShortName">ds_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ds_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_inst" type="array">
      <obj_property name="ElementShortName">ds_inst[31:0]</obj_property>
      <obj_property name="ObjectShortName">ds_inst[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_mfhi" type="logic">
      <obj_property name="ElementShortName">inst_mfhi</obj_property>
      <obj_property name="ObjectShortName">inst_mfhi</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_mflo" type="logic">
      <obj_property name="ElementShortName">inst_mflo</obj_property>
      <obj_property name="ObjectShortName">inst_mflo</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/hi" type="array">
      <obj_property name="ElementShortName">hi[31:0]</obj_property>
      <obj_property name="ObjectShortName">hi[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/lo" type="array">
      <obj_property name="ElementShortName">lo[31:0]</obj_property>
      <obj_property name="ObjectShortName">lo[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/mult_div" type="array">
      <obj_property name="ElementShortName">mult_div[3:0]</obj_property>
      <obj_property name="ObjectShortName">mult_div[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/no_store" type="logic">
      <obj_property name="ElementShortName">no_store</obj_property>
      <obj_property name="ObjectShortName">no_store</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_src1_is_pc" type="logic">
      <obj_property name="ElementShortName">es_src1_is_pc</obj_property>
      <obj_property name="ObjectShortName">es_src1_is_pc</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_pc" type="array">
      <obj_property name="ElementShortName">es_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">es_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/div_start_o" type="logic">
      <obj_property name="ElementShortName">div_start_o</obj_property>
      <obj_property name="ObjectShortName">div_start_o</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/div_ready_i" type="logic">
      <obj_property name="ElementShortName">div_ready_i</obj_property>
      <obj_property name="ObjectShortName">div_ready_i</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/debug_wb_pc" type="array">
      <obj_property name="ElementShortName">debug_wb_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">debug_wb_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/debug_wb_rf_wdata" type="array">
      <obj_property name="ElementShortName">debug_wb_rf_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">debug_wb_rf_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/cp0_rdata" type="array">
      <obj_property name="ElementShortName">cp0_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">cp0_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/u_cp0_reg/addr_i" type="array">
      <obj_property name="ElementShortName">addr_i[7:0]</obj_property>
      <obj_property name="ObjectShortName">addr_i[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/u_cp0_reg/cp0_badvaddr" type="array">
      <obj_property name="ElementShortName">cp0_badvaddr[31:0]</obj_property>
      <obj_property name="ObjectShortName">cp0_badvaddr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_pc" type="array">
      <obj_property name="ElementShortName">es_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">es_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/ds_to_es_ex" type="logic">
      <obj_property name="ElementShortName">ds_to_es_ex</obj_property>
      <obj_property name="ObjectShortName">ds_to_es_ex</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/overflow_ex" type="logic">
      <obj_property name="ElementShortName">overflow_ex</obj_property>
      <obj_property name="ObjectShortName">overflow_ex</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/load_ex" type="logic">
      <obj_property name="ElementShortName">load_ex</obj_property>
      <obj_property name="ObjectShortName">load_ex</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/store_ex" type="logic">
      <obj_property name="ElementShortName">store_ex</obj_property>
      <obj_property name="ObjectShortName">store_ex</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/ds_to_es_excode" type="array">
      <obj_property name="ElementShortName">ds_to_es_excode[4:0]</obj_property>
      <obj_property name="ObjectShortName">ds_to_es_excode[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_excode" type="array">
      <obj_property name="ElementShortName">es_excode[4:0]</obj_property>
      <obj_property name="ObjectShortName">es_excode[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/u_cp0_reg/wb_ex" type="logic">
      <obj_property name="ElementShortName">wb_ex</obj_property>
      <obj_property name="ObjectShortName">wb_ex</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_badvaddr" type="array">
      <obj_property name="ElementShortName">es_badvaddr[31:0]</obj_property>
      <obj_property name="ObjectShortName">es_badvaddr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/fs_to_ds_ex" type="logic">
      <obj_property name="ElementShortName">fs_to_ds_ex</obj_property>
      <obj_property name="ObjectShortName">fs_to_ds_ex</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_badvaddr" type="array">
      <obj_property name="ElementShortName">ws_badvaddr[31:0]</obj_property>
      <obj_property name="ObjectShortName">ws_badvaddr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/u_cp0_reg/wb_badvaddr" type="array">
      <obj_property name="ElementShortName">wb_badvaddr[31:0]</obj_property>
      <obj_property name="ObjectShortName">wb_badvaddr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/u_cp0_reg/wb_ex" type="logic">
      <obj_property name="ElementShortName">wb_ex</obj_property>
      <obj_property name="ObjectShortName">wb_ex</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/u_cp0_reg/wb_excode" type="array">
      <obj_property name="ElementShortName">wb_excode[4:0]</obj_property>
      <obj_property name="ObjectShortName">wb_excode[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/debug_wb_err" type="logic">
      <obj_property name="ElementShortName">debug_wb_err</obj_property>
      <obj_property name="ObjectShortName">debug_wb_err</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/u_cp0_reg/we_i" type="logic">
      <obj_property name="ElementShortName">we_i</obj_property>
      <obj_property name="ObjectShortName">we_i</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/u_cp0_reg/cp0_count" type="array">
      <obj_property name="ElementShortName">cp0_count[31:0]</obj_property>
      <obj_property name="ObjectShortName">cp0_count[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/nextpc" type="array">
      <obj_property name="ElementShortName">nextpc[31:0]</obj_property>
      <obj_property name="ObjectShortName">nextpc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/to_fs_valid" type="logic">
      <obj_property name="ElementShortName">to_fs_valid</obj_property>
      <obj_property name="ObjectShortName">to_fs_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/fs_pc" type="array">
      <obj_property name="ElementShortName">fs_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">fs_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/fs_allowin" type="logic">
      <obj_property name="ElementShortName">fs_allowin</obj_property>
      <obj_property name="ObjectShortName">fs_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/cp0_epc" type="array">
      <obj_property name="ElementShortName">cp0_epc[31:0]</obj_property>
      <obj_property name="ObjectShortName">cp0_epc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/br_target" type="array">
      <obj_property name="ElementShortName">br_target[31:0]</obj_property>
      <obj_property name="ObjectShortName">br_target[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/br_taken" type="logic">
      <obj_property name="ElementShortName">br_taken</obj_property>
      <obj_property name="ObjectShortName">br_taken</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_pc" type="array">
      <obj_property name="ElementShortName">ds_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ds_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_eret" type="logic">
      <obj_property name="ElementShortName">inst_eret</obj_property>
      <obj_property name="ObjectShortName">inst_eret</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_sll" type="logic">
      <obj_property name="ElementShortName">inst_sll</obj_property>
      <obj_property name="ObjectShortName">inst_sll</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_beq" type="logic">
      <obj_property name="ElementShortName">inst_beq</obj_property>
      <obj_property name="ObjectShortName">inst_beq</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_bne" type="logic">
      <obj_property name="ElementShortName">inst_bne</obj_property>
      <obj_property name="ObjectShortName">inst_bne</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/br_target" type="array">
      <obj_property name="ElementShortName">br_target[31:0]</obj_property>
      <obj_property name="ObjectShortName">br_target[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_pc" type="array">
      <obj_property name="ElementShortName">ws_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ws_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_ex" type="logic">
      <obj_property name="ElementShortName">ws_ex</obj_property>
      <obj_property name="ObjectShortName">ws_ex</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/u_cp0_reg/c0_epc" type="array">
      <obj_property name="ElementShortName">c0_epc[31:0]</obj_property>
      <obj_property name="ObjectShortName">c0_epc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/fs_pc" type="array">
      <obj_property name="ElementShortName">fs_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">fs_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_pc" type="array">
      <obj_property name="ElementShortName">ds_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ds_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_pc" type="array">
      <obj_property name="ElementShortName">es_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">es_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_pc" type="array">
      <obj_property name="ElementShortName">ws_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ws_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_eret" type="logic">
      <obj_property name="ElementShortName">ws_eret</obj_property>
      <obj_property name="ObjectShortName">ws_eret</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/u_cp0_reg/addr_i" type="array">
      <obj_property name="ElementShortName">addr_i[7:0]</obj_property>
      <obj_property name="ObjectShortName">addr_i[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_inst" type="array">
      <obj_property name="ElementShortName">ds_inst[31:0]</obj_property>
      <obj_property name="ObjectShortName">ds_inst[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/cp0_addr" type="array">
      <obj_property name="ElementShortName">cp0_addr[7:0]</obj_property>
      <obj_property name="ObjectShortName">cp0_addr[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_eret" type="logic">
      <obj_property name="ElementShortName">inst_eret</obj_property>
      <obj_property name="ObjectShortName">inst_eret</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/u_cp0_reg/we_i" type="logic">
      <obj_property name="ElementShortName">we_i</obj_property>
      <obj_property name="ObjectShortName">we_i</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/u_cp0_reg/rdata_o" type="array">
      <obj_property name="ElementShortName">rdata_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">rdata_o[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/nextpc" type="array">
      <obj_property name="ElementShortName">nextpc[31:0]</obj_property>
      <obj_property name="ObjectShortName">nextpc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/ws_eret" type="logic">
      <obj_property name="ElementShortName">ws_eret</obj_property>
      <obj_property name="ObjectShortName">ws_eret</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/fs_pc" type="array">
      <obj_property name="ElementShortName">fs_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">fs_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/fs_allowin" type="logic">
      <obj_property name="ElementShortName">fs_allowin</obj_property>
      <obj_property name="ObjectShortName">fs_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/to_fs_valid" type="logic">
      <obj_property name="ElementShortName">to_fs_valid</obj_property>
      <obj_property name="ObjectShortName">to_fs_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/ds_allowin" type="logic">
      <obj_property name="ElementShortName">ds_allowin</obj_property>
      <obj_property name="ObjectShortName">ds_allowin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/br_stall" type="logic">
      <obj_property name="ElementShortName">br_stall</obj_property>
      <obj_property name="ObjectShortName">br_stall</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/load_stall" type="logic">
      <obj_property name="ElementShortName">load_stall</obj_property>
      <obj_property name="ObjectShortName">load_stall</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/br_taken" type="logic">
      <obj_property name="ElementShortName">br_taken</obj_property>
      <obj_property name="ObjectShortName">br_taken</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/fs_pc" type="array">
      <obj_property name="ElementShortName">fs_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">fs_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/if_stage/fs_inst" type="array">
      <obj_property name="ElementShortName">fs_inst[31:0]</obj_property>
      <obj_property name="ObjectShortName">fs_inst[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_pc" type="array">
      <obj_property name="ElementShortName">ds_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ds_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/inst_addu" type="logic">
      <obj_property name="ElementShortName">inst_addu</obj_property>
      <obj_property name="ObjectShortName">inst_addu</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_pc" type="array">
      <obj_property name="ElementShortName">ws_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ws_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/debug_wb_rf_wnum" type="array">
      <obj_property name="ElementShortName">debug_wb_rf_wnum[4:0]</obj_property>
      <obj_property name="ObjectShortName">debug_wb_rf_wnum[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/wb_stage/ws_dest" type="array">
      <obj_property name="ElementShortName">ws_dest[4:0]</obj_property>
      <obj_property name="ObjectShortName">ws_dest[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_pc" type="array">
      <obj_property name="ElementShortName">es_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">es_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/exe_stage/es_dest" type="array">
      <obj_property name="ElementShortName">es_dest[4:0]</obj_property>
      <obj_property name="ObjectShortName">es_dest[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/ds_pc" type="array">
      <obj_property name="ElementShortName">ds_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ds_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/dest" type="array">
      <obj_property name="ElementShortName">dest[4:0]</obj_property>
      <obj_property name="ObjectShortName">dest[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/rd" type="array">
      <obj_property name="ElementShortName">rd[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/soc_lite/cpu/id_stage/other_inst" type="logic">
      <obj_property name="ElementShortName">other_inst</obj_property>
      <obj_property name="ObjectShortName">other_inst</obj_property>
   </wvobject>
</wave_config>
