<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file motorcontrollerfinal_controller.ncd.
Design name: SPI_loopback_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.8.0.115.3</big></U></B>
Tue Apr 04 09:45:22 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset C:/Users/gebruiker/workspace/lattice/Final code software/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clkout_c" 38.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   69.286MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clkout_c" 38.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 11.883ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i82  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i6  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i5

   Delay:              14.159ns  (20.7% logic, 79.3% route), 6 logic levels.

 Constraint Details:

     14.159ns physical path delay SPI_I/SLICE_535 to SLICE_1242 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 11.883ns

 Physical Path Details:

      Data path SPI_I/SLICE_535 to SLICE_1242:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C16A.CLK to     R19C16A.Q0 SPI_I/SLICE_535 (from clkout_c)
ROUTE         5     3.613     R19C16A.Q0 to     R17C17D.B1 SPI_I/recv_buffer_94
CTOF_DEL    ---     0.495     R17C17D.B1 to     R17C17D.F1 SPI_I/SLICE_1086
ROUTE         1     1.072     R17C17D.F1 to     R17C14A.D0 SPI_I/n34
CTOF_DEL    ---     0.495     R17C14A.D0 to     R17C14A.F0 SPI_I/SLICE_1305
ROUTE         1     0.315     R17C14A.F0 to     R17C14B.D0 SPI_I/n38
CTOF_DEL    ---     0.495     R17C14B.D0 to     R17C14B.F0 SPI_I/SLICE_1304
ROUTE         1     1.004     R17C14B.F0 to     R17C14D.B0 SPI_I/n40
CTOF_DEL    ---     0.495     R17C14D.B0 to     R17C14D.F0 SPI_I/SLICE_993
ROUTE         2     1.308     R17C14D.F0 to     R16C16B.A0 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.495     R16C16B.A0 to     R16C16B.F0 SPI_I/SLICE_1338
ROUTE        11     3.920     R16C16B.F0 to     R9C13D.LSR SPI_I/n12344 (to clkout_c)
                  --------
                   14.159   (20.7% logic, 79.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_535:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     4.199        OSC.OSC to    R19C16A.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1242:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     4.199        OSC.OSC to     R9C13D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.310ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i82  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i4  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i3

   Delay:              13.732ns  (21.3% logic, 78.7% route), 6 logic levels.

 Constraint Details:

     13.732ns physical path delay SPI_I/SLICE_535 to SLICE_1240 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 12.310ns

 Physical Path Details:

      Data path SPI_I/SLICE_535 to SLICE_1240:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C16A.CLK to     R19C16A.Q0 SPI_I/SLICE_535 (from clkout_c)
ROUTE         5     3.613     R19C16A.Q0 to     R17C17D.B1 SPI_I/recv_buffer_94
CTOF_DEL    ---     0.495     R17C17D.B1 to     R17C17D.F1 SPI_I/SLICE_1086
ROUTE         1     1.072     R17C17D.F1 to     R17C14A.D0 SPI_I/n34
CTOF_DEL    ---     0.495     R17C14A.D0 to     R17C14A.F0 SPI_I/SLICE_1305
ROUTE         1     0.315     R17C14A.F0 to     R17C14B.D0 SPI_I/n38
CTOF_DEL    ---     0.495     R17C14B.D0 to     R17C14B.F0 SPI_I/SLICE_1304
ROUTE         1     1.004     R17C14B.F0 to     R17C14D.B0 SPI_I/n40
CTOF_DEL    ---     0.495     R17C14D.B0 to     R17C14D.F0 SPI_I/SLICE_993
ROUTE         2     1.308     R17C14D.F0 to     R16C16B.A0 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.495     R16C16B.A0 to     R16C16B.F0 SPI_I/SLICE_1338
ROUTE        11     3.493     R16C16B.F0 to    R10C12C.LSR SPI_I/n12344 (to clkout_c)
                  --------
                   13.732   (21.3% logic, 78.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_535:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     4.199        OSC.OSC to    R19C16A.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1240:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     4.199        OSC.OSC to    R10C12C.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.310ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i82  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i20  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i2

   Delay:              13.732ns  (21.3% logic, 78.7% route), 6 logic levels.

 Constraint Details:

     13.732ns physical path delay SPI_I/SLICE_535 to SLICE_1401 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 12.310ns

 Physical Path Details:

      Data path SPI_I/SLICE_535 to SLICE_1401:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C16A.CLK to     R19C16A.Q0 SPI_I/SLICE_535 (from clkout_c)
ROUTE         5     3.613     R19C16A.Q0 to     R17C17D.B1 SPI_I/recv_buffer_94
CTOF_DEL    ---     0.495     R17C17D.B1 to     R17C17D.F1 SPI_I/SLICE_1086
ROUTE         1     1.072     R17C17D.F1 to     R17C14A.D0 SPI_I/n34
CTOF_DEL    ---     0.495     R17C14A.D0 to     R17C14A.F0 SPI_I/SLICE_1305
ROUTE         1     0.315     R17C14A.F0 to     R17C14B.D0 SPI_I/n38
CTOF_DEL    ---     0.495     R17C14B.D0 to     R17C14B.F0 SPI_I/SLICE_1304
ROUTE         1     1.004     R17C14B.F0 to     R17C14D.B0 SPI_I/n40
CTOF_DEL    ---     0.495     R17C14D.B0 to     R17C14D.F0 SPI_I/SLICE_993
ROUTE         2     1.308     R17C14D.F0 to     R16C16B.A0 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.495     R16C16B.A0 to     R16C16B.F0 SPI_I/SLICE_1338
ROUTE        11     3.493     R16C16B.F0 to    R10C12B.LSR SPI_I/n12344 (to clkout_c)
                  --------
                   13.732   (21.3% logic, 78.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_535:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     4.199        OSC.OSC to    R19C16A.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1401:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     4.199        OSC.OSC to    R10C12B.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.348ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i83  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i6  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i5

   Delay:              13.694ns  (21.4% logic, 78.6% route), 6 logic levels.

 Constraint Details:

     13.694ns physical path delay SPI_I/SLICE_535 to SLICE_1242 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 12.348ns

 Physical Path Details:

      Data path SPI_I/SLICE_535 to SLICE_1242:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C16A.CLK to     R19C16A.Q1 SPI_I/SLICE_535 (from clkout_c)
ROUTE         5     3.148     R19C16A.Q1 to     R17C17D.A1 SPI_I/recv_buffer_95
CTOF_DEL    ---     0.495     R17C17D.A1 to     R17C17D.F1 SPI_I/SLICE_1086
ROUTE         1     1.072     R17C17D.F1 to     R17C14A.D0 SPI_I/n34
CTOF_DEL    ---     0.495     R17C14A.D0 to     R17C14A.F0 SPI_I/SLICE_1305
ROUTE         1     0.315     R17C14A.F0 to     R17C14B.D0 SPI_I/n38
CTOF_DEL    ---     0.495     R17C14B.D0 to     R17C14B.F0 SPI_I/SLICE_1304
ROUTE         1     1.004     R17C14B.F0 to     R17C14D.B0 SPI_I/n40
CTOF_DEL    ---     0.495     R17C14D.B0 to     R17C14D.F0 SPI_I/SLICE_993
ROUTE         2     1.308     R17C14D.F0 to     R16C16B.A0 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.495     R16C16B.A0 to     R16C16B.F0 SPI_I/SLICE_1338
ROUTE        11     3.920     R16C16B.F0 to     R9C13D.LSR SPI_I/n12344 (to clkout_c)
                  --------
                   13.694   (21.4% logic, 78.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_535:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     4.199        OSC.OSC to    R19C16A.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1242:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     4.199        OSC.OSC to     R9C13D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.538ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i29  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i2  (to clkout_c +)
                   FF                        SPI_I/speed_set_m3_i0_i13

   Delay:              13.504ns  (29.0% logic, 71.0% route), 10 logic levels.

 Constraint Details:

     13.504ns physical path delay SPI_I/SLICE_523 to SLICE_462 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 12.538ns

 Physical Path Details:

      Data path SPI_I/SLICE_523 to SLICE_462:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C13B.CLK to     R18C13B.Q0 SPI_I/SLICE_523 (from clkout_c)
ROUTE         5     3.031     R18C13B.Q0 to     R19C17B.B0 SPI_I/recv_buffer_41
C0TOFCO_DE  ---     1.023     R19C17B.B0 to    R19C17B.FCO SPI_I/SLICE_499
ROUTE         1     0.000    R19C17B.FCO to    R19C17C.FCI SPI_I/n16920
FCITOFCO_D  ---     0.162    R19C17C.FCI to    R19C17C.FCO SPI_I/SLICE_498
ROUTE         1     0.000    R19C17C.FCO to    R19C17D.FCI SPI_I/n16921
FCITOFCO_D  ---     0.162    R19C17D.FCI to    R19C17D.FCO SPI_I/SLICE_497
ROUTE         1     0.000    R19C17D.FCO to    R19C18A.FCI SPI_I/n16922
FCITOFCO_D  ---     0.162    R19C18A.FCI to    R19C18A.FCO SPI_I/SLICE_496
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI SPI_I/n16923
FCITOFCO_D  ---     0.162    R19C18B.FCI to    R19C18B.FCO SPI_I/SLICE_495
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI SPI_I/n16924
FCITOFCO_D  ---     0.162    R19C18C.FCI to    R19C18C.FCO SPI_I/SLICE_494
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI SPI_I/n16925
FCITOF1_DE  ---     0.643    R19C18D.FCI to     R19C18D.F1 SPI_I/SLICE_493
ROUTE         1     1.514     R19C18D.F1 to     R16C16D.A0 SPI_I/n3086
CTOF_DEL    ---     0.495     R16C16D.A0 to     R16C16D.F0 SPI_I/SLICE_994
ROUTE         2     1.842     R16C16D.F0 to     R21C18D.C1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.495     R21C18D.C1 to     R21C18D.F1 SPI_I/SLICE_1337
ROUTE        11     3.199     R21C18D.F1 to     R3C17A.LSR SPI_I/n12304 (to clkout_c)
                  --------
                   13.504   (29.0% logic, 71.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_523:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     4.199        OSC.OSC to    R18C13B.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_462:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     4.199        OSC.OSC to     R3C17A.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.716ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i29  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i2  (to clkout_c +)
                   FF                        SPI_I/speed_set_m3_i0_i13

   Delay:              13.326ns  (29.4% logic, 70.6% route), 10 logic levels.

 Constraint Details:

     13.326ns physical path delay SPI_I/SLICE_523 to SLICE_462 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 12.716ns

 Physical Path Details:

      Data path SPI_I/SLICE_523 to SLICE_462:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C13B.CLK to     R18C13B.Q0 SPI_I/SLICE_523 (from clkout_c)
ROUTE         5     3.031     R18C13B.Q0 to     R19C15A.B0 SPI_I/recv_buffer_41
C0TOFCO_DE  ---     1.023     R19C15A.B0 to    R19C15A.FCO SPI_I/SLICE_543
ROUTE         1     0.000    R19C15A.FCO to    R19C15B.FCI SPI_I/n16947
FCITOFCO_D  ---     0.162    R19C15B.FCI to    R19C15B.FCO SPI_I/SLICE_542
ROUTE         1     0.000    R19C15B.FCO to    R19C15C.FCI SPI_I/n16948
FCITOFCO_D  ---     0.162    R19C15C.FCI to    R19C15C.FCO SPI_I/SLICE_537
ROUTE         1     0.000    R19C15C.FCO to    R19C15D.FCI SPI_I/n16949
FCITOFCO_D  ---     0.162    R19C15D.FCI to    R19C15D.FCO SPI_I/SLICE_536
ROUTE         1     0.000    R19C15D.FCO to    R19C16A.FCI SPI_I/n16950
FCITOFCO_D  ---     0.162    R19C16A.FCI to    R19C16A.FCO SPI_I/SLICE_535
ROUTE         1     0.000    R19C16A.FCO to    R19C16B.FCI SPI_I/n16951
FCITOFCO_D  ---     0.162    R19C16B.FCI to    R19C16B.FCO SPI_I/SLICE_530
ROUTE         1     0.000    R19C16B.FCO to    R19C16C.FCI SPI_I/n16952
FCITOF1_DE  ---     0.643    R19C16C.FCI to     R19C16C.F1 SPI_I/SLICE_529
ROUTE         1     1.336     R19C16C.F1 to     R16C16D.B0 SPI_I/n3062
CTOF_DEL    ---     0.495     R16C16D.B0 to     R16C16D.F0 SPI_I/SLICE_994
ROUTE         2     1.842     R16C16D.F0 to     R21C18D.C1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.495     R21C18D.C1 to     R21C18D.F1 SPI_I/SLICE_1337
ROUTE        11     3.199     R21C18D.F1 to     R3C17A.LSR SPI_I/n12304 (to clkout_c)
                  --------
                   13.326   (29.4% logic, 70.6% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_523:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     4.199        OSC.OSC to    R18C13B.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_462:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     4.199        OSC.OSC to     R3C17A.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.775ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i83  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i20  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i2

   Delay:              13.267ns  (22.1% logic, 77.9% route), 6 logic levels.

 Constraint Details:

     13.267ns physical path delay SPI_I/SLICE_535 to SLICE_1401 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 12.775ns

 Physical Path Details:

      Data path SPI_I/SLICE_535 to SLICE_1401:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C16A.CLK to     R19C16A.Q1 SPI_I/SLICE_535 (from clkout_c)
ROUTE         5     3.148     R19C16A.Q1 to     R17C17D.A1 SPI_I/recv_buffer_95
CTOF_DEL    ---     0.495     R17C17D.A1 to     R17C17D.F1 SPI_I/SLICE_1086
ROUTE         1     1.072     R17C17D.F1 to     R17C14A.D0 SPI_I/n34
CTOF_DEL    ---     0.495     R17C14A.D0 to     R17C14A.F0 SPI_I/SLICE_1305
ROUTE         1     0.315     R17C14A.F0 to     R17C14B.D0 SPI_I/n38
CTOF_DEL    ---     0.495     R17C14B.D0 to     R17C14B.F0 SPI_I/SLICE_1304
ROUTE         1     1.004     R17C14B.F0 to     R17C14D.B0 SPI_I/n40
CTOF_DEL    ---     0.495     R17C14D.B0 to     R17C14D.F0 SPI_I/SLICE_993
ROUTE         2     1.308     R17C14D.F0 to     R16C16B.A0 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.495     R16C16B.A0 to     R16C16B.F0 SPI_I/SLICE_1338
ROUTE        11     3.493     R16C16B.F0 to    R10C12B.LSR SPI_I/n12344 (to clkout_c)
                  --------
                   13.267   (22.1% logic, 77.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_535:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     4.199        OSC.OSC to    R19C16A.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1401:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     4.199        OSC.OSC to    R10C12B.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.775ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i83  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i4  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i3

   Delay:              13.267ns  (22.1% logic, 77.9% route), 6 logic levels.

 Constraint Details:

     13.267ns physical path delay SPI_I/SLICE_535 to SLICE_1240 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 12.775ns

 Physical Path Details:

      Data path SPI_I/SLICE_535 to SLICE_1240:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C16A.CLK to     R19C16A.Q1 SPI_I/SLICE_535 (from clkout_c)
ROUTE         5     3.148     R19C16A.Q1 to     R17C17D.A1 SPI_I/recv_buffer_95
CTOF_DEL    ---     0.495     R17C17D.A1 to     R17C17D.F1 SPI_I/SLICE_1086
ROUTE         1     1.072     R17C17D.F1 to     R17C14A.D0 SPI_I/n34
CTOF_DEL    ---     0.495     R17C14A.D0 to     R17C14A.F0 SPI_I/SLICE_1305
ROUTE         1     0.315     R17C14A.F0 to     R17C14B.D0 SPI_I/n38
CTOF_DEL    ---     0.495     R17C14B.D0 to     R17C14B.F0 SPI_I/SLICE_1304
ROUTE         1     1.004     R17C14B.F0 to     R17C14D.B0 SPI_I/n40
CTOF_DEL    ---     0.495     R17C14D.B0 to     R17C14D.F0 SPI_I/SLICE_993
ROUTE         2     1.308     R17C14D.F0 to     R16C16B.A0 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.495     R16C16B.A0 to     R16C16B.F0 SPI_I/SLICE_1338
ROUTE        11     3.493     R16C16B.F0 to    R10C12C.LSR SPI_I/n12344 (to clkout_c)
                  --------
                   13.267   (22.1% logic, 77.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_535:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     4.199        OSC.OSC to    R19C16A.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1240:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     4.199        OSC.OSC to    R10C12C.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.920ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i73  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i6  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i5

   Delay:              13.122ns  (28.6% logic, 71.4% route), 9 logic levels.

 Constraint Details:

     13.122ns physical path delay SPI_I/SLICE_521 to SLICE_1242 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 12.920ns

 Physical Path Details:

      Data path SPI_I/SLICE_521 to SLICE_1242:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C15D.CLK to     R17C15D.Q1 SPI_I/SLICE_521 (from clkout_c)
ROUTE         5     2.860     R17C15D.Q1 to     R18C16B.B0 SPI_I/recv_buffer_85
C0TOFCO_DE  ---     1.023     R18C16B.B0 to    R18C16B.FCO SPI_I/SLICE_538
ROUTE         1     0.000    R18C16B.FCO to    R18C16C.FCI SPI_I/n17030
FCITOFCO_D  ---     0.162    R18C16C.FCI to    R18C16C.FCO SPI_I/SLICE_534
ROUTE         1     0.000    R18C16C.FCO to    R18C16D.FCI SPI_I/n17031
FCITOFCO_D  ---     0.162    R18C16D.FCI to    R18C16D.FCO SPI_I/SLICE_533
ROUTE         1     0.000    R18C16D.FCO to    R18C17A.FCI SPI_I/n17032
FCITOFCO_D  ---     0.162    R18C17A.FCI to    R18C17A.FCO SPI_I/SLICE_532
ROUTE         1     0.000    R18C17A.FCO to    R18C17B.FCI SPI_I/n17033
FCITOFCO_D  ---     0.162    R18C17B.FCI to    R18C17B.FCO SPI_I/SLICE_531
ROUTE         1     0.000    R18C17B.FCO to    R18C17C.FCI SPI_I/n17034
FCITOF1_DE  ---     0.643    R18C17C.FCI to     R18C17C.F1 SPI_I/SLICE_525
ROUTE         1     1.278     R18C17C.F1 to     R17C14D.C0 SPI_I/n2966
CTOF_DEL    ---     0.495     R17C14D.C0 to     R17C14D.F0 SPI_I/SLICE_993
ROUTE         2     1.308     R17C14D.F0 to     R16C16B.A0 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.495     R16C16B.A0 to     R16C16B.F0 SPI_I/SLICE_1338
ROUTE        11     3.920     R16C16B.F0 to     R9C13D.LSR SPI_I/n12344 (to clkout_c)
                  --------
                   13.122   (28.6% logic, 71.4% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_521:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     4.199        OSC.OSC to    R17C15D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1242:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     4.199        OSC.OSC to     R9C13D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.965ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i29  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i8  (to clkout_c +)
                   FF                        SPI_I/speed_set_m3_i0_i7

   Delay:              13.077ns  (30.0% logic, 70.0% route), 10 logic levels.

 Constraint Details:

     13.077ns physical path delay SPI_I/SLICE_523 to SLICE_445 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 12.965ns

 Physical Path Details:

      Data path SPI_I/SLICE_523 to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C13B.CLK to     R18C13B.Q0 SPI_I/SLICE_523 (from clkout_c)
ROUTE         5     3.031     R18C13B.Q0 to     R19C17B.B0 SPI_I/recv_buffer_41
C0TOFCO_DE  ---     1.023     R19C17B.B0 to    R19C17B.FCO SPI_I/SLICE_499
ROUTE         1     0.000    R19C17B.FCO to    R19C17C.FCI SPI_I/n16920
FCITOFCO_D  ---     0.162    R19C17C.FCI to    R19C17C.FCO SPI_I/SLICE_498
ROUTE         1     0.000    R19C17C.FCO to    R19C17D.FCI SPI_I/n16921
FCITOFCO_D  ---     0.162    R19C17D.FCI to    R19C17D.FCO SPI_I/SLICE_497
ROUTE         1     0.000    R19C17D.FCO to    R19C18A.FCI SPI_I/n16922
FCITOFCO_D  ---     0.162    R19C18A.FCI to    R19C18A.FCO SPI_I/SLICE_496
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI SPI_I/n16923
FCITOFCO_D  ---     0.162    R19C18B.FCI to    R19C18B.FCO SPI_I/SLICE_495
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI SPI_I/n16924
FCITOFCO_D  ---     0.162    R19C18C.FCI to    R19C18C.FCO SPI_I/SLICE_494
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI SPI_I/n16925
FCITOF1_DE  ---     0.643    R19C18D.FCI to     R19C18D.F1 SPI_I/SLICE_493
ROUTE         1     1.514     R19C18D.F1 to     R16C16D.A0 SPI_I/n3086
CTOF_DEL    ---     0.495     R16C16D.A0 to     R16C16D.F0 SPI_I/SLICE_994
ROUTE         2     1.842     R16C16D.F0 to     R21C18D.C1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.495     R21C18D.C1 to     R21C18D.F1 SPI_I/SLICE_1337
ROUTE        11     2.772     R21C18D.F1 to     R3C18D.LSR SPI_I/n12304 (to clkout_c)
                  --------
                   13.077   (30.0% logic, 70.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_523:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     4.199        OSC.OSC to    R18C13B.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     4.199        OSC.OSC to     R3C18D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

Report:   69.286MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkout_c" 38.000000 MHz  |             |             |
;                                       |   38.000 MHz|   69.286 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_588.Q1   Loads: 255
   No transfer within this clock domain is found

Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_585.Q1   Loads: 124
   No transfer within this clock domain is found

Clock Domain: pwm_clk   Source: SLICE_442.Q0   Loads: 29
   No transfer within this clock domain is found

Clock Domain: clkout_c   Source: OSCInst0.OSC   Loads: 209
   Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_588.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_588.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_585.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 92

   Clock Domain: pwm_clk   Source: SLICE_442.Q0
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 8


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5121 paths, 1 nets, and 8411 connections (98.26% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.8.0.115.3</big></U></B>
Tue Apr 04 09:45:22 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset C:/Users/gebruiker/workspace/lattice/Final code software/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clkout_c" 38.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clkout_c" 38.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i53  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7_rep_4__i52  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_506 to SPI_I/SLICE_506 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_506 to SPI_I/SLICE_506:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C14C.CLK to     R16C14C.Q1 SPI_I/SLICE_506 (from clkout_c)
ROUTE         5     0.154     R16C14C.Q1 to     R16C14C.M0 SPI_I/recv_buffer_65 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_506:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     1.443        OSC.OSC to    R16C14C.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_506:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     1.443        OSC.OSC to    R16C14C.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i57  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7_rep_4__i56  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_528 to SPI_I/SLICE_528 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_528 to SPI_I/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C15A.CLK to     R17C15A.Q1 SPI_I/SLICE_528 (from clkout_c)
ROUTE         5     0.154     R17C15A.Q1 to     R17C15A.M0 SPI_I/recv_buffer_69 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     1.443        OSC.OSC to    R17C15A.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     1.443        OSC.OSC to    R17C15A.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i52  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7_rep_4__i51  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_506 to SPI_I/SLICE_507 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_506 to SPI_I/SLICE_507:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C14C.CLK to     R16C14C.Q0 SPI_I/SLICE_506 (from clkout_c)
ROUTE         5     0.154     R16C14C.Q0 to     R16C14B.M1 SPI_I/recv_buffer_64 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_506:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     1.443        OSC.OSC to    R16C14C.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_507:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     1.443        OSC.OSC to    R16C14B.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i59  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7_rep_4__i58  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_519 to SPI_I/SLICE_519 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_519 to SPI_I/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C16B.CLK to     R17C16B.Q1 SPI_I/SLICE_519 (from clkout_c)
ROUTE         5     0.154     R17C16B.Q1 to     R17C16B.M0 SPI_I/recv_buffer_71 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     1.443        OSC.OSC to    R17C16B.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     1.443        OSC.OSC to    R17C16B.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i50  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7_rep_4__i49  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_507 to SPI_I/SLICE_508 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_507 to SPI_I/SLICE_508:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C14B.CLK to     R16C14B.Q0 SPI_I/SLICE_507 (from clkout_c)
ROUTE         5     0.154     R16C14B.Q0 to     R16C14A.M1 SPI_I/recv_buffer_62 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_507:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     1.443        OSC.OSC to    R16C14B.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_508:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     1.443        OSC.OSC to    R16C14A.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i77  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7_rep_4__i76  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_473 to SPI_I/SLICE_473 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_473 to SPI_I/SLICE_473:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C14A.CLK to     R19C14A.Q1 SPI_I/SLICE_473 (from clkout_c)
ROUTE         5     0.154     R19C14A.Q1 to     R19C14A.M0 SPI_I/recv_buffer_89 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_473:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     1.443        OSC.OSC to    R19C14A.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_473:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     1.443        OSC.OSC to    R19C14A.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CLKDIV_I/mhz_buf_29  (from clkout_c +)
   Destination:    FF         Data in        CLKDIV_I/clk_1mhz_33  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CLKDIV_I/SLICE_585 to CLKDIV_I/SLICE_585 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CLKDIV_I/SLICE_585 to CLKDIV_I/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R21C2C.CLK to      R21C2C.Q0 CLKDIV_I/SLICE_585 (from clkout_c)
ROUTE         2     0.154      R21C2C.Q0 to      R21C2C.M1 CLKDIV_I/mhz_buf (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to CLKDIV_I/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     1.424        OSC.OSC to     R21C2C.CLK clkout_c
                  --------
                    1.424   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to CLKDIV_I/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     1.424        OSC.OSC to     R21C2C.CLK clkout_c
                  --------
                    1.424   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i51  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7_rep_4__i50  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_507 to SPI_I/SLICE_507 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_507 to SPI_I/SLICE_507:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C14B.CLK to     R16C14B.Q1 SPI_I/SLICE_507 (from clkout_c)
ROUTE         5     0.154     R16C14B.Q1 to     R16C14B.M0 SPI_I/recv_buffer_63 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_507:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     1.443        OSC.OSC to    R16C14B.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_507:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     1.443        OSC.OSC to    R16C14B.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i32  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i31  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_522 to SPI_I/SLICE_522 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_522 to SPI_I/SLICE_522:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C13C.CLK to     R18C13C.Q1 SPI_I/SLICE_522 (from clkout_c)
ROUTE         5     0.154     R18C13C.Q1 to     R18C13C.M0 SPI_I/recv_buffer_44 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_522:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     1.443        OSC.OSC to    R18C13C.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_522:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     1.443        OSC.OSC to    R18C13C.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i36  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i35  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_546 to SPI_I/SLICE_546 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_546 to SPI_I/SLICE_546:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C15A.CLK to     R18C15A.Q1 SPI_I/SLICE_546 (from clkout_c)
ROUTE         5     0.154     R18C15A.Q1 to     R18C15A.M0 SPI_I/recv_buffer_48 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_546:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     1.443        OSC.OSC to    R18C15A.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_546:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     1.443        OSC.OSC to    R18C15A.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkout_c" 38.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.306 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_588.Q1   Loads: 255
   No transfer within this clock domain is found

Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_585.Q1   Loads: 124
   No transfer within this clock domain is found

Clock Domain: pwm_clk   Source: SLICE_442.Q0   Loads: 29
   No transfer within this clock domain is found

Clock Domain: clkout_c   Source: OSCInst0.OSC   Loads: 209
   Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_588.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_588.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_585.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 92

   Clock Domain: pwm_clk   Source: SLICE_442.Q0
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 8


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5121 paths, 1 nets, and 8411 connections (98.26% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
