<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/riscv/insts/static_inst.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_3c75b97fd2e926b9d7ac3bb5a854706c.html">riscv</a></li><li class="navelem"><a class="el" href="dir_307d3dd8bbcf0152068759791e4cd17b.html">insts</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">static_inst.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arch_2riscv_2insts_2static__inst_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2015 RISC-V Foundation</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2016 The University of Virginia</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * Authors: Maxwell Walter</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *          Alec Roelke</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifndef __ARCH_RISCV_STATIC_INST_HH__</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define __ARCH_RISCV_STATIC_INST_HH__</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2riscv_2types_8hh.html">arch/riscv/types.hh</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="exec__context_8hh.html">cpu/exec_context.hh</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2static__inst_8hh.html">cpu/static_inst.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="packet_8hh.html">mem/packet.hh</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceRiscvISA.html">RiscvISA</a></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;{</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1RiscvStaticInst.html">   49</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRiscvISA_1_1RiscvStaticInst.html">RiscvStaticInst</a> : <span class="keyword">public</span> <a class="code" href="classStaticInst.html">StaticInst</a></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;{</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="keyword">using</span> <a class="code" href="classStaticInst.html#a6e2778e53941fac85b1be9fb0f7bd039">StaticInst::StaticInst</a>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1RiscvStaticInst.html#a2e682c2f75cd653f1588d4e4155bf142">   55</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1RiscvStaticInst.html#a2e682c2f75cd653f1588d4e4155bf142">advancePC</a>(<a class="code" href="classRiscvISA_1_1PCState.html">PCState</a> &amp;<a class="code" href="namespaceRiscvISA.html#a5d01d3308f5a6ce118bfe0e7701a57fb">pc</a>)<span class="keyword"> const override </span>{ pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#a52caa24f3a6095bb656e089a266fe91c">advance</a>(); }</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="keywordtype">size_t</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1RiscvStaticInst.html#a1209c0518fd15f1faa9c157a6293de6d">   58</a></span>&#160;    <a class="code" href="classRiscvISA_1_1RiscvStaticInst.html#a1209c0518fd15f1faa9c157a6293de6d">asBytes</a>(<span class="keywordtype">void</span> *buf, <span class="keywordtype">size_t</span> size)<span class="keyword"> override</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classStaticInst.html#aaa901bfd04ba9ff948bf5c2d566ab02e">simpleAsBytes</a>(buf, size, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>);</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    }</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;};</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1RiscvMacroInst.html">   67</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRiscvISA_1_1RiscvMacroInst.html">RiscvMacroInst</a> : <span class="keyword">public</span> <a class="code" href="classRiscvISA_1_1RiscvStaticInst.html">RiscvStaticInst</a></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;{</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1RiscvMacroInst.html#a84dc86b3708f8a3db8cf6483866eedc9">   70</a></span>&#160;    <a class="code" href="classstd_1_1vector.html">std::vector&lt;StaticInstPtr&gt;</a> <a class="code" href="classRiscvISA_1_1RiscvMacroInst.html#a84dc86b3708f8a3db8cf6483866eedc9">microops</a>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1RiscvMacroInst.html#a0122b96e3d3f37e3e6ca5e99af11edf9">   72</a></span>&#160;    <a class="code" href="classRiscvISA_1_1RiscvMacroInst.html#a0122b96e3d3f37e3e6ca5e99af11edf9">RiscvMacroInst</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                   OpClass __opClass) :</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;            <a class="code" href="classRiscvISA_1_1RiscvStaticInst.html">RiscvStaticInst</a>(mnem, _machInst, __opClass)</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    {</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        <a class="code" href="classStaticInst.html#ae197596583d99170e6823390a040ab47">flags</a>[IsMacroop] = <span class="keyword">true</span>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    }</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1RiscvMacroInst.html#aaafa5b048918da5e4946a628583503c4">   79</a></span>&#160;    <a class="code" href="classRiscvISA_1_1RiscvMacroInst.html#aaafa5b048918da5e4946a628583503c4">~RiscvMacroInst</a>() { microops.clear(); }</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1RiscvMacroInst.html#aaa711aa2d47ede751232355a49b56913">   82</a></span>&#160;    <a class="code" href="classRiscvISA_1_1RiscvMacroInst.html#aaa711aa2d47ede751232355a49b56913">fetchMicroop</a>(<a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> upc)<span class="keyword"> const override</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        <span class="keywordflow">return</span> microops[upc];</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    }</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1RiscvMacroInst.html#ad1fe3172054e7804fad8b550491abae2">   88</a></span>&#160;    <a class="code" href="classRiscvISA_1_1RiscvMacroInst.html#ad1fe3172054e7804fad8b550491abae2">initiateAcc</a>(<a class="code" href="classExecContext.html">ExecContext</a> *xc, <a class="code" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData)<span class="keyword"> const override</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Tried to execute a macroop directly!\n&quot;</span>);</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    }</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1RiscvMacroInst.html#a368bdd7bd07432873ed747a2bcf4ddb9">   94</a></span>&#160;    <a class="code" href="classRiscvISA_1_1RiscvMacroInst.html#a368bdd7bd07432873ed747a2bcf4ddb9">completeAcc</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="classExecContext.html">ExecContext</a> *xc,</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                <a class="code" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData)<span class="keyword"> const override</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Tried to execute a macroop directly!\n&quot;</span>);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    }</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1RiscvMacroInst.html#a5296ea47806a31ede019480c3071d125">  101</a></span>&#160;    <a class="code" href="classRiscvISA_1_1RiscvMacroInst.html#a5296ea47806a31ede019480c3071d125">execute</a>(<a class="code" href="classExecContext.html">ExecContext</a> *xc, <a class="code" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData)<span class="keyword"> const override</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Tried to execute a macroop directly!\n&quot;</span>);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    }</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;};</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1RiscvMicroInst.html">  110</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRiscvISA_1_1RiscvMicroInst.html">RiscvMicroInst</a> : <span class="keyword">public</span> <a class="code" href="classRiscvISA_1_1RiscvStaticInst.html">RiscvStaticInst</a></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;{</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1RiscvMicroInst.html#a3b3f1a993d053962a97cd5954b4b1ba3">  113</a></span>&#160;    <a class="code" href="classRiscvISA_1_1RiscvMicroInst.html#a3b3f1a993d053962a97cd5954b4b1ba3">RiscvMicroInst</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                   OpClass __opClass) :</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;            <a class="code" href="classRiscvISA_1_1RiscvStaticInst.html">RiscvStaticInst</a>(mnem, _machInst, __opClass)</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    {</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        <a class="code" href="classStaticInst.html#ae197596583d99170e6823390a040ab47">flags</a>[IsMicroop] = <span class="keyword">true</span>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    }</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1RiscvStaticInst.html#a2e682c2f75cd653f1588d4e4155bf142">advancePC</a>(<a class="code" href="classRiscvISA_1_1PCState.html">PCState</a> &amp;pcState) <span class="keyword">const override</span>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;};</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;}</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#endif // __ARCH_RISCV_STATIC_INST_HH__</span></div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvMacroInst_html_aaa711aa2d47ede751232355a49b56913"><div class="ttname"><a href="classRiscvISA_1_1RiscvMacroInst.html#aaa711aa2d47ede751232355a49b56913">RiscvISA::RiscvMacroInst::fetchMicroop</a></div><div class="ttdeci">StaticInstPtr fetchMicroop(MicroPC upc) const override</div><div class="ttdoc">Return the microop that goes with a particular micropc. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2insts_2static__inst_8hh_source.html#l00082">static_inst.hh:82</a></div></div>
<div class="ttc" id="classRiscvISA_1_1PCState_html"><div class="ttname"><a href="classRiscvISA_1_1PCState.html">RiscvISA::PCState</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2types_8hh_source.html#l00057">types.hh:57</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvMicroInst_html"><div class="ttname"><a href="classRiscvISA_1_1RiscvMicroInst.html">RiscvISA::RiscvMicroInst</a></div><div class="ttdoc">Base class for all RISC-V Microops. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2insts_2static__inst_8hh_source.html#l00110">static_inst.hh:110</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvMacroInst_html_a5296ea47806a31ede019480c3071d125"><div class="ttname"><a href="classRiscvISA_1_1RiscvMacroInst.html#a5296ea47806a31ede019480c3071d125">RiscvISA::RiscvMacroInst::execute</a></div><div class="ttdeci">Fault execute(ExecContext *xc, Trace::InstRecord *traceData) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2insts_2static__inst_8hh_source.html#l00101">static_inst.hh:101</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvMicroInst_html_a3b3f1a993d053962a97cd5954b4b1ba3"><div class="ttname"><a href="classRiscvISA_1_1RiscvMicroInst.html#a3b3f1a993d053962a97cd5954b4b1ba3">RiscvISA::RiscvMicroInst::RiscvMicroInst</a></div><div class="ttdeci">RiscvMicroInst(const char *mnem, ExtMachInst _machInst, OpClass __opClass)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2insts_2static__inst_8hh_source.html#l00113">static_inst.hh:113</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvMacroInst_html_ad1fe3172054e7804fad8b550491abae2"><div class="ttname"><a href="classRiscvISA_1_1RiscvMacroInst.html#ad1fe3172054e7804fad8b550491abae2">RiscvISA::RiscvMacroInst::initiateAcc</a></div><div class="ttdeci">Fault initiateAcc(ExecContext *xc, Trace::InstRecord *traceData) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2insts_2static__inst_8hh_source.html#l00088">static_inst.hh:88</a></div></div>
<div class="ttc" id="classRefCountingPtr_html"><div class="ttname"><a href="classRefCountingPtr.html">RefCountingPtr&lt; StaticInst &gt;</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector</a></div><div class="ttdoc">STL vector class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00040">stl.hh:40</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_a52caa24f3a6095bb656e089a266fe91c"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#a52caa24f3a6095bb656e089a266fe91c">GenericISA::SimplePCState::advance</a></div><div class="ttdeci">void advance()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00178">types.hh:178</a></div></div>
<div class="ttc" id="classStaticInst_html_ad2f509501cc362e01bc189bc49566761"><div class="ttname"><a href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">StaticInst::machInst</a></div><div class="ttdeci">const ExtMachInst machInst</div><div class="ttdoc">The binary machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00229">static_inst.hh:229</a></div></div>
<div class="ttc" id="classStaticInst_html_ae197596583d99170e6823390a040ab47"><div class="ttname"><a href="classStaticInst.html#ae197596583d99170e6823390a040ab47">StaticInst::flags</a></div><div class="ttdeci">std::bitset&lt; Num_Flags &gt; flags</div><div class="ttdoc">Flag values for this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00097">static_inst.hh:97</a></div></div>
<div class="ttc" id="classExecContext_html"><div class="ttname"><a href="classExecContext.html">ExecContext</a></div><div class="ttdoc">The ExecContext is an abstract base class the provides the interface used by the ISA to manipulate th...</div><div class="ttdef"><b>Definition:</b> <a href="exec__context_8hh_source.html#l00073">exec_context.hh:73</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a5d01d3308f5a6ce118bfe0e7701a57fb"><div class="ttname"><a href="namespaceRiscvISA.html#a5d01d3308f5a6ce118bfe0e7701a57fb">RiscvISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="cpu_2static__inst_8hh_html"><div class="ttname"><a href="cpu_2static__inst_8hh.html">static_inst.hh</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvMacroInst_html_a368bdd7bd07432873ed747a2bcf4ddb9"><div class="ttname"><a href="classRiscvISA_1_1RiscvMacroInst.html#a368bdd7bd07432873ed747a2bcf4ddb9">RiscvISA::RiscvMacroInst::completeAcc</a></div><div class="ttdeci">Fault completeAcc(PacketPtr pkt, ExecContext *xc, Trace::InstRecord *traceData) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2insts_2static__inst_8hh_source.html#l00094">static_inst.hh:94</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvMacroInst_html"><div class="ttname"><a href="classRiscvISA_1_1RiscvMacroInst.html">RiscvISA::RiscvMacroInst</a></div><div class="ttdoc">Base class for all RISC-V Macroops. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2insts_2static__inst_8hh_source.html#l00067">static_inst.hh:67</a></div></div>
<div class="ttc" id="base_2types_8hh_html_adfb4d8b20c5abc8be73dd367b16f2d57"><div class="ttname"><a href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a></div><div class="ttdeci">uint16_t MicroPC</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00144">types.hh:144</a></div></div>
<div class="ttc" id="arch_2riscv_2types_8hh_html"><div class="ttname"><a href="arch_2riscv_2types_8hh.html">types.hh</a></div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvStaticInst_html_a1209c0518fd15f1faa9c157a6293de6d"><div class="ttname"><a href="classRiscvISA_1_1RiscvStaticInst.html#a1209c0518fd15f1faa9c157a6293de6d">RiscvISA::RiscvStaticInst::asBytes</a></div><div class="ttdeci">size_t asBytes(void *buf, size_t size) override</div><div class="ttdoc">Instruction classes can override this function to return a a representation of themselves as a blob o...</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2insts_2static__inst_8hh_source.html#l00058">static_inst.hh:58</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvMacroInst_html_aaafa5b048918da5e4946a628583503c4"><div class="ttname"><a href="classRiscvISA_1_1RiscvMacroInst.html#aaafa5b048918da5e4946a628583503c4">RiscvISA::RiscvMacroInst::~RiscvMacroInst</a></div><div class="ttdeci">~RiscvMacroInst()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2insts_2static__inst_8hh_source.html#l00079">static_inst.hh:79</a></div></div>
<div class="ttc" id="exec__context_8hh_html"><div class="ttname"><a href="exec__context_8hh.html">exec_context.hh</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html"><div class="ttname"><a href="classTrace_1_1InstRecord.html">Trace::InstRecord</a></div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00058">insttracer.hh:58</a></div></div>
<div class="ttc" id="packet_8hh_html"><div class="ttname"><a href="packet_8hh.html">packet.hh</a></div><div class="ttdoc">Declaration of the Packet class. </div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvMacroInst_html_a84dc86b3708f8a3db8cf6483866eedc9"><div class="ttname"><a href="classRiscvISA_1_1RiscvMacroInst.html#a84dc86b3708f8a3db8cf6483866eedc9">RiscvISA::RiscvMacroInst::microops</a></div><div class="ttdeci">std::vector&lt; StaticInstPtr &gt; microops</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2insts_2static__inst_8hh_source.html#l00070">static_inst.hh:70</a></div></div>
<div class="ttc" id="classStaticInst_html"><div class="ttname"><a href="classStaticInst.html">StaticInst</a></div><div class="ttdoc">Base, ISA-independent static instruction class. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00083">static_inst.hh:83</a></div></div>
<div class="ttc" id="classStaticInst_html_a6e2778e53941fac85b1be9fb0f7bd039"><div class="ttname"><a href="classStaticInst.html#a6e2778e53941fac85b1be9fb0f7bd039">StaticInst::StaticInst</a></div><div class="ttdeci">StaticInst(const char *_mnemonic, ExtMachInst _machInst, OpClass __opClass)</div><div class="ttdoc">Constructor. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00263">static_inst.hh:263</a></div></div>
<div class="ttc" id="classStaticInst_html_a4ce6d46a678e2cb90b5baf6fd09028e3"><div class="ttname"><a href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">StaticInst::ExtMachInst</a></div><div class="ttdeci">TheISA::ExtMachInst ExtMachInst</div><div class="ttdoc">Binary extended machine instruction type. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00087">static_inst.hh:87</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvStaticInst_html"><div class="ttname"><a href="classRiscvISA_1_1RiscvStaticInst.html">RiscvISA::RiscvStaticInst</a></div><div class="ttdoc">Base class for all RISC-V static instructions. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2insts_2static__inst_8hh_source.html#l00049">static_inst.hh:49</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvStaticInst_html_a2e682c2f75cd653f1588d4e4155bf142"><div class="ttname"><a href="classRiscvISA_1_1RiscvStaticInst.html#a2e682c2f75cd653f1588d4e4155bf142">RiscvISA::RiscvStaticInst::advancePC</a></div><div class="ttdeci">void advancePC(PCState &amp;pc) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2insts_2static__inst_8hh_source.html#l00055">static_inst.hh:55</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvMacroInst_html_a0122b96e3d3f37e3e6ca5e99af11edf9"><div class="ttname"><a href="classRiscvISA_1_1RiscvMacroInst.html#a0122b96e3d3f37e3e6ca5e99af11edf9">RiscvISA::RiscvMacroInst::RiscvMacroInst</a></div><div class="ttdeci">RiscvMacroInst(const char *mnem, ExtMachInst _machInst, OpClass __opClass)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2insts_2static__inst_8hh_source.html#l00072">static_inst.hh:72</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html"><div class="ttname"><a href="namespaceRiscvISA.html">RiscvISA</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2decoder_8cc_source.html#l00037">decoder.cc:37</a></div></div>
<div class="ttc" id="classStaticInst_html_aaa901bfd04ba9ff948bf5c2d566ab02e"><div class="ttname"><a href="classStaticInst.html#aaa901bfd04ba9ff948bf5c2d566ab02e">StaticInst::simpleAsBytes</a></div><div class="ttdeci">size_t simpleAsBytes(void *buf, size_t max_size, const T &amp;t)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00341">static_inst.hh:341</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
