# NOT Gate

A NAND gate associates to two inputs $p_1$ and $p_2$ the output
$$
  \mathtt{NAND}(p_1, p_2) = ¬ (p_1 ∧ p_2) \,.
$$
It follows that for every input $p$ we have
$$
  \mathtt{NAND}(p, p) = ¬ (p ∧ p) = ¬ p \,.
$$
We get therefore the following circuit:

![](not-gate.png)
