<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE Graph_task_doc>
<!--Generated by zCui-->
<ZeBuUiDoc version="1.0" creator="TaskChain" type="xcui">
 <Graph_tasks>
  <task name="backend_default_Project_Analyzer">
   <label>Analyze Project</label>
   <row>0</row>
   <root/>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Initial Check</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654811</slot>
    <spawn>1713654811</spawn>
    <release>1713654811</release>
    <start>1713654811</start>
    <finish>1713654811</finish>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F00_PaR_Controller">
   <label>Controller</label>
   <row>0</row>
   <state>KO</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <showParameterSets>
    <parameterSets>L0	param1	L0_Triton_CombiPath	 ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L0_Triton_CombiPath' ZEBU_PROCESS_COMBI_PATH='1'</parameterSets>
    <parameterSets>L1	param1	L1_Vivado_emulation_mode	 VIVADO_ENABLE_EMULATION_MODE='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L1_Vivado_emulation_mode'</parameterSets>
    <parameterSets>L2	param1	L2_Vivado_Performance_ExploreSLLs	 VIVADO_OPT_DESIGN_OL0PTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive SSI_ExtraTimingOpt' VIVADO_ROUTE_DESIGN_OPTIONS='-directive NoTimingRelaxation' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L2_Vivado_Performance_ExploreSLLs'</parameterSets>
    <parameterSets>L3	param1	L3_Triton_Remap	 VIVADO_OPT_DESIGN_ENABLE_REMAP='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L3_Triton_Area_Remap'</parameterSets>
    <parameterSets>L4	param1	L4_Vivado_Param_LutPinSwapping	 VIVADO_SETPARAM_NAME='place.enableLutPinSwapping' VIVADO_SETPARAM_VALUE='0' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L4_Vivado_Param_LutPinSwapping'</parameterSets>
    <parameterSets>L5	param1	L5_Vivado_Remove_muxcy_xorcy_noTriton	 ZEBU_DISABLE_TRITON='1' ZEBU_NO_INSTR_MUXCY_XORCY='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L5_Vivado_Remove_muxcy_xorcy' ZEBU_REMOVE_ALL_MUXCY_XORCY='1'</parameterSets>
    <parameterSets>L6	param1	L6_Vivado_Congestion_CompressSLRs	 VIVADO_OPT_DESIGN_OPTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive SSI_HighUtilSLRs' VIVADO_ROUTE_DESIGN_OPTIONS='-directive Default' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L6_Vivado_Congestion_CompressSLRs'</parameterSets>
    <parameterSets>L7	param1	L7_Vivado_Congestion_BalanceSLRs	 VIVADO_OPT_DESIGN_OPTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive SSI_BalanceSLRs' VIVADO_ROUTE_DESIGN_OPTIONS='-directive Default' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L7_Vivado_Congestion_BalanceSLRs'</parameterSets>
    <parameterSets>L8	param1	L8_Triton_Split_Fanout	 ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L8_Triton_Split_Fanout' ZEBU_SPLIT_FANOUT='1' ZEBU_SPLIT_FANOUT_OPTIONS='-l1 16 -l2 16 -splitInFWMacro '</parameterSets>
    <parameterSets>L9	param1	L9_Triton_Delete_Pblock	 ZEBU_DELETE_FXMACRO_PBLOCK='1' ZEBU_LOCK_SOCKET='no' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L9_Triton_Delete_Pblock'</parameterSets>
    <parameterSets>L10	param1	L10_Vivado_Performance_WLBlockPlacement	 VIVADO_OPT_DESIGN_OPTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive WLDrivenBlockPlacement' VIVADO_ROUTE_DESIGN_OPTIONS='-directive MoreGlobalIterations' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L10_Vivado_WLBlockPlacement'</parameterSets>
    <parameterSets>L11	param1	L11_Vivado_remove_pblock	 VIVADO_DISABLE_ZCAHSRASH_PBLOCK='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L17_Vivado_remove_pblock'</parameterSets>
    <parameterSets>L12	param1	L12_DAP_Triton_GP_SLL_SpreadAll	 VIVADO_TRITON_GP_SLL_UPDATE_YLOC='1' VIVADO_TRITON_GP_SPREAD_SLL='1' VIVADO_TRITON_PARTITION_LUTFF='1' VIVADO_TRITON_PARTITION_UTIL_ADJUST_FIRST_SECOND='1' ZEBU_MDTMX_PARTONLY='1' ZEBU_MDTMX_TOOL='zBlockPartitioning' ZEBU_MDTMX_USE='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L12_DAP_Triton_GP_SLL_SpreadAll'</parameterSets>
    <parameterSets>L13	param1	L13_Vivado_resize_pblock_to_SLR1	 VIVADO_PLACE_ZCAHSRASH_PBLOCK_SLR1='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L18_Vivado_resize_pblock_to_SLR1'</parameterSets>
    <parameterSets>L14	param1	L14_Vivado_Remove_muxcy_xorcy	 ZEBU_NO_INSTR_MUXCY_XORCY='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L15_Vivado_Remove_muxcy_xorcy' ZEBU_REMOVE_ALL_MUXCY_XORCY='1'</parameterSets>
    <parameterSets>L15	param1	L15_zNetgen_noMUXF	 ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L16_Vivado_noMUXF' ZNETGEN_CONVERT_MUXFX_TO_LUTS='1'</parameterSets>
    <parameterSets>L16	param1	L16_Vivado_InsertLUT1_LUT56	 VIVADO_ENABLE_INSERT_LUT1_LUT56='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L17_Vivado_InsertLUT1_LUT56'</parameterSets>
   </showParameterSets>
   <showIseLastUpdt>
    <IseLastUpdt>#   Sat 20 Apr 2024 01:31:18 PM CDT - F00.L15 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Sat 20 Apr 2024 01:31:20 PM CDT - F00.L16 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Sat 20 Apr 2024 01:31:25 PM CDT - F00.L14 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Sat 20 Apr 2024 01:31:25 PM CDT - F00.L14 finished KO</IseLastUpdt>
    <IseLastUpdt>#   Sat 20 Apr 2024 01:31:31 PM CDT - F00.L12 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Sat 20 Apr 2024 01:31:31 PM CDT - F00.L12 finished KO</IseLastUpdt>
    <IseLastUpdt>#   Sat 20 Apr 2024 01:32:27 PM CDT - F00.L16 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Sat 20 Apr 2024 01:32:27 PM CDT - F00.L16 finished KO</IseLastUpdt>
    <IseLastUpdt>#   Sat 20 Apr 2024 01:32:29 PM CDT - F00.L15 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Sat 20 Apr 2024 01:32:29 PM CDT - F00.L15 finished KO</IseLastUpdt>
   </showIseLastUpdt>
   <CompilationLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/backend_default/U0/M0/F00/compilation.log</CompilationLog>
   <profiling>
    <slot>1713654882</slot>
    <spawn>1713654882</spawn>
    <release>1713655974</release>
    <start>1713654882</start>
    <finish>1713655974</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_Design_FPGA_Dispatch</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F08_PaR_Controller">
   <label>Controller</label>
   <row>0</row>
   <state>KO</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <showParameterSets>
    <parameterSets>L0	param1	L0_Triton_CombiPath	 ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L0_Triton_CombiPath' ZEBU_PROCESS_COMBI_PATH='1'</parameterSets>
    <parameterSets>L1	param1	L1_Vivado_emulation_mode	 VIVADO_ENABLE_EMULATION_MODE='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L1_Vivado_emulation_mode'</parameterSets>
    <parameterSets>L2	param1	L2_Vivado_Performance_ExploreSLLs	 VIVADO_OPT_DESIGN_OL0PTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive SSI_ExtraTimingOpt' VIVADO_ROUTE_DESIGN_OPTIONS='-directive NoTimingRelaxation' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L2_Vivado_Performance_ExploreSLLs'</parameterSets>
    <parameterSets>L3	param1	L3_Triton_Remap	 VIVADO_OPT_DESIGN_ENABLE_REMAP='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L3_Triton_Area_Remap'</parameterSets>
    <parameterSets>L4	param1	L4_Vivado_Param_LutPinSwapping	 VIVADO_SETPARAM_NAME='place.enableLutPinSwapping' VIVADO_SETPARAM_VALUE='0' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L4_Vivado_Param_LutPinSwapping'</parameterSets>
    <parameterSets>L5	param1	L5_Vivado_Remove_muxcy_xorcy_noTriton	 ZEBU_DISABLE_TRITON='1' ZEBU_NO_INSTR_MUXCY_XORCY='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L5_Vivado_Remove_muxcy_xorcy' ZEBU_REMOVE_ALL_MUXCY_XORCY='1'</parameterSets>
    <parameterSets>L6	param1	L6_Vivado_Congestion_CompressSLRs	 VIVADO_OPT_DESIGN_OPTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive SSI_HighUtilSLRs' VIVADO_ROUTE_DESIGN_OPTIONS='-directive Default' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L6_Vivado_Congestion_CompressSLRs'</parameterSets>
    <parameterSets>L7	param1	L7_Vivado_Congestion_BalanceSLRs	 VIVADO_OPT_DESIGN_OPTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive SSI_BalanceSLRs' VIVADO_ROUTE_DESIGN_OPTIONS='-directive Default' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L7_Vivado_Congestion_BalanceSLRs'</parameterSets>
    <parameterSets>L8	param1	L8_Triton_Split_Fanout	 ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L8_Triton_Split_Fanout' ZEBU_SPLIT_FANOUT='1' ZEBU_SPLIT_FANOUT_OPTIONS='-l1 16 -l2 16 -splitInFWMacro '</parameterSets>
    <parameterSets>L9	param1	L9_Triton_Delete_Pblock	 ZEBU_DELETE_FXMACRO_PBLOCK='1' ZEBU_LOCK_SOCKET='no' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L9_Triton_Delete_Pblock'</parameterSets>
    <parameterSets>L10	param1	L10_Vivado_Performance_WLBlockPlacement	 VIVADO_OPT_DESIGN_OPTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive WLDrivenBlockPlacement' VIVADO_ROUTE_DESIGN_OPTIONS='-directive MoreGlobalIterations' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L10_Vivado_WLBlockPlacement'</parameterSets>
    <parameterSets>L11	param1	L11_Vivado_remove_pblock	 VIVADO_DISABLE_ZCAHSRASH_PBLOCK='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L17_Vivado_remove_pblock'</parameterSets>
    <parameterSets>L12	param1	L12_DAP_Triton_GP_SLL_SpreadAll	 VIVADO_TRITON_GP_SLL_UPDATE_YLOC='1' VIVADO_TRITON_GP_SPREAD_SLL='1' VIVADO_TRITON_PARTITION_LUTFF='1' VIVADO_TRITON_PARTITION_UTIL_ADJUST_FIRST_SECOND='1' ZEBU_MDTMX_PARTONLY='1' ZEBU_MDTMX_TOOL='zBlockPartitioning' ZEBU_MDTMX_USE='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L12_DAP_Triton_GP_SLL_SpreadAll'</parameterSets>
    <parameterSets>L13	param1	L13_Vivado_resize_pblock_to_SLR1	 VIVADO_PLACE_ZCAHSRASH_PBLOCK_SLR1='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L18_Vivado_resize_pblock_to_SLR1'</parameterSets>
    <parameterSets>L14	param1	L14_Vivado_Remove_muxcy_xorcy	 ZEBU_NO_INSTR_MUXCY_XORCY='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L15_Vivado_Remove_muxcy_xorcy' ZEBU_REMOVE_ALL_MUXCY_XORCY='1'</parameterSets>
    <parameterSets>L15	param1	L15_zNetgen_noMUXF	 ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L16_Vivado_noMUXF' ZNETGEN_CONVERT_MUXFX_TO_LUTS='1'</parameterSets>
    <parameterSets>L16	param1	L16_Vivado_InsertLUT1_LUT56	 VIVADO_ENABLE_INSERT_LUT1_LUT56='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L17_Vivado_InsertLUT1_LUT56'</parameterSets>
   </showParameterSets>
   <showIseLastUpdt>
    <IseLastUpdt>#   Sat 20 Apr 2024 01:21:16 PM CDT - F08.L9 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Sat 20 Apr 2024 01:21:16 PM CDT - F08.L9 finished KO</IseLastUpdt>
    <IseLastUpdt>#   Sat 20 Apr 2024 01:21:17 PM CDT - F08.L10 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Sat 20 Apr 2024 01:21:17 PM CDT - F08.L10 finished KO</IseLastUpdt>
    <IseLastUpdt>#   Sat 20 Apr 2024 01:21:20 PM CDT - F08.L7 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Sat 20 Apr 2024 01:21:20 PM CDT - F08.L7 finished KO</IseLastUpdt>
    <IseLastUpdt>#   Sat 20 Apr 2024 01:21:21 PM CDT - F08.L8 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Sat 20 Apr 2024 01:21:21 PM CDT - F08.L8 finished KO</IseLastUpdt>
    <IseLastUpdt>#   Sat 20 Apr 2024 01:21:20 PM CDT - F08.L12 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Sat 20 Apr 2024 01:21:20 PM CDT - F08.L12 finished KO</IseLastUpdt>
   </showIseLastUpdt>
   <CompilationLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/backend_default/U0/M0/F08/compilation.log</CompilationLog>
   <profiling>
    <slot>1713654882</slot>
    <spawn>1713654882</spawn>
    <release>1713655305</release>
    <start>1713654882</start>
    <finish>1713655305</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_Design_FPGA_Dispatch</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_IF_PaR_Controller">
   <label>Controller</label>
   <row>0</row>
   <state>KO</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <showParameterSets>
    <parameterSets>L0	param1	L0_Triton_CombiPath	 ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L0_Triton_CombiPath' ZEBU_PROCESS_COMBI_PATH='1'</parameterSets>
    <parameterSets>L1	param1	L1_Vivado_emulation_mode	 VIVADO_ENABLE_EMULATION_MODE='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L1_Vivado_emulation_mode'</parameterSets>
    <parameterSets>L2	param1	L2_Vivado_Performance_ExploreSLLs	 VIVADO_OPT_DESIGN_OL0PTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive SSI_ExtraTimingOpt' VIVADO_ROUTE_DESIGN_OPTIONS='-directive NoTimingRelaxation' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L2_Vivado_Performance_ExploreSLLs'</parameterSets>
    <parameterSets>L3	param1	L3_Triton_Remap	 VIVADO_OPT_DESIGN_ENABLE_REMAP='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L3_Triton_Area_Remap'</parameterSets>
    <parameterSets>L4	param1	L4_Vivado_Param_LutPinSwapping	 VIVADO_SETPARAM_NAME='place.enableLutPinSwapping' VIVADO_SETPARAM_VALUE='0' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L4_Vivado_Param_LutPinSwapping'</parameterSets>
    <parameterSets>L5	param1	L5_Vivado_Remove_muxcy_xorcy_noTriton	 ZEBU_DISABLE_TRITON='1' ZEBU_NO_INSTR_MUXCY_XORCY='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L5_Vivado_Remove_muxcy_xorcy' ZEBU_REMOVE_ALL_MUXCY_XORCY='1'</parameterSets>
    <parameterSets>L6	param1	L6_Vivado_Congestion_CompressSLRs	 VIVADO_OPT_DESIGN_OPTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive SSI_HighUtilSLRs' VIVADO_ROUTE_DESIGN_OPTIONS='-directive Default' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L6_Vivado_Congestion_CompressSLRs'</parameterSets>
    <parameterSets>L7	param1	L7_Vivado_Congestion_BalanceSLRs	 VIVADO_OPT_DESIGN_OPTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive SSI_BalanceSLRs' VIVADO_ROUTE_DESIGN_OPTIONS='-directive Default' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L7_Vivado_Congestion_BalanceSLRs'</parameterSets>
    <parameterSets>L8	param1	L8_Triton_Split_Fanout	 ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L8_Triton_Split_Fanout' ZEBU_SPLIT_FANOUT='1' ZEBU_SPLIT_FANOUT_OPTIONS='-l1 16 -l2 16 -splitInFWMacro '</parameterSets>
    <parameterSets>L9	param1	L9_Triton_Delete_Pblock	 ZEBU_DELETE_FXMACRO_PBLOCK='1' ZEBU_LOCK_SOCKET='no' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L9_Triton_Delete_Pblock'</parameterSets>
    <parameterSets>L10	param1	L10_Vivado_Performance_WLBlockPlacement	 VIVADO_OPT_DESIGN_OPTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive WLDrivenBlockPlacement' VIVADO_ROUTE_DESIGN_OPTIONS='-directive MoreGlobalIterations' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L10_Vivado_WLBlockPlacement'</parameterSets>
    <parameterSets>L11	param1	L11_Vivado_remove_pblock	 VIVADO_DISABLE_ZCAHSRASH_PBLOCK='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L17_Vivado_remove_pblock'</parameterSets>
    <parameterSets>L12	param1	L12_DAP_Triton_GP_SLL_SpreadAll	 VIVADO_TRITON_GP_SLL_UPDATE_YLOC='1' VIVADO_TRITON_GP_SPREAD_SLL='1' VIVADO_TRITON_PARTITION_LUTFF='1' VIVADO_TRITON_PARTITION_UTIL_ADJUST_FIRST_SECOND='1' ZEBU_MDTMX_PARTONLY='1' ZEBU_MDTMX_TOOL='zBlockPartitioning' ZEBU_MDTMX_USE='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L12_DAP_Triton_GP_SLL_SpreadAll'</parameterSets>
    <parameterSets>L13	param1	L13_Vivado_resize_pblock_to_SLR1	 VIVADO_PLACE_ZCAHSRASH_PBLOCK_SLR1='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L18_Vivado_resize_pblock_to_SLR1'</parameterSets>
    <parameterSets>L14	param1	L14_Vivado_Remove_muxcy_xorcy	 ZEBU_NO_INSTR_MUXCY_XORCY='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L15_Vivado_Remove_muxcy_xorcy' ZEBU_REMOVE_ALL_MUXCY_XORCY='1'</parameterSets>
    <parameterSets>L15	param1	L15_zNetgen_noMUXF	 ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L16_Vivado_noMUXF' ZNETGEN_CONVERT_MUXFX_TO_LUTS='1'</parameterSets>
    <parameterSets>L16	param1	L16_Vivado_InsertLUT1_LUT56	 VIVADO_ENABLE_INSERT_LUT1_LUT56='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L17_Vivado_InsertLUT1_LUT56'</parameterSets>
   </showParameterSets>
   <showIseLastUpdt>
    <IseLastUpdt>#   Sat 20 Apr 2024 01:29:51 PM CDT - IF.L12 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Sat 20 Apr 2024 01:29:51 PM CDT - IF.L12 finished KO</IseLastUpdt>
    <IseLastUpdt>#   Sat 20 Apr 2024 01:29:55 PM CDT - IF.L13 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Sat 20 Apr 2024 01:29:55 PM CDT - IF.L13 finished KO</IseLastUpdt>
    <IseLastUpdt>#   Sat 20 Apr 2024 01:30:00 PM CDT - IF.L14 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Sat 20 Apr 2024 01:30:00 PM CDT - IF.L14 finished KO</IseLastUpdt>
    <IseLastUpdt>#   Sat 20 Apr 2024 01:30:43 PM CDT - IF.L15 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Sat 20 Apr 2024 01:30:43 PM CDT - IF.L15 finished KO</IseLastUpdt>
    <IseLastUpdt>#   Sat 20 Apr 2024 01:31:11 PM CDT - IF.L16 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Sat 20 Apr 2024 01:31:11 PM CDT - IF.L16 finished KO</IseLastUpdt>
   </showIseLastUpdt>
   <CompilationLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/backend_default/U0/M0/IF/compilation.log</CompilationLog>
   <profiling>
    <slot>1713654886</slot>
    <spawn>1713654886</spawn>
    <release>1713655895</release>
    <start>1713654886</start>
    <finish>1713655895</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_RTB_FPGA_Dispatch_U0_M0_IF</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zDB_Global_Controller">
   <label>Global DB Controller</label>
   <row>0</row>
   <state>KO</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>Global DB Controller</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654886</slot>
    <spawn>1713654886</spawn>
    <release>1713655982</release>
    <start>1713654886</start>
    <finish>1713655982</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_Design_FPGA_Dispatch</ancestor>
    <ancestor>backend_default_zRtlToEqui</ancestor>
    <ancestor>backend_default_zGraphGenerator</ancestor>
    <ancestor>backend_default_zEquiGenerator</ancestor>
    <ancestor>backend_default_zCoreBuildAnalyzer_Part_0</ancestor>
    <ancestor>backend_default_RTB_FPGA_Dispatch_U0_M0_IF</ancestor>
   </ancestors>
  </task>
  <task name="BE_Version_Checker">
   <label>Check Back-End Binaries Version</label>
   <row>1</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Initial Check</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654813</slot>
    <spawn>1713654813</spawn>
    <release>1713654815</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2564.898</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.93</User_time_sec>
    <System_time_sec> 0.70</System_time_sec>
    <Percent_of_CPU> 97%</Percent_of_CPU>
    <max_size> 247820</max_size>
    <finish>1713636815</finish>
    <start>1713636814</start>
    <task_label>Check Back-End Binaries Version</task_label>
    <task_jobQueue>ZebuLocal</task_jobQueue>
    <task_class>BE_Version_Checker</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_Project_Analyzer</ancestor>
   </ancestors>
  </task>
  <task name="FE_Version_Checker">
   <label>Check Front-End Binaries Version</label>
   <row>1</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Initial Check</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654813</slot>
    <spawn>1713654813</spawn>
    <release>1713654815</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2522.784</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.01</User_time_sec>
    <System_time_sec> 0.03</System_time_sec>
    <Percent_of_CPU> 71%</Percent_of_CPU>
    <max_size> 15712</max_size>
    <finish>1713636815</finish>
    <start>1713636815</start>
    <task_label>Check Front-End Binaries Version</task_label>
    <task_jobQueue>ZebuLocal</task_jobQueue>
    <task_class>FE_Version_Checker</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_Project_Analyzer</ancestor>
   </ancestors>
  </task>
  <task name="Vcs_Version_Checker">
   <label>Check Vcs Binaries Version</label>
   <row>1</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Initial Check</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654813</slot>
    <spawn>1713654813</spawn>
    <release>1713654815</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2564.898</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.17</User_time_sec>
    <System_time_sec> 0.24</System_time_sec>
    <Percent_of_CPU> 101%</Percent_of_CPU>
    <max_size> 54868</max_size>
    <finish>1713636815</finish>
    <start>1713636815</start>
    <task_label>Check Vcs Binaries Version</task_label>
    <task_jobQueue>ZebuLocal</task_jobQueue>
    <task_class>Vcs_Version_Checker</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_Project_Analyzer</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_Cleaning">
   <label>Cleaning All PaRs</label>
   <row>1</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654884</slot>
    <spawn>1713654884</spawn>
    <release>1713654891</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2866.015</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.00</User_time_sec>
    <System_time_sec> 0.17</System_time_sec>
    <Percent_of_CPU> 3%</Percent_of_CPU>
    <max_size> 2080</max_size>
    <finish>1713636891</finish>
    <start>1713636886</start>
    <task_label>Cleaning All PaRs</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>IseClean</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_Cleaning">
   <label>Cleaning All PaRs</label>
   <row>1</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654884</slot>
    <spawn>1713654884</spawn>
    <release>1713654891</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2866.015</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.01</User_time_sec>
    <System_time_sec> 0.16</System_time_sec>
    <Percent_of_CPU> 3%</Percent_of_CPU>
    <max_size> 2080</max_size>
    <finish>1713636891</finish>
    <start>1713636886</start>
    <task_label>Cleaning All PaRs</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>IseClean</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_Cleaning">
   <label>Cleaning All PaRs</label>
   <row>1</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654887</slot>
    <spawn>1713654887</spawn>
    <release>1713654893</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 1768.658</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.01</User_time_sec>
    <System_time_sec> 0.15</System_time_sec>
    <Percent_of_CPU> 3%</Percent_of_CPU>
    <max_size> 2080</max_size>
    <finish>1713636893</finish>
    <start>1713636888</start>
    <task_label>Cleaning All PaRs</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>IseClean</task_class>
   </profiling>
  </task>
  <task name="backend_default_zDB_Global">
   <label>Create Global DB</label>
   <row>1</row>
   <state>KO</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>Global DB Controller</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <loglist>
    <log label="zDb script">backend_default/zDB_final_zcui.tcl</log>
   </loglist>
   <profiling>
    <slot>1713655978</slot>
    <spawn>1713655978</spawn>
    <release>1713655980</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 1804.736</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.21</User_time_sec>
    <System_time_sec> 0.20</System_time_sec>
    <Percent_of_CPU> 70%</Percent_of_CPU>
    <max_size> 317456</max_size>
    <finish>1713637980</finish>
    <start>1713637980</start>
    <task_label>Create Global DB</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>zDB_Global</task_class>
   </profiling>
  </task>
  <task name="Target_Config">
   <label>Target Configuration</label>
   <row>2</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Initial Check</hierarchical_id>
     <order>HEADER_1</order>
    </node>
    <node raw="1">
     <hierarchical_id>Target Configuration</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654815</slot>
    <spawn>1713654815</spawn>
    <release>1713654817</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2301.263</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.10</User_time_sec>
    <System_time_sec> 0.06</System_time_sec>
    <Percent_of_CPU> 61%</Percent_of_CPU>
    <max_size> 38284</max_size>
    <finish>1713636817</finish>
    <start>1713636817</start>
    <task_label>Target Configuration</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>Target_Config</task_class>
   </profiling>
   <ancestors>
    <ancestor>BE_Version_Checker</ancestor>
    <ancestor>Vcs_Version_Checker</ancestor>
    <ancestor>FE_Version_Checker</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_Original">
   <label>Original</label>
   <row>2</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_Original.log</IseManagerLog>
   <profiling>
    <slot>1713654893</slot>
    <spawn>1713654893</spawn>
    <release>1713655341</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2772.662</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 287.76</User_time_sec>
    <System_time_sec> 40.71</System_time_sec>
    <Percent_of_CPU> 73%</Percent_of_CPU>
    <max_size> 3451276</max_size>
    <finish>1713637341</finish>
    <start>1713636894</start>
    <task_label>Original</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IsePar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_Original">
   <label>Original</label>
   <row>2</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_Original.log</IseManagerLog>
   <profiling>
    <slot>1713654893</slot>
    <spawn>1713654893</spawn>
    <release>1713655146</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2772.662</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 74.17</User_time_sec>
    <System_time_sec> 20.68</System_time_sec>
    <Percent_of_CPU> 37%</Percent_of_CPU>
    <max_size> 2019768</max_size>
    <finish>1713637146</finish>
    <start>1713636896</start>
    <task_label>Original</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IsePar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_Original">
   <label>Original</label>
   <row>2</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_Original.log</IseManagerLog>
   <profiling>
    <slot>1713654895</slot>
    <spawn>1713654895</spawn>
    <release>1713655154</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2614.733</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 85.17</User_time_sec>
    <System_time_sec> 21.47</System_time_sec>
    <Percent_of_CPU> 41%</Percent_of_CPU>
    <max_size> 2092616</max_size>
    <finish>1713637154</finish>
    <start>1713636897</start>
    <task_label>Original</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IsePar</task_class>
   </profiling>
  </task>
  <task name="Target_Config_Analyzer">
   <label>Analyze Target Configuration Results</label>
   <row>3</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Initial Check</hierarchical_id>
     <order>HEADER_1</order>
    </node>
    <node raw="1">
     <hierarchical_id>Target Configuration</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <loglist>
    <log label="zTargetTools Script">zTargetTools.tcl</log>
    <log label="zTargetTools Xcui Result File">zTargetTools.xcui</log>
   </loglist>
   <profiling>
    <slot>1713654817</slot>
    <spawn>1713654817</spawn>
    <release>1713654817</release>
    <start>1713654817</start>
    <finish>1713654817</finish>
   </profiling>
   <ancestors>
    <ancestor>Target_Config</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L0">
   <label>L0</label>
   <row>3</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L0.log</IseManagerLog>
   <profiling>
    <slot>1713655146</slot>
    <spawn>1713655154</spawn>
    <release>1713655485</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.993</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 151.46</User_time_sec>
    <System_time_sec> 25.20</System_time_sec>
    <Percent_of_CPU> 53%</Percent_of_CPU>
    <max_size> 3215580</max_size>
    <finish>1713637485</finish>
    <start>1713637156</start>
    <task_label>L0</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L0">
   <label>L0</label>
   <row>3</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L0.log</IseManagerLog>
   <profiling>
    <slot>1713655020</slot>
    <spawn>1713655020</spawn>
    <release>1713655290</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2221.807</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 79.79</User_time_sec>
    <System_time_sec> 21.31</System_time_sec>
    <Percent_of_CPU> 37%</Percent_of_CPU>
    <max_size> 2001260</max_size>
    <finish>1713637290</finish>
    <start>1713637023</start>
    <task_label>L0</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L0">
   <label>L0</label>
   <row>3</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L0.log</IseManagerLog>
   <profiling>
    <slot>1713655022</slot>
    <spawn>1713655146</spawn>
    <release>1713655397</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.853</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 75.13</User_time_sec>
    <System_time_sec> 20.10</System_time_sec>
    <Percent_of_CPU> 38%</Percent_of_CPU>
    <max_size> 2048048</max_size>
    <finish>1713637397</finish>
    <start>1713637148</start>
    <task_label>L0</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F00_L1">
   <label>L1</label>
   <row>4</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L1.log</IseManagerLog>
   <profiling>
    <slot>1713655281</slot>
    <spawn>1713655283</spawn>
    <release>1713655630</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2810.845</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 164.01</User_time_sec>
    <System_time_sec> 27.06</System_time_sec>
    <Percent_of_CPU> 55%</Percent_of_CPU>
    <max_size> 3201520</max_size>
    <finish>1713637630</finish>
    <start>1713637286</start>
    <task_label>L1</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L1">
   <label>L1</label>
   <row>4</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L1.log</IseManagerLog>
   <profiling>
    <slot>1713655020</slot>
    <spawn>1713655020</spawn>
    <release>1713655298</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.993</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 81.17</User_time_sec>
    <System_time_sec> 21.92</System_time_sec>
    <Percent_of_CPU> 37%</Percent_of_CPU>
    <max_size> 1999232</max_size>
    <finish>1713637298</finish>
    <start>1713637022</start>
    <task_label>L1</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L1">
   <label>L1</label>
   <row>4</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L1.log</IseManagerLog>
   <profiling>
    <slot>1713655154</slot>
    <spawn>1713655281</spawn>
    <release>1713655547</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2816.461</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 87.76</User_time_sec>
    <System_time_sec> 21.47</System_time_sec>
    <Percent_of_CPU> 41%</Percent_of_CPU>
    <max_size> 2044776</max_size>
    <finish>1713637547</finish>
    <start>1713637284</start>
    <task_label>L1</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="design_Fs_Macro_Script_Builder">
   <label>Build Fs Macro Script</label>
   <row>4</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Design</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="1">
     <hierarchical_id>Build Fs Macro</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <loglist>
    <log label="Fs Macro script">design/fs_macros.tcl</log>
   </loglist>
   <profiling>
    <slot>1713654819</slot>
    <spawn>1713654819</spawn>
    <release>1713654819</release>
    <start>1713654819</start>
    <finish>1713654819</finish>
   </profiling>
   <ancestors>
    <ancestor>Target_Config_Analyzer</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L2">
   <label>L2</label>
   <row>5</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L2.log</IseManagerLog>
   <profiling>
    <slot>1713655283</slot>
    <spawn>1713655283</spawn>
    <release>1713655630</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2810.845</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 163.50</User_time_sec>
    <System_time_sec> 26.91</System_time_sec>
    <Percent_of_CPU> 55%</Percent_of_CPU>
    <max_size> 3207168</max_size>
    <finish>1713637630</finish>
    <start>1713637285</start>
    <task_label>L2</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L2">
   <label>L2</label>
   <row>5</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L2.log</IseManagerLog>
   <profiling>
    <slot>1713655020</slot>
    <spawn>1713655020</spawn>
    <release>1713655296</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2600.274</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 82.11</User_time_sec>
    <System_time_sec> 21.57</System_time_sec>
    <Percent_of_CPU> 37%</Percent_of_CPU>
    <max_size> 2000552</max_size>
    <finish>1713637296</finish>
    <start>1713637023</start>
    <task_label>L2</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L2">
   <label>L2</label>
   <row>5</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L2.log</IseManagerLog>
   <profiling>
    <slot>1713655283</slot>
    <spawn>1713655283</spawn>
    <release>1713655547</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2810.845</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 87.40</User_time_sec>
    <System_time_sec> 21.83</System_time_sec>
    <Percent_of_CPU> 41%</Percent_of_CPU>
    <max_size> 2044672</max_size>
    <finish>1713637547</finish>
    <start>1713637284</start>
    <task_label>L2</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="design_Fs_Macro">
   <label>Build Fs Macro Library</label>
   <row>5</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Design</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="1">
     <hierarchical_id>Build Fs Macro</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>design_Fs_Macro_Script_Builder</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L3">
   <label>L3</label>
   <row>6</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L3.log</IseManagerLog>
   <profiling>
    <slot>1713655285</slot>
    <spawn>1713655285</spawn>
    <release>1713655632</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2826.989</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 165.69</User_time_sec>
    <System_time_sec> 27.52</System_time_sec>
    <Percent_of_CPU> 55%</Percent_of_CPU>
    <max_size> 3199328</max_size>
    <finish>1713637632</finish>
    <start>1713637287</start>
    <task_label>L3</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L3">
   <label>L3</label>
   <row>6</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L3.log</IseManagerLog>
   <profiling>
    <slot>1713655020</slot>
    <spawn>1713655020</spawn>
    <release>1713655292</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2600.274</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 81.64</User_time_sec>
    <System_time_sec> 22.16</System_time_sec>
    <Percent_of_CPU> 38%</Percent_of_CPU>
    <max_size> 1991320</max_size>
    <finish>1713637292</finish>
    <start>1713637022</start>
    <task_label>L3</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L3">
   <label>L3</label>
   <row>6</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L3.log</IseManagerLog>
   <profiling>
    <slot>1713655283</slot>
    <spawn>1713655285</spawn>
    <release>1713655551</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2826.989</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 87.31</User_time_sec>
    <System_time_sec> 22.07</System_time_sec>
    <Percent_of_CPU> 41%</Percent_of_CPU>
    <max_size> 2044852</max_size>
    <finish>1713637551</finish>
    <start>1713637286</start>
    <task_label>L3</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="vcs_splitter_VCS_Task_Builder">
   <label>Launch VCS</label>
   <row>6</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>VCS</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654821</slot>
    <spawn>1713654821</spawn>
    <release>1713654827</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 1352.709</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.95</User_time_sec>
    <System_time_sec> 1.35</System_time_sec>
    <Percent_of_CPU> 38%</Percent_of_CPU>
    <max_size> 151780</max_size>
    <finish>1713636827</finish>
    <start>1713636822</start>
    <task_label>Launch VCS</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>VCS_Task_Builder</task_class>
   </profiling>
   <ancestors>
    <ancestor>design_Fs_Macro</ancestor>
    <ancestor>Target_Config_Analyzer</ancestor>
    <ancestor>backend_default_Project_Analyzer</ancestor>
   </ancestors>
  </task>
  <task name="Post_Vcs_Task_Builder">
   <label>Prepare Post Vcs Tasks</label>
   <row>7</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>VCS</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654828</slot>
    <spawn>1713654828</spawn>
    <release>1713654828</release>
    <start>1713654828</start>
    <finish>1713654828</finish>
   </profiling>
   <ancestors>
    <ancestor>vcs_splitter_VCS_Task_Builder</ancestor>
   </ancestors>
  </task>
  <task name="VCS_Task_Analyzer">
   <label>Analyze VCS Results</label>
   <row>7</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>VCS</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654827</slot>
    <spawn>1713654827</spawn>
    <release>1713654828</release>
    <start>1713654827</start>
    <finish>1713654828</finish>
   </profiling>
   <ancestors>
    <ancestor>vcs_splitter_VCS_Task_Builder</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L4">
   <label>L4</label>
   <row>7</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L4.log</IseManagerLog>
   <profiling>
    <slot>1713655290</slot>
    <spawn>1713655292</spawn>
    <release>1713655638</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2600.836</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 163.08</User_time_sec>
    <System_time_sec> 27.23</System_time_sec>
    <Percent_of_CPU> 55%</Percent_of_CPU>
    <max_size> 3203432</max_size>
    <finish>1713637638</finish>
    <start>1713637294</start>
    <task_label>L4</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L4">
   <label>L4</label>
   <row>7</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L4.log</IseManagerLog>
   <profiling>
    <slot>1713655020</slot>
    <spawn>1713655020</spawn>
    <release>1713655285</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.993</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 79.63</User_time_sec>
    <System_time_sec> 21.51</System_time_sec>
    <Percent_of_CPU> 38%</Percent_of_CPU>
    <max_size> 1993828</max_size>
    <finish>1713637285</finish>
    <start>1713637022</start>
    <task_label>L4</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L4">
   <label>L4</label>
   <row>7</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L4.log</IseManagerLog>
   <profiling>
    <slot>1713655285</slot>
    <spawn>1713655290</spawn>
    <release>1713655551</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2619.366</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 85.48</User_time_sec>
    <System_time_sec> 21.73</System_time_sec>
    <Percent_of_CPU> 41%</Percent_of_CPU>
    <max_size> 2046976</max_size>
    <finish>1713637551</finish>
    <start>1713637290</start>
    <task_label>L4</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="RhinoFsdb_Builder">
   <label>Build Rhino Fsdb</label>
   <row>8</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>VCS</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654830</slot>
    <spawn>1713654830</spawn>
    <release>1713654832</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2819.549</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.03</User_time_sec>
    <System_time_sec> 0.11</System_time_sec>
    <Percent_of_CPU> 33%</Percent_of_CPU>
    <max_size> 84984</max_size>
    <finish>1713636832</finish>
    <start>1713636832</start>
    <task_label>Build Rhino Fsdb</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>RhinoFsdb_Builder</task_class>
   </profiling>
   <ancestors>
    <ancestor>VCS_Task_Analyzer</ancestor>
   </ancestors>
  </task>
  <task name="Verdi_Compilation">
   <label>Launch Verdi</label>
   <row>8</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>VCS</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654830</slot>
    <spawn>1713654830</spawn>
    <release>1713654832</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2819.549</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.03</User_time_sec>
    <System_time_sec> 0.10</System_time_sec>
    <Percent_of_CPU> 19%</Percent_of_CPU>
    <max_size> 34416</max_size>
    <finish>1713636832</finish>
    <start>1713636832</start>
    <task_label>Launch Verdi</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>Verdi_Compilation</task_class>
   </profiling>
   <ancestors>
    <ancestor>Post_Vcs_Task_Builder</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_Intermediate_Profiling_Results_Analyzer_VCSAnalyzer">
   <label>Compilation Profiler (after VCSAnalyzer)</label>
   <row>8</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Final Check</hierarchical_id>
     <order>HEADER_5</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654828</slot>
    <spawn>1713654828</spawn>
    <release>1713654830</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2628.631</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.17</User_time_sec>
    <System_time_sec> 0.09</System_time_sec>
    <Percent_of_CPU> 24%</Percent_of_CPU>
    <max_size> 18468</max_size>
    <finish>1713636830</finish>
    <start>1713636829</start>
    <task_label>Compilation Profiler (after VCSAnalyzer)</task_label>
    <task_jobQueue>ZebuLocal</task_jobQueue>
    <task_class>Intermediate_Profiling_Results_Analyzer</task_class>
   </profiling>
   <ancestors>
    <ancestor>VCS_Task_Analyzer</ancestor>
    <ancestor>vcs_splitter_VCS_Task_Builder</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L5">
   <label>L5</label>
   <row>8</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L5.log</IseManagerLog>
   <profiling>
    <slot>1713655292</slot>
    <spawn>1713655292</spawn>
    <release>1713655642</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2620.068</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 166.84</User_time_sec>
    <System_time_sec> 28.58</System_time_sec>
    <Percent_of_CPU> 55%</Percent_of_CPU>
    <max_size> 3201844</max_size>
    <finish>1713637642</finish>
    <start>1713637292</start>
    <task_label>L5</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L5">
   <label>L5</label>
   <row>8</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L5.log</IseManagerLog>
   <profiling>
    <slot>1713655020</slot>
    <spawn>1713655020</spawn>
    <release>1713655292</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.993</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 81.74</User_time_sec>
    <System_time_sec> 21.89</System_time_sec>
    <Percent_of_CPU> 38%</Percent_of_CPU>
    <max_size> 1993508</max_size>
    <finish>1713637292</finish>
    <start>1713637023</start>
    <task_label>L5</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L5">
   <label>L5</label>
   <row>8</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L5.log</IseManagerLog>
   <profiling>
    <slot>1713655292</slot>
    <spawn>1713655292</spawn>
    <release>1713655557</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2600.836</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 88.25</User_time_sec>
    <System_time_sec> 21.71</System_time_sec>
    <Percent_of_CPU> 41%</Percent_of_CPU>
    <max_size> 2045188</max_size>
    <finish>1713637557</finish>
    <start>1713637294</start>
    <task_label>L5</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="design_Default_RTL_GroupBundle_0_Synthesis">
   <label>Bundle 0</label>
   <row>8</row>
   <state>OK</state>
   <type_task>Synth</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Design</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="1">
     <hierarchical_id>RTL Synthesis : Default_RTL_Group</hierarchical_id>
     <order>G</order>
    </node>
    <node raw="2">
     <hierarchical_id>Synthesis To Be Redone</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <Bundle>
    <synthese synthname="stb">
     <syntheselog name="stb">design/synth_Default_RTL_Group/synthesis_log_dir/stb.log</syntheselog>
    </synthese>
    <synthese synthname="top">
     <syntheselog name="top">design/synth_Default_RTL_Group/synthesis_log_dir/top.log</syntheselog>
    </synthese>
   </Bundle>
   <showweights message="Bundle Bundle_0 1550"/>
   <showweights message="   Synthesis stb 1549"/>
   <showweights message="   Synthesis top 1"/>
   <profiling>
    <slot>1713654830</slot>
    <spawn>1713654830</spawn>
    <release>1713654832</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2819.549</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.64</User_time_sec>
    <System_time_sec> 0.22</System_time_sec>
    <Percent_of_CPU> 54%</Percent_of_CPU>
    <max_size> 82408</max_size>
    <finish>1713636832</finish>
    <start>1713636831</start>
    <task_label>Bundle 0</task_label>
    <task_jobQueue>ZebuSynthesis</task_jobQueue>
    <task_class>_Synthesis</task_class>
   </profiling>
   <ancestors>
    <ancestor>VCS_Task_Analyzer</ancestor>
   </ancestors>
  </task>
  <task name="stable_design_Default_RTL_Group_Synthesis">
   <label>Synthesize no need to be redone</label>
   <row>8</row>
   <state>OK</state>
   <type_task>Synth</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Design</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="1">
     <hierarchical_id>RTL Synthesis : Default_RTL_Group</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <Bundle>
    <synthese synthname="clkg">
     <syntheselog name="clkg">design/synth_Default_RTL_Group/synthesis_log_dir/clkg.log</syntheselog>
    </synthese>
    <synthese synthname="dut">
     <syntheselog name="dut">design/synth_Default_RTL_Group/synthesis_log_dir/dut.log</syntheselog>
    </synthese>
    <synthese synthname="fifo_0000">
     <syntheselog name="fifo_0000">design/synth_Default_RTL_Group/synthesis_log_dir/fifo_0000.log</syntheselog>
    </synthese>
    <synthese synthname="fifo_usage_spy">
     <syntheselog name="fifo_usage_spy">design/synth_Default_RTL_Group/synthesis_log_dir/fifo_usage_spy.log</syntheselog>
    </synthese>
    <synthese synthname="parity">
     <syntheselog name="parity">design/synth_Default_RTL_Group/synthesis_log_dir/parity.log</syntheselog>
    </synthese>
    <synthese synthname="parity_check">
     <syntheselog name="parity_check">design/synth_Default_RTL_Group/synthesis_log_dir/parity_check.log</syntheselog>
    </synthese>
    <synthese synthname="proba">
     <syntheselog name="proba">design/synth_Default_RTL_Group/synthesis_log_dir/proba.log</syntheselog>
    </synthese>
    <synthese synthname="proba_0000">
     <syntheselog name="proba_0000">design/synth_Default_RTL_Group/synthesis_log_dir/proba_0000.log</syntheselog>
    </synthese>
    <synthese synthname="ram">
     <syntheselog name="ram">design/synth_Default_RTL_Group/synthesis_log_dir/ram.log</syntheselog>
    </synthese>
    <synthese synthname="rom">
     <syntheselog name="rom">design/synth_Default_RTL_Group/synthesis_log_dir/rom.log</syntheselog>
    </synthese>
   </Bundle>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>VCS_Task_Analyzer</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L6">
   <label>L6</label>
   <row>9</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L6.log</IseManagerLog>
   <profiling>
    <slot>1713655296</slot>
    <spawn>1713655298</spawn>
    <release>1713655650</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.993</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 166.57</User_time_sec>
    <System_time_sec> 28.41</System_time_sec>
    <Percent_of_CPU> 55%</Percent_of_CPU>
    <max_size> 3263692</max_size>
    <finish>1713637650</finish>
    <start>1713637300</start>
    <task_label>L6</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L6">
   <label>L6</label>
   <row>9</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L6.log</IseManagerLog>
   <profiling>
    <slot>1713655020</slot>
    <spawn>1713655020</spawn>
    <release>1713655281</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2600.134</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 79.37</User_time_sec>
    <System_time_sec> 21.77</System_time_sec>
    <Percent_of_CPU> 38%</Percent_of_CPU>
    <max_size> 1995192</max_size>
    <finish>1713637281</finish>
    <start>1713637021</start>
    <task_label>L6</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L6">
   <label>L6</label>
   <row>9</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L6.log</IseManagerLog>
   <profiling>
    <slot>1713655292</slot>
    <spawn>1713655296</spawn>
    <release>1713655557</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2640.002</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 84.76</User_time_sec>
    <System_time_sec> 20.87</System_time_sec>
    <Percent_of_CPU> 40%</Percent_of_CPU>
    <max_size> 2046860</max_size>
    <finish>1713637557</finish>
    <start>1713637298</start>
    <task_label>L6</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="design_Default_RTL_GroupBundle_0_Synthesis_Bundle_0_analyzer">
   <label>Bundle_0</label>
   <row>9</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Design</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="1">
     <hierarchical_id>RTL Synthesis : Default_RTL_Group</hierarchical_id>
     <order>G</order>
    </node>
    <node raw="2">
     <hierarchical_id>Analyze Synthesis Results</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654832</slot>
    <spawn>1713654832</spawn>
    <release>1713654832</release>
    <start>1713654832</start>
    <finish>1713654832</finish>
   </profiling>
   <ancestors>
    <ancestor>design_Default_RTL_GroupBundle_0_Synthesis</ancestor>
   </ancestors>
  </task>
  <task name="stable_design_Default_RTL_Group_Synthesis_design_Default_RTL_Group_stable_analyzer">
   <label>design_Default_RTL_Group_stable</label>
   <row>9</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Design</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="1">
     <hierarchical_id>RTL Synthesis : Default_RTL_Group</hierarchical_id>
     <order>G</order>
    </node>
    <node raw="2">
     <hierarchical_id>Analyze Synthesis Results</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654832</slot>
    <spawn>1713654832</spawn>
    <release>1713654832</release>
    <start>1713654832</start>
    <finish>1713654832</finish>
   </profiling>
   <ancestors>
    <ancestor>stable_design_Default_RTL_Group_Synthesis</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L7">
   <label>L7</label>
   <row>10</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L7.log</IseManagerLog>
   <profiling>
    <slot>1713655298</slot>
    <spawn>1713655298</spawn>
    <release>1713655646</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.993</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 166.08</User_time_sec>
    <System_time_sec> 27.69</System_time_sec>
    <Percent_of_CPU> 55%</Percent_of_CPU>
    <max_size> 3206872</max_size>
    <finish>1713637646</finish>
    <start>1713637300</start>
    <task_label>L7</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L7">
   <label>L7</label>
   <row>10</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L7.log</IseManagerLog>
   <profiling>
    <slot>1713655020</slot>
    <spawn>1713655020</spawn>
    <release>1713655302</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2600.134</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 81.96</User_time_sec>
    <System_time_sec> 21.43</System_time_sec>
    <Percent_of_CPU> 36%</Percent_of_CPU>
    <max_size> 1991300</max_size>
    <finish>1713637302</finish>
    <start>1713637023</start>
    <task_label>L7</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L7">
   <label>L7</label>
   <row>10</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L7.log</IseManagerLog>
   <profiling>
    <slot>1713655298</slot>
    <spawn>1713655298</spawn>
    <release>1713655561</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.993</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 85.91</User_time_sec>
    <System_time_sec> 21.62</System_time_sec>
    <Percent_of_CPU> 40%</Percent_of_CPU>
    <max_size> 2056820</max_size>
    <finish>1713637561</finish>
    <start>1713637299</start>
    <task_label>L7</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="design_Default_RTL_Group_Memory_ram_zMem">
   <label>Memory ram_zMem</label>
   <row>10</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Design</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="1">
     <hierarchical_id>RTL Synthesis : Default_RTL_Group</hierarchical_id>
     <order>G</order>
    </node>
    <node raw="2">
     <hierarchical_id>Build Memories and Divmods</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>stable_design_Default_RTL_Group_Synthesis_design_Default_RTL_Group_stable_analyzer</ancestor>
   </ancestors>
  </task>
  <task name="design_Default_RTL_Group_Memory_rom_zMem">
   <label>Memory rom_zMem</label>
   <row>10</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Design</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="1">
     <hierarchical_id>RTL Synthesis : Default_RTL_Group</hierarchical_id>
     <order>G</order>
    </node>
    <node raw="2">
     <hierarchical_id>Build Memories and Divmods</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>stable_design_Default_RTL_Group_Synthesis_design_Default_RTL_Group_stable_analyzer</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_BackendEntry">
   <label>Prepare Backend Flow</label>
   <row>11</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <loglist>
    <log label="zDveTools script">backend_default/zDveTools.tcl</log>
    <log label="zTopBuild script">backend_default/zTopBuild.tcl</log>
    <log label="EDIF file checker">backend_default/zTopBuild_edif.inf</log>
    <log label="EDIF file list">backend_default/edifListScript.tcl</log>
    <log label="">backend_default/tools/zCui/synthesis_glog.xcui</log>
    <log label="">backend_default/tools/zCui/memff_glog.xcui</log>
   </loglist>
   <profiling>
    <slot>1713654836</slot>
    <spawn>1713654836</spawn>
    <release>1713654837</release>
    <start>1713654836</start>
    <finish>1713654837</finish>
   </profiling>
   <ancestors>
    <ancestor>VCS_Task_Analyzer</ancestor>
    <ancestor>design_Default_RTL_Group_Memory_ram_zMem</ancestor>
    <ancestor>backend_default_Intermediate_Profiling_Results_Analyzer_VCSAnalyzer</ancestor>
    <ancestor>backend_default_Project_Analyzer</ancestor>
    <ancestor>RhinoFsdb_Builder</ancestor>
    <ancestor>design_Default_RTL_Group_Memory_rom_zMem</ancestor>
    <ancestor>design_Default_RTL_GroupBundle_0_Synthesis_Bundle_0_analyzer</ancestor>
    <ancestor>stable_design_Default_RTL_Group_Synthesis</ancestor>
    <ancestor>stable_design_Default_RTL_Group_Synthesis_design_Default_RTL_Group_stable_analyzer</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L8">
   <label>L8</label>
   <row>11</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L8.log</IseManagerLog>
   <profiling>
    <slot>1713655302</slot>
    <spawn>1713655302</spawn>
    <release>1713655654</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.853</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 170.13</User_time_sec>
    <System_time_sec> 28.21</System_time_sec>
    <Percent_of_CPU> 56%</Percent_of_CPU>
    <max_size> 3202040</max_size>
    <finish>1713637654</finish>
    <start>1713637303</start>
    <task_label>L8</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L8">
   <label>L8</label>
   <row>11</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L8.log</IseManagerLog>
   <profiling>
    <slot>1713655020</slot>
    <spawn>1713655020</spawn>
    <release>1713655302</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.993</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 81.95</User_time_sec>
    <System_time_sec> 21.49</System_time_sec>
    <Percent_of_CPU> 36%</Percent_of_CPU>
    <max_size> 1991404</max_size>
    <finish>1713637302</finish>
    <start>1713637021</start>
    <task_label>L8</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L8">
   <label>L8</label>
   <row>11</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L8.log</IseManagerLog>
   <profiling>
    <slot>1713655298</slot>
    <spawn>1713655302</spawn>
    <release>1713655568</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.853</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 86.26</User_time_sec>
    <System_time_sec> 21.81</System_time_sec>
    <Percent_of_CPU> 41%</Percent_of_CPU>
    <max_size> 2046668</max_size>
    <finish>1713637568</finish>
    <start>1713637305</start>
    <task_label>L8</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_Intermediate_Profiling_Results_Analyzer_BackendEntry">
   <label>Compilation Profiler (after BackendEntry)</label>
   <row>12</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Final Check</hierarchical_id>
     <order>HEADER_5</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654839</slot>
    <spawn>1713654839</spawn>
    <release>1713654841</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2401.776</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.17</User_time_sec>
    <System_time_sec> 0.07</System_time_sec>
    <Percent_of_CPU> 38%</Percent_of_CPU>
    <max_size> 18468</max_size>
    <finish>1713636841</finish>
    <start>1713636841</start>
    <task_label>Compilation Profiler (after BackendEntry)</task_label>
    <task_jobQueue>ZebuLocal</task_jobQueue>
    <task_class>Intermediate_Profiling_Results_Analyzer</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_BackendEntry</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_OptionsDbProc">
   <label>Make optionsdb dump</label>
   <row>12</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_BackendEntry</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_RTL_DB_Indexer">
   <label>Make RTL DB indexes</label>
   <row>12</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654839</slot>
    <spawn>1713654839</spawn>
    <release>1713654841</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2758.483</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.11</User_time_sec>
    <System_time_sec> 0.19</System_time_sec>
    <Percent_of_CPU> 38%</Percent_of_CPU>
    <max_size> 77952</max_size>
    <finish>1713636841</finish>
    <start>1713636841</start>
    <task_label>Make RTL DB indexes</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>RTL_DB_Indexer</task_class>
   </profiling>
   <ancestors>
    <ancestor>vcs_splitter_VCS_Task_Builder</ancestor>
    <ancestor>backend_default_BackendEntry</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L9">
   <label>L9</label>
   <row>12</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L9.log</IseManagerLog>
   <profiling>
    <slot>1713655302</slot>
    <spawn>1713655302</spawn>
    <release>1713655648</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.853</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 164.39</User_time_sec>
    <System_time_sec> 27.42</System_time_sec>
    <Percent_of_CPU> 55%</Percent_of_CPU>
    <max_size> 3195332</max_size>
    <finish>1713637648</finish>
    <start>1713637304</start>
    <task_label>L9</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L9">
   <label>L9</label>
   <row>12</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L9.log</IseManagerLog>
   <profiling>
    <slot>1713655020</slot>
    <spawn>1713655020</spawn>
    <release>1713655298</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.993</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 82.22</User_time_sec>
    <System_time_sec> 21.60</System_time_sec>
    <Percent_of_CPU> 37%</Percent_of_CPU>
    <max_size> 1998060</max_size>
    <finish>1713637298</finish>
    <start>1713637022</start>
    <task_label>L9</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L9">
   <label>L9</label>
   <row>12</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L9.log</IseManagerLog>
   <profiling>
    <slot>1713655302</slot>
    <spawn>1713655341</spawn>
    <release>1713655605</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2598.870</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 86.11</User_time_sec>
    <System_time_sec> 21.88</System_time_sec>
    <Percent_of_CPU> 41%</Percent_of_CPU>
    <max_size> 2047256</max_size>
    <finish>1713637605</finish>
    <start>1713637344</start>
    <task_label>L9</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_Vcs_Link">
   <label>Make VCS file links</label>
   <row>12</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_BackendEntry</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zDveTool">
   <label>Analyze DVE</label>
   <row>12</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <loglist>
    <log label="zDveTools Script">backend_default/zDveTools.tcl</log>
   </loglist>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_BackendEntry</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_RTL_DB_Link">
   <label>Make RTL DB link</label>
   <row>13</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654841</slot>
    <spawn>1713654841</spawn>
    <release>1713654843</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2738.970</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.08</User_time_sec>
    <System_time_sec> 0.05</System_time_sec>
    <Percent_of_CPU> 60%</Percent_of_CPU>
    <max_size> 45260</max_size>
    <finish>1713636843</finish>
    <start>1713636843</start>
    <task_label>Make RTL DB link</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>RTL_DB_Link</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_BackendEntry</ancestor>
    <ancestor>backend_default_RTL_DB_Indexer</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L10">
   <label>L10</label>
   <row>13</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L10.log</IseManagerLog>
   <profiling>
    <slot>1713655341</slot>
    <spawn>1713655485</spawn>
    <release>1713655823</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2605.609</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 158.02</User_time_sec>
    <System_time_sec> 27.26</System_time_sec>
    <Percent_of_CPU> 54%</Percent_of_CPU>
    <max_size> 3208424</max_size>
    <finish>1713637823</finish>
    <start>1713637486</start>
    <task_label>L10</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L10">
   <label>L10</label>
   <row>13</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L10.log</IseManagerLog>
   <profiling>
    <slot>1713655020</slot>
    <spawn>1713655020</spawn>
    <release>1713655298</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.993</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 81.78</User_time_sec>
    <System_time_sec> 21.85</System_time_sec>
    <Percent_of_CPU> 37%</Percent_of_CPU>
    <max_size> 1993504</max_size>
    <finish>1713637298</finish>
    <start>1713637022</start>
    <task_label>L10</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L10">
   <label>L10</label>
   <row>13</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L10.log</IseManagerLog>
   <profiling>
    <slot>1713655343</slot>
    <spawn>1713655397</spawn>
    <release>1713655654</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.993</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 83.19</User_time_sec>
    <System_time_sec> 20.60</System_time_sec>
    <Percent_of_CPU> 40%</Percent_of_CPU>
    <max_size> 2052068</max_size>
    <finish>1713637654</finish>
    <start>1713637397</start>
    <task_label>L10</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_RTL_DB_RunTime">
   <label>Make RTL DB for Run Time</label>
   <row>14</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654844</slot>
    <spawn>1713654844</spawn>
    <release>1713654846</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2742.761</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.09</User_time_sec>
    <System_time_sec> 0.09</System_time_sec>
    <Percent_of_CPU> 28%</Percent_of_CPU>
    <max_size> 45260</max_size>
    <finish>1713636846</finish>
    <start>1713636846</start>
    <task_label>Make RTL DB for Run Time</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>RTL_DB_RunTime</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_BackendEntry</ancestor>
    <ancestor>backend_default_RTL_DB_Link</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L11">
   <label>L11</label>
   <row>14</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L11.log</IseManagerLog>
   <profiling>
    <slot>1713655547</slot>
    <spawn>1713655547</spawn>
    <release>1713655887</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2798.352</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 159.26</User_time_sec>
    <System_time_sec> 26.73</System_time_sec>
    <Percent_of_CPU> 54%</Percent_of_CPU>
    <max_size> 3203096</max_size>
    <finish>1713637887</finish>
    <start>1713637549</start>
    <task_label>L11</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L11">
   <label>L11</label>
   <row>14</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L11.log</IseManagerLog>
   <profiling>
    <slot>1713655020</slot>
    <spawn>1713655020</spawn>
    <release>1713655283</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.993</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 81.40</User_time_sec>
    <System_time_sec> 22.18</System_time_sec>
    <Percent_of_CPU> 39%</Percent_of_CPU>
    <max_size> 1991416</max_size>
    <finish>1713637283</finish>
    <start>1713637021</start>
    <task_label>L11</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L11">
   <label>L11</label>
   <row>14</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L11.log</IseManagerLog>
   <profiling>
    <slot>1713655485</slot>
    <spawn>1713655547</spawn>
    <release>1713655805</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2798.352</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 83.34</User_time_sec>
    <System_time_sec> 20.96</System_time_sec>
    <Percent_of_CPU> 40%</Percent_of_CPU>
    <max_size> 2044876</max_size>
    <finish>1713637805</finish>
    <start>1713637548</start>
    <task_label>L11</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_zTopBuild">
   <label>Build System</label>
   <row>14</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <loglist>
    <log label="zTopBuild Script">backend_default/zTopBuild.tcl</log>
    <log label="zTopBuild Native Log">backend_default/zTopBuild.log</log>
    <log label="zTopBuild Report">backend_default/zTopBuild_report.log</log>
    <log label="zTopBuild HTML Report">backend_default/zTopBuild_report.html</log>
    <log label="zTopBuild AC Report">backend_default/zTopBuild_AC_report.log</log>
    <log label="zTopBuild AC HTML Report">backend_default/zTopBuild_AC_report.html</log>
    <log label="GLog">backend_default/tools/zTopBuild/zTopBuild_glog.xcui</log>
    <log label="GLog">backend_default/tools/zTopClustering/zTopClustering_glog.xcui</log>
   </loglist>
   <profiling>
    <slot>1713654844</slot>
    <spawn>1713654844</spawn>
    <release>1713654850</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2742.761</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 1.90</User_time_sec>
    <System_time_sec> 0.70</System_time_sec>
    <Percent_of_CPU> 47%</Percent_of_CPU>
    <max_size> 313252</max_size>
    <finish>1713636850</finish>
    <start>1713636845</start>
    <task_label>Build System</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>zTopBuild</task_class>
   </profiling>
   <ancestors>
    <ancestor>VCS_Task_Analyzer</ancestor>
    <ancestor>backend_default_Intermediate_Profiling_Results_Analyzer_BackendEntry</ancestor>
    <ancestor>backend_default_BackendEntry</ancestor>
    <ancestor>backend_default_RTL_DB_Link</ancestor>
    <ancestor>backend_default_Vcs_Link</ancestor>
    <ancestor>backend_default_OptionsDbProc</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L12">
   <label>L12</label>
   <row>15</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L12.log</IseManagerLog>
   <profiling>
    <slot>1713655547</slot>
    <spawn>1713655551</spawn>
    <release>1713655912</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2665.411</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 181.03</User_time_sec>
    <System_time_sec> 27.66</System_time_sec>
    <Percent_of_CPU> 57%</Percent_of_CPU>
    <max_size> 3208352</max_size>
    <finish>1713637912</finish>
    <start>1713637552</start>
    <task_label>L12</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L12">
   <label>L12</label>
   <row>15</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L12.log</IseManagerLog>
   <profiling>
    <slot>1713655020</slot>
    <spawn>1713655020</spawn>
    <release>1713655302</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.993</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 100.62</User_time_sec>
    <System_time_sec> 22.02</System_time_sec>
    <Percent_of_CPU> 43%</Percent_of_CPU>
    <max_size> 1996332</max_size>
    <finish>1713637302</finish>
    <start>1713637023</start>
    <task_label>L12</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L12">
   <label>L12</label>
   <row>15</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L12.log</IseManagerLog>
   <profiling>
    <slot>1713655551</slot>
    <spawn>1713655551</spawn>
    <release>1713655813</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2665.411</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 84.36</User_time_sec>
    <System_time_sec> 20.98</System_time_sec>
    <Percent_of_CPU> 40%</Percent_of_CPU>
    <max_size> 2048524</max_size>
    <finish>1713637813</finish>
    <start>1713637553</start>
    <task_label>L12</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_zEquiGenerator">
   <label>Build Equipotentials</label>
   <row>15</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654850</slot>
    <spawn>1713654850</spawn>
    <release>1713654852</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2350.817</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.20</User_time_sec>
    <System_time_sec> 0.14</System_time_sec>
    <Percent_of_CPU> 88%</Percent_of_CPU>
    <max_size> 116440</max_size>
    <finish>1713636852</finish>
    <start>1713636852</start>
    <task_label>Build Equipotentials</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>Zrdb_Equi</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTopBuild</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zRtlToEqui">
   <label>Convert Netlist</label>
   <row>15</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654850</slot>
    <spawn>1713654850</spawn>
    <release>1713654852</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2350.817</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.21</User_time_sec>
    <System_time_sec> 0.15</System_time_sec>
    <Percent_of_CPU> 30%</Percent_of_CPU>
    <max_size> 155164</max_size>
    <finish>1713636852</finish>
    <start>1713636851</start>
    <task_label>Convert Netlist</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>zRtlToEqui</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTopBuild</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zSimuFsdbHeader">
   <label>zSimuFsdbHeader</label>
   <row>15</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654850</slot>
    <spawn>1713654850</spawn>
    <release>1713654852</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 1872.259</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.05</User_time_sec>
    <System_time_sec> 0.08</System_time_sec>
    <Percent_of_CPU> 38%</Percent_of_CPU>
    <max_size> 109648</max_size>
    <finish>1713636852</finish>
    <start>1713636852</start>
    <task_label>zSimuFsdbHeader</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>zSimuFsdbHeader</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTopBuild</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zTopBuildResultAnalyzer">
   <label>Analyze System Building Results</label>
   <row>15</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <loglist>
    <log label="zPar script">backend_default/zParCmds.tcl</log>
   </loglist>
   <profiling>
    <slot>1713654850</slot>
    <spawn>1713654850</spawn>
    <release>1713654850</release>
    <start>1713654850</start>
    <finish>1713654850</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTopBuild</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_Intermediate_Profiling_Results_Analyzer_ZTopBuildAnalyzer">
   <label>Compilation Profiler (after ZTopBuildAnalyzer)</label>
   <row>16</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Final Check</hierarchical_id>
     <order>HEADER_5</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654852</slot>
    <spawn>1713654852</spawn>
    <release>1713654854</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2090.692</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.16</User_time_sec>
    <System_time_sec> 0.07</System_time_sec>
    <Percent_of_CPU> 41%</Percent_of_CPU>
    <max_size> 18468</max_size>
    <finish>1713636854</finish>
    <start>1713636854</start>
    <task_label>Compilation Profiler (after ZTopBuildAnalyzer)</task_label>
    <task_jobQueue>ZebuLocal</task_jobQueue>
    <task_class>Intermediate_Profiling_Results_Analyzer</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTopBuild</ancestor>
    <ancestor>backend_default_zTopBuildResultAnalyzer</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_RTB_Front_End">
   <label>RTB Front-End</label>
   <row>16</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTopBuildResultAnalyzer</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L13">
   <label>L13</label>
   <row>16</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L13.log</IseManagerLog>
   <profiling>
    <slot>1713655551</slot>
    <spawn>1713655557</spawn>
    <release>1713655898</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.853</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 160.30</User_time_sec>
    <System_time_sec> 26.69</System_time_sec>
    <Percent_of_CPU> 54%</Percent_of_CPU>
    <max_size> 3208612</max_size>
    <finish>1713637898</finish>
    <start>1713637558</start>
    <task_label>L13</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L13">
   <label>L13</label>
   <row>16</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L13.log</IseManagerLog>
   <profiling>
    <slot>1713655020</slot>
    <spawn>1713655020</spawn>
    <release>1713655292</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2602.239</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 81.22</User_time_sec>
    <System_time_sec> 21.90</System_time_sec>
    <Percent_of_CPU> 38%</Percent_of_CPU>
    <max_size> 1998952</max_size>
    <finish>1713637292</finish>
    <start>1713637022</start>
    <task_label>L13</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L13">
   <label>L13</label>
   <row>16</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L13.log</IseManagerLog>
   <profiling>
    <slot>1713655553</slot>
    <spawn>1713655557</spawn>
    <release>1713655817</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.993</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 84.06</User_time_sec>
    <System_time_sec> 21.38</System_time_sec>
    <Percent_of_CPU> 40%</Percent_of_CPU>
    <max_size> 2044604</max_size>
    <finish>1713637817</finish>
    <start>1713637559</start>
    <task_label>L13</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_zCoreBuild_Part_0">
   <label>Build zCore Part_0</label>
   <row>16</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
    <node raw="2">
     <hierarchical_id>zCore Compilation</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <loglist>
    <log label="zCoreBuild Script">backend_default/work.Part_0//zCoreBuild_ztb.tcl</log>
    <log label="zCoreBuild Native Log">backend_default/work.Part_0//zCoreBuild.log</log>
    <log label="zCoreBuild Report">backend_default/work.Part_0//zCoreBuild_report.log</log>
    <log label="zCoreBuild HTML Report">backend_default/work.Part_0//zCoreBuild_report.html</log>
    <log label="zCoreBuild AC Report">backend_default/work.Part_0//zCoreBuild_AC_report.log</log>
    <log label="zCoreBuild AC HTML Report">backend_default/work.Part_0//zCoreBuild_AC_report.html</log>
    <log label="GLog">backend_default/work.Part_0//tools/zCoreBuild/zCoreBuild_glog.xcui</log>
    <log label="GLog">backend_default/work.Part_0//tools/zCoreClustering/zCoreClustering_glog.xcui</log>
    <log label="GLog">backend_default/work.Part_0//tools/zCorePartitioning/zCorePartitioning_glog.xcui</log>
   </loglist>
   <profiling>
    <slot>1713654852</slot>
    <spawn>1713654852</spawn>
    <release>1713654862</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2414.831</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 6.62</User_time_sec>
    <System_time_sec> 0.87</System_time_sec>
    <Percent_of_CPU> 86%</Percent_of_CPU>
    <max_size> 481216</max_size>
    <finish>1713636862</finish>
    <start>1713636854</start>
    <task_label>Build zCore Part_0</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>zCoreBuild</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTopBuildResultAnalyzer</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zGraphGenerator">
   <label>Build Accessibility Graphs</label>
   <row>16</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654852</slot>
    <spawn>1713654852</spawn>
    <release>1713654854</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2090.692</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.18</User_time_sec>
    <System_time_sec> 0.13</System_time_sec>
    <Percent_of_CPU> 66%</Percent_of_CPU>
    <max_size> 157748</max_size>
    <finish>1713636854</finish>
    <start>1713636854</start>
    <task_label>Build Accessibility Graphs</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>zGraphGenerator</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTopBuild</ancestor>
    <ancestor>backend_default_zRtlToEqui</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zSimzilla">
   <label>Simulate Graphs</label>
   <row>16</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654852</slot>
    <spawn>1713654852</spawn>
    <release>1713654854</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2414.831</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.31</User_time_sec>
    <System_time_sec> 0.20</System_time_sec>
    <Percent_of_CPU> 92%</Percent_of_CPU>
    <max_size> 370404</max_size>
    <finish>1713636854</finish>
    <start>1713636854</start>
    <task_label>Simulate Graphs</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>zSimzilla</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zRtlToEqui</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_RTB_Front_End_Result_Analyzer">
   <label>Analyze RTB Front-End Results</label>
   <row>17</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654854</slot>
    <spawn>1713654854</spawn>
    <release>1713654854</release>
    <start>1713654854</start>
    <finish>1713654854</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_RTB_Front_End</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L14">
   <label>L14</label>
   <row>17</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L14.log</IseManagerLog>
   <profiling>
    <slot>1713655561</slot>
    <spawn>1713655568</spawn>
    <release>1713655906</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.853</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 159.57</User_time_sec>
    <System_time_sec> 26.24</System_time_sec>
    <Percent_of_CPU> 55%</Percent_of_CPU>
    <max_size> 3254080</max_size>
    <finish>1713637906</finish>
    <start>1713637569</start>
    <task_label>L14</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L14">
   <label>L14</label>
   <row>17</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L14.log</IseManagerLog>
   <profiling>
    <slot>1713655020</slot>
    <spawn>1713655020</spawn>
    <release>1713655283</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.993</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 78.91</User_time_sec>
    <System_time_sec> 21.76</System_time_sec>
    <Percent_of_CPU> 38%</Percent_of_CPU>
    <max_size> 1993532</max_size>
    <finish>1713637283</finish>
    <start>1713637023</start>
    <task_label>L14</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L14">
   <label>L14</label>
   <row>17</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L14.log</IseManagerLog>
   <profiling>
    <slot>1713655557</slot>
    <spawn>1713655561</spawn>
    <release>1713655821</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2609.960</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 85.10</User_time_sec>
    <System_time_sec> 21.07</System_time_sec>
    <Percent_of_CPU> 40%</Percent_of_CPU>
    <max_size> 2072236</max_size>
    <finish>1713637821</finish>
    <start>1713637562</start>
    <task_label>L14</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_zBuildClusteringSaver">
   <label>Save Clustering Results</label>
   <row>17</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654862</slot>
    <spawn>1713654862</spawn>
    <release>1713654862</release>
    <start>1713654862</start>
    <finish>1713654862</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTopBuildResultAnalyzer</ancestor>
    <ancestor>backend_default_zCoreBuild_Part_0</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zCoreBuildAnalyzer_Part_0">
   <label>Analyze zCore Building Results Part_0</label>
   <row>17</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
    <node raw="2">
     <hierarchical_id>zCore Compilation</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654862</slot>
    <spawn>1713654862</spawn>
    <release>1713654862</release>
    <start>1713654862</start>
    <finish>1713654862</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zCoreBuild_Part_0</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_PostZCoreCompilationJoin">
   <label>Post ZCore Compilation Join</label>
   <row>18</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654864</slot>
    <spawn>1713654864</spawn>
    <release>1713654865</release>
    <start>1713654864</start>
    <finish>1713654865</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTopBuildResultAnalyzer</ancestor>
    <ancestor>backend_default_zCoreBuildAnalyzer_Part_0</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L15">
   <label>L15</label>
   <row>18</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L15.log</IseManagerLog>
   <profiling>
    <slot>1713655605</slot>
    <spawn>1713655630</spawn>
    <release>1713655972</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.993</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 158.89</User_time_sec>
    <System_time_sec> 28.74</System_time_sec>
    <Percent_of_CPU> 55%</Percent_of_CPU>
    <max_size> 3214708</max_size>
    <finish>1713637972</finish>
    <start>1713637633</start>
    <task_label>L15</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L15">
   <label>L15</label>
   <row>18</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L15.log</IseManagerLog>
   <profiling>
    <slot>1713655020</slot>
    <spawn>1713655020</spawn>
    <release>1713655283</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.993</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 81.52</User_time_sec>
    <System_time_sec> 22.63</System_time_sec>
    <Percent_of_CPU> 39%</Percent_of_CPU>
    <max_size> 1992016</max_size>
    <finish>1713637283</finish>
    <start>1713637021</start>
    <task_label>L15</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L15">
   <label>L15</label>
   <row>18</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L15.log</IseManagerLog>
   <profiling>
    <slot>1713655568</slot>
    <spawn>1713655605</spawn>
    <release>1713655866</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.853</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 84.85</User_time_sec>
    <System_time_sec> 20.82</System_time_sec>
    <Percent_of_CPU> 40%</Percent_of_CPU>
    <max_size> 2051492</max_size>
    <finish>1713637866</finish>
    <start>1713637607</start>
    <task_label>L15</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_PreParScriptBuilder">
   <label>Pre PAR Script Builder</label>
   <row>19</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654867</slot>
    <spawn>1713654867</spawn>
    <release>1713654867</release>
    <start>1713654867</start>
    <finish>1713654867</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_PostZCoreCompilationJoin</ancestor>
    <ancestor>backend_default_zTopBuildResultAnalyzer</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L16">
   <label>L16</label>
   <row>19</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L16.log</IseManagerLog>
   <profiling>
    <slot>1713655630</slot>
    <spawn>1713655632</spawn>
    <release>1713655970</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.853</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 156.55</User_time_sec>
    <System_time_sec> 27.57</System_time_sec>
    <Percent_of_CPU> 54%</Percent_of_CPU>
    <max_size> 3201320</max_size>
    <finish>1713637970</finish>
    <start>1713637634</start>
    <task_label>L16</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L16">
   <label>L16</label>
   <row>19</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L16.log</IseManagerLog>
   <profiling>
    <slot>1713655020</slot>
    <spawn>1713655020</spawn>
    <release>1713655285</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.993</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 80.40</User_time_sec>
    <System_time_sec> 21.77</System_time_sec>
    <Percent_of_CPU> 38%</Percent_of_CPU>
    <max_size> 1996064</max_size>
    <finish>1713637285</finish>
    <start>1713637022</start>
    <task_label>L16</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L16">
   <label>L16</label>
   <row>19</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L16.log</IseManagerLog>
   <profiling>
    <slot>1713655630</slot>
    <spawn>1713655630</spawn>
    <release>1713655893</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.993</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 86.55</User_time_sec>
    <System_time_sec> 21.04</System_time_sec>
    <Percent_of_CPU> 41%</Percent_of_CPU>
    <max_size> 2071476</max_size>
    <finish>1713637893</finish>
    <start>1713637632</start>
    <task_label>L16</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_zPar">
   <label>Place and Route System</label>
   <row>20</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <loglist>
    <log label="zPar script from zCui">backend_default/zPar_zCui.tcl</log>
    <log label="zPar Native Log">backend_default/zPar_AC_report.html</log>
    <log label="zPar Clock Tree">backend_default/zPar_clk.log</log>
    <log label="GLog">backend_default/tools/zPar/zPar_glog.xcui</log>
   </loglist>
   <profiling>
    <slot>1713654868</slot>
    <spawn>1713654868</spawn>
    <release>1713654880</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2443.890</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 6.84</User_time_sec>
    <System_time_sec> 1.22</System_time_sec>
    <Percent_of_CPU> 75%</Percent_of_CPU>
    <max_size> 1533680</max_size>
    <finish>1713636880</finish>
    <start>1713636870</start>
    <task_label>Place and Route System</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>zPar</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_PreParScriptBuilder</ancestor>
    <ancestor>backend_default_zDveTool</ancestor>
    <ancestor>backend_default_Intermediate_Profiling_Results_Analyzer_ZTopBuildAnalyzer</ancestor>
    <ancestor>backend_default_zTopBuildResultAnalyzer</ancestor>
    <ancestor>backend_default_zCoreBuildAnalyzer_Part_0</ancestor>
    <ancestor>backend_default_RTB_Front_End</ancestor>
    <ancestor>backend_default_RTB_Front_End_Result_Analyzer</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_Design_FPGA_Dispatch">
   <label>Analyze zPar result</label>
   <row>21</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654880</slot>
    <spawn>1713654880</spawn>
    <release>1713654880</release>
    <start>1713654880</start>
    <finish>1713654880</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zPar</ancestor>
    <ancestor>backend_default_RTB_Front_End</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_Intermediate_Profiling_Results_Analyzer_ZParAnalyzer">
   <label>Compilation Profiler (after ZParAnalyzer)</label>
   <row>22</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Final Check</hierarchical_id>
     <order>HEADER_5</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654882</slot>
    <spawn>1713654882</spawn>
    <release>1713654884</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2171.832</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.17</User_time_sec>
    <System_time_sec> 0.08</System_time_sec>
    <Percent_of_CPU> 28%</Percent_of_CPU>
    <max_size> 18468</max_size>
    <finish>1713636884</finish>
    <start>1713636884</start>
    <task_label>Compilation Profiler (after ZParAnalyzer)</task_label>
    <task_jobQueue>ZebuLocal</task_jobQueue>
    <task_class>Intermediate_Profiling_Results_Analyzer</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zPar</ancestor>
    <ancestor>backend_default_Design_FPGA_Dispatch</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zFW_U0_M0_IF">
   <label>Create RTB Configuration: U0_M0_IF</label>
   <row>22</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_Design_FPGA_Dispatch</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_RTB_FPGA_Dispatch_U0_M0_IF">
   <label>Analyze zRTB_FW result: U0_M0_IF</label>
   <row>23</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713654884</slot>
    <spawn>1713654884</spawn>
    <release>1713654884</release>
    <start>1713654884</start>
    <finish>1713654884</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zFW_U0_M0_IF</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_FpgaPostProc">
   <label>FPGA post Process</label>
   <row>24</row>
   <state>Unkown</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/00 (U0_M0_F0)/Controller"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_U0_M0_F00_PaR_Controller</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F08_FpgaPostProc">
   <label>FPGA post Process</label>
   <row>24</row>
   <state>Unkown</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/08 (Route U0_M0_F08)/Controller"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_U0_M0_F08_PaR_Controller</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zTime">
   <label>Create Timing DB</label>
   <row>24</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <loglist>
    <log label="zTime abstract Report">backend_default/zTime.html</log>
    <log label="zTime critical clock paths Report">backend_default/ztime_clock_out_paths_abs.html</log>
    <log label="zTime critical data paths Report">backend_default/ztime_out_paths_abs.html</log>
    <log label="zTime critical paths with filters Report">backend_default/ztime_filter_out_paths_abs.html</log>
    <log label="zTime critical asynchronous set/reset paths Report">backend_default/ztime_asyncsr_out_paths_abs.html</log>
    <log label="ztime script">backend_default/zTime_zcui.tcl</log>
    <log label="GLog">backend_default/tools/zTime/zTime_glog.xcui</log>
   </loglist>
   <profiling>
    <slot>1713654887</slot>
    <spawn>1713654887</spawn>
    <release>1713654891</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 1768.658</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.09</User_time_sec>
    <System_time_sec> 0.17</System_time_sec>
    <Percent_of_CPU> 9%</Percent_of_CPU>
    <max_size> 117364</max_size>
    <finish>1713636891</finish>
    <start>1713636889</start>
    <task_label>Create Timing DB</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>zTime</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_Intermediate_Profiling_Results_Analyzer_ZParAnalyzer</ancestor>
    <ancestor>backend_default_zTopBuild</ancestor>
    <ancestor>backend_default_zPar</ancestor>
    <ancestor>backend_default_Design_FPGA_Dispatch</ancestor>
    <ancestor>backend_default_zTopBuildResultAnalyzer</ancestor>
    <ancestor>backend_default_zCoreBuildAnalyzer_Part_0</ancestor>
    <ancestor>backend_default_RTB_FPGA_Dispatch_U0_M0_IF</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_zFpgaTiming">
   <label>Create Timing DB (SDF Mode)</label>
   <row>25</row>
   <state>Unkown</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Create Timing DB"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/00 (U0_M0_F0)/Controller"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTime</ancestor>
    <ancestor>backend_default_U0_M0_F00_PaR_Controller</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F08_zFpgaTiming">
   <label>Create Timing DB (SDF Mode)</label>
   <row>25</row>
   <state>Unkown</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Create Timing DB"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/08 (Route U0_M0_F08)/Controller"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTime</ancestor>
    <ancestor>backend_default_U0_M0_F08_PaR_Controller</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_Build_ZDBPostProc_Script">
   <label>Create Script (DB PP)</label>
   <row>26</row>
   <state>Unkown</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/Global DB Controller/Global DB Controller"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zDB_Global_Controller</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_PostFpgaCompilationJoin">
   <label>Post FPGA Compilation Join</label>
   <row>26</row>
   <state>Unkown</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Analyze zPar result"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/08 (Route U0_M0_F08)/Controller"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/F (U0_M0_IF)/Controller"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/00 (U0_M0_F0)/Controller"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_Design_FPGA_Dispatch</ancestor>
    <ancestor>backend_default_U0_M0_F08_PaR_Controller</ancestor>
    <ancestor>backend_default_U0_M0_IF_PaR_Controller</ancestor>
    <ancestor>backend_default_U0_M0_F00_PaR_Controller</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_IF_zFpgaTiming">
   <label>Create Timing DB (SDF Mode)</label>
   <row>26</row>
   <state>Unkown</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Create Timing DB"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/F (U0_M0_IF)/Controller"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTime</ancestor>
    <ancestor>backend_default_U0_M0_IF_PaR_Controller</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_FpgaResultAnalyzer">
   <label>FPGA PaRs Analyzer</label>
   <row>27</row>
   <state>Unkown</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/Post FPGA Compilation Join"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_PostFpgaCompilationJoin</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_PostZFpgaTimingJoin">
   <label>Post zFpgaTiming Join</label>
   <row>27</row>
   <state>Unkown</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/08 (Route U0_M0_F08)/Create Timing DB (SDF Mode)"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/00 (U0_M0_F0)/Create Timing DB (SDF Mode)"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/F/Create Timing DB (SDF Mode)"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_U0_M0_F08_zFpgaTiming</ancestor>
    <ancestor>backend_default_U0_M0_F00_zFpgaTiming</ancestor>
    <ancestor>backend_default_U0_M0_IF_zFpgaTiming</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_preparezTimeFpga">
   <label>Prepare Timing DB (post FPGA)</label>
   <row>27</row>
   <state>Unkown</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Create Timing DB"/>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/Post FPGA Compilation Join"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/08 (Route U0_M0_F08)/Controller"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/F (U0_M0_IF)/Controller"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/00 (U0_M0_F0)/Controller"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTime</ancestor>
    <ancestor>backend_default_PostFpgaCompilationJoin</ancestor>
    <ancestor>backend_default_U0_M0_F08_PaR_Controller</ancestor>
    <ancestor>backend_default_U0_M0_IF_PaR_Controller</ancestor>
    <ancestor>backend_default_U0_M0_F00_PaR_Controller</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zTimeFpga">
   <label>Create Timing DB (post FPGA)</label>
   <row>28</row>
   <state>Unkown</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/Prepare Timing DB (post FPGA)"/>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Analyze zPar result"/>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Analyze System Building Results"/>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/zCore Compilation/Analyze zCore Building Results Part_0"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/08 (Route U0_M0_F08)/Create Timing DB (SDF Mode)"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/00 (U0_M0_F0)/Create Timing DB (SDF Mode)"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/F/Create Timing DB (SDF Mode)"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_preparezTimeFpga</ancestor>
    <ancestor>backend_default_Design_FPGA_Dispatch</ancestor>
    <ancestor>backend_default_zTopBuildResultAnalyzer</ancestor>
    <ancestor>backend_default_zCoreBuildAnalyzer_Part_0</ancestor>
    <ancestor>backend_default_U0_M0_F08_zFpgaTiming</ancestor>
    <ancestor>backend_default_U0_M0_F00_zFpgaTiming</ancestor>
    <ancestor>backend_default_U0_M0_IF_zFpgaTiming</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zAuditReport">
   <label>zAudit Report</label>
   <row>29</row>
   <state>Unkown</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/Create Timing DB (post FPGA)"/>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Post zFpgaTiming Join"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTimeFpga</ancestor>
    <ancestor>backend_default_PostZFpgaTimingJoin</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_SingleBackend_Compilation_Checker">
   <label>Backend Checker : default</label>
   <row>30</row>
   <target/>
   <state>Unkown</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Final Check</hierarchical_id>
     <order>HEADER_5</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="VCS/Launch Verdi"/>
   <predecessors hierarchicel_name="VCS/Analyze VCS Results"/>
   <predecessors hierarchicel_name="VCS/Prepare Post Vcs Tasks"/>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Create Timing DB"/>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/Create Script (DB PP)"/>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/Create Timing DB (post FPGA)"/>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/zAudit Report"/>
   <predecessors hierarchicel_name="Initial Check/Analyze Project"/>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Make RTL DB for Run Time"/>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/Post FPGA Compilation Join"/>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/FPGA PaRs Analyzer"/>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/zSimuFsdbHeader"/>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/Simulate Graphs"/>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Save Clustering Results"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/08 (Route U0_M0_F08)/FPGA post Process"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/F (U0_M0_IF)/Controller"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/00 (U0_M0_F0)/FPGA post Process"/>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Post zFpgaTiming Join"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>Verdi_Compilation</ancestor>
    <ancestor>VCS_Task_Analyzer</ancestor>
    <ancestor>Post_Vcs_Task_Builder</ancestor>
    <ancestor>backend_default_zTime</ancestor>
    <ancestor>backend_default_Build_ZDBPostProc_Script</ancestor>
    <ancestor>backend_default_zTimeFpga</ancestor>
    <ancestor>backend_default_zAuditReport</ancestor>
    <ancestor>backend_default_Project_Analyzer</ancestor>
    <ancestor>backend_default_RTL_DB_RunTime</ancestor>
    <ancestor>backend_default_PostFpgaCompilationJoin</ancestor>
    <ancestor>backend_default_FpgaResultAnalyzer</ancestor>
    <ancestor>backend_default_zSimuFsdbHeader</ancestor>
    <ancestor>backend_default_zSimzilla</ancestor>
    <ancestor>backend_default_zBuildClusteringSaver</ancestor>
    <ancestor>backend_default_U0_M0_F08_FpgaPostProc</ancestor>
    <ancestor>backend_default_U0_M0_IF_PaR_Controller</ancestor>
    <ancestor>backend_default_U0_M0_F00_FpgaPostProc</ancestor>
    <ancestor>backend_default_PostZFpgaTimingJoin</ancestor>
   </ancestors>
  </task>
 </Graph_tasks>
 <statistics/>
 <diskSpaceChecker>
  <frontend>
   <Begin>
    <du>0</du>
    <de>0</de>
   </Begin>
   <Elab>
    <du>0</du>
    <de>0</de>
   </Elab>
   <Synthesis>
    <synthSize>0</synthSize>
   </Synthesis>
  </frontend>
  <backends/>
 </diskSpaceChecker>
</ZeBuUiDoc>
