INFO-FLOW: Workspace C:/Projects/ParticleCoverHLS/solution1 opened at Sun Feb 11 12:22:52 -0500 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name Virtex-7 -data parts 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.656 sec.
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_library_info -library virtexuplus_slow 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu11p:-flga2577:-1-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.113 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.14 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Projects/system_top.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Projects/system_top.zip
Execute     config_export -output=C:/Projects/system_top.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.984 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_library_info -library virtexuplus_slow 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu11p:-flga2577:-1-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Projects/system_top.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Projects/system_top.zip -rtl verilog 
Execute   source ./ParticleCoverHLS/solution1/directives.tcl 
Execute     set_directive_top -name system_top system_top 
INFO: [HLS 200-1510] Running: set_directive_top -name system_top system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 162.857 MB.
INFO: [HLS 200-10] Analyzing design file 'ParticleCoverHLS/src/system.cxx' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ParticleCoverHLS/src/system.cxx as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang ParticleCoverHLS/src/system.cxx -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.system.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/system.pp.0.cxx > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.system.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.system.cxx.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top system_top -name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/system.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/system.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.109 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/system.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/system.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.105 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/system.pp.0.cxx std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/system.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.123 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/system.pp.0.cxx std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.system.pp.0.cxx.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/system.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.system.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.system.pp.0.cxx.err.log 
Command         ap_eval done; 0.136 sec.
Command       clang_tidy done; 0.138 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.system.pp.0.cxx.diag.yml C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/system.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.system.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.system.pp.0.cxx.err.log 
Command       ap_eval done; 0.101 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.system.pp.0.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/system.pp.0.cxx -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/system.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.system.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.system.pp.0.cxx.err.log 
Command       ap_eval done; 0.117 sec.
INFO: [HLS 200-10] Analyzing design file 'ParticleCoverHLS/src/superpoint.cxx' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ParticleCoverHLS/src/superpoint.cxx as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang ParticleCoverHLS/src/superpoint.cxx -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.superpoint.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/superpoint.pp.0.cxx > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.superpoint.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.superpoint.cxx.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top system_top -name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/superpoint.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/superpoint.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.109 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/superpoint.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/superpoint.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.107 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/superpoint.pp.0.cxx std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/superpoint.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.125 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/superpoint.pp.0.cxx std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.superpoint.pp.0.cxx.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/superpoint.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.superpoint.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.superpoint.pp.0.cxx.err.log 
Command         ap_eval done; 0.255 sec.
Execute         source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.266 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.superpoint.pp.0.cxx.diag.yml C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/superpoint.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.superpoint.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.superpoint.pp.0.cxx.err.log 
Command       ap_eval done; 0.102 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.superpoint.pp.0.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/superpoint.pp.0.cxx -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/superpoint.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.superpoint.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.superpoint.pp.0.cxx.err.log 
Command       ap_eval done; 0.122 sec.
INFO: [HLS 200-10] Analyzing design file 'ParticleCoverHLS/src/sim_utils.cxx' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ParticleCoverHLS/src/sim_utils.cxx as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang ParticleCoverHLS/src/sim_utils.cxx -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.sim_utils.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/sim_utils.pp.0.cxx > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.sim_utils.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.sim_utils.cxx.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top system_top -name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/sim_utils.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/sim_utils.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/sim_utils.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/sim_utils.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/sim_utils.pp.0.cxx std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/sim_utils.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/sim_utils.pp.0.cxx std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.sim_utils.pp.0.cxx.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/sim_utils.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.sim_utils.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.sim_utils.pp.0.cxx.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.sim_utils.pp.0.cxx.diag.yml C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/sim_utils.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.sim_utils.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.sim_utils.pp.0.cxx.err.log 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.sim_utils.pp.0.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/sim_utils.pp.0.cxx -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/sim_utils.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.sim_utils.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.sim_utils.pp.0.cxx.err.log 
INFO: [HLS 200-10] Analyzing design file 'ParticleCoverHLS/src/point.cxx' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ParticleCoverHLS/src/point.cxx as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang ParticleCoverHLS/src/point.cxx -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.point.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/point.pp.0.cxx > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.point.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.point.cxx.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top system_top -name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/point.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/point.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/point.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/point.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/point.pp.0.cxx std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/point.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.113 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/point.pp.0.cxx std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.point.pp.0.cxx.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/point.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.point.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.point.pp.0.cxx.err.log 
Command         ap_eval done; 0.125 sec.
Command       clang_tidy done; 0.127 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.point.pp.0.cxx.diag.yml C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/point.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.point.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.point.pp.0.cxx.err.log 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.point.pp.0.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/point.pp.0.cxx -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/point.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.point.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.point.pp.0.cxx.err.log 
Command       ap_eval done; 0.112 sec.
INFO: [HLS 200-10] Analyzing design file 'ParticleCoverHLS/src/patch.cxx' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ParticleCoverHLS/src/patch.cxx as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang ParticleCoverHLS/src/patch.cxx -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.patch.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/patch.pp.0.cxx > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.patch.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.patch.cxx.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top system_top -name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/patch.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/patch.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/patch.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/patch.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/patch.pp.0.cxx std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/patch.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.115 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/patch.pp.0.cxx std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.patch.pp.0.cxx.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/patch.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.patch.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.patch.pp.0.cxx.err.log 
Command         ap_eval done; 0.223 sec.
Command       clang_tidy done; 0.228 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.patch.pp.0.cxx.diag.yml C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/patch.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.patch.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.patch.pp.0.cxx.err.log 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.patch.pp.0.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/patch.pp.0.cxx -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/patch.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.patch.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.patch.pp.0.cxx.err.log 
Command       ap_eval done; 0.11 sec.
WARNING: [HLS 207-5301] unused parameter 'n_superpoints': ParticleCoverHLS/src/patch.cxx:6:27
INFO: [HLS 200-10] Analyzing design file 'ParticleCoverHLS/src/file_reader.cxx' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ParticleCoverHLS/src/file_reader.cxx as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang ParticleCoverHLS/src/file_reader.cxx -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.file_reader.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/file_reader.pp.0.cxx > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.file_reader.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.file_reader.cxx.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top system_top -name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/file_reader.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/file_reader.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.383 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/file_reader.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/file_reader.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.348 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/file_reader.pp.0.cxx std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/file_reader.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.404 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/file_reader.pp.0.cxx std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.file_reader.pp.0.cxx.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/file_reader.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.file_reader.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.file_reader.pp.0.cxx.err.log 
Command         ap_eval done; 0.689 sec.
Command       clang_tidy done; 0.699 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.file_reader.pp.0.cxx.diag.yml C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/file_reader.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.file_reader.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.file_reader.pp.0.cxx.err.log 
Command       ap_eval done; 0.334 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.file_reader.pp.0.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/file_reader.pp.0.cxx -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/file_reader.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.file_reader.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.file_reader.pp.0.cxx.err.log 
Command       ap_eval done; 0.533 sec.
INFO: [HLS 200-10] Analyzing design file 'ParticleCoverHLS/src/event.cxx' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ParticleCoverHLS/src/event.cxx as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang ParticleCoverHLS/src/event.cxx -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.event.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/event.pp.0.cxx > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.event.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.event.cxx.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top system_top -name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/event.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/event.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/event.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/event.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/event.pp.0.cxx std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/event.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.111 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/event.pp.0.cxx std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.event.pp.0.cxx.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/event.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.event.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.event.pp.0.cxx.err.log 
Command         ap_eval done; 0.214 sec.
Command       clang_tidy done; 0.22 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.event.pp.0.cxx.diag.yml C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/event.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.event.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.event.pp.0.cxx.err.log 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.event.pp.0.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/event.pp.0.cxx -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/event.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.event.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.event.pp.0.cxx.err.log 
Command       ap_eval done; 0.109 sec.
INFO: [HLS 200-10] Analyzing design file 'ParticleCoverHLS/src/environment.cxx' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ParticleCoverHLS/src/environment.cxx as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang ParticleCoverHLS/src/environment.cxx -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.environment.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/environment.pp.0.cxx > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.environment.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.environment.cxx.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top system_top -name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/environment.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/environment.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/environment.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/environment.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/environment.pp.0.cxx std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/environment.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.113 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/environment.pp.0.cxx std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.environment.pp.0.cxx.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/environment.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.environment.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.environment.pp.0.cxx.err.log 
Command         ap_eval done; 0.224 sec.
Command       clang_tidy done; 0.236 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.environment.pp.0.cxx.diag.yml C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/environment.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.environment.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.environment.pp.0.cxx.err.log 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.environment.pp.0.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/environment.pp.0.cxx -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/environment.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.environment.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.environment.pp.0.cxx.err.log 
Command       ap_eval done; 0.109 sec.
INFO: [HLS 200-10] Analyzing design file 'ParticleCoverHLS/src/dataset.cxx' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ParticleCoverHLS/src/dataset.cxx as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang ParticleCoverHLS/src/dataset.cxx -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.dataset.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/dataset.pp.0.cxx > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.dataset.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.dataset.cxx.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top system_top -name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/dataset.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/dataset.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.112 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/dataset.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/dataset.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.113 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/dataset.pp.0.cxx std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/dataset.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.129 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/dataset.pp.0.cxx std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.dataset.pp.0.cxx.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/dataset.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.dataset.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.dataset.pp.0.cxx.err.log 
Command         ap_eval done; 0.272 sec.
Command       clang_tidy done; 0.284 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.dataset.pp.0.cxx.diag.yml C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/dataset.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.dataset.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.dataset.pp.0.cxx.err.log 
Command       ap_eval done; 0.107 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.dataset.pp.0.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/dataset.pp.0.cxx -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/dataset.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.dataset.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.dataset.pp.0.cxx.err.log 
Command       ap_eval done; 0.132 sec.
INFO: [HLS 200-10] Analyzing design file 'ParticleCoverHLS/src/cover.cxx' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ParticleCoverHLS/src/cover.cxx as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang ParticleCoverHLS/src/cover.cxx -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.cover.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/cover.pp.0.cxx > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.cover.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.cover.cxx.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top system_top -name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/cover.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/cover.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/cover.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/cover.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/cover.pp.0.cxx std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/cover.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/cover.pp.0.cxx std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.cover.pp.0.cxx.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/cover.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.cover.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.cover.pp.0.cxx.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.cover.pp.0.cxx.diag.yml C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/cover.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.cover.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.cover.pp.0.cxx.err.log 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.cover.pp.0.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/cover.pp.0.cxx -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/cover.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.cover.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.cover.pp.0.cxx.err.log 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.189 seconds; current allocated memory: 164.822 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/system.g.bc" "C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/superpoint.g.bc" "C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/sim_utils.g.bc" "C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/point.g.bc" "C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/patch.g.bc" "C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/file_reader.g.bc" "C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/event.g.bc" "C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/environment.g.bc" "C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/dataset.g.bc" "C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/cover.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/system.g.bc C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/superpoint.g.bc C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/sim_utils.g.bc C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/point.g.bc C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/patch.g.bc C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/file_reader.g.bc C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/event.g.bc C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/environment.g.bc C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/dataset.g.bc C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/cover.g.bc -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.0.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.17 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.171 sec.
Execute       run_link_or_opt -opt -out C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command         ap_eval done; 0.147 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.149 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 1.524 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.526 sec.
Execute       run_link_or_opt -opt -out C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=system_top -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=system_top -reflow-float-conversion -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; error code: 1; 0.492 sec.
ERROR: [HLS 214-157] Top function not found: there is no function named 'system_top'
INFO-FLOW: {error: Top function not found: there is no function named 'system_top'}
Command       run_link_or_opt done; error code: 2; 0.495 sec.
Command     elaborate done; error code: 2; 11.567 sec.
Command   csynth_design done; error code: 2; 11.571 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.605 seconds; current allocated memory: 164.852 MB.
Command ap_source done; error code: 1; 12.749 sec.
Execute cleanup_all 
