# mriscvcore

This is NOT COMPLETE.
This will be my version of RISC-V core
