<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - gcc.info - gcc/config/i386/x86-tune-sched-atom.c</title>
  <link rel="stylesheet" type="text/css" href="../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../index.html">top level</a> - <a href="index.html">gcc/config/i386</a> - x86-tune-sched-atom.c<span style="font-size: 80%;"> (source / <a href="x86-tune-sched-atom.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">gcc.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">68</td>
            <td class="headerCovTableEntry">108</td>
            <td class="headerCovTableEntryLo">63.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-09-22 10:58:49</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">3</td>
            <td class="headerCovTableEntry">3</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* Scheduler hooks for IA-32 which implement atom+ specific logic.</a>
<span class="lineNum">       2 </span>            :    Copyright (C) 1988-2018 Free Software Foundation, Inc.
<span class="lineNum">       3 </span>            : 
<span class="lineNum">       4 </span>            : This file is part of GCC.
<span class="lineNum">       5 </span>            : 
<span class="lineNum">       6 </span>            : GCC is free software; you can redistribute it and/or modify
<span class="lineNum">       7 </span>            : it under the terms of the GNU General Public License as published by
<span class="lineNum">       8 </span>            : the Free Software Foundation; either version 3, or (at your option)
<span class="lineNum">       9 </span>            : any later version.
<span class="lineNum">      10 </span>            : 
<span class="lineNum">      11 </span>            : GCC is distributed in the hope that it will be useful,
<span class="lineNum">      12 </span>            : but WITHOUT ANY WARRANTY; without even the implied warranty of
<span class="lineNum">      13 </span>            : MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
<span class="lineNum">      14 </span>            : GNU General Public License for more details.
<span class="lineNum">      15 </span>            : 
<span class="lineNum">      16 </span>            : You should have received a copy of the GNU General Public License
<span class="lineNum">      17 </span>            : along with GCC; see the file COPYING3.  If not see
<span class="lineNum">      18 </span>            : &lt;http://www.gnu.org/licenses/&gt;.  */
<span class="lineNum">      19 </span>            : 
<span class="lineNum">      20 </span>            : #define IN_TARGET_CODE 1
<span class="lineNum">      21 </span>            : 
<span class="lineNum">      22 </span>            : #include &quot;config.h&quot;
<span class="lineNum">      23 </span>            : #include &quot;system.h&quot;
<span class="lineNum">      24 </span>            : #include &quot;coretypes.h&quot;
<span class="lineNum">      25 </span>            : #include &quot;backend.h&quot;
<span class="lineNum">      26 </span>            : #include &quot;rtl.h&quot;
<span class="lineNum">      27 </span>            : #include &quot;tree.h&quot;
<span class="lineNum">      28 </span>            : #include &quot;cfghooks.h&quot;
<span class="lineNum">      29 </span>            : #include &quot;tm_p.h&quot;
<span class="lineNum">      30 </span>            : #include &quot;insn-config.h&quot;
<span class="lineNum">      31 </span>            : #include &quot;insn-attr.h&quot;
<span class="lineNum">      32 </span>            : #include &quot;recog.h&quot;
<span class="lineNum">      33 </span>            : #include &quot;target.h&quot;
<span class="lineNum">      34 </span>            : #include &quot;rtl-iter.h&quot;
<span class="lineNum">      35 </span>            : #include &quot;regset.h&quot;
<span class="lineNum">      36 </span>            : #include &quot;sched-int.h&quot;
<span class="lineNum">      37 </span>            : 
<span class="lineNum">      38 </span>            : /* Try to reorder ready list to take advantage of Atom pipelined IMUL
<span class="lineNum">      39 </span>            :    execution. It is applied if
<span class="lineNum">      40 </span>            :    (1) IMUL instruction is on the top of list;
<span class="lineNum">      41 </span>            :    (2) There exists the only producer of independent IMUL instruction in
<span class="lineNum">      42 </span>            :        ready list.
<a name="43"><span class="lineNum">      43 </span>            :    Return index of IMUL producer if it was found and -1 otherwise.  */</a>
<span class="lineNum">      44 </span>            : static int
<span class="lineNum">      45 </span><span class="lineCov">        582 : do_reorder_for_imul (rtx_insn **ready, int n_ready)</span>
<span class="lineNum">      46 </span>            : {
<span class="lineNum">      47 </span><span class="lineCov">        582 :   rtx_insn *insn;</span>
<span class="lineNum">      48 </span><span class="lineCov">        582 :   rtx set, insn1, insn2;</span>
<span class="lineNum">      49 </span><span class="lineCov">        582 :   sd_iterator_def sd_it;</span>
<span class="lineNum">      50 </span><span class="lineCov">        582 :   dep_t dep;</span>
<span class="lineNum">      51 </span><span class="lineCov">        582 :   int index = -1;</span>
<span class="lineNum">      52 </span><span class="lineCov">        582 :   int i;</span>
<span class="lineNum">      53 </span>            : 
<span class="lineNum">      54 </span><span class="lineCov">        582 :   if (!TARGET_BONNELL)</span>
<span class="lineNum">      55 </span>            :     return index;
<span class="lineNum">      56 </span>            : 
<span class="lineNum">      57 </span>            :   /* Check that IMUL instruction is on the top of ready list.  */
<span class="lineNum">      58 </span><span class="lineCov">        109 :   insn = ready[n_ready - 1];</span>
<span class="lineNum">      59 </span><span class="lineCov">        109 :   set = single_set (insn);</span>
<span class="lineNum">      60 </span><span class="lineCov">        109 :   if (!set)</span>
<span class="lineNum">      61 </span>            :     return index;
<span class="lineNum">      62 </span><span class="lineCov">        107 :   if (!(GET_CODE (SET_SRC (set)) == MULT</span>
<span class="lineNum">      63 </span><span class="lineCov">          4 :       &amp;&amp; GET_MODE (SET_SRC (set)) == SImode))</span>
<span class="lineNum">      64 </span>            :     return index;
<span class="lineNum">      65 </span>            : 
<span class="lineNum">      66 </span>            :   /* Search for producer of independent IMUL instruction.  */
<span class="lineNum">      67 </span><span class="lineNoCov">          0 :   for (i = n_ready - 2; i &gt;= 0; i--)</span>
<span class="lineNum">      68 </span>            :     {
<span class="lineNum">      69 </span><span class="lineNoCov">          0 :       insn = ready[i];</span>
<span class="lineNum">      70 </span><span class="lineNoCov">          0 :       if (!NONDEBUG_INSN_P (insn))</span>
<span class="lineNum">      71 </span>            :         continue;
<span class="lineNum">      72 </span>            :       /* Skip IMUL instruction.  */
<span class="lineNum">      73 </span><span class="lineNoCov">          0 :       insn2 = PATTERN (insn);</span>
<span class="lineNum">      74 </span><span class="lineNoCov">          0 :       if (GET_CODE (insn2) == PARALLEL)</span>
<span class="lineNum">      75 </span><span class="lineNoCov">          0 :         insn2 = XVECEXP (insn2, 0, 0);</span>
<span class="lineNum">      76 </span><span class="lineNoCov">          0 :       if (GET_CODE (insn2) == SET</span>
<span class="lineNum">      77 </span><span class="lineNoCov">          0 :           &amp;&amp; GET_CODE (SET_SRC (insn2)) == MULT</span>
<span class="lineNum">      78 </span><span class="lineNoCov">          0 :           &amp;&amp; GET_MODE (SET_SRC (insn2)) == SImode)</span>
<span class="lineNum">      79 </span>            :         continue;
<span class="lineNum">      80 </span>            : 
<span class="lineNum">      81 </span><span class="lineNoCov">          0 :       FOR_EACH_DEP (insn, SD_LIST_FORW, sd_it, dep)</span>
<span class="lineNum">      82 </span>            :         {
<span class="lineNum">      83 </span><span class="lineNoCov">          0 :           rtx con;</span>
<span class="lineNum">      84 </span><span class="lineNoCov">          0 :           con = DEP_CON (dep);</span>
<span class="lineNum">      85 </span><span class="lineNoCov">          0 :           if (!NONDEBUG_INSN_P (con))</span>
<span class="lineNum">      86 </span>            :             continue;
<span class="lineNum">      87 </span><span class="lineNoCov">          0 :           insn1 = PATTERN (con);</span>
<span class="lineNum">      88 </span><span class="lineNoCov">          0 :           if (GET_CODE (insn1) == PARALLEL)</span>
<span class="lineNum">      89 </span><span class="lineNoCov">          0 :             insn1 = XVECEXP (insn1, 0, 0);</span>
<span class="lineNum">      90 </span>            : 
<span class="lineNum">      91 </span><span class="lineNoCov">          0 :           if (GET_CODE (insn1) == SET</span>
<span class="lineNum">      92 </span><span class="lineNoCov">          0 :               &amp;&amp; GET_CODE (SET_SRC (insn1)) == MULT</span>
<span class="lineNum">      93 </span><span class="lineNoCov">          0 :               &amp;&amp; GET_MODE (SET_SRC (insn1)) == SImode)</span>
<span class="lineNum">      94 </span>            :             {
<span class="lineNum">      95 </span><span class="lineNoCov">          0 :               sd_iterator_def sd_it1;</span>
<span class="lineNum">      96 </span><span class="lineNoCov">          0 :               dep_t dep1;</span>
<span class="lineNum">      97 </span>            :               /* Check if there is no other dependee for IMUL.  */
<span class="lineNum">      98 </span><span class="lineNoCov">          0 :               index = i;</span>
<span class="lineNum">      99 </span><span class="lineNoCov">          0 :               FOR_EACH_DEP (con, SD_LIST_BACK, sd_it1, dep1)</span>
<span class="lineNum">     100 </span>            :                 {
<span class="lineNum">     101 </span><span class="lineNoCov">          0 :                   rtx pro;</span>
<span class="lineNum">     102 </span><span class="lineNoCov">          0 :                   pro = DEP_PRO (dep1);</span>
<span class="lineNum">     103 </span><span class="lineNoCov">          0 :                   if (!NONDEBUG_INSN_P (pro))</span>
<span class="lineNum">     104 </span>            :                     continue;
<span class="lineNum">     105 </span><span class="lineNoCov">          0 :                   if (pro != insn)</span>
<span class="lineNum">     106 </span><span class="lineNoCov">          0 :                     index = -1;</span>
<span class="lineNum">     107 </span>            :                 }
<span class="lineNum">     108 </span><span class="lineNoCov">          0 :               if (index &gt;= 0)</span>
<span class="lineNum">     109 </span>            :                 break;
<span class="lineNum">     110 </span>            :             }
<span class="lineNum">     111 </span>            :         }
<span class="lineNum">     112 </span><span class="lineNoCov">          0 :       if (index &gt;= 0)</span>
<span class="lineNum">     113 </span>            :         break;
<span class="lineNum">     114 </span>            :     }
<span class="lineNum">     115 </span>            :   return index;
<span class="lineNum">     116 </span>            : }
<span class="lineNum">     117 </span>            : 
<span class="lineNum">     118 </span>            : /* Try to find the best candidate on the top of ready list if two insns
<span class="lineNum">     119 </span>            :    have the same priority - candidate is best if its dependees were
<span class="lineNum">     120 </span>            :    scheduled earlier. Applied for Silvermont only.
<a name="121"><span class="lineNum">     121 </span>            :    Return true if top 2 insns must be interchanged.  */</a>
<span class="lineNum">     122 </span>            : static bool
<span class="lineNum">     123 </span><span class="lineCov">        463 : swap_top_of_ready_list (rtx_insn **ready, int n_ready)</span>
<span class="lineNum">     124 </span>            : {
<span class="lineNum">     125 </span><span class="lineCov">        463 :   rtx_insn *top = ready[n_ready - 1];</span>
<span class="lineNum">     126 </span><span class="lineCov">        463 :   rtx_insn *next = ready[n_ready - 2];</span>
<span class="lineNum">     127 </span><span class="lineCov">        463 :   rtx set;</span>
<span class="lineNum">     128 </span><span class="lineCov">        463 :   sd_iterator_def sd_it;</span>
<span class="lineNum">     129 </span><span class="lineCov">        463 :   dep_t dep;</span>
<span class="lineNum">     130 </span><span class="lineCov">        463 :   int clock1 = -1;</span>
<span class="lineNum">     131 </span><span class="lineCov">        463 :   int clock2 = -1;</span>
<span class="lineNum">     132 </span>            :   #define INSN_TICK(INSN) (HID (INSN)-&gt;tick)
<span class="lineNum">     133 </span>            : 
<span class="lineNum">     134 </span><span class="lineCov">        463 :   if (!TARGET_SILVERMONT &amp;&amp; !TARGET_INTEL)</span>
<span class="lineNum">     135 </span>            :     return false;
<span class="lineNum">     136 </span>            : 
<span class="lineNum">     137 </span><span class="lineCov">        390 :   if (!NONDEBUG_INSN_P (top))</span>
<span class="lineNum">     138 </span>            :     return false;
<span class="lineNum">     139 </span><span class="lineCov">        390 :   if (!NONJUMP_INSN_P (top))</span>
<span class="lineNum">     140 </span>            :     return false;
<span class="lineNum">     141 </span><span class="lineCov">        390 :   if (!NONDEBUG_INSN_P (next))</span>
<span class="lineNum">     142 </span>            :     return false;
<span class="lineNum">     143 </span><span class="lineCov">        390 :   if (!NONJUMP_INSN_P (next))</span>
<span class="lineNum">     144 </span>            :     return false;
<span class="lineNum">     145 </span><span class="lineCov">        390 :   set = single_set (top);</span>
<span class="lineNum">     146 </span><span class="lineCov">        390 :   if (!set)</span>
<span class="lineNum">     147 </span>            :     return false;
<span class="lineNum">     148 </span><span class="lineCov">        390 :   set = single_set (next);</span>
<span class="lineNum">     149 </span><span class="lineCov">        390 :   if (!set)</span>
<span class="lineNum">     150 </span>            :     return false;
<span class="lineNum">     151 </span>            : 
<span class="lineNum">     152 </span><span class="lineCov">        390 :   if (INSN_PRIORITY_KNOWN (top) &amp;&amp; INSN_PRIORITY_KNOWN (next))</span>
<span class="lineNum">     153 </span>            :     {
<span class="lineNum">     154 </span><span class="lineCov">       1950 :       if (INSN_PRIORITY (top) != INSN_PRIORITY (next))</span>
<span class="lineNum">     155 </span>            :         return false;
<span class="lineNum">     156 </span>            :       /* Determine winner more precise.  */
<span class="lineNum">     157 </span><span class="lineCov">        855 :       FOR_EACH_DEP (top, SD_LIST_RES_BACK, sd_it, dep)</span>
<span class="lineNum">     158 </span>            :         {
<span class="lineNum">     159 </span><span class="lineCov">        279 :           rtx pro;</span>
<span class="lineNum">     160 </span><span class="lineCov">        279 :           pro = DEP_PRO (dep);</span>
<span class="lineNum">     161 </span><span class="lineCov">        279 :           if (!NONDEBUG_INSN_P (pro))</span>
<span class="lineNum">     162 </span>            :             continue;
<span class="lineNum">     163 </span><span class="lineCov">        556 :           if (INSN_TICK (pro) &gt; clock1)</span>
<span class="lineNum">     164 </span><span class="lineCov">        588 :             clock1 = INSN_TICK (pro);</span>
<span class="lineNum">     165 </span>            :         }
<span class="lineNum">     166 </span><span class="lineCov">        925 :       FOR_EACH_DEP (next, SD_LIST_RES_BACK, sd_it, dep)</span>
<span class="lineNum">     167 </span>            :         {
<span class="lineNum">     168 </span><span class="lineCov">        349 :           rtx pro;</span>
<span class="lineNum">     169 </span><span class="lineCov">        349 :           pro = DEP_PRO (dep);</span>
<span class="lineNum">     170 </span><span class="lineCov">        349 :           if (!NONDEBUG_INSN_P (pro))</span>
<span class="lineNum">     171 </span>            :             continue;
<span class="lineNum">     172 </span><span class="lineCov">        698 :           if (INSN_TICK (pro) &gt; clock2)</span>
<span class="lineNum">     173 </span><span class="lineCov">        561 :             clock2 = INSN_TICK (pro);</span>
<span class="lineNum">     174 </span>            :         }
<span class="lineNum">     175 </span>            : 
<span class="lineNum">     176 </span><span class="lineCov">        288 :       if (clock1 == clock2)</span>
<span class="lineNum">     177 </span>            :         {
<span class="lineNum">     178 </span>            :           /* Determine winner - load must win. */
<span class="lineNum">     179 </span><span class="lineCov">        215 :           enum attr_memory memory1, memory2;</span>
<span class="lineNum">     180 </span><span class="lineCov">        215 :           memory1 = get_attr_memory (top);</span>
<span class="lineNum">     181 </span><span class="lineCov">        215 :           memory2 = get_attr_memory (next);</span>
<span class="lineNum">     182 </span><span class="lineCov">        215 :           if (memory2 == MEMORY_LOAD &amp;&amp; memory1 != MEMORY_LOAD)</span>
<span class="lineNum">     183 </span>            :             return true;
<span class="lineNum">     184 </span>            :         }
<span class="lineNum">     185 </span><span class="lineCov">        288 :         return (bool) (clock2 &lt; clock1);</span>
<span class="lineNum">     186 </span>            :     }
<span class="lineNum">     187 </span>            :   return false;
<span class="lineNum">     188 </span>            :   #undef INSN_TICK
<span class="lineNum">     189 </span>            : }
<span class="lineNum">     190 </span>            : 
<span class="lineNum">     191 </span>            : /* Perform possible reodering of ready list for Atom/Silvermont only.
<a name="192"><span class="lineNum">     192 </span>            :    Return issue rate.  */</a>
<span class="lineNum">     193 </span>            : int
<span class="lineNum">     194 </span><span class="lineCov">   21386607 : ix86_atom_sched_reorder (FILE *dump, int sched_verbose, rtx_insn **ready,</span>
<span class="lineNum">     195 </span>            :                          int *pn_ready, int clock_var)
<span class="lineNum">     196 </span>            : {
<span class="lineNum">     197 </span><span class="lineCov">   21386607 :   int issue_rate = -1;</span>
<span class="lineNum">     198 </span><span class="lineCov">   21386607 :   int n_ready = *pn_ready;</span>
<span class="lineNum">     199 </span><span class="lineCov">   21386607 :   int i;</span>
<span class="lineNum">     200 </span><span class="lineCov">   21386607 :   rtx_insn *insn;</span>
<span class="lineNum">     201 </span><span class="lineCov">   21386607 :   int index = -1;</span>
<span class="lineNum">     202 </span>            : 
<span class="lineNum">     203 </span>            :   /* Set up issue rate.  */
<span class="lineNum">     204 </span><span class="lineCov">   21386607 :   issue_rate = ix86_issue_rate ();</span>
<span class="lineNum">     205 </span>            : 
<span class="lineNum">     206 </span>            :   /* Do reodering for BONNELL/SILVERMONT only.  */
<span class="lineNum">     207 </span><span class="lineCov">   21386607 :   if (!TARGET_BONNELL &amp;&amp; !TARGET_SILVERMONT &amp;&amp; !TARGET_INTEL)</span>
<span class="lineNum">     208 </span>            :     return issue_rate;
<span class="lineNum">     209 </span>            : 
<span class="lineNum">     210 </span>            :   /* Nothing to do if ready list contains only 1 instruction.  */
<span class="lineNum">     211 </span><span class="lineCov">       1608 :   if (n_ready &lt;= 1)</span>
<span class="lineNum">     212 </span>            :     return issue_rate;
<span class="lineNum">     213 </span>            : 
<span class="lineNum">     214 </span>            :   /* Do reodering for post-reload scheduler only.  */
<span class="lineNum">     215 </span><span class="lineCov">        582 :   if (!reload_completed)</span>
<span class="lineNum">     216 </span>            :     return issue_rate;
<span class="lineNum">     217 </span>            : 
<span class="lineNum">     218 </span><span class="lineCov">        582 :   if ((index = do_reorder_for_imul (ready, n_ready)) &gt;= 0)</span>
<span class="lineNum">     219 </span>            :     {
<span class="lineNum">     220 </span><span class="lineNoCov">          0 :       if (sched_verbose &gt; 1)</span>
<span class="lineNum">     221 </span><span class="lineNoCov">          0 :         fprintf (dump, &quot;;;\tatom sched_reorder: put %d insn on top\n&quot;,</span>
<span class="lineNum">     222 </span><span class="lineNoCov">          0 :                  INSN_UID (ready[index]));</span>
<span class="lineNum">     223 </span>            : 
<span class="lineNum">     224 </span>            :       /* Put IMUL producer (ready[index]) at the top of ready list.  */
<span class="lineNum">     225 </span><span class="lineNoCov">          0 :       insn = ready[index];</span>
<span class="lineNum">     226 </span><span class="lineNoCov">          0 :       for (i = index; i &lt; n_ready - 1; i++)</span>
<span class="lineNum">     227 </span><span class="lineNoCov">          0 :         ready[i] = ready[i + 1];</span>
<span class="lineNum">     228 </span><span class="lineNoCov">          0 :       ready[n_ready - 1] = insn;</span>
<span class="lineNum">     229 </span><span class="lineNoCov">          0 :       return issue_rate;</span>
<span class="lineNum">     230 </span>            :     }
<span class="lineNum">     231 </span>            : 
<span class="lineNum">     232 </span>            :   /* Skip selective scheduling since HID is not populated in it.  */
<span class="lineNum">     233 </span><span class="lineCov">        582 :   if (clock_var != 0</span>
<span class="lineNum">     234 </span><span class="lineCov">        958 :       &amp;&amp; !sel_sched_p ()</span>
<span class="lineNum">     235 </span><span class="lineCov">       1045 :       &amp;&amp; swap_top_of_ready_list (ready, n_ready))</span>
<span class="lineNum">     236 </span>            :     {
<span class="lineNum">     237 </span><span class="lineCov">         46 :       if (sched_verbose &gt; 1)</span>
<span class="lineNum">     238 </span><span class="lineNoCov">          0 :         fprintf (dump, &quot;;;\tslm sched_reorder: swap %d and %d insns\n&quot;,</span>
<span class="lineNum">     239 </span><span class="lineNoCov">          0 :                  INSN_UID (ready[n_ready - 1]), INSN_UID (ready[n_ready - 2]));</span>
<span class="lineNum">     240 </span>            :       /* Swap 2 top elements of ready list.  */
<span class="lineNum">     241 </span><span class="lineCov">         46 :       insn = ready[n_ready - 1];</span>
<span class="lineNum">     242 </span><span class="lineCov">         46 :       ready[n_ready - 1] = ready[n_ready - 2];</span>
<span class="lineNum">     243 </span><span class="lineCov">         46 :       ready[n_ready - 2] = insn;</span>
<span class="lineNum">     244 </span>            :     }
<span class="lineNum">     245 </span>            :   return issue_rate;
<span class="lineNum">     246 </span>            : }
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.0</a></td></tr>
  </table>
  <br>
<h3>LCOV profile is generated on x86_64 machine using following configure options: configure --disable-bootstrap --enable-coverage=opt --enable-languages=c,c++,fortran,go,jit,lto --enable-host-shared. GCC test suite is run with the built compiler.</h3></body></html>
