

================================================================
== Vivado HLS Report for 'relu_bn3'
================================================================
* Date:           Mon Dec  5 18:21:56 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out_dataflow.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.526 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   204802|   204802| 2.048 ms | 2.048 ms |  204802|  204802|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                 Loop Name                |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- relu3_args02_relu3_args12_relu3_args22  |   204800|   204800|         2|          1|          1|  204800|    yes   |
        +------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    168|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       9|      9|    -|
|Multiplexer      |        -|      -|       -|     99|    -|
|Register         |        -|      -|      47|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      1|      56|    276|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |test_mac_muladd_1kYb_U769  |test_mac_muladd_1kYb  | i0 * i1 + i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |a_batchnorm3_V_U  |relu_bn3_a_batchnkWb  |        0|  9|   9|    0|    64|    9|     1|          576|
    |b_batchnorm3_V_U  |relu_bn3_b_batchnkXb  |        1|  0|   0|    0|    64|   21|     1|         1344|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                      |        1|  9|   9|    0|   128|   30|     2|         1920|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln416_fu_192_p2               |     +    |      0|  0|  25|          18|           1|
    |add_ln417_fu_248_p2               |     +    |      0|  0|  21|           1|          14|
    |add_ln418_fu_242_p2               |     +    |      0|  0|  15|           1|           7|
    |and_ln417_fu_216_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1495_fu_290_p2             |   icmp   |      0|  0|  13|          16|           9|
    |icmp_ln416_fu_186_p2              |   icmp   |      0|  0|  20|          18|          17|
    |icmp_ln417_fu_198_p2              |   icmp   |      0|  0|  13|          14|          13|
    |icmp_ln418_fu_210_p2              |   icmp   |      0|  0|  11|           7|           8|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |or_ln1495_fu_313_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln418_fu_222_p2                |    or    |      0|  0|   2|           1|           1|
    |relu3_pipe_6_V_V_din              |  select  |      0|  0|   5|           1|           5|
    |select_ln1495_fu_305_p3           |  select  |      0|  0|   6|           1|           1|
    |select_ln417_fu_254_p3            |  select  |      0|  0|  14|           1|           1|
    |select_ln418_fu_228_p3            |  select  |      0|  0|   7|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln417_fu_204_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 168|          89|          88|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |  15|          3|    1|          3|
    |args22_0_0_reg_175        |   9|          2|    7|         14|
    |conv3_pipe_5_V_V_blk_n    |   9|          2|    1|          2|
    |indvar_flatten11_reg_153  |   9|          2|   18|         36|
    |indvar_flatten_reg_164    |   9|          2|   14|         28|
    |real_start                |   9|          2|    1|          2|
    |relu3_pipe_6_V_V_blk_n    |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  99|         21|   45|         93|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |args22_0_0_reg_175        |   7|   0|    7|          0|
    |icmp_ln416_reg_339        |   1|   0|    1|          0|
    |indvar_flatten11_reg_153  |  18|   0|   18|          0|
    |indvar_flatten_reg_164    |  14|   0|   14|          0|
    |start_once_reg            |   1|   0|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  47|   0|   47|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |     relu_bn3     | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |     relu_bn3     | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |     relu_bn3     | return value |
|start_full_n              |  in |    1| ap_ctrl_hs |     relu_bn3     | return value |
|ap_done                   | out |    1| ap_ctrl_hs |     relu_bn3     | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |     relu_bn3     | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |     relu_bn3     | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |     relu_bn3     | return value |
|start_out                 | out |    1| ap_ctrl_hs |     relu_bn3     | return value |
|start_write               | out |    1| ap_ctrl_hs |     relu_bn3     | return value |
|conv3_pipe_5_V_V_dout     |  in |   16|   ap_fifo  | conv3_pipe_5_V_V |    pointer   |
|conv3_pipe_5_V_V_empty_n  |  in |    1|   ap_fifo  | conv3_pipe_5_V_V |    pointer   |
|conv3_pipe_5_V_V_read     | out |    1|   ap_fifo  | conv3_pipe_5_V_V |    pointer   |
|relu3_pipe_6_V_V_din      | out |    5|   ap_fifo  | relu3_pipe_6_V_V |    pointer   |
|relu3_pipe_6_V_V_full_n   |  in |    1|   ap_fifo  | relu3_pipe_6_V_V |    pointer   |
|relu3_pipe_6_V_V_write    | out |    1|   ap_fifo  | relu3_pipe_6_V_V |    pointer   |
+--------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i5* %relu3_pipe_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str353, i32 0, i32 0, [1 x i8]* @p_str354, [1 x i8]* @p_str355, [1 x i8]* @p_str356, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str357, [1 x i8]* @p_str358)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %conv3_pipe_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str346, i32 0, i32 0, [1 x i8]* @p_str347, [1 x i8]* @p_str348, [1 x i8]* @p_str349, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str350, [1 x i8]* @p_str351)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str103)" [kernel.cpp:415]   --->   Operation 7 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.75ns)   --->   "br label %0" [kernel.cpp:416]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 2.63>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i18 [ 0, %relu3_y2_begin ], [ %add_ln416, %relu3_args22 ]" [kernel.cpp:416]   --->   Operation 9 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ 0, %relu3_y2_begin ], [ %select_ln417, %relu3_args22 ]" [kernel.cpp:417]   --->   Operation 10 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%args22_0_0 = phi i7 [ 0, %relu3_y2_begin ], [ %add_ln418, %relu3_args22 ]" [kernel.cpp:418]   --->   Operation 11 'phi' 'args22_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.89ns)   --->   "%icmp_ln416 = icmp eq i18 %indvar_flatten11, -57344" [kernel.cpp:416]   --->   Operation 12 'icmp' 'icmp_ln416' <Predicate = true> <Delay = 0.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (1.03ns)   --->   "%add_ln416 = add i18 %indvar_flatten11, 1" [kernel.cpp:416]   --->   Operation 13 'add' 'add_ln416' <Predicate = true> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln416, label %relu3_y2_end, label %relu3_args22" [kernel.cpp:416]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.86ns)   --->   "%icmp_ln417 = icmp eq i14 %indvar_flatten, 5120" [kernel.cpp:417]   --->   Operation 15 'icmp' 'icmp_ln417' <Predicate = (!icmp_ln416)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node select_ln418)   --->   "%xor_ln417 = xor i1 %icmp_ln417, true" [kernel.cpp:417]   --->   Operation 16 'xor' 'xor_ln417' <Predicate = (!icmp_ln416)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.86ns)   --->   "%icmp_ln418 = icmp eq i7 %args22_0_0, -64" [kernel.cpp:418]   --->   Operation 17 'icmp' 'icmp_ln418' <Predicate = (!icmp_ln416)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node select_ln418)   --->   "%and_ln417 = and i1 %icmp_ln418, %xor_ln417" [kernel.cpp:417]   --->   Operation 18 'and' 'and_ln417' <Predicate = (!icmp_ln416)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln418)   --->   "%or_ln418 = or i1 %and_ln417, %icmp_ln417" [kernel.cpp:418]   --->   Operation 19 'or' 'or_ln418' <Predicate = (!icmp_ln416)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln418 = select i1 %or_ln418, i7 0, i7 %args22_0_0" [kernel.cpp:418]   --->   Operation 20 'select' 'select_ln418' <Predicate = (!icmp_ln416)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln424 = zext i7 %select_ln418 to i64" [kernel.cpp:424]   --->   Operation 21 'zext' 'zext_ln424' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%a_batchnorm3_V_addr = getelementptr [64 x i9]* @a_batchnorm3_V, i64 0, i64 %zext_ln424" [kernel.cpp:424]   --->   Operation 22 'getelementptr' 'a_batchnorm3_V_addr' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (1.35ns)   --->   "%a_batchnorm3_V_load = load i9* %a_batchnorm3_V_addr, align 2" [kernel.cpp:424]   --->   Operation 23 'load' 'a_batchnorm3_V_load' <Predicate = (!icmp_ln416)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 64> <ROM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%b_batchnorm3_V_addr = getelementptr [64 x i21]* @b_batchnorm3_V, i64 0, i64 %zext_ln424" [kernel.cpp:424]   --->   Operation 24 'getelementptr' 'b_batchnorm3_V_addr' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (1.35ns)   --->   "%b_batchnorm3_V_load = load i21* %b_batchnorm3_V_addr, align 4" [kernel.cpp:424]   --->   Operation 25 'load' 'b_batchnorm3_V_load' <Predicate = (!icmp_ln416)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 64> <ROM>
ST_2 : Operation 26 [1/1] (0.89ns)   --->   "%add_ln418 = add i7 1, %select_ln418" [kernel.cpp:418]   --->   Operation 26 'add' 'add_ln418' <Predicate = (!icmp_ln416)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.98ns)   --->   "%add_ln417 = add i14 1, %indvar_flatten" [kernel.cpp:417]   --->   Operation 27 'add' 'add_ln417' <Predicate = (!icmp_ln416)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.54ns)   --->   "%select_ln417 = select i1 %icmp_ln417, i14 1, i14 %add_ln417" [kernel.cpp:417]   --->   Operation 28 'select' 'select_ln417' <Predicate = (!icmp_ln416)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.52>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([39 x i8]* @relu3_args02_relu3_a)"   --->   Operation 29 'specloopname' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 204800, i64 204800, i64 204800)"   --->   Operation 30 'speclooptripcount' 'empty_73' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @relu3_args12_relu3_a)"   --->   Operation 31 'specloopname' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str106) nounwind" [kernel.cpp:418]   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str106)" [kernel.cpp:418]   --->   Operation 33 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str24) nounwind" [kernel.cpp:419]   --->   Operation 34 'specpipeline' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.16ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %conv3_pipe_5_V_V)" [kernel.cpp:423]   --->   Operation 35 'read' 'tmp_V' <Predicate = (!icmp_ln416)> <Delay = 2.16> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 36 [1/2] (1.35ns)   --->   "%a_batchnorm3_V_load = load i9* %a_batchnorm3_V_addr, align 2" [kernel.cpp:424]   --->   Operation 36 'load' 'a_batchnorm3_V_load' <Predicate = (!icmp_ln416)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 64> <ROM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i9 %a_batchnorm3_V_load to i25" [kernel.cpp:424]   --->   Operation 37 'zext' 'zext_ln703' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i16 %tmp_V to i25" [kernel.cpp:424]   --->   Operation 38 'sext' 'sext_ln703' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.63ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln703 = mul i25 %sext_ln703, %zext_ln703" [kernel.cpp:424]   --->   Operation 39 'mul' 'mul_ln703' <Predicate = (!icmp_ln416)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192)   --->   "%sext_ln703_3 = sext i25 %mul_ln703 to i26" [kernel.cpp:424]   --->   Operation 40 'sext' 'sext_ln703_3' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (1.35ns)   --->   "%b_batchnorm3_V_load = load i21* %b_batchnorm3_V_addr, align 4" [kernel.cpp:424]   --->   Operation 41 'load' 'b_batchnorm3_V_load' <Predicate = (!icmp_ln416)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 64> <ROM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i21 %b_batchnorm3_V_load to i26" [kernel.cpp:424]   --->   Operation 42 'sext' 'sext_ln1265' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln1192 = add i26 %sext_ln703_3, %sext_ln1265" [kernel.cpp:424]   --->   Operation 43 'add' 'add_ln1192' <Predicate = (!icmp_ln416)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192, i32 10, i32 25)" [kernel.cpp:424]   --->   Operation 44 'partselect' 'trunc_ln' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %add_ln1192, i32 25)" [kernel.cpp:425]   --->   Operation 45 'bitselect' 'tmp_9' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.86ns)   --->   "%icmp_ln1495 = icmp sgt i16 %trunc_ln, 256" [kernel.cpp:425]   --->   Operation 46 'icmp' 'icmp_ln1495' <Predicate = (!icmp_ln416)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_5)   --->   "%tmp_s = call i5 @_ssdm_op_PartSelect.i5.i26.i32.i32(i26 %add_ln1192, i32 14, i32 18)" [kernel.cpp:425]   --->   Operation 47 'partselect' 'tmp_s' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_5)   --->   "%select_ln1495 = select i1 %tmp_9, i5 0, i5 -16" [kernel.cpp:425]   --->   Operation 48 'select' 'select_ln1495' <Predicate = (!icmp_ln416)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_5)   --->   "%or_ln1495 = or i1 %tmp_9, %icmp_ln1495" [kernel.cpp:425]   --->   Operation 49 'or' 'or_ln1495' <Predicate = (!icmp_ln416)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.48ns) (out node of the LUT)   --->   "%tmp_V_5 = select i1 %or_ln1495, i5 %select_ln1495, i5 %tmp_s" [kernel.cpp:425]   --->   Operation 50 'select' 'tmp_V_5' <Predicate = (!icmp_ln416)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (2.16ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i5P(i5* %relu3_pipe_6_V_V, i5 %tmp_V_5)" [kernel.cpp:426]   --->   Operation 51 'write' <Predicate = (!icmp_ln416)> <Delay = 2.16> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str106, i32 %tmp_7)" [kernel.cpp:427]   --->   Operation 52 'specregionend' 'empty_74' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 53 'br' <Predicate = (!icmp_ln416)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str103, i32 %tmp)" [kernel.cpp:430]   --->   Operation 54 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:431]   --->   Operation 55 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv3_pipe_5_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ relu3_pipe_6_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ a_batchnorm3_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b_batchnorm3_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0   (specinterface    ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
tmp                 (specregionbegin  ) [ 00111]
br_ln416            (br               ) [ 01110]
indvar_flatten11    (phi              ) [ 00100]
indvar_flatten      (phi              ) [ 00100]
args22_0_0          (phi              ) [ 00100]
icmp_ln416          (icmp             ) [ 00110]
add_ln416           (add              ) [ 01110]
br_ln416            (br               ) [ 00000]
icmp_ln417          (icmp             ) [ 00000]
xor_ln417           (xor              ) [ 00000]
icmp_ln418          (icmp             ) [ 00000]
and_ln417           (and              ) [ 00000]
or_ln418            (or               ) [ 00000]
select_ln418        (select           ) [ 00000]
zext_ln424          (zext             ) [ 00000]
a_batchnorm3_V_addr (getelementptr    ) [ 00110]
b_batchnorm3_V_addr (getelementptr    ) [ 00110]
add_ln418           (add              ) [ 01110]
add_ln417           (add              ) [ 00000]
select_ln417        (select           ) [ 01110]
specloopname_ln0    (specloopname     ) [ 00000]
empty_73            (speclooptripcount) [ 00000]
specloopname_ln0    (specloopname     ) [ 00000]
specloopname_ln418  (specloopname     ) [ 00000]
tmp_7               (specregionbegin  ) [ 00000]
specpipeline_ln419  (specpipeline     ) [ 00000]
tmp_V               (read             ) [ 00000]
a_batchnorm3_V_load (load             ) [ 00000]
zext_ln703          (zext             ) [ 00000]
sext_ln703          (sext             ) [ 00000]
mul_ln703           (mul              ) [ 00000]
sext_ln703_3        (sext             ) [ 00000]
b_batchnorm3_V_load (load             ) [ 00000]
sext_ln1265         (sext             ) [ 00000]
add_ln1192          (add              ) [ 00000]
trunc_ln            (partselect       ) [ 00000]
tmp_9               (bitselect        ) [ 00000]
icmp_ln1495         (icmp             ) [ 00000]
tmp_s               (partselect       ) [ 00000]
select_ln1495       (select           ) [ 00000]
or_ln1495           (or               ) [ 00000]
tmp_V_5             (select           ) [ 00000]
write_ln426         (write            ) [ 00000]
empty_74            (specregionend    ) [ 00000]
br_ln0              (br               ) [ 01110]
empty               (specregionend    ) [ 00000]
ret_ln431           (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv3_pipe_5_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_pipe_5_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="relu3_pipe_6_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu3_pipe_6_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_batchnorm3_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_batchnorm3_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_batchnorm3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_batchnorm3_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str353"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str354"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str355"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str356"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str357"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str358"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str346"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str347"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str348"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str349"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str350"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str351"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str103"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu3_args02_relu3_a"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu3_args12_relu3_a"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str106"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i26.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i5P"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_V_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln426_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="5" slack="0"/>
<pin id="123" dir="0" index="2" bw="5" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln426/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="a_batchnorm3_V_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="9" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="7" slack="0"/>
<pin id="131" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_batchnorm3_V_addr/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_batchnorm3_V_load/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="b_batchnorm3_V_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="21" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="7" slack="0"/>
<pin id="144" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_batchnorm3_V_addr/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="0"/>
<pin id="149" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_batchnorm3_V_load/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="indvar_flatten11_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="18" slack="1"/>
<pin id="155" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten11 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="indvar_flatten11_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="18" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten11/2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="indvar_flatten_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="14" slack="1"/>
<pin id="166" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="indvar_flatten_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="14" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="args22_0_0_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="1"/>
<pin id="177" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="args22_0_0 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="args22_0_0_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="7" slack="0"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="args22_0_0/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln416_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="18" slack="0"/>
<pin id="188" dir="0" index="1" bw="18" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln416/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln416_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="18" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln416/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln417_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="14" slack="0"/>
<pin id="200" dir="0" index="1" bw="14" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln417/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="xor_ln417_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln417/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln418_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="0"/>
<pin id="212" dir="0" index="1" bw="7" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln418/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="and_ln417_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln417/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="or_ln418_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln418/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="select_ln418_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="7" slack="0"/>
<pin id="231" dir="0" index="2" bw="7" slack="0"/>
<pin id="232" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln418/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln424_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln424/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln418_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="7" slack="0"/>
<pin id="245" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln418/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln417_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="14" slack="0"/>
<pin id="251" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln417/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="select_ln417_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="14" slack="0"/>
<pin id="257" dir="0" index="2" bw="14" slack="0"/>
<pin id="258" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln417/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln703_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="9" slack="0"/>
<pin id="264" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sext_ln703_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="sext_ln1265_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="21" slack="0"/>
<pin id="272" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="trunc_ln_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="0" index="1" bw="26" slack="0"/>
<pin id="277" dir="0" index="2" bw="5" slack="0"/>
<pin id="278" dir="0" index="3" bw="6" slack="0"/>
<pin id="279" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_9_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="26" slack="0"/>
<pin id="286" dir="0" index="2" bw="6" slack="0"/>
<pin id="287" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln1495_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1495/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_s_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="0"/>
<pin id="298" dir="0" index="1" bw="26" slack="0"/>
<pin id="299" dir="0" index="2" bw="5" slack="0"/>
<pin id="300" dir="0" index="3" bw="6" slack="0"/>
<pin id="301" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="select_ln1495_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="5" slack="0"/>
<pin id="308" dir="0" index="2" bw="5" slack="0"/>
<pin id="309" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1495/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="or_ln1495_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1495/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_V_5_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="5" slack="0"/>
<pin id="322" dir="0" index="2" bw="5" slack="0"/>
<pin id="323" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_5/3 "/>
</bind>
</comp>

<comp id="328" class="1007" name="grp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="0"/>
<pin id="330" dir="0" index="1" bw="9" slack="0"/>
<pin id="331" dir="0" index="2" bw="21" slack="0"/>
<pin id="332" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703/3 sext_ln703_3/3 add_ln1192/3 "/>
</bind>
</comp>

<comp id="339" class="1005" name="icmp_ln416_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln416 "/>
</bind>
</comp>

<comp id="343" class="1005" name="add_ln416_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="18" slack="0"/>
<pin id="345" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="add_ln416 "/>
</bind>
</comp>

<comp id="348" class="1005" name="a_batchnorm3_V_addr_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="1"/>
<pin id="350" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_batchnorm3_V_addr "/>
</bind>
</comp>

<comp id="353" class="1005" name="b_batchnorm3_V_addr_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="6" slack="1"/>
<pin id="355" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_batchnorm3_V_addr "/>
</bind>
</comp>

<comp id="358" class="1005" name="add_ln418_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="7" slack="0"/>
<pin id="360" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln418 "/>
</bind>
</comp>

<comp id="363" class="1005" name="select_ln417_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="14" slack="0"/>
<pin id="365" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="select_ln417 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="118"><net_src comp="88" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="110" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="62" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="62" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="50" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="157" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="52" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="157" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="54" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="168" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="56" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="58" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="179" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="60" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="204" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="198" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="50" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="179" pin="4"/><net_sink comp="228" pin=2"/></net>

<net id="239"><net_src comp="228" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="246"><net_src comp="64" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="228" pin="3"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="66" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="168" pin="4"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="198" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="66" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="248" pin="2"/><net_sink comp="254" pin=2"/></net>

<net id="265"><net_src comp="134" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="114" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="147" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="90" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="92" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="282"><net_src comp="94" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="288"><net_src comp="96" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="94" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="294"><net_src comp="274" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="98" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="100" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="102" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="304"><net_src comp="104" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="310"><net_src comp="283" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="106" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="108" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="317"><net_src comp="283" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="290" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="324"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="305" pin="3"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="296" pin="4"/><net_sink comp="319" pin=2"/></net>

<net id="327"><net_src comp="319" pin="3"/><net_sink comp="120" pin=2"/></net>

<net id="333"><net_src comp="266" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="262" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="270" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="336"><net_src comp="328" pin="3"/><net_sink comp="274" pin=1"/></net>

<net id="337"><net_src comp="328" pin="3"/><net_sink comp="283" pin=1"/></net>

<net id="338"><net_src comp="328" pin="3"/><net_sink comp="296" pin=1"/></net>

<net id="342"><net_src comp="186" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="192" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="351"><net_src comp="127" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="356"><net_src comp="140" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="361"><net_src comp="242" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="366"><net_src comp="254" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="168" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: relu3_pipe_6_V_V | {3 }
	Port: a_batchnorm3_V | {}
	Port: b_batchnorm3_V | {}
 - Input state : 
	Port: relu_bn3 : conv3_pipe_5_V_V | {3 }
	Port: relu_bn3 : a_batchnorm3_V | {2 3 }
	Port: relu_bn3 : b_batchnorm3_V | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln416 : 1
		add_ln416 : 1
		br_ln416 : 2
		icmp_ln417 : 1
		xor_ln417 : 2
		icmp_ln418 : 1
		and_ln417 : 2
		or_ln418 : 2
		select_ln418 : 2
		zext_ln424 : 3
		a_batchnorm3_V_addr : 4
		a_batchnorm3_V_load : 5
		b_batchnorm3_V_addr : 4
		b_batchnorm3_V_load : 5
		add_ln418 : 3
		add_ln417 : 1
		select_ln417 : 2
	State 3
		zext_ln703 : 1
		mul_ln703 : 2
		sext_ln703_3 : 3
		sext_ln1265 : 1
		add_ln1192 : 4
		trunc_ln : 5
		tmp_9 : 5
		icmp_ln1495 : 6
		tmp_s : 5
		select_ln1495 : 6
		or_ln1495 : 7
		tmp_V_5 : 7
		write_ln426 : 8
		empty_74 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |     add_ln416_fu_192     |    0    |    0    |    25   |
|    add   |     add_ln418_fu_242     |    0    |    0    |    15   |
|          |     add_ln417_fu_248     |    0    |    0    |    21   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln416_fu_186    |    0    |    0    |    20   |
|   icmp   |     icmp_ln417_fu_198    |    0    |    0    |    13   |
|          |     icmp_ln418_fu_210    |    0    |    0    |    11   |
|          |    icmp_ln1495_fu_290    |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|
|          |    select_ln418_fu_228   |    0    |    0    |    7    |
|  select  |    select_ln417_fu_254   |    0    |    0    |    14   |
|          |   select_ln1495_fu_305   |    0    |    0    |    5    |
|          |      tmp_V_5_fu_319      |    0    |    0    |    5    |
|----------|--------------------------|---------|---------|---------|
|    or    |      or_ln418_fu_222     |    0    |    0    |    2    |
|          |     or_ln1495_fu_313     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    xor   |     xor_ln417_fu_204     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    and   |     and_ln417_fu_216     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|  muladd  |        grp_fu_328        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   read   |     tmp_V_read_fu_114    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  | write_ln426_write_fu_120 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   zext   |     zext_ln424_fu_236    |    0    |    0    |    0    |
|          |     zext_ln703_fu_262    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   sext   |     sext_ln703_fu_266    |    0    |    0    |    0    |
|          |    sext_ln1265_fu_270    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|      trunc_ln_fu_274     |    0    |    0    |    0    |
|          |       tmp_s_fu_296       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
| bitselect|       tmp_9_fu_283       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    1    |    0    |   157   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|a_batchnorm3_V_addr_reg_348|    6   |
|     add_ln416_reg_343     |   18   |
|     add_ln418_reg_358     |    7   |
|     args22_0_0_reg_175    |    7   |
|b_batchnorm3_V_addr_reg_353|    6   |
|     icmp_ln416_reg_339    |    1   |
|  indvar_flatten11_reg_153 |   18   |
|   indvar_flatten_reg_164  |   14   |
|    select_ln417_reg_363   |   14   |
+---------------------------+--------+
|           Total           |   91   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_134 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_147 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||   1.51  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   157  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   91   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   91   |   175  |
+-----------+--------+--------+--------+--------+
