0.6
2019.1
May 24 2019
15:06:07
D:/homework/vivado/exp10/LC3/LC3.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/homework/vivado/exp10/LC3/LC3.srcs/sim_1/new/test.v,1576586086,verilog,,,,test,,,,,,,,
D:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/ip/dist_mem_gen_0_2/sim/dist_mem_gen_0.v,1576415848,verilog,,D:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/new/LC3.v,,dist_mem_gen_0,,,,,,,,
D:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v,1576230615,verilog,,D:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/ip/dist_mem_gen_0_2/sim/dist_mem_gen_0.v,,dist_mem_gen_1,,,,,,,,
D:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/new/LC3.v,1576585142,verilog,,D:/homework/vivado/exp10/LC3/LC3.srcs/sim_1/new/test.v,,REG_FILE;control_unit;init;signal_edge,,,,,,,,
