module counter(vin, clk, dataout, vout)

	input vin, clk;
	output reg [7:0] dataout;
	output reg vout;
	reg count;
	
	always @(clk) begin
		vout = 0;
		
		if(posedge vin) begin
			
			dataout = dataout + 1;
			count = count + 1;
			end
			
		if(count = 4) begin
			vout = 1'b1;
			count = 0;
			end
			
	end
endmodule
