Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.38 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.38 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7z020-1-clg400

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\minibench\scgra-200MHz\cgra2x2-1k-hf\ipcore_dir\TDP_Data_Mem.v" into library work
Parsing module <TDP_Data_Mem>.
Analyzing Verilog file "D:\minibench\scgra-200MHz\cgra2x2-1k-hf\ipcore_dir\SP_Inst_Mem.v" into library work
Parsing module <SP_Inst_Mem>.
Analyzing Verilog file "D:\minibench\scgra-200MHz\cgra2x2-1k-hf\ipcore_dir\Mul.v" into library work
Parsing module <Mul>.
Analyzing Verilog file "D:\minibench\scgra-200MHz\cgra2x2-1k-hf\src\Inst_Mem.v" into library work
Parsing module <Inst_Mem>.
Analyzing Verilog file "D:\minibench\scgra-200MHz\cgra2x2-1k-hf\src\Data_Mem.v" into library work
Parsing module <Data_Mem>.
Analyzing Verilog file "D:\minibench\scgra-200MHz\cgra2x2-1k-hf\src\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "D:\minibench\scgra-200MHz\cgra2x2-1k-hf\src\PEIO.v" into library work
Parsing module <PEIO>.
Analyzing Verilog file "D:\minibench\scgra-200MHz\cgra2x2-1k-hf\src\PE.v" into library work
Parsing module <PE>.
Analyzing Verilog file "D:\minibench\scgra-200MHz\cgra2x2-1k-hf\src\Torus2x2.v" into library work
Parsing module <Torus2x2>.
Analyzing Verilog file "D:\minibench\scgra-200MHz\cgra2x2-1k-hf\src\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <Torus2x2>.

Elaborating module <PEIO>.

Elaborating module <ALU(DWIDTH=32)>.

Elaborating module <Mul>.

Elaborating module <Data_Mem>.

Elaborating module <TDP_Data_Mem>.
WARNING:HDLCompiler:1499 - "D:\minibench\scgra-200MHz\cgra2x2-1k-hf\ipcore_dir\TDP_Data_Mem.v" Line 39: Empty module <TDP_Data_Mem> remains a black box.

Elaborating module <Inst_Mem>.

Elaborating module <SP_Inst_Mem>.
WARNING:HDLCompiler:1499 - "D:\minibench\scgra-200MHz\cgra2x2-1k-hf\ipcore_dir\SP_Inst_Mem.v" Line 39: Empty module <SP_Inst_Mem> remains a black box.

Elaborating module <PE>.
WARNING:HDLCompiler:1127 - "D:\minibench\scgra-200MHz\cgra2x2-1k-hf\src\PE.v" Line 159: Assignment to Data_In_Reg ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "D:\minibench\scgra-200MHz\cgra2x2-1k-hf\src\top.v".
        DWIDTH = 32
        SYS_DWIDTH = 32
    Register <Data1_Load> equivalent to <Data0_Load> has been removed
    Found 16-bit register for signal <tmp1>.
    Found 16-bit register for signal <tmp2>.
    Found 32-bit register for signal <Data0_Load>.
    Found 8-bit register for signal <D_out>.
    Summary:
	inferred  72 D-type flip-flop(s).
Unit <top> synthesized.

Synthesizing Unit <Torus2x2>.
    Related source file is "D:\minibench\scgra-200MHz\cgra2x2-1k-hf\src\Torus2x2.v".
        DWIDTH = 32
        SYS_DWIDTH = 32
    Summary:
	no macro.
Unit <Torus2x2> synthesized.

Synthesizing Unit <PEIO>.
    Related source file is "D:\minibench\scgra-200MHz\cgra2x2-1k-hf\src\PEIO.v".
        DWIDTH = 32
        AWIDTH = 8
        INST_DWIDTH = 72
        INST_AWIDTH = 10
    Found 32-bit register for signal <PE_In1_Reg0>.
    Found 32-bit register for signal <PE_In2_Reg0>.
    Found 32-bit register for signal <PE_In3_Reg0>.
    Found 32-bit register for signal <Load_Data_Reg>.
    Found 32-bit register for signal <Data_In_Reg>.
    Found 32-bit register for signal <PE_Out0>.
    Found 32-bit register for signal <PE_Out1>.
    Found 32-bit register for signal <PE_Out2>.
    Found 32-bit register for signal <PE_Out3>.
    Found 32-bit register for signal <PE_Store>.
    Found 32-bit register for signal <PE_In0_Reg0>.
    Found 72-bit register for signal <Inst_Mem_Out_Reg0>.
    Found 69-bit register for signal <Inst_Mem_Out_Reg1<68:0>>.
    Found 32-bit 4-to-1 multiplexer for signal <Data_In_Wire> created at line 68.
    Found 32-bit 4-to-1 multiplexer for signal <Bypass_Data_Wire> created at line 73.
    Found 32-bit 4-to-1 multiplexer for signal <PE_Out0_Wire> created at line 108.
    Found 32-bit 4-to-1 multiplexer for signal <PE_Out1_Wire> created at line 109.
    Found 32-bit 4-to-1 multiplexer for signal <PE_Out2_Wire> created at line 110.
    Found 32-bit 4-to-1 multiplexer for signal <PE_Out3_Wire> created at line 111.
    Found 32-bit 4-to-1 multiplexer for signal <PE_Store_Wire> created at line 112.
    Summary:
	inferred 493 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <PEIO> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\minibench\scgra-200MHz\cgra2x2-1k-hf\src\ALU.v".
        DWIDTH = 32
    Found 32-bit register for signal <Data_In0_Reg>.
    Found 32-bit register for signal <Data_In1_Reg>.
    Found 32-bit register for signal <Data_In2_Reg>.
    Found 32-bit register for signal <Data_In2_Reg1>.
    Found 32-bit register for signal <Data_In2_Reg2>.
    Found 32-bit register for signal <Data_In2_Reg3>.
    Found 32-bit register for signal <Data_In2_Reg4>.
    Found 32-bit register for signal <Data_In2_Reg5>.
    Found 32-bit register for signal <Data_Out>.
    Found 32-bit register for signal <Add_Result>.
    Found 32-bit register for signal <Sub_Result>.
    Found 32-bit register for signal <And_Result>.
    Found 32-bit register for signal <PHI_Result>.
    Found 32-bit register for signal <GT_Result>.
    Found 32-bit register for signal <LET_Result>.
    Found 32-bit register for signal <MulAdd_Result>.
    Found 32-bit register for signal <Shift4_Result>.
    Found 4-bit register for signal <OP_Sel_Reg>.
    Found 32-bit subtractor for signal <Data_In0_Reg[31]_Data_In1_Reg[31]_sub_32_OUT> created at line 133.
    Found 32-bit adder for signal <Data_In0_Reg[31]_Data_In1_Reg[31]_add_30_OUT> created at line 132.
    Found 32-bit adder for signal <Mul_Result[31]_Data_In2_Reg5[31]_add_46_OUT> created at line 146.
    Found 32-bit 4-to-1 multiplexer for signal <_n0114> created at line 69.
    Found 32-bit comparator greater for signal <Data_In1_Reg[31]_Data_In0_Reg[31]_LessThan_36_o> created at line 136
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 548 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <Data_Mem>.
    Related source file is "D:\minibench\scgra-200MHz\cgra2x2-1k-hf\src\Data_Mem.v".
        DWIDTH = 32
        AWIDTH = 8
    Summary:
	no macro.
Unit <Data_Mem> synthesized.

Synthesizing Unit <Inst_Mem>.
    Related source file is "D:\minibench\scgra-200MHz\cgra2x2-1k-hf\src\Inst_Mem.v".
        INST_DWIDTH = 72
        INST_AWIDTH = 10
    Found 10-bit register for signal <Inst_Mem_Addr>.
    Found 10-bit adder for signal <Inst_Mem_Addr[9]_GND_8_o_add_1_OUT> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Inst_Mem> synthesized.

Synthesizing Unit <PE>.
    Related source file is "D:\minibench\scgra-200MHz\cgra2x2-1k-hf\src\PE.v".
        DWIDTH = 32
        AWIDTH = 8
        INST_DWIDTH = 72
        INST_AWIDTH = 10
    Found 32-bit register for signal <PE_In1_Reg0>.
    Found 32-bit register for signal <PE_In2_Reg0>.
    Found 32-bit register for signal <PE_In3_Reg0>.
    Found 32-bit register for signal <PE_Out0>.
    Found 32-bit register for signal <PE_Out1>.
    Found 32-bit register for signal <PE_Out2>.
    Found 32-bit register for signal <PE_Out3>.
    Found 32-bit register for signal <PE_In0_Reg0>.
    Found 72-bit register for signal <Inst_Mem_Out_Reg0>.
    Found 66-bit register for signal <Inst_Mem_Out_Reg1>.
    Found 32-bit 4-to-1 multiplexer for signal <Data_In_Wire> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <Bypass_Data_Wire> created at line 67.
    Found 32-bit 4-to-1 multiplexer for signal <PE_Out0_Wire> created at line 102.
    Found 32-bit 4-to-1 multiplexer for signal <PE_Out1_Wire> created at line 103.
    Found 32-bit 4-to-1 multiplexer for signal <PE_Out2_Wire> created at line 104.
    Found 32-bit 4-to-1 multiplexer for signal <PE_Out3_Wire> created at line 105.
    Summary:
	inferred 394 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <PE> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 16
 10-bit adder                                          : 4
 32-bit adder                                          : 8
 32-bit subtractor                                     : 4
# Registers                                            : 126
 10-bit register                                       : 4
 16-bit register                                       : 2
 32-bit register                                       : 107
 4-bit register                                        : 4
 66-bit register                                       : 2
 69-bit register                                       : 2
 72-bit register                                       : 4
 8-bit register                                        : 1
# Comparators                                          : 4
 32-bit comparator greater                             : 4
# Multiplexers                                         : 44
 10-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 10
 32-bit 4-to-1 multiplexer                             : 30

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/Mul.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/TDP_Data_Mem.ngc>.
Reading core <ipcore_dir/SP_Inst_Mem.ngc>.
Loading core <Mul> for timing and area information for instance <Mul>.
Loading core <TDP_Data_Mem> for timing and area information for instance <Mem0>.
Loading core <TDP_Data_Mem> for timing and area information for instance <Mem1>.
Loading core <TDP_Data_Mem> for timing and area information for instance <Mem2>.
Loading core <SP_Inst_Mem> for timing and area information for instance <Inst_Rom>.
INFO:Xst:2261 - The FF/Latch <LET_Result_1> in Unit <ALU> is equivalent to the following 61 FFs/Latches, which will be removed : <LET_Result_2> <LET_Result_3> <LET_Result_4> <LET_Result_5> <LET_Result_6> <LET_Result_7> <LET_Result_8> <LET_Result_9> <LET_Result_10> <LET_Result_11> <LET_Result_12> <LET_Result_13> <LET_Result_14> <LET_Result_15> <LET_Result_16> <LET_Result_17> <LET_Result_18> <LET_Result_19> <LET_Result_20> <LET_Result_21> <LET_Result_22> <LET_Result_23> <LET_Result_24> <LET_Result_25> <LET_Result_26> <LET_Result_27> <LET_Result_28> <LET_Result_29> <LET_Result_30> <LET_Result_31> <GT_Result_1> <GT_Result_2> <GT_Result_3> <GT_Result_4> <GT_Result_5> <GT_Result_6> <GT_Result_7> <GT_Result_8> <GT_Result_9> <GT_Result_10> <GT_Result_11> <GT_Result_12> <GT_Result_13> <GT_Result_14> <GT_Result_15> <GT_Result_16> <GT_Result_17> <GT_Result_18> <GT_Result_19> <GT_Result_20> <GT_Result_21> <GT_Result_22> <GT_Result_23> <GT_Result_24> <GT_Result_25> <GT_Result_26> <GT_Result_27> <GT_Result_28>
   <GT_Result_29> <GT_Result_30> <GT_Result_31> 
INFO:Xst:2261 - The FF/Latch <LET_Result_1> in Unit <ALU> is equivalent to the following 61 FFs/Latches, which will be removed : <LET_Result_2> <LET_Result_3> <LET_Result_4> <LET_Result_5> <LET_Result_6> <LET_Result_7> <LET_Result_8> <LET_Result_9> <LET_Result_10> <LET_Result_11> <LET_Result_12> <LET_Result_13> <LET_Result_14> <LET_Result_15> <LET_Result_16> <LET_Result_17> <LET_Result_18> <LET_Result_19> <LET_Result_20> <LET_Result_21> <LET_Result_22> <LET_Result_23> <LET_Result_24> <LET_Result_25> <LET_Result_26> <LET_Result_27> <LET_Result_28> <LET_Result_29> <LET_Result_30> <LET_Result_31> <GT_Result_1> <GT_Result_2> <GT_Result_3> <GT_Result_4> <GT_Result_5> <GT_Result_6> <GT_Result_7> <GT_Result_8> <GT_Result_9> <GT_Result_10> <GT_Result_11> <GT_Result_12> <GT_Result_13> <GT_Result_14> <GT_Result_15> <GT_Result_16> <GT_Result_17> <GT_Result_18> <GT_Result_19> <GT_Result_20> <GT_Result_21> <GT_Result_22> <GT_Result_23> <GT_Result_24> <GT_Result_25> <GT_Result_26> <GT_Result_27> <GT_Result_28>
   <GT_Result_29> <GT_Result_30> <GT_Result_31> 
INFO:Xst:2261 - The FF/Latch <LET_Result_1> in Unit <ALU> is equivalent to the following 61 FFs/Latches, which will be removed : <LET_Result_2> <LET_Result_3> <LET_Result_4> <LET_Result_5> <LET_Result_6> <LET_Result_7> <LET_Result_8> <LET_Result_9> <LET_Result_10> <LET_Result_11> <LET_Result_12> <LET_Result_13> <LET_Result_14> <LET_Result_15> <LET_Result_16> <LET_Result_17> <LET_Result_18> <LET_Result_19> <LET_Result_20> <LET_Result_21> <LET_Result_22> <LET_Result_23> <LET_Result_24> <LET_Result_25> <LET_Result_26> <LET_Result_27> <LET_Result_28> <LET_Result_29> <LET_Result_30> <LET_Result_31> <GT_Result_1> <GT_Result_2> <GT_Result_3> <GT_Result_4> <GT_Result_5> <GT_Result_6> <GT_Result_7> <GT_Result_8> <GT_Result_9> <GT_Result_10> <GT_Result_11> <GT_Result_12> <GT_Result_13> <GT_Result_14> <GT_Result_15> <GT_Result_16> <GT_Result_17> <GT_Result_18> <GT_Result_19> <GT_Result_20> <GT_Result_21> <GT_Result_22> <GT_Result_23> <GT_Result_24> <GT_Result_25> <GT_Result_26> <GT_Result_27> <GT_Result_28>
   <GT_Result_29> <GT_Result_30> <GT_Result_31> 
INFO:Xst:2261 - The FF/Latch <LET_Result_1> in Unit <ALU> is equivalent to the following 61 FFs/Latches, which will be removed : <LET_Result_2> <LET_Result_3> <LET_Result_4> <LET_Result_5> <LET_Result_6> <LET_Result_7> <LET_Result_8> <LET_Result_9> <LET_Result_10> <LET_Result_11> <LET_Result_12> <LET_Result_13> <LET_Result_14> <LET_Result_15> <LET_Result_16> <LET_Result_17> <LET_Result_18> <LET_Result_19> <LET_Result_20> <LET_Result_21> <LET_Result_22> <LET_Result_23> <LET_Result_24> <LET_Result_25> <LET_Result_26> <LET_Result_27> <LET_Result_28> <LET_Result_29> <LET_Result_30> <LET_Result_31> <GT_Result_1> <GT_Result_2> <GT_Result_3> <GT_Result_4> <GT_Result_5> <GT_Result_6> <GT_Result_7> <GT_Result_8> <GT_Result_9> <GT_Result_10> <GT_Result_11> <GT_Result_12> <GT_Result_13> <GT_Result_14> <GT_Result_15> <GT_Result_16> <GT_Result_17> <GT_Result_18> <GT_Result_19> <GT_Result_20> <GT_Result_21> <GT_Result_22> <GT_Result_23> <GT_Result_24> <GT_Result_25> <GT_Result_26> <GT_Result_27> <GT_Result_28>
   <GT_Result_29> <GT_Result_30> <GT_Result_31> 
WARNING:Xst:1710 - FF/Latch <LET_Result_1> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LET_Result_1> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LET_Result_1> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LET_Result_1> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_69> of sequential type is unconnected in block <PE00>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_70> of sequential type is unconnected in block <PE00>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_71> of sequential type is unconnected in block <PE00>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_69> of sequential type is unconnected in block <PE01>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_70> of sequential type is unconnected in block <PE01>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_71> of sequential type is unconnected in block <PE01>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_8> of sequential type is unconnected in block <PE10>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_9> of sequential type is unconnected in block <PE10>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_68> of sequential type is unconnected in block <PE10>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_69> of sequential type is unconnected in block <PE10>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_70> of sequential type is unconnected in block <PE10>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_71> of sequential type is unconnected in block <PE10>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_8> of sequential type is unconnected in block <PE11>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_9> of sequential type is unconnected in block <PE11>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_68> of sequential type is unconnected in block <PE11>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_69> of sequential type is unconnected in block <PE11>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_70> of sequential type is unconnected in block <PE11>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_71> of sequential type is unconnected in block <PE11>.
WARNING:Xst:2404 -  FFs/Latches <GT_Result<31:1>> (without init value) have a constant value of 0 in block <ALU>.
WARNING:Xst:2404 -  FFs/Latches <LET_Result<31:1>> (without init value) have a constant value of 0 in block <ALU>.

Synthesizing (advanced) Unit <Inst_Mem>.
The following registers are absorbed into counter <Inst_Mem_Addr>: 1 register on signal <Inst_Mem_Addr>.
Unit <Inst_Mem> synthesized (advanced).
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_69> of sequential type is unconnected in block <PEIO>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_70> of sequential type is unconnected in block <PEIO>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_71> of sequential type is unconnected in block <PEIO>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_8> of sequential type is unconnected in block <PE>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_9> of sequential type is unconnected in block <PE>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_68> of sequential type is unconnected in block <PE>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_69> of sequential type is unconnected in block <PE>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_70> of sequential type is unconnected in block <PE>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_71> of sequential type is unconnected in block <PE>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 32-bit adder                                          : 8
 32-bit subtractor                                     : 4
# Counters                                             : 4
 10-bit up counter                                     : 4
# Registers                                            : 3772
 Flip-Flops                                            : 3772
# Comparators                                          : 4
 32-bit comparator greater                             : 4
# Multiplexers                                         : 412
 1-bit 2-to-1 multiplexer                              : 128
 1-bit 4-to-1 multiplexer                              : 256
 32-bit 2-to-1 multiplexer                             : 6
 32-bit 4-to-1 multiplexer                             : 22

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <Data0_Load_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <Data0_Load_8> <Data0_Load_16> <Data0_Load_24> 
INFO:Xst:2261 - The FF/Latch <Data0_Load_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <Data0_Load_9> <Data0_Load_17> <Data0_Load_25> 
INFO:Xst:2261 - The FF/Latch <Data0_Load_2> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <Data0_Load_10> <Data0_Load_18> <Data0_Load_26> 
INFO:Xst:2261 - The FF/Latch <Data0_Load_3> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <Data0_Load_11> <Data0_Load_19> <Data0_Load_27> 
INFO:Xst:2261 - The FF/Latch <Data0_Load_4> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <Data0_Load_12> <Data0_Load_20> <Data0_Load_28> 
INFO:Xst:2261 - The FF/Latch <Data0_Load_5> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <Data0_Load_13> <Data0_Load_21> <Data0_Load_29> 
INFO:Xst:2261 - The FF/Latch <Data0_Load_6> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <Data0_Load_14> <Data0_Load_22> <Data0_Load_30> 
INFO:Xst:2261 - The FF/Latch <Data0_Load_7> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <Data0_Load_15> <Data0_Load_23> <Data0_Load_31> 

Optimizing unit <top> ...

Optimizing unit <PEIO> ...

Optimizing unit <PE> ...
INFO:Xst:2261 - The FF/Latch <Torus2x2/PE00/ALU/Add_Result_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <Torus2x2/PE00/ALU/Sub_Result_0> 
INFO:Xst:2261 - The FF/Latch <Torus2x2/PE01/Load_Data_Reg_24> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <Torus2x2/PE01/Load_Data_Reg_16> <Torus2x2/PE01/Load_Data_Reg_8> <Torus2x2/PE01/Load_Data_Reg_0> 
INFO:Xst:2261 - The FF/Latch <Torus2x2/PE01/Load_Data_Reg_30> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <Torus2x2/PE01/Load_Data_Reg_22> <Torus2x2/PE01/Load_Data_Reg_14> <Torus2x2/PE01/Load_Data_Reg_6> 
INFO:Xst:2261 - The FF/Latch <Torus2x2/PE01/Load_Data_Reg_25> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <Torus2x2/PE01/Load_Data_Reg_17> <Torus2x2/PE01/Load_Data_Reg_9> <Torus2x2/PE01/Load_Data_Reg_1> 
INFO:Xst:2261 - The FF/Latch <Torus2x2/PE01/Load_Data_Reg_31> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <Torus2x2/PE01/Load_Data_Reg_23> <Torus2x2/PE01/Load_Data_Reg_15> <Torus2x2/PE01/Load_Data_Reg_7> 
INFO:Xst:2261 - The FF/Latch <Torus2x2/PE01/Load_Data_Reg_26> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <Torus2x2/PE01/Load_Data_Reg_18> <Torus2x2/PE01/Load_Data_Reg_10> <Torus2x2/PE01/Load_Data_Reg_2> 
INFO:Xst:2261 - The FF/Latch <Torus2x2/PE01/Load_Data_Reg_27> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <Torus2x2/PE01/Load_Data_Reg_19> <Torus2x2/PE01/Load_Data_Reg_11> <Torus2x2/PE01/Load_Data_Reg_3> 
INFO:Xst:2261 - The FF/Latch <Torus2x2/PE01/Load_Data_Reg_28> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <Torus2x2/PE01/Load_Data_Reg_20> <Torus2x2/PE01/Load_Data_Reg_12> <Torus2x2/PE01/Load_Data_Reg_4> 
INFO:Xst:2261 - The FF/Latch <Torus2x2/PE01/Load_Data_Reg_29> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <Torus2x2/PE01/Load_Data_Reg_21> <Torus2x2/PE01/Load_Data_Reg_13> <Torus2x2/PE01/Load_Data_Reg_5> 
INFO:Xst:2261 - The FF/Latch <Torus2x2/PE11/ALU/Add_Result_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <Torus2x2/PE11/ALU/Sub_Result_0> 
INFO:Xst:2261 - The FF/Latch <Torus2x2/PE00/Load_Data_Reg_24> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <Torus2x2/PE00/Load_Data_Reg_16> <Torus2x2/PE00/Load_Data_Reg_8> <Torus2x2/PE00/Load_Data_Reg_0> 
INFO:Xst:2261 - The FF/Latch <Torus2x2/PE00/Load_Data_Reg_30> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <Torus2x2/PE00/Load_Data_Reg_22> <Torus2x2/PE00/Load_Data_Reg_14> <Torus2x2/PE00/Load_Data_Reg_6> 
INFO:Xst:2261 - The FF/Latch <Torus2x2/PE00/Load_Data_Reg_25> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <Torus2x2/PE00/Load_Data_Reg_17> <Torus2x2/PE00/Load_Data_Reg_9> <Torus2x2/PE00/Load_Data_Reg_1> 
INFO:Xst:2261 - The FF/Latch <Torus2x2/PE00/Load_Data_Reg_31> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <Torus2x2/PE00/Load_Data_Reg_23> <Torus2x2/PE00/Load_Data_Reg_15> <Torus2x2/PE00/Load_Data_Reg_7> 
INFO:Xst:2261 - The FF/Latch <Torus2x2/PE00/Load_Data_Reg_26> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <Torus2x2/PE00/Load_Data_Reg_18> <Torus2x2/PE00/Load_Data_Reg_10> <Torus2x2/PE00/Load_Data_Reg_2> 
INFO:Xst:2261 - The FF/Latch <Torus2x2/PE00/Load_Data_Reg_27> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <Torus2x2/PE00/Load_Data_Reg_19> <Torus2x2/PE00/Load_Data_Reg_11> <Torus2x2/PE00/Load_Data_Reg_3> 
INFO:Xst:2261 - The FF/Latch <Torus2x2/PE00/Load_Data_Reg_28> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <Torus2x2/PE00/Load_Data_Reg_20> <Torus2x2/PE00/Load_Data_Reg_12> <Torus2x2/PE00/Load_Data_Reg_4> 
INFO:Xst:2261 - The FF/Latch <Torus2x2/PE00/Load_Data_Reg_29> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <Torus2x2/PE00/Load_Data_Reg_21> <Torus2x2/PE00/Load_Data_Reg_13> <Torus2x2/PE00/Load_Data_Reg_5> 
INFO:Xst:2261 - The FF/Latch <Torus2x2/PE10/ALU/Add_Result_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <Torus2x2/PE10/ALU/Sub_Result_0> 
INFO:Xst:2261 - The FF/Latch <Torus2x2/PE01/ALU/Add_Result_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <Torus2x2/PE01/ALU/Sub_Result_0> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <Torus2x2/PE01/Load_Data_Reg_24> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <Torus2x2/PE00/Load_Data_Reg_24> 
INFO:Xst:2261 - The FF/Latch <Torus2x2/PE01/Load_Data_Reg_25> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <Torus2x2/PE00/Load_Data_Reg_25> 
INFO:Xst:2261 - The FF/Latch <Torus2x2/PE01/Load_Data_Reg_26> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <Torus2x2/PE00/Load_Data_Reg_26> 
INFO:Xst:2261 - The FF/Latch <Torus2x2/PE01/Load_Data_Reg_27> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <Torus2x2/PE00/Load_Data_Reg_27> 
INFO:Xst:2261 - The FF/Latch <Torus2x2/PE01/Load_Data_Reg_28> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <Torus2x2/PE00/Load_Data_Reg_28> 
INFO:Xst:2261 - The FF/Latch <Torus2x2/PE01/Load_Data_Reg_29> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <Torus2x2/PE00/Load_Data_Reg_29> 
INFO:Xst:2261 - The FF/Latch <Torus2x2/PE01/Load_Data_Reg_30> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <Torus2x2/PE00/Load_Data_Reg_30> 
INFO:Xst:2261 - The FF/Latch <Torus2x2/PE01/Load_Data_Reg_31> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <Torus2x2/PE00/Load_Data_Reg_31> 
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 10.

Final Macro Processing ...

Processing Unit <top> :
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_0>.
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_1>.
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_2>.
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_3>.
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_4>.
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_5>.
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_6>.
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_7>.
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_8>.
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_9>.
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_10>.
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_11>.
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_12>.
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_13>.
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_14>.
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_15>.
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_16>.
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_17>.
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_18>.
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_19>.
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_20>.
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_21>.
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_22>.
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_23>.
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_24>.
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_25>.
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_26>.
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_27>.
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_28>.
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_29>.
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_30>.
	Found 5-bit shift register for signal <Torus2x2/PE01/ALU/Data_In2_Reg5_31>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_0>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_1>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_2>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_3>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_4>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_5>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_6>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_7>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_8>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_9>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_10>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_11>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_12>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_13>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_14>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_15>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_16>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_17>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_18>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_19>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_20>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_21>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_22>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_23>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_24>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_25>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_26>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_27>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_28>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_29>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_30>.
	Found 5-bit shift register for signal <Torus2x2/PE00/ALU/Data_In2_Reg5_31>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_0>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_1>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_2>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_3>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_4>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_5>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_6>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_7>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_8>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_9>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_10>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_11>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_12>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_13>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_14>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_15>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_16>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_17>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_18>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_19>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_20>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_21>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_22>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_23>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_24>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_25>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_26>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_27>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_28>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_29>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_30>.
	Found 5-bit shift register for signal <Torus2x2/PE11/ALU/Data_In2_Reg5_31>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_0>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_1>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_2>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_3>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_4>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_5>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_6>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_7>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_8>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_9>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_10>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_11>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_12>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_13>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_14>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_15>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_16>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_17>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_18>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_19>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_20>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_21>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_22>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_23>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_24>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_25>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_26>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_27>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_28>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_29>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_30>.
	Found 5-bit shift register for signal <Torus2x2/PE10/ALU/Data_In2_Reg5_31>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3088
 Flip-Flops                                            : 3088
# Shift Registers                                      : 128
 5-bit shift register                                  : 128

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3487
#      GND                         : 21
#      INV                         : 1
#      LUT2                        : 716
#      LUT3                        : 308
#      LUT4                        : 256
#      LUT5                        : 148
#      LUT6                        : 1128
#      MUXCY                       : 468
#      VCC                         : 21
#      XORCY                       : 420
# FlipFlops/Latches                : 3824
#      FD                          : 120
#      FDC                         : 3088
#      FDCE                        : 132
#      FDE                         : 128
#      FDRE                        : 356
# RAMS                             : 20
#      RAMB36E1                    : 20
# Shift Registers                  : 196
#      SRL16E                      : 68
#      SRLC16E                     : 128
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 10
#      OBUF                        : 8
# DSPs                             : 16
#      DSP48E1                     : 16

Device utilization summary:
---------------------------

Selected Device : 7z020clg400-1 


Slice Logic Utilization: 
 Number of Slice Registers:            3824  out of  106400     3%  
 Number of Slice LUTs:                 2753  out of  53200     5%  
    Number used as Logic:              2557  out of  53200     4%  
    Number used as Memory:              196  out of  17400     1%  
       Number used as SRL:              196

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4634
   Number with an unused Flip Flop:     810  out of   4634    17%  
   Number with an unused LUT:          1881  out of   4634    40%  
   Number of fully used LUT-FF pairs:  1943  out of   4634    41%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    125    15%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               20  out of    140    14%  
    Number using Block RAM only:         20
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  
 Number of DSP48E1s:                     16  out of    220     7%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 4056  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                               | Buffer(FF name)                                                                                                                                                         | Load  |
-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Torus2x2/PE00/Inst_Mem/Inst_Rom/N1(Torus2x2/PE00/Inst_Mem/Inst_Rom/XST_GND:G)| NONE(Torus2x2/PE00/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 4     |
Torus2x2/PE01/Inst_Mem/Inst_Rom/N1(Torus2x2/PE01/Inst_Mem/Inst_Rom/XST_GND:G)| NONE(Torus2x2/PE01/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 4     |
Torus2x2/PE10/Inst_Mem/Inst_Rom/N1(Torus2x2/PE10/Inst_Mem/Inst_Rom/XST_GND:G)| NONE(Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 4     |
Torus2x2/PE11/Inst_Mem/Inst_Rom/N1(Torus2x2/PE11/Inst_Mem/Inst_Rom/XST_GND:G)| NONE(Torus2x2/PE11/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 4     |
Torus2x2/PE00/Data_Mem/Mem0/N1(Torus2x2/PE00/Data_Mem/Mem0/XST_GND:G)        | NONE(Torus2x2/PE00/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE00/Data_Mem/Mem1/N1(Torus2x2/PE00/Data_Mem/Mem1/XST_GND:G)        | NONE(Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE00/Data_Mem/Mem2/N1(Torus2x2/PE00/Data_Mem/Mem2/XST_GND:G)        | NONE(Torus2x2/PE00/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE01/Data_Mem/Mem0/N1(Torus2x2/PE01/Data_Mem/Mem0/XST_GND:G)        | NONE(Torus2x2/PE01/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE01/Data_Mem/Mem1/N1(Torus2x2/PE01/Data_Mem/Mem1/XST_GND:G)        | NONE(Torus2x2/PE01/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE01/Data_Mem/Mem2/N1(Torus2x2/PE01/Data_Mem/Mem2/XST_GND:G)        | NONE(Torus2x2/PE01/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE10/Data_Mem/Mem0/N1(Torus2x2/PE10/Data_Mem/Mem0/XST_GND:G)        | NONE(Torus2x2/PE10/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE10/Data_Mem/Mem1/N1(Torus2x2/PE10/Data_Mem/Mem1/XST_GND:G)        | NONE(Torus2x2/PE10/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE10/Data_Mem/Mem2/N1(Torus2x2/PE10/Data_Mem/Mem2/XST_GND:G)        | NONE(Torus2x2/PE10/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE11/Data_Mem/Mem0/N1(Torus2x2/PE11/Data_Mem/Mem0/XST_GND:G)        | NONE(Torus2x2/PE11/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE11/Data_Mem/Mem1/N1(Torus2x2/PE11/Data_Mem/Mem1/XST_GND:G)        | NONE(Torus2x2/PE11/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE11/Data_Mem/Mem2/N1(Torus2x2/PE11/Data_Mem/Mem2/XST_GND:G)        | NONE(Torus2x2/PE11/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.811ns (Maximum Frequency: 262.398MHz)
   Minimum input arrival time before clock: 1.435ns
   Maximum output required time after clock: 0.681ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 3.811ns (frequency: 262.398MHz)
  Total number of paths / destination ports: 52783 / 5179
-------------------------------------------------------------------------
Delay:               3.811ns (Levels of Logic = 0)
  Source:            sec_inst (DSP)
  Destination:       sec_inst (DSP)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: sec_inst to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:CLK->out          1   2.411   0.000  sec_inst (sec_net)
     SEC:in                    1.400          sec_inst
    ----------------------------------------
    Total                      3.811ns (3.811ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 268 / 48
-------------------------------------------------------------------------
Offset:              1.435ns (Levels of Logic = 12)
  Source:            PE_Array_Busy (PAD)
  Destination:       Torus2x2/PE01/Inst_Mem/Inst_Mem_Addr_9 (FF)
  Destination Clock: Clk rising

  Data Path: PE_Array_Busy to Torus2x2/PE01/Inst_Mem/Inst_Mem_Addr_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   0.000   0.640  PE_Array_Busy_IBUF (PE_Array_Busy_IBUF)
     LUT2:I0->O            1   0.053   0.000  Torus2x2/PE01/Inst_Mem/Mcount_Inst_Mem_Addr_lut<0> (Torus2x2/PE01/Inst_Mem/Mcount_Inst_Mem_Addr_lut<0>)
     MUXCY:S->O            1   0.291   0.000  Torus2x2/PE01/Inst_Mem/Mcount_Inst_Mem_Addr_cy<0> (Torus2x2/PE01/Inst_Mem/Mcount_Inst_Mem_Addr_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Torus2x2/PE01/Inst_Mem/Mcount_Inst_Mem_Addr_cy<1> (Torus2x2/PE01/Inst_Mem/Mcount_Inst_Mem_Addr_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  Torus2x2/PE01/Inst_Mem/Mcount_Inst_Mem_Addr_cy<2> (Torus2x2/PE01/Inst_Mem/Mcount_Inst_Mem_Addr_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  Torus2x2/PE01/Inst_Mem/Mcount_Inst_Mem_Addr_cy<3> (Torus2x2/PE01/Inst_Mem/Mcount_Inst_Mem_Addr_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  Torus2x2/PE01/Inst_Mem/Mcount_Inst_Mem_Addr_cy<4> (Torus2x2/PE01/Inst_Mem/Mcount_Inst_Mem_Addr_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  Torus2x2/PE01/Inst_Mem/Mcount_Inst_Mem_Addr_cy<5> (Torus2x2/PE01/Inst_Mem/Mcount_Inst_Mem_Addr_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  Torus2x2/PE01/Inst_Mem/Mcount_Inst_Mem_Addr_cy<6> (Torus2x2/PE01/Inst_Mem/Mcount_Inst_Mem_Addr_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  Torus2x2/PE01/Inst_Mem/Mcount_Inst_Mem_Addr_cy<7> (Torus2x2/PE01/Inst_Mem/Mcount_Inst_Mem_Addr_cy<7>)
     MUXCY:CI->O           0   0.015   0.000  Torus2x2/PE01/Inst_Mem/Mcount_Inst_Mem_Addr_cy<8> (Torus2x2/PE01/Inst_Mem/Mcount_Inst_Mem_Addr_cy<8>)
     XORCY:CI->O           1   0.320   0.000  Torus2x2/PE01/Inst_Mem/Mcount_Inst_Mem_Addr_xor<9> (Torus2x2/PE01/Inst_Mem/Mcount_Inst_Mem_Addr9)
     FDC:D                     0.011          Torus2x2/PE01/Inst_Mem/Inst_Mem_Addr_9
    ----------------------------------------
    Total                      1.435ns (0.795ns logic, 0.640ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.681ns (Levels of Logic = 1)
  Source:            D_out_7 (FF)
  Destination:       D_out<7> (PAD)
  Source Clock:      Clk rising

  Data Path: D_out_7 to D_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.282   0.399  D_out_7 (D_out_7)
     OBUF:I->O                 0.000          D_out_7_OBUF (D_out<7>)
    ----------------------------------------
    Total                      0.681ns (0.282ns logic, 0.399ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    3.811|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 28.00 secs
Total CPU time to Xst completion: 28.33 secs
 
--> 

Total memory usage is 455536 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   36 (   0 filtered)
Number of infos    :   40 (   0 filtered)

