{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742926810262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742926810262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 25 12:20:10 2025 " "Processing started: Tue Mar 25 12:20:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742926810262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1742926810262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aluuno -c Aluuno --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aluuno -c Aluuno --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1742926810262 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1742926811024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1742926811024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluuno.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aluuno.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aluuno-Comportamiento " "Found design unit 1: Aluuno-Comportamiento" {  } { { "Aluuno.vhd" "" { Text "C:/Users/Teresa/Documents/PLDS/ALU simple/Aluuno.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742926830183 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aluuno " "Found entity 1: Aluuno" {  } { { "Aluuno.vhd" "" { Text "C:/Users/Teresa/Documents/PLDS/ALU simple/Aluuno.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742926830183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742926830183 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aluuno " "Elaborating entity \"Aluuno\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1742926830277 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Aluuno.vhd(46) " "VHDL Process Statement warning at Aluuno.vhd(46): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Aluuno.vhd" "" { Text "C:/Users/Teresa/Documents/PLDS/ALU simple/Aluuno.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1742926830278 "|Aluuno"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Aluuno.vhd(52) " "VHDL Process Statement warning at Aluuno.vhd(52): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Aluuno.vhd" "" { Text "C:/Users/Teresa/Documents/PLDS/ALU simple/Aluuno.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1742926830279 "|Aluuno"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Aluuno.vhd(52) " "VHDL Process Statement warning at Aluuno.vhd(52): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Aluuno.vhd" "" { Text "C:/Users/Teresa/Documents/PLDS/ALU simple/Aluuno.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1742926830280 "|Aluuno"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Aluuno.vhd(57) " "VHDL Process Statement warning at Aluuno.vhd(57): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Aluuno.vhd" "" { Text "C:/Users/Teresa/Documents/PLDS/ALU simple/Aluuno.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1742926830280 "|Aluuno"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Aluuno.vhd(57) " "VHDL Process Statement warning at Aluuno.vhd(57): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Aluuno.vhd" "" { Text "C:/Users/Teresa/Documents/PLDS/ALU simple/Aluuno.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1742926830280 "|Aluuno"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Aluuno.vhd(60) " "VHDL Process Statement warning at Aluuno.vhd(60): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Aluuno.vhd" "" { Text "C:/Users/Teresa/Documents/PLDS/ALU simple/Aluuno.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1742926830281 "|Aluuno"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Aluuno.vhd(64) " "VHDL Process Statement warning at Aluuno.vhd(64): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Aluuno.vhd" "" { Text "C:/Users/Teresa/Documents/PLDS/ALU simple/Aluuno.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1742926830281 "|Aluuno"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Aluuno.vhd(67) " "VHDL Process Statement warning at Aluuno.vhd(67): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Aluuno.vhd" "" { Text "C:/Users/Teresa/Documents/PLDS/ALU simple/Aluuno.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1742926830283 "|Aluuno"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Aluuno.vhd(67) " "VHDL Process Statement warning at Aluuno.vhd(67): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Aluuno.vhd" "" { Text "C:/Users/Teresa/Documents/PLDS/ALU simple/Aluuno.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1742926830284 "|Aluuno"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Aluuno.vhd(70) " "VHDL Process Statement warning at Aluuno.vhd(70): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Aluuno.vhd" "" { Text "C:/Users/Teresa/Documents/PLDS/ALU simple/Aluuno.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1742926830285 "|Aluuno"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Aluuno.vhd(70) " "VHDL Process Statement warning at Aluuno.vhd(70): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Aluuno.vhd" "" { Text "C:/Users/Teresa/Documents/PLDS/ALU simple/Aluuno.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1742926830285 "|Aluuno"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Aluuno.vhd(73) " "VHDL Process Statement warning at Aluuno.vhd(73): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Aluuno.vhd" "" { Text "C:/Users/Teresa/Documents/PLDS/ALU simple/Aluuno.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1742926830286 "|Aluuno"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F Aluuno.vhd(40) " "VHDL Process Statement warning at Aluuno.vhd(40): inferring latch(es) for signal or variable \"F\", which holds its previous value in one or more paths through the process" {  } { { "Aluuno.vhd" "" { Text "C:/Users/Teresa/Documents/PLDS/ALU simple/Aluuno.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1742926830286 "|Aluuno"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C Aluuno.vhd(40) " "VHDL Process Statement warning at Aluuno.vhd(40): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "Aluuno.vhd" "" { Text "C:/Users/Teresa/Documents/PLDS/ALU simple/Aluuno.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1742926830287 "|Aluuno"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C Aluuno.vhd(40) " "Inferred latch for \"C\" at Aluuno.vhd(40)" {  } { { "Aluuno.vhd" "" { Text "C:/Users/Teresa/Documents/PLDS/ALU simple/Aluuno.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742926830288 "|Aluuno"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[0\] Aluuno.vhd(40) " "Inferred latch for \"F\[0\]\" at Aluuno.vhd(40)" {  } { { "Aluuno.vhd" "" { Text "C:/Users/Teresa/Documents/PLDS/ALU simple/Aluuno.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742926830288 "|Aluuno"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[1\] Aluuno.vhd(40) " "Inferred latch for \"F\[1\]\" at Aluuno.vhd(40)" {  } { { "Aluuno.vhd" "" { Text "C:/Users/Teresa/Documents/PLDS/ALU simple/Aluuno.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742926830288 "|Aluuno"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[2\] Aluuno.vhd(40) " "Inferred latch for \"F\[2\]\" at Aluuno.vhd(40)" {  } { { "Aluuno.vhd" "" { Text "C:/Users/Teresa/Documents/PLDS/ALU simple/Aluuno.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742926830288 "|Aluuno"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[3\] Aluuno.vhd(40) " "Inferred latch for \"F\[3\]\" at Aluuno.vhd(40)" {  } { { "Aluuno.vhd" "" { Text "C:/Users/Teresa/Documents/PLDS/ALU simple/Aluuno.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742926830289 "|Aluuno"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742926830563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 25 12:20:30 2025 " "Processing ended: Tue Mar 25 12:20:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742926830563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742926830563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742926830563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1742926830563 ""}
