#-----------------------------------------------------------
# Vivado v2012.4 (64-bit)
# Build 222254 by xbuild on Tue Dec 18 05:17:28 MST 2012
# Start of session at: Tue Feb 19 16:13:51 2013
# Process ID: 14709
# Log file: /home/shep/projects/hotline/vivado/vivado.log
# Journal file: /home/shep/projects/hotline/vivado/vivado.jou
#-----------------------------------------------------------
source "/home/shep/.Xilinx/Vivado/init.tcl"
start_gui
create_project hkp1 /home/shep/projects/hotline/vivado/hkp1 -part xc7k325tffg900-2
set_property board kc705 [current_project]
connect_hw_server -host localhost -port 50001
current_hw_target [get_hw_targets */digilent_plugin/SN:210203338864]
open_hw_target
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
source hkpiCreate1.tcl
source hkp1Create1.tcl
source hkp1Create1.tcl
update_compile_order -fileset sim_1
launch_runs synth_1
wait_on_run synth_1
open_run synth_1 -name netlist_1
create_debug_core u_ila_0 labtools_ilalib_v2
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/CLK]
connect_debug_port u_ila_0/CLK [get_nets [list ftop/sys1_clk_O ]]
set_property port_width 4 [get_debug_ports u_ila_0/PROBE0]
connect_debug_port u_ila_0/PROBE0 [get_nets [list {ftop/l2P/egPtr[0]} {ftop/l2P/egPtr[1]} {ftop/l2P/egPtr[2]} {ftop/l2P/egPtr[3]} ]]
create_debug_port u_ila_0 PROBE
set_property port_width 4 [get_debug_ports u_ila_0/PROBE1]
connect_debug_port u_ila_0/PROBE1 [get_nets [list {ftop/l2P/igPtr[0]} {ftop/l2P/igPtr[1]} {ftop/l2P/igPtr[2]} {ftop/l2P/igPtr[3]} ]]
create_debug_port u_ila_0 PROBE
set_property port_width 2 [get_debug_ports u_ila_0/PROBE2]
connect_debug_port u_ila_0/PROBE2 [get_nets [list {ftop/crt2axi/cmdAdrRemain[0]} {ftop/crt2axi/cmdAdrRemain[1]} ]]
create_debug_port u_ila_0 PROBE
set_property port_width 12 [get_debug_ports u_ila_0/PROBE3]
connect_debug_port u_ila_0/PROBE3 [get_nets [list {ftop/crt2axi/cmdAdlRemain[0]} {ftop/crt2axi/cmdAdlRemain[1]} {ftop/crt2axi/cmdAdlRemain[2]} {ftop/crt2axi/cmdAdlRemain[3]} {ftop/crt2axi/cmdAdlRemain[4]} {ftop/crt2axi/cmdAdlRemain[5]} {ftop/crt2axi/cmdAdlRemain[6]} {ftop/crt2axi/cmdAdlRemain[7]} {ftop/crt2axi/cmdAdlRemain[8]} {ftop/crt2axi/cmdAdlRemain[9]} {ftop/crt2axi/cmdAdlRemain[10]} {ftop/crt2axi/cmdAdlRemain[11]} ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE4]
connect_debug_port u_ila_0/PROBE4 [get_nets [list ftop/crt2axi/crtRespF/crtRespF_FULL_N ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE5]
connect_debug_port u_ila_0/PROBE5 [get_nets [list ftop/qcl2_inF/DEQ ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE6]
connect_debug_port u_ila_0/PROBE6 [get_nets [list ftop/l2P/dgRxF/dgRxF_FULL_N ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE7]
connect_debug_port u_ila_0/PROBE7 [get_nets [list ftop/l2P/dgTxF/dgTxF_EMPTY_N ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE8]
connect_debug_port u_ila_0/PROBE8 [get_nets [list ftop/l2P/egPDU ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE9]
connect_debug_port u_ila_0/PROBE9 [get_nets [list ftop/crt2axi/crtCmdF/EMPTY_N ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE10]
connect_debug_port u_ila_0/PROBE10 [get_nets [list ftop/l2qc_inF/EMPTY_N ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE11]
connect_debug_port u_ila_0/PROBE11 [get_nets [list ftop/l2P/igL2Hdr ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE12]
connect_debug_port u_ila_0/PROBE12 [get_nets [list ftop/l2P/igSAF/igSAF_EMPTY_N ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE13]
connect_debug_port u_ila_0/PROBE13 [get_nets [list ftop/l2P/l2RxF/l2RxF_EMPTY_N ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE14]
connect_debug_port u_ila_0/PROBE14 [get_nets [list ftop/l2P/l2TxF/l2TxF_FULL_N ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE15]
connect_debug_port u_ila_0/PROBE15 [get_nets [list ftop/qcl2_inF/qcl2_inF_EMPTY_N ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE16]
connect_debug_port u_ila_0/PROBE16 [get_nets [list ftop/crt2axi/crtRespF/qcl2_inF_FULL_N ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE17]
connect_debug_port u_ila_0/PROBE17 [get_nets [list ftop/qcl2_inF/qcl2_inF_FULL_N ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE18]
connect_debug_port u_ila_0/PROBE18 [get_nets [list ftop/qcl2_outF/qcl2_outF_EMPTY_N ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE19]
connect_debug_port u_ila_0/PROBE19 [get_nets [list ftop/qcl2_outF/qcl2_outF_FULL_N ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE20]
connect_debug_port u_ila_0/PROBE20 [get_nets [list ftop/crt2axi/rspActive ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE21]
connect_debug_port u_ila_0/PROBE21 [get_nets [list ftop/a4ls/a4l_a4wrData_fifof/WILL_FIRE_RL_a4l_cfwr ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE22]
connect_debug_port u_ila_0/PROBE22 [get_nets [list ftop/l2P/igSAF/WILL_FIRE_RL_l2_ingress_header ]]
create_debug_core u_ila_1 labtools_ilalib_v2
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_1]
save_constraints
implement_debug_core
launch_runs impl_1
launch_runs impl_1
delete_debug_core [get_debug_cores {u_ila_1 }]
save_constraints
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
launch_impact 
refresh_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
refresh_hw_target {localhost/digilent_plugin/SN:210203338864}
refresh_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
current_hw_target {localhost/digilent_plugin/SN:210203338864}
refresh_hw_device [lindex [get_hw_devices] 0]
open_run impl_1
refresh_hw_device [lindex [get_hw_devices] 0]
set_property PROBES.FILE {/home/shep/projects/hotline/vivado/hkp1/hkp1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
run_hw_ila hw_ila_1 -trigger_now 1
wait_on_hw_ila hw_ila_1
display_hw_ila_data [upload_hw_ila_data hw_ila_1]
set_property COMPARE_VALUE.0 eq1'b1 [get_hw_probes ftop/l2P/egPDU]
run_hw_ila hw_ila_1
wait_on_hw_ila hw_ila_1
display_hw_ila_data [upload_hw_ila_data hw_ila_1]
