$date
	Mon Sep 22 08:38:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top_module $end
$var wire 1 ! q2_bar $end
$var wire 1 " q2 $end
$var wire 1 # q1_bar $end
$var wire 1 $ q1 $end
$var reg 1 % clk $end
$var reg 1 & rst_n $end
$scope module dff1 $end
$var wire 1 % clk $end
$var wire 1 # d $end
$var wire 1 # q_bar $end
$var wire 1 & rst_n $end
$var reg 1 $ q $end
$upscope $end
$scope module dff2 $end
$var wire 1 % clk $end
$var wire 1 $ d $end
$var wire 1 ! q_bar $end
$var wire 1 & rst_n $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
1#
0"
1!
$end
#5
1%
#10
0%
1&
#15
0#
1$
1%
#20
0%
#25
0!
1#
1"
0$
1%
#30
0%
#35
0#
1!
1$
0"
1%
#40
0%
#45
0!
1#
1"
0$
1%
#50
0%
#55
0#
1!
1$
0"
1%
#60
0%
#65
0!
1#
1"
0$
1%
#70
0%
#75
0#
1!
1$
0"
1%
#80
0%
#85
0!
1#
1"
0$
1%
#90
0%
#95
0#
1!
1$
0"
1%
#100
0%
#105
0!
1#
1"
0$
1%
#110
0%
