{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 14:42:15 2013 " "Info: Processing started: Fri Oct 25 14:42:15 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 1st_Project -c 1st_Project " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 1st_Project -c 1st_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1st_Project.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 1st_Project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 1st_Project " "Info: Found entity 1: 1st_Project" {  } { { "1st_Project.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/1st_Project.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file simple counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_counter " "Info: Found entity 1: simple_counter" {  } { { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "1st_Project " "Info: Elaborating entity \"1st_Project\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "counterbusmux.v 1 1 " "Warning: Using design file counterbusmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counterbusmux " "Info: Found entity 1: counterbusmux" {  } { { "counterbusmux.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/counterbusmux.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterbusmux counterbusmux:inst2 " "Info: Elaborating entity \"counterbusmux\" for hierarchy \"counterbusmux:inst2\"" {  } { { "1st_Project.bdf" "inst2" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/1st_Project.bdf" { { 384 320 456 464 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../../../altera/72/quartus/libraries/megafunctions/lpm_mux.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../../../altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux " "Info: Found entity 1: lpm_mux" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" 74 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux counterbusmux:inst2\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"counterbusmux:inst2\|lpm_mux:lpm_mux_component\"" {  } { { "counterbusmux.v" "lpm_mux_component" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/counterbusmux.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "counterbusmux:inst2\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"counterbusmux:inst2\|lpm_mux:lpm_mux_component\"" {  } { { "counterbusmux.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/counterbusmux.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_omc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_omc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_omc " "Info: Found entity 1: mux_omc" {  } { { "db/mux_omc.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/db/mux_omc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_omc counterbusmux:inst2\|lpm_mux:lpm_mux_component\|mux_omc:auto_generated " "Info: Elaborating entity \"mux_omc\" for hierarchy \"counterbusmux:inst2\|lpm_mux:lpm_mux_component\|mux_omc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_counter simple_counter:inst4 " "Info: Elaborating entity \"simple_counter\" for hierarchy \"simple_counter:inst4\"" {  } { { "1st_Project.bdf" "inst4" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/1st_Project.bdf" { { 112 472 640 208 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "PLL.v 1 1 " "Warning: Using design file PLL.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Info: Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/PLL.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst3 " "Info: Elaborating entity \"PLL\" for hierarchy \"PLL:inst3\"" {  } { { "1st_Project.bdf" "inst3" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/1st_Project.bdf" { { 80 128 368 240 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../../../altera/72/quartus/libraries/megafunctions/altpll.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../../../altera/72/quartus/libraries/megafunctions/altpll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Info: Found entity 1: altpll" {  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 476 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst3\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL:inst3\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/PLL.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst3\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"PLL:inst3\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/PLL.v" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 7 " "Info: 7 registers lost all their fanouts during netlist optimizations. The first 7 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "simple_counter:inst4\|counter_out\[25\] " "Info: Register \"simple_counter:inst4\|counter_out\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "simple_counter:inst4\|counter_out\[26\] " "Info: Register \"simple_counter:inst4\|counter_out\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "simple_counter:inst4\|counter_out\[27\] " "Info: Register \"simple_counter:inst4\|counter_out\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "simple_counter:inst4\|counter_out\[28\] " "Info: Register \"simple_counter:inst4\|counter_out\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "simple_counter:inst4\|counter_out\[29\] " "Info: Register \"simple_counter:inst4\|counter_out\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "simple_counter:inst4\|counter_out\[30\] " "Info: Register \"simple_counter:inst4\|counter_out\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "simple_counter:inst4\|counter_out\[31\] " "Info: Register \"simple_counter:inst4\|counter_out\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Info: Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Info: Implemented 29 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Allocated 190 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 14:42:17 2013 " "Info: Processing ended: Fri Oct 25 14:42:17 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 14:42:19 2013 " "Info: Processing started: Fri Oct 25 14:42:19 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 1st_Project -c 1st_Project " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off 1st_Project -c 1st_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "1st_Project EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"1st_Project\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:inst3\|altpll:altpll_component\|pll Cyclone II " "Info: Implemented PLL \"PLL:inst3\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst3\|altpll:altpll_component\|_clk0 1 5 0 0 " "Info: Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL:inst3\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "Implemented PLL \"%1!s!\" as %2!s! PLL type" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock incremental compilation " "Warning: Feature LogicLock incremental compilation is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "61 Top " "Info: Previous placement does not exist for 61 of 61 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst3\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node PLL:inst3\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 518 3 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:inst3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:inst3|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.467 ns register register " "Info: Estimated most critical path is register to register delay of 3.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simple_counter:inst4\|counter_out\[0\] 1 REG LAB_X49_Y9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X49_Y9; Fanout = 3; REG Node = 'simple_counter:inst4\|counter_out\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.495 ns) 1.055 ns simple_counter:inst4\|counter_out\[1\]~182 2 COMB LAB_X49_Y9 2 " "Info: 2: + IC(0.560 ns) + CELL(0.495 ns) = 1.055 ns; Loc. = LAB_X49_Y9; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[1\]~182'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { simple_counter:inst4|counter_out[0] simple_counter:inst4|counter_out[1]~182 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.135 ns simple_counter:inst4\|counter_out\[2\]~184 3 COMB LAB_X49_Y9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.135 ns; Loc. = LAB_X49_Y9; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[2\]~184'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[1]~182 simple_counter:inst4|counter_out[2]~184 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.215 ns simple_counter:inst4\|counter_out\[3\]~186 4 COMB LAB_X49_Y9 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.215 ns; Loc. = LAB_X49_Y9; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[3\]~186'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[2]~184 simple_counter:inst4|counter_out[3]~186 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.295 ns simple_counter:inst4\|counter_out\[4\]~188 5 COMB LAB_X49_Y9 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.295 ns; Loc. = LAB_X49_Y9; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[4\]~188'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[3]~186 simple_counter:inst4|counter_out[4]~188 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.375 ns simple_counter:inst4\|counter_out\[5\]~190 6 COMB LAB_X49_Y9 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.375 ns; Loc. = LAB_X49_Y9; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[5\]~190'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[4]~188 simple_counter:inst4|counter_out[5]~190 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.455 ns simple_counter:inst4\|counter_out\[6\]~192 7 COMB LAB_X49_Y9 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.455 ns; Loc. = LAB_X49_Y9; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[6\]~192'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[5]~190 simple_counter:inst4|counter_out[6]~192 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.535 ns simple_counter:inst4\|counter_out\[7\]~194 8 COMB LAB_X49_Y9 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.535 ns; Loc. = LAB_X49_Y9; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[7\]~194'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[6]~192 simple_counter:inst4|counter_out[7]~194 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.615 ns simple_counter:inst4\|counter_out\[8\]~196 9 COMB LAB_X49_Y9 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 1.615 ns; Loc. = LAB_X49_Y9; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[8\]~196'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[7]~194 simple_counter:inst4|counter_out[8]~196 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.695 ns simple_counter:inst4\|counter_out\[9\]~198 10 COMB LAB_X49_Y9 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 1.695 ns; Loc. = LAB_X49_Y9; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[9\]~198'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[8]~196 simple_counter:inst4|counter_out[9]~198 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.775 ns simple_counter:inst4\|counter_out\[10\]~200 11 COMB LAB_X49_Y9 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 1.775 ns; Loc. = LAB_X49_Y9; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[10\]~200'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[9]~198 simple_counter:inst4|counter_out[10]~200 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.855 ns simple_counter:inst4\|counter_out\[11\]~202 12 COMB LAB_X49_Y9 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 1.855 ns; Loc. = LAB_X49_Y9; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[11\]~202'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[10]~200 simple_counter:inst4|counter_out[11]~202 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.935 ns simple_counter:inst4\|counter_out\[12\]~204 13 COMB LAB_X49_Y9 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 1.935 ns; Loc. = LAB_X49_Y9; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[12\]~204'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[11]~202 simple_counter:inst4|counter_out[12]~204 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 2.113 ns simple_counter:inst4\|counter_out\[13\]~206 14 COMB LAB_X49_Y8 2 " "Info: 14: + IC(0.098 ns) + CELL(0.080 ns) = 2.113 ns; Loc. = LAB_X49_Y8; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[13\]~206'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { simple_counter:inst4|counter_out[12]~204 simple_counter:inst4|counter_out[13]~206 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.193 ns simple_counter:inst4\|counter_out\[14\]~208 15 COMB LAB_X49_Y8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.193 ns; Loc. = LAB_X49_Y8; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[14\]~208'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[13]~206 simple_counter:inst4|counter_out[14]~208 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.273 ns simple_counter:inst4\|counter_out\[15\]~210 16 COMB LAB_X49_Y8 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.273 ns; Loc. = LAB_X49_Y8; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[15\]~210'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[14]~208 simple_counter:inst4|counter_out[15]~210 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.353 ns simple_counter:inst4\|counter_out\[16\]~212 17 COMB LAB_X49_Y8 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 2.353 ns; Loc. = LAB_X49_Y8; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[16\]~212'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[15]~210 simple_counter:inst4|counter_out[16]~212 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.433 ns simple_counter:inst4\|counter_out\[17\]~214 18 COMB LAB_X49_Y8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.433 ns; Loc. = LAB_X49_Y8; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[17\]~214'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[16]~212 simple_counter:inst4|counter_out[17]~214 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.513 ns simple_counter:inst4\|counter_out\[18\]~216 19 COMB LAB_X49_Y8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 2.513 ns; Loc. = LAB_X49_Y8; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[18\]~216'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[17]~214 simple_counter:inst4|counter_out[18]~216 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.593 ns simple_counter:inst4\|counter_out\[19\]~218 20 COMB LAB_X49_Y8 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 2.593 ns; Loc. = LAB_X49_Y8; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[19\]~218'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[18]~216 simple_counter:inst4|counter_out[19]~218 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.673 ns simple_counter:inst4\|counter_out\[20\]~220 21 COMB LAB_X49_Y8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 2.673 ns; Loc. = LAB_X49_Y8; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[20\]~220'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[19]~218 simple_counter:inst4|counter_out[20]~220 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.753 ns simple_counter:inst4\|counter_out\[21\]~222 22 COMB LAB_X49_Y8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 2.753 ns; Loc. = LAB_X49_Y8; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[21\]~222'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[20]~220 simple_counter:inst4|counter_out[21]~222 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.833 ns simple_counter:inst4\|counter_out\[22\]~224 23 COMB LAB_X49_Y8 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 2.833 ns; Loc. = LAB_X49_Y8; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[22\]~224'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[21]~222 simple_counter:inst4|counter_out[22]~224 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.913 ns simple_counter:inst4\|counter_out\[23\]~226 24 COMB LAB_X49_Y8 1 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 2.913 ns; Loc. = LAB_X49_Y8; Fanout = 1; COMB Node = 'simple_counter:inst4\|counter_out\[23\]~226'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[22]~224 simple_counter:inst4|counter_out[23]~226 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.371 ns simple_counter:inst4\|counter_out\[24\]~227 25 COMB LAB_X49_Y8 1 " "Info: 25: + IC(0.000 ns) + CELL(0.458 ns) = 3.371 ns; Loc. = LAB_X49_Y8; Fanout = 1; COMB Node = 'simple_counter:inst4\|counter_out\[24\]~227'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { simple_counter:inst4|counter_out[23]~226 simple_counter:inst4|counter_out[24]~227 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.467 ns simple_counter:inst4\|counter_out\[24\] 26 REG LAB_X49_Y8 2 " "Info: 26: + IC(0.000 ns) + CELL(0.096 ns) = 3.467 ns; Loc. = LAB_X49_Y8; Fanout = 2; REG Node = 'simple_counter:inst4\|counter_out\[24\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { simple_counter:inst4|counter_out[24]~227 simple_counter:inst4|counter_out[24] } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.809 ns ( 81.02 % ) " "Info: Total cell delay = 2.809 ns ( 81.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.658 ns ( 18.98 % ) " "Info: Total interconnect delay = 0.658 ns ( 18.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.467 ns" { simple_counter:inst4|counter_out[0] simple_counter:inst4|counter_out[1]~182 simple_counter:inst4|counter_out[2]~184 simple_counter:inst4|counter_out[3]~186 simple_counter:inst4|counter_out[4]~188 simple_counter:inst4|counter_out[5]~190 simple_counter:inst4|counter_out[6]~192 simple_counter:inst4|counter_out[7]~194 simple_counter:inst4|counter_out[8]~196 simple_counter:inst4|counter_out[9]~198 simple_counter:inst4|counter_out[10]~200 simple_counter:inst4|counter_out[11]~202 simple_counter:inst4|counter_out[12]~204 simple_counter:inst4|counter_out[13]~206 simple_counter:inst4|counter_out[14]~208 simple_counter:inst4|counter_out[15]~210 simple_counter:inst4|counter_out[16]~212 simple_counter:inst4|counter_out[17]~214 simple_counter:inst4|counter_out[18]~216 simple_counter:inst4|counter_out[19]~218 simple_counter:inst4|counter_out[20]~220 simple_counter:inst4|counter_out[21]~222 simple_counter:inst4|counter_out[22]~224 simple_counter:inst4|counter_out[23]~226 simple_counter:inst4|counter_out[24]~227 simple_counter:inst4|counter_out[24] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X38_Y0 X50_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Warning: Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[3\] 0 " "Info: Pin \"LED\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[2\] 0 " "Info: Pin \"LED\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[1\] 0 " "Info: Pin \"LED\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[0\] 0 " "Info: Pin \"LED\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Allocated 235 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 14:42:23 2013 " "Info: Processing ended: Fri Oct 25 14:42:23 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 14:42:26 2013 " "Info: Processing started: Fri Oct 25 14:42:26 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 1st_Project -c 1st_Project " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off 1st_Project -c 1st_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Allocated 211 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 14:42:30 2013 " "Info: Processing ended: Fri Oct 25 14:42:30 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 14:42:31 2013 " "Info: Processing started: Fri Oct 25 14:42:31 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 1st_Project -c 1st_Project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 1st_Project -c 1st_Project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL:inst3\|altpll:altpll_component\|_clk0 register simple_counter:inst4\|counter_out\[0\] register simple_counter:inst4\|counter_out\[24\] 96.276 ns " "Info: Slack time is 96.276 ns for clock \"PLL:inst3\|altpll:altpll_component\|_clk0\" between source register \"simple_counter:inst4\|counter_out\[0\]\" and destination register \"simple_counter:inst4\|counter_out\[24\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "268.53 MHz 3.724 ns " "Info: Fmax is 268.53 MHz (period= 3.724 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "99.756 ns + Largest register register " "Info: + Largest register to register requirement is 99.756 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "100.000 ns + " "Info: + Setup relationship between source and destination is 100.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 97.581 ns " "Info: + Latch edge is 97.581 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL:inst3\|altpll:altpll_component\|_clk0 100.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"PLL:inst3\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL:inst3\|altpll:altpll_component\|_clk0 100.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"PLL:inst3\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns + Largest " "Info: + Largest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:inst3\|altpll:altpll_component\|_clk0 destination 2.519 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL:inst3\|altpll:altpll_component\|_clk0\" to destination register is 2.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:inst3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL:inst3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:inst3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns PLL:inst3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'PLL:inst3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { PLL:inst3|altpll:altpll_component|_clk0 PLL:inst3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.519 ns simple_counter:inst4\|counter_out\[24\] 3 REG LCFF_X49_Y8_N23 2 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.519 ns; Loc. = LCFF_X49_Y8_N23; Fanout = 2; REG Node = 'simple_counter:inst4\|counter_out\[24\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { PLL:inst3|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[24] } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.90 % ) " "Info: Total cell delay = 0.602 ns ( 23.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.917 ns ( 76.10 % ) " "Info: Total interconnect delay = 1.917 ns ( 76.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { PLL:inst3|altpll:altpll_component|_clk0 PLL:inst3|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { PLL:inst3|altpll:altpll_component|_clk0 {} PLL:inst3|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[24] {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:inst3\|altpll:altpll_component\|_clk0 source 2.524 ns - Longest register " "Info: - Longest clock path from clock \"PLL:inst3\|altpll:altpll_component\|_clk0\" to source register is 2.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:inst3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL:inst3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:inst3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns PLL:inst3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'PLL:inst3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { PLL:inst3|altpll:altpll_component|_clk0 PLL:inst3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 2.524 ns simple_counter:inst4\|counter_out\[0\] 3 REG LCFF_X49_Y9_N7 3 " "Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.524 ns; Loc. = LCFF_X49_Y9_N7; Fanout = 3; REG Node = 'simple_counter:inst4\|counter_out\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { PLL:inst3|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.85 % ) " "Info: Total cell delay = 0.602 ns ( 23.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.922 ns ( 76.15 % ) " "Info: Total interconnect delay = 1.922 ns ( 76.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { PLL:inst3|altpll:altpll_component|_clk0 PLL:inst3|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { PLL:inst3|altpll:altpll_component|_clk0 {} PLL:inst3|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[0] {} } { 0.000ns 0.929ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { PLL:inst3|altpll:altpll_component|_clk0 PLL:inst3|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { PLL:inst3|altpll:altpll_component|_clk0 {} PLL:inst3|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[24] {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { PLL:inst3|altpll:altpll_component|_clk0 PLL:inst3|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { PLL:inst3|altpll:altpll_component|_clk0 {} PLL:inst3|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[0] {} } { 0.000ns 0.929ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { PLL:inst3|altpll:altpll_component|_clk0 PLL:inst3|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { PLL:inst3|altpll:altpll_component|_clk0 {} PLL:inst3|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[24] {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { PLL:inst3|altpll:altpll_component|_clk0 PLL:inst3|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { PLL:inst3|altpll:altpll_component|_clk0 {} PLL:inst3|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[0] {} } { 0.000ns 0.929ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.480 ns - Longest register register " "Info: - Longest register to register delay is 3.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simple_counter:inst4\|counter_out\[0\] 1 REG LCFF_X49_Y9_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y9_N7; Fanout = 3; REG Node = 'simple_counter:inst4\|counter_out\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.517 ns) 0.897 ns simple_counter:inst4\|counter_out\[1\]~182 2 COMB LCCOMB_X49_Y9_N8 2 " "Info: 2: + IC(0.380 ns) + CELL(0.517 ns) = 0.897 ns; Loc. = LCCOMB_X49_Y9_N8; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[1\]~182'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { simple_counter:inst4|counter_out[0] simple_counter:inst4|counter_out[1]~182 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.977 ns simple_counter:inst4\|counter_out\[2\]~184 3 COMB LCCOMB_X49_Y9_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.977 ns; Loc. = LCCOMB_X49_Y9_N10; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[2\]~184'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[1]~182 simple_counter:inst4|counter_out[2]~184 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.057 ns simple_counter:inst4\|counter_out\[3\]~186 4 COMB LCCOMB_X49_Y9_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.057 ns; Loc. = LCCOMB_X49_Y9_N12; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[3\]~186'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[2]~184 simple_counter:inst4|counter_out[3]~186 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.231 ns simple_counter:inst4\|counter_out\[4\]~188 5 COMB LCCOMB_X49_Y9_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 1.231 ns; Loc. = LCCOMB_X49_Y9_N14; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[4\]~188'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { simple_counter:inst4|counter_out[3]~186 simple_counter:inst4|counter_out[4]~188 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.311 ns simple_counter:inst4\|counter_out\[5\]~190 6 COMB LCCOMB_X49_Y9_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.311 ns; Loc. = LCCOMB_X49_Y9_N16; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[5\]~190'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[4]~188 simple_counter:inst4|counter_out[5]~190 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.391 ns simple_counter:inst4\|counter_out\[6\]~192 7 COMB LCCOMB_X49_Y9_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.391 ns; Loc. = LCCOMB_X49_Y9_N18; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[6\]~192'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[5]~190 simple_counter:inst4|counter_out[6]~192 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.471 ns simple_counter:inst4\|counter_out\[7\]~194 8 COMB LCCOMB_X49_Y9_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.471 ns; Loc. = LCCOMB_X49_Y9_N20; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[7\]~194'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[6]~192 simple_counter:inst4|counter_out[7]~194 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.551 ns simple_counter:inst4\|counter_out\[8\]~196 9 COMB LCCOMB_X49_Y9_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 1.551 ns; Loc. = LCCOMB_X49_Y9_N22; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[8\]~196'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[7]~194 simple_counter:inst4|counter_out[8]~196 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.631 ns simple_counter:inst4\|counter_out\[9\]~198 10 COMB LCCOMB_X49_Y9_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 1.631 ns; Loc. = LCCOMB_X49_Y9_N24; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[9\]~198'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[8]~196 simple_counter:inst4|counter_out[9]~198 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.711 ns simple_counter:inst4\|counter_out\[10\]~200 11 COMB LCCOMB_X49_Y9_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 1.711 ns; Loc. = LCCOMB_X49_Y9_N26; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[10\]~200'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[9]~198 simple_counter:inst4|counter_out[10]~200 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.791 ns simple_counter:inst4\|counter_out\[11\]~202 12 COMB LCCOMB_X49_Y9_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 1.791 ns; Loc. = LCCOMB_X49_Y9_N28; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[11\]~202'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[10]~200 simple_counter:inst4|counter_out[11]~202 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 1.952 ns simple_counter:inst4\|counter_out\[12\]~204 13 COMB LCCOMB_X49_Y9_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.161 ns) = 1.952 ns; Loc. = LCCOMB_X49_Y9_N30; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[12\]~204'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { simple_counter:inst4|counter_out[11]~202 simple_counter:inst4|counter_out[12]~204 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.032 ns simple_counter:inst4\|counter_out\[13\]~206 14 COMB LCCOMB_X49_Y8_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.032 ns; Loc. = LCCOMB_X49_Y8_N0; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[13\]~206'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[12]~204 simple_counter:inst4|counter_out[13]~206 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.112 ns simple_counter:inst4\|counter_out\[14\]~208 15 COMB LCCOMB_X49_Y8_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.112 ns; Loc. = LCCOMB_X49_Y8_N2; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[14\]~208'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[13]~206 simple_counter:inst4|counter_out[14]~208 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.192 ns simple_counter:inst4\|counter_out\[15\]~210 16 COMB LCCOMB_X49_Y8_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.192 ns; Loc. = LCCOMB_X49_Y8_N4; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[15\]~210'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[14]~208 simple_counter:inst4|counter_out[15]~210 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.272 ns simple_counter:inst4\|counter_out\[16\]~212 17 COMB LCCOMB_X49_Y8_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 2.272 ns; Loc. = LCCOMB_X49_Y8_N6; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[16\]~212'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[15]~210 simple_counter:inst4|counter_out[16]~212 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.352 ns simple_counter:inst4\|counter_out\[17\]~214 18 COMB LCCOMB_X49_Y8_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.352 ns; Loc. = LCCOMB_X49_Y8_N8; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[17\]~214'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[16]~212 simple_counter:inst4|counter_out[17]~214 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.432 ns simple_counter:inst4\|counter_out\[18\]~216 19 COMB LCCOMB_X49_Y8_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 2.432 ns; Loc. = LCCOMB_X49_Y8_N10; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[18\]~216'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[17]~214 simple_counter:inst4|counter_out[18]~216 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.512 ns simple_counter:inst4\|counter_out\[19\]~218 20 COMB LCCOMB_X49_Y8_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 2.512 ns; Loc. = LCCOMB_X49_Y8_N12; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[19\]~218'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[18]~216 simple_counter:inst4|counter_out[19]~218 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.686 ns simple_counter:inst4\|counter_out\[20\]~220 21 COMB LCCOMB_X49_Y8_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.174 ns) = 2.686 ns; Loc. = LCCOMB_X49_Y8_N14; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[20\]~220'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { simple_counter:inst4|counter_out[19]~218 simple_counter:inst4|counter_out[20]~220 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.766 ns simple_counter:inst4\|counter_out\[21\]~222 22 COMB LCCOMB_X49_Y8_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 2.766 ns; Loc. = LCCOMB_X49_Y8_N16; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[21\]~222'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[20]~220 simple_counter:inst4|counter_out[21]~222 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.846 ns simple_counter:inst4\|counter_out\[22\]~224 23 COMB LCCOMB_X49_Y8_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 2.846 ns; Loc. = LCCOMB_X49_Y8_N18; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[22\]~224'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[21]~222 simple_counter:inst4|counter_out[22]~224 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.926 ns simple_counter:inst4\|counter_out\[23\]~226 24 COMB LCCOMB_X49_Y8_N20 1 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 2.926 ns; Loc. = LCCOMB_X49_Y8_N20; Fanout = 1; COMB Node = 'simple_counter:inst4\|counter_out\[23\]~226'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[22]~224 simple_counter:inst4|counter_out[23]~226 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.384 ns simple_counter:inst4\|counter_out\[24\]~227 25 COMB LCCOMB_X49_Y8_N22 1 " "Info: 25: + IC(0.000 ns) + CELL(0.458 ns) = 3.384 ns; Loc. = LCCOMB_X49_Y8_N22; Fanout = 1; COMB Node = 'simple_counter:inst4\|counter_out\[24\]~227'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { simple_counter:inst4|counter_out[23]~226 simple_counter:inst4|counter_out[24]~227 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.480 ns simple_counter:inst4\|counter_out\[24\] 26 REG LCFF_X49_Y8_N23 2 " "Info: 26: + IC(0.000 ns) + CELL(0.096 ns) = 3.480 ns; Loc. = LCFF_X49_Y8_N23; Fanout = 2; REG Node = 'simple_counter:inst4\|counter_out\[24\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { simple_counter:inst4|counter_out[24]~227 simple_counter:inst4|counter_out[24] } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 89.08 % ) " "Info: Total cell delay = 3.100 ns ( 89.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.380 ns ( 10.92 % ) " "Info: Total interconnect delay = 0.380 ns ( 10.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.480 ns" { simple_counter:inst4|counter_out[0] simple_counter:inst4|counter_out[1]~182 simple_counter:inst4|counter_out[2]~184 simple_counter:inst4|counter_out[3]~186 simple_counter:inst4|counter_out[4]~188 simple_counter:inst4|counter_out[5]~190 simple_counter:inst4|counter_out[6]~192 simple_counter:inst4|counter_out[7]~194 simple_counter:inst4|counter_out[8]~196 simple_counter:inst4|counter_out[9]~198 simple_counter:inst4|counter_out[10]~200 simple_counter:inst4|counter_out[11]~202 simple_counter:inst4|counter_out[12]~204 simple_counter:inst4|counter_out[13]~206 simple_counter:inst4|counter_out[14]~208 simple_counter:inst4|counter_out[15]~210 simple_counter:inst4|counter_out[16]~212 simple_counter:inst4|counter_out[17]~214 simple_counter:inst4|counter_out[18]~216 simple_counter:inst4|counter_out[19]~218 simple_counter:inst4|counter_out[20]~220 simple_counter:inst4|counter_out[21]~222 simple_counter:inst4|counter_out[22]~224 simple_counter:inst4|counter_out[23]~226 simple_counter:inst4|counter_out[24]~227 simple_counter:inst4|counter_out[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.480 ns" { simple_counter:inst4|counter_out[0] {} simple_counter:inst4|counter_out[1]~182 {} simple_counter:inst4|counter_out[2]~184 {} simple_counter:inst4|counter_out[3]~186 {} simple_counter:inst4|counter_out[4]~188 {} simple_counter:inst4|counter_out[5]~190 {} simple_counter:inst4|counter_out[6]~192 {} simple_counter:inst4|counter_out[7]~194 {} simple_counter:inst4|counter_out[8]~196 {} simple_counter:inst4|counter_out[9]~198 {} simple_counter:inst4|counter_out[10]~200 {} simple_counter:inst4|counter_out[11]~202 {} simple_counter:inst4|counter_out[12]~204 {} simple_counter:inst4|counter_out[13]~206 {} simple_counter:inst4|counter_out[14]~208 {} simple_counter:inst4|counter_out[15]~210 {} simple_counter:inst4|counter_out[16]~212 {} simple_counter:inst4|counter_out[17]~214 {} simple_counter:inst4|counter_out[18]~216 {} simple_counter:inst4|counter_out[19]~218 {} simple_counter:inst4|counter_out[20]~220 {} simple_counter:inst4|counter_out[21]~222 {} simple_counter:inst4|counter_out[22]~224 {} simple_counter:inst4|counter_out[23]~226 {} simple_counter:inst4|counter_out[24]~227 {} simple_counter:inst4|counter_out[24] {} } { 0.000ns 0.380ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { PLL:inst3|altpll:altpll_component|_clk0 PLL:inst3|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { PLL:inst3|altpll:altpll_component|_clk0 {} PLL:inst3|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[24] {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { PLL:inst3|altpll:altpll_component|_clk0 PLL:inst3|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { PLL:inst3|altpll:altpll_component|_clk0 {} PLL:inst3|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[0] {} } { 0.000ns 0.929ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.480 ns" { simple_counter:inst4|counter_out[0] simple_counter:inst4|counter_out[1]~182 simple_counter:inst4|counter_out[2]~184 simple_counter:inst4|counter_out[3]~186 simple_counter:inst4|counter_out[4]~188 simple_counter:inst4|counter_out[5]~190 simple_counter:inst4|counter_out[6]~192 simple_counter:inst4|counter_out[7]~194 simple_counter:inst4|counter_out[8]~196 simple_counter:inst4|counter_out[9]~198 simple_counter:inst4|counter_out[10]~200 simple_counter:inst4|counter_out[11]~202 simple_counter:inst4|counter_out[12]~204 simple_counter:inst4|counter_out[13]~206 simple_counter:inst4|counter_out[14]~208 simple_counter:inst4|counter_out[15]~210 simple_counter:inst4|counter_out[16]~212 simple_counter:inst4|counter_out[17]~214 simple_counter:inst4|counter_out[18]~216 simple_counter:inst4|counter_out[19]~218 simple_counter:inst4|counter_out[20]~220 simple_counter:inst4|counter_out[21]~222 simple_counter:inst4|counter_out[22]~224 simple_counter:inst4|counter_out[23]~226 simple_counter:inst4|counter_out[24]~227 simple_counter:inst4|counter_out[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.480 ns" { simple_counter:inst4|counter_out[0] {} simple_counter:inst4|counter_out[1]~182 {} simple_counter:inst4|counter_out[2]~184 {} simple_counter:inst4|counter_out[3]~186 {} simple_counter:inst4|counter_out[4]~188 {} simple_counter:inst4|counter_out[5]~190 {} simple_counter:inst4|counter_out[6]~192 {} simple_counter:inst4|counter_out[7]~194 {} simple_counter:inst4|counter_out[8]~196 {} simple_counter:inst4|counter_out[9]~198 {} simple_counter:inst4|counter_out[10]~200 {} simple_counter:inst4|counter_out[11]~202 {} simple_counter:inst4|counter_out[12]~204 {} simple_counter:inst4|counter_out[13]~206 {} simple_counter:inst4|counter_out[14]~208 {} simple_counter:inst4|counter_out[15]~210 {} simple_counter:inst4|counter_out[16]~212 {} simple_counter:inst4|counter_out[17]~214 {} simple_counter:inst4|counter_out[18]~216 {} simple_counter:inst4|counter_out[19]~218 {} simple_counter:inst4|counter_out[20]~220 {} simple_counter:inst4|counter_out[21]~222 {} simple_counter:inst4|counter_out[22]~224 {} simple_counter:inst4|counter_out[23]~226 {} simple_counter:inst4|counter_out[24]~227 {} simple_counter:inst4|counter_out[24] {} } { 0.000ns 0.380ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "osc_clock " "Info: No valid register-to-register data paths exist for clock \"osc_clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL:inst3\|altpll:altpll_component\|_clk0 register simple_counter:inst4\|counter_out\[0\] register simple_counter:inst4\|counter_out\[0\] 445 ps " "Info: Minimum slack time is 445 ps for clock \"PLL:inst3\|altpll:altpll_component\|_clk0\" between source register \"simple_counter:inst4\|counter_out\[0\]\" and destination register \"simple_counter:inst4\|counter_out\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simple_counter:inst4\|counter_out\[0\] 1 REG LCFF_X49_Y9_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y9_N7; Fanout = 3; REG Node = 'simple_counter:inst4\|counter_out\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns simple_counter:inst4\|counter_out\[0\]~229 2 COMB LCCOMB_X49_Y9_N6 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X49_Y9_N6; Fanout = 1; COMB Node = 'simple_counter:inst4\|counter_out\[0\]~229'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { simple_counter:inst4|counter_out[0] simple_counter:inst4|counter_out[0]~229 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns simple_counter:inst4\|counter_out\[0\] 3 REG LCFF_X49_Y9_N7 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X49_Y9_N7; Fanout = 3; REG Node = 'simple_counter:inst4\|counter_out\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { simple_counter:inst4|counter_out[0]~229 simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { simple_counter:inst4|counter_out[0] simple_counter:inst4|counter_out[0]~229 simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { simple_counter:inst4|counter_out[0] {} simple_counter:inst4|counter_out[0]~229 {} simple_counter:inst4|counter_out[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.419 ns " "Info: + Latch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL:inst3\|altpll:altpll_component\|_clk0 100.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"PLL:inst3\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL:inst3\|altpll:altpll_component\|_clk0 100.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"PLL:inst3\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:inst3\|altpll:altpll_component\|_clk0 destination 2.524 ns + Longest register " "Info: + Longest clock path from clock \"PLL:inst3\|altpll:altpll_component\|_clk0\" to destination register is 2.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:inst3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL:inst3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:inst3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns PLL:inst3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'PLL:inst3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { PLL:inst3|altpll:altpll_component|_clk0 PLL:inst3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 2.524 ns simple_counter:inst4\|counter_out\[0\] 3 REG LCFF_X49_Y9_N7 3 " "Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.524 ns; Loc. = LCFF_X49_Y9_N7; Fanout = 3; REG Node = 'simple_counter:inst4\|counter_out\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { PLL:inst3|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.85 % ) " "Info: Total cell delay = 0.602 ns ( 23.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.922 ns ( 76.15 % ) " "Info: Total interconnect delay = 1.922 ns ( 76.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { PLL:inst3|altpll:altpll_component|_clk0 PLL:inst3|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { PLL:inst3|altpll:altpll_component|_clk0 {} PLL:inst3|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[0] {} } { 0.000ns 0.929ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:inst3\|altpll:altpll_component\|_clk0 source 2.524 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL:inst3\|altpll:altpll_component\|_clk0\" to source register is 2.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:inst3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL:inst3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:inst3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns PLL:inst3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'PLL:inst3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { PLL:inst3|altpll:altpll_component|_clk0 PLL:inst3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 2.524 ns simple_counter:inst4\|counter_out\[0\] 3 REG LCFF_X49_Y9_N7 3 " "Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.524 ns; Loc. = LCFF_X49_Y9_N7; Fanout = 3; REG Node = 'simple_counter:inst4\|counter_out\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { PLL:inst3|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.85 % ) " "Info: Total cell delay = 0.602 ns ( 23.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.922 ns ( 76.15 % ) " "Info: Total interconnect delay = 1.922 ns ( 76.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { PLL:inst3|altpll:altpll_component|_clk0 PLL:inst3|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { PLL:inst3|altpll:altpll_component|_clk0 {} PLL:inst3|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[0] {} } { 0.000ns 0.929ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { PLL:inst3|altpll:altpll_component|_clk0 PLL:inst3|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { PLL:inst3|altpll:altpll_component|_clk0 {} PLL:inst3|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[0] {} } { 0.000ns 0.929ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { PLL:inst3|altpll:altpll_component|_clk0 PLL:inst3|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { PLL:inst3|altpll:altpll_component|_clk0 {} PLL:inst3|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[0] {} } { 0.000ns 0.929ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { PLL:inst3|altpll:altpll_component|_clk0 PLL:inst3|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { PLL:inst3|altpll:altpll_component|_clk0 {} PLL:inst3|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[0] {} } { 0.000ns 0.929ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { PLL:inst3|altpll:altpll_component|_clk0 PLL:inst3|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { PLL:inst3|altpll:altpll_component|_clk0 {} PLL:inst3|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[0] {} } { 0.000ns 0.929ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { simple_counter:inst4|counter_out[0] simple_counter:inst4|counter_out[0]~229 simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { simple_counter:inst4|counter_out[0] {} simple_counter:inst4|counter_out[0]~229 {} simple_counter:inst4|counter_out[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { PLL:inst3|altpll:altpll_component|_clk0 PLL:inst3|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { PLL:inst3|altpll:altpll_component|_clk0 {} PLL:inst3|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[0] {} } { 0.000ns 0.929ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { PLL:inst3|altpll:altpll_component|_clk0 PLL:inst3|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { PLL:inst3|altpll:altpll_component|_clk0 {} PLL:inst3|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[0] {} } { 0.000ns 0.929ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "osc_clock LED\[3\] simple_counter:inst4\|counter_out\[23\] 5.364 ns register " "Info: tco from clock \"osc_clock\" to destination pin \"LED\[3\]\" through register \"simple_counter:inst4\|counter_out\[23\]\" is 5.364 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "osc_clock PLL:inst3\|altpll:altpll_component\|_clk0 -2.419 ns + " "Info: + Offset between input clock \"osc_clock\" and output clock \"PLL:inst3\|altpll:altpll_component\|_clk0\" is -2.419 ns" {  } { { "1st_Project.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/1st_Project.bdf" { { 136 -80 88 152 "osc_clock" "" } } } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:inst3\|altpll:altpll_component\|_clk0 source 2.519 ns + Longest register " "Info: + Longest clock path from clock \"PLL:inst3\|altpll:altpll_component\|_clk0\" to source register is 2.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:inst3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL:inst3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:inst3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns PLL:inst3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'PLL:inst3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { PLL:inst3|altpll:altpll_component|_clk0 PLL:inst3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.519 ns simple_counter:inst4\|counter_out\[23\] 3 REG LCFF_X49_Y8_N21 4 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.519 ns; Loc. = LCFF_X49_Y8_N21; Fanout = 4; REG Node = 'simple_counter:inst4\|counter_out\[23\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { PLL:inst3|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[23] } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.90 % ) " "Info: Total cell delay = 0.602 ns ( 23.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.917 ns ( 76.10 % ) " "Info: Total interconnect delay = 1.917 ns ( 76.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { PLL:inst3|altpll:altpll_component|_clk0 PLL:inst3|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[23] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { PLL:inst3|altpll:altpll_component|_clk0 {} PLL:inst3|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[23] {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.987 ns + Longest register pin " "Info: + Longest register to pin delay is 4.987 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simple_counter:inst4\|counter_out\[23\] 1 REG LCFF_X49_Y8_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y8_N21; Fanout = 4; REG Node = 'simple_counter:inst4\|counter_out\[23\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { simple_counter:inst4|counter_out[23] } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.545 ns) 0.944 ns counterbusmux:inst2\|lpm_mux:lpm_mux_component\|mux_omc:auto_generated\|result_node\[3\]~48 2 COMB LCCOMB_X49_Y8_N28 1 " "Info: 2: + IC(0.399 ns) + CELL(0.545 ns) = 0.944 ns; Loc. = LCCOMB_X49_Y8_N28; Fanout = 1; COMB Node = 'counterbusmux:inst2\|lpm_mux:lpm_mux_component\|mux_omc:auto_generated\|result_node\[3\]~48'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { simple_counter:inst4|counter_out[23] counterbusmux:inst2|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[3]~48 } "NODE_NAME" } } { "db/mux_omc.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/db/mux_omc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(2.850 ns) 4.987 ns LED\[3\] 3 PIN PIN_Y19 0 " "Info: 3: + IC(1.193 ns) + CELL(2.850 ns) = 4.987 ns; Loc. = PIN_Y19; Fanout = 0; PIN Node = 'LED\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { counterbusmux:inst2|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[3]~48 LED[3] } "NODE_NAME" } } { "1st_Project.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/1st_Project.bdf" { { 424 576 752 440 "LED\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.395 ns ( 68.08 % ) " "Info: Total cell delay = 3.395 ns ( 68.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.592 ns ( 31.92 % ) " "Info: Total interconnect delay = 1.592 ns ( 31.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.987 ns" { simple_counter:inst4|counter_out[23] counterbusmux:inst2|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[3]~48 LED[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.987 ns" { simple_counter:inst4|counter_out[23] {} counterbusmux:inst2|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[3]~48 {} LED[3] {} } { 0.000ns 0.399ns 1.193ns } { 0.000ns 0.545ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { PLL:inst3|altpll:altpll_component|_clk0 PLL:inst3|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[23] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { PLL:inst3|altpll:altpll_component|_clk0 {} PLL:inst3|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[23] {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.987 ns" { simple_counter:inst4|counter_out[23] counterbusmux:inst2|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[3]~48 LED[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.987 ns" { simple_counter:inst4|counter_out[23] {} counterbusmux:inst2|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[3]~48 {} LED[3] {} } { 0.000ns 0.399ns 1.193ns } { 0.000ns 0.545ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "switch LED\[3\] 10.454 ns Longest " "Info: Longest tpd from source pin \"switch\" to destination pin \"LED\[3\]\" is 10.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns switch 1 PIN PIN_R22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 4; PIN Node = 'switch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch } "NODE_NAME" } } { "1st_Project.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/1st_Project.bdf" { { 552 216 384 568 "switch" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.225 ns) + CELL(0.322 ns) 6.411 ns counterbusmux:inst2\|lpm_mux:lpm_mux_component\|mux_omc:auto_generated\|result_node\[3\]~48 2 COMB LCCOMB_X49_Y8_N28 1 " "Info: 2: + IC(5.225 ns) + CELL(0.322 ns) = 6.411 ns; Loc. = LCCOMB_X49_Y8_N28; Fanout = 1; COMB Node = 'counterbusmux:inst2\|lpm_mux:lpm_mux_component\|mux_omc:auto_generated\|result_node\[3\]~48'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.547 ns" { switch counterbusmux:inst2|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[3]~48 } "NODE_NAME" } } { "db/mux_omc.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/db/mux_omc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(2.850 ns) 10.454 ns LED\[3\] 3 PIN PIN_Y19 0 " "Info: 3: + IC(1.193 ns) + CELL(2.850 ns) = 10.454 ns; Loc. = PIN_Y19; Fanout = 0; PIN Node = 'LED\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { counterbusmux:inst2|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[3]~48 LED[3] } "NODE_NAME" } } { "1st_Project.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/1st_Project.bdf" { { 424 576 752 440 "LED\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.036 ns ( 38.61 % ) " "Info: Total cell delay = 4.036 ns ( 38.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.418 ns ( 61.39 % ) " "Info: Total interconnect delay = 6.418 ns ( 61.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.454 ns" { switch counterbusmux:inst2|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[3]~48 LED[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.454 ns" { switch {} switch~combout {} counterbusmux:inst2|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[3]~48 {} LED[3] {} } { 0.000ns 0.000ns 5.225ns 1.193ns } { 0.000ns 0.864ns 0.322ns 2.850ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Allocated 160 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 14:42:32 2013 " "Info: Processing ended: Fri Oct 25 14:42:32 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Info: Quartus II Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
