<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>integrated circuit design | Genetic Logic Lab</title><link>/tag/integrated-circuit-design/</link><atom:link href="/tag/integrated-circuit-design/index.xml" rel="self" type="application/rss+xml"/><description>integrated circuit design</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Thu, 01 Jun 2017 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>integrated circuit design</title><link>/tag/integrated-circuit-design/</link></image><item><title>Invited: Advances in formal methods for the design of analog/mixed-signal systems</title><link>/publication/dubikhin-invited-2017/</link><pubDate>Thu, 01 Jun 2017 00:00:00 +0000</pubDate><guid>/publication/dubikhin-invited-2017/</guid><description/></item><item><title>Design of Mixed-Signal Systems With Asynchronous Control</title><link>/publication/dubikhin-design-2016/</link><pubDate>Sat, 01 Oct 2016 00:00:00 +0000</pubDate><guid>/publication/dubikhin-design-2016/</guid><description/></item><item><title>LEMA: A tool for the formal verification of digitally-intensive analog/mixed-signal circuits</title><link>/publication/fisher-lema-2014/</link><pubDate>Fri, 01 Aug 2014 00:00:00 +0000</pubDate><guid>/publication/fisher-lema-2014/</guid><description/></item><item><title>Genetic design automation</title><link>/publication/myers-genetic-2009/</link><pubDate>Sun, 01 Nov 2009 00:00:00 +0000</pubDate><guid>/publication/myers-genetic-2009/</guid><description/></item><item><title>Cell library for automatic synthesis of analog error control decoders</title><link>/publication/jie-dai-cell-2002/</link><pubDate>Wed, 01 May 2002 00:00:00 +0000</pubDate><guid>/publication/jie-dai-cell-2002/</guid><description/></item><item><title>An asynchronous instruction length decoder</title><link>/publication/stevens-asynchronous-2001/</link><pubDate>Thu, 01 Feb 2001 00:00:00 +0000</pubDate><guid>/publication/stevens-asynchronous-2001/</guid><description/></item><item><title>Interfacing synchronous and asynchronous modules within a high-speed pipeline</title><link>/publication/sjogren-interfacing-2000-1/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>/publication/sjogren-interfacing-2000-1/</guid><description/></item><item><title>Interfacing synchronous and asynchronous modules within a high-speed pipeline</title><link>/publication/sjogren-interfacing-2000/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>/publication/sjogren-interfacing-2000/</guid><description/></item><item><title>RAPPID: an asynchronous instruction length decoder</title><link>/publication/rotem-rappid-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/rotem-rappid-1999/</guid><description/></item><item><title>Verification of delayed-reset domino circuits using ATACS</title><link>/publication/belluomini-verification-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/belluomini-verification-1999/</guid><description/></item></channel></rss>