// Seed: 4161928072
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = id_2;
endmodule
module module_1 (
    input supply1 id_0
);
  logic id_2;
  ;
  logic [7:0] id_3, id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign id_3[-1] = -1;
endmodule
module module_2 (
    input supply1 id_0,
    input wire id_1,
    input tri1 id_2,
    output tri1 id_3
);
  wire id_5;
  genvar id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6
  );
endmodule
