Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Pedro/Programs/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_find_top glbl -Oenable_linking_all_libraries -prj find.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s find 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_02_hls/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_02_hls/solution1/sim/verilog/AESL_autofifo_in_vec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_in_vec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_02_hls/solution1/sim/verilog/AESL_autofifo_out_vec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_out_vec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_02_hls/solution1/sim/verilog/find.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_find_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_02_hls/solution1/sim/verilog/find.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module find
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_02_hls/solution1/sim/verilog/find_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module find_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_02_hls/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.find_flow_control_loop_pipe
Compiling module xil_defaultlib.find
Compiling module xil_defaultlib.AESL_autofifo_in_vec
Compiling module xil_defaultlib.AESL_autofifo_out_vec
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_find_top
Compiling module work.glbl
Built simulation snapshot find
