 
****************************************
Report : qor
Design : vsdbabysoc
Version: T-2022.03-SP5-1
Date   : Wed Sep 27 15:17:15 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              18.00
  Critical Path Length:          5.21
  Critical Path Slack:          -5.01
  Critical Path Clk Period:      1.00
  Total Negative Slack:      -5400.04
  No. of Violating Paths:     1191.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         12
  Leaf Cell Count:               8900
  Buf/Inv Cell Count:            1948
  Buf Cell Count:                  86
  Inv Cell Count:                1862
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      7708
  Sequential Cell Count:         1192
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    37378.348043
  Noncombinational Area: 25401.848412
  Buf/Inv Area:           7802.482984
  Total Buffer Area:           610.59
  Total Inverter Area:        7191.90
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             62780.196454
  Design Area:           62780.196454


  Design Rules
  -----------------------------------
  Total Number of Nets:          8911
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ssirlab03

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.04
  Logic Optimization:                 27.99
  Mapping Optimization:               74.79
  -----------------------------------------
  Overall Compile Time:              123.95
  Overall Compile Wall Clock Time:   126.04

  --------------------------------------------------------------------

  Design  WNS: 5.01  TNS: 5400.04  Number of Violating Paths: 1191


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
