#! /usr/local/bin/vvp
:ivl_version "10.3 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x561b4b6362f0 .scope module, "div_subshift_frac_tb" "div_subshift_frac_tb" 2 3;
 .timescale -9 -12;
P_0x561b4b647aa0 .param/l "DATA_W" 0 2 7, +C4<00000000000000000000000000010000>;
P_0x561b4b647ae0 .param/l "TEST_SZ" 0 2 8, +C4<00000000000000000000000000001010>;
P_0x561b4b647b20 .param/l "clk_frequency" 0 2 5, +C4<00000101111101011110000100000000>;
P_0x561b4b647b60 .param/real "clk_period" 0 2 6, Cr<m5000000000000000gfc5>; value=10.0000
v0x561b4b66bb60_0 .var "clk", 0 0;
v0x561b4b66bc20 .array "dividend", 9 0, 15 0;
v0x561b4b66bce0 .array/s "dividend_s", 9 0, 15 0;
v0x561b4b66bd80 .array "divisor", 9 0, 15 0;
v0x561b4b66be40 .array/s "divisor_s", 9 0, 15 0;
RS_0x7fcf63fcf378 .resolv tri, v0x561b4b669740_0, v0x561b4b66b320_0;
v0x561b4b66bf50_0 .net8 "done", 0 0, RS_0x7fcf63fcf378;  2 drivers
v0x561b4b66c040_0 .var "en", 0 0;
v0x561b4b66c130_0 .var/i "i", 31 0;
v0x561b4b66c210 .array "quotient", 9 0, 15 0;
v0x561b4b66c2d0_0 .net "quotient_out", 15 0, L_0x561b4b67ca70;  1 drivers
v0x561b4b66c390 .array/s "quotient_s", 9 0, 15 0;
v0x561b4b66c430_0 .net/s "quotient_s_out", 15 0, L_0x561b4b67d870;  1 drivers
v0x561b4b66c4f0 .array "remainder", 9 0, 15 0;
v0x561b4b66c590 .array/s "remainder_s", 9 0, 15 0;
E_0x561b4b629620 .event posedge, v0x561b4b669740_0;
L_0x561b4b67d2a0 .array/port v0x561b4b66bc20, v0x561b4b66c130_0;
L_0x561b4b67d340 .array/port v0x561b4b66bd80, v0x561b4b66c130_0;
L_0x561b4b67e040 .array/port v0x561b4b66bce0, v0x561b4b66c130_0;
L_0x561b4b67e0e0 .array/port v0x561b4b66be40, v0x561b4b66c130_0;
S_0x561b4b5f4240 .scope module, "uut" "div_subshift_frac" 2 88, 3 3 0, S_0x561b4b6362f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "en"
    .port_info 2 /INPUT 1 "sign"
    .port_info 3 /OUTPUT 1 "done"
    .port_info 4 /INPUT 16 "dividend"
    .port_info 5 /INPUT 16 "divisor"
    .port_info 6 /OUTPUT 16 "quotient"
P_0x561b4b5f43c0 .param/l "DATA_W" 0 3 5, +C4<00000000000000000000000000010000>;
v0x561b4b648720_0 .net *"_s12", 16 0, L_0x561b4b67cc00;  1 drivers
L_0x7fcf63f86060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561b4b6493b0_0 .net *"_s15", 0 0, L_0x7fcf63f86060;  1 drivers
v0x561b4b6496b0_0 .net *"_s16", 16 0, L_0x561b4b67cd30;  1 drivers
v0x561b4b644c30_0 .net *"_s18", 16 0, L_0x561b4b67ce20;  1 drivers
L_0x7fcf63f860a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561b4b645870_0 .net *"_s21", 0 0, L_0x7fcf63f860a8;  1 drivers
v0x561b4b6234e0_0 .net *"_s22", 16 0, L_0x561b4b67cf90;  1 drivers
v0x561b4b668d20_0 .net *"_s3", 15 0, L_0x561b4b66c720;  1 drivers
v0x561b4b668e00_0 .net *"_s5", 0 0, L_0x561b4b66c7f0;  1 drivers
v0x561b4b668ee0_0 .net *"_s6", 15 0, L_0x561b4b66c8c0;  1 drivers
L_0x7fcf63f86018 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b4b668fc0_0 .net *"_s9", 14 0, L_0x7fcf63f86018;  1 drivers
v0x561b4b6690a0_0 .net "clk", 0 0, v0x561b4b66bb60_0;  1 drivers
v0x561b4b669160_0 .net "dividend", 15 0, L_0x561b4b67d2a0;  1 drivers
v0x561b4b669240_0 .var "dividend_int", 16 0;
v0x561b4b669320_0 .var "dividend_int_nxt", 16 0;
v0x561b4b669400_0 .var "divident_sign", 0 0;
v0x561b4b6694c0_0 .net "divisor", 15 0, L_0x561b4b67d340;  1 drivers
v0x561b4b6695a0_0 .var "divisor_reg", 15 0;
v0x561b4b669680_0 .var "divisor_sign", 0 0;
v0x561b4b669740_0 .var "done", 0 0;
v0x561b4b669800_0 .net "en", 0 0, v0x561b4b66c040_0;  1 drivers
v0x561b4b6698c0_0 .var "pc", 5 0;
v0x561b4b6699a0_0 .net "quotient", 15 0, L_0x561b4b67ca70;  alias, 1 drivers
v0x561b4b669a80_0 .net/s "residue", 15 0, L_0x561b4b67d100;  1 drivers
v0x561b4b669b60_0 .var "rq", 32 0;
L_0x7fcf63f860f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561b4b669c40_0 .net "sign", 0 0, L_0x7fcf63f860f0;  1 drivers
v0x561b4b669d00_0 .net "subtraend", 15 0, L_0x561b4b66c650;  1 drivers
v0x561b4b669de0_0 .var "tmp", 16 0;
E_0x561b4b62c230 .event posedge, v0x561b4b6690a0_0;
L_0x561b4b66c650 .part v0x561b4b669b60_0, 15, 16;
L_0x561b4b66c720 .part v0x561b4b669b60_0, 0, 16;
L_0x561b4b66c7f0 .part L_0x561b4b67d100, 15, 1;
L_0x561b4b66c8c0 .concat [ 1 15 0 0], L_0x561b4b66c7f0, L_0x7fcf63f86018;
L_0x561b4b67ca70 .arith/sum 16, L_0x561b4b66c720, L_0x561b4b66c8c0;
L_0x561b4b67cc00 .concat [ 16 1 0 0], L_0x561b4b67d340, L_0x7fcf63f86060;
L_0x561b4b67cd30 .arith/sum 17, v0x561b4b669240_0, L_0x561b4b67cc00;
L_0x561b4b67ce20 .concat [ 16 1 0 0], L_0x561b4b67d2a0, L_0x7fcf63f860a8;
L_0x561b4b67cf90 .arith/sub 17, L_0x561b4b67cd30, L_0x561b4b67ce20;
L_0x561b4b67d100 .part L_0x561b4b67cf90, 0, 16;
S_0x561b4b669fa0 .scope module, "uut_s" "div_subshift_frac" 2 104, 3 3 0, S_0x561b4b6362f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "en"
    .port_info 2 /INPUT 1 "sign"
    .port_info 3 /OUTPUT 1 "done"
    .port_info 4 /INPUT 16 "dividend"
    .port_info 5 /INPUT 16 "divisor"
    .port_info 6 /OUTPUT 16 "quotient"
P_0x561b4b66a140 .param/l "DATA_W" 0 3 5, +C4<00000000000000000000000000010000>;
v0x561b4b66a290_0 .net *"_s12", 16 0, L_0x561b4b67da00;  1 drivers
L_0x7fcf63f86180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561b4b66a370_0 .net *"_s15", 0 0, L_0x7fcf63f86180;  1 drivers
v0x561b4b66a450_0 .net *"_s16", 16 0, L_0x561b4b67db30;  1 drivers
v0x561b4b66a540_0 .net *"_s18", 16 0, L_0x561b4b67dc20;  1 drivers
L_0x7fcf63f861c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561b4b66a620_0 .net *"_s21", 0 0, L_0x7fcf63f861c8;  1 drivers
v0x561b4b66a750_0 .net *"_s22", 16 0, L_0x561b4b67dd60;  1 drivers
v0x561b4b66a830_0 .net *"_s3", 15 0, L_0x561b4b67d520;  1 drivers
v0x561b4b66a910_0 .net *"_s5", 0 0, L_0x561b4b67d610;  1 drivers
v0x561b4b66a9f0_0 .net *"_s6", 15 0, L_0x561b4b67d6b0;  1 drivers
L_0x7fcf63f86138 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b4b66aad0_0 .net *"_s9", 14 0, L_0x7fcf63f86138;  1 drivers
v0x561b4b66abb0_0 .net "clk", 0 0, v0x561b4b66bb60_0;  alias, 1 drivers
v0x561b4b66ac50_0 .net "dividend", 15 0, L_0x561b4b67e040;  1 drivers
v0x561b4b66ad10_0 .var "dividend_int", 16 0;
v0x561b4b66adf0_0 .var "dividend_int_nxt", 16 0;
v0x561b4b66aed0_0 .var "divident_sign", 0 0;
v0x561b4b66af90_0 .net "divisor", 15 0, L_0x561b4b67e0e0;  1 drivers
v0x561b4b66b070_0 .var "divisor_reg", 15 0;
v0x561b4b66b260_0 .var "divisor_sign", 0 0;
v0x561b4b66b320_0 .var "done", 0 0;
v0x561b4b66b3f0_0 .net "en", 0 0, v0x561b4b66c040_0;  alias, 1 drivers
v0x561b4b66b4c0_0 .var "pc", 5 0;
v0x561b4b66b560_0 .net "quotient", 15 0, L_0x561b4b67d870;  alias, 1 drivers
v0x561b4b66b640_0 .net/s "residue", 15 0, L_0x561b4b67dea0;  1 drivers
v0x561b4b66b720_0 .var "rq", 32 0;
L_0x7fcf63f86210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b4b66b800_0 .net "sign", 0 0, L_0x7fcf63f86210;  1 drivers
v0x561b4b66b8c0_0 .net "subtraend", 15 0, L_0x561b4b67d480;  1 drivers
v0x561b4b66b9a0_0 .var "tmp", 16 0;
L_0x561b4b67d480 .part v0x561b4b66b720_0, 15, 16;
L_0x561b4b67d520 .part v0x561b4b66b720_0, 0, 16;
L_0x561b4b67d610 .part L_0x561b4b67dea0, 15, 1;
L_0x561b4b67d6b0 .concat [ 1 15 0 0], L_0x561b4b67d610, L_0x7fcf63f86138;
L_0x561b4b67d870 .arith/sum 16, L_0x561b4b67d520, L_0x561b4b67d6b0;
L_0x561b4b67da00 .concat [ 16 1 0 0], L_0x561b4b67e0e0, L_0x7fcf63f86180;
L_0x561b4b67db30 .arith/sum 17, v0x561b4b66ad10_0, L_0x561b4b67da00;
L_0x561b4b67dc20 .concat [ 16 1 0 0], L_0x561b4b67e040, L_0x7fcf63f861c8;
L_0x561b4b67dd60 .arith/sub 17, L_0x561b4b67db30, L_0x561b4b67dc20;
L_0x561b4b67dea0 .part L_0x561b4b67dd60, 0, 16;
    .scope S_0x561b4b5f4240;
T_0 ;
    %wait E_0x561b4b62c230;
    %load/vec4 v0x561b4b669800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x561b4b6698c0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x561b4b6698c0_0, 0;
    %load/vec4 v0x561b4b6698c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x561b4b669d00_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x561b4b6695a0_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v0x561b4b669de0_0, 0, 17;
    %load/vec4 v0x561b4b669de0_0;
    %parti/s 1, 16, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %load/vec4 v0x561b4b669de0_0;
    %load/vec4 v0x561b4b669b60_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x561b4b669b60_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v0x561b4b669b60_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %pad/u 33;
    %assign/vec4 v0x561b4b669b60_0, 0;
T_0.10 ;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x561b4b669c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %load/vec4 v0x561b4b6694c0_0;
    %assign/vec4 v0x561b4b6695a0_0, 0;
    %load/vec4 v0x561b4b6694c0_0;
    %parti/s 1, 15, 5;
    %assign/vec4 v0x561b4b669680_0, 0;
    %load/vec4 v0x561b4b669160_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_0.13, 8;
    %load/vec4 v0x561b4b669160_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_0.14, 8;
T_0.13 ; End of true expr.
    %load/vec4 v0x561b4b669160_0;
    %jmp/0 T_0.14, 8;
 ; End of false expr.
    %blend;
T_0.14;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561b4b669b60_0, 4, 5;
    %load/vec4 v0x561b4b669160_0;
    %parti/s 1, 15, 5;
    %assign/vec4 v0x561b4b669400_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0x561b4b6694c0_0;
    %assign/vec4 v0x561b4b6695a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b4b669680_0, 0;
    %load/vec4 v0x561b4b669160_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561b4b669b60_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b4b669400_0, 0;
T_0.12 ;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x561b4b669c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.15, 8;
    %load/vec4 v0x561b4b6695a0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_0.17, 8;
    %load/vec4 v0x561b4b6695a0_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_0.18, 8;
T_0.17 ; End of true expr.
    %load/vec4 v0x561b4b6695a0_0;
    %jmp/0 T_0.18, 8;
 ; End of false expr.
    %blend;
T_0.18;
    %assign/vec4 v0x561b4b6695a0_0, 0;
T_0.15 ;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x561b4b669400_0;
    %load/vec4 v0x561b4b669680_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_0.19, 8;
    %load/vec4 v0x561b4b669b60_0;
    %parti/s 15, 0, 2;
    %pad/u 16;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_0.20, 8;
T_0.19 ; End of true expr.
    %load/vec4 v0x561b4b669b60_0;
    %parti/s 15, 0, 2;
    %pad/u 16;
    %jmp/0 T_0.20, 8;
 ; End of false expr.
    %blend;
T_0.20;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561b4b669b60_0, 4, 5;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b4b669740_0, 0;
    %load/vec4 v0x561b4b669400_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.21, 8;
    %load/vec4 v0x561b4b669b60_0;
    %parti/s 16, 16, 6;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_0.22, 8;
T_0.21 ; End of true expr.
    %load/vec4 v0x561b4b669b60_0;
    %parti/s 16, 16, 6;
    %jmp/0 T_0.22, 8;
 ; End of false expr.
    %blend;
T_0.22;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561b4b669b60_0, 4, 5;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x561b4b6698c0_0;
    %assign/vec4 v0x561b4b6698c0_0, 0;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x561b4b669b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b4b669740_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x561b4b6698c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x561b4b5f4240;
T_1 ;
    %wait E_0x561b4b62c230;
    %load/vec4 v0x561b4b669320_0;
    %assign/vec4 v0x561b4b669240_0, 0;
    %load/vec4 v0x561b4b669740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x561b4b669a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x561b4b669240_0;
    %load/vec4 v0x561b4b6694c0_0;
    %pad/u 17;
    %add;
    %store/vec4 v0x561b4b669320_0, 0, 17;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x561b4b669240_0;
    %load/vec4 v0x561b4b669a80_0;
    %pad/u 17;
    %add;
    %store/vec4 v0x561b4b669320_0, 0, 17;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x561b4b669160_0;
    %pad/u 17;
    %load/vec4 v0x561b4b669b60_0;
    %parti/s 16, 16, 6;
    %pad/u 17;
    %sub;
    %store/vec4 v0x561b4b669320_0, 0, 17;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x561b4b669fa0;
T_2 ;
    %wait E_0x561b4b62c230;
    %load/vec4 v0x561b4b66b3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x561b4b66b4c0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x561b4b66b4c0_0, 0;
    %load/vec4 v0x561b4b66b4c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x561b4b66b8c0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x561b4b66b070_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v0x561b4b66b9a0_0, 0, 17;
    %load/vec4 v0x561b4b66b9a0_0;
    %parti/s 1, 16, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %load/vec4 v0x561b4b66b9a0_0;
    %load/vec4 v0x561b4b66b720_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x561b4b66b720_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v0x561b4b66b720_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %pad/u 33;
    %assign/vec4 v0x561b4b66b720_0, 0;
T_2.10 ;
    %jmp T_2.8;
T_2.2 ;
    %load/vec4 v0x561b4b66b800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x561b4b66af90_0;
    %assign/vec4 v0x561b4b66b070_0, 0;
    %load/vec4 v0x561b4b66af90_0;
    %parti/s 1, 15, 5;
    %assign/vec4 v0x561b4b66b260_0, 0;
    %load/vec4 v0x561b4b66ac50_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_2.13, 8;
    %load/vec4 v0x561b4b66ac50_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_2.14, 8;
T_2.13 ; End of true expr.
    %load/vec4 v0x561b4b66ac50_0;
    %jmp/0 T_2.14, 8;
 ; End of false expr.
    %blend;
T_2.14;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561b4b66b720_0, 4, 5;
    %load/vec4 v0x561b4b66ac50_0;
    %parti/s 1, 15, 5;
    %assign/vec4 v0x561b4b66aed0_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v0x561b4b66af90_0;
    %assign/vec4 v0x561b4b66b070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b4b66b260_0, 0;
    %load/vec4 v0x561b4b66ac50_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561b4b66b720_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b4b66aed0_0, 0;
T_2.12 ;
    %jmp T_2.8;
T_2.3 ;
    %load/vec4 v0x561b4b66b800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %load/vec4 v0x561b4b66b070_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_2.17, 8;
    %load/vec4 v0x561b4b66b070_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %load/vec4 v0x561b4b66b070_0;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %assign/vec4 v0x561b4b66b070_0, 0;
T_2.15 ;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v0x561b4b66aed0_0;
    %load/vec4 v0x561b4b66b260_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_2.19, 8;
    %load/vec4 v0x561b4b66b720_0;
    %parti/s 15, 0, 2;
    %pad/u 16;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_2.20, 8;
T_2.19 ; End of true expr.
    %load/vec4 v0x561b4b66b720_0;
    %parti/s 15, 0, 2;
    %pad/u 16;
    %jmp/0 T_2.20, 8;
 ; End of false expr.
    %blend;
T_2.20;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561b4b66b720_0, 4, 5;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b4b66b320_0, 0;
    %load/vec4 v0x561b4b66aed0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.21, 8;
    %load/vec4 v0x561b4b66b720_0;
    %parti/s 16, 16, 6;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_2.22, 8;
T_2.21 ; End of true expr.
    %load/vec4 v0x561b4b66b720_0;
    %parti/s 16, 16, 6;
    %jmp/0 T_2.22, 8;
 ; End of false expr.
    %blend;
T_2.22;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561b4b66b720_0, 4, 5;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v0x561b4b66b4c0_0;
    %assign/vec4 v0x561b4b66b4c0_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x561b4b66b720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b4b66b320_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x561b4b66b4c0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x561b4b669fa0;
T_3 ;
    %wait E_0x561b4b62c230;
    %load/vec4 v0x561b4b66adf0_0;
    %assign/vec4 v0x561b4b66ad10_0, 0;
    %load/vec4 v0x561b4b66b320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x561b4b66b640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x561b4b66ad10_0;
    %load/vec4 v0x561b4b66af90_0;
    %pad/u 17;
    %add;
    %store/vec4 v0x561b4b66adf0_0, 0, 17;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x561b4b66ad10_0;
    %load/vec4 v0x561b4b66b640_0;
    %pad/u 17;
    %add;
    %store/vec4 v0x561b4b66adf0_0, 0, 17;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x561b4b66ac50_0;
    %pad/u 17;
    %load/vec4 v0x561b4b66b720_0;
    %parti/s 16, 16, 6;
    %pad/u 17;
    %sub;
    %store/vec4 v0x561b4b66adf0_0, 0, 17;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561b4b6362f0;
T_4 ;
    %vpi_call/w 2 36 "$dumpfile", "div.vcd" {0 0 0};
    %vpi_call/w 2 37 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b4b66bb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b4b66c040_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b4b66c130_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x561b4b66c130_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_4.1, 5;
    %vpi_func 2 45 "$random" 32 {0 0 0};
    %pad/s 16;
    %ix/getv/s 4, v0x561b4b66c130_0;
    %store/vec4a v0x561b4b66bc20, 4, 0;
    %vpi_func 2 46 "$random" 32 {0 0 0};
    %pad/s 16;
    %ix/getv/s 4, v0x561b4b66c130_0;
    %store/vec4a v0x561b4b66bd80, 4, 0;
    %ix/getv/s 4, v0x561b4b66c130_0;
    %load/vec4a v0x561b4b66bc20, 4;
    %ix/getv/s 4, v0x561b4b66c130_0;
    %load/vec4a v0x561b4b66bd80, 4;
    %div;
    %ix/getv/s 4, v0x561b4b66c130_0;
    %store/vec4a v0x561b4b66c210, 4, 0;
    %ix/getv/s 4, v0x561b4b66c130_0;
    %load/vec4a v0x561b4b66bc20, 4;
    %ix/getv/s 4, v0x561b4b66c130_0;
    %load/vec4a v0x561b4b66bd80, 4;
    %mod;
    %ix/getv/s 4, v0x561b4b66c130_0;
    %store/vec4a v0x561b4b66c4f0, 4, 0;
    %vpi_func 2 49 "$random" 32 {0 0 0};
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %subi 32768, 0, 32;
    %pad/s 16;
    %ix/getv/s 4, v0x561b4b66c130_0;
    %store/vec4a v0x561b4b66bce0, 4, 0;
    %vpi_func 2 50 "$random" 32 {0 0 0};
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %subi 32768, 0, 32;
    %pad/s 16;
    %ix/getv/s 4, v0x561b4b66c130_0;
    %store/vec4a v0x561b4b66be40, 4, 0;
    %ix/getv/s 4, v0x561b4b66c130_0;
    %load/vec4a v0x561b4b66bce0, 4;
    %ix/getv/s 4, v0x561b4b66c130_0;
    %load/vec4a v0x561b4b66be40, 4;
    %div/s;
    %ix/getv/s 4, v0x561b4b66c130_0;
    %store/vec4a v0x561b4b66c390, 4, 0;
    %ix/getv/s 4, v0x561b4b66c130_0;
    %load/vec4a v0x561b4b66bce0, 4;
    %ix/getv/s 4, v0x561b4b66c130_0;
    %load/vec4a v0x561b4b66be40, 4;
    %mod/s;
    %ix/getv/s 4, v0x561b4b66c130_0;
    %store/vec4a v0x561b4b66c590, 4, 0;
    %load/vec4 v0x561b4b66c130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561b4b66c130_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b4b66c130_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x561b4b66c130_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_4.3, 5;
    %wait E_0x561b4b62c230;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b4b66c040_0, 0, 1;
    %wait E_0x561b4b629620;
    %delay 1000, 0;
    %pushi/vec4 1000, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_call/w 2 63 "$display", "%d / %d = %d with rem %d and got %d", &A<v0x561b4b66bc20, v0x561b4b66c130_0 >, &A<v0x561b4b66bd80, v0x561b4b66c130_0 >, &A<v0x561b4b66c210, v0x561b4b66c130_0 >, &A<v0x561b4b66c4f0, v0x561b4b66c130_0 >, v0x561b4b66c2d0_0 {0 0 0};
    %wait E_0x561b4b62c230;
    %delay 1000, 0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %wait E_0x561b4b62c230;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b4b66c040_0, 0, 1;
    %load/vec4 v0x561b4b66c130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561b4b66c130_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %vpi_call/w 2 76 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x561b4b6362f0;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v0x561b4b66bb60_0;
    %inv;
    %store/vec4 v0x561b4b66bb60_0, 0, 1;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../../hardware/testbench/div_subshift_frac_tb.v";
    "../../hardware/src/div_subshift_frac.v";
