#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e0342ebc90 .scope module, "tb_RIM" "tb_RIM" 2 3;
 .timescale -9 -12;
P_000001e03432f0b0 .param/l "PERIOD" 0 2 6, +C4<00000000000000000000000000001010>;
v000001e0343a54f0_0 .var "clk", 0 0;
v000001e0343a5590_0 .var "in_valid", 0 0;
v000001e0343a59f0_0 .var "maze", 7 0;
v000001e0343a5130_0 .net "out_col", 2 0, v000001e0342e62c0_0;  1 drivers
v000001e0343a5770_0 .net "out_row", 2 0, v000001e0342e6360_0;  1 drivers
v000001e0343a5c70_0 .net "out_valid", 0 0, v000001e0342e6400_0;  1 drivers
v000001e0343a5310_0 .var "rst_n", 0 0;
S_000001e034331290 .scope module, "u_RIM" "RIM" 2 26, 3 23 0, S_000001e0342ebc90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out_valid";
    .port_info 1 /OUTPUT 3 "out_row";
    .port_info 2 /OUTPUT 3 "out_col";
    .port_info 3 /INPUT 8 "maze";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst_n";
    .port_info 6 /INPUT 1 "in_valid";
P_000001e0342e9390 .param/l "DONE" 0 3 60, C4<10>;
P_000001e0342e93c8 .param/l "IDLE" 0 3 60, C4<00>;
P_000001e0342e9400 .param/l "SEARCH" 0 3 60, C4<01>;
v000001e0342e6d70_0 .var "Q", 1 0;
v000001e034349b00_0 .var "Q_NEXT", 1 0;
v000001e0342e9150_0 .net "clk", 0 0, v000001e0343a54f0_0;  1 drivers
v000001e0342eb560_0 .var/i "in_count", 31 0;
v000001e0342eb600_0 .net "in_valid", 0 0, v000001e0343a5590_0;  1 drivers
v000001e0342eb960_0 .net "maze", 7 0, v000001e0343a59f0_0;  1 drivers
v000001e0342eba00_0 .var "maze_done_flag", 0 0;
v000001e034331420_0 .var "next_valid_flag", 0 0;
v000001e0343314c0_0 .var "now_col", 2 0;
v000001e034331560_0 .var "now_row", 2 0;
v000001e0342e62c0_0 .var "out_col", 2 0;
v000001e0342e6360_0 .var "out_row", 2 0;
v000001e0342e6400_0 .var "out_valid", 0 0;
v000001e0343a5450_0 .net "rst_n", 0 0, v000001e0343a5310_0;  1 drivers
v000001e0343a5d10_0 .var "store_col", 2 0;
v000001e0343a5f90 .array "store_maze", 7 0, 7 0;
v000001e0343a5ef0_0 .var "store_row", 2 0;
v000001e0343a6030_0 .var "try_other_flag", 0 0;
E_000001e03432ebf0/0 .event negedge, v000001e0343a5450_0;
E_000001e03432ebf0/1 .event posedge, v000001e0342e9150_0;
E_000001e03432ebf0 .event/or E_000001e03432ebf0/0, E_000001e03432ebf0/1;
E_000001e03432e830/0 .event anyedge, v000001e0342e6d70_0, v000001e0342eba00_0, v000001e0342eb600_0, v000001e034331560_0;
E_000001e03432e830/1 .event anyedge, v000001e0343314c0_0;
E_000001e03432e830 .event/or E_000001e03432e830/0, E_000001e03432e830/1;
v000001e0343a5f90_0 .array/port v000001e0343a5f90, 0;
v000001e0343a5f90_1 .array/port v000001e0343a5f90, 1;
v000001e0343a5f90_2 .array/port v000001e0343a5f90, 2;
v000001e0343a5f90_3 .array/port v000001e0343a5f90, 3;
E_000001e03432e5f0/0 .event anyedge, v000001e0343a5f90_0, v000001e0343a5f90_1, v000001e0343a5f90_2, v000001e0343a5f90_3;
v000001e0343a5f90_4 .array/port v000001e0343a5f90, 4;
v000001e0343a5f90_5 .array/port v000001e0343a5f90, 5;
v000001e0343a5f90_6 .array/port v000001e0343a5f90, 6;
v000001e0343a5f90_7 .array/port v000001e0343a5f90, 7;
E_000001e03432e5f0/1 .event anyedge, v000001e0343a5f90_4, v000001e0343a5f90_5, v000001e0343a5f90_6, v000001e0343a5f90_7;
E_000001e03432e5f0 .event/or E_000001e03432e5f0/0, E_000001e03432e5f0/1;
    .scope S_000001e034331290;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e0342eb560_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_000001e034331290;
T_1 ;
    %wait E_000001e03432ebf0;
    %load/vec4 v000001e0342eb600_0;
    %load/vec4 v000001e0342eb560_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001e0342eb960_0;
    %ix/getv/s 3, v000001e0342eb560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e0343a5f90, 0, 4;
    %load/vec4 v000001e0342eb560_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001e0342eb560_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e034331290;
T_2 ;
    %wait E_000001e03432e5f0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e0343a5f90, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %pad/s 1;
    %assign/vec4 v000001e0342eba00_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001e034331290;
T_3 ;
    %wait E_000001e03432ebf0;
    %load/vec4 v000001e0343a5450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e0342e6d70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001e034349b00_0;
    %assign/vec4 v000001e0342e6d70_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001e034331290;
T_4 ;
    %wait E_000001e03432e830;
    %load/vec4 v000001e0342e6d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e034349b00_0, 0, 2;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v000001e0342eba00_0;
    %load/vec4 v000001e0342eb600_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e034349b00_0, 0, 2;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e034349b00_0, 0, 2;
T_4.6 ;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v000001e034331560_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v000001e0343314c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e034349b00_0, 0, 2;
    %jmp T_4.8;
T_4.7 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e034349b00_0, 0, 2;
T_4.8 ;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e034349b00_0, 0, 2;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001e034331290;
T_5 ;
    %wait E_000001e03432ebf0;
    %load/vec4 v000001e0342e6d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v000001e0342eba00_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e0343a5f90, 4;
    %parti/s 1, 7, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.5, 8;
T_5.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.5, 8;
 ; End of false expr.
    %blend;
T_5.5;
    %pad/s 1;
    %assign/vec4 v000001e034331420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e0343a6030_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001e0343314c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e034331560_0, 0;
    %jmp T_5.3;
T_5.1 ;
    %vpi_call 3 98 "$display", "\347\233\256\345\211\215\344\275\215\347\275\256[%d][%d] ", v000001e034331560_0, v000001e0343314c0_0 {0 0 0};
    %load/vec4 v000001e034331420_0;
    %load/vec4 v000001e0342eba00_0;
    %and;
    %load/vec4 v000001e034331560_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001e0343a5f90, 4;
    %load/vec4 v000001e0343314c0_0;
    %part/u 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v000001e0343a6030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v000001e034331560_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001e034331560_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001e0343a5f90, 4;
    %load/vec4 v000001e0343314c0_0;
    %part/u 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %vpi_call 3 102 "$display", " \345\213\236\351\274\240\345\276\200\344\270\213\350\265\260\344\272\206! " {0 0 0};
    %load/vec4 v000001e034331560_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e034331560_0, 0;
    %load/vec4 v000001e0343314c0_0;
    %assign/vec4 v000001e0343314c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e034331420_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001e0343314c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001e034331560_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001e0343a5f90, 4;
    %load/vec4 v000001e0343314c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %vpi_call 3 108 "$display", " \345\213\236\351\274\240\345\276\200\345\217\263\350\265\260\344\272\206! " {0 0 0};
    %load/vec4 v000001e034331560_0;
    %assign/vec4 v000001e034331560_0, 0;
    %load/vec4 v000001e0343314c0_0;
    %subi 1, 0, 3;
    %assign/vec4 v000001e0343314c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e034331420_0, 0;
    %jmp T_5.13;
T_5.12 ;
    %vpi_call 3 114 "$display", " \345\213\236\351\274\240\346\262\222\350\267\257\350\265\260\344\272\206! " {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e034331420_0, 0;
T_5.13 ;
T_5.11 ;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001e0343314c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001e034331560_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001e0343a5f90, 4;
    %load/vec4 v000001e0343314c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %vpi_call 3 121 "$display", " \345\213\236\351\274\240\345\276\200\345\217\263\350\265\260\344\272\206! " {0 0 0};
    %load/vec4 v000001e034331560_0;
    %assign/vec4 v000001e034331560_0, 0;
    %load/vec4 v000001e0343314c0_0;
    %subi 1, 0, 3;
    %assign/vec4 v000001e0343314c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e034331420_0, 0;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v000001e034331560_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001e034331560_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001e0343a5f90, 4;
    %load/vec4 v000001e0343314c0_0;
    %part/u 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %vpi_call 3 127 "$display", " \345\213\236\351\274\240\345\276\200\344\270\213\350\265\260\344\272\206! " {0 0 0};
    %load/vec4 v000001e034331560_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e034331560_0, 0;
    %load/vec4 v000001e0343314c0_0;
    %assign/vec4 v000001e0343314c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e034331420_0, 0;
    %jmp T_5.17;
T_5.16 ;
    %vpi_call 3 133 "$display", " \345\213\236\351\274\240\346\262\222\350\267\257\350\265\260\344\272\206! " {0 0 0};
    %load/vec4 v000001e0343a6030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %vpi_call 3 135 "$display", " \345\213\236\351\274\240\350\246\201\350\277\224\345\233\236\345\262\224\350\267\257\344\272\206! " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e034331420_0, 0;
    %load/vec4 v000001e0343a5ef0_0;
    %assign/vec4 v000001e034331560_0, 0;
    %load/vec4 v000001e0343a5d10_0;
    %assign/vec4 v000001e0343314c0_0, 0;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e034331420_0, 0;
T_5.19 ;
T_5.17 ;
T_5.15 ;
T_5.9 ;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e034331420_0, 0;
T_5.7 ;
    %load/vec4 v000001e034331560_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001e0343a5f90, 4;
    %load/vec4 v000001e0343314c0_0;
    %part/u 1;
    %load/vec4 v000001e034331560_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001e0343a5f90, 4;
    %load/vec4 v000001e0343314c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e0343a6030_0, 0;
    %vpi_call 3 157 "$display", " \345\213\236\351\274\240\350\265\260\345\210\260\345\262\224\350\267\257\344\272\206! \345\262\224\350\267\257\344\275\215\347\275\256[%d][%d]", v000001e034331560_0, v000001e0343314c0_0 {0 0 0};
    %load/vec4 v000001e034331560_0;
    %assign/vec4 v000001e0343a5ef0_0, 0;
    %load/vec4 v000001e0343314c0_0;
    %assign/vec4 v000001e0343a5d10_0, 0;
T_5.20 ;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e034331420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e0343a6030_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e0343a5f90, 4;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.22, 8;
    %vpi_call 3 168 "$display", " \345\267\246\344\270\212\350\247\222\347\202\2720! " {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e0342e6400_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e0342e6360_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e0342e62c0_0, 0;
    %jmp T_5.23;
T_5.22 ;
    %load/vec4 v000001e034331420_0;
    %nor/r;
    %load/vec4 v000001e034331560_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001e0343314c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.24, 8;
    %vpi_call 3 174 "$display", " \346\262\222\346\234\211\350\265\260\345\210\260\347\265\202\351\273\236! " {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e0342e6400_0, 0;
    %jmp T_5.25;
T_5.24 ;
    %vpi_call 3 178 "$display", " \350\265\260\345\210\260\347\265\202\351\273\236\345\225\246! " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e0342e6400_0, 0;
T_5.25 ;
T_5.23 ;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001e0342ebc90;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e0343a59f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0343a54f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0343a5310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0343a5590_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000001e0342ebc90;
T_7 ;
T_7.0 ;
    %delay 5000, 0;
    %load/vec4 v000001e0343a54f0_0;
    %inv;
    %store/vec4 v000001e0343a54f0_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_000001e0342ebc90;
T_8 ;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e0343a5310_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v000001e0343a59f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e0343a5590_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0343a5590_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v000001e0343a59f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e0343a5590_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0343a5590_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 80, 0, 8;
    %store/vec4 v000001e0343a59f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e0343a5590_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0343a5590_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 88, 0, 8;
    %store/vec4 v000001e0343a59f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e0343a5590_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0343a5590_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 76, 0, 8;
    %store/vec4 v000001e0343a59f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e0343a5590_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0343a5590_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 102, 0, 8;
    %store/vec4 v000001e0343a59f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e0343a5590_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0343a5590_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 66, 0, 8;
    %store/vec4 v000001e0343a59f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e0343a5590_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0343a5590_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000001e0343a59f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e0343a5590_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0343a5590_0, 0, 1;
    %delay 20000, 0;
    %delay 200000, 0;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RIM_tb.v";
    "./RIM2.v";
