Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed May 28 16:05:39 2025
| Host         : DESKTOP-TR184UE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pcileech_Mumu_75T_top_timing_summary_routed.rpt -pb pcileech_Mumu_75T_top_timing_summary_routed.pb -rpx pcileech_Mumu_75T_top_timing_summary_routed.rpx -warn_on_violation
| Design       : pcileech_Mumu_75T_top
| Device       : 7a75t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 1000        
LUTAR-1    Warning           LUT drives async reset alert                5           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  1           
TIMING-9   Warning           Unknown CDC Logic                           1           
TIMING-18  Warning           Missing input or output delay               6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2601)
2. checking constant_clock (0)
3. checking pulse_width_clock (2)
4. checking unconstrained_internal_endpoints (5433)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2601)
---------------------------
 There are 2601 register/latch pins with no clock driven by root clock pin: i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (2)
---------------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (5433)
---------------------------------------------------
 There are 5433 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.488        0.000                      0                55725        0.019        0.000                      0                55597        3.870        0.000                       0                  9550  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
net_clk         {0.000 5.000}      10.000          100.000         
net_ft601_clk   {0.000 5.000}      10.000          100.000         
pcie_sys_clk_p  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
net_clk               0.488        0.000                      0                 8722        0.019        0.000                      0                 8722        3.870        0.000                       0                  2752  
net_ft601_clk         0.640        0.000                      0                46420        0.058        0.000                      0                46420        3.870        0.000                       0                  6760  
pcie_sys_clk_p        7.764        0.000                      0                   33        0.215        0.000                      0                   33        4.146        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
               net_clk            998.756        0.000                      0                   48                                                                        
net_ft601_clk  net_clk              8.835        0.000                      0                   16                                                                        
net_clk        net_ft601_clk        8.694        0.000                      0                   16                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  net_clk            net_clk                  5.805        0.000                      0                  363        0.318        0.000                      0                  363  
**async_default**  net_ft601_clk      net_ft601_clk            7.020        0.000                      0                   59        0.368        0.000                      0                   59  
**default**        net_clk                                     8.939        0.000                      0                   48                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group     From Clock     To Clock     
----------     ----------     --------     
(none)                                       
(none)         net_clk                       
(none)                        net_clk        
(none)         net_clk        net_clk        
(none)         net_ft601_clk  net_clk        
(none)                        net_ft601_clk  
(none)         net_clk        net_ft601_clk  
(none)         net_ft601_clk  net_ft601_clk  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)                                          
(none)          net_ft601_clk                   
(none)          pcie_sys_clk_p                  
(none)                          net_clk         
(none)                          net_ft601_clk   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  net_clk
  To Clock:  net_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][15]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        9.146ns  (logic 3.398ns (37.153%)  route 5.748ns (62.847%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.674ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.469     4.674    <hidden>
    RAMB36_X2Y29         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y29         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.125     6.799 r  <hidden>
                         net (fo=24, routed)          1.097     7.897    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/dout[97]
    SLICE_X72Y152        LUT4 (Prop_lut4_I3_O)        0.121     8.018 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[3]_i_8/O
                         net (fo=5, routed)           0.553     8.571    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[129]
    SLICE_X65Y152        LUT5 (Prop_lut5_I0_O)        0.271     8.842 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[7][31]_i_11/O
                         net (fo=3, routed)           0.476     9.318    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_4
    SLICE_X64Y153        LUT5 (Prop_lut5_I0_O)        0.298     9.616 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_20/O
                         net (fo=11, routed)          0.564    10.180    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_1
    SLICE_X64Y153        LUT6 (Prop_lut6_I0_O)        0.268    10.448 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idle_count[3]_i_3/O
                         net (fo=3, routed)           0.534    10.982    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[7][0]_0
    SLICE_X65Y152        LUT3 (Prop_lut3_I2_O)        0.105    11.087 f  i_pcileech_fifo/i_pcileech_mux/data_reg[7][31]_i_5/O
                         net (fo=17, routed)          0.449    11.536    i_pcileech_fifo/i_pcileech_mux/idle_count_reg[3]_0
    SLICE_X64Y152        LUT6 (Prop_lut6_I3_O)        0.105    11.641 f  i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_4/O
                         net (fo=37, routed)          0.755    12.396    i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_4_n_0
    SLICE_X74Y150        LUT6 (Prop_lut6_I1_O)        0.105    12.501 r  i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_1/O
                         net (fo=36, routed)          1.319    13.820    i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_1_n_0
    SLICE_X55Y140        FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.241    14.288    i_pcileech_fifo/i_pcileech_mux/clk_IBUF_BUFG
    SLICE_X55Y140        FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][15]/C
                         clock pessimism              0.224    14.512    
                         clock uncertainty           -0.035    14.476    
    SLICE_X55Y140        FDRE (Setup_fdre_C_CE)      -0.168    14.308    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][15]
  -------------------------------------------------------------------
                         required time                         14.308    
                         arrival time                         -13.820    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[12][26]/S
                            (rising edge-triggered cell FDSE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.695ns  (logic 3.401ns (39.116%)  route 5.294ns (60.884%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 14.299 - 10.000 ) 
    Source Clock Delay      (SCD):    4.674ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.469     4.674    <hidden>
    RAMB36_X2Y29         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y29         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.125     6.799 r  <hidden>
                         net (fo=24, routed)          1.097     7.897    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/dout[97]
    SLICE_X72Y152        LUT4 (Prop_lut4_I3_O)        0.121     8.018 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[3]_i_8/O
                         net (fo=5, routed)           0.553     8.571    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[129]
    SLICE_X65Y152        LUT5 (Prop_lut5_I0_O)        0.271     8.842 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[7][31]_i_11/O
                         net (fo=3, routed)           0.476     9.318    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_4
    SLICE_X64Y153        LUT5 (Prop_lut5_I0_O)        0.298     9.616 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_20/O
                         net (fo=11, routed)          0.564    10.180    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_1
    SLICE_X64Y153        LUT6 (Prop_lut6_I0_O)        0.268    10.448 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idle_count[3]_i_3/O
                         net (fo=3, routed)           0.534    10.982    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[7][0]_0
    SLICE_X65Y152        LUT3 (Prop_lut3_I2_O)        0.105    11.087 f  i_pcileech_fifo/i_pcileech_mux/data_reg[7][31]_i_5/O
                         net (fo=17, routed)          0.403    11.489    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/ctx_reg_reg[10][0]
    SLICE_X62Y152        LUT3 (Prop_lut3_I0_O)        0.105    11.594 f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_6/O
                         net (fo=2, routed)           0.477    12.071    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idle_count_reg[3]
    SLICE_X62Y152        LUT5 (Prop_lut5_I0_O)        0.108    12.179 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[12][31]_i_1/O
                         net (fo=36, routed)          1.190    13.369    i_pcileech_fifo/i_pcileech_mux/SS[0]
    SLICE_X45Y149        FDSE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[12][26]/S
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.252    14.299    i_pcileech_fifo/i_pcileech_mux/clk_IBUF_BUFG
    SLICE_X45Y149        FDSE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[12][26]/C
                         clock pessimism              0.165    14.464    
                         clock uncertainty           -0.035    14.428    
    SLICE_X45Y149        FDSE (Setup_fdse_C_S)       -0.533    13.895    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[12][26]
  -------------------------------------------------------------------
                         required time                         13.895    
                         arrival time                         -13.369    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[12][27]/S
                            (rising edge-triggered cell FDSE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.688ns  (logic 3.401ns (39.145%)  route 5.287ns (60.855%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 14.295 - 10.000 ) 
    Source Clock Delay      (SCD):    4.674ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.469     4.674    <hidden>
    RAMB36_X2Y29         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y29         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.125     6.799 r  <hidden>
                         net (fo=24, routed)          1.097     7.897    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/dout[97]
    SLICE_X72Y152        LUT4 (Prop_lut4_I3_O)        0.121     8.018 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[3]_i_8/O
                         net (fo=5, routed)           0.553     8.571    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[129]
    SLICE_X65Y152        LUT5 (Prop_lut5_I0_O)        0.271     8.842 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[7][31]_i_11/O
                         net (fo=3, routed)           0.476     9.318    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_4
    SLICE_X64Y153        LUT5 (Prop_lut5_I0_O)        0.298     9.616 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_20/O
                         net (fo=11, routed)          0.564    10.180    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_1
    SLICE_X64Y153        LUT6 (Prop_lut6_I0_O)        0.268    10.448 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idle_count[3]_i_3/O
                         net (fo=3, routed)           0.534    10.982    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[7][0]_0
    SLICE_X65Y152        LUT3 (Prop_lut3_I2_O)        0.105    11.087 f  i_pcileech_fifo/i_pcileech_mux/data_reg[7][31]_i_5/O
                         net (fo=17, routed)          0.403    11.489    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/ctx_reg_reg[10][0]
    SLICE_X62Y152        LUT3 (Prop_lut3_I0_O)        0.105    11.594 f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_6/O
                         net (fo=2, routed)           0.477    12.071    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idle_count_reg[3]
    SLICE_X62Y152        LUT5 (Prop_lut5_I0_O)        0.108    12.179 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[12][31]_i_1/O
                         net (fo=36, routed)          1.183    13.363    i_pcileech_fifo/i_pcileech_mux/SS[0]
    SLICE_X49Y145        FDSE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[12][27]/S
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.248    14.295    i_pcileech_fifo/i_pcileech_mux/clk_IBUF_BUFG
    SLICE_X49Y145        FDSE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[12][27]/C
                         clock pessimism              0.165    14.460    
                         clock uncertainty           -0.035    14.424    
    SLICE_X49Y145        FDSE (Setup_fdse_C_S)       -0.533    13.891    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[12][27]
  -------------------------------------------------------------------
                         required time                         13.891    
                         arrival time                         -13.363    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[12][15]/S
                            (rising edge-triggered cell FDSE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.648ns  (logic 3.401ns (39.327%)  route 5.247ns (60.673%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 14.293 - 10.000 ) 
    Source Clock Delay      (SCD):    4.674ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.469     4.674    <hidden>
    RAMB36_X2Y29         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y29         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.125     6.799 r  <hidden>
                         net (fo=24, routed)          1.097     7.897    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/dout[97]
    SLICE_X72Y152        LUT4 (Prop_lut4_I3_O)        0.121     8.018 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[3]_i_8/O
                         net (fo=5, routed)           0.553     8.571    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[129]
    SLICE_X65Y152        LUT5 (Prop_lut5_I0_O)        0.271     8.842 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[7][31]_i_11/O
                         net (fo=3, routed)           0.476     9.318    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_4
    SLICE_X64Y153        LUT5 (Prop_lut5_I0_O)        0.298     9.616 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_20/O
                         net (fo=11, routed)          0.564    10.180    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_1
    SLICE_X64Y153        LUT6 (Prop_lut6_I0_O)        0.268    10.448 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idle_count[3]_i_3/O
                         net (fo=3, routed)           0.534    10.982    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[7][0]_0
    SLICE_X65Y152        LUT3 (Prop_lut3_I2_O)        0.105    11.087 f  i_pcileech_fifo/i_pcileech_mux/data_reg[7][31]_i_5/O
                         net (fo=17, routed)          0.403    11.489    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/ctx_reg_reg[10][0]
    SLICE_X62Y152        LUT3 (Prop_lut3_I0_O)        0.105    11.594 f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_6/O
                         net (fo=2, routed)           0.477    12.071    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idle_count_reg[3]
    SLICE_X62Y152        LUT5 (Prop_lut5_I0_O)        0.108    12.179 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[12][31]_i_1/O
                         net (fo=36, routed)          1.143    13.322    i_pcileech_fifo/i_pcileech_mux/SS[0]
    SLICE_X51Y146        FDSE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[12][15]/S
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.246    14.293    i_pcileech_fifo/i_pcileech_mux/clk_IBUF_BUFG
    SLICE_X51Y146        FDSE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[12][15]/C
                         clock pessimism              0.165    14.458    
                         clock uncertainty           -0.035    14.422    
    SLICE_X51Y146        FDSE (Setup_fdse_C_S)       -0.533    13.889    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[12][15]
  -------------------------------------------------------------------
                         required time                         13.889    
                         arrival time                         -13.322    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[12][25]/S
                            (rising edge-triggered cell FDSE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.648ns  (logic 3.401ns (39.327%)  route 5.247ns (60.673%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 14.293 - 10.000 ) 
    Source Clock Delay      (SCD):    4.674ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.469     4.674    <hidden>
    RAMB36_X2Y29         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y29         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.125     6.799 r  <hidden>
                         net (fo=24, routed)          1.097     7.897    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/dout[97]
    SLICE_X72Y152        LUT4 (Prop_lut4_I3_O)        0.121     8.018 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[3]_i_8/O
                         net (fo=5, routed)           0.553     8.571    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[129]
    SLICE_X65Y152        LUT5 (Prop_lut5_I0_O)        0.271     8.842 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[7][31]_i_11/O
                         net (fo=3, routed)           0.476     9.318    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_4
    SLICE_X64Y153        LUT5 (Prop_lut5_I0_O)        0.298     9.616 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_20/O
                         net (fo=11, routed)          0.564    10.180    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_1
    SLICE_X64Y153        LUT6 (Prop_lut6_I0_O)        0.268    10.448 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idle_count[3]_i_3/O
                         net (fo=3, routed)           0.534    10.982    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[7][0]_0
    SLICE_X65Y152        LUT3 (Prop_lut3_I2_O)        0.105    11.087 f  i_pcileech_fifo/i_pcileech_mux/data_reg[7][31]_i_5/O
                         net (fo=17, routed)          0.403    11.489    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/ctx_reg_reg[10][0]
    SLICE_X62Y152        LUT3 (Prop_lut3_I0_O)        0.105    11.594 f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_6/O
                         net (fo=2, routed)           0.477    12.071    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idle_count_reg[3]
    SLICE_X62Y152        LUT5 (Prop_lut5_I0_O)        0.108    12.179 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[12][31]_i_1/O
                         net (fo=36, routed)          1.143    13.322    i_pcileech_fifo/i_pcileech_mux/SS[0]
    SLICE_X51Y146        FDSE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[12][25]/S
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.246    14.293    i_pcileech_fifo/i_pcileech_mux/clk_IBUF_BUFG
    SLICE_X51Y146        FDSE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[12][25]/C
                         clock pessimism              0.165    14.458    
                         clock uncertainty           -0.035    14.422    
    SLICE_X51Y146        FDSE (Setup_fdse_C_S)       -0.533    13.889    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[12][25]
  -------------------------------------------------------------------
                         required time                         13.889    
                         arrival time                         -13.322    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[12][28]/S
                            (rising edge-triggered cell FDSE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.648ns  (logic 3.401ns (39.327%)  route 5.247ns (60.673%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 14.293 - 10.000 ) 
    Source Clock Delay      (SCD):    4.674ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.469     4.674    <hidden>
    RAMB36_X2Y29         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y29         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.125     6.799 r  <hidden>
                         net (fo=24, routed)          1.097     7.897    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/dout[97]
    SLICE_X72Y152        LUT4 (Prop_lut4_I3_O)        0.121     8.018 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[3]_i_8/O
                         net (fo=5, routed)           0.553     8.571    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[129]
    SLICE_X65Y152        LUT5 (Prop_lut5_I0_O)        0.271     8.842 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[7][31]_i_11/O
                         net (fo=3, routed)           0.476     9.318    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_4
    SLICE_X64Y153        LUT5 (Prop_lut5_I0_O)        0.298     9.616 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_20/O
                         net (fo=11, routed)          0.564    10.180    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_1
    SLICE_X64Y153        LUT6 (Prop_lut6_I0_O)        0.268    10.448 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idle_count[3]_i_3/O
                         net (fo=3, routed)           0.534    10.982    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[7][0]_0
    SLICE_X65Y152        LUT3 (Prop_lut3_I2_O)        0.105    11.087 f  i_pcileech_fifo/i_pcileech_mux/data_reg[7][31]_i_5/O
                         net (fo=17, routed)          0.403    11.489    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/ctx_reg_reg[10][0]
    SLICE_X62Y152        LUT3 (Prop_lut3_I0_O)        0.105    11.594 f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_6/O
                         net (fo=2, routed)           0.477    12.071    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idle_count_reg[3]
    SLICE_X62Y152        LUT5 (Prop_lut5_I0_O)        0.108    12.179 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[12][31]_i_1/O
                         net (fo=36, routed)          1.143    13.322    i_pcileech_fifo/i_pcileech_mux/SS[0]
    SLICE_X51Y146        FDSE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[12][28]/S
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.246    14.293    i_pcileech_fifo/i_pcileech_mux/clk_IBUF_BUFG
    SLICE_X51Y146        FDSE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[12][28]/C
                         clock pessimism              0.165    14.458    
                         clock uncertainty           -0.035    14.422    
    SLICE_X51Y146        FDSE (Setup_fdse_C_S)       -0.533    13.889    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[12][28]
  -------------------------------------------------------------------
                         required time                         13.889    
                         arrival time                         -13.322    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[12][30]/S
                            (rising edge-triggered cell FDSE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.648ns  (logic 3.401ns (39.327%)  route 5.247ns (60.673%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 14.293 - 10.000 ) 
    Source Clock Delay      (SCD):    4.674ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.469     4.674    <hidden>
    RAMB36_X2Y29         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y29         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.125     6.799 r  <hidden>
                         net (fo=24, routed)          1.097     7.897    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/dout[97]
    SLICE_X72Y152        LUT4 (Prop_lut4_I3_O)        0.121     8.018 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[3]_i_8/O
                         net (fo=5, routed)           0.553     8.571    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[129]
    SLICE_X65Y152        LUT5 (Prop_lut5_I0_O)        0.271     8.842 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[7][31]_i_11/O
                         net (fo=3, routed)           0.476     9.318    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_4
    SLICE_X64Y153        LUT5 (Prop_lut5_I0_O)        0.298     9.616 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_20/O
                         net (fo=11, routed)          0.564    10.180    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_1
    SLICE_X64Y153        LUT6 (Prop_lut6_I0_O)        0.268    10.448 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idle_count[3]_i_3/O
                         net (fo=3, routed)           0.534    10.982    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[7][0]_0
    SLICE_X65Y152        LUT3 (Prop_lut3_I2_O)        0.105    11.087 f  i_pcileech_fifo/i_pcileech_mux/data_reg[7][31]_i_5/O
                         net (fo=17, routed)          0.403    11.489    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/ctx_reg_reg[10][0]
    SLICE_X62Y152        LUT3 (Prop_lut3_I0_O)        0.105    11.594 f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_6/O
                         net (fo=2, routed)           0.477    12.071    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idle_count_reg[3]
    SLICE_X62Y152        LUT5 (Prop_lut5_I0_O)        0.108    12.179 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[12][31]_i_1/O
                         net (fo=36, routed)          1.143    13.322    i_pcileech_fifo/i_pcileech_mux/SS[0]
    SLICE_X51Y146        FDSE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[12][30]/S
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.246    14.293    i_pcileech_fifo/i_pcileech_mux/clk_IBUF_BUFG
    SLICE_X51Y146        FDSE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[12][30]/C
                         clock pessimism              0.165    14.458    
                         clock uncertainty           -0.035    14.422    
    SLICE_X51Y146        FDSE (Setup_fdse_C_S)       -0.533    13.889    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[12][30]
  -------------------------------------------------------------------
                         required time                         13.889    
                         arrival time                         -13.322    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][27]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        9.010ns  (logic 3.398ns (37.712%)  route 5.612ns (62.288%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 14.291 - 10.000 ) 
    Source Clock Delay      (SCD):    4.674ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.469     4.674    <hidden>
    RAMB36_X2Y29         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y29         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.125     6.799 r  <hidden>
                         net (fo=24, routed)          1.097     7.897    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/dout[97]
    SLICE_X72Y152        LUT4 (Prop_lut4_I3_O)        0.121     8.018 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[3]_i_8/O
                         net (fo=5, routed)           0.553     8.571    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[129]
    SLICE_X65Y152        LUT5 (Prop_lut5_I0_O)        0.271     8.842 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[7][31]_i_11/O
                         net (fo=3, routed)           0.476     9.318    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_4
    SLICE_X64Y153        LUT5 (Prop_lut5_I0_O)        0.298     9.616 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_20/O
                         net (fo=11, routed)          0.564    10.180    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_1
    SLICE_X64Y153        LUT6 (Prop_lut6_I0_O)        0.268    10.448 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idle_count[3]_i_3/O
                         net (fo=3, routed)           0.534    10.982    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[7][0]_0
    SLICE_X65Y152        LUT3 (Prop_lut3_I2_O)        0.105    11.087 f  i_pcileech_fifo/i_pcileech_mux/data_reg[7][31]_i_5/O
                         net (fo=17, routed)          0.449    11.536    i_pcileech_fifo/i_pcileech_mux/idle_count_reg[3]_0
    SLICE_X64Y152        LUT6 (Prop_lut6_I3_O)        0.105    11.641 f  i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_4/O
                         net (fo=37, routed)          0.755    12.396    i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_4_n_0
    SLICE_X74Y150        LUT6 (Prop_lut6_I1_O)        0.105    12.501 r  i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_1/O
                         net (fo=36, routed)          1.184    13.685    i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_1_n_0
    SLICE_X61Y140        FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.244    14.291    i_pcileech_fifo/i_pcileech_mux/clk_IBUF_BUFG
    SLICE_X61Y140        FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][27]/C
                         clock pessimism              0.224    14.515    
                         clock uncertainty           -0.035    14.479    
    SLICE_X61Y140        FDRE (Setup_fdre_C_CE)      -0.168    14.311    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][27]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -13.685    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[12][24]/S
                            (rising edge-triggered cell FDSE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 3.401ns (39.614%)  route 5.184ns (60.386%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 14.293 - 10.000 ) 
    Source Clock Delay      (SCD):    4.674ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.469     4.674    <hidden>
    RAMB36_X2Y29         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y29         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.125     6.799 r  <hidden>
                         net (fo=24, routed)          1.097     7.897    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/dout[97]
    SLICE_X72Y152        LUT4 (Prop_lut4_I3_O)        0.121     8.018 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[3]_i_8/O
                         net (fo=5, routed)           0.553     8.571    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[129]
    SLICE_X65Y152        LUT5 (Prop_lut5_I0_O)        0.271     8.842 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[7][31]_i_11/O
                         net (fo=3, routed)           0.476     9.318    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_4
    SLICE_X64Y153        LUT5 (Prop_lut5_I0_O)        0.298     9.616 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_20/O
                         net (fo=11, routed)          0.564    10.180    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_1
    SLICE_X64Y153        LUT6 (Prop_lut6_I0_O)        0.268    10.448 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idle_count[3]_i_3/O
                         net (fo=3, routed)           0.534    10.982    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[7][0]_0
    SLICE_X65Y152        LUT3 (Prop_lut3_I2_O)        0.105    11.087 f  i_pcileech_fifo/i_pcileech_mux/data_reg[7][31]_i_5/O
                         net (fo=17, routed)          0.403    11.489    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/ctx_reg_reg[10][0]
    SLICE_X62Y152        LUT3 (Prop_lut3_I0_O)        0.105    11.594 f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_6/O
                         net (fo=2, routed)           0.477    12.071    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idle_count_reg[3]
    SLICE_X62Y152        LUT5 (Prop_lut5_I0_O)        0.108    12.179 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[12][31]_i_1/O
                         net (fo=36, routed)          1.080    13.260    i_pcileech_fifo/i_pcileech_mux/SS[0]
    SLICE_X51Y149        FDSE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[12][24]/S
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.246    14.293    i_pcileech_fifo/i_pcileech_mux/clk_IBUF_BUFG
    SLICE_X51Y149        FDSE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[12][24]/C
                         clock pessimism              0.165    14.458    
                         clock uncertainty           -0.035    14.422    
    SLICE_X51Y149        FDSE (Setup_fdse_C_S)       -0.533    13.889    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[12][24]
  -------------------------------------------------------------------
                         required time                         13.889    
                         arrival time                         -13.260    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][26]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.975ns  (logic 3.398ns (37.859%)  route 5.577ns (62.141%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 14.289 - 10.000 ) 
    Source Clock Delay      (SCD):    4.674ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.469     4.674    <hidden>
    RAMB36_X2Y29         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y29         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.125     6.799 r  <hidden>
                         net (fo=24, routed)          1.097     7.897    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/dout[97]
    SLICE_X72Y152        LUT4 (Prop_lut4_I3_O)        0.121     8.018 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[3]_i_8/O
                         net (fo=5, routed)           0.553     8.571    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[129]
    SLICE_X65Y152        LUT5 (Prop_lut5_I0_O)        0.271     8.842 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[7][31]_i_11/O
                         net (fo=3, routed)           0.476     9.318    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_4
    SLICE_X64Y153        LUT5 (Prop_lut5_I0_O)        0.298     9.616 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_20/O
                         net (fo=11, routed)          0.564    10.180    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_1
    SLICE_X64Y153        LUT6 (Prop_lut6_I0_O)        0.268    10.448 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idle_count[3]_i_3/O
                         net (fo=3, routed)           0.534    10.982    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[7][0]_0
    SLICE_X65Y152        LUT3 (Prop_lut3_I2_O)        0.105    11.087 f  i_pcileech_fifo/i_pcileech_mux/data_reg[7][31]_i_5/O
                         net (fo=17, routed)          0.449    11.536    i_pcileech_fifo/i_pcileech_mux/idle_count_reg[3]_0
    SLICE_X64Y152        LUT6 (Prop_lut6_I3_O)        0.105    11.641 f  i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_4/O
                         net (fo=37, routed)          0.755    12.396    i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_4_n_0
    SLICE_X74Y150        LUT6 (Prop_lut6_I1_O)        0.105    12.501 r  i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_1/O
                         net (fo=36, routed)          1.149    13.650    i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_1_n_0
    SLICE_X52Y144        FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.242    14.289    i_pcileech_fifo/i_pcileech_mux/clk_IBUF_BUFG
    SLICE_X52Y144        FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][26]/C
                         clock pessimism              0.224    14.513    
                         clock uncertainty           -0.035    14.477    
    SLICE_X52Y144        FDRE (Setup_fdre_C_CE)      -0.168    14.309    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][26]
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -13.650    
  -------------------------------------------------------------------
                         slack                                  0.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.813%)  route 0.253ns (64.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.646     1.565    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/clk_IBUF_BUFG
    SLICE_X11Y166        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y166        FDRE (Prop_fdre_C_Q)         0.141     1.706 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[67]/Q
                         net (fo=1, routed)           0.253     1.958    <hidden>
    RAMB36_X0Y32         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.963     2.127    <hidden>
    RAMB36_X0Y32         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.484     1.643    
    RAMB36_X0Y32         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[28])
                                                      0.296     1.939    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.226ns (54.637%)  route 0.188ns (45.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.640     1.559    <hidden>
    SLICE_X49Y161        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y161        FDRE (Prop_fdre_C_Q)         0.128     1.687 r  <hidden>
                         net (fo=4, routed)           0.188     1.874    <hidden>
    SLICE_X52Y161        LUT4 (Prop_lut4_I3_O)        0.098     1.972 r  <hidden>
                         net (fo=1, routed)           0.000     1.972    <hidden>
    SLICE_X52Y161        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.912     2.076    <hidden>
    SLICE_X52Y161        FDRE                                         r  <hidden>
                         clock pessimism             -0.255     1.821    
    SLICE_X52Y161        FDRE (Hold_fdre_C_D)         0.092     1.913    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.062%)  route 0.273ns (65.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.635     1.554    <hidden>
    SLICE_X49Y168        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y168        FDCE (Prop_fdce_C_Q)         0.141     1.695 r  <hidden>
                         net (fo=69, routed)          0.273     1.968    <hidden>
    SLICE_X50Y167        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.907     2.071    <hidden>
    SLICE_X50Y167        RAMD32                                       r  <hidden>
                         clock pessimism             -0.484     1.588    
    SLICE_X50Y167        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.897    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.062%)  route 0.273ns (65.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.635     1.554    <hidden>
    SLICE_X49Y168        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y168        FDCE (Prop_fdce_C_Q)         0.141     1.695 r  <hidden>
                         net (fo=69, routed)          0.273     1.968    <hidden>
    SLICE_X50Y167        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.907     2.071    <hidden>
    SLICE_X50Y167        RAMD32                                       r  <hidden>
                         clock pessimism             -0.484     1.588    
    SLICE_X50Y167        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.897    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.062%)  route 0.273ns (65.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.635     1.554    <hidden>
    SLICE_X49Y168        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y168        FDCE (Prop_fdce_C_Q)         0.141     1.695 r  <hidden>
                         net (fo=69, routed)          0.273     1.968    <hidden>
    SLICE_X50Y167        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.907     2.071    <hidden>
    SLICE_X50Y167        RAMD32                                       r  <hidden>
                         clock pessimism             -0.484     1.588    
    SLICE_X50Y167        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.897    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.062%)  route 0.273ns (65.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.635     1.554    <hidden>
    SLICE_X49Y168        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y168        FDCE (Prop_fdce_C_Q)         0.141     1.695 r  <hidden>
                         net (fo=69, routed)          0.273     1.968    <hidden>
    SLICE_X50Y167        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.907     2.071    <hidden>
    SLICE_X50Y167        RAMD32                                       r  <hidden>
                         clock pessimism             -0.484     1.588    
    SLICE_X50Y167        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.897    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.062%)  route 0.273ns (65.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.635     1.554    <hidden>
    SLICE_X49Y168        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y168        FDCE (Prop_fdce_C_Q)         0.141     1.695 r  <hidden>
                         net (fo=69, routed)          0.273     1.968    <hidden>
    SLICE_X50Y167        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.907     2.071    <hidden>
    SLICE_X50Y167        RAMD32                                       r  <hidden>
                         clock pessimism             -0.484     1.588    
    SLICE_X50Y167        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.897    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.062%)  route 0.273ns (65.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.635     1.554    <hidden>
    SLICE_X49Y168        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y168        FDCE (Prop_fdce_C_Q)         0.141     1.695 r  <hidden>
                         net (fo=69, routed)          0.273     1.968    <hidden>
    SLICE_X50Y167        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.907     2.071    <hidden>
    SLICE_X50Y167        RAMD32                                       r  <hidden>
                         clock pessimism             -0.484     1.588    
    SLICE_X50Y167        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.897    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.062%)  route 0.273ns (65.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.635     1.554    <hidden>
    SLICE_X49Y168        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y168        FDCE (Prop_fdce_C_Q)         0.141     1.695 r  <hidden>
                         net (fo=69, routed)          0.273     1.968    <hidden>
    SLICE_X50Y167        RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.907     2.071    <hidden>
    SLICE_X50Y167        RAMS32                                       r  <hidden>
                         clock pessimism             -0.484     1.588    
    SLICE_X50Y167        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.897    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.062%)  route 0.273ns (65.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.635     1.554    <hidden>
    SLICE_X49Y168        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y168        FDCE (Prop_fdce_C_Q)         0.141     1.695 r  <hidden>
                         net (fo=69, routed)          0.273     1.968    <hidden>
    SLICE_X50Y167        RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.907     2.071    <hidden>
    SLICE_X50Y167        RAMS32                                       r  <hidden>
                         clock pessimism             -0.484     1.588    
    SLICE_X50Y167        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.897    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         net_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_2_1/DRPCLK     n/a            4.000         10.000      6.000      PCIE_X0Y0      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y27   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y24   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y23   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y22   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y19   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y21   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y19   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y21   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y18   <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y166  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y166  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y166  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y166  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y166  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y166  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y166  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y166  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y166  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y166  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y166  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y166  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y166  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y166  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y166  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y166  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y166  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y166  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y166  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y166  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  net_ft601_clk
  To Clock:  net_ft601_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 ft601_txe_n
                            (input port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][29]/D
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 2.070ns (35.661%)  route 3.735ns (64.339%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 14.357 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    AA19                                              0.000     7.000 f  ft601_txe_n (IN)
                         net (fo=0)                   0.000     7.000    ft601_txe_n
    AA19                 IBUF (Prop_ibuf_I_O)         1.482     8.482 f  ft601_txe_n_IBUF_inst/O
                         net (fo=4, routed)           0.673     9.155    i_pcileech_com/i_pcileech_ft601/ft601_txe_n_IBUF
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.105     9.260 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.586     9.846    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I1_O)        0.105     9.951 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.406    10.357    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X0Y82          LUT5 (Prop_lut5_I1_O)        0.108    10.465 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.097    11.562    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X1Y107         LUT3 (Prop_lut3_I1_O)        0.270    11.832 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][29]_i_1/O
                         net (fo=1, routed)           0.973    12.805    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][29]_i_1_n_0
    OLOGIC_X0Y131        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.307    14.357    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y131        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][29]/C
                         clock pessimism              0.000    14.357    
                         clock uncertainty           -0.035    14.322    
    OLOGIC_X0Y131        FDSE (Setup_fdse_C_D)       -0.877    13.445    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][29]
  -------------------------------------------------------------------
                         required time                         13.445    
                         arrival time                         -12.805    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 ft601_txe_n
                            (input port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][30]/D
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.803ns  (logic 2.072ns (35.709%)  route 3.731ns (64.291%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    AA19                                              0.000     7.000 f  ft601_txe_n (IN)
                         net (fo=0)                   0.000     7.000    ft601_txe_n
    AA19                 IBUF (Prop_ibuf_I_O)         1.482     8.482 f  ft601_txe_n_IBUF_inst/O
                         net (fo=4, routed)           0.673     9.155    i_pcileech_com/i_pcileech_ft601/ft601_txe_n_IBUF
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.105     9.260 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.586     9.846    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I1_O)        0.105     9.951 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.406    10.357    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X0Y82          LUT5 (Prop_lut5_I1_O)        0.108    10.465 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.090    11.555    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X3Y107         LUT3 (Prop_lut3_I1_O)        0.272    11.827 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][30]_i_1/O
                         net (fo=1, routed)           0.976    12.803    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][30]_i_1_n_0
    OLOGIC_X0Y129        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.304    14.354    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y129        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][30]/C
                         clock pessimism              0.000    14.354    
                         clock uncertainty           -0.035    14.319    
    OLOGIC_X0Y129        FDSE (Setup_fdse_C_D)       -0.870    13.449    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][30]
  -------------------------------------------------------------------
                         required time                         13.449    
                         arrival time                         -12.803    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 ft601_txe_n
                            (input port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 2.070ns (35.817%)  route 3.710ns (64.183%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 14.360 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    AA19                                              0.000     7.000 f  ft601_txe_n (IN)
                         net (fo=0)                   0.000     7.000    ft601_txe_n
    AA19                 IBUF (Prop_ibuf_I_O)         1.482     8.482 f  ft601_txe_n_IBUF_inst/O
                         net (fo=4, routed)           0.673     9.155    i_pcileech_com/i_pcileech_ft601/ft601_txe_n_IBUF
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.105     9.260 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.586     9.846    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I1_O)        0.105     9.951 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.406    10.357    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X0Y82          LUT5 (Prop_lut5_I1_O)        0.108    10.465 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          0.504    10.969    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X3Y82          LUT3 (Prop_lut3_I1_O)        0.270    11.239 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][27]_i_1/O
                         net (fo=1, routed)           1.541    12.780    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][27]_i_1_n_0
    OLOGIC_X0Y136        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.310    14.360    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y136        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][27]/C
                         clock pessimism              0.000    14.360    
                         clock uncertainty           -0.035    14.325    
    OLOGIC_X0Y136        FDRE (Setup_fdre_C_D)       -0.869    13.456    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][27]
  -------------------------------------------------------------------
                         required time                         13.456    
                         arrival time                         -12.780    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        8.853ns  (logic 2.125ns (24.003%)  route 6.728ns (75.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 14.299 - 10.000 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.472     4.681    <hidden>
    RAMB36_X3Y27         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     6.806 r  <hidden>
                         net (fo=128, routed)         6.728    13.534    <hidden>
    SLICE_X62Y102        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.248    14.299    <hidden>
    SLICE_X62Y102        RAMD64E                                      r  <hidden>
                         clock pessimism              0.224    14.523    
                         clock uncertainty           -0.035    14.487    
    SLICE_X62Y102        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.270    14.217    <hidden>
  -------------------------------------------------------------------
                         required time                         14.217    
                         arrival time                         -13.534    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 2.125ns (23.672%)  route 6.852ns (76.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 14.461 - 10.000 ) 
    Source Clock Delay      (SCD):    4.597ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.388     4.597    <hidden>
    RAMB36_X1Y26         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     6.722 r  <hidden>
                         net (fo=128, routed)         6.852    13.574    <hidden>
    SLICE_X8Y166         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.411    14.461    <hidden>
    SLICE_X8Y166         RAMD64E                                      r  <hidden>
                         clock pessimism              0.165    14.626    
                         clock uncertainty           -0.035    14.591    
    SLICE_X8Y166         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.275    14.316    <hidden>
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                         -13.574    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        8.969ns  (logic 2.125ns (23.694%)  route 6.844ns (76.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 14.461 - 10.000 ) 
    Source Clock Delay      (SCD):    4.597ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.388     4.597    <hidden>
    RAMB36_X1Y26         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     6.722 r  <hidden>
                         net (fo=128, routed)         6.844    13.566    <hidden>
    SLICE_X10Y167        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.411    14.461    <hidden>
    SLICE_X10Y167        RAMD64E                                      r  <hidden>
                         clock pessimism              0.165    14.626    
                         clock uncertainty           -0.035    14.591    
    SLICE_X10Y167        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.275    14.316    <hidden>
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                         -13.566    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 ft601_txe_n
                            (input port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.665ns  (logic 2.090ns (36.898%)  route 3.575ns (63.102%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 14.357 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    AA19                                              0.000     7.000 f  ft601_txe_n (IN)
                         net (fo=0)                   0.000     7.000    ft601_txe_n
    AA19                 IBUF (Prop_ibuf_I_O)         1.482     8.482 f  ft601_txe_n_IBUF_inst/O
                         net (fo=4, routed)           0.673     9.155    i_pcileech_com/i_pcileech_ft601/ft601_txe_n_IBUF
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.105     9.260 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.586     9.846    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I1_O)        0.105     9.951 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.406    10.357    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X0Y82          LUT5 (Prop_lut5_I1_O)        0.108    10.465 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          0.534    10.999    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X4Y82          LUT3 (Prop_lut3_I1_O)        0.290    11.289 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][28]_i_1/O
                         net (fo=1, routed)           1.375    12.665    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][28]_i_1_n_0
    OLOGIC_X0Y132        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.307    14.357    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y132        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][28]/C
                         clock pessimism              0.000    14.357    
                         clock uncertainty           -0.035    14.322    
    OLOGIC_X0Y132        FDRE (Setup_fdre_C_D)       -0.870    13.452    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][28]
  -------------------------------------------------------------------
                         required time                         13.452    
                         arrival time                         -12.665    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 ft601_txe_n
                            (input port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][25]/D
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.830ns  (logic 2.067ns (35.456%)  route 3.763ns (64.544%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 14.360 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    AA19                                              0.000     7.000 f  ft601_txe_n (IN)
                         net (fo=0)                   0.000     7.000    ft601_txe_n
    AA19                 IBUF (Prop_ibuf_I_O)         1.482     8.482 f  ft601_txe_n_IBUF_inst/O
                         net (fo=4, routed)           0.673     9.155    i_pcileech_com/i_pcileech_ft601/ft601_txe_n_IBUF
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.105     9.260 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.586     9.846    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I1_O)        0.105     9.951 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.406    10.357    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X0Y82          LUT5 (Prop_lut5_I1_O)        0.108    10.465 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          0.527    10.992    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X5Y82          LUT3 (Prop_lut3_I1_O)        0.267    11.259 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][25]_i_1/O
                         net (fo=1, routed)           1.571    12.830    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][25]_i_1_n_0
    OLOGIC_X0Y135        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.310    14.360    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y135        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][25]/C
                         clock pessimism              0.000    14.360    
                         clock uncertainty           -0.035    14.325    
    OLOGIC_X0Y135        FDSE (Setup_fdse_C_D)       -0.707    13.618    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][25]
  -------------------------------------------------------------------
                         required time                         13.618    
                         arrival time                         -12.830    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 ft601_txe_n
                            (input port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][21]/D
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 2.067ns (35.628%)  route 3.735ns (64.372%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    AA19                                              0.000     7.000 f  ft601_txe_n (IN)
                         net (fo=0)                   0.000     7.000    ft601_txe_n
    AA19                 IBUF (Prop_ibuf_I_O)         1.482     8.482 f  ft601_txe_n_IBUF_inst/O
                         net (fo=4, routed)           0.673     9.155    i_pcileech_com/i_pcileech_ft601/ft601_txe_n_IBUF
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.105     9.260 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.586     9.846    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I1_O)        0.105     9.951 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.406    10.357    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X0Y82          LUT5 (Prop_lut5_I1_O)        0.108    10.465 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.097    11.562    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X1Y107         LUT3 (Prop_lut3_I1_O)        0.267    11.829 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][21]_i_1/O
                         net (fo=1, routed)           0.973    12.802    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][21]_i_1_n_0
    OLOGIC_X0Y130        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.304    14.354    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y130        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][21]/C
                         clock pessimism              0.000    14.354    
                         clock uncertainty           -0.035    14.319    
    OLOGIC_X0Y130        FDSE (Setup_fdse_C_D)       -0.707    13.612    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][21]
  -------------------------------------------------------------------
                         required time                         13.612    
                         arrival time                         -12.802    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 ft601_txe_n
                            (input port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.804ns  (logic 2.067ns (35.617%)  route 3.737ns (64.383%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 14.360 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    AA19                                              0.000     7.000 f  ft601_txe_n (IN)
                         net (fo=0)                   0.000     7.000    ft601_txe_n
    AA19                 IBUF (Prop_ibuf_I_O)         1.482     8.482 f  ft601_txe_n_IBUF_inst/O
                         net (fo=4, routed)           0.673     9.155    i_pcileech_com/i_pcileech_ft601/ft601_txe_n_IBUF
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.105     9.260 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.586     9.846    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I1_O)        0.105     9.951 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.406    10.357    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X0Y82          LUT5 (Prop_lut5_I1_O)        0.108    10.465 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          0.534    10.999    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X4Y82          LUT3 (Prop_lut3_I1_O)        0.267    11.266 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][24]_i_1/O
                         net (fo=1, routed)           1.537    12.804    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][24]_i_1_n_0
    OLOGIC_X0Y134        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.310    14.360    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y134        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][24]/C
                         clock pessimism              0.000    14.360    
                         clock uncertainty           -0.035    14.325    
    OLOGIC_X0Y134        FDRE (Setup_fdre_C_D)       -0.707    13.618    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][24]
  -------------------------------------------------------------------
                         required time                         13.618    
                         arrival time                         -12.804    
  -------------------------------------------------------------------
                         slack                                  0.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.598%)  route 0.267ns (65.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.596     1.518    <hidden>
    SLICE_X7Y141         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  <hidden>
                         net (fo=320, routed)         0.267     1.926    <hidden>
    SLICE_X2Y142         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.870     2.037    <hidden>
    SLICE_X2Y142         RAMD64E                                      r  <hidden>
                         clock pessimism             -0.479     1.558    
    SLICE_X2Y142         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.868    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.598%)  route 0.267ns (65.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.596     1.518    <hidden>
    SLICE_X7Y141         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  <hidden>
                         net (fo=320, routed)         0.267     1.926    <hidden>
    SLICE_X2Y142         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.870     2.037    <hidden>
    SLICE_X2Y142         RAMD64E                                      r  <hidden>
                         clock pessimism             -0.479     1.558    
    SLICE_X2Y142         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.868    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.598%)  route 0.267ns (65.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.596     1.518    <hidden>
    SLICE_X7Y141         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  <hidden>
                         net (fo=320, routed)         0.267     1.926    <hidden>
    SLICE_X2Y142         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.870     2.037    <hidden>
    SLICE_X2Y142         RAMD64E                                      r  <hidden>
                         clock pessimism             -0.479     1.558    
    SLICE_X2Y142         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.868    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.598%)  route 0.267ns (65.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.596     1.518    <hidden>
    SLICE_X7Y141         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  <hidden>
                         net (fo=320, routed)         0.267     1.926    <hidden>
    SLICE_X2Y142         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.870     2.037    <hidden>
    SLICE_X2Y142         RAMD64E                                      r  <hidden>
                         clock pessimism             -0.479     1.558    
    SLICE_X2Y142         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.868    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.591%)  route 0.267ns (65.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.556     1.478    <hidden>
    SLICE_X57Y137        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y137        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  <hidden>
                         net (fo=320, routed)         0.267     1.886    <hidden>
    SLICE_X54Y138        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.826     1.993    <hidden>
    SLICE_X54Y138        RAMD64E                                      r  <hidden>
                         clock pessimism             -0.479     1.514    
    SLICE_X54Y138        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.824    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.591%)  route 0.267ns (65.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.556     1.478    <hidden>
    SLICE_X57Y137        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y137        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  <hidden>
                         net (fo=320, routed)         0.267     1.886    <hidden>
    SLICE_X54Y138        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.826     1.993    <hidden>
    SLICE_X54Y138        RAMD64E                                      r  <hidden>
                         clock pessimism             -0.479     1.514    
    SLICE_X54Y138        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.824    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.591%)  route 0.267ns (65.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.556     1.478    <hidden>
    SLICE_X57Y137        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y137        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  <hidden>
                         net (fo=320, routed)         0.267     1.886    <hidden>
    SLICE_X54Y138        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.826     1.993    <hidden>
    SLICE_X54Y138        RAMD64E                                      r  <hidden>
                         clock pessimism             -0.479     1.514    
    SLICE_X54Y138        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.824    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.591%)  route 0.267ns (65.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.556     1.478    <hidden>
    SLICE_X57Y137        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y137        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  <hidden>
                         net (fo=320, routed)         0.267     1.886    <hidden>
    SLICE_X54Y138        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.826     1.993    <hidden>
    SLICE_X54Y138        RAMD64E                                      r  <hidden>
                         clock pessimism             -0.479     1.514    
    SLICE_X54Y138        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.824    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.174%)  route 0.272ns (65.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.561     1.483    <hidden>
    SLICE_X44Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  <hidden>
                         net (fo=320, routed)         0.272     1.896    <hidden>
    SLICE_X46Y107        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.830     1.997    <hidden>
    SLICE_X46Y107        RAMD64E                                      r  <hidden>
                         clock pessimism             -0.479     1.518    
    SLICE_X46Y107        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.827    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.174%)  route 0.272ns (65.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.561     1.483    <hidden>
    SLICE_X44Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  <hidden>
                         net (fo=320, routed)         0.272     1.896    <hidden>
    SLICE_X46Y107        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.830     1.997    <hidden>
    SLICE_X46Y107        RAMD64E                                      r  <hidden>
                         clock pessimism             -0.479     1.518    
    SLICE_X46Y107        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.827    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         net_ft601_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ft601_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y27   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y24   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y23   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y22   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y19   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y21   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y19   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y21   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y18   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y20   <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X10Y129  <hidden>
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X10Y129  <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X10Y129  <hidden>
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X10Y129  <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X10Y129  <hidden>
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X10Y129  <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X10Y129  <hidden>
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X10Y129  <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y116  <hidden>
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y116  <hidden>
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X10Y129  <hidden>
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X10Y129  <hidden>
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X10Y129  <hidden>
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X10Y129  <hidden>
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X10Y129  <hidden>
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X10Y129  <hidden>
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X10Y129  <hidden>
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X10Y129  <hidden>
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y116  <hidden>
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y116  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  pcie_sys_clk_p
  To Clock:  pcie_sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        7.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.764ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 1.598ns (71.695%)  route 0.631ns (28.305%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 12.640 - 10.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.416     3.771    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y160        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y160        FDRE (Prop_fdre_C_Q)         0.379     4.150 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[5]/Q
                         net (fo=1, routed)           0.631     4.781    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[5]
    SLICE_X61Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.343 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.343    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.441 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X61Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.539 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X61Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.637 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.637    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_0
    SLICE_X61Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.735 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.735    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_0
    SLICE_X61Y165        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.000 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.000    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]_i_1_n_6
    SLICE_X61Y165        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.222    12.640    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y165        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/C
                         clock pessimism              1.100    13.740    
                         clock uncertainty           -0.035    13.705    
    SLICE_X61Y165        FDRE (Setup_fdre_C_D)        0.059    13.764    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]
  -------------------------------------------------------------------
                         required time                         13.764    
                         arrival time                          -6.000    
  -------------------------------------------------------------------
                         slack                                  7.764    

Slack (MET) :             7.848ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 1.514ns (70.587%)  route 0.631ns (29.413%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 12.640 - 10.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.416     3.771    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y160        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y160        FDRE (Prop_fdre_C_Q)         0.379     4.150 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[5]/Q
                         net (fo=1, routed)           0.631     4.781    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[5]
    SLICE_X61Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.343 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.343    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.441 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X61Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.539 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X61Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.637 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.637    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_0
    SLICE_X61Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.735 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.735    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_0
    SLICE_X61Y165        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.916 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.916    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]_i_1_n_7
    SLICE_X61Y165        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.222    12.640    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y165        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]/C
                         clock pessimism              1.100    13.740    
                         clock uncertainty           -0.035    13.705    
    SLICE_X61Y165        FDRE (Setup_fdre_C_D)        0.059    13.764    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]
  -------------------------------------------------------------------
                         required time                         13.764    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                  7.848    

Slack (MET) :             7.863ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 1.500ns (70.393%)  route 0.631ns (29.607%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.416     3.771    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y160        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y160        FDRE (Prop_fdre_C_Q)         0.379     4.150 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[5]/Q
                         net (fo=1, routed)           0.631     4.781    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[5]
    SLICE_X61Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.343 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.343    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.441 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X61Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.539 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X61Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.637 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.637    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_0
    SLICE_X61Y164        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.902 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.902    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_6
    SLICE_X61Y164        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.223    12.641    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y164        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[21]/C
                         clock pessimism              1.100    13.741    
                         clock uncertainty           -0.035    13.706    
    SLICE_X61Y164        FDRE (Setup_fdre_C_D)        0.059    13.765    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[21]
  -------------------------------------------------------------------
                         required time                         13.765    
                         arrival time                          -5.902    
  -------------------------------------------------------------------
                         slack                                  7.863    

Slack (MET) :             7.868ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 1.495ns (70.324%)  route 0.631ns (29.676%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.416     3.771    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y160        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y160        FDRE (Prop_fdre_C_Q)         0.379     4.150 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[5]/Q
                         net (fo=1, routed)           0.631     4.781    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[5]
    SLICE_X61Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.343 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.343    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.441 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X61Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.539 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X61Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.637 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.637    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_0
    SLICE_X61Y164        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.897 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.897    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_4
    SLICE_X61Y164        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.223    12.641    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y164        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/C
                         clock pessimism              1.100    13.741    
                         clock uncertainty           -0.035    13.706    
    SLICE_X61Y164        FDRE (Setup_fdre_C_D)        0.059    13.765    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]
  -------------------------------------------------------------------
                         required time                         13.765    
                         arrival time                          -5.897    
  -------------------------------------------------------------------
                         slack                                  7.868    

Slack (MET) :             7.928ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 1.435ns (69.462%)  route 0.631ns (30.538%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.416     3.771    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y160        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y160        FDRE (Prop_fdre_C_Q)         0.379     4.150 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[5]/Q
                         net (fo=1, routed)           0.631     4.781    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[5]
    SLICE_X61Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.343 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.343    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.441 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X61Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.539 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X61Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.637 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.637    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_0
    SLICE_X61Y164        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.837 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.837    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_5
    SLICE_X61Y164        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.223    12.641    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y164        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[22]/C
                         clock pessimism              1.100    13.741    
                         clock uncertainty           -0.035    13.706    
    SLICE_X61Y164        FDRE (Setup_fdre_C_D)        0.059    13.765    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[22]
  -------------------------------------------------------------------
                         required time                         13.765    
                         arrival time                          -5.837    
  -------------------------------------------------------------------
                         slack                                  7.928    

Slack (MET) :             7.947ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 1.416ns (69.178%)  route 0.631ns (30.822%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.416     3.771    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y160        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y160        FDRE (Prop_fdre_C_Q)         0.379     4.150 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[5]/Q
                         net (fo=1, routed)           0.631     4.781    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[5]
    SLICE_X61Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.343 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.343    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.441 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X61Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.539 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X61Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.637 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.637    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_0
    SLICE_X61Y164        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.818 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.818    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_7
    SLICE_X61Y164        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.223    12.641    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y164        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]/C
                         clock pessimism              1.100    13.741    
                         clock uncertainty           -0.035    13.706    
    SLICE_X61Y164        FDRE (Setup_fdre_C_D)        0.059    13.765    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]
  -------------------------------------------------------------------
                         required time                         13.765    
                         arrival time                          -5.818    
  -------------------------------------------------------------------
                         slack                                  7.947    

Slack (MET) :             7.962ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        2.033ns  (logic 1.402ns (68.966%)  route 0.631ns (31.034%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.416     3.771    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y160        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y160        FDRE (Prop_fdre_C_Q)         0.379     4.150 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[5]/Q
                         net (fo=1, routed)           0.631     4.781    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[5]
    SLICE_X61Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.343 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.343    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.441 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X61Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.539 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X61Y163        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.804 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.804    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_6
    SLICE_X61Y163        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.224    12.642    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y163        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[17]/C
                         clock pessimism              1.100    13.742    
                         clock uncertainty           -0.035    13.707    
    SLICE_X61Y163        FDRE (Setup_fdre_C_D)        0.059    13.766    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[17]
  -------------------------------------------------------------------
                         required time                         13.766    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                  7.962    

Slack (MET) :             7.967ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 1.397ns (68.890%)  route 0.631ns (31.110%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.416     3.771    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y160        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y160        FDRE (Prop_fdre_C_Q)         0.379     4.150 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[5]/Q
                         net (fo=1, routed)           0.631     4.781    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[5]
    SLICE_X61Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.343 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.343    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.441 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X61Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.539 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X61Y163        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.799 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.799    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_4
    SLICE_X61Y163        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.224    12.642    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y163        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/C
                         clock pessimism              1.100    13.742    
                         clock uncertainty           -0.035    13.707    
    SLICE_X61Y163        FDRE (Setup_fdre_C_D)        0.059    13.766    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]
  -------------------------------------------------------------------
                         required time                         13.766    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  7.967    

Slack (MET) :             8.027ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 1.337ns (67.941%)  route 0.631ns (32.059%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.416     3.771    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y160        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y160        FDRE (Prop_fdre_C_Q)         0.379     4.150 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[5]/Q
                         net (fo=1, routed)           0.631     4.781    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[5]
    SLICE_X61Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.343 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.343    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.441 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X61Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.539 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X61Y163        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.739 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.739    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_5
    SLICE_X61Y163        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.224    12.642    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y163        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[18]/C
                         clock pessimism              1.100    13.742    
                         clock uncertainty           -0.035    13.707    
    SLICE_X61Y163        FDRE (Setup_fdre_C_D)        0.059    13.766    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[18]
  -------------------------------------------------------------------
                         required time                         13.766    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                  8.027    

Slack (MET) :             8.046ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 1.318ns (67.629%)  route 0.631ns (32.372%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.416     3.771    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y160        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y160        FDRE (Prop_fdre_C_Q)         0.379     4.150 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[5]/Q
                         net (fo=1, routed)           0.631     4.781    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[5]
    SLICE_X61Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.343 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.343    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.441 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.441    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X61Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.539 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X61Y163        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.720 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.720    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_7
    SLICE_X61Y163        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.224    12.642    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y163        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]/C
                         clock pessimism              1.100    13.742    
                         clock uncertainty           -0.035    13.707    
    SLICE_X61Y163        FDRE (Setup_fdre_C_D)        0.059    13.766    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]
  -------------------------------------------------------------------
                         required time                         13.766    
                         arrival time                          -5.720    
  -------------------------------------------------------------------
                         slack                                  8.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.494     0.935    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.961 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.655     1.616    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X80Y172        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y172        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.948 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.948    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X80Y172        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.530     1.262    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.291 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.928     2.219    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X80Y172        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.603     1.616    
    SLICE_X80Y172        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.733    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.494     0.935    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.961 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.663     1.624    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X80Y188        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y188        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.956 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.956    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X80Y188        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.530     1.262    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.291 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.939     2.230    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X80Y188        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.606     1.624    
    SLICE_X80Y188        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.741    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.494     0.935    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.961 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.663     1.624    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X80Y188        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y188        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.955 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.955    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X80Y188        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.530     1.262    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.291 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.939     2.230    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X80Y188        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.606     1.624    
    SLICE_X80Y188        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.739    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.494     0.935    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.961 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.655     1.616    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X80Y172        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y172        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.947 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.947    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X80Y172        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.530     1.262    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.291 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.928     2.219    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X80Y172        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.603     1.616    
    SLICE_X80Y172        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.731    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.494     0.935    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.961 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.663     1.624    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X80Y188        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y188        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.956 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.956    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X80Y188        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.530     1.262    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.291 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.939     2.230    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X80Y188        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.606     1.624    
    SLICE_X80Y188        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.733    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.499     0.940    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y159        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y159        FDRE (Prop_fdre_C_Q)         0.141     1.081 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[3]/Q
                         net (fo=1, routed)           0.107     1.188    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[3]
    SLICE_X61Y159        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.296 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.296    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_4
    SLICE_X61Y159        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.774     1.506    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y159        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[3]/C
                         clock pessimism             -0.566     0.940    
    SLICE_X61Y159        FDRE (Hold_fdre_C_D)         0.105     1.045    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.497     0.938    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y162        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y162        FDRE (Prop_fdre_C_Q)         0.141     1.079 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]/Q
                         net (fo=1, routed)           0.107     1.186    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[15]
    SLICE_X61Y162        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.294 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.294    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_4
    SLICE_X61Y162        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.771     1.503    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y162        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]/C
                         clock pessimism             -0.565     0.938    
    SLICE_X61Y162        FDRE (Hold_fdre_C_D)         0.105     1.043    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.496     0.937    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y163        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y163        FDRE (Prop_fdre_C_Q)         0.141     1.078 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/Q
                         net (fo=1, routed)           0.107     1.185    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[19]
    SLICE_X61Y163        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.293 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.293    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_4
    SLICE_X61Y163        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.770     1.502    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y163        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/C
                         clock pessimism             -0.565     0.937    
    SLICE_X61Y163        FDRE (Hold_fdre_C_D)         0.105     1.042    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.496     0.937    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y164        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y164        FDRE (Prop_fdre_C_Q)         0.141     1.078 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/Q
                         net (fo=1, routed)           0.107     1.185    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[23]
    SLICE_X61Y164        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.293 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.293    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_4
    SLICE_X61Y164        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.770     1.502    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y164        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/C
                         clock pessimism             -0.565     0.937    
    SLICE_X61Y164        FDRE (Hold_fdre_C_D)         0.105     1.042    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.498     0.939    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y161        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y161        FDRE (Prop_fdre_C_Q)         0.141     1.080 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]/Q
                         net (fo=1, routed)           0.107     1.187    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[11]
    SLICE_X61Y161        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.295 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.295    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_4
    SLICE_X61Y161        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.773     1.505    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y161        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]/C
                         clock pessimism             -0.566     0.939    
    SLICE_X61Y161        FDRE (Hold_fdre_C_D)         0.105     1.044    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_sys_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_clk_p }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     BUFG/I                  n/a            1.592         10.000      8.408      BUFGCTRL_X0Y18     i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/I
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538         10.000      8.462      GTPE2_COMMON_X0Y1  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.408         10.000      8.592      IBUFDS_GTE2_X0Y3   i_pcileech_pcie_a7/refclk_ibuf/I
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X61Y159      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X61Y161      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[10]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X61Y161      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X61Y162      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X61Y162      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[13]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X61Y162      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[14]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X61Y162      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]/C
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y188      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y188      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y188      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y188      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y188      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y188      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y188      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y188      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  net_clk

Setup :            0  Failing Endpoints,  Worst Slack      998.756ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.756ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.044ns  (logic 0.398ns (38.126%)  route 0.646ns (61.874%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y169         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X8Y169         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  <hidden>
                         net (fo=1, routed)           0.646     1.044    <hidden>
    SLICE_X4Y166         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X4Y166         FDRE (Setup_fdre_C_D)       -0.200   999.800    <hidden>
  -------------------------------------------------------------------
                         required time                        999.800    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                998.756    

Slack (MET) :             998.791ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.128ns  (logic 0.379ns (33.587%)  route 0.749ns (66.413%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y168        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X61Y168        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.749     1.128    <hidden>
    SLICE_X61Y169        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X61Y169        FDRE (Setup_fdre_C_D)       -0.081   999.919    <hidden>
  -------------------------------------------------------------------
                         required time                        999.919    
                         arrival time                          -1.128    
  -------------------------------------------------------------------
                         slack                                998.791    

Slack (MET) :             998.815ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.976ns  (logic 0.348ns (35.664%)  route 0.628ns (64.336%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y151        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X37Y151        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.628     0.976    <hidden>
    SLICE_X36Y151        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X36Y151        FDRE (Setup_fdre_C_D)       -0.209   999.791    <hidden>
  -------------------------------------------------------------------
                         required time                        999.791    
                         arrival time                          -0.976    
  -------------------------------------------------------------------
                         slack                                998.815    

Slack (MET) :             998.829ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.096ns  (logic 0.433ns (39.503%)  route 0.663ns (60.497%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y169         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X8Y169         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  <hidden>
                         net (fo=1, routed)           0.663     1.096    <hidden>
    SLICE_X4Y166         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X4Y166         FDRE (Setup_fdre_C_D)       -0.075   999.925    <hidden>
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                998.829    

Slack (MET) :             998.955ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.836ns  (logic 0.348ns (41.650%)  route 0.488ns (58.350%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y150        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X41Y150        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.488     0.836    <hidden>
    SLICE_X40Y150        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X40Y150        FDRE (Setup_fdre_C_D)       -0.210   999.790    <hidden>
  -------------------------------------------------------------------
                         required time                        999.790    
                         arrival time                          -0.836    
  -------------------------------------------------------------------
                         slack                                998.955    

Slack (MET) :             998.980ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.808ns  (logic 0.348ns (43.080%)  route 0.460ns (56.920%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y161        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X48Y161        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.460     0.808    <hidden>
    SLICE_X49Y161        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X49Y161        FDRE (Setup_fdre_C_D)       -0.212   999.788    <hidden>
  -------------------------------------------------------------------
                         required time                        999.788    
                         arrival time                          -0.808    
  -------------------------------------------------------------------
                         slack                                998.980    

Slack (MET) :             998.989ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.852ns  (logic 0.398ns (46.734%)  route 0.454ns (53.266%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y173        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X14Y173        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  <hidden>
                         net (fo=1, routed)           0.454     0.852    <hidden>
    SLICE_X12Y173        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X12Y173        FDRE (Setup_fdre_C_D)       -0.159   999.841    <hidden>
  -------------------------------------------------------------------
                         required time                        999.841    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                998.989    

Slack (MET) :             998.990ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.801ns  (logic 0.348ns (43.421%)  route 0.453ns (56.579%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y151        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X37Y151        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.453     0.801    <hidden>
    SLICE_X36Y151        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X36Y151        FDRE (Setup_fdre_C_D)       -0.208   999.792    <hidden>
  -------------------------------------------------------------------
                         required time                        999.792    
                         arrival time                          -0.801    
  -------------------------------------------------------------------
                         slack                                998.990    

Slack (MET) :             999.023ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.948ns  (logic 0.433ns (45.696%)  route 0.515ns (54.304%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y173        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X14Y173        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  <hidden>
                         net (fo=1, routed)           0.515     0.948    <hidden>
    SLICE_X14Y175        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X14Y175        FDRE (Setup_fdre_C_D)       -0.029   999.971    <hidden>
  -------------------------------------------------------------------
                         required time                        999.971    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                999.023    

Slack (MET) :             999.032ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.759ns  (logic 0.348ns (45.866%)  route 0.411ns (54.134%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y151        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X39Y151        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.411     0.759    <hidden>
    SLICE_X36Y152        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X36Y152        FDRE (Setup_fdre_C_D)       -0.209   999.791    <hidden>
  -------------------------------------------------------------------
                         required time                        999.791    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                999.032    





---------------------------------------------------------------------------------------------------
From Clock:  net_ft601_clk
  To Clock:  net_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.835ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.835ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.958ns  (logic 0.348ns (36.313%)  route 0.610ns (63.687%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y135                                     0.000     0.000 r  <hidden>
    SLICE_X77Y135        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.610     0.958    <hidden>
    SLICE_X77Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X77Y136        FDRE (Setup_fdre_C_D)       -0.207     9.793    <hidden>
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -0.958    
  -------------------------------------------------------------------
                         slack                                  8.835    

Slack (MET) :             8.987ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.857ns  (logic 0.398ns (46.435%)  route 0.459ns (53.565%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y135                                     0.000     0.000 r  <hidden>
    SLICE_X74Y135        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  <hidden>
                         net (fo=1, routed)           0.459     0.857    <hidden>
    SLICE_X74Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X74Y136        FDRE (Setup_fdre_C_D)       -0.156     9.844    <hidden>
  -------------------------------------------------------------------
                         required time                          9.844    
                         arrival time                          -0.857    
  -------------------------------------------------------------------
                         slack                                  8.987    

Slack (MET) :             8.989ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.841ns  (logic 0.348ns (41.364%)  route 0.493ns (58.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y135                                     0.000     0.000 r  <hidden>
    SLICE_X77Y135        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.493     0.841    <hidden>
    SLICE_X76Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X76Y135        FDRE (Setup_fdre_C_D)       -0.170     9.830    <hidden>
  -------------------------------------------------------------------
                         required time                          9.830    
                         arrival time                          -0.841    
  -------------------------------------------------------------------
                         slack                                  8.989    

Slack (MET) :             9.030ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.897ns  (logic 0.379ns (42.237%)  route 0.518ns (57.763%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y160                                      0.000     0.000 r  <hidden>
    SLICE_X0Y160         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.518     0.897    <hidden>
    SLICE_X1Y160         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y160         FDRE (Setup_fdre_C_D)       -0.073     9.927    <hidden>
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                  9.030    

Slack (MET) :             9.038ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.801ns  (logic 0.398ns (49.717%)  route 0.403ns (50.283%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y135                                     0.000     0.000 r  <hidden>
    SLICE_X74Y135        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  <hidden>
                         net (fo=1, routed)           0.403     0.801    <hidden>
    SLICE_X74Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X74Y136        FDRE (Setup_fdre_C_D)       -0.161     9.839    <hidden>
  -------------------------------------------------------------------
                         required time                          9.839    
                         arrival time                          -0.801    
  -------------------------------------------------------------------
                         slack                                  9.038    

Slack (MET) :             9.066ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.859ns  (logic 0.379ns (44.116%)  route 0.480ns (55.884%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y135                                     0.000     0.000 r  <hidden>
    SLICE_X77Y135        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.480     0.859    <hidden>
    SLICE_X77Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X77Y136        FDRE (Setup_fdre_C_D)       -0.075     9.925    <hidden>
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                  9.066    

Slack (MET) :             9.070ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.721ns  (logic 0.348ns (48.233%)  route 0.373ns (51.767%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y159                                      0.000     0.000 r  <hidden>
    SLICE_X3Y159         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.373     0.721    <hidden>
    SLICE_X4Y159         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y159         FDRE (Setup_fdre_C_D)       -0.209     9.791    <hidden>
  -------------------------------------------------------------------
                         required time                          9.791    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                  9.070    

Slack (MET) :             9.102ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.823ns  (logic 0.379ns (46.036%)  route 0.444ns (53.964%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y135                                     0.000     0.000 r  <hidden>
    SLICE_X77Y135        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.444     0.823    <hidden>
    SLICE_X75Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X75Y136        FDRE (Setup_fdre_C_D)       -0.075     9.925    <hidden>
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.823    
  -------------------------------------------------------------------
                         slack                                  9.102    

Slack (MET) :             9.110ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.724ns  (logic 0.348ns (48.049%)  route 0.376ns (51.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133                                     0.000     0.000 r  <hidden>
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.376     0.724    <hidden>
    SLICE_X74Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X74Y133        FDRE (Setup_fdre_C_D)       -0.166     9.834    <hidden>
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                  9.110    

Slack (MET) :             9.158ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.811ns  (logic 0.433ns (53.407%)  route 0.378ns (46.593%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y135                                     0.000     0.000 r  <hidden>
    SLICE_X74Y135        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  <hidden>
                         net (fo=1, routed)           0.378     0.811    <hidden>
    SLICE_X74Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X74Y136        FDRE (Setup_fdre_C_D)       -0.031     9.969    <hidden>
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                  9.158    





---------------------------------------------------------------------------------------------------
From Clock:  net_clk
  To Clock:  net_ft601_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.694ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.694ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.096ns  (logic 0.348ns (31.759%)  route 0.748ns (68.241%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y159                                      0.000     0.000 r  <hidden>
    SLICE_X4Y159         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.748     1.096    <hidden>
    SLICE_X3Y159         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y159         FDRE (Setup_fdre_C_D)       -0.210     9.790    <hidden>
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                  8.694    

Slack (MET) :             8.814ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.030ns  (logic 0.398ns (38.624%)  route 0.632ns (61.376%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y131                                     0.000     0.000 r  <hidden>
    SLICE_X70Y131        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  <hidden>
                         net (fo=1, routed)           0.632     1.030    <hidden>
    SLICE_X70Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X70Y132        FDRE (Setup_fdre_C_D)       -0.156     9.844    <hidden>
  -------------------------------------------------------------------
                         required time                          9.844    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                  8.814    

Slack (MET) :             8.870ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.055ns  (logic 0.433ns (41.052%)  route 0.622ns (58.948%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y130                                     0.000     0.000 r  <hidden>
    SLICE_X70Y130        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  <hidden>
                         net (fo=1, routed)           0.622     1.055    <hidden>
    SLICE_X69Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X69Y130        FDRE (Setup_fdre_C_D)       -0.075     9.925    <hidden>
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  8.870    

Slack (MET) :             8.956ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.971ns  (logic 0.379ns (39.018%)  route 0.592ns (60.982%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y132                                     0.000     0.000 r  <hidden>
    SLICE_X63Y132        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.592     0.971    <hidden>
    SLICE_X61Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y132        FDRE (Setup_fdre_C_D)       -0.073     9.927    <hidden>
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  8.956    

Slack (MET) :             8.971ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.822ns  (logic 0.348ns (42.316%)  route 0.474ns (57.684%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y132                                     0.000     0.000 r  <hidden>
    SLICE_X63Y132        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.474     0.822    <hidden>
    SLICE_X64Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y131        FDRE (Setup_fdre_C_D)       -0.207     9.793    <hidden>
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  8.971    

Slack (MET) :             9.044ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.754ns  (logic 0.398ns (52.813%)  route 0.356ns (47.187%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y130                                     0.000     0.000 r  <hidden>
    SLICE_X70Y130        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  <hidden>
                         net (fo=1, routed)           0.356     0.754    <hidden>
    SLICE_X71Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X71Y131        FDRE (Setup_fdre_C_D)       -0.202     9.798    <hidden>
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                  9.044    

Slack (MET) :             9.061ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.736ns  (logic 0.398ns (54.092%)  route 0.338ns (45.908%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y131                                     0.000     0.000 r  <hidden>
    SLICE_X70Y131        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  <hidden>
                         net (fo=1, routed)           0.338     0.736    <hidden>
    SLICE_X69Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X69Y132        FDRE (Setup_fdre_C_D)       -0.203     9.797    <hidden>
  -------------------------------------------------------------------
                         required time                          9.797    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                  9.061    

Slack (MET) :             9.079ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.711ns  (logic 0.348ns (48.951%)  route 0.363ns (51.050%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y159                                      0.000     0.000 r  <hidden>
    SLICE_X4Y159         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.363     0.711    <hidden>
    SLICE_X3Y159         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y159         FDRE (Setup_fdre_C_D)       -0.210     9.790    <hidden>
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.711    
  -------------------------------------------------------------------
                         slack                                  9.079    

Slack (MET) :             9.125ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.663ns  (logic 0.348ns (52.489%)  route 0.315ns (47.511%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y132                                     0.000     0.000 r  <hidden>
    SLICE_X63Y132        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.315     0.663    <hidden>
    SLICE_X61Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y132        FDRE (Setup_fdre_C_D)       -0.212     9.788    <hidden>
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -0.663    
  -------------------------------------------------------------------
                         slack                                  9.125    

Slack (MET) :             9.141ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.784ns  (logic 0.379ns (48.353%)  route 0.405ns (51.647%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y132                                     0.000     0.000 r  <hidden>
    SLICE_X63Y132        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.405     0.784    <hidden>
    SLICE_X64Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y132        FDRE (Setup_fdre_C_D)       -0.075     9.925    <hidden>
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.784    
  -------------------------------------------------------------------
                         slack                                  9.141    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  net_clk
  To Clock:  net_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.379ns (9.943%)  route 3.433ns (90.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.530ns = ( 14.530 - 10.000 ) 
    Source Clock Delay      (SCD):    4.720ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.514     4.720    <hidden>
    SLICE_X63Y166        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y166        FDPE (Prop_fdpe_C_Q)         0.379     5.099 f  <hidden>
                         net (fo=36, routed)          3.433     8.531    <hidden>
    SLICE_X0Y162         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.483    14.530    <hidden>
    SLICE_X0Y162         FDCE                                         r  <hidden>
                         clock pessimism              0.173    14.702    
                         clock uncertainty           -0.035    14.667    
    SLICE_X0Y162         FDCE (Recov_fdce_C_CLR)     -0.331    14.336    <hidden>
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.379ns (9.952%)  route 3.429ns (90.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.530ns = ( 14.530 - 10.000 ) 
    Source Clock Delay      (SCD):    4.720ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.514     4.720    <hidden>
    SLICE_X63Y166        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y166        FDPE (Prop_fdpe_C_Q)         0.379     5.099 f  <hidden>
                         net (fo=36, routed)          3.429     8.528    <hidden>
    SLICE_X1Y162         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.483    14.530    <hidden>
    SLICE_X1Y162         FDCE                                         r  <hidden>
                         clock pessimism              0.173    14.702    
                         clock uncertainty           -0.035    14.667    
    SLICE_X1Y162         FDCE (Recov_fdce_C_CLR)     -0.331    14.336    <hidden>
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.379ns (9.952%)  route 3.429ns (90.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.530ns = ( 14.530 - 10.000 ) 
    Source Clock Delay      (SCD):    4.720ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.514     4.720    <hidden>
    SLICE_X63Y166        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y166        FDPE (Prop_fdpe_C_Q)         0.379     5.099 f  <hidden>
                         net (fo=36, routed)          3.429     8.528    <hidden>
    SLICE_X1Y162         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.483    14.530    <hidden>
    SLICE_X1Y162         FDCE                                         r  <hidden>
                         clock pessimism              0.173    14.702    
                         clock uncertainty           -0.035    14.667    
    SLICE_X1Y162         FDCE (Recov_fdce_C_CLR)     -0.331    14.336    <hidden>
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.379ns (9.952%)  route 3.429ns (90.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.530ns = ( 14.530 - 10.000 ) 
    Source Clock Delay      (SCD):    4.720ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.514     4.720    <hidden>
    SLICE_X63Y166        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y166        FDPE (Prop_fdpe_C_Q)         0.379     5.099 f  <hidden>
                         net (fo=36, routed)          3.429     8.528    <hidden>
    SLICE_X1Y162         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.483    14.530    <hidden>
    SLICE_X1Y162         FDCE                                         r  <hidden>
                         clock pessimism              0.173    14.702    
                         clock uncertainty           -0.035    14.667    
    SLICE_X1Y162         FDCE (Recov_fdce_C_CLR)     -0.331    14.336    <hidden>
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.379ns (9.952%)  route 3.429ns (90.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.530ns = ( 14.530 - 10.000 ) 
    Source Clock Delay      (SCD):    4.720ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.514     4.720    <hidden>
    SLICE_X63Y166        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y166        FDPE (Prop_fdpe_C_Q)         0.379     5.099 f  <hidden>
                         net (fo=36, routed)          3.429     8.528    <hidden>
    SLICE_X1Y162         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.483    14.530    <hidden>
    SLICE_X1Y162         FDCE                                         r  <hidden>
                         clock pessimism              0.173    14.702    
                         clock uncertainty           -0.035    14.667    
    SLICE_X1Y162         FDCE (Recov_fdce_C_CLR)     -0.331    14.336    <hidden>
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.379ns (9.952%)  route 3.429ns (90.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.530ns = ( 14.530 - 10.000 ) 
    Source Clock Delay      (SCD):    4.720ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.514     4.720    <hidden>
    SLICE_X63Y166        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y166        FDPE (Prop_fdpe_C_Q)         0.379     5.099 f  <hidden>
                         net (fo=36, routed)          3.429     8.528    <hidden>
    SLICE_X1Y162         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.483    14.530    <hidden>
    SLICE_X1Y162         FDCE                                         r  <hidden>
                         clock pessimism              0.173    14.702    
                         clock uncertainty           -0.035    14.667    
    SLICE_X1Y162         FDCE (Recov_fdce_C_CLR)     -0.331    14.336    <hidden>
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.379ns (9.992%)  route 3.414ns (90.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.529ns = ( 14.529 - 10.000 ) 
    Source Clock Delay      (SCD):    4.720ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.514     4.720    <hidden>
    SLICE_X63Y166        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y166        FDPE (Prop_fdpe_C_Q)         0.379     5.099 f  <hidden>
                         net (fo=36, routed)          3.414     8.512    <hidden>
    SLICE_X3Y163         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.482    14.529    <hidden>
    SLICE_X3Y163         FDCE                                         r  <hidden>
                         clock pessimism              0.173    14.701    
                         clock uncertainty           -0.035    14.666    
    SLICE_X3Y163         FDCE (Recov_fdce_C_CLR)     -0.331    14.335    <hidden>
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.379ns (9.992%)  route 3.414ns (90.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.529ns = ( 14.529 - 10.000 ) 
    Source Clock Delay      (SCD):    4.720ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.514     4.720    <hidden>
    SLICE_X63Y166        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y166        FDPE (Prop_fdpe_C_Q)         0.379     5.099 f  <hidden>
                         net (fo=36, routed)          3.414     8.512    <hidden>
    SLICE_X3Y163         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.482    14.529    <hidden>
    SLICE_X3Y163         FDCE                                         r  <hidden>
                         clock pessimism              0.173    14.701    
                         clock uncertainty           -0.035    14.666    
    SLICE_X3Y163         FDCE (Recov_fdce_C_CLR)     -0.331    14.335    <hidden>
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.379ns (9.992%)  route 3.414ns (90.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.529ns = ( 14.529 - 10.000 ) 
    Source Clock Delay      (SCD):    4.720ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.514     4.720    <hidden>
    SLICE_X63Y166        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y166        FDPE (Prop_fdpe_C_Q)         0.379     5.099 f  <hidden>
                         net (fo=36, routed)          3.414     8.512    <hidden>
    SLICE_X3Y163         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.482    14.529    <hidden>
    SLICE_X3Y163         FDCE                                         r  <hidden>
                         clock pessimism              0.173    14.701    
                         clock uncertainty           -0.035    14.666    
    SLICE_X3Y163         FDCE (Recov_fdce_C_CLR)     -0.331    14.335    <hidden>
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.379ns (9.992%)  route 3.414ns (90.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.529ns = ( 14.529 - 10.000 ) 
    Source Clock Delay      (SCD):    4.720ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.514     4.720    <hidden>
    SLICE_X63Y166        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y166        FDPE (Prop_fdpe_C_Q)         0.379     5.099 f  <hidden>
                         net (fo=36, routed)          3.414     8.512    <hidden>
    SLICE_X3Y163         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.482    14.529    <hidden>
    SLICE_X3Y163         FDCE                                         r  <hidden>
                         clock pessimism              0.173    14.701    
                         clock uncertainty           -0.035    14.666    
    SLICE_X3Y163         FDCE (Recov_fdce_C_CLR)     -0.331    14.335    <hidden>
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  5.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.207%)  route 0.377ns (72.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.640     1.559    <hidden>
    SLICE_X47Y160        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y160        FDPE (Prop_fdpe_C_Q)         0.141     1.700 f  <hidden>
                         net (fo=25, routed)          0.377     2.077    <hidden>
    SLICE_X60Y159        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.916     2.080    <hidden>
    SLICE_X60Y159        FDCE                                         r  <hidden>
                         clock pessimism             -0.255     1.825    
    SLICE_X60Y159        FDCE (Remov_fdce_C_CLR)     -0.067     1.758    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.585%)  route 0.125ns (49.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.638     1.557    <hidden>
    SLICE_X55Y160        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y160        FDPE (Prop_fdpe_C_Q)         0.128     1.685 f  <hidden>
                         net (fo=9, routed)           0.125     1.810    <hidden>
    SLICE_X55Y161        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.912     2.076    <hidden>
    SLICE_X55Y161        FDPE                                         r  <hidden>
                         clock pessimism             -0.504     1.573    
    SLICE_X55Y161        FDPE (Remov_fdpe_C_PRE)     -0.149     1.424    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.909%)  route 0.164ns (56.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.640     1.559    <hidden>
    SLICE_X48Y160        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y160        FDPE (Prop_fdpe_C_Q)         0.128     1.687 f  <hidden>
                         net (fo=3, routed)           0.164     1.850    <hidden>
    SLICE_X47Y160        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.915     2.079    <hidden>
    SLICE_X47Y160        FDCE                                         r  <hidden>
                         clock pessimism             -0.505     1.575    
    SLICE_X47Y160        FDCE (Remov_fdce_C_CLR)     -0.146     1.429    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.909%)  route 0.164ns (56.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.640     1.559    <hidden>
    SLICE_X48Y160        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y160        FDPE (Prop_fdpe_C_Q)         0.128     1.687 f  <hidden>
                         net (fo=3, routed)           0.164     1.850    <hidden>
    SLICE_X47Y160        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.915     2.079    <hidden>
    SLICE_X47Y160        FDCE                                         r  <hidden>
                         clock pessimism             -0.505     1.575    
    SLICE_X47Y160        FDCE (Remov_fdce_C_CLR)     -0.146     1.429    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.970%)  route 0.163ns (56.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.637     1.556    <hidden>
    SLICE_X21Y174        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y174        FDPE (Prop_fdpe_C_Q)         0.128     1.684 f  <hidden>
                         net (fo=3, routed)           0.163     1.847    <hidden>
    SLICE_X22Y174        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.910     2.074    <hidden>
    SLICE_X22Y174        FDCE                                         r  <hidden>
                         clock pessimism             -0.506     1.569    
    SLICE_X22Y174        FDCE (Remov_fdce_C_CLR)     -0.146     1.423    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.970%)  route 0.163ns (56.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.637     1.556    <hidden>
    SLICE_X21Y174        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y174        FDPE (Prop_fdpe_C_Q)         0.128     1.684 f  <hidden>
                         net (fo=3, routed)           0.163     1.847    <hidden>
    SLICE_X22Y174        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.910     2.074    <hidden>
    SLICE_X22Y174        FDCE                                         r  <hidden>
                         clock pessimism             -0.506     1.569    
    SLICE_X22Y174        FDCE (Remov_fdce_C_CLR)     -0.146     1.423    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.909%)  route 0.164ns (56.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.640     1.559    <hidden>
    SLICE_X48Y160        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y160        FDPE (Prop_fdpe_C_Q)         0.128     1.687 f  <hidden>
                         net (fo=3, routed)           0.164     1.850    <hidden>
    SLICE_X47Y160        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.915     2.079    <hidden>
    SLICE_X47Y160        FDPE                                         r  <hidden>
                         clock pessimism             -0.505     1.575    
    SLICE_X47Y160        FDPE (Remov_fdpe_C_PRE)     -0.149     1.426    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.970%)  route 0.163ns (56.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.637     1.556    <hidden>
    SLICE_X21Y174        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y174        FDPE (Prop_fdpe_C_Q)         0.128     1.684 f  <hidden>
                         net (fo=3, routed)           0.163     1.847    <hidden>
    SLICE_X22Y174        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.910     2.074    <hidden>
    SLICE_X22Y174        FDPE                                         r  <hidden>
                         clock pessimism             -0.506     1.569    
    SLICE_X22Y174        FDPE (Remov_fdpe_C_PRE)     -0.149     1.420    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.315%)  route 0.189ns (59.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.637     1.556    <hidden>
    SLICE_X18Y174        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y174        FDPE (Prop_fdpe_C_Q)         0.128     1.684 f  <hidden>
                         net (fo=9, routed)           0.189     1.873    <hidden>
    SLICE_X17Y175        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.910     2.074    <hidden>
    SLICE_X17Y175        FDCE                                         r  <hidden>
                         clock pessimism             -0.484     1.591    
    SLICE_X17Y175        FDCE (Remov_fdce_C_CLR)     -0.146     1.445    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.338%)  route 0.237ns (62.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.678     1.597    <hidden>
    SLICE_X3Y160         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y160         FDPE (Prop_fdpe_C_Q)         0.141     1.738 f  <hidden>
                         net (fo=77, routed)          0.237     1.974    <hidden>
    SLICE_X7Y158         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.955     2.119    <hidden>
    SLICE_X7Y158         FDCE                                         r  <hidden>
                         clock pessimism             -0.484     1.636    
    SLICE_X7Y158         FDCE (Remov_fdce_C_CLR)     -0.092     1.544    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.431    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  net_ft601_clk
  To Clock:  net_ft601_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.368ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.020ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.433ns (17.485%)  route 2.043ns (82.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.435     4.645    <hidden>
    SLICE_X78Y142        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        FDPE (Prop_fdpe_C_Q)         0.433     5.078 f  <hidden>
                         net (fo=76, routed)          2.043     7.121    <hidden>
    SLICE_X64Y124        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.233    14.284    <hidden>
    SLICE_X64Y124        FDCE                                         r  <hidden>
                         clock pessimism              0.224    14.508    
                         clock uncertainty           -0.035    14.472    
    SLICE_X64Y124        FDCE (Recov_fdce_C_CLR)     -0.331    14.141    <hidden>
  -------------------------------------------------------------------
                         required time                         14.141    
                         arrival time                          -7.121    
  -------------------------------------------------------------------
                         slack                                  7.020    

Slack (MET) :             7.049ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.433ns (17.627%)  route 2.023ns (82.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 14.293 - 10.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.435     4.645    <hidden>
    SLICE_X78Y142        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        FDPE (Prop_fdpe_C_Q)         0.433     5.078 f  <hidden>
                         net (fo=76, routed)          2.023     7.101    <hidden>
    SLICE_X65Y133        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.242    14.293    <hidden>
    SLICE_X65Y133        FDCE                                         r  <hidden>
                         clock pessimism              0.224    14.517    
                         clock uncertainty           -0.035    14.481    
    SLICE_X65Y133        FDCE (Recov_fdce_C_CLR)     -0.331    14.150    <hidden>
  -------------------------------------------------------------------
                         required time                         14.150    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  7.049    

Slack (MET) :             7.049ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.433ns (17.627%)  route 2.023ns (82.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 14.293 - 10.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.435     4.645    <hidden>
    SLICE_X78Y142        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        FDPE (Prop_fdpe_C_Q)         0.433     5.078 f  <hidden>
                         net (fo=76, routed)          2.023     7.101    <hidden>
    SLICE_X65Y133        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.242    14.293    <hidden>
    SLICE_X65Y133        FDCE                                         r  <hidden>
                         clock pessimism              0.224    14.517    
                         clock uncertainty           -0.035    14.481    
    SLICE_X65Y133        FDCE (Recov_fdce_C_CLR)     -0.331    14.150    <hidden>
  -------------------------------------------------------------------
                         required time                         14.150    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  7.049    

Slack (MET) :             7.049ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.433ns (17.627%)  route 2.023ns (82.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 14.293 - 10.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.435     4.645    <hidden>
    SLICE_X78Y142        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        FDPE (Prop_fdpe_C_Q)         0.433     5.078 f  <hidden>
                         net (fo=76, routed)          2.023     7.101    <hidden>
    SLICE_X65Y133        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.242    14.293    <hidden>
    SLICE_X65Y133        FDCE                                         r  <hidden>
                         clock pessimism              0.224    14.517    
                         clock uncertainty           -0.035    14.481    
    SLICE_X65Y133        FDCE (Recov_fdce_C_CLR)     -0.331    14.150    <hidden>
  -------------------------------------------------------------------
                         required time                         14.150    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  7.049    

Slack (MET) :             7.059ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.433ns (17.485%)  route 2.043ns (82.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.435     4.645    <hidden>
    SLICE_X78Y142        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        FDPE (Prop_fdpe_C_Q)         0.433     5.078 f  <hidden>
                         net (fo=76, routed)          2.043     7.121    <hidden>
    SLICE_X64Y124        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.233    14.284    <hidden>
    SLICE_X64Y124        FDPE                                         r  <hidden>
                         clock pessimism              0.224    14.508    
                         clock uncertainty           -0.035    14.472    
    SLICE_X64Y124        FDPE (Recov_fdpe_C_PRE)     -0.292    14.180    <hidden>
  -------------------------------------------------------------------
                         required time                         14.180    
                         arrival time                          -7.121    
  -------------------------------------------------------------------
                         slack                                  7.059    

Slack (MET) :             7.059ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.433ns (17.485%)  route 2.043ns (82.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.435     4.645    <hidden>
    SLICE_X78Y142        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        FDPE (Prop_fdpe_C_Q)         0.433     5.078 f  <hidden>
                         net (fo=76, routed)          2.043     7.121    <hidden>
    SLICE_X64Y124        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.233    14.284    <hidden>
    SLICE_X64Y124        FDPE                                         r  <hidden>
                         clock pessimism              0.224    14.508    
                         clock uncertainty           -0.035    14.472    
    SLICE_X64Y124        FDPE (Recov_fdpe_C_PRE)     -0.292    14.180    <hidden>
  -------------------------------------------------------------------
                         required time                         14.180    
                         arrival time                          -7.121    
  -------------------------------------------------------------------
                         slack                                  7.059    

Slack (MET) :             7.373ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.433ns (19.631%)  route 1.773ns (80.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 14.293 - 10.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.435     4.645    <hidden>
    SLICE_X78Y142        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        FDPE (Prop_fdpe_C_Q)         0.433     5.078 f  <hidden>
                         net (fo=76, routed)          1.773     6.850    <hidden>
    SLICE_X66Y133        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.242    14.293    <hidden>
    SLICE_X66Y133        FDCE                                         r  <hidden>
                         clock pessimism              0.224    14.517    
                         clock uncertainty           -0.035    14.481    
    SLICE_X66Y133        FDCE (Recov_fdce_C_CLR)     -0.258    14.223    <hidden>
  -------------------------------------------------------------------
                         required time                         14.223    
                         arrival time                          -6.850    
  -------------------------------------------------------------------
                         slack                                  7.373    

Slack (MET) :             7.373ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.433ns (19.631%)  route 1.773ns (80.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 14.293 - 10.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.435     4.645    <hidden>
    SLICE_X78Y142        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        FDPE (Prop_fdpe_C_Q)         0.433     5.078 f  <hidden>
                         net (fo=76, routed)          1.773     6.850    <hidden>
    SLICE_X66Y133        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.242    14.293    <hidden>
    SLICE_X66Y133        FDCE                                         r  <hidden>
                         clock pessimism              0.224    14.517    
                         clock uncertainty           -0.035    14.481    
    SLICE_X66Y133        FDCE (Recov_fdce_C_CLR)     -0.258    14.223    <hidden>
  -------------------------------------------------------------------
                         required time                         14.223    
                         arrival time                          -6.850    
  -------------------------------------------------------------------
                         slack                                  7.373    

Slack (MET) :             7.373ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.433ns (19.631%)  route 1.773ns (80.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 14.293 - 10.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.435     4.645    <hidden>
    SLICE_X78Y142        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        FDPE (Prop_fdpe_C_Q)         0.433     5.078 f  <hidden>
                         net (fo=76, routed)          1.773     6.850    <hidden>
    SLICE_X66Y133        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.242    14.293    <hidden>
    SLICE_X66Y133        FDCE                                         r  <hidden>
                         clock pessimism              0.224    14.517    
                         clock uncertainty           -0.035    14.481    
    SLICE_X66Y133        FDCE (Recov_fdce_C_CLR)     -0.258    14.223    <hidden>
  -------------------------------------------------------------------
                         required time                         14.223    
                         arrival time                          -6.850    
  -------------------------------------------------------------------
                         slack                                  7.373    

Slack (MET) :             7.505ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.433ns (21.655%)  route 1.567ns (78.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.292ns = ( 14.292 - 10.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.435     4.645    <hidden>
    SLICE_X78Y142        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        FDPE (Prop_fdpe_C_Q)         0.433     5.078 f  <hidden>
                         net (fo=76, routed)          1.567     6.644    <hidden>
    SLICE_X65Y132        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.241    14.292    <hidden>
    SLICE_X65Y132        FDCE                                         r  <hidden>
                         clock pessimism              0.224    14.516    
                         clock uncertainty           -0.035    14.480    
    SLICE_X65Y132        FDCE (Recov_fdce_C_CLR)     -0.331    14.149    <hidden>
  -------------------------------------------------------------------
                         required time                         14.149    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                  7.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.094%)  route 0.116ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.593     1.515    <hidden>
    SLICE_X78Y141        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y141        FDPE (Prop_fdpe_C_Q)         0.148     1.663 f  <hidden>
                         net (fo=3, routed)           0.116     1.779    <hidden>
    SLICE_X78Y142        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.865     2.032    <hidden>
    SLICE_X78Y142        FDCE                                         r  <hidden>
                         clock pessimism             -0.501     1.531    
    SLICE_X78Y142        FDCE (Remov_fdce_C_CLR)     -0.120     1.411    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.094%)  route 0.116ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.593     1.515    <hidden>
    SLICE_X78Y141        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y141        FDPE (Prop_fdpe_C_Q)         0.148     1.663 f  <hidden>
                         net (fo=3, routed)           0.116     1.779    <hidden>
    SLICE_X78Y142        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.865     2.032    <hidden>
    SLICE_X78Y142        FDCE                                         r  <hidden>
                         clock pessimism             -0.501     1.531    
    SLICE_X78Y142        FDCE (Remov_fdce_C_CLR)     -0.120     1.411    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.094%)  route 0.116ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.593     1.515    <hidden>
    SLICE_X78Y141        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y141        FDPE (Prop_fdpe_C_Q)         0.148     1.663 f  <hidden>
                         net (fo=3, routed)           0.116     1.779    <hidden>
    SLICE_X78Y142        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.865     2.032    <hidden>
    SLICE_X78Y142        FDPE                                         r  <hidden>
                         clock pessimism             -0.501     1.531    
    SLICE_X78Y142        FDPE (Remov_fdpe_C_PRE)     -0.124     1.407    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.839%)  route 0.204ns (59.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.678     1.600    <hidden>
    SLICE_X0Y161         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y161         FDPE (Prop_fdpe_C_Q)         0.141     1.741 f  <hidden>
                         net (fo=15, routed)          0.204     1.946    <hidden>
    SLICE_X1Y159         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.956     2.124    <hidden>
    SLICE_X1Y159         FDCE                                         r  <hidden>
                         clock pessimism             -0.507     1.617    
    SLICE_X1Y159         FDCE (Remov_fdce_C_CLR)     -0.092     1.525    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.839%)  route 0.204ns (59.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.678     1.600    <hidden>
    SLICE_X0Y161         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y161         FDPE (Prop_fdpe_C_Q)         0.141     1.741 f  <hidden>
                         net (fo=15, routed)          0.204     1.946    <hidden>
    SLICE_X1Y159         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.956     2.124    <hidden>
    SLICE_X1Y159         FDCE                                         r  <hidden>
                         clock pessimism             -0.507     1.617    
    SLICE_X1Y159         FDCE (Remov_fdce_C_CLR)     -0.092     1.525    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.839%)  route 0.204ns (59.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.678     1.600    <hidden>
    SLICE_X0Y161         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y161         FDPE (Prop_fdpe_C_Q)         0.141     1.741 f  <hidden>
                         net (fo=15, routed)          0.204     1.946    <hidden>
    SLICE_X1Y159         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.956     2.124    <hidden>
    SLICE_X1Y159         FDCE                                         r  <hidden>
                         clock pessimism             -0.507     1.617    
    SLICE_X1Y159         FDCE (Remov_fdce_C_CLR)     -0.092     1.525    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.839%)  route 0.204ns (59.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.678     1.600    <hidden>
    SLICE_X0Y161         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y161         FDPE (Prop_fdpe_C_Q)         0.141     1.741 f  <hidden>
                         net (fo=15, routed)          0.204     1.946    <hidden>
    SLICE_X1Y159         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.956     2.124    <hidden>
    SLICE_X1Y159         FDCE                                         r  <hidden>
                         clock pessimism             -0.507     1.617    
    SLICE_X1Y159         FDCE (Remov_fdce_C_CLR)     -0.092     1.525    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.839%)  route 0.204ns (59.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.678     1.600    <hidden>
    SLICE_X0Y161         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y161         FDPE (Prop_fdpe_C_Q)         0.141     1.741 f  <hidden>
                         net (fo=15, routed)          0.204     1.946    <hidden>
    SLICE_X1Y159         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.956     2.124    <hidden>
    SLICE_X1Y159         FDPE                                         r  <hidden>
                         clock pessimism             -0.507     1.617    
    SLICE_X1Y159         FDPE (Remov_fdpe_C_PRE)     -0.095     1.522    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (42.007%)  route 0.177ns (57.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.678     1.600    <hidden>
    SLICE_X3Y161         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDPE (Prop_fdpe_C_Q)         0.128     1.728 f  <hidden>
                         net (fo=9, routed)           0.177     1.905    <hidden>
    SLICE_X1Y161         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.955     2.123    <hidden>
    SLICE_X1Y161         FDCE                                         r  <hidden>
                         clock pessimism             -0.507     1.616    
    SLICE_X1Y161         FDCE (Remov_fdce_C_CLR)     -0.146     1.470    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (42.007%)  route 0.177ns (57.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.678     1.600    <hidden>
    SLICE_X3Y161         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDPE (Prop_fdpe_C_Q)         0.128     1.728 f  <hidden>
                         net (fo=9, routed)           0.177     1.905    <hidden>
    SLICE_X1Y161         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.955     2.123    <hidden>
    SLICE_X1Y161         FDCE                                         r  <hidden>
                         clock pessimism             -0.507     1.616    
    SLICE_X1Y161         FDCE (Remov_fdce_C_CLR)     -0.146     1.470    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.435    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  net_clk
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.939ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.939ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.854ns  (logic 0.348ns (40.744%)  route 0.506ns (59.256%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y152                                     0.000     0.000 r  <hidden>
    SLICE_X39Y152        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.506     0.854    <hidden>
    SLICE_X33Y152        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y152        FDRE (Setup_fdre_C_D)       -0.207     9.793    <hidden>
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                  8.939    

Slack (MET) :             8.954ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.971ns  (logic 0.379ns (39.014%)  route 0.592ns (60.986%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y161                                     0.000     0.000 r  <hidden>
    SLICE_X39Y161        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.592     0.971    <hidden>
    SLICE_X36Y160        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y160        FDRE (Setup_fdre_C_D)       -0.075     9.925    <hidden>
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  8.954    

Slack (MET) :             8.955ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.970ns  (logic 0.379ns (39.085%)  route 0.591ns (60.915%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y166                                     0.000     0.000 r  <hidden>
    SLICE_X47Y166        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.591     0.970    <hidden>
    SLICE_X47Y167        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y167        FDRE (Setup_fdre_C_D)       -0.075     9.925    <hidden>
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.970    
  -------------------------------------------------------------------
                         slack                                  8.955    

Slack (MET) :             8.966ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.826ns  (logic 0.348ns (42.139%)  route 0.478ns (57.861%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y161                                     0.000     0.000 r  <hidden>
    SLICE_X39Y161        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.478     0.826    <hidden>
    SLICE_X36Y161        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y161        FDRE (Setup_fdre_C_D)       -0.208     9.792    <hidden>
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  8.966    

Slack (MET) :             8.975ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.816ns  (logic 0.348ns (42.646%)  route 0.468ns (57.354%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y162                                     0.000     0.000 r  <hidden>
    SLICE_X21Y162        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.468     0.816    <hidden>
    SLICE_X20Y162        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X20Y162        FDRE (Setup_fdre_C_D)       -0.209     9.791    <hidden>
  -------------------------------------------------------------------
                         required time                          9.791    
                         arrival time                          -0.816    
  -------------------------------------------------------------------
                         slack                                  8.975    

Slack (MET) :             8.979ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.818ns  (logic 0.398ns (48.635%)  route 0.420ns (51.365%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y174                                     0.000     0.000 r  <hidden>
    SLICE_X12Y174        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  <hidden>
                         net (fo=1, routed)           0.420     0.818    <hidden>
    SLICE_X11Y174        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X11Y174        FDRE (Setup_fdre_C_D)       -0.203     9.797    <hidden>
  -------------------------------------------------------------------
                         required time                          9.797    
                         arrival time                          -0.818    
  -------------------------------------------------------------------
                         slack                                  8.979    

Slack (MET) :             9.035ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.761ns  (logic 0.398ns (52.268%)  route 0.363ns (47.732%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y174                                     0.000     0.000 r  <hidden>
    SLICE_X12Y174        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  <hidden>
                         net (fo=1, routed)           0.363     0.761    <hidden>
    SLICE_X11Y174        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X11Y174        FDRE (Setup_fdre_C_D)       -0.204     9.796    <hidden>
  -------------------------------------------------------------------
                         required time                          9.796    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                  9.035    

Slack (MET) :             9.064ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.729ns  (logic 0.348ns (47.719%)  route 0.381ns (52.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y157                                     0.000     0.000 r  <hidden>
    SLICE_X25Y157        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.381     0.729    <hidden>
    SLICE_X25Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y158        FDRE (Setup_fdre_C_D)       -0.207     9.793    <hidden>
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                  9.064    

Slack (MET) :             9.074ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.716ns  (logic 0.348ns (48.585%)  route 0.368ns (51.415%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y152                                     0.000     0.000 r  <hidden>
    SLICE_X39Y152        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.368     0.716    <hidden>
    SLICE_X33Y152        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y152        FDRE (Setup_fdre_C_D)       -0.210     9.790    <hidden>
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                  9.074    

Slack (MET) :             9.077ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.848ns  (logic 0.379ns (44.694%)  route 0.469ns (55.306%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y151                                     0.000     0.000 r  <hidden>
    SLICE_X40Y151        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.469     0.848    <hidden>
    SLICE_X35Y151        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y151        FDRE (Setup_fdre_C_D)       -0.075     9.925    <hidden>
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.848    
  -------------------------------------------------------------------
                         slack                                  9.077    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1066 Endpoints
Min Delay          1066 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.637ns  (logic 1.637ns (10.471%)  route 13.999ns (89.529%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         4.124    15.637    <hidden>
    SLICE_X16Y173        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.637ns  (logic 1.637ns (10.471%)  route 13.999ns (89.529%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         4.124    15.637    <hidden>
    SLICE_X16Y173        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.595ns  (logic 1.637ns (10.500%)  route 13.957ns (89.500%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         4.082    15.595    <hidden>
    SLICE_X7Y171         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.595ns  (logic 1.637ns (10.500%)  route 13.957ns (89.500%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         4.082    15.595    <hidden>
    SLICE_X7Y171         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.689ns  (logic 1.637ns (11.147%)  route 13.052ns (88.853%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         3.176    14.689    <hidden>
    SLICE_X24Y172        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.689ns  (logic 1.637ns (11.147%)  route 13.052ns (88.853%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         3.176    14.689    <hidden>
    SLICE_X24Y172        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.348ns  (logic 1.637ns (11.412%)  route 12.711ns (88.588%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         2.836    14.348    <hidden>
    SLICE_X22Y172        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.348ns  (logic 1.637ns (11.412%)  route 12.711ns (88.588%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         2.836    14.348    <hidden>
    SLICE_X22Y172        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.648ns  (logic 1.637ns (11.997%)  route 12.011ns (88.003%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         2.135    13.648    <hidden>
    SLICE_X29Y155        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.648ns  (logic 1.637ns (11.997%)  route 12.011ns (88.003%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         2.135    13.648    <hidden>
    SLICE_X29Y155        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.128ns (41.893%)  route 0.178ns (58.107%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y169        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X64Y169        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=177, routed)         0.178     0.306    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/rst_pcie_user
    SLICE_X64Y163        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.128ns (34.067%)  route 0.248ns (65.933%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y169        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X64Y169        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=177, routed)         0.248     0.376    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/rst_pcie_user
    SLICE_X64Y164        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.128ns (34.067%)  route 0.248ns (65.933%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y169        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X64Y169        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=177, routed)         0.248     0.376    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/rst_pcie_user
    SLICE_X64Y164        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.128ns (34.067%)  route 0.248ns (65.933%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y169        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X64Y169        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=177, routed)         0.248     0.376    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/rst_pcie_user
    SLICE_X64Y164        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.128ns (34.067%)  route 0.248ns (65.933%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y169        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X64Y169        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=177, routed)         0.248     0.376    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/rst_pcie_user
    SLICE_X64Y164        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[7]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.128ns (26.377%)  route 0.357ns (73.623%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y169        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X64Y169        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=177, routed)         0.357     0.485    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/rst_pcie_user
    SLICE_X63Y165        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[8]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.128ns (26.377%)  route 0.357ns (73.623%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y169        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X64Y169        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=177, routed)         0.357     0.485    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/rst_pcie_user
    SLICE_X63Y165        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.128ns (25.618%)  route 0.372ns (74.382%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y169        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X64Y169        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=177, routed)         0.372     0.500    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/rst_pcie_user
    SLICE_X62Y164        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pl_received_hot_rst_cdc/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.141ns (26.738%)  route 0.386ns (73.262%))
  Logic Levels:           1  (PCIE_2_1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLRECEIVEDHOTRST)
                                                      0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLRECEIVEDHOTRST
                         net (fo=1, routed)           0.386     0.527    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pl_received_hot_rst_cdc/src_in
    SLICE_X64Y168        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pl_received_hot_rst_cdc/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[39]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.128ns (22.646%)  route 0.437ns (77.354%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y169        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X64Y169        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=177, routed)         0.437     0.565    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/rst_pcie_user
    SLICE_X60Y158        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[39]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_clk
  To Clock:  

Max Delay          1129 Endpoints
Min Delay          1177 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/s_wr_data_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.296ns  (logic 2.247ns (14.690%)  route 13.049ns (85.310%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.458     4.663    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           1.119     6.161    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.105     6.266 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     6.266    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.706 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     6.707    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.805    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.903 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.001 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.001    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.099 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.197 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.295    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.511 f  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_2/CO[0]
                         net (fo=2, routed)           0.806     8.317    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[63][0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.309     8.626 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    14.785    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    14.890 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         2.428    17.318    i_pcileech_pcie_a7/i_pcileech_tlps128_src64/tlast_reg_1
    SLICE_X36Y163        LUT4 (Prop_lut4_I2_O)        0.105    17.423 r  i_pcileech_pcie_a7/i_pcileech_tlps128_src64/s_wr_bar[0]_i_1/O
                         net (fo=46, routed)          2.536    19.959    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/E[0]
    SLICE_X8Y157         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/s_wr_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/s_wr_data_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.296ns  (logic 2.247ns (14.690%)  route 13.049ns (85.310%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.458     4.663    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           1.119     6.161    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.105     6.266 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     6.266    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.706 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     6.707    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.805    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.903 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.001 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.001    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.099 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.197 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.295    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.511 f  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_2/CO[0]
                         net (fo=2, routed)           0.806     8.317    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[63][0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.309     8.626 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    14.785    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    14.890 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         2.428    17.318    i_pcileech_pcie_a7/i_pcileech_tlps128_src64/tlast_reg_1
    SLICE_X36Y163        LUT4 (Prop_lut4_I2_O)        0.105    17.423 r  i_pcileech_pcie_a7/i_pcileech_tlps128_src64/s_wr_bar[0]_i_1/O
                         net (fo=46, routed)          2.536    19.959    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/E[0]
    SLICE_X8Y157         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/s_wr_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/s_wr_data_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.294ns  (logic 2.247ns (14.692%)  route 13.047ns (85.308%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.458     4.663    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           1.119     6.161    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.105     6.266 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     6.266    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.706 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     6.707    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.805    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.903 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.001 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.001    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.099 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.197 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.295    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.511 f  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_2/CO[0]
                         net (fo=2, routed)           0.806     8.317    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[63][0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.309     8.626 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    14.785    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    14.890 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         2.428    17.318    i_pcileech_pcie_a7/i_pcileech_tlps128_src64/tlast_reg_1
    SLICE_X36Y163        LUT4 (Prop_lut4_I2_O)        0.105    17.423 r  i_pcileech_pcie_a7/i_pcileech_tlps128_src64/s_wr_bar[0]_i_1/O
                         net (fo=46, routed)          2.534    19.957    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/E[0]
    SLICE_X7Y155         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/s_wr_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[60]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.266ns  (logic 2.247ns (14.719%)  route 13.019ns (85.281%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.458     4.663    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           1.119     6.161    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.105     6.266 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     6.266    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.706 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     6.707    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.805    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.903 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.001 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.001    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.099 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.197 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.295    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.511 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_2/CO[0]
                         net (fo=2, routed)           0.806     8.317    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[63][0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.309     8.626 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    14.785    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    14.890 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         2.828    17.718    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg_0
    SLICE_X24Y170        LUT2 (Prop_lut2_I0_O)        0.105    17.823 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_cnt[0]_i_1/O
                         net (fo=64, routed)          2.107    19.930    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[63]_0
    SLICE_X25Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[60]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[61]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.266ns  (logic 2.247ns (14.719%)  route 13.019ns (85.281%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.458     4.663    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           1.119     6.161    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.105     6.266 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     6.266    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.706 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     6.707    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.805    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.903 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.001 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.001    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.099 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.197 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.295    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.511 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_2/CO[0]
                         net (fo=2, routed)           0.806     8.317    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[63][0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.309     8.626 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    14.785    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    14.890 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         2.828    17.718    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg_0
    SLICE_X24Y170        LUT2 (Prop_lut2_I0_O)        0.105    17.823 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_cnt[0]_i_1/O
                         net (fo=64, routed)          2.107    19.930    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[63]_0
    SLICE_X25Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[61]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[62]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.266ns  (logic 2.247ns (14.719%)  route 13.019ns (85.281%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.458     4.663    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           1.119     6.161    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.105     6.266 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     6.266    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.706 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     6.707    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.805    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.903 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.001 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.001    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.099 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.197 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.295    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.511 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_2/CO[0]
                         net (fo=2, routed)           0.806     8.317    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[63][0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.309     8.626 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    14.785    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    14.890 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         2.828    17.718    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg_0
    SLICE_X24Y170        LUT2 (Prop_lut2_I0_O)        0.105    17.823 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_cnt[0]_i_1/O
                         net (fo=64, routed)          2.107    19.930    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[63]_0
    SLICE_X25Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[62]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[63]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.266ns  (logic 2.247ns (14.719%)  route 13.019ns (85.281%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.458     4.663    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           1.119     6.161    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.105     6.266 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     6.266    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.706 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     6.707    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.805    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.903 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.001 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.001    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.099 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.197 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.295    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.511 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_2/CO[0]
                         net (fo=2, routed)           0.806     8.317    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[63][0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.309     8.626 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    14.785    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    14.890 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         2.828    17.718    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg_0
    SLICE_X24Y170        LUT2 (Prop_lut2_I0_O)        0.105    17.823 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_cnt[0]_i_1/O
                         net (fo=64, routed)          2.107    19.930    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[63]_0
    SLICE_X25Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[63]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[56]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.155ns  (logic 2.247ns (14.827%)  route 12.908ns (85.173%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.458     4.663    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           1.119     6.161    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.105     6.266 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     6.266    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.706 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     6.707    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.805    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.903 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.001 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.001    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.099 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.197 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.295    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.511 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_2/CO[0]
                         net (fo=2, routed)           0.806     8.317    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[63][0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.309     8.626 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    14.785    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    14.890 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         2.828    17.718    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg_0
    SLICE_X24Y170        LUT2 (Prop_lut2_I0_O)        0.105    17.823 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_cnt[0]_i_1/O
                         net (fo=64, routed)          1.995    19.818    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[63]_0
    SLICE_X25Y185        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[56]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[57]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.155ns  (logic 2.247ns (14.827%)  route 12.908ns (85.173%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.458     4.663    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           1.119     6.161    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.105     6.266 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     6.266    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.706 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     6.707    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.805    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.903 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.001 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.001    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.099 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.197 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.295    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.511 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_2/CO[0]
                         net (fo=2, routed)           0.806     8.317    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[63][0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.309     8.626 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    14.785    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    14.890 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         2.828    17.718    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg_0
    SLICE_X24Y170        LUT2 (Prop_lut2_I0_O)        0.105    17.823 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_cnt[0]_i_1/O
                         net (fo=64, routed)          1.995    19.818    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[63]_0
    SLICE_X25Y185        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[57]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[58]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.155ns  (logic 2.247ns (14.827%)  route 12.908ns (85.173%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.458     4.663    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           1.119     6.161    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.105     6.266 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     6.266    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.706 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     6.707    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.805    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.903 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.001 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.001    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.099 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.197 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.295    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.511 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_2/CO[0]
                         net (fo=2, routed)           0.806     8.317    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[63][0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.309     8.626 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    14.785    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    14.890 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         2.828    17.718    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg_0
    SLICE_X24Y170        LUT2 (Prop_lut2_I0_O)        0.105    17.823 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_cnt[0]_i_1/O
                         net (fo=64, routed)          1.995    19.818    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[63]_0
    SLICE_X25Y185        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[58]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.198ns  (logic 0.141ns (71.333%)  route 0.057ns (28.667%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.647     1.566    <hidden>
    SLICE_X21Y162        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y162        FDRE (Prop_fdre_C_Q)         0.141     1.707 r  <hidden>
                         net (fo=1, routed)           0.057     1.763    <hidden>
    SLICE_X20Y162        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.213ns  (logic 0.164ns (76.834%)  route 0.049ns (23.166%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.639     1.558    <hidden>
    SLICE_X12Y173        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y173        FDRE (Prop_fdre_C_Q)         0.164     1.722 r  <hidden>
                         net (fo=1, routed)           0.049     1.771    <hidden>
    SLICE_X13Y173        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.635     1.554    <hidden>
    SLICE_X55Y166        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y166        FDRE (Prop_fdre_C_Q)         0.128     1.682 r  <hidden>
                         net (fo=1, routed)           0.107     1.788    <hidden>
    SLICE_X55Y167        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.637     1.556    <hidden>
    SLICE_X47Y166        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y166        FDRE (Prop_fdre_C_Q)         0.128     1.684 r  <hidden>
                         net (fo=1, routed)           0.107     1.790    <hidden>
    SLICE_X47Y167        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.595%)  route 0.111ns (46.405%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.635     1.554    <hidden>
    SLICE_X55Y166        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y166        FDRE (Prop_fdre_C_Q)         0.128     1.682 r  <hidden>
                         net (fo=1, routed)           0.111     1.792    <hidden>
    SLICE_X54Y167        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.653%)  route 0.104ns (42.347%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.635     1.554    <hidden>
    SLICE_X55Y166        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y166        FDRE (Prop_fdre_C_Q)         0.141     1.695 r  <hidden>
                         net (fo=1, routed)           0.104     1.798    <hidden>
    SLICE_X55Y167        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.649     1.568    <hidden>
    SLICE_X25Y155        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y155        FDRE (Prop_fdre_C_Q)         0.128     1.696 r  <hidden>
                         net (fo=1, routed)           0.107     1.802    <hidden>
    SLICE_X25Y156        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.766%)  route 0.110ns (46.234%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.647     1.566    <hidden>
    SLICE_X21Y162        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y162        FDRE (Prop_fdre_C_Q)         0.128     1.694 r  <hidden>
                         net (fo=1, routed)           0.110     1.804    <hidden>
    SLICE_X21Y160        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.659%)  route 0.115ns (47.341%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.642     1.561    <hidden>
    SLICE_X39Y161        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y161        FDRE (Prop_fdre_C_Q)         0.128     1.689 r  <hidden>
                         net (fo=1, routed)           0.115     1.804    <hidden>
    SLICE_X37Y160        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.638     1.557    <hidden>
    SLICE_X45Y167        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y167        FDRE (Prop_fdre_C_Q)         0.141     1.698 r  <hidden>
                         net (fo=1, routed)           0.108     1.806    <hidden>
    SLICE_X44Y167        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  net_clk

Max Delay           322 Endpoints
Min Delay           370 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.858ns  (logic 1.637ns (10.326%)  route 14.220ns (89.674%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         4.345    15.858    <hidden>
    SLICE_X21Y174        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.401     4.448    <hidden>
    SLICE_X21Y174        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.858ns  (logic 1.637ns (10.326%)  route 14.220ns (89.674%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         4.345    15.858    <hidden>
    SLICE_X21Y174        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.401     4.448    <hidden>
    SLICE_X21Y174        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.750ns  (logic 1.637ns (10.396%)  route 14.113ns (89.604%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         4.237    15.750    <hidden>
    SLICE_X18Y174        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.402     4.449    <hidden>
    SLICE_X18Y174        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.750ns  (logic 1.637ns (10.396%)  route 14.113ns (89.604%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         4.237    15.750    <hidden>
    SLICE_X18Y174        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.402     4.449    <hidden>
    SLICE_X18Y174        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.081ns  (logic 1.637ns (10.857%)  route 13.443ns (89.143%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         3.568    15.081    <hidden>
    SLICE_X10Y173        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.404     4.451    <hidden>
    SLICE_X10Y173        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.081ns  (logic 1.637ns (10.857%)  route 13.443ns (89.143%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         3.568    15.081    <hidden>
    SLICE_X10Y173        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.404     4.451    <hidden>
    SLICE_X10Y173        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.608ns  (logic 1.637ns (12.032%)  route 11.971ns (87.968%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         2.096    13.608    <hidden>
    SLICE_X35Y170        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.400     4.447    <hidden>
    SLICE_X35Y170        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.608ns  (logic 1.637ns (12.032%)  route 11.971ns (87.968%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         2.096    13.608    <hidden>
    SLICE_X35Y170        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.400     4.447    <hidden>
    SLICE_X35Y170        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.563ns  (logic 1.532ns (11.298%)  route 12.031ns (88.702%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         8.314    13.563    <hidden>
    SLICE_X78Y143        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.325     4.372    <hidden>
    SLICE_X78Y143        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.563ns  (logic 1.532ns (11.298%)  route 12.031ns (88.702%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         8.314    13.563    <hidden>
    SLICE_X78Y143        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.325     4.372    <hidden>
    SLICE_X78Y143        FDPE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.400%)  route 0.056ns (28.600%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y151        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X37Y151        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=1, routed)           0.056     0.197    <hidden>
    SLICE_X36Y151        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.922     2.086    <hidden>
    SLICE_X36Y151        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.994%)  route 0.105ns (45.006%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X5Y165         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=1, routed)           0.105     0.233    <hidden>
    SLICE_X5Y164         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.951     2.115    <hidden>
    SLICE_X5Y164         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y166        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X51Y166        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=1, routed)           0.107     0.235    <hidden>
    SLICE_X51Y167        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.907     2.071    <hidden>
    SLICE_X51Y167        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.838%)  route 0.110ns (46.162%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y161        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X48Y161        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=1, routed)           0.110     0.238    <hidden>
    SLICE_X49Y161        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.915     2.079    <hidden>
    SLICE_X49Y161        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.541%)  route 0.111ns (46.459%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y161        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X19Y161        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=1, routed)           0.111     0.239    <hidden>
    SLICE_X23Y161        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.924     2.088    <hidden>
    SLICE_X23Y161        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.128%)  route 0.102ns (41.872%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X5Y165         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=1, routed)           0.102     0.243    <hidden>
    SLICE_X5Y164         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.951     2.115    <hidden>
    SLICE_X5Y164         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.275%)  route 0.117ns (47.725%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y167         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X5Y167         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=1, routed)           0.117     0.245    <hidden>
    SLICE_X4Y167         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.948     2.112    <hidden>
    SLICE_X4Y167         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.216%)  route 0.117ns (47.784%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X5Y165         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=1, routed)           0.117     0.245    <hidden>
    SLICE_X4Y165         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.950     2.114    <hidden>
    SLICE_X4Y165         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.177%)  route 0.117ns (47.823%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y163        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X19Y163        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=1, routed)           0.117     0.245    <hidden>
    SLICE_X18Y163        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.921     2.085    <hidden>
    SLICE_X18Y163        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.954%)  route 0.107ns (43.046%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y151        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X39Y151        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=1, routed)           0.107     0.248    <hidden>
    SLICE_X39Y150        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.921     2.085    <hidden>
    SLICE_X39Y150        FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_clk
  To Clock:  net_clk

Max Delay          2383 Endpoints
Min Delay          2383 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[100]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.604ns  (logic 2.352ns (14.165%)  route 14.252ns (85.835%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.458     4.663    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           1.119     6.161    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.105     6.266 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     6.266    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.706 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     6.707    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.805    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.903 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.001 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.001    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.099 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.197 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.295    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.511 f  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_2/CO[0]
                         net (fo=2, routed)           0.806     8.317    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[63][0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.309     8.626 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    14.785    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    14.890 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         4.735    19.624    i_pcileech_com/rst_subsys
    SLICE_X7Y166         LUT6 (Prop_lut6_I0_O)        0.105    19.729 r  i_pcileech_com/tdata[127]_i_2/O
                         net (fo=33, routed)          0.800    20.530    i_pcileech_com/tkeepdw_reg[3]
    SLICE_X11Y169        LUT4 (Prop_lut4_I3_O)        0.105    20.635 r  i_pcileech_com/i_pcileech_tlps128_src_fifo/tdata[127]_i_1/O
                         net (fo=30, routed)          0.633    21.268    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[127]_0
    SLICE_X6Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[100]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.477     4.524    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/clk_IBUF_BUFG
    SLICE_X6Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[100]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[106]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.604ns  (logic 2.352ns (14.165%)  route 14.252ns (85.835%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.458     4.663    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           1.119     6.161    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.105     6.266 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     6.266    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.706 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     6.707    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.805    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.903 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.001 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.001    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.099 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.197 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.295    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.511 f  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_2/CO[0]
                         net (fo=2, routed)           0.806     8.317    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[63][0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.309     8.626 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    14.785    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    14.890 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         4.735    19.624    i_pcileech_com/rst_subsys
    SLICE_X7Y166         LUT6 (Prop_lut6_I0_O)        0.105    19.729 r  i_pcileech_com/tdata[127]_i_2/O
                         net (fo=33, routed)          0.800    20.530    i_pcileech_com/tkeepdw_reg[3]
    SLICE_X11Y169        LUT4 (Prop_lut4_I3_O)        0.105    20.635 r  i_pcileech_com/i_pcileech_tlps128_src_fifo/tdata[127]_i_1/O
                         net (fo=30, routed)          0.633    21.268    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[127]_0
    SLICE_X6Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[106]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.477     4.524    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/clk_IBUF_BUFG
    SLICE_X6Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[106]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[110]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.604ns  (logic 2.352ns (14.165%)  route 14.252ns (85.835%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.458     4.663    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           1.119     6.161    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.105     6.266 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     6.266    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.706 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     6.707    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.805    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.903 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.001 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.001    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.099 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.197 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.295    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.511 f  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_2/CO[0]
                         net (fo=2, routed)           0.806     8.317    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[63][0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.309     8.626 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    14.785    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    14.890 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         4.735    19.624    i_pcileech_com/rst_subsys
    SLICE_X7Y166         LUT6 (Prop_lut6_I0_O)        0.105    19.729 r  i_pcileech_com/tdata[127]_i_2/O
                         net (fo=33, routed)          0.800    20.530    i_pcileech_com/tkeepdw_reg[3]
    SLICE_X11Y169        LUT4 (Prop_lut4_I3_O)        0.105    20.635 r  i_pcileech_com/i_pcileech_tlps128_src_fifo/tdata[127]_i_1/O
                         net (fo=30, routed)          0.633    21.268    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[127]_0
    SLICE_X6Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[110]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.477     4.524    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/clk_IBUF_BUFG
    SLICE_X6Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[110]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[119]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.604ns  (logic 2.352ns (14.165%)  route 14.252ns (85.835%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.458     4.663    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           1.119     6.161    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.105     6.266 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     6.266    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.706 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     6.707    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.805    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.903 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.001 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.001    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.099 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.197 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.295    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.511 f  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_2/CO[0]
                         net (fo=2, routed)           0.806     8.317    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[63][0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.309     8.626 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    14.785    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    14.890 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         4.735    19.624    i_pcileech_com/rst_subsys
    SLICE_X7Y166         LUT6 (Prop_lut6_I0_O)        0.105    19.729 r  i_pcileech_com/tdata[127]_i_2/O
                         net (fo=33, routed)          0.800    20.530    i_pcileech_com/tkeepdw_reg[3]
    SLICE_X11Y169        LUT4 (Prop_lut4_I3_O)        0.105    20.635 r  i_pcileech_com/i_pcileech_tlps128_src_fifo/tdata[127]_i_1/O
                         net (fo=30, routed)          0.633    21.268    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[127]_0
    SLICE_X6Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[119]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.477     4.524    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/clk_IBUF_BUFG
    SLICE_X6Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[119]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[122]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.604ns  (logic 2.352ns (14.165%)  route 14.252ns (85.835%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.458     4.663    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           1.119     6.161    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.105     6.266 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     6.266    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.706 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     6.707    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.805    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.903 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.001 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.001    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.099 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.197 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.295    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.511 f  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_2/CO[0]
                         net (fo=2, routed)           0.806     8.317    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[63][0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.309     8.626 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    14.785    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    14.890 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         4.735    19.624    i_pcileech_com/rst_subsys
    SLICE_X7Y166         LUT6 (Prop_lut6_I0_O)        0.105    19.729 r  i_pcileech_com/tdata[127]_i_2/O
                         net (fo=33, routed)          0.800    20.530    i_pcileech_com/tkeepdw_reg[3]
    SLICE_X11Y169        LUT4 (Prop_lut4_I3_O)        0.105    20.635 r  i_pcileech_com/i_pcileech_tlps128_src_fifo/tdata[127]_i_1/O
                         net (fo=30, routed)          0.633    21.268    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[127]_0
    SLICE_X7Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[122]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.477     4.524    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/clk_IBUF_BUFG
    SLICE_X7Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[122]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[124]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.604ns  (logic 2.352ns (14.165%)  route 14.252ns (85.835%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.458     4.663    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           1.119     6.161    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.105     6.266 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     6.266    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.706 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     6.707    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.805    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.903 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.001 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.001    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.099 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.197 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.295    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.511 f  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_2/CO[0]
                         net (fo=2, routed)           0.806     8.317    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[63][0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.309     8.626 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    14.785    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    14.890 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         4.735    19.624    i_pcileech_com/rst_subsys
    SLICE_X7Y166         LUT6 (Prop_lut6_I0_O)        0.105    19.729 r  i_pcileech_com/tdata[127]_i_2/O
                         net (fo=33, routed)          0.800    20.530    i_pcileech_com/tkeepdw_reg[3]
    SLICE_X11Y169        LUT4 (Prop_lut4_I3_O)        0.105    20.635 r  i_pcileech_com/i_pcileech_tlps128_src_fifo/tdata[127]_i_1/O
                         net (fo=30, routed)          0.633    21.268    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[127]_0
    SLICE_X7Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[124]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.477     4.524    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/clk_IBUF_BUFG
    SLICE_X7Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[124]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[126]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.604ns  (logic 2.352ns (14.165%)  route 14.252ns (85.835%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.458     4.663    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           1.119     6.161    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.105     6.266 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     6.266    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.706 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     6.707    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.805    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.903 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.001 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.001    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.099 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.197 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.295    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.511 f  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_2/CO[0]
                         net (fo=2, routed)           0.806     8.317    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[63][0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.309     8.626 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    14.785    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    14.890 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         4.735    19.624    i_pcileech_com/rst_subsys
    SLICE_X7Y166         LUT6 (Prop_lut6_I0_O)        0.105    19.729 r  i_pcileech_com/tdata[127]_i_2/O
                         net (fo=33, routed)          0.800    20.530    i_pcileech_com/tkeepdw_reg[3]
    SLICE_X11Y169        LUT4 (Prop_lut4_I3_O)        0.105    20.635 r  i_pcileech_com/i_pcileech_tlps128_src_fifo/tdata[127]_i_1/O
                         net (fo=30, routed)          0.633    21.268    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[127]_0
    SLICE_X7Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[126]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.477     4.524    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/clk_IBUF_BUFG
    SLICE_X7Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[126]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[127]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.604ns  (logic 2.352ns (14.165%)  route 14.252ns (85.835%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.458     4.663    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           1.119     6.161    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.105     6.266 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     6.266    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.706 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     6.707    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.805    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.903 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.001 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.001    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.099 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.197 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.295    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.511 f  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_2/CO[0]
                         net (fo=2, routed)           0.806     8.317    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[63][0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.309     8.626 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    14.785    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    14.890 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         4.735    19.624    i_pcileech_com/rst_subsys
    SLICE_X7Y166         LUT6 (Prop_lut6_I0_O)        0.105    19.729 r  i_pcileech_com/tdata[127]_i_2/O
                         net (fo=33, routed)          0.800    20.530    i_pcileech_com/tkeepdw_reg[3]
    SLICE_X11Y169        LUT4 (Prop_lut4_I3_O)        0.105    20.635 r  i_pcileech_com/i_pcileech_tlps128_src_fifo/tdata[127]_i_1/O
                         net (fo=30, routed)          0.633    21.268    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[127]_0
    SLICE_X7Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[127]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.477     4.524    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/clk_IBUF_BUFG
    SLICE_X7Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[127]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[101]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.485ns  (logic 2.352ns (14.268%)  route 14.133ns (85.732%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.523ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.458     4.663    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           1.119     6.161    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.105     6.266 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     6.266    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.706 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     6.707    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.805    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.903 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.001 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.001    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.099 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.197 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.295    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.511 f  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_2/CO[0]
                         net (fo=2, routed)           0.806     8.317    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[63][0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.309     8.626 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    14.785    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    14.890 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         4.735    19.624    i_pcileech_com/rst_subsys
    SLICE_X7Y166         LUT6 (Prop_lut6_I0_O)        0.105    19.729 r  i_pcileech_com/tdata[127]_i_2/O
                         net (fo=33, routed)          0.800    20.530    i_pcileech_com/tkeepdw_reg[3]
    SLICE_X11Y169        LUT4 (Prop_lut4_I3_O)        0.105    20.635 r  i_pcileech_com/i_pcileech_tlps128_src_fifo/tdata[127]_i_1/O
                         net (fo=30, routed)          0.513    21.148    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[127]_0
    SLICE_X7Y169         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[101]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.476     4.523    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/clk_IBUF_BUFG
    SLICE_X7Y169         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[101]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[111]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.485ns  (logic 2.352ns (14.268%)  route 14.133ns (85.732%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.523ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.458     4.663    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           1.119     6.161    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.105     6.266 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     6.266    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.706 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     6.707    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.805    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.903 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.001 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.001    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.099 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.197 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.295    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.511 f  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_2/CO[0]
                         net (fo=2, routed)           0.806     8.317    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[63][0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.309     8.626 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    14.785    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    14.890 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         4.735    19.624    i_pcileech_com/rst_subsys
    SLICE_X7Y166         LUT6 (Prop_lut6_I0_O)        0.105    19.729 r  i_pcileech_com/tdata[127]_i_2/O
                         net (fo=33, routed)          0.800    20.530    i_pcileech_com/tkeepdw_reg[3]
    SLICE_X11Y169        LUT4 (Prop_lut4_I3_O)        0.105    20.635 r  i_pcileech_com/i_pcileech_tlps128_src_fifo/tdata[127]_i_1/O
                         net (fo=30, routed)          0.513    21.148    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[127]_0
    SLICE_X7Y169         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[111]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.476     4.523    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/clk_IBUF_BUFG
    SLICE_X7Y169         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[111]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tickcount64_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.099%)  route 0.129ns (33.901%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.596     1.514    clk_IBUF_BUFG
    SLICE_X4Y109         FDRE                                         r  tickcount64_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  tickcount64_reg[62]/Q
                         net (fo=3, routed)           0.129     1.784    tickcount64_reg[62]
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.895 r  tickcount64_reg[60]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.895    tickcount64_reg[60]_i_1__1_n_5
    SLICE_X4Y109         FDRE                                         r  tickcount64_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.866     2.031    clk_IBUF_BUFG
    SLICE_X4Y109         FDRE                                         r  tickcount64_reg[62]/C

Slack:                    inf
  Source:                 tickcount64_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.084%)  route 0.129ns (33.916%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.596     1.514    clk_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  tickcount64_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  tickcount64_reg[54]/Q
                         net (fo=3, routed)           0.129     1.785    tickcount64_reg[54]
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.896 r  tickcount64_reg[52]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.896    tickcount64_reg[52]_i_1__1_n_5
    SLICE_X4Y107         FDRE                                         r  tickcount64_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.866     2.031    clk_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  tickcount64_reg[54]/C

Slack:                    inf
  Source:                 tickcount64_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.099%)  route 0.129ns (33.901%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.597     1.515    clk_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  tickcount64_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  tickcount64_reg[50]/Q
                         net (fo=3, routed)           0.129     1.785    tickcount64_reg[50]
    SLICE_X4Y106         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.896 r  tickcount64_reg[48]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.896    tickcount64_reg[48]_i_1__1_n_5
    SLICE_X4Y106         FDRE                                         r  tickcount64_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.867     2.032    clk_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  tickcount64_reg[50]/C

Slack:                    inf
  Source:                 tickcount64_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.084%)  route 0.129ns (33.916%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.597     1.515    clk_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  tickcount64_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  tickcount64_reg[46]/Q
                         net (fo=3, routed)           0.129     1.786    tickcount64_reg[46]
    SLICE_X4Y105         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.897 r  tickcount64_reg[44]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.897    tickcount64_reg[44]_i_1__1_n_5
    SLICE_X4Y105         FDRE                                         r  tickcount64_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.867     2.032    clk_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  tickcount64_reg[46]/C

Slack:                    inf
  Source:                 tickcount64_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.099%)  route 0.129ns (33.901%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.598     1.516    clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  tickcount64_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  tickcount64_reg[26]/Q
                         net (fo=2, routed)           0.129     1.786    tickcount64_reg__0[26]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.897 r  tickcount64_reg[24]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.897    tickcount64_reg[24]_i_1__1_n_5
    SLICE_X4Y100         FDRE                                         r  tickcount64_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.868     2.033    clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  tickcount64_reg[26]/C

Slack:                    inf
  Source:                 tickcount64_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.252ns (65.730%)  route 0.131ns (34.270%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.596     1.514    clk_IBUF_BUFG
    SLICE_X4Y108         FDRE                                         r  tickcount64_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  tickcount64_reg[58]/Q
                         net (fo=3, routed)           0.131     1.787    tickcount64_reg[58]
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.898 r  tickcount64_reg[56]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.898    tickcount64_reg[56]_i_1__1_n_5
    SLICE_X4Y108         FDRE                                         r  tickcount64_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.866     2.031    clk_IBUF_BUFG
    SLICE_X4Y108         FDRE                                         r  tickcount64_reg[58]/C

Slack:                    inf
  Source:                 tickcount64_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.084%)  route 0.129ns (33.916%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.603     1.521    clk_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  tickcount64_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  tickcount64_reg[10]/Q
                         net (fo=2, routed)           0.129     1.791    tickcount64_reg[10]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  tickcount64_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.902    tickcount64_reg[8]_i_1__1_n_5
    SLICE_X4Y96          FDRE                                         r  tickcount64_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.874     2.038    clk_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  tickcount64_reg[10]/C

Slack:                    inf
  Source:                 tickcount64_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.099%)  route 0.129ns (33.901%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.604     1.522    clk_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  tickcount64_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  tickcount64_reg[14]/Q
                         net (fo=2, routed)           0.129     1.792    tickcount64_reg[14]
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  tickcount64_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.903    tickcount64_reg[12]_i_1__1_n_5
    SLICE_X4Y97          FDRE                                         r  tickcount64_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.875     2.039    clk_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  tickcount64_reg[14]/C

Slack:                    inf
  Source:                 tickcount64_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.084%)  route 0.129ns (33.916%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.604     1.522    clk_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  tickcount64_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  tickcount64_reg[18]/Q
                         net (fo=2, routed)           0.129     1.792    tickcount64_reg[18]
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  tickcount64_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.903    tickcount64_reg[16]_i_1__1_n_5
    SLICE_X4Y98          FDRE                                         r  tickcount64_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.875     2.039    clk_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  tickcount64_reg[18]/C

Slack:                    inf
  Source:                 tickcount64_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.084%)  route 0.129ns (33.916%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.604     1.522    clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  tickcount64_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  tickcount64_reg[22]/Q
                         net (fo=2, routed)           0.129     1.792    tickcount64_reg[22]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  tickcount64_reg[20]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.903    tickcount64_reg[20]_i_1__1_n_5
    SLICE_X4Y99          FDRE                                         r  tickcount64_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.875     2.039    clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  tickcount64_reg[22]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_ft601_clk
  To Clock:  net_clk

Max Delay            68 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_com/tickcount64_com_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.218ns  (logic 1.736ns (41.156%)  route 2.482ns (58.845%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.530ns
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.535     4.744    i_pcileech_com/CLK
    SLICE_X16Y150        FDRE                                         r  i_pcileech_com/tickcount64_com_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y150        FDRE (Prop_fdre_C_Q)         0.379     5.123 f  i_pcileech_com/tickcount64_com_reg[0]/Q
                         net (fo=2, routed)           0.968     6.091    i_pcileech_com/tickcount64_com_reg[0]
    SLICE_X17Y154        LUT2 (Prop_lut2_I1_O)        0.105     6.196 r  i_pcileech_com/rst1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.196    i_pcileech_com/rst1_carry_i_5_n_0
    SLICE_X17Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.636 r  i_pcileech_com/rst1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.636    i_pcileech_com/rst1_carry_n_0
    SLICE_X17Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.734 r  i_pcileech_com/rst1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.734    i_pcileech_com/rst1_carry__0_n_0
    SLICE_X17Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.832 r  i_pcileech_com/rst1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.832    i_pcileech_com/rst1_carry__1_n_0
    SLICE_X17Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.930 r  i_pcileech_com/rst1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.930    i_pcileech_com/rst1_carry__2_n_0
    SLICE_X17Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.028 r  i_pcileech_com/rst1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.028    i_pcileech_com/rst1_carry__3_n_0
    SLICE_X17Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.126 r  i_pcileech_com/rst1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.126    i_pcileech_com/rst1_carry__4_n_0
    SLICE_X17Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.224 r  i_pcileech_com/rst1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.224    i_pcileech_com/rst1_carry__5_n_0
    SLICE_X17Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.322 f  i_pcileech_com/rst1_carry__6/CO[3]
                         net (fo=1, routed)           0.729     8.052    i_pcileech_com/rst1
    SLICE_X15Y161        LUT2 (Prop_lut2_I0_O)        0.126     8.178 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.785     8.962    <hidden>
    SLICE_X3Y162         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.483     4.530    <hidden>
    SLICE_X3Y162         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 i_pcileech_com/tickcount64_com_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.218ns  (logic 1.736ns (41.156%)  route 2.482ns (58.845%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.530ns
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.535     4.744    i_pcileech_com/CLK
    SLICE_X16Y150        FDRE                                         r  i_pcileech_com/tickcount64_com_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y150        FDRE (Prop_fdre_C_Q)         0.379     5.123 f  i_pcileech_com/tickcount64_com_reg[0]/Q
                         net (fo=2, routed)           0.968     6.091    i_pcileech_com/tickcount64_com_reg[0]
    SLICE_X17Y154        LUT2 (Prop_lut2_I1_O)        0.105     6.196 r  i_pcileech_com/rst1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.196    i_pcileech_com/rst1_carry_i_5_n_0
    SLICE_X17Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.636 r  i_pcileech_com/rst1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.636    i_pcileech_com/rst1_carry_n_0
    SLICE_X17Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.734 r  i_pcileech_com/rst1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.734    i_pcileech_com/rst1_carry__0_n_0
    SLICE_X17Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.832 r  i_pcileech_com/rst1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.832    i_pcileech_com/rst1_carry__1_n_0
    SLICE_X17Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.930 r  i_pcileech_com/rst1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.930    i_pcileech_com/rst1_carry__2_n_0
    SLICE_X17Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.028 r  i_pcileech_com/rst1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.028    i_pcileech_com/rst1_carry__3_n_0
    SLICE_X17Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.126 r  i_pcileech_com/rst1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.126    i_pcileech_com/rst1_carry__4_n_0
    SLICE_X17Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.224 r  i_pcileech_com/rst1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.224    i_pcileech_com/rst1_carry__5_n_0
    SLICE_X17Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.322 f  i_pcileech_com/rst1_carry__6/CO[3]
                         net (fo=1, routed)           0.729     8.052    i_pcileech_com/rst1
    SLICE_X15Y161        LUT2 (Prop_lut2_I0_O)        0.126     8.178 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.785     8.962    <hidden>
    SLICE_X3Y162         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.483     4.530    <hidden>
    SLICE_X3Y162         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.356ns  (logic 1.084ns (46.010%)  route 1.272ns (53.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    4.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.599     4.808    <hidden>
    SLICE_X6Y162         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y162         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     5.892 r  <hidden>
                         net (fo=1, routed)           1.272     7.164    <hidden>
    SLICE_X20Y160        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.414     4.461    <hidden>
    SLICE_X20Y160        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.157ns  (logic 1.081ns (50.122%)  route 1.076ns (49.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.532     4.741    <hidden>
    SLICE_X10Y161        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y161        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     5.822 r  <hidden>
                         net (fo=1, routed)           1.076     6.898    <hidden>
    SLICE_X20Y160        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.414     4.461    <hidden>
    SLICE_X20Y160        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.118ns  (logic 1.100ns (51.943%)  route 1.018ns (48.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns
    Source Clock Delay      (SCD):    4.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.531     4.740    <hidden>
    SLICE_X12Y162        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     5.840 r  <hidden>
                         net (fo=1, routed)           1.018     6.858    <hidden>
    SLICE_X22Y163        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.412     4.459    <hidden>
    SLICE_X22Y163        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.104ns  (logic 1.087ns (51.671%)  route 1.017ns (48.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns
    Source Clock Delay      (SCD):    4.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.531     4.740    <hidden>
    SLICE_X12Y162        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.087     5.827 r  <hidden>
                         net (fo=1, routed)           1.017     6.844    <hidden>
    SLICE_X22Y163        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.412     4.459    <hidden>
    SLICE_X22Y163        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.094ns  (logic 1.107ns (52.872%)  route 0.987ns (47.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns
    Source Clock Delay      (SCD):    4.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.531     4.740    <hidden>
    SLICE_X12Y162        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     5.847 r  <hidden>
                         net (fo=1, routed)           0.987     6.834    <hidden>
    SLICE_X22Y163        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.412     4.459    <hidden>
    SLICE_X22Y163        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.865ns  (logic 1.100ns (58.990%)  route 0.765ns (41.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns
    Source Clock Delay      (SCD):    4.739ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.530     4.739    <hidden>
    SLICE_X14Y163        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y163        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     5.839 r  <hidden>
                         net (fo=1, routed)           0.765     6.604    <hidden>
    SLICE_X17Y163        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.413     4.460    <hidden>
    SLICE_X17Y163        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.861ns  (logic 1.109ns (59.603%)  route 0.752ns (40.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    4.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.534     4.743    <hidden>
    SLICE_X10Y159        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y159        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     5.852 r  <hidden>
                         net (fo=1, routed)           0.752     6.604    <hidden>
    SLICE_X13Y161        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.414     4.461    <hidden>
    SLICE_X13Y161        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.857ns  (logic 1.107ns (59.604%)  route 0.750ns (40.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.533     4.742    <hidden>
    SLICE_X10Y160        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y160        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     5.849 r  <hidden>
                         net (fo=1, routed)           0.750     6.600    <hidden>
    SLICE_X11Y160        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.416     4.463    <hidden>
    SLICE_X11Y160        FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.631%)  route 0.172ns (57.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.584     1.506    <hidden>
    SLICE_X73Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.128     1.634 r  <hidden>
                         net (fo=1, routed)           0.172     1.806    <hidden>
    SLICE_X74Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.857     2.021    <hidden>
    SLICE_X74Y133        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.653%)  route 0.168ns (54.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.584     1.506    <hidden>
    SLICE_X73Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  <hidden>
                         net (fo=1, routed)           0.168     1.815    <hidden>
    SLICE_X74Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.857     2.021    <hidden>
    SLICE_X74Y133        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.396%)  route 0.161ns (49.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.587     1.509    <hidden>
    SLICE_X74Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y135        FDRE (Prop_fdre_C_Q)         0.164     1.673 r  <hidden>
                         net (fo=1, routed)           0.161     1.834    <hidden>
    SLICE_X74Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.859     2.023    <hidden>
    SLICE_X74Y136        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.464%)  route 0.178ns (54.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.587     1.509    <hidden>
    SLICE_X74Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y135        FDRE (Prop_fdre_C_Q)         0.148     1.657 r  <hidden>
                         net (fo=1, routed)           0.178     1.835    <hidden>
    SLICE_X74Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.859     2.023    <hidden>
    SLICE_X74Y136        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.396%)  route 0.161ns (49.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.590     1.512    <hidden>
    SLICE_X78Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y135        FDRE (Prop_fdre_C_Q)         0.164     1.676 r  <hidden>
                         net (fo=1, routed)           0.161     1.837    <hidden>
    SLICE_X78Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.860     2.025    <hidden>
    SLICE_X78Y136        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.784%)  route 0.165ns (50.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.587     1.509    <hidden>
    SLICE_X74Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y135        FDRE (Prop_fdre_C_Q)         0.164     1.673 r  <hidden>
                         net (fo=1, routed)           0.165     1.838    <hidden>
    SLICE_X74Y137        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.860     2.024    <hidden>
    SLICE_X74Y137        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.437%)  route 0.199ns (58.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.587     1.509    <hidden>
    SLICE_X77Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y135        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  <hidden>
                         net (fo=1, routed)           0.199     1.849    <hidden>
    SLICE_X75Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.859     2.023    <hidden>
    SLICE_X75Y136        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.847%)  route 0.179ns (52.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.587     1.509    <hidden>
    SLICE_X74Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y135        FDRE (Prop_fdre_C_Q)         0.164     1.673 r  <hidden>
                         net (fo=1, routed)           0.179     1.852    <hidden>
    SLICE_X74Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.859     2.023    <hidden>
    SLICE_X74Y136        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.760%)  route 0.198ns (57.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.587     1.509    <hidden>
    SLICE_X74Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y135        FDRE (Prop_fdre_C_Q)         0.148     1.657 r  <hidden>
                         net (fo=1, routed)           0.198     1.855    <hidden>
    SLICE_X74Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.859     2.023    <hidden>
    SLICE_X74Y136        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.923%)  route 0.228ns (64.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.587     1.509    <hidden>
    SLICE_X77Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y135        FDRE (Prop_fdre_C_Q)         0.128     1.637 r  <hidden>
                         net (fo=1, routed)           0.228     1.865    <hidden>
    SLICE_X76Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.859     2.023    <hidden>
    SLICE_X76Y135        FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  net_ft601_clk

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.189ns  (logic 1.532ns (11.619%)  route 11.657ns (88.381%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         7.940    13.189    <hidden>
    SLICE_X78Y141        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.324     4.375    <hidden>
    SLICE_X78Y141        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.189ns  (logic 1.532ns (11.619%)  route 11.657ns (88.381%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         7.940    13.189    <hidden>
    SLICE_X78Y141        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.324     4.375    <hidden>
    SLICE_X78Y141        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.342ns  (logic 1.651ns (14.560%)  route 9.691ns (85.440%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        4.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.533ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         5.437    10.686    i_pcileech_com/rst
    SLICE_X15Y161        LUT2 (Prop_lut2_I1_O)        0.119    10.805 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.537    11.342    <hidden>
    SLICE_X3Y161         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.483     4.533    <hidden>
    SLICE_X3Y161         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.342ns  (logic 1.651ns (14.560%)  route 9.691ns (85.440%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        4.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.533ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         5.437    10.686    i_pcileech_com/rst
    SLICE_X15Y161        LUT2 (Prop_lut2_I1_O)        0.119    10.805 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.537    11.342    <hidden>
    SLICE_X3Y161         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.483     4.533    <hidden>
    SLICE_X3Y161         FDPE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.411ns  (logic 0.353ns (6.525%)  route 5.058ns (93.475%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.930     2.194    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.045     2.239 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         2.826     5.065    i_pcileech_com/rst
    SLICE_X15Y161        LUT2 (Prop_lut2_I1_O)        0.044     5.109 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.302     5.411    <hidden>
    SLICE_X3Y161         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.955     2.123    <hidden>
    SLICE_X3Y161         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.411ns  (logic 0.353ns (6.525%)  route 5.058ns (93.475%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.930     2.194    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.045     2.239 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         2.826     5.065    i_pcileech_com/rst
    SLICE_X15Y161        LUT2 (Prop_lut2_I1_O)        0.044     5.109 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.302     5.411    <hidden>
    SLICE_X3Y161         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.955     2.123    <hidden>
    SLICE_X3Y161         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.511ns  (logic 0.309ns (4.747%)  route 6.202ns (95.253%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.930     2.194    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.045     2.239 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         4.272     6.511    <hidden>
    SLICE_X78Y141        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.865     2.032    <hidden>
    SLICE_X78Y141        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.511ns  (logic 0.309ns (4.747%)  route 6.202ns (95.253%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.930     2.194    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.045     2.239 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         4.272     6.511    <hidden>
    SLICE_X78Y141        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.865     2.032    <hidden>
    SLICE_X78Y141        FDPE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_clk
  To Clock:  net_ft601_clk

Max Delay          1491 Endpoints
Min Delay          1507 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.382ns  (logic 2.037ns (13.243%)  route 13.345ns (86.757%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.458     4.663    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           1.119     6.161    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.105     6.266 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     6.266    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.706 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     6.707    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.805    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.903 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.001 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.001    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.099 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.197 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.295    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.511 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_2/CO[0]
                         net (fo=2, routed)           0.806     8.317    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[63][0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.309     8.626 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)        11.419    20.045    <hidden>
    SLICE_X64Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.242     4.293    <hidden>
    SLICE_X64Y133        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.382ns  (logic 2.037ns (13.243%)  route 13.345ns (86.757%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.458     4.663    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           1.119     6.161    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.105     6.266 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     6.266    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.706 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     6.707    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.805    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.903 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.001 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.001    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.099 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.197 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.295    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.511 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_2/CO[0]
                         net (fo=2, routed)           0.806     8.317    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[63][0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.309     8.626 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)        11.419    20.045    <hidden>
    SLICE_X64Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.242     4.293    <hidden>
    SLICE_X64Y133        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.130ns  (logic 2.037ns (13.463%)  route 13.093ns (86.537%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.458     4.663    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           1.119     6.161    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.105     6.266 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     6.266    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.706 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     6.707    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.805    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.903 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.001 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.001    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.099 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.197 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.295    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.511 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_2/CO[0]
                         net (fo=2, routed)           0.806     8.317    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[63][0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.309     8.626 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)        11.167    19.793    <hidden>
    SLICE_X63Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.242     4.293    <hidden>
    SLICE_X63Y133        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.130ns  (logic 2.037ns (13.463%)  route 13.093ns (86.537%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.458     4.663    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           1.119     6.161    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.105     6.266 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     6.266    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.706 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     6.707    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.805    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.903 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.001 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.001    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.099 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.197 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.295    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.511 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_2/CO[0]
                         net (fo=2, routed)           0.806     8.317    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[63][0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.309     8.626 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)        11.167    19.793    <hidden>
    SLICE_X63Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.242     4.293    <hidden>
    SLICE_X63Y133        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.130ns  (logic 2.037ns (13.463%)  route 13.093ns (86.537%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.458     4.663    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           1.119     6.161    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.105     6.266 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     6.266    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.706 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     6.707    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.805    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.903 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.001 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.001    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.099 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.197 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.295    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.511 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_2/CO[0]
                         net (fo=2, routed)           0.806     8.317    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[63][0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.309     8.626 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)        11.167    19.793    <hidden>
    SLICE_X63Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.242     4.293    <hidden>
    SLICE_X63Y133        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.069ns  (logic 2.037ns (13.518%)  route 13.032ns (86.482%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.458     4.663    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           1.119     6.161    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.105     6.266 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     6.266    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.706 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     6.707    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.805    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.903 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.001 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.001    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.099 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.197 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.295    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.511 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_2/CO[0]
                         net (fo=2, routed)           0.806     8.317    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[63][0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.309     8.626 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)        11.106    19.732    <hidden>
    SLICE_X63Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.238     4.289    <hidden>
    SLICE_X63Y129        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.069ns  (logic 2.037ns (13.518%)  route 13.032ns (86.482%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.458     4.663    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           1.119     6.161    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.105     6.266 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     6.266    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.706 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     6.707    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.805    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.903 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.001 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.001    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.099 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.197 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.295    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.511 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_2/CO[0]
                         net (fo=2, routed)           0.806     8.317    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[63][0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.309     8.626 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)        11.106    19.732    <hidden>
    SLICE_X63Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.238     4.289    <hidden>
    SLICE_X63Y129        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.069ns  (logic 2.037ns (13.518%)  route 13.032ns (86.482%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.458     4.663    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           1.119     6.161    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.105     6.266 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     6.266    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.706 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     6.707    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.805    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.903 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.001 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.001    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.099 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.197 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.295    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.511 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_2/CO[0]
                         net (fo=2, routed)           0.806     8.317    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[63][0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.309     8.626 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)        11.106    19.732    <hidden>
    SLICE_X63Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.238     4.289    <hidden>
    SLICE_X63Y129        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.069ns  (logic 2.037ns (13.518%)  route 13.032ns (86.482%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.458     4.663    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           1.119     6.161    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.105     6.266 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     6.266    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.706 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     6.707    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.805    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.903 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.001 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.001    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.099 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.197 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.295    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.511 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_2/CO[0]
                         net (fo=2, routed)           0.806     8.317    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[63][0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.309     8.626 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)        11.106    19.732    <hidden>
    SLICE_X63Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.238     4.289    <hidden>
    SLICE_X63Y129        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.069ns  (logic 2.037ns (13.518%)  route 13.032ns (86.482%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.458     4.663    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           1.119     6.161    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.105     6.266 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     6.266    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_39_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.706 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     6.707    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_30_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.805    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_25_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.903 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_20_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.001 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.001    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_15_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.099 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_10_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.197 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.295    i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_3_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.511 r  i_pcileech_com/i_pcileech_ft601/ft601_rst_n_OBUF_inst_i_2/CO[0]
                         net (fo=2, routed)           0.806     8.317    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[63][0]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.309     8.626 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)        11.106    19.732    <hidden>
    SLICE_X63Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.238     4.289    <hidden>
    SLICE_X63Y129        FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.148ns (49.868%)  route 0.149ns (50.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.555     1.473    <hidden>
    SLICE_X70Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y131        FDRE (Prop_fdre_C_Q)         0.148     1.621 r  <hidden>
                         net (fo=1, routed)           0.149     1.770    <hidden>
    SLICE_X69Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.826     1.993    <hidden>
    SLICE_X69Y132        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.497%)  route 0.169ns (54.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.555     1.473    <hidden>
    SLICE_X63Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y131        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  <hidden>
                         net (fo=1, routed)           0.169     1.783    <hidden>
    SLICE_X64Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.825     1.992    <hidden>
    SLICE_X64Y131        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.049%)  route 0.172ns (54.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.555     1.473    <hidden>
    SLICE_X68Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y131        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  <hidden>
                         net (fo=1, routed)           0.172     1.786    <hidden>
    SLICE_X69Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.826     1.993    <hidden>
    SLICE_X69Y132        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.895%)  route 0.168ns (53.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.554     1.472    <hidden>
    SLICE_X70Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y130        FDRE (Prop_fdre_C_Q)         0.148     1.620 r  <hidden>
                         net (fo=1, routed)           0.168     1.788    <hidden>
    SLICE_X71Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.825     1.992    <hidden>
    SLICE_X71Y131        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.507%)  route 0.188ns (59.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.556     1.474    <hidden>
    SLICE_X63Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y132        FDRE (Prop_fdre_C_Q)         0.128     1.602 r  <hidden>
                         net (fo=1, routed)           0.188     1.790    <hidden>
    SLICE_X61Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.822     1.990    <hidden>
    SLICE_X61Y132        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.225%)  route 0.178ns (55.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.556     1.474    <hidden>
    SLICE_X63Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y132        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  <hidden>
                         net (fo=1, routed)           0.178     1.793    <hidden>
    SLICE_X64Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.826     1.993    <hidden>
    SLICE_X64Y132        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.396%)  route 0.161ns (49.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.555     1.473    <hidden>
    SLICE_X70Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y131        FDRE (Prop_fdre_C_Q)         0.164     1.637 r  <hidden>
                         net (fo=1, routed)           0.161     1.799    <hidden>
    SLICE_X70Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.826     1.993    <hidden>
    SLICE_X70Y132        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.847%)  route 0.179ns (52.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.555     1.473    <hidden>
    SLICE_X70Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y131        FDRE (Prop_fdre_C_Q)         0.164     1.637 r  <hidden>
                         net (fo=1, routed)           0.179     1.816    <hidden>
    SLICE_X70Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.826     1.993    <hidden>
    SLICE_X70Y132        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.157%)  route 0.145ns (46.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.595     1.513    <hidden>
    SLICE_X80Y142        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y142        FDPE (Prop_fdpe_C_Q)         0.164     1.677 r  <hidden>
                         net (fo=51, routed)          0.145     1.822    <hidden>
    SLICE_X79Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.865     2.032    <hidden>
    SLICE_X79Y142        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.716%)  route 0.230ns (64.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.556     1.474    <hidden>
    SLICE_X63Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y132        FDRE (Prop_fdre_C_Q)         0.128     1.602 r  <hidden>
                         net (fo=1, routed)           0.230     1.833    <hidden>
    SLICE_X64Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.825     1.992    <hidden>
    SLICE_X64Y131        FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_ft601_clk
  To Clock:  net_ft601_clk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_com/tickcount64_com_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.970ns  (logic 1.736ns (43.724%)  route 2.234ns (56.277%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.533ns
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.535     4.744    i_pcileech_com/CLK
    SLICE_X16Y150        FDRE                                         r  i_pcileech_com/tickcount64_com_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y150        FDRE (Prop_fdre_C_Q)         0.379     5.123 f  i_pcileech_com/tickcount64_com_reg[0]/Q
                         net (fo=2, routed)           0.968     6.091    i_pcileech_com/tickcount64_com_reg[0]
    SLICE_X17Y154        LUT2 (Prop_lut2_I1_O)        0.105     6.196 r  i_pcileech_com/rst1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.196    i_pcileech_com/rst1_carry_i_5_n_0
    SLICE_X17Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.636 r  i_pcileech_com/rst1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.636    i_pcileech_com/rst1_carry_n_0
    SLICE_X17Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.734 r  i_pcileech_com/rst1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.734    i_pcileech_com/rst1_carry__0_n_0
    SLICE_X17Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.832 r  i_pcileech_com/rst1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.832    i_pcileech_com/rst1_carry__1_n_0
    SLICE_X17Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.930 r  i_pcileech_com/rst1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.930    i_pcileech_com/rst1_carry__2_n_0
    SLICE_X17Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.028 r  i_pcileech_com/rst1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.028    i_pcileech_com/rst1_carry__3_n_0
    SLICE_X17Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.126 r  i_pcileech_com/rst1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.126    i_pcileech_com/rst1_carry__4_n_0
    SLICE_X17Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.224 r  i_pcileech_com/rst1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.224    i_pcileech_com/rst1_carry__5_n_0
    SLICE_X17Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.322 f  i_pcileech_com/rst1_carry__6/CO[3]
                         net (fo=1, routed)           0.729     8.052    i_pcileech_com/rst1
    SLICE_X15Y161        LUT2 (Prop_lut2_I0_O)        0.126     8.178 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.537     8.715    <hidden>
    SLICE_X3Y161         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.483     4.533    <hidden>
    SLICE_X3Y161         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 i_pcileech_com/tickcount64_com_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.970ns  (logic 1.736ns (43.724%)  route 2.234ns (56.277%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.533ns
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.535     4.744    i_pcileech_com/CLK
    SLICE_X16Y150        FDRE                                         r  i_pcileech_com/tickcount64_com_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y150        FDRE (Prop_fdre_C_Q)         0.379     5.123 f  i_pcileech_com/tickcount64_com_reg[0]/Q
                         net (fo=2, routed)           0.968     6.091    i_pcileech_com/tickcount64_com_reg[0]
    SLICE_X17Y154        LUT2 (Prop_lut2_I1_O)        0.105     6.196 r  i_pcileech_com/rst1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.196    i_pcileech_com/rst1_carry_i_5_n_0
    SLICE_X17Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.636 r  i_pcileech_com/rst1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.636    i_pcileech_com/rst1_carry_n_0
    SLICE_X17Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.734 r  i_pcileech_com/rst1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.734    i_pcileech_com/rst1_carry__0_n_0
    SLICE_X17Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.832 r  i_pcileech_com/rst1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.832    i_pcileech_com/rst1_carry__1_n_0
    SLICE_X17Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.930 r  i_pcileech_com/rst1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.930    i_pcileech_com/rst1_carry__2_n_0
    SLICE_X17Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.028 r  i_pcileech_com/rst1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.028    i_pcileech_com/rst1_carry__3_n_0
    SLICE_X17Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.126 r  i_pcileech_com/rst1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.126    i_pcileech_com/rst1_carry__4_n_0
    SLICE_X17Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.224 r  i_pcileech_com/rst1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.224    i_pcileech_com/rst1_carry__5_n_0
    SLICE_X17Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.322 f  i_pcileech_com/rst1_carry__6/CO[3]
                         net (fo=1, routed)           0.729     8.052    i_pcileech_com/rst1
    SLICE_X15Y161        LUT2 (Prop_lut2_I0_O)        0.126     8.178 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.537     8.715    <hidden>
    SLICE_X3Y161         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.483     4.533    <hidden>
    SLICE_X3Y161         FDPE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_com/tickcount64_com_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.167ns  (logic 0.387ns (33.149%)  route 0.780ns (66.851%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.646     1.568    i_pcileech_com/CLK
    SLICE_X16Y164        FDRE                                         r  i_pcileech_com/tickcount64_com_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y164        FDRE (Prop_fdre_C_Q)         0.141     1.709 f  i_pcileech_com/tickcount64_com_reg[58]/Q
                         net (fo=2, routed)           0.175     1.885    i_pcileech_com/tickcount64_com_reg[58]
    SLICE_X17Y161        LUT2 (Prop_lut2_I0_O)        0.045     1.930 r  i_pcileech_com/rst1_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.930    i_pcileech_com/rst1_carry__6_i_3_n_0
    SLICE_X17Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.085 f  i_pcileech_com/rst1_carry__6/CO[3]
                         net (fo=1, routed)           0.303     2.388    i_pcileech_com/rst1
    SLICE_X15Y161        LUT2 (Prop_lut2_I0_O)        0.046     2.434 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.302     2.736    <hidden>
    SLICE_X3Y161         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.955     2.123    <hidden>
    SLICE_X3Y161         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 i_pcileech_com/tickcount64_com_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.167ns  (logic 0.387ns (33.149%)  route 0.780ns (66.851%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.646     1.568    i_pcileech_com/CLK
    SLICE_X16Y164        FDRE                                         r  i_pcileech_com/tickcount64_com_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y164        FDRE (Prop_fdre_C_Q)         0.141     1.709 f  i_pcileech_com/tickcount64_com_reg[58]/Q
                         net (fo=2, routed)           0.175     1.885    i_pcileech_com/tickcount64_com_reg[58]
    SLICE_X17Y161        LUT2 (Prop_lut2_I0_O)        0.045     1.930 r  i_pcileech_com/rst1_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.930    i_pcileech_com/rst1_carry__6_i_3_n_0
    SLICE_X17Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.085 f  i_pcileech_com/rst1_carry__6/CO[3]
                         net (fo=1, routed)           0.303     2.388    i_pcileech_com/rst1
    SLICE_X15Y161        LUT2 (Prop_lut2_I0_O)        0.046     2.434 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.302     2.736    <hidden>
    SLICE_X3Y161         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.955     2.123    <hidden>
    SLICE_X3Y161         FDPE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6698 Endpoints
Min Delay          6698 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/s_wr_data_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.582ns  (logic 1.742ns (10.508%)  route 14.840ns (89.492%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         2.428    13.941    i_pcileech_pcie_a7/i_pcileech_tlps128_src64/tlast_reg_1
    SLICE_X36Y163        LUT4 (Prop_lut4_I2_O)        0.105    14.046 r  i_pcileech_pcie_a7/i_pcileech_tlps128_src64/s_wr_bar[0]_i_1/O
                         net (fo=46, routed)          2.536    16.582    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/E[0]
    SLICE_X8Y157         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/s_wr_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/s_wr_data_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.582ns  (logic 1.742ns (10.508%)  route 14.840ns (89.492%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         2.428    13.941    i_pcileech_pcie_a7/i_pcileech_tlps128_src64/tlast_reg_1
    SLICE_X36Y163        LUT4 (Prop_lut4_I2_O)        0.105    14.046 r  i_pcileech_pcie_a7/i_pcileech_tlps128_src64/s_wr_bar[0]_i_1/O
                         net (fo=46, routed)          2.536    16.582    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/E[0]
    SLICE_X8Y157         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/s_wr_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/s_wr_data_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.580ns  (logic 1.742ns (10.509%)  route 14.838ns (89.491%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         2.428    13.941    i_pcileech_pcie_a7/i_pcileech_tlps128_src64/tlast_reg_1
    SLICE_X36Y163        LUT4 (Prop_lut4_I2_O)        0.105    14.046 r  i_pcileech_pcie_a7/i_pcileech_tlps128_src64/s_wr_bar[0]_i_1/O
                         net (fo=46, routed)          2.534    16.580    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/E[0]
    SLICE_X7Y155         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/s_wr_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[60]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.553ns  (logic 1.742ns (10.526%)  route 14.810ns (89.474%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         2.828    14.341    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg_0
    SLICE_X24Y170        LUT2 (Prop_lut2_I0_O)        0.105    14.446 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_cnt[0]_i_1/O
                         net (fo=64, routed)          2.107    16.553    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[63]_0
    SLICE_X25Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[60]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[61]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.553ns  (logic 1.742ns (10.526%)  route 14.810ns (89.474%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         2.828    14.341    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg_0
    SLICE_X24Y170        LUT2 (Prop_lut2_I0_O)        0.105    14.446 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_cnt[0]_i_1/O
                         net (fo=64, routed)          2.107    16.553    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[63]_0
    SLICE_X25Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[61]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[62]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.553ns  (logic 1.742ns (10.526%)  route 14.810ns (89.474%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         2.828    14.341    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg_0
    SLICE_X24Y170        LUT2 (Prop_lut2_I0_O)        0.105    14.446 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_cnt[0]_i_1/O
                         net (fo=64, routed)          2.107    16.553    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[63]_0
    SLICE_X25Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[62]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[63]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.553ns  (logic 1.742ns (10.526%)  route 14.810ns (89.474%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         2.828    14.341    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg_0
    SLICE_X24Y170        LUT2 (Prop_lut2_I0_O)        0.105    14.446 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_cnt[0]_i_1/O
                         net (fo=64, routed)          2.107    16.553    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[63]_0
    SLICE_X25Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[63]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[56]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.441ns  (logic 1.742ns (10.598%)  route 14.699ns (89.402%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         2.828    14.341    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg_0
    SLICE_X24Y170        LUT2 (Prop_lut2_I0_O)        0.105    14.446 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_cnt[0]_i_1/O
                         net (fo=64, routed)          1.995    16.441    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[63]_0
    SLICE_X25Y185        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[56]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[57]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.441ns  (logic 1.742ns (10.598%)  route 14.699ns (89.402%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         2.828    14.341    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg_0
    SLICE_X24Y170        LUT2 (Prop_lut2_I0_O)        0.105    14.446 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_cnt[0]_i_1/O
                         net (fo=64, routed)          1.995    16.441    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[63]_0
    SLICE_X25Y185        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[57]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[58]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.441ns  (logic 1.742ns (10.598%)  route 14.699ns (89.402%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         2.828    14.341    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg_0
    SLICE_X24Y170        LUT2 (Prop_lut2_I0_O)        0.105    14.446 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_cnt[0]_i_1/O
                         net (fo=64, routed)          1.995    16.441    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[63]_0
    SLICE_X25Y185        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/int_cnt_reg[58]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/txsync_done_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/txsync_done_reg2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y190        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/txsync_done_reg1_reg[0]/C
    SLICE_X73Y190        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/txsync_done_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/txsync_done_reg1
    SLICE_X73Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/txsync_done_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y193        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[5]/C
    SLICE_X81Y193        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[5]/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[5]
    SLICE_X81Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/rdy_reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/rdy_reg2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y194        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/rdy_reg1_reg/C
    SLICE_X79Y194        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/rdy_reg1_reg/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/rdy_reg1
    SLICE_X79Y194        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/rdy_reg2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/phystatus_reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/phystatus_reg2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y192        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/phystatus_reg1_reg/C
    SLICE_X75Y192        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/phystatus_reg1_reg/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/phystatus_reg1
    SLICE_X75Y192        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/phystatus_reg2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txsync_done_reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txsync_done_reg2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y191        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txsync_done_reg1_reg/C
    SLICE_X73Y191        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txsync_done_reg1_reg/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txsync_done_reg1
    SLICE_X73Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txsync_done_reg2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y196        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg1_reg/C
    SLICE_X81Y196        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg1_reg/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg1
    SLICE_X81Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y198        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/C
    SLICE_X77Y198        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1[1]
    SLICE_X77Y198        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y198        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/C
    SLICE_X75Y198        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1[2]
    SLICE_X75Y198        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y197        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/C
    SLICE_X73Y197        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1[3]
    SLICE_X73Y197        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y198        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/C
    SLICE_X75Y198        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1[4]
    SLICE_X75Y198        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_ft601_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_ld2_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.486ns  (logic 3.785ns (50.561%)  route 3.701ns (49.439%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.435     4.645    <hidden>
    SLICE_X5Y110         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.379     5.024 r  <hidden>
                         net (fo=2, routed)           0.955     5.978    i_pcileech_com/com_tx_prog_full
    SLICE_X3Y104         LUT5 (Prop_lut5_I0_O)        0.105     6.083 r  i_pcileech_com/led_ld2_obuf_i_1/O
                         net (fo=1, routed)           2.746     8.829    i_pcileech_com_n_108
    G22                  OBUF (Prop_obuf_I_O)         3.301    12.130 r  led_ld2_obuf/O
                         net (fo=0)                   0.000    12.130    user_ld2_n
    G22                                                               r  user_ld2_n (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_ld2_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.881ns  (logic 1.442ns (50.052%)  route 1.439ns (49.948%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.595     1.517    <hidden>
    SLICE_X5Y110         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  <hidden>
                         net (fo=2, routed)           0.407     2.065    i_pcileech_com/com_tx_prog_full
    SLICE_X3Y104         LUT5 (Prop_lut5_I0_O)        0.045     2.110 r  i_pcileech_com/led_ld2_obuf_i_1/O
                         net (fo=1, routed)           1.032     3.142    i_pcileech_com_n_108
    G22                  OBUF (Prop_obuf_I_O)         1.256     4.398 r  led_ld2_obuf/O
                         net (fo=0)                   0.000     4.398    user_ld2_n
    G22                                                               r  user_ld2_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pcie_sys_clk_p
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_ld1_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.274ns  (logic 3.972ns (54.601%)  route 3.302ns (45.399%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.411     3.766    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y165        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y165        FDRE (Prop_fdre_C_Q)         0.379     4.145 f  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/Q
                         net (fo=2, routed)           0.519     4.664    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/S[0]
    SLICE_X61Y166        LUT2 (Prop_lut2_I1_O)        0.125     4.789 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/led_ld1_obuf_i_1/O
                         net (fo=1, routed)           2.783     7.573    i_pcileech_pcie_a7_n_558
    G21                  OBUF (Prop_obuf_I_O)         3.468    11.040 r  led_ld1_obuf/O
                         net (fo=0)                   0.000    11.040    user_ld1_n
    G21                                                               r  user_ld1_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcie_clk_p
                            (clock source 'pcie_sys_clk_p'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.355ns  (logic 2.355ns (99.991%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p fall edge)
                                                      5.000     5.000 f  
    F10                                               0.000     5.000 f  pcie_clk_p (IN)
                         net (fo=0)                   0.000     5.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 f  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     7.355 f  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.000     7.355    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/pcie_clk_c
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                                 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie_clk_p
                            (clock source 'pcie_sys_clk_p'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.441ns (99.953%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.000     0.441    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/pcie_clk_c
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                                 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_ld1_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.793ns  (logic 1.504ns (53.840%)  route 1.289ns (46.160%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.496     0.937    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X61Y165        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y165        FDRE (Prop_fdre_C_Q)         0.141     1.078 f  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/Q
                         net (fo=2, routed)           0.222     1.300    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/S[0]
    SLICE_X61Y166        LUT2 (Prop_lut2_I1_O)        0.043     1.343 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/led_ld1_obuf_i_1/O
                         net (fo=1, routed)           1.067     2.411    i_pcileech_pcie_a7_n_558
    G21                  OBUF (Prop_obuf_I_O)         1.320     3.731 r  led_ld1_obuf/O
                         net (fo=0)                   0.000     3.731    user_ld1_n
    G21                                                               r  user_ld1_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  net_clk

Max Delay          2433 Endpoints
Min Delay          2433 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[100]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.891ns  (logic 1.847ns (10.326%)  route 16.043ns (89.674%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         4.735    16.248    i_pcileech_com/rst_subsys
    SLICE_X7Y166         LUT6 (Prop_lut6_I0_O)        0.105    16.353 r  i_pcileech_com/tdata[127]_i_2/O
                         net (fo=33, routed)          0.800    17.153    i_pcileech_com/tkeepdw_reg[3]
    SLICE_X11Y169        LUT4 (Prop_lut4_I3_O)        0.105    17.258 r  i_pcileech_com/i_pcileech_tlps128_src_fifo/tdata[127]_i_1/O
                         net (fo=30, routed)          0.633    17.891    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[127]_0
    SLICE_X6Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[100]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.477     4.524    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/clk_IBUF_BUFG
    SLICE_X6Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[100]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[106]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.891ns  (logic 1.847ns (10.326%)  route 16.043ns (89.674%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         4.735    16.248    i_pcileech_com/rst_subsys
    SLICE_X7Y166         LUT6 (Prop_lut6_I0_O)        0.105    16.353 r  i_pcileech_com/tdata[127]_i_2/O
                         net (fo=33, routed)          0.800    17.153    i_pcileech_com/tkeepdw_reg[3]
    SLICE_X11Y169        LUT4 (Prop_lut4_I3_O)        0.105    17.258 r  i_pcileech_com/i_pcileech_tlps128_src_fifo/tdata[127]_i_1/O
                         net (fo=30, routed)          0.633    17.891    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[127]_0
    SLICE_X6Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[106]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.477     4.524    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/clk_IBUF_BUFG
    SLICE_X6Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[106]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[110]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.891ns  (logic 1.847ns (10.326%)  route 16.043ns (89.674%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         4.735    16.248    i_pcileech_com/rst_subsys
    SLICE_X7Y166         LUT6 (Prop_lut6_I0_O)        0.105    16.353 r  i_pcileech_com/tdata[127]_i_2/O
                         net (fo=33, routed)          0.800    17.153    i_pcileech_com/tkeepdw_reg[3]
    SLICE_X11Y169        LUT4 (Prop_lut4_I3_O)        0.105    17.258 r  i_pcileech_com/i_pcileech_tlps128_src_fifo/tdata[127]_i_1/O
                         net (fo=30, routed)          0.633    17.891    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[127]_0
    SLICE_X6Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[110]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.477     4.524    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/clk_IBUF_BUFG
    SLICE_X6Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[110]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[119]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.891ns  (logic 1.847ns (10.326%)  route 16.043ns (89.674%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         4.735    16.248    i_pcileech_com/rst_subsys
    SLICE_X7Y166         LUT6 (Prop_lut6_I0_O)        0.105    16.353 r  i_pcileech_com/tdata[127]_i_2/O
                         net (fo=33, routed)          0.800    17.153    i_pcileech_com/tkeepdw_reg[3]
    SLICE_X11Y169        LUT4 (Prop_lut4_I3_O)        0.105    17.258 r  i_pcileech_com/i_pcileech_tlps128_src_fifo/tdata[127]_i_1/O
                         net (fo=30, routed)          0.633    17.891    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[127]_0
    SLICE_X6Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[119]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.477     4.524    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/clk_IBUF_BUFG
    SLICE_X6Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[119]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[122]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.891ns  (logic 1.847ns (10.326%)  route 16.043ns (89.674%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         4.735    16.248    i_pcileech_com/rst_subsys
    SLICE_X7Y166         LUT6 (Prop_lut6_I0_O)        0.105    16.353 r  i_pcileech_com/tdata[127]_i_2/O
                         net (fo=33, routed)          0.800    17.153    i_pcileech_com/tkeepdw_reg[3]
    SLICE_X11Y169        LUT4 (Prop_lut4_I3_O)        0.105    17.258 r  i_pcileech_com/i_pcileech_tlps128_src_fifo/tdata[127]_i_1/O
                         net (fo=30, routed)          0.633    17.891    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[127]_0
    SLICE_X7Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[122]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.477     4.524    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/clk_IBUF_BUFG
    SLICE_X7Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[122]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[124]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.891ns  (logic 1.847ns (10.326%)  route 16.043ns (89.674%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         4.735    16.248    i_pcileech_com/rst_subsys
    SLICE_X7Y166         LUT6 (Prop_lut6_I0_O)        0.105    16.353 r  i_pcileech_com/tdata[127]_i_2/O
                         net (fo=33, routed)          0.800    17.153    i_pcileech_com/tkeepdw_reg[3]
    SLICE_X11Y169        LUT4 (Prop_lut4_I3_O)        0.105    17.258 r  i_pcileech_com/i_pcileech_tlps128_src_fifo/tdata[127]_i_1/O
                         net (fo=30, routed)          0.633    17.891    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[127]_0
    SLICE_X7Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[124]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.477     4.524    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/clk_IBUF_BUFG
    SLICE_X7Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[124]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[126]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.891ns  (logic 1.847ns (10.326%)  route 16.043ns (89.674%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         4.735    16.248    i_pcileech_com/rst_subsys
    SLICE_X7Y166         LUT6 (Prop_lut6_I0_O)        0.105    16.353 r  i_pcileech_com/tdata[127]_i_2/O
                         net (fo=33, routed)          0.800    17.153    i_pcileech_com/tkeepdw_reg[3]
    SLICE_X11Y169        LUT4 (Prop_lut4_I3_O)        0.105    17.258 r  i_pcileech_com/i_pcileech_tlps128_src_fifo/tdata[127]_i_1/O
                         net (fo=30, routed)          0.633    17.891    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[127]_0
    SLICE_X7Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[126]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.477     4.524    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/clk_IBUF_BUFG
    SLICE_X7Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[126]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[127]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.891ns  (logic 1.847ns (10.326%)  route 16.043ns (89.674%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         4.735    16.248    i_pcileech_com/rst_subsys
    SLICE_X7Y166         LUT6 (Prop_lut6_I0_O)        0.105    16.353 r  i_pcileech_com/tdata[127]_i_2/O
                         net (fo=33, routed)          0.800    17.153    i_pcileech_com/tkeepdw_reg[3]
    SLICE_X11Y169        LUT4 (Prop_lut4_I3_O)        0.105    17.258 r  i_pcileech_com/i_pcileech_tlps128_src_fifo/tdata[127]_i_1/O
                         net (fo=30, routed)          0.633    17.891    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[127]_0
    SLICE_X7Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[127]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.477     4.524    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/clk_IBUF_BUFG
    SLICE_X7Y168         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[127]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[101]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.771ns  (logic 1.847ns (10.396%)  route 15.924ns (89.604%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         4.735    16.248    i_pcileech_com/rst_subsys
    SLICE_X7Y166         LUT6 (Prop_lut6_I0_O)        0.105    16.353 r  i_pcileech_com/tdata[127]_i_2/O
                         net (fo=33, routed)          0.800    17.153    i_pcileech_com/tkeepdw_reg[3]
    SLICE_X11Y169        LUT4 (Prop_lut4_I3_O)        0.105    17.258 r  i_pcileech_com/i_pcileech_tlps128_src_fifo/tdata[127]_i_1/O
                         net (fo=30, routed)          0.513    17.771    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[127]_0
    SLICE_X7Y169         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[101]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.476     4.523    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/clk_IBUF_BUFG
    SLICE_X7Y169         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[101]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[111]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.771ns  (logic 1.847ns (10.396%)  route 15.924ns (89.604%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         6.159    11.408    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X57Y171        LUT3 (Prop_lut3_I0_O)        0.105    11.513 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=448, routed)         4.735    16.248    i_pcileech_com/rst_subsys
    SLICE_X7Y166         LUT6 (Prop_lut6_I0_O)        0.105    16.353 r  i_pcileech_com/tdata[127]_i_2/O
                         net (fo=33, routed)          0.800    17.153    i_pcileech_com/tkeepdw_reg[3]
    SLICE_X11Y169        LUT4 (Prop_lut4_I3_O)        0.105    17.258 r  i_pcileech_com/i_pcileech_tlps128_src_fifo/tdata[127]_i_1/O
                         net (fo=30, routed)          0.513    17.771    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[127]_0
    SLICE_X7Y169         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[111]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        1.476     4.523    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/clk_IBUF_BUFG
    SLICE_X7Y169         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[111]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reload_reg[48]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.264ns (26.149%)  route 0.746ns (73.851%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.746     1.010    user_sw2_n_IBUF
    SLICE_X13Y151        FDRE                                         r  tickcount64_reload_reg[48]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.927     2.091    clk_IBUF_BUFG
    SLICE_X13Y151        FDRE                                         r  tickcount64_reload_reg[48]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reload_reg[49]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.264ns (26.149%)  route 0.746ns (73.851%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.746     1.010    user_sw2_n_IBUF
    SLICE_X13Y151        FDRE                                         r  tickcount64_reload_reg[49]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.927     2.091    clk_IBUF_BUFG
    SLICE_X13Y151        FDRE                                         r  tickcount64_reload_reg[49]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reload_reg[50]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.264ns (26.149%)  route 0.746ns (73.851%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.746     1.010    user_sw2_n_IBUF
    SLICE_X13Y151        FDRE                                         r  tickcount64_reload_reg[50]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.927     2.091    clk_IBUF_BUFG
    SLICE_X13Y151        FDRE                                         r  tickcount64_reload_reg[50]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reload_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.264ns (26.149%)  route 0.746ns (73.851%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.746     1.010    user_sw2_n_IBUF
    SLICE_X13Y151        FDRE                                         r  tickcount64_reload_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.927     2.091    clk_IBUF_BUFG
    SLICE_X13Y151        FDRE                                         r  tickcount64_reload_reg[51]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reload_reg[44]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.264ns (25.078%)  route 0.789ns (74.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.789     1.053    user_sw2_n_IBUF
    SLICE_X13Y150        FDRE                                         r  tickcount64_reload_reg[44]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.927     2.091    clk_IBUF_BUFG
    SLICE_X13Y150        FDRE                                         r  tickcount64_reload_reg[44]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reload_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.264ns (25.078%)  route 0.789ns (74.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.789     1.053    user_sw2_n_IBUF
    SLICE_X13Y150        FDRE                                         r  tickcount64_reload_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.927     2.091    clk_IBUF_BUFG
    SLICE_X13Y150        FDRE                                         r  tickcount64_reload_reg[45]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reload_reg[46]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.264ns (25.078%)  route 0.789ns (74.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.789     1.053    user_sw2_n_IBUF
    SLICE_X13Y150        FDRE                                         r  tickcount64_reload_reg[46]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.927     2.091    clk_IBUF_BUFG
    SLICE_X13Y150        FDRE                                         r  tickcount64_reload_reg[46]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reload_reg[47]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.264ns (25.078%)  route 0.789ns (74.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.789     1.053    user_sw2_n_IBUF
    SLICE_X13Y150        FDRE                                         r  tickcount64_reload_reg[47]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.927     2.091    clk_IBUF_BUFG
    SLICE_X13Y150        FDRE                                         r  tickcount64_reload_reg[47]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reload_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.264ns (24.653%)  route 0.807ns (75.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.807     1.071    user_sw2_n_IBUF
    SLICE_X13Y152        FDRE                                         r  tickcount64_reload_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.927     2.091    clk_IBUF_BUFG
    SLICE_X13Y152        FDRE                                         r  tickcount64_reload_reg[52]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reload_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.264ns (24.653%)  route 0.807ns (75.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.807     1.071    user_sw2_n_IBUF
    SLICE_X13Y152        FDRE                                         r  tickcount64_reload_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2752, routed)        0.927     2.091    clk_IBUF_BUFG
    SLICE_X13Y152        FDRE                                         r  tickcount64_reload_reg[53]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  net_ft601_clk

Max Delay          1485 Endpoints
Min Delay          1485 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.668ns  (logic 1.532ns (9.194%)  route 15.136ns (90.806%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)        11.419    16.668    <hidden>
    SLICE_X64Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.242     4.293    <hidden>
    SLICE_X64Y133        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.668ns  (logic 1.532ns (9.194%)  route 15.136ns (90.806%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)        11.419    16.668    <hidden>
    SLICE_X64Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.242     4.293    <hidden>
    SLICE_X64Y133        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.416ns  (logic 1.532ns (9.334%)  route 14.884ns (90.666%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)        11.167    16.416    <hidden>
    SLICE_X63Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.242     4.293    <hidden>
    SLICE_X63Y133        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.416ns  (logic 1.532ns (9.334%)  route 14.884ns (90.666%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)        11.167    16.416    <hidden>
    SLICE_X63Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.242     4.293    <hidden>
    SLICE_X63Y133        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.416ns  (logic 1.532ns (9.334%)  route 14.884ns (90.666%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)        11.167    16.416    <hidden>
    SLICE_X63Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.242     4.293    <hidden>
    SLICE_X63Y133        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.355ns  (logic 1.532ns (9.369%)  route 14.823ns (90.631%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)        11.106    16.355    <hidden>
    SLICE_X63Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.238     4.289    <hidden>
    SLICE_X63Y129        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.355ns  (logic 1.532ns (9.369%)  route 14.823ns (90.631%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)        11.106    16.355    <hidden>
    SLICE_X63Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.238     4.289    <hidden>
    SLICE_X63Y129        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.355ns  (logic 1.532ns (9.369%)  route 14.823ns (90.631%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)        11.106    16.355    <hidden>
    SLICE_X63Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.238     4.289    <hidden>
    SLICE_X63Y129        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.355ns  (logic 1.532ns (9.369%)  route 14.823ns (90.631%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)        11.106    16.355    <hidden>
    SLICE_X63Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.238     4.289    <hidden>
    SLICE_X63Y129        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.355ns  (logic 1.532ns (9.369%)  route 14.823ns (90.631%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          3.717     5.144    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.105     5.249 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)        11.106    16.355    <hidden>
    SLICE_X63Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.238     4.289    <hidden>
    SLICE_X63Y129        FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.492ns  (logic 0.309ns (12.403%)  route 2.183ns (87.597%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.930     2.194    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.045     2.239 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         0.253     2.492    <hidden>
    SLICE_X3Y109         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.870     2.037    <hidden>
    SLICE_X3Y109         FDSE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.492ns  (logic 0.309ns (12.403%)  route 2.183ns (87.597%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.930     2.194    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.045     2.239 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         0.253     2.492    <hidden>
    SLICE_X3Y109         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.870     2.037    <hidden>
    SLICE_X3Y109         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.492ns  (logic 0.309ns (12.403%)  route 2.183ns (87.597%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.930     2.194    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.045     2.239 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         0.253     2.492    <hidden>
    SLICE_X3Y109         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.870     2.037    <hidden>
    SLICE_X3Y109         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.492ns  (logic 0.309ns (12.403%)  route 2.183ns (87.597%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.930     2.194    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.045     2.239 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         0.253     2.492    <hidden>
    SLICE_X3Y109         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.870     2.037    <hidden>
    SLICE_X3Y109         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.492ns  (logic 0.309ns (12.403%)  route 2.183ns (87.597%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.930     2.194    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.045     2.239 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         0.253     2.492    <hidden>
    SLICE_X3Y109         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.870     2.037    <hidden>
    SLICE_X3Y109         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.492ns  (logic 0.309ns (12.403%)  route 2.183ns (87.597%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.930     2.194    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.045     2.239 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         0.253     2.492    <hidden>
    SLICE_X3Y109         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.870     2.037    <hidden>
    SLICE_X3Y109         FDSE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.492ns  (logic 0.309ns (12.403%)  route 2.183ns (87.597%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.930     2.194    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.045     2.239 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         0.253     2.492    <hidden>
    SLICE_X3Y109         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.870     2.037    <hidden>
    SLICE_X3Y109         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.492ns  (logic 0.309ns (12.403%)  route 2.183ns (87.597%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.930     2.194    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.045     2.239 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         0.253     2.492    <hidden>
    SLICE_X3Y109         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.870     2.037    <hidden>
    SLICE_X3Y109         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.500ns  (logic 0.309ns (12.365%)  route 2.190ns (87.635%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.930     2.194    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.045     2.239 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         0.261     2.500    <hidden>
    SLICE_X3Y111         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.869     2.036    <hidden>
    SLICE_X3Y111         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.500ns  (logic 0.309ns (12.365%)  route 2.190ns (87.635%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          1.930     2.194    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.045     2.239 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=979, routed)         0.261     2.500    <hidden>
    SLICE_X3Y111         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.869     2.036    <hidden>
    SLICE_X3Y111         FDRE                                         r  <hidden>





