{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750015125659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750015125660 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 15 13:18:45 2025 " "Processing started: Sun Jun 15 13:18:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750015125660 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750015125660 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_MONOCICLO -c TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_MONOCICLO -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750015125661 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750015126726 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750015126726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECO-decodificador " "Found design unit 1: DECO-decodificador" {  } { { "DECO.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/DECO.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750015145424 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECO " "Found entity 1: DECO" {  } { { "DECO.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/DECO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750015145424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750015145424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-reg " "Found design unit 1: registro-reg" {  } { { "registro.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/registro.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750015145427 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "registro.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/registro.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750015145427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750015145427 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.vhd " "Entity \"MUX\" obtained from \"MUX.vhd\" instead of from Quartus Prime megafunction library" {  } { { "MUX.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/MUX.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1750015145431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-selector " "Found design unit 1: MUX-selector" {  } { { "MUX.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/MUX.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750015145431 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/MUX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750015145431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750015145431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_FILE-archivo " "Found design unit 1: REG_FILE-archivo" {  } { { "REG_FILE.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/REG_FILE.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750015145434 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_FILE " "Found entity 1: REG_FILE" {  } { { "REG_FILE.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/REG_FILE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750015145434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750015145434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-memory " "Found design unit 1: RAM-memory" {  } { { "RAM.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/RAM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750015145437 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/RAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750015145437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750015145437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_instr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco_instr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECO_INSTR-Behavioral " "Found design unit 1: DECO_INSTR-Behavioral" {  } { { "DECO_INSTR.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/DECO_INSTR.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750015145441 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECO_INSTR " "Found entity 1: DECO_INSTR" {  } { { "DECO_INSTR.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/DECO_INSTR.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750015145441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750015145441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-reg " "Found design unit 1: PC-reg" {  } { { "PC.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750015145444 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750015145444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750015145444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SP-reg " "Found design unit 1: SP-reg" {  } { { "SP.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/SP.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750015145448 ""} { "Info" "ISGN_ENTITY_NAME" "1 SP " "Found entity 1: SP" {  } { { "SP.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/SP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750015145448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750015145448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP-CPU " "Found design unit 1: TOP-CPU" {  } { { "TOP.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/TOP.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750015145452 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/TOP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750015145452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750015145452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-memory " "Found design unit 1: ROM-memory" {  } { { "ROM.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750015145456 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750015145456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750015145456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-combinational " "Found design unit 1: ALU-combinational" {  } { { "ALU.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750015145461 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750015145461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750015145461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SREG-reg " "Found design unit 1: SREG-reg" {  } { { "SREG.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/SREG.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750015145464 ""} { "Info" "ISGN_ENTITY_NAME" "1 SREG " "Found entity 1: SREG" {  } { { "SREG.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/SREG.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750015145464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750015145464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file portb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PORTB-Behavioral " "Found design unit 1: PORTB-Behavioral" {  } { { "PORTB.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/PORTB.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750015145469 ""} { "Info" "ISGN_ENTITY_NAME" "1 PORTB " "Found entity 1: PORTB" {  } { { "PORTB.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/PORTB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750015145469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750015145469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_top-behavior " "Found design unit 1: tb_top-behavior" {  } { { "tb_top.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/tb_top.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750015145474 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_top " "Found entity 1: tb_top" {  } { { "tb_top.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/tb_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750015145474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750015145474 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "divisor.vhd " "Can't analyze file -- file divisor.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1750015145481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "port_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file port_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PORT_FILE-rtl " "Found design unit 1: PORT_FILE-rtl" {  } { { "PORT_FILE.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/PORT_FILE.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750015145485 ""} { "Info" "ISGN_ENTITY_NAME" "1 PORT_FILE " "Found entity 1: PORT_FILE" {  } { { "PORT_FILE.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/PORT_FILE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750015145485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750015145485 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750015145599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP SP:STACK_POINTER " "Elaborating entity \"SP\" for hierarchy \"SP:STACK_POINTER\"" {  } { { "TOP.vhd" "STACK_POINTER" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/TOP.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750015145654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PROGRAM_COUNTER " "Elaborating entity \"PC\" for hierarchy \"PC:PROGRAM_COUNTER\"" {  } { { "TOP.vhd" "PROGRAM_COUNTER" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/TOP.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750015145682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:PROGRAM_MEMORY " "Elaborating entity \"ROM\" for hierarchy \"ROM:PROGRAM_MEMORY\"" {  } { { "TOP.vhd" "PROGRAM_MEMORY" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/TOP.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750015145700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:STACK " "Elaborating entity \"RAM\" for hierarchy \"RAM:STACK\"" {  } { { "TOP.vhd" "STACK" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/TOP.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750015151120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECO_INSTR DECO_INSTR:INSTR_DECODER " "Elaborating entity \"DECO_INSTR\" for hierarchy \"DECO_INSTR:INSTR_DECODER\"" {  } { { "TOP.vhd" "INSTR_DECODER" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/TOP.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750015151142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_FILE REG_FILE:REGE " "Elaborating entity \"REG_FILE\" for hierarchy \"REG_FILE:REGE\"" {  } { { "TOP.vhd" "REGE" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/TOP.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750015151167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECO REG_FILE:REGE\|DECO:DECODIFICADOR " "Elaborating entity \"DECO\" for hierarchy \"REG_FILE:REGE\|DECO:DECODIFICADOR\"" {  } { { "REG_FILE.vhd" "DECODIFICADOR" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/REG_FILE.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750015151240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro REG_FILE:REGE\|registro:\\GEN_REG:0:REG_INST " "Elaborating entity \"registro\" for hierarchy \"REG_FILE:REGE\|registro:\\GEN_REG:0:REG_INST\"" {  } { { "REG_FILE.vhd" "\\GEN_REG:0:REG_INST" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/REG_FILE.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750015151261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX REG_FILE:REGE\|MUX:MUX_D " "Elaborating entity \"MUX\" for hierarchy \"REG_FILE:REGE\|MUX:MUX_D\"" {  } { { "REG_FILE.vhd" "MUX_D" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/REG_FILE.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750015151319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ARITMETHIC_LOGIC_UNIT " "Elaborating entity \"ALU\" for hierarchy \"ALU:ARITMETHIC_LOGIC_UNIT\"" {  } { { "TOP.vhd" "ARITMETHIC_LOGIC_UNIT" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/TOP.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750015151354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SREG SREG:STATE_REG " "Elaborating entity \"SREG\" for hierarchy \"SREG:STATE_REG\"" {  } { { "TOP.vhd" "STATE_REG" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/TOP.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750015151375 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en SREG.vhd(22) " "VHDL Process Statement warning at SREG.vhd(22): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SREG.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/SREG.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1750015151375 "|TOP|SREG:STATE_REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PORT_FILE PORT_FILE:PORTS " "Elaborating entity \"PORT_FILE\" for hierarchy \"PORT_FILE:PORTS\"" {  } { { "TOP.vhd" "PORTS" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/TOP.vhd" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750015151390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PORTB PORT_FILE:PORTS\|PORTB:\\GEN_PORTS:0:PORTx " "Elaborating entity \"PORTB\" for hierarchy \"PORT_FILE:PORTS\|PORTB:\\GEN_PORTS:0:PORTx\"" {  } { { "PORT_FILE.vhd" "\\GEN_PORTS:0:PORTx" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/PORT_FILE.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750015151426 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM:PROGRAM_MEMORY\|O\[6\] " "Converted tri-state buffer \"ROM:PROGRAM_MEMORY\|O\[6\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750015153255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM:PROGRAM_MEMORY\|O\[5\] " "Converted tri-state buffer \"ROM:PROGRAM_MEMORY\|O\[5\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750015153255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM:PROGRAM_MEMORY\|O\[4\] " "Converted tri-state buffer \"ROM:PROGRAM_MEMORY\|O\[4\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750015153255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM:PROGRAM_MEMORY\|O\[3\] " "Converted tri-state buffer \"ROM:PROGRAM_MEMORY\|O\[3\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750015153255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM:PROGRAM_MEMORY\|O\[2\] " "Converted tri-state buffer \"ROM:PROGRAM_MEMORY\|O\[2\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750015153255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM:PROGRAM_MEMORY\|O\[1\] " "Converted tri-state buffer \"ROM:PROGRAM_MEMORY\|O\[1\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750015153255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM:PROGRAM_MEMORY\|O\[0\] " "Converted tri-state buffer \"ROM:PROGRAM_MEMORY\|O\[0\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750015153255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM:PROGRAM_MEMORY\|O\[7\] " "Converted tri-state buffer \"ROM:PROGRAM_MEMORY\|O\[7\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750015153255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM:PROGRAM_MEMORY\|O\[8\] " "Converted tri-state buffer \"ROM:PROGRAM_MEMORY\|O\[8\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750015153255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM:PROGRAM_MEMORY\|O\[9\] " "Converted tri-state buffer \"ROM:PROGRAM_MEMORY\|O\[9\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750015153255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM:PROGRAM_MEMORY\|O\[10\] " "Converted tri-state buffer \"ROM:PROGRAM_MEMORY\|O\[10\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750015153255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM:PROGRAM_MEMORY\|O\[11\] " "Converted tri-state buffer \"ROM:PROGRAM_MEMORY\|O\[11\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750015153255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM:PROGRAM_MEMORY\|O\[12\] " "Converted tri-state buffer \"ROM:PROGRAM_MEMORY\|O\[12\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750015153255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM:PROGRAM_MEMORY\|O\[13\] " "Converted tri-state buffer \"ROM:PROGRAM_MEMORY\|O\[13\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750015153255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM:PROGRAM_MEMORY\|O\[14\] " "Converted tri-state buffer \"ROM:PROGRAM_MEMORY\|O\[14\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750015153255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM:PROGRAM_MEMORY\|O\[15\] " "Converted tri-state buffer \"ROM:PROGRAM_MEMORY\|O\[15\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750015153255 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1750015153255 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM:STACK\|ram " "RAM logic \"RAM:STACK\|ram\" is uninferred due to asynchronous read logic" {  } { { "RAM.vhd" "ram" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/RAM.vhd" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1750015251129 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1750015251129 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SP.vhd" "" { Text "C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/SP.vhd" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1750015332172 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1750015332172 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1750015333563 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750015335857 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750015335857 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1557 " "Implemented 1557 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750015336222 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750015336222 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1491 " "Implemented 1491 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750015336222 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750015336222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5061 " "Peak virtual memory: 5061 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750015336257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 15 13:22:16 2025 " "Processing ended: Sun Jun 15 13:22:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750015336257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:31 " "Elapsed time: 00:03:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750015336257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:35 " "Total CPU time (on all processors): 00:03:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750015336257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750015336257 ""}
