Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Dec 25 00:56:58 2020
| Host         : AIRCRAFT-CARRIER running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_draw_timing_summary_routed.rpt -rpx vga_draw_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_draw
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 49 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: MSr/CmdPsr/ena_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: MSr/SI/dout_vld_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 452 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.531        0.000                      0                 3698        0.141        0.000                      0                 3698        3.000        0.000                       0                   350  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
u_vag_pll/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
u_vag_pll/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         18.531        0.000                      0                 3698        0.141        0.000                      0                 3698       19.500        0.000                       0                   346  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  u_vag_pll/inst/clk_in1
  To Clock:  u_vag_pll/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_vag_pll/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_vag_pll/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  u_vag_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  u_vag_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  u_vag_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  u_vag_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  u_vag_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  u_vag_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.531ns  (required time - arrival time)
  Source:                 u_vga_driver/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_display_draw/u_draw_line/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.217ns  (logic 11.706ns (55.174%)  route 9.511ns (44.826%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT2=2 LUT3=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 41.676 - 40.000 ) 
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.830     1.830    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -2.108 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.096    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         1.796     1.796    u_vga_driver/CLK
    SLICE_X60Y36         FDCE                                         r  u_vga_driver/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDCE (Prop_fdce_C_Q)         0.478     2.274 f  u_vga_driver/cnt_h_reg[1]/Q
                         net (fo=18, routed)          1.066     3.340    u_vga_driver/cnt_h_reg__0[1]
    SLICE_X57Y37         LUT4 (Prop_lut4_I0_O)        0.323     3.663 f  u_vga_driver/R_ram_addr_a0_i_12/O
                         net (fo=5, routed)           0.487     4.150    u_vga_driver/R_ram_addr_a0_i_12_n_0
    SLICE_X54Y38         LUT4 (Prop_lut4_I0_O)        0.325     4.475 r  u_vga_driver/b_i_11/O
                         net (fo=1, routed)           0.290     4.765    u_vga_driver/b_i_11_n_0
    SLICE_X54Y38         LUT5 (Prop_lut5_I3_O)        0.348     5.113 f  u_vga_driver/b_i_10/O
                         net (fo=48, routed)          0.966     6.079    u_vga_driver/b_i_10_n_0
    SLICE_X60Y37         LUT3 (Prop_lut3_I2_O)        0.124     6.203 r  u_vga_driver/R_ram_addr_a0_i_9/O
                         net (fo=4, routed)           0.599     6.802    u_vga_driver/pixel_xpos_w[0]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.926 r  u_vga_driver/multi_10_carry_i_5/O
                         net (fo=1, routed)           0.000     6.926    u_vga_display_draw/u_draw_circle/cnt_h_reg[2][1]
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.459 r  u_vga_display_draw/u_draw_circle/multi_10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.459    u_vga_display_draw/u_draw_circle/multi_10_carry_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  u_vga_display_draw/u_draw_circle/multi_10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.576    u_vga_display_draw/u_draw_circle/multi_10_carry__0_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.815 r  u_vga_display_draw/u_draw_circle/multi_10_carry__1/O[2]
                         net (fo=83, routed)          1.821     9.636    u_vga_display_draw/u_draw_line/a10[10]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213    13.849 r  u_vga_display_draw/u_draw_line/a1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.851    u_vga_display_draw/u_draw_line/a1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    15.369 r  u_vga_display_draw/u_draw_line/a1__0/P[2]
                         net (fo=2, routed)           1.454    16.823    u_vga_display_draw/u_draw_line/a1__1[19]
    SLICE_X65Y39         LUT2 (Prop_lut2_I0_O)        0.124    16.947 r  u_vga_display_draw/u_draw_line/a_carry__3_i_1/O
                         net (fo=1, routed)           0.000    16.947    u_vga_display_draw/u_draw_line/a_carry__3_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.348 r  u_vga_display_draw/u_draw_line/a_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.348    u_vga_display_draw/u_draw_line/a_carry__3_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.570 r  u_vga_display_draw/u_draw_line/a_carry__4/O[0]
                         net (fo=3, routed)           0.475    18.045    u_vga_display_draw/u_draw_line/a[20]
    SLICE_X66Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    18.857 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.857    u_vga_display_draw/u_draw_line/pixel_data2_carry__1_i_9_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.180 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__2_i_10/O[1]
                         net (fo=2, routed)           1.052    20.232    u_vga_display_draw/u_draw_line/pixel_data3[25]
    SLICE_X59Y41         LUT4 (Prop_lut4_I1_O)        0.306    20.538 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__2_i_8/O
                         net (fo=1, routed)           0.000    20.538    u_vga_display_draw/u_draw_line/pixel_data2_carry__2_i_8_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.070 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.070    u_vga_display_draw/u_draw_line/pixel_data2_carry__2_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.341 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__3/CO[0]
                         net (fo=10, routed)          1.299    22.640    u_vga_display_draw/u_draw_line/pixel_data2_carry__3_n_3
    SLICE_X44Y41         LUT3 (Prop_lut3_I2_O)        0.373    23.013 r  u_vga_display_draw/u_draw_line/pixel_data[2]_i_1__0/O
                         net (fo=1, routed)           0.000    23.013    u_vga_display_draw/u_draw_line/pixel_data[2]_i_1__0_n_0
    SLICE_X44Y41         FDCE                                         r  u_vga_display_draw/u_draw_line/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.702    41.702    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    37.991 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    39.909    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         1.676    41.676    u_vga_display_draw/u_draw_line/CLK
    SLICE_X44Y41         FDCE                                         r  u_vga_display_draw/u_draw_line/pixel_data_reg[2]/C
                         clock pessimism              0.016    41.692    
                         clock uncertainty           -0.180    41.513    
    SLICE_X44Y41         FDCE (Setup_fdce_C_D)        0.031    41.544    u_vga_display_draw/u_draw_line/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                         41.544    
                         arrival time                         -23.013    
  -------------------------------------------------------------------
                         slack                                 18.531    

Slack (MET) :             18.533ns  (required time - arrival time)
  Source:                 u_vga_driver/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_display_draw/u_draw_line/pixel_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.213ns  (logic 11.706ns (55.184%)  route 9.507ns (44.816%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT2=2 LUT3=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 41.676 - 40.000 ) 
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.830     1.830    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -2.108 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.096    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         1.796     1.796    u_vga_driver/CLK
    SLICE_X60Y36         FDCE                                         r  u_vga_driver/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDCE (Prop_fdce_C_Q)         0.478     2.274 f  u_vga_driver/cnt_h_reg[1]/Q
                         net (fo=18, routed)          1.066     3.340    u_vga_driver/cnt_h_reg__0[1]
    SLICE_X57Y37         LUT4 (Prop_lut4_I0_O)        0.323     3.663 f  u_vga_driver/R_ram_addr_a0_i_12/O
                         net (fo=5, routed)           0.487     4.150    u_vga_driver/R_ram_addr_a0_i_12_n_0
    SLICE_X54Y38         LUT4 (Prop_lut4_I0_O)        0.325     4.475 r  u_vga_driver/b_i_11/O
                         net (fo=1, routed)           0.290     4.765    u_vga_driver/b_i_11_n_0
    SLICE_X54Y38         LUT5 (Prop_lut5_I3_O)        0.348     5.113 f  u_vga_driver/b_i_10/O
                         net (fo=48, routed)          0.966     6.079    u_vga_driver/b_i_10_n_0
    SLICE_X60Y37         LUT3 (Prop_lut3_I2_O)        0.124     6.203 r  u_vga_driver/R_ram_addr_a0_i_9/O
                         net (fo=4, routed)           0.599     6.802    u_vga_driver/pixel_xpos_w[0]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.926 r  u_vga_driver/multi_10_carry_i_5/O
                         net (fo=1, routed)           0.000     6.926    u_vga_display_draw/u_draw_circle/cnt_h_reg[2][1]
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.459 r  u_vga_display_draw/u_draw_circle/multi_10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.459    u_vga_display_draw/u_draw_circle/multi_10_carry_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  u_vga_display_draw/u_draw_circle/multi_10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.576    u_vga_display_draw/u_draw_circle/multi_10_carry__0_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.815 r  u_vga_display_draw/u_draw_circle/multi_10_carry__1/O[2]
                         net (fo=83, routed)          1.821     9.636    u_vga_display_draw/u_draw_line/a10[10]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213    13.849 r  u_vga_display_draw/u_draw_line/a1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.851    u_vga_display_draw/u_draw_line/a1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    15.369 r  u_vga_display_draw/u_draw_line/a1__0/P[2]
                         net (fo=2, routed)           1.454    16.823    u_vga_display_draw/u_draw_line/a1__1[19]
    SLICE_X65Y39         LUT2 (Prop_lut2_I0_O)        0.124    16.947 r  u_vga_display_draw/u_draw_line/a_carry__3_i_1/O
                         net (fo=1, routed)           0.000    16.947    u_vga_display_draw/u_draw_line/a_carry__3_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.348 r  u_vga_display_draw/u_draw_line/a_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.348    u_vga_display_draw/u_draw_line/a_carry__3_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.570 r  u_vga_display_draw/u_draw_line/a_carry__4/O[0]
                         net (fo=3, routed)           0.475    18.045    u_vga_display_draw/u_draw_line/a[20]
    SLICE_X66Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    18.857 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.857    u_vga_display_draw/u_draw_line/pixel_data2_carry__1_i_9_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.180 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__2_i_10/O[1]
                         net (fo=2, routed)           1.052    20.232    u_vga_display_draw/u_draw_line/pixel_data3[25]
    SLICE_X59Y41         LUT4 (Prop_lut4_I1_O)        0.306    20.538 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__2_i_8/O
                         net (fo=1, routed)           0.000    20.538    u_vga_display_draw/u_draw_line/pixel_data2_carry__2_i_8_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.070 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.070    u_vga_display_draw/u_draw_line/pixel_data2_carry__2_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.341 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__3/CO[0]
                         net (fo=10, routed)          1.295    22.636    u_vga_display_draw/u_draw_line/pixel_data2_carry__3_n_3
    SLICE_X44Y41         LUT3 (Prop_lut3_I2_O)        0.373    23.009 r  u_vga_display_draw/u_draw_line/pixel_data[1]_i_1__0/O
                         net (fo=1, routed)           0.000    23.009    u_vga_display_draw/u_draw_line/pixel_data[1]_i_1__0_n_0
    SLICE_X44Y41         FDCE                                         r  u_vga_display_draw/u_draw_line/pixel_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.702    41.702    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    37.991 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    39.909    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         1.676    41.676    u_vga_display_draw/u_draw_line/CLK
    SLICE_X44Y41         FDCE                                         r  u_vga_display_draw/u_draw_line/pixel_data_reg[1]/C
                         clock pessimism              0.016    41.692    
                         clock uncertainty           -0.180    41.513    
    SLICE_X44Y41         FDCE (Setup_fdce_C_D)        0.029    41.542    u_vga_display_draw/u_draw_line/pixel_data_reg[1]
  -------------------------------------------------------------------
                         required time                         41.542    
                         arrival time                         -23.009    
  -------------------------------------------------------------------
                         slack                                 18.533    

Slack (MET) :             18.580ns  (required time - arrival time)
  Source:                 u_vga_driver/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_display_draw/u_draw_line/pixel_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.212ns  (logic 11.701ns (55.163%)  route 9.511ns (44.837%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT2=2 LUT3=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 41.676 - 40.000 ) 
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.830     1.830    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -2.108 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.096    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         1.796     1.796    u_vga_driver/CLK
    SLICE_X60Y36         FDCE                                         r  u_vga_driver/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDCE (Prop_fdce_C_Q)         0.478     2.274 f  u_vga_driver/cnt_h_reg[1]/Q
                         net (fo=18, routed)          1.066     3.340    u_vga_driver/cnt_h_reg__0[1]
    SLICE_X57Y37         LUT4 (Prop_lut4_I0_O)        0.323     3.663 f  u_vga_driver/R_ram_addr_a0_i_12/O
                         net (fo=5, routed)           0.487     4.150    u_vga_driver/R_ram_addr_a0_i_12_n_0
    SLICE_X54Y38         LUT4 (Prop_lut4_I0_O)        0.325     4.475 r  u_vga_driver/b_i_11/O
                         net (fo=1, routed)           0.290     4.765    u_vga_driver/b_i_11_n_0
    SLICE_X54Y38         LUT5 (Prop_lut5_I3_O)        0.348     5.113 f  u_vga_driver/b_i_10/O
                         net (fo=48, routed)          0.966     6.079    u_vga_driver/b_i_10_n_0
    SLICE_X60Y37         LUT3 (Prop_lut3_I2_O)        0.124     6.203 r  u_vga_driver/R_ram_addr_a0_i_9/O
                         net (fo=4, routed)           0.599     6.802    u_vga_driver/pixel_xpos_w[0]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.926 r  u_vga_driver/multi_10_carry_i_5/O
                         net (fo=1, routed)           0.000     6.926    u_vga_display_draw/u_draw_circle/cnt_h_reg[2][1]
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.459 r  u_vga_display_draw/u_draw_circle/multi_10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.459    u_vga_display_draw/u_draw_circle/multi_10_carry_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  u_vga_display_draw/u_draw_circle/multi_10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.576    u_vga_display_draw/u_draw_circle/multi_10_carry__0_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.815 r  u_vga_display_draw/u_draw_circle/multi_10_carry__1/O[2]
                         net (fo=83, routed)          1.821     9.636    u_vga_display_draw/u_draw_line/a10[10]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213    13.849 r  u_vga_display_draw/u_draw_line/a1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.851    u_vga_display_draw/u_draw_line/a1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    15.369 r  u_vga_display_draw/u_draw_line/a1__0/P[2]
                         net (fo=2, routed)           1.454    16.823    u_vga_display_draw/u_draw_line/a1__1[19]
    SLICE_X65Y39         LUT2 (Prop_lut2_I0_O)        0.124    16.947 r  u_vga_display_draw/u_draw_line/a_carry__3_i_1/O
                         net (fo=1, routed)           0.000    16.947    u_vga_display_draw/u_draw_line/a_carry__3_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.348 r  u_vga_display_draw/u_draw_line/a_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.348    u_vga_display_draw/u_draw_line/a_carry__3_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.570 r  u_vga_display_draw/u_draw_line/a_carry__4/O[0]
                         net (fo=3, routed)           0.475    18.045    u_vga_display_draw/u_draw_line/a[20]
    SLICE_X66Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    18.857 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.857    u_vga_display_draw/u_draw_line/pixel_data2_carry__1_i_9_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.180 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__2_i_10/O[1]
                         net (fo=2, routed)           1.052    20.232    u_vga_display_draw/u_draw_line/pixel_data3[25]
    SLICE_X59Y41         LUT4 (Prop_lut4_I1_O)        0.306    20.538 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__2_i_8/O
                         net (fo=1, routed)           0.000    20.538    u_vga_display_draw/u_draw_line/pixel_data2_carry__2_i_8_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.070 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.070    u_vga_display_draw/u_draw_line/pixel_data2_carry__2_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.341 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__3/CO[0]
                         net (fo=10, routed)          1.299    22.640    u_vga_display_draw/u_draw_line/pixel_data2_carry__3_n_3
    SLICE_X44Y41         LUT3 (Prop_lut3_I2_O)        0.368    23.008 r  u_vga_display_draw/u_draw_line/pixel_data[7]_i_1__0/O
                         net (fo=1, routed)           0.000    23.008    u_vga_display_draw/u_draw_line/pixel_data[7]_i_1__0_n_0
    SLICE_X44Y41         FDCE                                         r  u_vga_display_draw/u_draw_line/pixel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.702    41.702    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    37.991 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    39.909    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         1.676    41.676    u_vga_display_draw/u_draw_line/CLK
    SLICE_X44Y41         FDCE                                         r  u_vga_display_draw/u_draw_line/pixel_data_reg[7]/C
                         clock pessimism              0.016    41.692    
                         clock uncertainty           -0.180    41.513    
    SLICE_X44Y41         FDCE (Setup_fdce_C_D)        0.075    41.588    u_vga_display_draw/u_draw_line/pixel_data_reg[7]
  -------------------------------------------------------------------
                         required time                         41.588    
                         arrival time                         -23.008    
  -------------------------------------------------------------------
                         slack                                 18.580    

Slack (MET) :             18.585ns  (required time - arrival time)
  Source:                 u_vga_driver/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_display_draw/u_draw_line/pixel_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.207ns  (logic 11.700ns (55.171%)  route 9.507ns (44.829%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT2=2 LUT3=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 41.676 - 40.000 ) 
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.830     1.830    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -2.108 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.096    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         1.796     1.796    u_vga_driver/CLK
    SLICE_X60Y36         FDCE                                         r  u_vga_driver/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDCE (Prop_fdce_C_Q)         0.478     2.274 f  u_vga_driver/cnt_h_reg[1]/Q
                         net (fo=18, routed)          1.066     3.340    u_vga_driver/cnt_h_reg__0[1]
    SLICE_X57Y37         LUT4 (Prop_lut4_I0_O)        0.323     3.663 f  u_vga_driver/R_ram_addr_a0_i_12/O
                         net (fo=5, routed)           0.487     4.150    u_vga_driver/R_ram_addr_a0_i_12_n_0
    SLICE_X54Y38         LUT4 (Prop_lut4_I0_O)        0.325     4.475 r  u_vga_driver/b_i_11/O
                         net (fo=1, routed)           0.290     4.765    u_vga_driver/b_i_11_n_0
    SLICE_X54Y38         LUT5 (Prop_lut5_I3_O)        0.348     5.113 f  u_vga_driver/b_i_10/O
                         net (fo=48, routed)          0.966     6.079    u_vga_driver/b_i_10_n_0
    SLICE_X60Y37         LUT3 (Prop_lut3_I2_O)        0.124     6.203 r  u_vga_driver/R_ram_addr_a0_i_9/O
                         net (fo=4, routed)           0.599     6.802    u_vga_driver/pixel_xpos_w[0]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.926 r  u_vga_driver/multi_10_carry_i_5/O
                         net (fo=1, routed)           0.000     6.926    u_vga_display_draw/u_draw_circle/cnt_h_reg[2][1]
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.459 r  u_vga_display_draw/u_draw_circle/multi_10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.459    u_vga_display_draw/u_draw_circle/multi_10_carry_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  u_vga_display_draw/u_draw_circle/multi_10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.576    u_vga_display_draw/u_draw_circle/multi_10_carry__0_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.815 r  u_vga_display_draw/u_draw_circle/multi_10_carry__1/O[2]
                         net (fo=83, routed)          1.821     9.636    u_vga_display_draw/u_draw_line/a10[10]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213    13.849 r  u_vga_display_draw/u_draw_line/a1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.851    u_vga_display_draw/u_draw_line/a1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    15.369 r  u_vga_display_draw/u_draw_line/a1__0/P[2]
                         net (fo=2, routed)           1.454    16.823    u_vga_display_draw/u_draw_line/a1__1[19]
    SLICE_X65Y39         LUT2 (Prop_lut2_I0_O)        0.124    16.947 r  u_vga_display_draw/u_draw_line/a_carry__3_i_1/O
                         net (fo=1, routed)           0.000    16.947    u_vga_display_draw/u_draw_line/a_carry__3_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.348 r  u_vga_display_draw/u_draw_line/a_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.348    u_vga_display_draw/u_draw_line/a_carry__3_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.570 r  u_vga_display_draw/u_draw_line/a_carry__4/O[0]
                         net (fo=3, routed)           0.475    18.045    u_vga_display_draw/u_draw_line/a[20]
    SLICE_X66Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    18.857 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.857    u_vga_display_draw/u_draw_line/pixel_data2_carry__1_i_9_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.180 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__2_i_10/O[1]
                         net (fo=2, routed)           1.052    20.232    u_vga_display_draw/u_draw_line/pixel_data3[25]
    SLICE_X59Y41         LUT4 (Prop_lut4_I1_O)        0.306    20.538 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__2_i_8/O
                         net (fo=1, routed)           0.000    20.538    u_vga_display_draw/u_draw_line/pixel_data2_carry__2_i_8_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.070 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.070    u_vga_display_draw/u_draw_line/pixel_data2_carry__2_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.341 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__3/CO[0]
                         net (fo=10, routed)          1.295    22.636    u_vga_display_draw/u_draw_line/pixel_data2_carry__3_n_3
    SLICE_X44Y41         LUT3 (Prop_lut3_I2_O)        0.367    23.003 r  u_vga_display_draw/u_draw_line/pixel_data[8]_i_1__0/O
                         net (fo=1, routed)           0.000    23.003    u_vga_display_draw/u_draw_line/pixel_data[8]_i_1__0_n_0
    SLICE_X44Y41         FDCE                                         r  u_vga_display_draw/u_draw_line/pixel_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.702    41.702    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    37.991 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    39.909    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         1.676    41.676    u_vga_display_draw/u_draw_line/CLK
    SLICE_X44Y41         FDCE                                         r  u_vga_display_draw/u_draw_line/pixel_data_reg[8]/C
                         clock pessimism              0.016    41.692    
                         clock uncertainty           -0.180    41.513    
    SLICE_X44Y41         FDCE (Setup_fdce_C_D)        0.075    41.588    u_vga_display_draw/u_draw_line/pixel_data_reg[8]
  -------------------------------------------------------------------
                         required time                         41.588    
                         arrival time                         -23.003    
  -------------------------------------------------------------------
                         slack                                 18.585    

Slack (MET) :             18.591ns  (required time - arrival time)
  Source:                 u_vga_driver/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_display_draw/u_draw_line/pixel_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.152ns  (logic 11.706ns (55.341%)  route 9.446ns (44.659%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT2=2 LUT3=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 41.674 - 40.000 ) 
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.830     1.830    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -2.108 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.096    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         1.796     1.796    u_vga_driver/CLK
    SLICE_X60Y36         FDCE                                         r  u_vga_driver/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDCE (Prop_fdce_C_Q)         0.478     2.274 f  u_vga_driver/cnt_h_reg[1]/Q
                         net (fo=18, routed)          1.066     3.340    u_vga_driver/cnt_h_reg__0[1]
    SLICE_X57Y37         LUT4 (Prop_lut4_I0_O)        0.323     3.663 f  u_vga_driver/R_ram_addr_a0_i_12/O
                         net (fo=5, routed)           0.487     4.150    u_vga_driver/R_ram_addr_a0_i_12_n_0
    SLICE_X54Y38         LUT4 (Prop_lut4_I0_O)        0.325     4.475 r  u_vga_driver/b_i_11/O
                         net (fo=1, routed)           0.290     4.765    u_vga_driver/b_i_11_n_0
    SLICE_X54Y38         LUT5 (Prop_lut5_I3_O)        0.348     5.113 f  u_vga_driver/b_i_10/O
                         net (fo=48, routed)          0.966     6.079    u_vga_driver/b_i_10_n_0
    SLICE_X60Y37         LUT3 (Prop_lut3_I2_O)        0.124     6.203 r  u_vga_driver/R_ram_addr_a0_i_9/O
                         net (fo=4, routed)           0.599     6.802    u_vga_driver/pixel_xpos_w[0]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.926 r  u_vga_driver/multi_10_carry_i_5/O
                         net (fo=1, routed)           0.000     6.926    u_vga_display_draw/u_draw_circle/cnt_h_reg[2][1]
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.459 r  u_vga_display_draw/u_draw_circle/multi_10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.459    u_vga_display_draw/u_draw_circle/multi_10_carry_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  u_vga_display_draw/u_draw_circle/multi_10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.576    u_vga_display_draw/u_draw_circle/multi_10_carry__0_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.815 r  u_vga_display_draw/u_draw_circle/multi_10_carry__1/O[2]
                         net (fo=83, routed)          1.821     9.636    u_vga_display_draw/u_draw_line/a10[10]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213    13.849 r  u_vga_display_draw/u_draw_line/a1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.851    u_vga_display_draw/u_draw_line/a1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    15.369 r  u_vga_display_draw/u_draw_line/a1__0/P[2]
                         net (fo=2, routed)           1.454    16.823    u_vga_display_draw/u_draw_line/a1__1[19]
    SLICE_X65Y39         LUT2 (Prop_lut2_I0_O)        0.124    16.947 r  u_vga_display_draw/u_draw_line/a_carry__3_i_1/O
                         net (fo=1, routed)           0.000    16.947    u_vga_display_draw/u_draw_line/a_carry__3_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.348 r  u_vga_display_draw/u_draw_line/a_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.348    u_vga_display_draw/u_draw_line/a_carry__3_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.570 r  u_vga_display_draw/u_draw_line/a_carry__4/O[0]
                         net (fo=3, routed)           0.475    18.045    u_vga_display_draw/u_draw_line/a[20]
    SLICE_X66Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    18.857 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.857    u_vga_display_draw/u_draw_line/pixel_data2_carry__1_i_9_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.180 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__2_i_10/O[1]
                         net (fo=2, routed)           1.052    20.232    u_vga_display_draw/u_draw_line/pixel_data3[25]
    SLICE_X59Y41         LUT4 (Prop_lut4_I1_O)        0.306    20.538 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__2_i_8/O
                         net (fo=1, routed)           0.000    20.538    u_vga_display_draw/u_draw_line/pixel_data2_carry__2_i_8_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.070 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.070    u_vga_display_draw/u_draw_line/pixel_data2_carry__2_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.341 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__3/CO[0]
                         net (fo=10, routed)          1.235    22.576    u_vga_display_draw/u_draw_line/pixel_data2_carry__3_n_3
    SLICE_X44Y38         LUT3 (Prop_lut3_I2_O)        0.373    22.949 r  u_vga_display_draw/u_draw_line/pixel_data[0]_i_1__0/O
                         net (fo=1, routed)           0.000    22.949    u_vga_display_draw/u_draw_line/pixel_data[0]_i_1__0_n_0
    SLICE_X44Y38         FDCE                                         r  u_vga_display_draw/u_draw_line/pixel_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.702    41.702    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    37.991 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    39.909    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         1.674    41.674    u_vga_display_draw/u_draw_line/CLK
    SLICE_X44Y38         FDCE                                         r  u_vga_display_draw/u_draw_line/pixel_data_reg[0]/C
                         clock pessimism              0.016    41.690    
                         clock uncertainty           -0.180    41.511    
    SLICE_X44Y38         FDCE (Setup_fdce_C_D)        0.029    41.540    u_vga_display_draw/u_draw_line/pixel_data_reg[0]
  -------------------------------------------------------------------
                         required time                         41.540    
                         arrival time                         -22.949    
  -------------------------------------------------------------------
                         slack                                 18.591    

Slack (MET) :             18.611ns  (required time - arrival time)
  Source:                 u_vga_driver/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_display_draw/u_draw_line/pixel_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.178ns  (logic 11.732ns (55.396%)  route 9.446ns (44.604%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT2=2 LUT3=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 41.674 - 40.000 ) 
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.830     1.830    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -2.108 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.096    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         1.796     1.796    u_vga_driver/CLK
    SLICE_X60Y36         FDCE                                         r  u_vga_driver/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDCE (Prop_fdce_C_Q)         0.478     2.274 f  u_vga_driver/cnt_h_reg[1]/Q
                         net (fo=18, routed)          1.066     3.340    u_vga_driver/cnt_h_reg__0[1]
    SLICE_X57Y37         LUT4 (Prop_lut4_I0_O)        0.323     3.663 f  u_vga_driver/R_ram_addr_a0_i_12/O
                         net (fo=5, routed)           0.487     4.150    u_vga_driver/R_ram_addr_a0_i_12_n_0
    SLICE_X54Y38         LUT4 (Prop_lut4_I0_O)        0.325     4.475 r  u_vga_driver/b_i_11/O
                         net (fo=1, routed)           0.290     4.765    u_vga_driver/b_i_11_n_0
    SLICE_X54Y38         LUT5 (Prop_lut5_I3_O)        0.348     5.113 f  u_vga_driver/b_i_10/O
                         net (fo=48, routed)          0.966     6.079    u_vga_driver/b_i_10_n_0
    SLICE_X60Y37         LUT3 (Prop_lut3_I2_O)        0.124     6.203 r  u_vga_driver/R_ram_addr_a0_i_9/O
                         net (fo=4, routed)           0.599     6.802    u_vga_driver/pixel_xpos_w[0]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.926 r  u_vga_driver/multi_10_carry_i_5/O
                         net (fo=1, routed)           0.000     6.926    u_vga_display_draw/u_draw_circle/cnt_h_reg[2][1]
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.459 r  u_vga_display_draw/u_draw_circle/multi_10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.459    u_vga_display_draw/u_draw_circle/multi_10_carry_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  u_vga_display_draw/u_draw_circle/multi_10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.576    u_vga_display_draw/u_draw_circle/multi_10_carry__0_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.815 r  u_vga_display_draw/u_draw_circle/multi_10_carry__1/O[2]
                         net (fo=83, routed)          1.821     9.636    u_vga_display_draw/u_draw_line/a10[10]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213    13.849 r  u_vga_display_draw/u_draw_line/a1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.851    u_vga_display_draw/u_draw_line/a1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    15.369 r  u_vga_display_draw/u_draw_line/a1__0/P[2]
                         net (fo=2, routed)           1.454    16.823    u_vga_display_draw/u_draw_line/a1__1[19]
    SLICE_X65Y39         LUT2 (Prop_lut2_I0_O)        0.124    16.947 r  u_vga_display_draw/u_draw_line/a_carry__3_i_1/O
                         net (fo=1, routed)           0.000    16.947    u_vga_display_draw/u_draw_line/a_carry__3_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.348 r  u_vga_display_draw/u_draw_line/a_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.348    u_vga_display_draw/u_draw_line/a_carry__3_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.570 r  u_vga_display_draw/u_draw_line/a_carry__4/O[0]
                         net (fo=3, routed)           0.475    18.045    u_vga_display_draw/u_draw_line/a[20]
    SLICE_X66Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    18.857 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.857    u_vga_display_draw/u_draw_line/pixel_data2_carry__1_i_9_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.180 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__2_i_10/O[1]
                         net (fo=2, routed)           1.052    20.232    u_vga_display_draw/u_draw_line/pixel_data3[25]
    SLICE_X59Y41         LUT4 (Prop_lut4_I1_O)        0.306    20.538 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__2_i_8/O
                         net (fo=1, routed)           0.000    20.538    u_vga_display_draw/u_draw_line/pixel_data2_carry__2_i_8_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.070 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.070    u_vga_display_draw/u_draw_line/pixel_data2_carry__2_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.341 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__3/CO[0]
                         net (fo=10, routed)          1.235    22.576    u_vga_display_draw/u_draw_line/pixel_data2_carry__3_n_3
    SLICE_X44Y38         LUT3 (Prop_lut3_I2_O)        0.399    22.975 r  u_vga_display_draw/u_draw_line/pixel_data[9]_i_1__0/O
                         net (fo=1, routed)           0.000    22.975    u_vga_display_draw/u_draw_line/pixel_data[9]_i_1__0_n_0
    SLICE_X44Y38         FDCE                                         r  u_vga_display_draw/u_draw_line/pixel_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.702    41.702    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    37.991 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    39.909    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         1.674    41.674    u_vga_display_draw/u_draw_line/CLK
    SLICE_X44Y38         FDCE                                         r  u_vga_display_draw/u_draw_line/pixel_data_reg[9]/C
                         clock pessimism              0.016    41.690    
                         clock uncertainty           -0.180    41.511    
    SLICE_X44Y38         FDCE (Setup_fdce_C_D)        0.075    41.586    u_vga_display_draw/u_draw_line/pixel_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.586    
                         arrival time                         -22.975    
  -------------------------------------------------------------------
                         slack                                 18.611    

Slack (MET) :             18.617ns  (required time - arrival time)
  Source:                 u_vga_driver/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_display_draw/u_draw_line/pixel_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.128ns  (logic 11.706ns (55.405%)  route 9.422ns (44.595%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT2=2 LUT3=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 41.674 - 40.000 ) 
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.830     1.830    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -2.108 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.096    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         1.796     1.796    u_vga_driver/CLK
    SLICE_X60Y36         FDCE                                         r  u_vga_driver/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDCE (Prop_fdce_C_Q)         0.478     2.274 f  u_vga_driver/cnt_h_reg[1]/Q
                         net (fo=18, routed)          1.066     3.340    u_vga_driver/cnt_h_reg__0[1]
    SLICE_X57Y37         LUT4 (Prop_lut4_I0_O)        0.323     3.663 f  u_vga_driver/R_ram_addr_a0_i_12/O
                         net (fo=5, routed)           0.487     4.150    u_vga_driver/R_ram_addr_a0_i_12_n_0
    SLICE_X54Y38         LUT4 (Prop_lut4_I0_O)        0.325     4.475 r  u_vga_driver/b_i_11/O
                         net (fo=1, routed)           0.290     4.765    u_vga_driver/b_i_11_n_0
    SLICE_X54Y38         LUT5 (Prop_lut5_I3_O)        0.348     5.113 f  u_vga_driver/b_i_10/O
                         net (fo=48, routed)          0.966     6.079    u_vga_driver/b_i_10_n_0
    SLICE_X60Y37         LUT3 (Prop_lut3_I2_O)        0.124     6.203 r  u_vga_driver/R_ram_addr_a0_i_9/O
                         net (fo=4, routed)           0.599     6.802    u_vga_driver/pixel_xpos_w[0]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.926 r  u_vga_driver/multi_10_carry_i_5/O
                         net (fo=1, routed)           0.000     6.926    u_vga_display_draw/u_draw_circle/cnt_h_reg[2][1]
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.459 r  u_vga_display_draw/u_draw_circle/multi_10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.459    u_vga_display_draw/u_draw_circle/multi_10_carry_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  u_vga_display_draw/u_draw_circle/multi_10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.576    u_vga_display_draw/u_draw_circle/multi_10_carry__0_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.815 r  u_vga_display_draw/u_draw_circle/multi_10_carry__1/O[2]
                         net (fo=83, routed)          1.821     9.636    u_vga_display_draw/u_draw_line/a10[10]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213    13.849 r  u_vga_display_draw/u_draw_line/a1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.851    u_vga_display_draw/u_draw_line/a1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    15.369 r  u_vga_display_draw/u_draw_line/a1__0/P[2]
                         net (fo=2, routed)           1.454    16.823    u_vga_display_draw/u_draw_line/a1__1[19]
    SLICE_X65Y39         LUT2 (Prop_lut2_I0_O)        0.124    16.947 r  u_vga_display_draw/u_draw_line/a_carry__3_i_1/O
                         net (fo=1, routed)           0.000    16.947    u_vga_display_draw/u_draw_line/a_carry__3_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.348 r  u_vga_display_draw/u_draw_line/a_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.348    u_vga_display_draw/u_draw_line/a_carry__3_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.570 r  u_vga_display_draw/u_draw_line/a_carry__4/O[0]
                         net (fo=3, routed)           0.475    18.045    u_vga_display_draw/u_draw_line/a[20]
    SLICE_X66Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    18.857 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.857    u_vga_display_draw/u_draw_line/pixel_data2_carry__1_i_9_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.180 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__2_i_10/O[1]
                         net (fo=2, routed)           1.052    20.232    u_vga_display_draw/u_draw_line/pixel_data3[25]
    SLICE_X59Y41         LUT4 (Prop_lut4_I1_O)        0.306    20.538 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__2_i_8/O
                         net (fo=1, routed)           0.000    20.538    u_vga_display_draw/u_draw_line/pixel_data2_carry__2_i_8_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.070 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.070    u_vga_display_draw/u_draw_line/pixel_data2_carry__2_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.341 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__3/CO[0]
                         net (fo=10, routed)          1.210    22.552    u_vga_display_draw/u_draw_line/pixel_data2_carry__3_n_3
    SLICE_X44Y38         LUT3 (Prop_lut3_I2_O)        0.373    22.925 r  u_vga_display_draw/u_draw_line/pixel_data[4]_i_1__0/O
                         net (fo=1, routed)           0.000    22.925    u_vga_display_draw/u_draw_line/pixel_data[4]_i_1__0_n_0
    SLICE_X44Y38         FDCE                                         r  u_vga_display_draw/u_draw_line/pixel_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.702    41.702    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    37.991 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    39.909    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         1.674    41.674    u_vga_display_draw/u_draw_line/CLK
    SLICE_X44Y38         FDCE                                         r  u_vga_display_draw/u_draw_line/pixel_data_reg[4]/C
                         clock pessimism              0.016    41.690    
                         clock uncertainty           -0.180    41.511    
    SLICE_X44Y38         FDCE (Setup_fdce_C_D)        0.031    41.542    u_vga_display_draw/u_draw_line/pixel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         41.542    
                         arrival time                         -22.925    
  -------------------------------------------------------------------
                         slack                                 18.617    

Slack (MET) :             18.632ns  (required time - arrival time)
  Source:                 u_vga_driver/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_display_draw/u_draw_line/pixel_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.157ns  (logic 11.735ns (55.466%)  route 9.422ns (44.534%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT2=2 LUT3=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 41.674 - 40.000 ) 
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.830     1.830    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -2.108 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.096    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         1.796     1.796    u_vga_driver/CLK
    SLICE_X60Y36         FDCE                                         r  u_vga_driver/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDCE (Prop_fdce_C_Q)         0.478     2.274 f  u_vga_driver/cnt_h_reg[1]/Q
                         net (fo=18, routed)          1.066     3.340    u_vga_driver/cnt_h_reg__0[1]
    SLICE_X57Y37         LUT4 (Prop_lut4_I0_O)        0.323     3.663 f  u_vga_driver/R_ram_addr_a0_i_12/O
                         net (fo=5, routed)           0.487     4.150    u_vga_driver/R_ram_addr_a0_i_12_n_0
    SLICE_X54Y38         LUT4 (Prop_lut4_I0_O)        0.325     4.475 r  u_vga_driver/b_i_11/O
                         net (fo=1, routed)           0.290     4.765    u_vga_driver/b_i_11_n_0
    SLICE_X54Y38         LUT5 (Prop_lut5_I3_O)        0.348     5.113 f  u_vga_driver/b_i_10/O
                         net (fo=48, routed)          0.966     6.079    u_vga_driver/b_i_10_n_0
    SLICE_X60Y37         LUT3 (Prop_lut3_I2_O)        0.124     6.203 r  u_vga_driver/R_ram_addr_a0_i_9/O
                         net (fo=4, routed)           0.599     6.802    u_vga_driver/pixel_xpos_w[0]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.926 r  u_vga_driver/multi_10_carry_i_5/O
                         net (fo=1, routed)           0.000     6.926    u_vga_display_draw/u_draw_circle/cnt_h_reg[2][1]
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.459 r  u_vga_display_draw/u_draw_circle/multi_10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.459    u_vga_display_draw/u_draw_circle/multi_10_carry_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  u_vga_display_draw/u_draw_circle/multi_10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.576    u_vga_display_draw/u_draw_circle/multi_10_carry__0_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.815 r  u_vga_display_draw/u_draw_circle/multi_10_carry__1/O[2]
                         net (fo=83, routed)          1.821     9.636    u_vga_display_draw/u_draw_line/a10[10]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213    13.849 r  u_vga_display_draw/u_draw_line/a1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.851    u_vga_display_draw/u_draw_line/a1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    15.369 r  u_vga_display_draw/u_draw_line/a1__0/P[2]
                         net (fo=2, routed)           1.454    16.823    u_vga_display_draw/u_draw_line/a1__1[19]
    SLICE_X65Y39         LUT2 (Prop_lut2_I0_O)        0.124    16.947 r  u_vga_display_draw/u_draw_line/a_carry__3_i_1/O
                         net (fo=1, routed)           0.000    16.947    u_vga_display_draw/u_draw_line/a_carry__3_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.348 r  u_vga_display_draw/u_draw_line/a_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.348    u_vga_display_draw/u_draw_line/a_carry__3_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.570 r  u_vga_display_draw/u_draw_line/a_carry__4/O[0]
                         net (fo=3, routed)           0.475    18.045    u_vga_display_draw/u_draw_line/a[20]
    SLICE_X66Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    18.857 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.857    u_vga_display_draw/u_draw_line/pixel_data2_carry__1_i_9_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.180 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__2_i_10/O[1]
                         net (fo=2, routed)           1.052    20.232    u_vga_display_draw/u_draw_line/pixel_data3[25]
    SLICE_X59Y41         LUT4 (Prop_lut4_I1_O)        0.306    20.538 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__2_i_8/O
                         net (fo=1, routed)           0.000    20.538    u_vga_display_draw/u_draw_line/pixel_data2_carry__2_i_8_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.070 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.070    u_vga_display_draw/u_draw_line/pixel_data2_carry__2_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.341 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__3/CO[0]
                         net (fo=10, routed)          1.210    22.552    u_vga_display_draw/u_draw_line/pixel_data2_carry__3_n_3
    SLICE_X44Y38         LUT3 (Prop_lut3_I2_O)        0.402    22.954 r  u_vga_display_draw/u_draw_line/pixel_data[5]_i_1__0/O
                         net (fo=1, routed)           0.000    22.954    u_vga_display_draw/u_draw_line/pixel_data[5]_i_1__0_n_0
    SLICE_X44Y38         FDCE                                         r  u_vga_display_draw/u_draw_line/pixel_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.702    41.702    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    37.991 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    39.909    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         1.674    41.674    u_vga_display_draw/u_draw_line/CLK
    SLICE_X44Y38         FDCE                                         r  u_vga_display_draw/u_draw_line/pixel_data_reg[5]/C
                         clock pessimism              0.016    41.690    
                         clock uncertainty           -0.180    41.511    
    SLICE_X44Y38         FDCE (Setup_fdce_C_D)        0.075    41.586    u_vga_display_draw/u_draw_line/pixel_data_reg[5]
  -------------------------------------------------------------------
                         required time                         41.586    
                         arrival time                         -22.954    
  -------------------------------------------------------------------
                         slack                                 18.632    

Slack (MET) :             18.819ns  (required time - arrival time)
  Source:                 u_vga_driver/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_display_draw/u_draw_line/pixel_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.926ns  (logic 11.706ns (55.939%)  route 9.220ns (44.061%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT2=2 LUT3=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 41.674 - 40.000 ) 
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.830     1.830    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -2.108 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.096    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         1.796     1.796    u_vga_driver/CLK
    SLICE_X60Y36         FDCE                                         r  u_vga_driver/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDCE (Prop_fdce_C_Q)         0.478     2.274 f  u_vga_driver/cnt_h_reg[1]/Q
                         net (fo=18, routed)          1.066     3.340    u_vga_driver/cnt_h_reg__0[1]
    SLICE_X57Y37         LUT4 (Prop_lut4_I0_O)        0.323     3.663 f  u_vga_driver/R_ram_addr_a0_i_12/O
                         net (fo=5, routed)           0.487     4.150    u_vga_driver/R_ram_addr_a0_i_12_n_0
    SLICE_X54Y38         LUT4 (Prop_lut4_I0_O)        0.325     4.475 r  u_vga_driver/b_i_11/O
                         net (fo=1, routed)           0.290     4.765    u_vga_driver/b_i_11_n_0
    SLICE_X54Y38         LUT5 (Prop_lut5_I3_O)        0.348     5.113 f  u_vga_driver/b_i_10/O
                         net (fo=48, routed)          0.966     6.079    u_vga_driver/b_i_10_n_0
    SLICE_X60Y37         LUT3 (Prop_lut3_I2_O)        0.124     6.203 r  u_vga_driver/R_ram_addr_a0_i_9/O
                         net (fo=4, routed)           0.599     6.802    u_vga_driver/pixel_xpos_w[0]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.926 r  u_vga_driver/multi_10_carry_i_5/O
                         net (fo=1, routed)           0.000     6.926    u_vga_display_draw/u_draw_circle/cnt_h_reg[2][1]
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.459 r  u_vga_display_draw/u_draw_circle/multi_10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.459    u_vga_display_draw/u_draw_circle/multi_10_carry_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  u_vga_display_draw/u_draw_circle/multi_10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.576    u_vga_display_draw/u_draw_circle/multi_10_carry__0_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.815 r  u_vga_display_draw/u_draw_circle/multi_10_carry__1/O[2]
                         net (fo=83, routed)          1.821     9.636    u_vga_display_draw/u_draw_line/a10[10]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213    13.849 r  u_vga_display_draw/u_draw_line/a1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.851    u_vga_display_draw/u_draw_line/a1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    15.369 r  u_vga_display_draw/u_draw_line/a1__0/P[2]
                         net (fo=2, routed)           1.454    16.823    u_vga_display_draw/u_draw_line/a1__1[19]
    SLICE_X65Y39         LUT2 (Prop_lut2_I0_O)        0.124    16.947 r  u_vga_display_draw/u_draw_line/a_carry__3_i_1/O
                         net (fo=1, routed)           0.000    16.947    u_vga_display_draw/u_draw_line/a_carry__3_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.348 r  u_vga_display_draw/u_draw_line/a_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.348    u_vga_display_draw/u_draw_line/a_carry__3_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.570 r  u_vga_display_draw/u_draw_line/a_carry__4/O[0]
                         net (fo=3, routed)           0.475    18.045    u_vga_display_draw/u_draw_line/a[20]
    SLICE_X66Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    18.857 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.857    u_vga_display_draw/u_draw_line/pixel_data2_carry__1_i_9_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.180 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__2_i_10/O[1]
                         net (fo=2, routed)           1.052    20.232    u_vga_display_draw/u_draw_line/pixel_data3[25]
    SLICE_X59Y41         LUT4 (Prop_lut4_I1_O)        0.306    20.538 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__2_i_8/O
                         net (fo=1, routed)           0.000    20.538    u_vga_display_draw/u_draw_line/pixel_data2_carry__2_i_8_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.070 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.070    u_vga_display_draw/u_draw_line/pixel_data2_carry__2_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.341 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__3/CO[0]
                         net (fo=10, routed)          1.008    22.350    u_vga_display_draw/u_draw_line/pixel_data2_carry__3_n_3
    SLICE_X44Y38         LUT3 (Prop_lut3_I2_O)        0.373    22.723 r  u_vga_display_draw/u_draw_line/pixel_data[3]_i_1__0/O
                         net (fo=1, routed)           0.000    22.723    u_vga_display_draw/u_draw_line/pixel_data[3]_i_1__0_n_0
    SLICE_X44Y38         FDCE                                         r  u_vga_display_draw/u_draw_line/pixel_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.702    41.702    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    37.991 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    39.909    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         1.674    41.674    u_vga_display_draw/u_draw_line/CLK
    SLICE_X44Y38         FDCE                                         r  u_vga_display_draw/u_draw_line/pixel_data_reg[3]/C
                         clock pessimism              0.016    41.690    
                         clock uncertainty           -0.180    41.511    
    SLICE_X44Y38         FDCE (Setup_fdce_C_D)        0.031    41.542    u_vga_display_draw/u_draw_line/pixel_data_reg[3]
  -------------------------------------------------------------------
                         required time                         41.542    
                         arrival time                         -22.723    
  -------------------------------------------------------------------
                         slack                                 18.819    

Slack (MET) :             18.868ns  (required time - arrival time)
  Source:                 u_vga_driver/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_display_draw/u_draw_line/pixel_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.921ns  (logic 11.701ns (55.929%)  route 9.220ns (44.071%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT2=2 LUT3=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 41.674 - 40.000 ) 
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.830     1.830    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -2.108 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.096    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         1.796     1.796    u_vga_driver/CLK
    SLICE_X60Y36         FDCE                                         r  u_vga_driver/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDCE (Prop_fdce_C_Q)         0.478     2.274 f  u_vga_driver/cnt_h_reg[1]/Q
                         net (fo=18, routed)          1.066     3.340    u_vga_driver/cnt_h_reg__0[1]
    SLICE_X57Y37         LUT4 (Prop_lut4_I0_O)        0.323     3.663 f  u_vga_driver/R_ram_addr_a0_i_12/O
                         net (fo=5, routed)           0.487     4.150    u_vga_driver/R_ram_addr_a0_i_12_n_0
    SLICE_X54Y38         LUT4 (Prop_lut4_I0_O)        0.325     4.475 r  u_vga_driver/b_i_11/O
                         net (fo=1, routed)           0.290     4.765    u_vga_driver/b_i_11_n_0
    SLICE_X54Y38         LUT5 (Prop_lut5_I3_O)        0.348     5.113 f  u_vga_driver/b_i_10/O
                         net (fo=48, routed)          0.966     6.079    u_vga_driver/b_i_10_n_0
    SLICE_X60Y37         LUT3 (Prop_lut3_I2_O)        0.124     6.203 r  u_vga_driver/R_ram_addr_a0_i_9/O
                         net (fo=4, routed)           0.599     6.802    u_vga_driver/pixel_xpos_w[0]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.926 r  u_vga_driver/multi_10_carry_i_5/O
                         net (fo=1, routed)           0.000     6.926    u_vga_display_draw/u_draw_circle/cnt_h_reg[2][1]
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.459 r  u_vga_display_draw/u_draw_circle/multi_10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.459    u_vga_display_draw/u_draw_circle/multi_10_carry_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  u_vga_display_draw/u_draw_circle/multi_10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.576    u_vga_display_draw/u_draw_circle/multi_10_carry__0_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.815 r  u_vga_display_draw/u_draw_circle/multi_10_carry__1/O[2]
                         net (fo=83, routed)          1.821     9.636    u_vga_display_draw/u_draw_line/a10[10]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213    13.849 r  u_vga_display_draw/u_draw_line/a1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.851    u_vga_display_draw/u_draw_line/a1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    15.369 r  u_vga_display_draw/u_draw_line/a1__0/P[2]
                         net (fo=2, routed)           1.454    16.823    u_vga_display_draw/u_draw_line/a1__1[19]
    SLICE_X65Y39         LUT2 (Prop_lut2_I0_O)        0.124    16.947 r  u_vga_display_draw/u_draw_line/a_carry__3_i_1/O
                         net (fo=1, routed)           0.000    16.947    u_vga_display_draw/u_draw_line/a_carry__3_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.348 r  u_vga_display_draw/u_draw_line/a_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.348    u_vga_display_draw/u_draw_line/a_carry__3_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.570 r  u_vga_display_draw/u_draw_line/a_carry__4/O[0]
                         net (fo=3, routed)           0.475    18.045    u_vga_display_draw/u_draw_line/a[20]
    SLICE_X66Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    18.857 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.857    u_vga_display_draw/u_draw_line/pixel_data2_carry__1_i_9_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.180 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__2_i_10/O[1]
                         net (fo=2, routed)           1.052    20.232    u_vga_display_draw/u_draw_line/pixel_data3[25]
    SLICE_X59Y41         LUT4 (Prop_lut4_I1_O)        0.306    20.538 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__2_i_8/O
                         net (fo=1, routed)           0.000    20.538    u_vga_display_draw/u_draw_line/pixel_data2_carry__2_i_8_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.070 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.070    u_vga_display_draw/u_draw_line/pixel_data2_carry__2_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.341 r  u_vga_display_draw/u_draw_line/pixel_data2_carry__3/CO[0]
                         net (fo=10, routed)          1.008    22.350    u_vga_display_draw/u_draw_line/pixel_data2_carry__3_n_3
    SLICE_X44Y38         LUT3 (Prop_lut3_I2_O)        0.368    22.718 r  u_vga_display_draw/u_draw_line/pixel_data[6]_i_1__0/O
                         net (fo=1, routed)           0.000    22.718    u_vga_display_draw/u_draw_line/pixel_data[6]_i_1__0_n_0
    SLICE_X44Y38         FDCE                                         r  u_vga_display_draw/u_draw_line/pixel_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.702    41.702    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    37.991 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    39.909    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         1.674    41.674    u_vga_display_draw/u_draw_line/CLK
    SLICE_X44Y38         FDCE                                         r  u_vga_display_draw/u_draw_line/pixel_data_reg[6]/C
                         clock pessimism              0.016    41.690    
                         clock uncertainty           -0.180    41.511    
    SLICE_X44Y38         FDCE (Setup_fdce_C_D)        0.075    41.586    u_vga_display_draw/u_draw_line/pixel_data_reg[6]
  -------------------------------------------------------------------
                         required time                         41.586    
                         arrival time                         -22.718    
  -------------------------------------------------------------------
                         slack                                 18.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_vga_display_draw/R_ram_addr_b_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_display_draw/R_ram_addr_b_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.570%)  route 0.089ns (32.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.627     0.627    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.689 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.026    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         0.630     0.630    u_vga_display_draw/CLK
    SLICE_X57Y49         FDCE                                         r  u_vga_display_draw/R_ram_addr_b_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDCE (Prop_fdce_C_Q)         0.141     0.771 f  u_vga_display_draw/R_ram_addr_b_reg[18]/Q
                         net (fo=105, routed)         0.089     0.860    u_vga_display_draw/R_ram_addr_b_reg_n_0_[18]
    SLICE_X56Y49         LUT6 (Prop_lut6_I1_O)        0.045     0.905 r  u_vga_display_draw/R_ram_addr_b[17]_i_1/O
                         net (fo=1, routed)           0.000     0.905    u_vga_display_draw/R_ram_addr_b[17]
    SLICE_X56Y49         FDCE                                         r  u_vga_display_draw/R_ram_addr_b_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.901     0.901    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.745 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.029    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         0.904     0.904    u_vga_display_draw/CLK
    SLICE_X56Y49         FDCE                                         r  u_vga_display_draw/R_ram_addr_b_reg[17]/C
                         clock pessimism             -0.260     0.643    
    SLICE_X56Y49         FDCE (Hold_fdce_C_D)         0.121     0.764    u_vga_display_draw/R_ram_addr_b_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_vga_driver/cnt_v_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_driver/cnt_v_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.226ns (43.612%)  route 0.292ns (56.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.627     0.627    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.689 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.026    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         0.625     0.625    u_vga_driver/CLK
    SLICE_X52Y37         FDCE                                         r  u_vga_driver/cnt_v_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDCE (Prop_fdce_C_Q)         0.128     0.753 r  u_vga_driver/cnt_v_reg[8]/Q
                         net (fo=19, routed)          0.292     1.045    u_vga_driver/cnt_v_reg__0[8]
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.098     1.143 r  u_vga_driver/cnt_v[9]_i_2/O
                         net (fo=1, routed)           0.000     1.143    u_vga_driver/p_0_in__1[9]
    SLICE_X51Y37         FDCE                                         r  u_vga_driver/cnt_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.901     0.901    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.745 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.029    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         0.899     0.899    u_vga_driver/CLK
    SLICE_X51Y37         FDCE                                         r  u_vga_driver/cnt_v_reg[9]/C
                         clock pessimism             -0.008     0.890    
    SLICE_X51Y37         FDCE (Hold_fdce_C_D)         0.091     0.981    u_vga_driver/cnt_v_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_vga_display_draw/u_draw_point/pixel_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_display_draw/pixel_data_temp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.627     0.627    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.689 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.026    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         0.630     0.630    u_vga_display_draw/u_draw_point/CLK
    SLICE_X44Y39         FDCE                                         r  u_vga_display_draw/u_draw_point/pixel_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDCE (Prop_fdce_C_Q)         0.141     0.771 r  u_vga_display_draw/u_draw_point/pixel_data_reg[7]/Q
                         net (fo=1, routed)           0.085     0.856    u_vga_display_draw/u_draw_line/Q[7]
    SLICE_X45Y39         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  u_vga_display_draw/u_draw_line/pixel_data_temp[7]_i_1/O
                         net (fo=1, routed)           0.000     0.901    u_vga_display_draw/p_0_out[7]
    SLICE_X45Y39         FDCE                                         r  u_vga_display_draw/pixel_data_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.901     0.901    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.745 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.029    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         0.905     0.905    u_vga_display_draw/CLK
    SLICE_X45Y39         FDCE                                         r  u_vga_display_draw/pixel_data_temp_reg[7]/C
                         clock pessimism             -0.261     0.643    
    SLICE_X45Y39         FDCE (Hold_fdce_C_D)         0.092     0.735    u_vga_display_draw/pixel_data_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_vga_display_draw/R_ram_addr_a_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_display_draw/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.164ns (27.322%)  route 0.436ns (72.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.627     0.627    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.689 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.026    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         0.630     0.630    u_vga_display_draw/CLK
    SLICE_X56Y48         FDCE                                         r  u_vga_display_draw/R_ram_addr_a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDCE (Prop_fdce_C_Q)         0.164     0.794 r  u_vga_display_draw/R_ram_addr_a_reg[6]/Q
                         net (fo=105, routed)         0.436     1.230    u_vga_display_draw/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y10         RAMB36E1                                     r  u_vga_display_draw/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.901     0.901    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.745 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.029    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         0.879     0.879    u_vga_display_draw/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  u_vga_display_draw/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.874    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.057    u_vga_display_draw/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_vga_display_draw/u_draw_rect/pixel_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_display_draw/pixel_data_temp_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.627     0.627    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.689 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.026    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         0.631     0.631    u_vga_display_draw/u_draw_rect/CLK
    SLICE_X45Y40         FDCE                                         r  u_vga_display_draw/u_draw_rect/pixel_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.141     0.772 r  u_vga_display_draw/u_draw_rect/pixel_data_reg[8]/Q
                         net (fo=1, routed)           0.095     0.867    u_vga_display_draw/u_draw_line/pixel_data_reg[9]_0[8]
    SLICE_X44Y40         LUT6 (Prop_lut6_I2_O)        0.045     0.912 r  u_vga_display_draw/u_draw_line/pixel_data_temp[8]_i_1/O
                         net (fo=1, routed)           0.000     0.912    u_vga_display_draw/p_0_out[8]
    SLICE_X44Y40         FDCE                                         r  u_vga_display_draw/pixel_data_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.901     0.901    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.745 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.029    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         0.906     0.906    u_vga_display_draw/CLK
    SLICE_X44Y40         FDCE                                         r  u_vga_display_draw/pixel_data_temp_reg[8]/C
                         clock pessimism             -0.261     0.644    
    SLICE_X44Y40         FDCE (Hold_fdce_C_D)         0.092     0.736    u_vga_display_draw/pixel_data_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_vga_display_draw/u_draw_rect/pixel_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_display_draw/pixel_data_temp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.627     0.627    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.689 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.026    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         0.631     0.631    u_vga_display_draw/u_draw_rect/CLK
    SLICE_X45Y40         FDCE                                         r  u_vga_display_draw/u_draw_rect/pixel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.141     0.772 r  u_vga_display_draw/u_draw_rect/pixel_data_reg[1]/Q
                         net (fo=1, routed)           0.097     0.869    u_vga_display_draw/u_draw_line/pixel_data_reg[9]_0[1]
    SLICE_X44Y40         LUT6 (Prop_lut6_I2_O)        0.045     0.914 r  u_vga_display_draw/u_draw_line/pixel_data_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.914    u_vga_display_draw/p_0_out[1]
    SLICE_X44Y40         FDCE                                         r  u_vga_display_draw/pixel_data_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.901     0.901    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.745 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.029    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         0.906     0.906    u_vga_display_draw/CLK
    SLICE_X44Y40         FDCE                                         r  u_vga_display_draw/pixel_data_temp_reg[1]/C
                         clock pessimism             -0.261     0.644    
    SLICE_X44Y40         FDCE (Hold_fdce_C_D)         0.091     0.735    u_vga_display_draw/pixel_data_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_vga_display_draw/R_ram_addr_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_display_draw/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.141ns (23.043%)  route 0.471ns (76.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.627     0.627    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.689 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.026    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         0.630     0.630    u_vga_display_draw/CLK
    SLICE_X57Y49         FDCE                                         r  u_vga_display_draw/R_ram_addr_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDCE (Prop_fdce_C_Q)         0.141     0.771 r  u_vga_display_draw/R_ram_addr_a_reg[8]/Q
                         net (fo=105, routed)         0.471     1.242    u_vga_display_draw/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y10         RAMB36E1                                     r  u_vga_display_draw/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.901     0.901    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.745 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.029    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         0.879     0.879    u_vga_display_draw/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  u_vga_display_draw/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.874    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.057    u_vga_display_draw/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_vga_driver/cnt_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_driver/cnt_v_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.414%)  route 0.354ns (65.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.627     0.627    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.689 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.026    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         0.626     0.626    u_vga_driver/CLK
    SLICE_X51Y37         FDCE                                         r  u_vga_driver/cnt_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDCE (Prop_fdce_C_Q)         0.141     0.767 r  u_vga_driver/cnt_v_reg[4]/Q
                         net (fo=10, routed)          0.354     1.122    u_vga_driver/cnt_v_reg__0[4]
    SLICE_X52Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.167 r  u_vga_driver/cnt_v[5]_i_1/O
                         net (fo=1, routed)           0.000     1.167    u_vga_driver/p_0_in__1[5]
    SLICE_X52Y37         FDCE                                         r  u_vga_driver/cnt_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.901     0.901    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.745 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.029    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         0.898     0.898    u_vga_driver/CLK
    SLICE_X52Y37         FDCE                                         r  u_vga_driver/cnt_v_reg[5]/C
                         clock pessimism             -0.008     0.889    
    SLICE_X52Y37         FDCE (Hold_fdce_C_D)         0.092     0.981    u_vga_driver/cnt_v_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_vga_display_draw/u_draw_rect/pixel_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_display_draw/pixel_data_temp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.601%)  route 0.110ns (34.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.627     0.627    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.689 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.026    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         0.628     0.628    u_vga_display_draw/u_draw_rect/CLK
    SLICE_X46Y39         FDCE                                         r  u_vga_display_draw/u_draw_rect/pixel_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.164     0.792 r  u_vga_display_draw/u_draw_rect/pixel_data_reg[4]/Q
                         net (fo=1, routed)           0.110     0.902    u_vga_display_draw/u_draw_line/pixel_data_reg[9]_0[4]
    SLICE_X45Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.947 r  u_vga_display_draw/u_draw_line/pixel_data_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     0.947    u_vga_display_draw/p_0_out[4]
    SLICE_X45Y39         FDCE                                         r  u_vga_display_draw/pixel_data_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.901     0.901    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.745 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.029    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         0.905     0.905    u_vga_display_draw/CLK
    SLICE_X45Y39         FDCE                                         r  u_vga_display_draw/pixel_data_temp_reg[4]/C
                         clock pessimism             -0.237     0.667    
    SLICE_X45Y39         FDCE (Hold_fdce_C_D)         0.092     0.759    u_vga_display_draw/pixel_data_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_vga_display_draw/u_draw_rect/pixel_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_display_draw/pixel_data_temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.209ns (65.386%)  route 0.111ns (34.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.627     0.627    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.689 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.026    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         0.628     0.628    u_vga_display_draw/u_draw_rect/CLK
    SLICE_X46Y39         FDCE                                         r  u_vga_display_draw/u_draw_rect/pixel_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.164     0.792 r  u_vga_display_draw/u_draw_rect/pixel_data_reg[0]/Q
                         net (fo=1, routed)           0.111     0.903    u_vga_display_draw/u_draw_line/pixel_data_reg[9]_0[0]
    SLICE_X45Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.948 r  u_vga_display_draw/u_draw_line/pixel_data_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     0.948    u_vga_display_draw/p_0_out[0]
    SLICE_X45Y39         FDCE                                         r  u_vga_display_draw/pixel_data_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.901     0.901    u_vag_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.745 r  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.029    u_vag_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_vag_pll/inst/clkout1_buf/O
                         net (fo=344, routed)         0.905     0.905    u_vga_display_draw/CLK
    SLICE_X45Y39         FDCE                                         r  u_vga_display_draw/pixel_data_temp_reg[0]/C
                         clock pessimism             -0.237     0.667    
    SLICE_X45Y39         FDCE (Hold_fdce_C_D)         0.091     0.758    u_vga_display_draw/pixel_data_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_vag_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X0Y11    u_vga_display_draw/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X0Y11    u_vga_display_draw/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X0Y15    u_vga_display_draw/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X0Y15    u_vga_display_draw/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X0Y16    u_vga_display_draw/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X0Y16    u_vga_display_draw/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y6     u_vga_display_draw/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y6     u_vga_display_draw/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X0Y4     u_vga_display_draw/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X0Y4     u_vga_display_draw/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  u_vag_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y95    u_vga_display_draw/pixel_data_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y95    u_vga_display_draw/pixel_data_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y77    u_vga_display_draw/pixel_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y94    u_vga_display_draw/pixel_data_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y96    u_vga_display_draw/pixel_data_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y95    u_vga_display_draw/pixel_data_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y96    u_vga_display_draw/pixel_data_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y94    u_vga_display_draw/pixel_data_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y86    u_vga_display_draw/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y86    u_vga_display_draw/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X43Y40    u_vga_display_draw/ena_circle_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X43Y40    u_vga_display_draw/ena_circle_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X43Y40    u_vga_display_draw/ena_line_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X43Y40    u_vga_display_draw/ena_line_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X43Y40    u_vga_display_draw/ena_point_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X43Y40    u_vga_display_draw/ena_point_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X43Y40    u_vga_display_draw/ena_rect_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X43Y40    u_vga_display_draw/ena_rect_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y80    u_vga_display_draw/pixel_data_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y95    u_vga_display_draw/pixel_data_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_vag_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4   u_vag_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  u_vag_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  u_vag_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y0  u_vag_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  u_vag_pll/inst/plle2_adv_inst/CLKFBOUT



