#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Feb 23 13:03:26 2023
# Process ID: 5824
# Current directory: C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18684 C:\Users\mvbos\Desktop\SoC\SoC_Design\HW2\HW2_part1\HW2_part1.xpr
# Log file: C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/vivado.log
# Journal file: C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1\vivado.jou
# Running On: DESKTOP-5C5IMB2, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 4, Host memory: 12779 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 23 13:07:03 2023...
t1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Prady/Documents/Vivado/HW2_part1' since last save.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/mvbos/Desktop/SoC/AppData/Roaming/Xilinx/Vivado/2020.1/xhub/board_store/xilinx_board_store', nor could it be found using path 'C:/Users/Prady/AppData/Roaming/Xilinx/Vivado/2020.1/xhub/board_store/xilinx_board_store'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'hw2_part1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
hw2_part1_lmb_bram_0
hw2_part1_clk_wiz_0_0
hw2_part1_microblaze_0_0
hw2_part1_rst_clk_wiz_0_100M_0
hw2_part1_dlmb_v10_0
hw2_part1_ilmb_v10_0
hw2_part1_mdm_1_0
hw2_part1_dlmb_bram_if_cntlr_0
hw2_part1_ilmb_bram_if_cntlr_0
hw2_part1_axi_uartlite_0_0
hw2_part1_microblaze_0_axi_periph_0

INFO: [Project 1-230] Project 'HW2_part1.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1076.523 ; gain = 168.914
upgrade_project -migrate_output_products
WARNING: [IP_Flow 19-2162] IP 'hw2_part1_clk_wiz_0_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'hw2_part1_clk_wiz_0_0' (customized with software release 2020.1) has a different revision in the IP Catalog. * This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:basys3:part0:1.1' used to customize the IP 'hw2_part1_clk_wiz_0_0' do not match.
INFO: [BD 41-2710] Migrated 'hw2_part1_clk_wiz_0_0.xci'
  Source files are located in 'c:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/HW2_part1.srcs/sources_1/bd/hw2_part1/ip/hw2_part1_clk_wiz_0_0'
  Output files are located in 'c:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/HW2_part1.gen/sources_1/bd/hw2_part1/ip/hw2_part1_clk_wiz_0_0'.
WARNING: [IP_Flow 19-2162] IP 'hw2_part1_microblaze_0_0' is locked:
* IP definition 'MicroBlaze (11.0)' for IP 'hw2_part1_microblaze_0_0' (customized with software release 2020.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'hw2_part1_microblaze_0_0.xci'
  Source files are located in 'c:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/HW2_part1.srcs/sources_1/bd/hw2_part1/ip/hw2_part1_microblaze_0_0'
  Output files are located in 'c:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/HW2_part1.gen/sources_1/bd/hw2_part1/ip/hw2_part1_microblaze_0_0'.
WARNING: [IP_Flow 19-2162] IP 'hw2_part1_dlmb_v10_0' is locked:
* IP definition 'Local Memory Bus (LMB) 1.0 (3.0)' for IP 'hw2_part1_dlmb_v10_0' (customized with software release 2020.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'hw2_part1_dlmb_v10_0.xci'
  Source files are located in 'c:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/HW2_part1.srcs/sources_1/bd/hw2_part1/ip/hw2_part1_dlmb_v10_0'
  Output files are located in 'c:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/HW2_part1.gen/sources_1/bd/hw2_part1/ip/hw2_part1_dlmb_v10_0'.
WARNING: [IP_Flow 19-2162] IP 'hw2_part1_ilmb_v10_0' is locked:
* IP definition 'Local Memory Bus (LMB) 1.0 (3.0)' for IP 'hw2_part1_ilmb_v10_0' (customized with software release 2020.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'hw2_part1_ilmb_v10_0.xci'
  Source files are located in 'c:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/HW2_part1.srcs/sources_1/bd/hw2_part1/ip/hw2_part1_ilmb_v10_0'
  Output files are located in 'c:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/HW2_part1.gen/sources_1/bd/hw2_part1/ip/hw2_part1_ilmb_v10_0'.
WARNING: [IP_Flow 19-2162] IP 'hw2_part1_dlmb_bram_if_cntlr_0' is locked:
* IP definition 'LMB BRAM Controller (4.0)' for IP 'hw2_part1_dlmb_bram_if_cntlr_0' (customized with software release 2020.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'hw2_part1_dlmb_bram_if_cntlr_0.xci'
  Source files are located in 'c:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/HW2_part1.srcs/sources_1/bd/hw2_part1/ip/hw2_part1_dlmb_bram_if_cntlr_0'
  Output files are located in 'c:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/HW2_part1.gen/sources_1/bd/hw2_part1/ip/hw2_part1_dlmb_bram_if_cntlr_0'.
WARNING: [IP_Flow 19-2162] IP 'hw2_part1_ilmb_bram_if_cntlr_0' is locked:
* IP definition 'LMB BRAM Controller (4.0)' for IP 'hw2_part1_ilmb_bram_if_cntlr_0' (customized with software release 2020.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'hw2_part1_ilmb_bram_if_cntlr_0.xci'
  Source files are located in 'c:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/HW2_part1.srcs/sources_1/bd/hw2_part1/ip/hw2_part1_ilmb_bram_if_cntlr_0'
  Output files are located in 'c:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/HW2_part1.gen/sources_1/bd/hw2_part1/ip/hw2_part1_ilmb_bram_if_cntlr_0'.
WARNING: [IP_Flow 19-2162] IP 'hw2_part1_lmb_bram_0' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'hw2_part1_lmb_bram_0' (customized with software release 2020.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'hw2_part1_lmb_bram_0.xci'
  Source files are located in 'c:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/HW2_part1.srcs/sources_1/bd/hw2_part1/ip/hw2_part1_lmb_bram_0'
  Output files are located in 'c:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/HW2_part1.gen/sources_1/bd/hw2_part1/ip/hw2_part1_lmb_bram_0'.
WARNING: [IP_Flow 19-2162] IP 'hw2_part1_mdm_1_0' is locked:
* IP definition 'MicroBlaze Debug Module (MDM) (3.2)' for IP 'hw2_part1_mdm_1_0' (customized with software release 2020.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'hw2_part1_mdm_1_0.xci'
  Source files are located in 'c:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/HW2_part1.srcs/sources_1/bd/hw2_part1/ip/hw2_part1_mdm_1_0'
  Output files are located in 'c:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/HW2_part1.gen/sources_1/bd/hw2_part1/ip/hw2_part1_mdm_1_0'.
WARNING: [IP_Flow 19-2162] IP 'hw2_part1_rst_clk_wiz_0_100M_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:basys3:part0:1.1' used to customize the IP 'hw2_part1_rst_clk_wiz_0_100M_0' do not match.
INFO: [BD 41-2710] Migrated 'hw2_part1_rst_clk_wiz_0_100M_0.xci'
  Source files are located in 'c:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/HW2_part1.srcs/sources_1/bd/hw2_part1/ip/hw2_part1_rst_clk_wiz_0_100M_0'
  Output files are located in 'c:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/HW2_part1.gen/sources_1/bd/hw2_part1/ip/hw2_part1_rst_clk_wiz_0_100M_0'.
WARNING: [IP_Flow 19-2162] IP 'hw2_part1_axi_uartlite_0_0' is locked:
* IP definition 'AXI Uartlite (2.0)' for IP 'hw2_part1_axi_uartlite_0_0' (customized with software release 2020.1) has a different revision in the IP Catalog. * This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:basys3:part0:1.1' used to customize the IP 'hw2_part1_axi_uartlite_0_0' do not match.
INFO: [BD 41-2710] Migrated 'hw2_part1_axi_uartlite_0_0.xci'
  Source files are located in 'c:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/HW2_part1.srcs/sources_1/bd/hw2_part1/ip/hw2_part1_axi_uartlite_0_0'
  Output files are located in 'c:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/HW2_part1.gen/sources_1/bd/hw2_part1/ip/hw2_part1_axi_uartlite_0_0'.
WARNING: [IP_Flow 19-2162] IP 'hw2_part1_microblaze_0_axi_periph_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'hw2_part1_microblaze_0_axi_periph_0' (customized with software release 2020.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'hw2_part1_microblaze_0_axi_periph_0.xci'
  Source files are located in 'c:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/HW2_part1.srcs/sources_1/bd/hw2_part1/ip/hw2_part1_microblaze_0_axi_periph_0'
  Output files are located in 'c:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/HW2_part1.gen/sources_1/bd/hw2_part1/ip/hw2_part1_microblaze_0_axi_periph_0'.
update_compile_order -fileset sources_1
open_bd_design {c:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/HW2_part1.srcs/sources_1/bd/hw2_part1/hw2_part1.bd}
Reading block design file <c:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/HW2_part1.srcs/sources_1/bd/hw2_part1/hw2_part1.bd>...
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Successfully read diagram <hw2_part1> from block design file <c:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/HW2_part1.srcs/sources_1/bd/hw2_part1/hw2_part1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1105.953 ; gain = 29.430
validate_bd_design -force
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
hw2_part1_lmb_bram_0
hw2_part1_clk_wiz_0_0
hw2_part1_microblaze_0_0
hw2_part1_rst_clk_wiz_0_100M_0
hw2_part1_dlmb_v10_0
hw2_part1_ilmb_v10_0
hw2_part1_mdm_1_0
hw2_part1_dlmb_bram_if_cntlr_0
hw2_part1_ilmb_bram_if_cntlr_0
hw2_part1_axi_uartlite_0_0
hw2_part1_microblaze_0_axi_periph_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 23 13:07:14 2023...
