<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>axi_lite_spi_master</title><link rel="stylesheet" type="text/css" href="../../styles/main.css" /><script type="text/javascript" src="../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="Topic94"></a><div class="CTopic TModule LSystemVerilog first">
 <div class="CTitle">axi_lite_spi_master</div>
 <div id="NDPrototype94" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/8/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/8/2"><span class="SHKeyword">module</span> axi_lite_spi_master #(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">ADDRESS_WIDTH</div><div class="PDefaultValueSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">32</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">BUS_WIDTH</div><div class="PDefaultValueSeparator" data-WideGridArea="2/4/3/5" data-NarrowGridArea="3/3/4/4" style="grid-area:2/4/3/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="2/5/3/6" data-NarrowGridArea="3/4/4/5" style="grid-area:2/5/3/6"><span class="SHNumber">4</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">CLOCK_SPEED</div><div class="PDefaultValueSeparator" data-WideGridArea="3/4/4/5" data-NarrowGridArea="4/3/5/4" style="grid-area:3/4/4/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="3/5/4/6" data-NarrowGridArea="4/4/5/5" style="grid-area:3/5/4/6"><span class="SHNumber">100000000</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="4/2/5/3" data-NarrowGridArea="5/1/6/2" style="grid-area:4/2/5/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4">SELECT_WIDTH</div><div class="PDefaultValueSeparator" data-WideGridArea="4/4/5/5" data-NarrowGridArea="5/3/6/4" style="grid-area:4/4/5/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="4/5/5/6" data-NarrowGridArea="5/4/6/5" style="grid-area:4/5/5/6"><span class="SHNumber">16</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="5/2/6/3" data-NarrowGridArea="6/1/7/2" style="grid-area:5/2/6/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="5/3/6/4" data-NarrowGridArea="6/2/7/3" style="grid-area:5/3/6/4">DEFAULT_RATE_DIV</div><div class="PDefaultValueSeparator" data-WideGridArea="5/4/6/5" data-NarrowGridArea="6/3/7/4" style="grid-area:5/4/6/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="5/5/6/6" data-NarrowGridArea="6/4/7/5" style="grid-area:5/5/6/6"><span class="SHNumber">0</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="6/2/7/3" data-NarrowGridArea="7/1/8/2" style="grid-area:6/2/7/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="6/3/7/4" data-NarrowGridArea="7/2/8/3" style="grid-area:6/3/7/4">DEFAULT_CPOL</div><div class="PDefaultValueSeparator" data-WideGridArea="6/4/7/5" data-NarrowGridArea="7/3/8/4" style="grid-area:6/4/7/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="6/5/7/6" data-NarrowGridArea="7/4/8/5" style="grid-area:6/5/7/6"><span class="SHNumber">0</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="7/2/8/3" data-NarrowGridArea="8/1/9/2" style="grid-area:7/2/8/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="7/3/8/4" data-NarrowGridArea="8/2/9/3" style="grid-area:7/3/8/4">DEFAULT_CPHA</div><div class="PDefaultValueSeparator" data-WideGridArea="7/4/8/5" data-NarrowGridArea="8/3/9/4" style="grid-area:7/4/8/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="7/5/8/6" data-NarrowGridArea="8/4/9/5" style="grid-area:7/5/8/6"><span class="SHNumber">0</span></div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="7/6/8/7" data-NarrowGridArea="9/1/10/6" style="grid-area:7/6/8/7">) ( <span class="SHKeyword">input</span> aclk, <span class="SHKeyword">input</span> arstn, <span class="SHKeyword">input</span> s_axi_awvalid, <span class="SHKeyword">input</span> [ADDRESS_WIDTH-<span class="SHNumber">1</span>:<span class="SHNumber">0</span>] s_axi_awaddr, <span class="SHKeyword">input</span> [ <span class="SHNumber">2</span>:<span class="SHNumber">0</span>] s_axi_awprot, <span class="SHKeyword">output</span> s_axi_awready, <span class="SHKeyword">input</span> s_axi_wvalid, <span class="SHKeyword">input</span> [(BUS_WIDTH*<span class="SHNumber">8</span>)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>] s_axi_wdata, <span class="SHKeyword">input</span> [ <span class="SHNumber">3</span>:<span class="SHNumber">0</span>] s_axi_wstrb, <span class="SHKeyword">output</span> s_axi_wready, <span class="SHKeyword">output</span> s_axi_bvalid, <span class="SHKeyword">output</span> [ <span class="SHNumber">1</span>:<span class="SHNumber">0</span>] s_axi_bresp, <span class="SHKeyword">input</span> s_axi_bready, <span class="SHKeyword">input</span> s_axi_arvalid, <span class="SHKeyword">input</span> [ADDRESS_WIDTH-<span class="SHNumber">1</span>:<span class="SHNumber">0</span>] s_axi_araddr, <span class="SHKeyword">input</span> [ <span class="SHNumber">2</span>:<span class="SHNumber">0</span>] s_axi_arprot, <span class="SHKeyword">output</span> s_axi_arready, <span class="SHKeyword">output</span> s_axi_rvalid, <span class="SHKeyword">output</span> [(BUS_WIDTH*<span class="SHNumber">8</span>)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>] s_axi_rdata, <span class="SHKeyword">output</span> [ <span class="SHNumber">1</span>:<span class="SHNumber">0</span>] s_axi_rresp, <span class="SHKeyword">input</span> s_axi_rready, <span class="SHKeyword">output</span> irq, <span class="SHKeyword">output</span> sclk, <span class="SHKeyword">output</span> mosi, <span class="SHKeyword">input</span> miso, <span class="SHKeyword">output</span> [SELECT_WIDTH-<span class="SHNumber">1</span>:<span class="SHNumber">0</span>] ss_n )</div></div></div></div>
 <div class="CBody"><p>AXI Lite based SPI Master device.</p><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">ADDRESS_WIDTH<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Width of the uP address port, max 32 bit.</p></td></tr><tr><td class="CDLEntry">BUS_WIDTH<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Width of the uP bus data port(can not be less than 2 bytes, max tested is 4).</p></td></tr><tr><td class="CDLEntry">CLOCK_SPEED<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>This is the aclk frequency in Hz, this is the the frequency used for the bus and is divided by the rate.</p></td></tr><tr><td class="CDLEntry">SELECT_WIDTH<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Bit width of the slave select, defaults to 16 to match altera spi ip.</p></td></tr><tr><td class="CDLEntry">DEFAULT_RATE_DIV<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Default divider value of the main clock to use for the spi data output clock rate. 0 is 2 (2^(X+1) X is the DEFAULT_RATE_DIV)</p></td></tr><tr><td class="CDLEntry">DEFAULT_CPOL<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Default clock polarity for the core (0 or 1).</p></td></tr><tr><td class="CDLEntry">DEFAULT_CPHA<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Default clock phase for the core (0 or 1).</p></td></tr></table><div class="CHeading">Ports</div><table class="CDefinitionList"><tr><td class="CDLEntry">aclk</td><td class="CDLDefinition"><p>Clock for all devices in the core</p></td></tr><tr><td class="CDLEntry">arstn</td><td class="CDLDefinition"><p>Negative reset</p></td></tr><tr><td class="CDLEntry">s_axi_awvalid</td><td class="CDLDefinition"><p>Axi Lite aw valid</p></td></tr><tr><td class="CDLEntry">s_axi_awaddr</td><td class="CDLDefinition"><p>Axi Lite aw addr</p></td></tr><tr><td class="CDLEntry">s_axi_awprot</td><td class="CDLDefinition"><p>Axi Lite aw prot</p></td></tr><tr><td class="CDLEntry">s_axi_awready</td><td class="CDLDefinition"><p>Axi Lite aw ready</p></td></tr><tr><td class="CDLEntry">s_axi_wvalid</td><td class="CDLDefinition"><p>Axi Lite w valid</p></td></tr><tr><td class="CDLEntry">s_axi_wdata</td><td class="CDLDefinition"><p>Axi Lite w data</p></td></tr><tr><td class="CDLEntry">s_axi_wstrb</td><td class="CDLDefinition"><p>Axi Lite w strb</p></td></tr><tr><td class="CDLEntry">s_axi_wready</td><td class="CDLDefinition"><p>Axi Lite w ready</p></td></tr><tr><td class="CDLEntry">s_axi_bvalid</td><td class="CDLDefinition"><p>Axi Lite b valid</p></td></tr><tr><td class="CDLEntry">s_axi_bresp</td><td class="CDLDefinition"><p>Axi Lite b resp</p></td></tr><tr><td class="CDLEntry">s_axi_bready</td><td class="CDLDefinition"><p>Axi Lite b ready</p></td></tr><tr><td class="CDLEntry">s_axi_arvalid</td><td class="CDLDefinition"><p>Axi Lite ar valid</p></td></tr><tr><td class="CDLEntry">s_axi_araddr</td><td class="CDLDefinition"><p>Axi Lite ar addr</p></td></tr><tr><td class="CDLEntry">s_axi_arprot</td><td class="CDLDefinition"><p>Axi Lite ar prot</p></td></tr><tr><td class="CDLEntry">s_axi_arready</td><td class="CDLDefinition"><p>Axi Lite ar ready</p></td></tr><tr><td class="CDLEntry">s_axi_rvalid</td><td class="CDLDefinition"><p>Axi Lite r valid</p></td></tr><tr><td class="CDLEntry">s_axi_rdata</td><td class="CDLDefinition"><p>Axi Lite r data</p></td></tr><tr><td class="CDLEntry">s_axi_rresp</td><td class="CDLDefinition"><p>Axi Lite r resp</p></td></tr><tr><td class="CDLEntry">s_axi_rready</td><td class="CDLDefinition"><p>Axi Lite r ready</p></td></tr><tr><td class="CDLEntry">irq</td><td class="CDLDefinition"><p>Interrupt when data is received</p></td></tr><tr><td class="CDLEntry">sclk</td><td class="CDLDefinition"><p>spi clock, should only drive output pins to devices.</p></td></tr><tr><td class="CDLEntry">mosi</td><td class="CDLDefinition"><p>transmit for master output</p></td></tr><tr><td class="CDLEntry">miso</td><td class="CDLDefinition"><p>receive for master input</p></td></tr><tr><td class="CDLEntry">ss_n</td><td class="CDLDefinition"><p>slave select output</p></td></tr></table></div>
</div>

<a name="up_rreq"></a><a name="Topic95"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_rreq</div>
 <div id="NDPrototype95" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">wire</span> up_rreq</div></div>
 <div class="CBody"><p>uP read bus request</p></div>
</div>

<a name="up_rack"></a><a name="Topic96"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_rack</div>
 <div id="NDPrototype96" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">wire</span> up_rack</div></div>
 <div class="CBody"><p>uP read bus acknowledge</p></div>
</div>

<a name="up_raddr"></a><a name="Topic97"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_raddr</div>
 <div id="NDPrototype97" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="5" data-NarrowColumnCount="4"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/5" style="grid-area:1/1/2/2"><span class="SHKeyword">wire</span> [ADDRESS_WIDTH-(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">BUS_WIDTH</div><div class="PSymbols" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">/</div><div class="PName InLastParameterColumn" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5"><span class="SHNumber">2</span></div><div class="PAfterParameters" data-WideGridArea="1/5/2/6" data-NarrowGridArea="3/1/4/5" style="grid-area:1/5/2/6">)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>] up_raddr</div></div></div></div>
 <div class="CBody"><p>uP read bus address</p></div>
</div>

<a name="up_rdata"></a><a name="Topic98"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_rdata</div>
 <div id="NDPrototype98" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">wire</span> [<span class="SHNumber">31</span>:<span class="SHNumber">0</span>] up_rdata</div></div>
 <div class="CBody"><p>uP read bus request</p></div>
</div>

<a name="up_wreq"></a><a name="Topic99"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_wreq</div>
 <div id="NDPrototype99" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">wire</span> up_wreq</div></div>
 <div class="CBody"><p>uP write bus request</p></div>
</div>

<a name="up_wack"></a><a name="Topic100"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_wack</div>
 <div id="NDPrototype100" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">wire</span> up_wack</div></div>
 <div class="CBody"><p>uP write bus acknowledge</p></div>
</div>

<a name="up_waddr"></a><a name="Topic101"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_waddr</div>
 <div id="NDPrototype101" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="5" data-NarrowColumnCount="4"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/5" style="grid-area:1/1/2/2"><span class="SHKeyword">wire</span> [ADDRESS_WIDTH-(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">BUS_WIDTH</div><div class="PSymbols" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">/</div><div class="PName InLastParameterColumn" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5"><span class="SHNumber">2</span></div><div class="PAfterParameters" data-WideGridArea="1/5/2/6" data-NarrowGridArea="3/1/4/5" style="grid-area:1/5/2/6">)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>] up_waddr</div></div></div></div>
 <div class="CBody"><p>uP write bus address</p></div>
</div>

<a name="up_wdata"></a><a name="Topic102"></a><div class="CTopic TVariable LSystemVerilog last">
 <div class="CTitle">up_wdata</div>
 <div id="NDPrototype102" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">wire</span> [<span class="SHNumber">31</span>:<span class="SHNumber">0</span>] up_wdata</div></div>
 <div class="CBody"><p>uP write bus data</p></div>
</div>

</body></html>