# do LogicalStep_Lab1.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:00:30 on Jan 17,2024
# vlog -work work LogicalStep_Lab1_top.vo 
# -- Compiling module LogicalStep_Lab1_top
# 
# Top level modules:
# 	LogicalStep_Lab1_top
# End time: 10:00:30 on Jan 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:00:30 on Jan 17,2024
# vlog -work work Waveform.vwf.vt 
# -- Compiling module LogicalStep_Lab1_top_vlg_vec_tst
# 
# Top level modules:
# 	LogicalStep_Lab1_top_vlg_vec_tst
# End time: 10:00:30 on Jan 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.LogicalStep_Lab1_top_vlg_vec_tst 
# Start time: 10:00:30 on Jan 17,2024
# Loading work.LogicalStep_Lab1_top_vlg_vec_tst
# Loading work.LogicalStep_Lab1_top
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# after#23
# ** Note: $finish    : Waveform.vwf.vt(46)
#    Time: 1 us  Iteration: 0  Instance: /LogicalStep_Lab1_top_vlg_vec_tst
# End time: 10:00:31 on Jan 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
