{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698839920291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698839920291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 19:58:40 2023 " "Processing started: Wed Nov 01 19:58:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698839920291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698839920291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp02_lxy -c exp02_lxy " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp02_lxy -c exp02_lxy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698839920291 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "12 12 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1698839920433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp02_lxy.v 1 1 " "Found 1 design units, including 1 entities, in source file exp02_lxy.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp02_lxy " "Found entity 1: exp02_lxy" {  } { { "exp02_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp02_lxy/exp02_lxy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698839920457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698839920457 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "decoder3_8.v " "Can't analyze file -- file decoder3_8.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1698839920458 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "decoder4_7.v " "Can't analyze file -- file decoder4_7.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1698839920460 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "latch_unit.v " "Can't analyze file -- file latch_unit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1698839920461 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "decoder3_8_tb.v " "Can't analyze file -- file decoder3_8_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1698839920463 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "state.v " "Can't analyze file -- file state.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1698839920464 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp02_lxy " "Elaborating entity \"exp02_lxy\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698839920473 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_47_lxy.v 1 1 " "Using design file decoder_47_lxy.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_47_lxy " "Found entity 1: decoder_47_lxy" {  } { { "decoder_47_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp02_lxy/decoder_47_lxy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698839920483 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1698839920483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_47_lxy decoder_47_lxy:decoder_47_inst " "Elaborating entity \"decoder_47_lxy\" for hierarchy \"decoder_47_lxy:decoder_47_inst\"" {  } { { "exp02_lxy.v" "decoder_47_inst" { Text "C:/Users/Administrator/Desktop/exp02_lxy/exp02_lxy.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698839920483 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_38_lxy.v 1 1 " "Using design file decoder_38_lxy.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_38_lxy " "Found entity 1: decoder_38_lxy" {  } { { "decoder_38_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp02_lxy/decoder_38_lxy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698839920490 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1698839920490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_38_lxy decoder_38_lxy:decoder_38_lxy_inst " "Elaborating entity \"decoder_38_lxy\" for hierarchy \"decoder_38_lxy:decoder_38_lxy_inst\"" {  } { { "exp02_lxy.v" "decoder_38_lxy_inst" { Text "C:/Users/Administrator/Desktop/exp02_lxy/exp02_lxy.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698839920491 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_unit_lxy.v 1 1 " "Using design file d_unit_lxy.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 D_unit_lxy " "Found entity 1: D_unit_lxy" {  } { { "d_unit_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp02_lxy/d_unit_lxy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698839920498 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1698839920498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_unit_lxy decoder_38_lxy:decoder_38_lxy_inst\|D_unit_lxy:D_unit_lxy_inst_0 " "Elaborating entity \"D_unit_lxy\" for hierarchy \"decoder_38_lxy:decoder_38_lxy_inst\|D_unit_lxy:D_unit_lxy_inst_0\"" {  } { { "decoder_38_lxy.v" "D_unit_lxy_inst_0" { Text "C:/Users/Administrator/Desktop/exp02_lxy/decoder_38_lxy.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698839920498 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out d_unit_lxy.v(9) " "Verilog HDL Always Construct warning at d_unit_lxy.v(9): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "d_unit_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp02_lxy/d_unit_lxy.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1698839920498 "|exp02_lxy|decoder_38_lxy:decoder_38_lxy_inst|D_unit_lxy:D_unit_lxy_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] d_unit_lxy.v(9) " "Inferred latch for \"data_out\[0\]\" at d_unit_lxy.v(9)" {  } { { "d_unit_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp02_lxy/d_unit_lxy.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698839920498 "|exp02_lxy|decoder_38_lxy:decoder_38_lxy_inst|D_unit_lxy:D_unit_lxy_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] d_unit_lxy.v(9) " "Inferred latch for \"data_out\[1\]\" at d_unit_lxy.v(9)" {  } { { "d_unit_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp02_lxy/d_unit_lxy.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698839920498 "|exp02_lxy|decoder_38_lxy:decoder_38_lxy_inst|D_unit_lxy:D_unit_lxy_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] d_unit_lxy.v(9) " "Inferred latch for \"data_out\[2\]\" at d_unit_lxy.v(9)" {  } { { "d_unit_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp02_lxy/d_unit_lxy.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698839920498 "|exp02_lxy|decoder_38_lxy:decoder_38_lxy_inst|D_unit_lxy:D_unit_lxy_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] d_unit_lxy.v(9) " "Inferred latch for \"data_out\[3\]\" at d_unit_lxy.v(9)" {  } { { "d_unit_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp02_lxy/d_unit_lxy.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698839920498 "|exp02_lxy|decoder_38_lxy:decoder_38_lxy_inst|D_unit_lxy:D_unit_lxy_inst_0"}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "13 state_lxy.v(5) " "Verilog HDL Expression warning at state_lxy.v(5): truncated literal to match 13 bits" {  } { { "state_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp02_lxy/state_lxy.v" 5 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1698839920498 ""}
{ "Warning" "WSGN_SEARCH_FILE" "state_lxy.v 1 1 " "Using design file state_lxy.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 state_lxy " "Found entity 1: state_lxy" {  } { { "state_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp02_lxy/state_lxy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698839920498 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1698839920498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_lxy state_lxy:state_inst " "Elaborating entity \"state_lxy\" for hierarchy \"state_lxy:state_inst\"" {  } { { "exp02_lxy.v" "state_inst" { Text "C:/Users/Administrator/Desktop/exp02_lxy/exp02_lxy.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698839920498 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 state_lxy.v(9) " "Verilog HDL assignment warning at state_lxy.v(9): truncated value with size 32 to match size of target (13)" {  } { { "state_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp02_lxy/state_lxy.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698839920498 "|exp02_lxy|state_lxy:state_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 state_lxy.v(17) " "Verilog HDL assignment warning at state_lxy.v(17): truncated value with size 32 to match size of target (3)" {  } { { "state_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp02_lxy/state_lxy.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698839920498 "|exp02_lxy|state_lxy:state_inst"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1698839920795 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1698839920936 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698839920936 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114 " "Implemented 114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698839920951 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698839920951 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1698839920951 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698839920951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698839920951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 19:58:40 2023 " "Processing ended: Wed Nov 01 19:58:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698839920951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698839920951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698839920951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698839920951 ""}
