module TopModule (
  output reg zero
);

always @(posedge clk)
begin
  zero <= 0;
end

endmodule