ISim log file
Running: /home/mforever78/Share/Xilinx/SimpleOS/test_top_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/mforever78/Share/Xilinx/SimpleOS/test_top_isim_beh.wdb 
INFO: There is another simulation running in the same directory. Using database file name isim1.wdb.
ISim P.20131013 (signature 0xfbc00daa)
This is a Full version of ISim.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 138.  For instance uut/intercon/, width 8 of formal port slave_STB is not equal to width 17 of actual signal slave_STB.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 138.  For instance uut/intercon/, width 8 of formal port slave_ACK is not equal to width 17 of actual signal slave_ACK.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 141.  For instance uut/intercon/, width 256 of formal port slave_DAT_I is not equal to width 512 of actual signal slave_DAT_O.
WARNING: For instance uut/U3/, width 20 of formal port r_addra is not equal to width 30 of actual.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 140.  For instance uut/U3/, width 48 of formal port r_dina is not equal to width 32 of actual signal slave_DAT_I.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 145.  For instance uut/U3/, width 48 of formal port r_douta is not equal to width 32 of actual signal Ram_DAT_O.
WARNING: For instance uut/U3/, width 20 of formal port v_addra is not equal to width 30 of actual.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 140.  For instance uut/U3/, width 48 of formal port v_dina is not equal to width 32 of actual signal slave_DAT_I.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 145.  For instance uut/U3/, width 48 of formal port v_douta is not equal to width 32 of actual signal VRam_DAT_O.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 135.  For instance uut/display_select/, width 32 of formal port data3 is not equal to width 6 of actual signal CPU_state.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 281.  For instance uut/display_select/, width 32 of formal port data6 is not equal to width 9 of actual signal manual_disk_addr.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on MMCME2_ADV instance test_top.uut.timer.mmcm_adv_inst are not same.
INFO: There is another simulation running in the same directory. Using database file name isim1.wdb.
ISim P.20131013 (signature 0xfbc00daa)
This is a Full version of ISim.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 138.  For instance uut/intercon/, width 8 of formal port slave_STB is not equal to width 17 of actual signal slave_STB.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 138.  For instance uut/intercon/, width 8 of formal port slave_ACK is not equal to width 17 of actual signal slave_ACK.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 141.  For instance uut/intercon/, width 256 of formal port slave_DAT_I is not equal to width 512 of actual signal slave_DAT_O.
WARNING: For instance uut/U3/, width 20 of formal port r_addra is not equal to width 30 of actual.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 140.  For instance uut/U3/, width 48 of formal port r_dina is not equal to width 32 of actual signal slave_DAT_I.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 145.  For instance uut/U3/, width 48 of formal port r_douta is not equal to width 32 of actual signal Ram_DAT_O.
WARNING: For instance uut/U3/, width 20 of formal port v_addra is not equal to width 30 of actual.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 140.  For instance uut/U3/, width 48 of formal port v_dina is not equal to width 32 of actual signal slave_DAT_I.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 145.  For instance uut/U3/, width 48 of formal port v_douta is not equal to width 32 of actual signal VRam_DAT_O.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 135.  For instance uut/display_select/, width 32 of formal port data3 is not equal to width 6 of actual signal CPU_state.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 281.  For instance uut/display_select/, width 32 of formal port data6 is not equal to width 9 of actual signal manual_disk_addr.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on MMCME2_ADV instance test_top.uut.timer.mmcm_adv_inst are not same.
INFO: There is another simulation running in the same directory. Using database file name isim1.wdb.
ISim P.20131013 (signature 0xfbc00daa)
This is a Full version of ISim.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 138.  For instance uut/intercon/, width 8 of formal port slave_STB is not equal to width 17 of actual signal slave_STB.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 138.  For instance uut/intercon/, width 8 of formal port slave_ACK is not equal to width 17 of actual signal slave_ACK.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 141.  For instance uut/intercon/, width 256 of formal port slave_DAT_I is not equal to width 512 of actual signal slave_DAT_O.
WARNING: For instance uut/U3/, width 20 of formal port r_addra is not equal to width 30 of actual.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 140.  For instance uut/U3/, width 48 of formal port r_dina is not equal to width 32 of actual signal slave_DAT_I.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 145.  For instance uut/U3/, width 48 of formal port r_douta is not equal to width 32 of actual signal Ram_DAT_O.
WARNING: For instance uut/U3/, width 20 of formal port v_addra is not equal to width 30 of actual.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 140.  For instance uut/U3/, width 48 of formal port v_dina is not equal to width 32 of actual signal slave_DAT_I.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 145.  For instance uut/U3/, width 48 of formal port v_douta is not equal to width 32 of actual signal VRam_DAT_O.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 135.  For instance uut/display_select/, width 32 of formal port data3 is not equal to width 6 of actual signal CPU_state.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 281.  For instance uut/display_select/, width 32 of formal port data6 is not equal to width 9 of actual signal manual_disk_addr.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on MMCME2_ADV instance test_top.uut.timer.mmcm_adv_inst are not same.
# run 10.00us
INFO: There is another simulation running in the same directory. Using database file name isim1.wdb.
ISim P.20131013 (signature 0xfbc00daa)
This is a Full version of ISim.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 138.  For instance uut/intercon/, width 8 of formal port slave_STB is not equal to width 17 of actual signal slave_STB.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 138.  For instance uut/intercon/, width 8 of formal port slave_ACK is not equal to width 17 of actual signal slave_ACK.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 141.  For instance uut/intercon/, width 256 of formal port slave_DAT_I is not equal to width 512 of actual signal slave_DAT_O.
WARNING: For instance uut/U3/, width 20 of formal port r_addra is not equal to width 30 of actual.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 140.  For instance uut/U3/, width 48 of formal port r_dina is not equal to width 32 of actual signal slave_DAT_I.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 145.  For instance uut/U3/, width 48 of formal port r_douta is not equal to width 32 of actual signal Ram_DAT_O.
WARNING: For instance uut/U3/, width 20 of formal port v_addra is not equal to width 30 of actual.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 140.  For instance uut/U3/, width 48 of formal port v_dina is not equal to width 32 of actual signal slave_DAT_I.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 145.  For instance uut/U3/, width 48 of formal port v_douta is not equal to width 32 of actual signal VRam_DAT_O.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 135.  For instance uut/display_select/, width 32 of formal port data3 is not equal to width 6 of actual signal CPU_state.
WARNING: File "/home/mforever78/Share/Xilinx/SimpleOS/src/SimpleOS.v" Line 281.  For instance uut/display_select/, width 32 of formal port data6 is not equal to width 9 of actual signal manual_disk_addr.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on MMCME2_ADV instance test_top.uut.timer.mmcm_adv_inst are not same.
# run 10.00us
