{
  "myhdl.conversion": {
    "__set__": true,
    "elements": [
      "myhdl"
    ]
  },
  "myhdl.conversion._VHDLNameValidation": {
    "__set__": true,
    "elements": [
      "myhdl"
    ]
  },
  "myhdl.conversion._analyze": {
    "__set__": true,
    "elements": [
      "myhdl"
    ]
  },
  "myhdl.conversion._misc": {
    "__set__": true,
    "elements": [
      "myhdl"
    ]
  },
  "myhdl.conversion._toVHDL": {
    "__set__": true,
    "elements": [
      "myhdl"
    ]
  },
  "myhdl.conversion._toVHDLPackage": {
    "__set__": true,
    "elements": [
      "myhdl"
    ]
  },
  "myhdl.conversion._toVerilog": {
    "__set__": true,
    "elements": [
      "myhdl"
    ]
  },
  "myhdl.conversion._toVerilog_ansi": {
    "__set__": true,
    "elements": [
      "myhdl"
    ]
  },
  "myhdl.conversion._verify": {
    "__set__": true,
    "elements": [
      "myhdl"
    ]
  }
}