ARM GAS  /tmp/ccleJedg.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f4xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f4xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f4xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccleJedg.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 70 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 70 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 70 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
ARM GAS  /tmp/ccleJedg.s 			page 3


  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 70 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 70 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 71 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 71 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 71 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 71 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 71 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 78 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE130:
  84              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_RTC_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  90              		.fpu fpv4-sp-d16
  92              	HAL_RTC_MspInit:
  93              	.LVL0:
  94              	.LFB131:
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  /tmp/ccleJedg.s 			page 4


  81:Core/Src/stm32f4xx_hal_msp.c **** * @brief RTC MSP Initialization
  82:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
  84:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f4xx_hal_msp.c **** */
  86:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
  87:Core/Src/stm32f4xx_hal_msp.c **** {
  95              		.loc 1 87 1 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 0
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		@ link register save eliminated.
  88:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 100              		.loc 1 88 3 view .LVU15
 101              		.loc 1 88 10 is_stmt 0 view .LVU16
 102 0000 0268     		ldr	r2, [r0]
 103              		.loc 1 88 5 view .LVU17
 104 0002 044B     		ldr	r3, .L8
 105 0004 9A42     		cmp	r2, r3
 106 0006 00D0     		beq	.L7
 107              	.L5:
  89:Core/Src/stm32f4xx_hal_msp.c ****   {
  90:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
  91:Core/Src/stm32f4xx_hal_msp.c **** 
  92:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
  95:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
  96:Core/Src/stm32f4xx_hal_msp.c **** 
  97:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
  98:Core/Src/stm32f4xx_hal_msp.c ****   }
  99:Core/Src/stm32f4xx_hal_msp.c **** 
 100:Core/Src/stm32f4xx_hal_msp.c **** }
 108              		.loc 1 100 1 view .LVU18
 109 0008 7047     		bx	lr
 110              	.L7:
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 111              		.loc 1 94 5 is_stmt 1 view .LVU19
 112 000a 034B     		ldr	r3, .L8+4
 113 000c 0122     		movs	r2, #1
 114 000e C3F83C2E 		str	r2, [r3, #3644]
 115              		.loc 1 100 1 is_stmt 0 view .LVU20
 116 0012 F9E7     		b	.L5
 117              	.L9:
 118              		.align	2
 119              	.L8:
 120 0014 00280040 		.word	1073752064
 121 0018 00004742 		.word	1111949312
 122              		.cfi_endproc
 123              	.LFE131:
 125              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 126              		.align	1
 127              		.global	HAL_RTC_MspDeInit
 128              		.syntax unified
 129              		.thumb
 130              		.thumb_func
 131              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccleJedg.s 			page 5


 133              	HAL_RTC_MspDeInit:
 134              	.LVL1:
 135              	.LFB132:
 101:Core/Src/stm32f4xx_hal_msp.c **** 
 102:Core/Src/stm32f4xx_hal_msp.c **** /**
 103:Core/Src/stm32f4xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 104:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 105:Core/Src/stm32f4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 106:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 107:Core/Src/stm32f4xx_hal_msp.c **** */
 108:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 109:Core/Src/stm32f4xx_hal_msp.c **** {
 136              		.loc 1 109 1 is_stmt 1 view -0
 137              		.cfi_startproc
 138              		@ args = 0, pretend = 0, frame = 0
 139              		@ frame_needed = 0, uses_anonymous_args = 0
 140              		@ link register save eliminated.
 110:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 141              		.loc 1 110 3 view .LVU22
 142              		.loc 1 110 10 is_stmt 0 view .LVU23
 143 0000 0268     		ldr	r2, [r0]
 144              		.loc 1 110 5 view .LVU24
 145 0002 044B     		ldr	r3, .L13
 146 0004 9A42     		cmp	r2, r3
 147 0006 00D0     		beq	.L12
 148              	.L10:
 111:Core/Src/stm32f4xx_hal_msp.c ****   {
 112:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 114:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 115:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 116:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 117:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 118:Core/Src/stm32f4xx_hal_msp.c **** 
 119:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 120:Core/Src/stm32f4xx_hal_msp.c ****   }
 121:Core/Src/stm32f4xx_hal_msp.c **** 
 122:Core/Src/stm32f4xx_hal_msp.c **** }
 149              		.loc 1 122 1 view .LVU25
 150 0008 7047     		bx	lr
 151              	.L12:
 116:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 152              		.loc 1 116 5 is_stmt 1 view .LVU26
 153 000a 034B     		ldr	r3, .L13+4
 154 000c 0022     		movs	r2, #0
 155 000e C3F83C2E 		str	r2, [r3, #3644]
 156              		.loc 1 122 1 is_stmt 0 view .LVU27
 157 0012 F9E7     		b	.L10
 158              	.L14:
 159              		.align	2
 160              	.L13:
 161 0014 00280040 		.word	1073752064
 162 0018 00004742 		.word	1111949312
 163              		.cfi_endproc
 164              	.LFE132:
 166              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 167              		.align	1
ARM GAS  /tmp/ccleJedg.s 			page 6


 168              		.global	HAL_SPI_MspInit
 169              		.syntax unified
 170              		.thumb
 171              		.thumb_func
 172              		.fpu fpv4-sp-d16
 174              	HAL_SPI_MspInit:
 175              	.LVL2:
 176              	.LFB133:
 123:Core/Src/stm32f4xx_hal_msp.c **** 
 124:Core/Src/stm32f4xx_hal_msp.c **** /**
 125:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 126:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 127:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 128:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 129:Core/Src/stm32f4xx_hal_msp.c **** */
 130:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 131:Core/Src/stm32f4xx_hal_msp.c **** {
 177              		.loc 1 131 1 is_stmt 1 view -0
 178              		.cfi_startproc
 179              		@ args = 0, pretend = 0, frame = 32
 180              		@ frame_needed = 0, uses_anonymous_args = 0
 181              		.loc 1 131 1 is_stmt 0 view .LVU29
 182 0000 00B5     		push	{lr}
 183              	.LCFI2:
 184              		.cfi_def_cfa_offset 4
 185              		.cfi_offset 14, -4
 186 0002 89B0     		sub	sp, sp, #36
 187              	.LCFI3:
 188              		.cfi_def_cfa_offset 40
 132:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 189              		.loc 1 132 3 is_stmt 1 view .LVU30
 190              		.loc 1 132 20 is_stmt 0 view .LVU31
 191 0004 0023     		movs	r3, #0
 192 0006 0393     		str	r3, [sp, #12]
 193 0008 0493     		str	r3, [sp, #16]
 194 000a 0593     		str	r3, [sp, #20]
 195 000c 0693     		str	r3, [sp, #24]
 196 000e 0793     		str	r3, [sp, #28]
 133:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 197              		.loc 1 133 3 is_stmt 1 view .LVU32
 198              		.loc 1 133 10 is_stmt 0 view .LVU33
 199 0010 0268     		ldr	r2, [r0]
 200              		.loc 1 133 5 view .LVU34
 201 0012 154B     		ldr	r3, .L19
 202 0014 9A42     		cmp	r2, r3
 203 0016 02D0     		beq	.L18
 204              	.LVL3:
 205              	.L15:
 134:Core/Src/stm32f4xx_hal_msp.c ****   {
 135:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 137:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 138:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 139:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 141:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 142:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
ARM GAS  /tmp/ccleJedg.s 			page 7


 143:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> SPI1_NSS
 144:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 145:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 146:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 147:Core/Src/stm32f4xx_hal_msp.c ****     */
 148:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 149:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 150:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 151:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 152:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 153:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 154:Core/Src/stm32f4xx_hal_msp.c **** 
 155:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 157:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 158:Core/Src/stm32f4xx_hal_msp.c ****   }
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 160:Core/Src/stm32f4xx_hal_msp.c **** }
 206              		.loc 1 160 1 view .LVU35
 207 0018 09B0     		add	sp, sp, #36
 208              	.LCFI4:
 209              		.cfi_remember_state
 210              		.cfi_def_cfa_offset 4
 211              		@ sp needed
 212 001a 5DF804FB 		ldr	pc, [sp], #4
 213              	.LVL4:
 214              	.L18:
 215              	.LCFI5:
 216              		.cfi_restore_state
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 217              		.loc 1 139 5 is_stmt 1 view .LVU36
 218              	.LBB4:
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 219              		.loc 1 139 5 view .LVU37
 220 001e 0021     		movs	r1, #0
 221 0020 0191     		str	r1, [sp, #4]
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 222              		.loc 1 139 5 view .LVU38
 223 0022 03F58433 		add	r3, r3, #67584
 224 0026 5A6C     		ldr	r2, [r3, #68]
 225 0028 42F48052 		orr	r2, r2, #4096
 226 002c 5A64     		str	r2, [r3, #68]
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 227              		.loc 1 139 5 view .LVU39
 228 002e 5A6C     		ldr	r2, [r3, #68]
 229 0030 02F48052 		and	r2, r2, #4096
 230 0034 0192     		str	r2, [sp, #4]
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 231              		.loc 1 139 5 view .LVU40
 232 0036 019A     		ldr	r2, [sp, #4]
 233              	.LBE4:
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 234              		.loc 1 139 5 view .LVU41
 141:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 235              		.loc 1 141 5 view .LVU42
 236              	.LBB5:
 141:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
ARM GAS  /tmp/ccleJedg.s 			page 8


 237              		.loc 1 141 5 view .LVU43
 238 0038 0291     		str	r1, [sp, #8]
 141:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 239              		.loc 1 141 5 view .LVU44
 240 003a 1A6B     		ldr	r2, [r3, #48]
 241 003c 42F00102 		orr	r2, r2, #1
 242 0040 1A63     		str	r2, [r3, #48]
 141:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 243              		.loc 1 141 5 view .LVU45
 244 0042 1B6B     		ldr	r3, [r3, #48]
 245 0044 03F00103 		and	r3, r3, #1
 246 0048 0293     		str	r3, [sp, #8]
 141:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 247              		.loc 1 141 5 view .LVU46
 248 004a 029B     		ldr	r3, [sp, #8]
 249              	.LBE5:
 141:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 250              		.loc 1 141 5 view .LVU47
 148:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 251              		.loc 1 148 5 view .LVU48
 148:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 252              		.loc 1 148 25 is_stmt 0 view .LVU49
 253 004c F023     		movs	r3, #240
 254 004e 0393     		str	r3, [sp, #12]
 149:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 255              		.loc 1 149 5 is_stmt 1 view .LVU50
 149:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 256              		.loc 1 149 26 is_stmt 0 view .LVU51
 257 0050 0223     		movs	r3, #2
 258 0052 0493     		str	r3, [sp, #16]
 150:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 259              		.loc 1 150 5 is_stmt 1 view .LVU52
 151:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 260              		.loc 1 151 5 view .LVU53
 151:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 261              		.loc 1 151 27 is_stmt 0 view .LVU54
 262 0054 0323     		movs	r3, #3
 263 0056 0693     		str	r3, [sp, #24]
 152:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 264              		.loc 1 152 5 is_stmt 1 view .LVU55
 152:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 265              		.loc 1 152 31 is_stmt 0 view .LVU56
 266 0058 0523     		movs	r3, #5
 267 005a 0793     		str	r3, [sp, #28]
 153:Core/Src/stm32f4xx_hal_msp.c **** 
 268              		.loc 1 153 5 is_stmt 1 view .LVU57
 269 005c 03A9     		add	r1, sp, #12
 270 005e 0348     		ldr	r0, .L19+4
 271              	.LVL5:
 153:Core/Src/stm32f4xx_hal_msp.c **** 
 272              		.loc 1 153 5 is_stmt 0 view .LVU58
 273 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 274              	.LVL6:
 275              		.loc 1 160 1 view .LVU59
 276 0064 D8E7     		b	.L15
 277              	.L20:
 278 0066 00BF     		.align	2
ARM GAS  /tmp/ccleJedg.s 			page 9


 279              	.L19:
 280 0068 00300140 		.word	1073819648
 281 006c 00000240 		.word	1073872896
 282              		.cfi_endproc
 283              	.LFE133:
 285              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 286              		.align	1
 287              		.global	HAL_SPI_MspDeInit
 288              		.syntax unified
 289              		.thumb
 290              		.thumb_func
 291              		.fpu fpv4-sp-d16
 293              	HAL_SPI_MspDeInit:
 294              	.LVL7:
 295              	.LFB134:
 161:Core/Src/stm32f4xx_hal_msp.c **** 
 162:Core/Src/stm32f4xx_hal_msp.c **** /**
 163:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 164:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 165:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 166:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 167:Core/Src/stm32f4xx_hal_msp.c **** */
 168:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 169:Core/Src/stm32f4xx_hal_msp.c **** {
 296              		.loc 1 169 1 is_stmt 1 view -0
 297              		.cfi_startproc
 298              		@ args = 0, pretend = 0, frame = 0
 299              		@ frame_needed = 0, uses_anonymous_args = 0
 300              		.loc 1 169 1 is_stmt 0 view .LVU61
 301 0000 08B5     		push	{r3, lr}
 302              	.LCFI6:
 303              		.cfi_def_cfa_offset 8
 304              		.cfi_offset 3, -8
 305              		.cfi_offset 14, -4
 170:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 306              		.loc 1 170 3 is_stmt 1 view .LVU62
 307              		.loc 1 170 10 is_stmt 0 view .LVU63
 308 0002 0268     		ldr	r2, [r0]
 309              		.loc 1 170 5 view .LVU64
 310 0004 064B     		ldr	r3, .L25
 311 0006 9A42     		cmp	r2, r3
 312 0008 00D0     		beq	.L24
 313              	.LVL8:
 314              	.L21:
 171:Core/Src/stm32f4xx_hal_msp.c ****   {
 172:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 174:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 175:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 176:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 178:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 179:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> SPI1_NSS
 180:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 181:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 182:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 183:Core/Src/stm32f4xx_hal_msp.c ****     */
ARM GAS  /tmp/ccleJedg.s 			page 10


 184:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 185:Core/Src/stm32f4xx_hal_msp.c **** 
 186:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 187:Core/Src/stm32f4xx_hal_msp.c **** 
 188:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 189:Core/Src/stm32f4xx_hal_msp.c ****   }
 190:Core/Src/stm32f4xx_hal_msp.c **** 
 191:Core/Src/stm32f4xx_hal_msp.c **** }
 315              		.loc 1 191 1 view .LVU65
 316 000a 08BD     		pop	{r3, pc}
 317              	.LVL9:
 318              	.L24:
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 319              		.loc 1 176 5 is_stmt 1 view .LVU66
 320 000c 054A     		ldr	r2, .L25+4
 321 000e 536C     		ldr	r3, [r2, #68]
 322 0010 23F48053 		bic	r3, r3, #4096
 323 0014 5364     		str	r3, [r2, #68]
 184:Core/Src/stm32f4xx_hal_msp.c **** 
 324              		.loc 1 184 5 view .LVU67
 325 0016 F021     		movs	r1, #240
 326 0018 0348     		ldr	r0, .L25+8
 327              	.LVL10:
 184:Core/Src/stm32f4xx_hal_msp.c **** 
 328              		.loc 1 184 5 is_stmt 0 view .LVU68
 329 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 330              	.LVL11:
 331              		.loc 1 191 1 view .LVU69
 332 001e F4E7     		b	.L21
 333              	.L26:
 334              		.align	2
 335              	.L25:
 336 0020 00300140 		.word	1073819648
 337 0024 00380240 		.word	1073887232
 338 0028 00000240 		.word	1073872896
 339              		.cfi_endproc
 340              	.LFE134:
 342              		.text
 343              	.Letext0:
 344              		.file 2 "/home/tatsuya/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_defau
 345              		.file 3 "/home/tatsuya/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_stdint.h"
 346              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 347              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 348              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 349              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 350              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 351              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 352              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
ARM GAS  /tmp/ccleJedg.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/ccleJedg.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccleJedg.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccleJedg.s:80     .text.HAL_MspInit:0000000000000034 $d
     /tmp/ccleJedg.s:85     .text.HAL_RTC_MspInit:0000000000000000 $t
     /tmp/ccleJedg.s:92     .text.HAL_RTC_MspInit:0000000000000000 HAL_RTC_MspInit
     /tmp/ccleJedg.s:120    .text.HAL_RTC_MspInit:0000000000000014 $d
     /tmp/ccleJedg.s:126    .text.HAL_RTC_MspDeInit:0000000000000000 $t
     /tmp/ccleJedg.s:133    .text.HAL_RTC_MspDeInit:0000000000000000 HAL_RTC_MspDeInit
     /tmp/ccleJedg.s:161    .text.HAL_RTC_MspDeInit:0000000000000014 $d
     /tmp/ccleJedg.s:167    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccleJedg.s:174    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccleJedg.s:280    .text.HAL_SPI_MspInit:0000000000000068 $d
     /tmp/ccleJedg.s:286    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccleJedg.s:293    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccleJedg.s:336    .text.HAL_SPI_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
