<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/design/matrix_3x3.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/fifo_line_buffer.idf</data>
            <data>IP</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:0s</data>
            <data>0h:0m:0s</data>
            <data>0h:0m:3s</data>
            <data>140</data>
            <data>WINDOWS 10 x86_64</data>
            <data>Unknown</data>
            <data>31</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="4">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/design/matrix_3x3.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/design/matrix_3x3.v(line number: 2)] Analyzing module matrix_3x3 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buffer.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buffer.v(line number: 18)] Analyzing module ipm2l_fifo_ctrl_v1_1_fifo_line_buffer (library work)</data>
        </row>
        <row>
            <data message="4">[E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buffer.v(line number: 46)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">[E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buffer.v(line number: 48)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">[E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buffer.v(line number: 59)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">[E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buffer.v(line number: 61)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 18)] Analyzing module ipm2l_sdpram_v1_10_fifo_line_buffer (library work)</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 349)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 350)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 353)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 357)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 361)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 365)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 373)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 374)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 377)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 378)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 381)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 382)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 385)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 386)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 389)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 390)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 393)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 394)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 397)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 398)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 401)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 402)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 405)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 406)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 409)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 410)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 413)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 414)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 417)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 418)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 421)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 422)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 425)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 426)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 429)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 430)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 433)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 434)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 437)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 438)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 442)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 443)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 446)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 447)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 451)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 452)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 457)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 458)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 461)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 462)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 465)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 466)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 471)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 472)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_v1_10_fifo_line_buffer.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_v1_10_fifo_line_buffer.v(line number: 19)] Analyzing module ipm2l_fifo_v1_10_fifo_line_buffer (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/fifo_line_buffer.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/fifo_line_buffer.v(line number: 16)] Analyzing module fifo_line_buffer (library work)</data>
        </row>
        <row>
            <data message="4">Module &quot;matrix_3x3&quot; is set as top module.</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/design/matrix_3x3.v(line number: 2)] Elaborating module matrix_3x3</data>
        </row>
        <row>
            <data message="4">Module instance {matrix_3x3} parameter value:
    IMG_WIDTH = 11'b11110000000
    IMG_HEIGHT = 11'b10000111000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/design/matrix_3x3.v(line number: 91)] Elaborating instance u1_fifo_line_buffer</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/fifo_line_buffer.v(line number: 16)] Elaborating module fifo_line_buffer</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/fifo_line_buffer.v(line number: 160)] Elaborating instance U_ipm2l_fifo_fifo_line_buffer</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_v1_10_fifo_line_buffer.v(line number: 19)] Elaborating module ipm2l_fifo_v1_10_fifo_line_buffer</data>
        </row>
        <row>
            <data message="4">Module instance {matrix_3x3/u1_fifo_line_buffer/U_ipm2l_fifo_fifo_line_buffer} parameter value:
    c_CAS_MODE = 36K
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_v1_10_fifo_line_buffer.v(line number: 84)] Elaborating instance U_ipm2l_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 18)] Elaborating module ipm2l_sdpram_v1_10_fifo_line_buffer</data>
        </row>
        <row>
            <data message="4">Module instance {matrix_3x3/u1_fifo_line_buffer/U_ipm2l_fifo_fifo_line_buffer/U_ipm2l_sdpram} parameter value:
    c_CAS_MODE = 36K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 516)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 517)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 538)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 539)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 540)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 670)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 687)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 688)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 689)] Case condition never applies</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 869)] Elaborating instance U_GTP_DRM36K_E1</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance matrix_3x3/u1_fifo_line_buffer/U_ipm2l_fifo_fifo_line_buffer/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance matrix_3x3/u1_fifo_line_buffer/U_ipm2l_fifo_fifo_line_buffer/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[8] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[9] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[10] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[11] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[12] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[13] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[14] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[15] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[16] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[17] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[18] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[19] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[20] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[21] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[22] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[23] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[24] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[25] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[26] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[27] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[28] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[29] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[30] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[31] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[32] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[33] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[34] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[35] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[8] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[9] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[10] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[11] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[12] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[13] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[14] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[15] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[16] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[17] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[18] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[19] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[20] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[21] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[22] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[23] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[24] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[25] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[26] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[27] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[28] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[29] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[30] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[31] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[32] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[33] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[34] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[35] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_v1_10_fifo_line_buffer.v(line number: 109)] Elaborating instance U_ipm2l_fifo_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buffer.v(line number: 18)] Elaborating module ipm2l_fifo_ctrl_v1_1_fifo_line_buffer</data>
        </row>
        <row>
            <data message="4">Module instance {matrix_3x3/u1_fifo_line_buffer/U_ipm2l_fifo_fifo_line_buffer/U_ipm2l_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buffer.v(line number: 195)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/design/matrix_3x3.v(line number: 107)] Elaborating instance u2_fifo_line_buffer</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/fifo_line_buffer.v(line number: 16)] Elaborating module fifo_line_buffer</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N94_12 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N84 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N29 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N34 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N39 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N44 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N49 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N54 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N59 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N64 (bmsREDXOR).</data>
        </row>
    </table>
    <general_container id="compile_settings">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PG2L25H-6MBG325</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>matrix_3x3</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>SystemVerilog</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Allow Duplicate Modules</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Multiple File Compilation Unit</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>